
PCSE-tp_DT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007960  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08007b00  08007b00  00017b00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f44  08007f44  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  08007f44  08007f44  00017f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f4c  08007f4c  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f4c  08007f4c  00017f4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f50  08007f50  00017f50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08007f54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  200001d8  0800812c  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000042c  0800812c  0002042c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b6bb  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000208b  00000000  00000000  0002b906  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000af0  00000000  00000000  0002d998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000868  00000000  00000000  0002e488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000177fe  00000000  00000000  0002ecf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f5bf  00000000  00000000  000464ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008984b  00000000  00000000  00055aad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003d28  00000000  00000000  000df2f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000e3020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007ae8 	.word	0x08007ae8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08007ae8 	.word	0x08007ae8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000f54:	b5b0      	push	{r4, r5, r7, lr}
 8000f56:	b0c2      	sub	sp, #264	; 0x108
 8000f58:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000f5a:	f001 f9c5 	bl	80022e8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000f5e:	f000 f845 	bl	8000fec <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000f62:	f000 f8af 	bl	80010c4 <MX_GPIO_Init>

	/* USER CODE BEGIN 2 */

	uartInit();		// Initializes the uart protocol
 8000f66:	f000 fec3 	bl	8001cf0 <uartInit>
	i2c_Init();		// initializes the I2C protocol
 8000f6a:	f000 fe29 	bl	8001bc0 <i2c_Init>

	BME280_init();	// Initializes the sensor with the initial parameters
 8000f6e:	f000 fff3 	bl	8001f58 <BME280_init>
	controlFSM_init();	// Initializes the FSM
 8000f72:	f000 faff 	bl	8001574 <controlFSM_init>
	LCD_init();		// Initializes the LCD
 8000f76:	f001 f96f 	bl	8002258 <LCD_init>
	HAL_Delay(500);
 8000f7a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f7e:	f001 fa25 	bl	80023cc <HAL_Delay>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		BME280_calculate();
 8000f82:	f001 f909 	bl	8002198 <BME280_calculate>
		controlFSM_update();
 8000f86:	f000 fb0f 	bl	80015a8 <controlFSM_update>

		char dataStr[255] = "";
 8000f8a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000f8e:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
 8000f96:	3304      	adds	r3, #4
 8000f98:	22fb      	movs	r2, #251	; 0xfb
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f004 fc67 	bl	8005870 <memset>

		sprintf(dataStr, "Temperature: %.2f Humidity: %.2f \r\n", temp, hum);
 8000fa2:	4b0f      	ldr	r3, [pc, #60]	; (8000fe0 <main+0x8c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff fad6 	bl	8000558 <__aeabi_f2d>
 8000fac:	4604      	mov	r4, r0
 8000fae:	460d      	mov	r5, r1
 8000fb0:	4b0c      	ldr	r3, [pc, #48]	; (8000fe4 <main+0x90>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff facf 	bl	8000558 <__aeabi_f2d>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	4638      	mov	r0, r7
 8000fc0:	e9cd 2300 	strd	r2, r3, [sp]
 8000fc4:	4622      	mov	r2, r4
 8000fc6:	462b      	mov	r3, r5
 8000fc8:	4907      	ldr	r1, [pc, #28]	; (8000fe8 <main+0x94>)
 8000fca:	f004 fb6f 	bl	80056ac <siprintf>

		uartSendString((uint8_t*) dataStr);
 8000fce:	463b      	mov	r3, r7
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f000 fecd 	bl	8001d70 <uartSendString>

		HAL_Delay(500);			// no quitar
 8000fd6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fda:	f001 f9f7 	bl	80023cc <HAL_Delay>
	while (1) {
 8000fde:	e7d0      	b.n	8000f82 <main+0x2e>
 8000fe0:	200002d0 	.word	0x200002d0
 8000fe4:	200002d4 	.word	0x200002d4
 8000fe8:	08007b00 	.word	0x08007b00

08000fec <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b094      	sub	sp, #80	; 0x50
 8000ff0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000ff2:	f107 0320 	add.w	r3, r7, #32
 8000ff6:	2230      	movs	r2, #48	; 0x30
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f004 fc38 	bl	8005870 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001000:	f107 030c 	add.w	r3, r7, #12
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]
 800100c:	60da      	str	r2, [r3, #12]
 800100e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001010:	2300      	movs	r3, #0
 8001012:	60bb      	str	r3, [r7, #8]
 8001014:	4b29      	ldr	r3, [pc, #164]	; (80010bc <SystemClock_Config+0xd0>)
 8001016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001018:	4a28      	ldr	r2, [pc, #160]	; (80010bc <SystemClock_Config+0xd0>)
 800101a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800101e:	6413      	str	r3, [r2, #64]	; 0x40
 8001020:	4b26      	ldr	r3, [pc, #152]	; (80010bc <SystemClock_Config+0xd0>)
 8001022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001024:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001028:	60bb      	str	r3, [r7, #8]
 800102a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800102c:	2300      	movs	r3, #0
 800102e:	607b      	str	r3, [r7, #4]
 8001030:	4b23      	ldr	r3, [pc, #140]	; (80010c0 <SystemClock_Config+0xd4>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001038:	4a21      	ldr	r2, [pc, #132]	; (80010c0 <SystemClock_Config+0xd4>)
 800103a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800103e:	6013      	str	r3, [r2, #0]
 8001040:	4b1f      	ldr	r3, [pc, #124]	; (80010c0 <SystemClock_Config+0xd4>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001048:	607b      	str	r3, [r7, #4]
 800104a:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800104c:	2302      	movs	r3, #2
 800104e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001050:	2301      	movs	r3, #1
 8001052:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001054:	2310      	movs	r3, #16
 8001056:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001058:	2302      	movs	r3, #2
 800105a:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800105c:	2300      	movs	r3, #0
 800105e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 8001060:	2310      	movs	r3, #16
 8001062:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8001064:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001068:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800106a:	2304      	movs	r3, #4
 800106c:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 800106e:	2307      	movs	r3, #7
 8001070:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001072:	f107 0320 	add.w	r3, r7, #32
 8001076:	4618      	mov	r0, r3
 8001078:	f002 fe0e 	bl	8003c98 <HAL_RCC_OscConfig>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <SystemClock_Config+0x9a>
		Error_Handler();
 8001082:	f000 f88d 	bl	80011a0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001086:	230f      	movs	r3, #15
 8001088:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800108a:	2302      	movs	r3, #2
 800108c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800108e:	2300      	movs	r3, #0
 8001090:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001092:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001096:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001098:	2300      	movs	r3, #0
 800109a:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800109c:	f107 030c 	add.w	r3, r7, #12
 80010a0:	2102      	movs	r1, #2
 80010a2:	4618      	mov	r0, r3
 80010a4:	f003 f870 	bl	8004188 <HAL_RCC_ClockConfig>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <SystemClock_Config+0xc6>
		Error_Handler();
 80010ae:	f000 f877 	bl	80011a0 <Error_Handler>
	}
}
 80010b2:	bf00      	nop
 80010b4:	3750      	adds	r7, #80	; 0x50
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	40023800 	.word	0x40023800
 80010c0:	40007000 	.word	0x40007000

080010c4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08a      	sub	sp, #40	; 0x28
 80010c8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80010ca:	f107 0314 	add.w	r3, r7, #20
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	60da      	str	r2, [r3, #12]
 80010d8:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	613b      	str	r3, [r7, #16]
 80010de:	4b2d      	ldr	r3, [pc, #180]	; (8001194 <MX_GPIO_Init+0xd0>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	4a2c      	ldr	r2, [pc, #176]	; (8001194 <MX_GPIO_Init+0xd0>)
 80010e4:	f043 0304 	orr.w	r3, r3, #4
 80010e8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ea:	4b2a      	ldr	r3, [pc, #168]	; (8001194 <MX_GPIO_Init+0xd0>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	f003 0304 	and.w	r3, r3, #4
 80010f2:	613b      	str	r3, [r7, #16]
 80010f4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
 80010fa:	4b26      	ldr	r3, [pc, #152]	; (8001194 <MX_GPIO_Init+0xd0>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fe:	4a25      	ldr	r2, [pc, #148]	; (8001194 <MX_GPIO_Init+0xd0>)
 8001100:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001104:	6313      	str	r3, [r2, #48]	; 0x30
 8001106:	4b23      	ldr	r3, [pc, #140]	; (8001194 <MX_GPIO_Init+0xd0>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	60bb      	str	r3, [r7, #8]
 8001116:	4b1f      	ldr	r3, [pc, #124]	; (8001194 <MX_GPIO_Init+0xd0>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	4a1e      	ldr	r2, [pc, #120]	; (8001194 <MX_GPIO_Init+0xd0>)
 800111c:	f043 0301 	orr.w	r3, r3, #1
 8001120:	6313      	str	r3, [r2, #48]	; 0x30
 8001122:	4b1c      	ldr	r3, [pc, #112]	; (8001194 <MX_GPIO_Init+0xd0>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	60bb      	str	r3, [r7, #8]
 800112c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	607b      	str	r3, [r7, #4]
 8001132:	4b18      	ldr	r3, [pc, #96]	; (8001194 <MX_GPIO_Init+0xd0>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001136:	4a17      	ldr	r2, [pc, #92]	; (8001194 <MX_GPIO_Init+0xd0>)
 8001138:	f043 0302 	orr.w	r3, r3, #2
 800113c:	6313      	str	r3, [r2, #48]	; 0x30
 800113e:	4b15      	ldr	r3, [pc, #84]	; (8001194 <MX_GPIO_Init+0xd0>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	f003 0302 	and.w	r3, r3, #2
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800114a:	2200      	movs	r2, #0
 800114c:	2120      	movs	r1, #32
 800114e:	4812      	ldr	r0, [pc, #72]	; (8001198 <MX_GPIO_Init+0xd4>)
 8001150:	f001 fbca 	bl	80028e8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8001154:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001158:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800115a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800115e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	2300      	movs	r3, #0
 8001162:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001164:	f107 0314 	add.w	r3, r7, #20
 8001168:	4619      	mov	r1, r3
 800116a:	480c      	ldr	r0, [pc, #48]	; (800119c <MX_GPIO_Init+0xd8>)
 800116c:	f001 fa38 	bl	80025e0 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 8001170:	2320      	movs	r3, #32
 8001172:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001174:	2301      	movs	r3, #1
 8001176:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	2300      	movs	r3, #0
 800117a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117c:	2300      	movs	r3, #0
 800117e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001180:	f107 0314 	add.w	r3, r7, #20
 8001184:	4619      	mov	r1, r3
 8001186:	4804      	ldr	r0, [pc, #16]	; (8001198 <MX_GPIO_Init+0xd4>)
 8001188:	f001 fa2a 	bl	80025e0 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800118c:	bf00      	nop
 800118e:	3728      	adds	r7, #40	; 0x28
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40023800 	.word	0x40023800
 8001198:	40020000 	.word	0x40020000
 800119c:	40020800 	.word	0x40020800

080011a0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011a4:	b672      	cpsid	i
}
 80011a6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80011a8:	e7fe      	b.n	80011a8 <Error_Handler+0x8>
	...

080011ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	607b      	str	r3, [r7, #4]
 80011b6:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <HAL_MspInit+0x4c>)
 80011b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ba:	4a0f      	ldr	r2, [pc, #60]	; (80011f8 <HAL_MspInit+0x4c>)
 80011bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011c0:	6453      	str	r3, [r2, #68]	; 0x44
 80011c2:	4b0d      	ldr	r3, [pc, #52]	; (80011f8 <HAL_MspInit+0x4c>)
 80011c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011ca:	607b      	str	r3, [r7, #4]
 80011cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	603b      	str	r3, [r7, #0]
 80011d2:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <HAL_MspInit+0x4c>)
 80011d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d6:	4a08      	ldr	r2, [pc, #32]	; (80011f8 <HAL_MspInit+0x4c>)
 80011d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011dc:	6413      	str	r3, [r2, #64]	; 0x40
 80011de:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <HAL_MspInit+0x4c>)
 80011e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011e6:	603b      	str	r3, [r7, #0]
 80011e8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80011ea:	2007      	movs	r0, #7
 80011ec:	f001 f9c4 	bl	8002578 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011f0:	bf00      	nop
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40023800 	.word	0x40023800

080011fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b08a      	sub	sp, #40	; 0x28
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001204:	f107 0314 	add.w	r3, r7, #20
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
 8001210:	60da      	str	r2, [r3, #12]
 8001212:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a19      	ldr	r2, [pc, #100]	; (8001280 <HAL_I2C_MspInit+0x84>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d12c      	bne.n	8001278 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	613b      	str	r3, [r7, #16]
 8001222:	4b18      	ldr	r3, [pc, #96]	; (8001284 <HAL_I2C_MspInit+0x88>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001226:	4a17      	ldr	r2, [pc, #92]	; (8001284 <HAL_I2C_MspInit+0x88>)
 8001228:	f043 0302 	orr.w	r3, r3, #2
 800122c:	6313      	str	r3, [r2, #48]	; 0x30
 800122e:	4b15      	ldr	r3, [pc, #84]	; (8001284 <HAL_I2C_MspInit+0x88>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001232:	f003 0302 	and.w	r3, r3, #2
 8001236:	613b      	str	r3, [r7, #16]
 8001238:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800123a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800123e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001240:	2312      	movs	r3, #18
 8001242:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001244:	2300      	movs	r3, #0
 8001246:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001248:	2303      	movs	r3, #3
 800124a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800124c:	2304      	movs	r3, #4
 800124e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001250:	f107 0314 	add.w	r3, r7, #20
 8001254:	4619      	mov	r1, r3
 8001256:	480c      	ldr	r0, [pc, #48]	; (8001288 <HAL_I2C_MspInit+0x8c>)
 8001258:	f001 f9c2 	bl	80025e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800125c:	2300      	movs	r3, #0
 800125e:	60fb      	str	r3, [r7, #12]
 8001260:	4b08      	ldr	r3, [pc, #32]	; (8001284 <HAL_I2C_MspInit+0x88>)
 8001262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001264:	4a07      	ldr	r2, [pc, #28]	; (8001284 <HAL_I2C_MspInit+0x88>)
 8001266:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800126a:	6413      	str	r3, [r2, #64]	; 0x40
 800126c:	4b05      	ldr	r3, [pc, #20]	; (8001284 <HAL_I2C_MspInit+0x88>)
 800126e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001270:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001274:	60fb      	str	r3, [r7, #12]
 8001276:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001278:	bf00      	nop
 800127a:	3728      	adds	r7, #40	; 0x28
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40005400 	.word	0x40005400
 8001284:	40023800 	.word	0x40023800
 8001288:	40020400 	.word	0x40020400

0800128c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b08a      	sub	sp, #40	; 0x28
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001294:	f107 0314 	add.w	r3, r7, #20
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	605a      	str	r2, [r3, #4]
 800129e:	609a      	str	r2, [r3, #8]
 80012a0:	60da      	str	r2, [r3, #12]
 80012a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a19      	ldr	r2, [pc, #100]	; (8001310 <HAL_UART_MspInit+0x84>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d12b      	bne.n	8001306 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	613b      	str	r3, [r7, #16]
 80012b2:	4b18      	ldr	r3, [pc, #96]	; (8001314 <HAL_UART_MspInit+0x88>)
 80012b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b6:	4a17      	ldr	r2, [pc, #92]	; (8001314 <HAL_UART_MspInit+0x88>)
 80012b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012bc:	6413      	str	r3, [r2, #64]	; 0x40
 80012be:	4b15      	ldr	r3, [pc, #84]	; (8001314 <HAL_UART_MspInit+0x88>)
 80012c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012c6:	613b      	str	r3, [r7, #16]
 80012c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	4b11      	ldr	r3, [pc, #68]	; (8001314 <HAL_UART_MspInit+0x88>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d2:	4a10      	ldr	r2, [pc, #64]	; (8001314 <HAL_UART_MspInit+0x88>)
 80012d4:	f043 0301 	orr.w	r3, r3, #1
 80012d8:	6313      	str	r3, [r2, #48]	; 0x30
 80012da:	4b0e      	ldr	r3, [pc, #56]	; (8001314 <HAL_UART_MspInit+0x88>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	f003 0301 	and.w	r3, r3, #1
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012e6:	230c      	movs	r3, #12
 80012e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ea:	2302      	movs	r3, #2
 80012ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ee:	2300      	movs	r3, #0
 80012f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f2:	2300      	movs	r3, #0
 80012f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012f6:	2307      	movs	r3, #7
 80012f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012fa:	f107 0314 	add.w	r3, r7, #20
 80012fe:	4619      	mov	r1, r3
 8001300:	4805      	ldr	r0, [pc, #20]	; (8001318 <HAL_UART_MspInit+0x8c>)
 8001302:	f001 f96d 	bl	80025e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001306:	bf00      	nop
 8001308:	3728      	adds	r7, #40	; 0x28
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40004400 	.word	0x40004400
 8001314:	40023800 	.word	0x40023800
 8001318:	40020000 	.word	0x40020000

0800131c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001320:	e7fe      	b.n	8001320 <NMI_Handler+0x4>

08001322 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001322:	b480      	push	{r7}
 8001324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001326:	e7fe      	b.n	8001326 <HardFault_Handler+0x4>

08001328 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800132c:	e7fe      	b.n	800132c <MemManage_Handler+0x4>

0800132e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800132e:	b480      	push	{r7}
 8001330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001332:	e7fe      	b.n	8001332 <BusFault_Handler+0x4>

08001334 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001338:	e7fe      	b.n	8001338 <UsageFault_Handler+0x4>

0800133a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800133a:	b480      	push	{r7}
 800133c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800133e:	bf00      	nop
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800134c:	bf00      	nop
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001356:	b480      	push	{r7}
 8001358:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800135a:	bf00      	nop
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr

08001364 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001368:	f001 f810 	bl	800238c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800136c:	bf00      	nop
 800136e:	bd80      	pop	{r7, pc}

08001370 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  return 1;
 8001374:	2301      	movs	r3, #1
}
 8001376:	4618      	mov	r0, r3
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <_kill>:

int _kill(int pid, int sig)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800138a:	f004 fa7d 	bl	8005888 <__errno>
 800138e:	4603      	mov	r3, r0
 8001390:	2216      	movs	r2, #22
 8001392:	601a      	str	r2, [r3, #0]
  return -1;
 8001394:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001398:	4618      	mov	r0, r3
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <_exit>:

void _exit (int status)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f7ff ffe7 	bl	8001380 <_kill>
  while (1) {}    /* Make sure we hang here */
 80013b2:	e7fe      	b.n	80013b2 <_exit+0x12>

080013b4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b086      	sub	sp, #24
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013c0:	2300      	movs	r3, #0
 80013c2:	617b      	str	r3, [r7, #20]
 80013c4:	e00a      	b.n	80013dc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013c6:	f3af 8000 	nop.w
 80013ca:	4601      	mov	r1, r0
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	1c5a      	adds	r2, r3, #1
 80013d0:	60ba      	str	r2, [r7, #8]
 80013d2:	b2ca      	uxtb	r2, r1
 80013d4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	3301      	adds	r3, #1
 80013da:	617b      	str	r3, [r7, #20]
 80013dc:	697a      	ldr	r2, [r7, #20]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	429a      	cmp	r2, r3
 80013e2:	dbf0      	blt.n	80013c6 <_read+0x12>
  }

  return len;
 80013e4:	687b      	ldr	r3, [r7, #4]
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3718      	adds	r7, #24
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b086      	sub	sp, #24
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	60f8      	str	r0, [r7, #12]
 80013f6:	60b9      	str	r1, [r7, #8]
 80013f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013fa:	2300      	movs	r3, #0
 80013fc:	617b      	str	r3, [r7, #20]
 80013fe:	e009      	b.n	8001414 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	1c5a      	adds	r2, r3, #1
 8001404:	60ba      	str	r2, [r7, #8]
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	4618      	mov	r0, r3
 800140a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	3301      	adds	r3, #1
 8001412:	617b      	str	r3, [r7, #20]
 8001414:	697a      	ldr	r2, [r7, #20]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	429a      	cmp	r2, r3
 800141a:	dbf1      	blt.n	8001400 <_write+0x12>
  }
  return len;
 800141c:	687b      	ldr	r3, [r7, #4]
}
 800141e:	4618      	mov	r0, r3
 8001420:	3718      	adds	r7, #24
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}

08001426 <_close>:

int _close(int file)
{
 8001426:	b480      	push	{r7}
 8001428:	b083      	sub	sp, #12
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800142e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001432:	4618      	mov	r0, r3
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr

0800143e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800143e:	b480      	push	{r7}
 8001440:	b083      	sub	sp, #12
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
 8001446:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800144e:	605a      	str	r2, [r3, #4]
  return 0;
 8001450:	2300      	movs	r3, #0
}
 8001452:	4618      	mov	r0, r3
 8001454:	370c      	adds	r7, #12
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr

0800145e <_isatty>:

int _isatty(int file)
{
 800145e:	b480      	push	{r7}
 8001460:	b083      	sub	sp, #12
 8001462:	af00      	add	r7, sp, #0
 8001464:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001466:	2301      	movs	r3, #1
}
 8001468:	4618      	mov	r0, r3
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr

08001474 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001474:	b480      	push	{r7}
 8001476:	b085      	sub	sp, #20
 8001478:	af00      	add	r7, sp, #0
 800147a:	60f8      	str	r0, [r7, #12]
 800147c:	60b9      	str	r1, [r7, #8]
 800147e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	3714      	adds	r7, #20
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
	...

08001490 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001498:	4a14      	ldr	r2, [pc, #80]	; (80014ec <_sbrk+0x5c>)
 800149a:	4b15      	ldr	r3, [pc, #84]	; (80014f0 <_sbrk+0x60>)
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014a4:	4b13      	ldr	r3, [pc, #76]	; (80014f4 <_sbrk+0x64>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d102      	bne.n	80014b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014ac:	4b11      	ldr	r3, [pc, #68]	; (80014f4 <_sbrk+0x64>)
 80014ae:	4a12      	ldr	r2, [pc, #72]	; (80014f8 <_sbrk+0x68>)
 80014b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014b2:	4b10      	ldr	r3, [pc, #64]	; (80014f4 <_sbrk+0x64>)
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4413      	add	r3, r2
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d207      	bcs.n	80014d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014c0:	f004 f9e2 	bl	8005888 <__errno>
 80014c4:	4603      	mov	r3, r0
 80014c6:	220c      	movs	r2, #12
 80014c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014ce:	e009      	b.n	80014e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014d0:	4b08      	ldr	r3, [pc, #32]	; (80014f4 <_sbrk+0x64>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014d6:	4b07      	ldr	r3, [pc, #28]	; (80014f4 <_sbrk+0x64>)
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4413      	add	r3, r2
 80014de:	4a05      	ldr	r2, [pc, #20]	; (80014f4 <_sbrk+0x64>)
 80014e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014e2:	68fb      	ldr	r3, [r7, #12]
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3718      	adds	r7, #24
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20018000 	.word	0x20018000
 80014f0:	00000400 	.word	0x00000400
 80014f4:	200001f4 	.word	0x200001f4
 80014f8:	20000430 	.word	0x20000430

080014fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001500:	4b06      	ldr	r3, [pc, #24]	; (800151c <SystemInit+0x20>)
 8001502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001506:	4a05      	ldr	r2, [pc, #20]	; (800151c <SystemInit+0x20>)
 8001508:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800150c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001510:	bf00      	nop
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	e000ed00 	.word	0xe000ed00

08001520 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001520:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001558 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001524:	f7ff ffea 	bl	80014fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001528:	480c      	ldr	r0, [pc, #48]	; (800155c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800152a:	490d      	ldr	r1, [pc, #52]	; (8001560 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800152c:	4a0d      	ldr	r2, [pc, #52]	; (8001564 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800152e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001530:	e002      	b.n	8001538 <LoopCopyDataInit>

08001532 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001532:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001534:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001536:	3304      	adds	r3, #4

08001538 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001538:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800153a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800153c:	d3f9      	bcc.n	8001532 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800153e:	4a0a      	ldr	r2, [pc, #40]	; (8001568 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001540:	4c0a      	ldr	r4, [pc, #40]	; (800156c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001542:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001544:	e001      	b.n	800154a <LoopFillZerobss>

08001546 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001546:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001548:	3204      	adds	r2, #4

0800154a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800154a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800154c:	d3fb      	bcc.n	8001546 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800154e:	f004 f9a1 	bl	8005894 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001552:	f7ff fcff 	bl	8000f54 <main>
  bx  lr    
 8001556:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001558:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800155c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001560:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001564:	08007f54 	.word	0x08007f54
  ldr r2, =_sbss
 8001568:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800156c:	2000042c 	.word	0x2000042c

08001570 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001570:	e7fe      	b.n	8001570 <ADC_IRQHandler>
	...

08001574 <controlFSM_init>:

// Variable to store the current state of the FSM
static controlFSM_state_t controlFSM_state;

// Initializes the control FSM
void controlFSM_init() {
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
	// Set the initial state to TH_NORMAL and turn off the led alert
	controlFSM_state = TH_NORMAL;
 8001578:	4b07      	ldr	r3, [pc, #28]	; (8001598 <controlFSM_init+0x24>)
 800157a:	2200      	movs	r2, #0
 800157c:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800157e:	2200      	movs	r2, #0
 8001580:	2120      	movs	r1, #32
 8001582:	4806      	ldr	r0, [pc, #24]	; (800159c <controlFSM_init+0x28>)
 8001584:	f001 f9b0 	bl	80028e8 <HAL_GPIO_WritePin>
	delayInit(&debounceDelay, initialDelay);	// Initialize the delay
 8001588:	4b05      	ldr	r3, [pc, #20]	; (80015a0 <controlFSM_init+0x2c>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4619      	mov	r1, r3
 800158e:	4805      	ldr	r0, [pc, #20]	; (80015a4 <controlFSM_init+0x30>)
 8001590:	f000 fae0 	bl	8001b54 <delayInit>

}
 8001594:	bf00      	nop
 8001596:	bd80      	pop	{r7, pc}
 8001598:	20000204 	.word	0x20000204
 800159c:	40020000 	.word	0x40020000
 80015a0:	20000004 	.word	0x20000004
 80015a4:	200001f8 	.word	0x200001f8

080015a8 <controlFSM_update>:
 * Function to update the FSM based on the values of
 * temperature temp and humidity hum read by the sensor
 *
 */

void controlFSM_update() {
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0

	// **** Define the temperature and humidity thresholds ****
	const float minTemp = 20.0;
 80015ae:	4bb5      	ldr	r3, [pc, #724]	; (8001884 <controlFSM_update+0x2dc>)
 80015b0:	60fb      	str	r3, [r7, #12]
	const float maxTemp = 30.0;
 80015b2:	4bb5      	ldr	r3, [pc, #724]	; (8001888 <controlFSM_update+0x2e0>)
 80015b4:	60bb      	str	r3, [r7, #8]

	const float minHum = 35.0;
 80015b6:	4bb5      	ldr	r3, [pc, #724]	; (800188c <controlFSM_update+0x2e4>)
 80015b8:	607b      	str	r3, [r7, #4]
	const float maxHum = 70.0;
 80015ba:	4bb5      	ldr	r3, [pc, #724]	; (8001890 <controlFSM_update+0x2e8>)
 80015bc:	603b      	str	r3, [r7, #0]

	// ****

	switch (controlFSM_state) {
 80015be:	4bb5      	ldr	r3, [pc, #724]	; (8001894 <controlFSM_update+0x2ec>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	2b03      	cmp	r3, #3
 80015c4:	f200 827a 	bhi.w	8001abc <controlFSM_update+0x514>
 80015c8:	a201      	add	r2, pc, #4	; (adr r2, 80015d0 <controlFSM_update+0x28>)
 80015ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ce:	bf00      	nop
 80015d0:	080015e1 	.word	0x080015e1
 80015d4:	080016d3 	.word	0x080016d3
 80015d8:	0800180f 	.word	0x0800180f
 80015dc:	08001977 	.word	0x08001977

	case TH_NORMAL:	// State when temperature and humidity are within thresholds

		ledOff();	// Calls function to turn off the led
 80015e0:	f000 fa84 	bl	8001aec <ledOff>

		if (delayRead(&debounceDelay)) {
 80015e4:	48ac      	ldr	r0, [pc, #688]	; (8001898 <controlFSM_update+0x2f0>)
 80015e6:	f000 fac6 	bl	8001b76 <delayRead>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	f000 8269 	beq.w	8001ac4 <controlFSM_update+0x51c>

			// If temperature and humidity are outside thresholds update state to TH_ALERT
			if ((temp < minTemp || temp > maxTemp)
 80015f2:	4baa      	ldr	r3, [pc, #680]	; (800189c <controlFSM_update+0x2f4>)
 80015f4:	edd3 7a00 	vldr	s15, [r3]
 80015f8:	ed97 7a03 	vldr	s14, [r7, #12]
 80015fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001604:	dc09      	bgt.n	800161a <controlFSM_update+0x72>
 8001606:	4ba5      	ldr	r3, [pc, #660]	; (800189c <controlFSM_update+0x2f4>)
 8001608:	edd3 7a00 	vldr	s15, [r3]
 800160c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001610:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001614:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001618:	d51d      	bpl.n	8001656 <controlFSM_update+0xae>
					&& (hum < minHum || hum > maxHum)) {
 800161a:	4ba1      	ldr	r3, [pc, #644]	; (80018a0 <controlFSM_update+0x2f8>)
 800161c:	edd3 7a00 	vldr	s15, [r3]
 8001620:	ed97 7a01 	vldr	s14, [r7, #4]
 8001624:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800162c:	dc09      	bgt.n	8001642 <controlFSM_update+0x9a>
 800162e:	4b9c      	ldr	r3, [pc, #624]	; (80018a0 <controlFSM_update+0x2f8>)
 8001630:	edd3 7a00 	vldr	s15, [r3]
 8001634:	ed97 7a00 	vldr	s14, [r7]
 8001638:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800163c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001640:	d509      	bpl.n	8001656 <controlFSM_update+0xae>

				controlFSM_state = TH_ALERT;
 8001642:	4b94      	ldr	r3, [pc, #592]	; (8001894 <controlFSM_update+0x2ec>)
 8001644:	2203      	movs	r2, #3
 8001646:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 8001648:	4b96      	ldr	r3, [pc, #600]	; (80018a4 <controlFSM_update+0x2fc>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4619      	mov	r1, r3
 800164e:	4892      	ldr	r0, [pc, #584]	; (8001898 <controlFSM_update+0x2f0>)
 8001650:	f000 fa80 	bl	8001b54 <delayInit>
 8001654:	e03c      	b.n	80016d0 <controlFSM_update+0x128>

				// If temperature is outside thresholds update state to T_ALERT

			} else if (temp < minTemp || temp > maxTemp) {
 8001656:	4b91      	ldr	r3, [pc, #580]	; (800189c <controlFSM_update+0x2f4>)
 8001658:	edd3 7a00 	vldr	s15, [r3]
 800165c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001660:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001668:	dc09      	bgt.n	800167e <controlFSM_update+0xd6>
 800166a:	4b8c      	ldr	r3, [pc, #560]	; (800189c <controlFSM_update+0x2f4>)
 800166c:	edd3 7a00 	vldr	s15, [r3]
 8001670:	ed97 7a02 	vldr	s14, [r7, #8]
 8001674:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800167c:	d509      	bpl.n	8001692 <controlFSM_update+0xea>

				controlFSM_state = T_ALERT;
 800167e:	4b85      	ldr	r3, [pc, #532]	; (8001894 <controlFSM_update+0x2ec>)
 8001680:	2201      	movs	r2, #1
 8001682:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 8001684:	4b87      	ldr	r3, [pc, #540]	; (80018a4 <controlFSM_update+0x2fc>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4619      	mov	r1, r3
 800168a:	4883      	ldr	r0, [pc, #524]	; (8001898 <controlFSM_update+0x2f0>)
 800168c:	f000 fa62 	bl	8001b54 <delayInit>
 8001690:	e01e      	b.n	80016d0 <controlFSM_update+0x128>

				// If humidity is outside thresholds update state to H_ALERT

			} else if (hum < minHum || hum > maxHum) {
 8001692:	4b83      	ldr	r3, [pc, #524]	; (80018a0 <controlFSM_update+0x2f8>)
 8001694:	edd3 7a00 	vldr	s15, [r3]
 8001698:	ed97 7a01 	vldr	s14, [r7, #4]
 800169c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a4:	dc0a      	bgt.n	80016bc <controlFSM_update+0x114>
 80016a6:	4b7e      	ldr	r3, [pc, #504]	; (80018a0 <controlFSM_update+0x2f8>)
 80016a8:	edd3 7a00 	vldr	s15, [r3]
 80016ac:	ed97 7a00 	vldr	s14, [r7]
 80016b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b8:	d400      	bmi.n	80016bc <controlFSM_update+0x114>
				controlFSM_state = H_ALERT;
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce

			}
		}
		break;
 80016ba:	e203      	b.n	8001ac4 <controlFSM_update+0x51c>
				controlFSM_state = H_ALERT;
 80016bc:	4b75      	ldr	r3, [pc, #468]	; (8001894 <controlFSM_update+0x2ec>)
 80016be:	2202      	movs	r2, #2
 80016c0:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 80016c2:	4b78      	ldr	r3, [pc, #480]	; (80018a4 <controlFSM_update+0x2fc>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4619      	mov	r1, r3
 80016c8:	4873      	ldr	r0, [pc, #460]	; (8001898 <controlFSM_update+0x2f0>)
 80016ca:	f000 fa43 	bl	8001b54 <delayInit>
		break;
 80016ce:	e1f9      	b.n	8001ac4 <controlFSM_update+0x51c>
 80016d0:	e1f8      	b.n	8001ac4 <controlFSM_update+0x51c>

	case T_ALERT:// State when temperature is outside thresholds but humidity is ok

		ledTalert();
 80016d2:	f000 fa17 	bl	8001b04 <ledTalert>

		if (delayRead(&debounceDelay)) {
 80016d6:	4870      	ldr	r0, [pc, #448]	; (8001898 <controlFSM_update+0x2f0>)
 80016d8:	f000 fa4d 	bl	8001b76 <delayRead>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	f000 8095 	beq.w	800180e <controlFSM_update+0x266>

			// If temperature and humidity are within thresholds update state to TH_NORMAL

			if ((temp >= minTemp && temp <= maxTemp)
 80016e4:	4b6d      	ldr	r3, [pc, #436]	; (800189c <controlFSM_update+0x2f4>)
 80016e6:	edd3 7a00 	vldr	s15, [r3]
 80016ea:	ed97 7a03 	vldr	s14, [r7, #12]
 80016ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f6:	d827      	bhi.n	8001748 <controlFSM_update+0x1a0>
 80016f8:	4b68      	ldr	r3, [pc, #416]	; (800189c <controlFSM_update+0x2f4>)
 80016fa:	edd3 7a00 	vldr	s15, [r3]
 80016fe:	ed97 7a02 	vldr	s14, [r7, #8]
 8001702:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800170a:	db1d      	blt.n	8001748 <controlFSM_update+0x1a0>
					&& (hum >= minHum && hum <= maxHum)) {
 800170c:	4b64      	ldr	r3, [pc, #400]	; (80018a0 <controlFSM_update+0x2f8>)
 800170e:	edd3 7a00 	vldr	s15, [r3]
 8001712:	ed97 7a01 	vldr	s14, [r7, #4]
 8001716:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800171a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800171e:	d813      	bhi.n	8001748 <controlFSM_update+0x1a0>
 8001720:	4b5f      	ldr	r3, [pc, #380]	; (80018a0 <controlFSM_update+0x2f8>)
 8001722:	edd3 7a00 	vldr	s15, [r3]
 8001726:	ed97 7a00 	vldr	s14, [r7]
 800172a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800172e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001732:	db09      	blt.n	8001748 <controlFSM_update+0x1a0>

				controlFSM_state = TH_NORMAL;
 8001734:	4b57      	ldr	r3, [pc, #348]	; (8001894 <controlFSM_update+0x2ec>)
 8001736:	2200      	movs	r2, #0
 8001738:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 800173a:	4b5a      	ldr	r3, [pc, #360]	; (80018a4 <controlFSM_update+0x2fc>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4619      	mov	r1, r3
 8001740:	4855      	ldr	r0, [pc, #340]	; (8001898 <controlFSM_update+0x2f0>)
 8001742:	f000 fa07 	bl	8001b54 <delayInit>
 8001746:	e062      	b.n	800180e <controlFSM_update+0x266>

				// If humidity is outside thresholds update state to H_ALERT

			} else if ((temp >= minTemp && temp <= maxTemp)
 8001748:	4b54      	ldr	r3, [pc, #336]	; (800189c <controlFSM_update+0x2f4>)
 800174a:	edd3 7a00 	vldr	s15, [r3]
 800174e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001752:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800175a:	d827      	bhi.n	80017ac <controlFSM_update+0x204>
 800175c:	4b4f      	ldr	r3, [pc, #316]	; (800189c <controlFSM_update+0x2f4>)
 800175e:	edd3 7a00 	vldr	s15, [r3]
 8001762:	ed97 7a02 	vldr	s14, [r7, #8]
 8001766:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800176a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800176e:	db1d      	blt.n	80017ac <controlFSM_update+0x204>
					&& (hum < minHum || hum > maxHum)) {
 8001770:	4b4b      	ldr	r3, [pc, #300]	; (80018a0 <controlFSM_update+0x2f8>)
 8001772:	edd3 7a00 	vldr	s15, [r3]
 8001776:	ed97 7a01 	vldr	s14, [r7, #4]
 800177a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800177e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001782:	dc09      	bgt.n	8001798 <controlFSM_update+0x1f0>
 8001784:	4b46      	ldr	r3, [pc, #280]	; (80018a0 <controlFSM_update+0x2f8>)
 8001786:	edd3 7a00 	vldr	s15, [r3]
 800178a:	ed97 7a00 	vldr	s14, [r7]
 800178e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001796:	d509      	bpl.n	80017ac <controlFSM_update+0x204>

				controlFSM_state = H_ALERT;
 8001798:	4b3e      	ldr	r3, [pc, #248]	; (8001894 <controlFSM_update+0x2ec>)
 800179a:	2202      	movs	r2, #2
 800179c:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 800179e:	4b41      	ldr	r3, [pc, #260]	; (80018a4 <controlFSM_update+0x2fc>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4619      	mov	r1, r3
 80017a4:	483c      	ldr	r0, [pc, #240]	; (8001898 <controlFSM_update+0x2f0>)
 80017a6:	f000 f9d5 	bl	8001b54 <delayInit>
 80017aa:	e030      	b.n	800180e <controlFSM_update+0x266>

				// If temperature and humidity are outside thresholds update state to TH_ALERT
			} else if ((temp < minTemp || temp > maxTemp)
 80017ac:	4b3b      	ldr	r3, [pc, #236]	; (800189c <controlFSM_update+0x2f4>)
 80017ae:	edd3 7a00 	vldr	s15, [r3]
 80017b2:	ed97 7a03 	vldr	s14, [r7, #12]
 80017b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017be:	dc09      	bgt.n	80017d4 <controlFSM_update+0x22c>
 80017c0:	4b36      	ldr	r3, [pc, #216]	; (800189c <controlFSM_update+0x2f4>)
 80017c2:	edd3 7a00 	vldr	s15, [r3]
 80017c6:	ed97 7a02 	vldr	s14, [r7, #8]
 80017ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d2:	d51c      	bpl.n	800180e <controlFSM_update+0x266>
					&& (hum < minHum || hum > maxHum)) {
 80017d4:	4b32      	ldr	r3, [pc, #200]	; (80018a0 <controlFSM_update+0x2f8>)
 80017d6:	edd3 7a00 	vldr	s15, [r3]
 80017da:	ed97 7a01 	vldr	s14, [r7, #4]
 80017de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e6:	dc09      	bgt.n	80017fc <controlFSM_update+0x254>
 80017e8:	4b2d      	ldr	r3, [pc, #180]	; (80018a0 <controlFSM_update+0x2f8>)
 80017ea:	edd3 7a00 	vldr	s15, [r3]
 80017ee:	ed97 7a00 	vldr	s14, [r7]
 80017f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fa:	d508      	bpl.n	800180e <controlFSM_update+0x266>

				controlFSM_state = TH_ALERT;
 80017fc:	4b25      	ldr	r3, [pc, #148]	; (8001894 <controlFSM_update+0x2ec>)
 80017fe:	2203      	movs	r2, #3
 8001800:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 8001802:	4b28      	ldr	r3, [pc, #160]	; (80018a4 <controlFSM_update+0x2fc>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4619      	mov	r1, r3
 8001808:	4823      	ldr	r0, [pc, #140]	; (8001898 <controlFSM_update+0x2f0>)
 800180a:	f000 f9a3 	bl	8001b54 <delayInit>
			}
		}

	case H_ALERT:// State when humidity is outside thresholds but temperature is ok

		ledHalert();
 800180e:	f000 f987 	bl	8001b20 <ledHalert>

		if (delayRead(&debounceDelay)) {
 8001812:	4821      	ldr	r0, [pc, #132]	; (8001898 <controlFSM_update+0x2f0>)
 8001814:	f000 f9af 	bl	8001b76 <delayRead>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	f000 8154 	beq.w	8001ac8 <controlFSM_update+0x520>

			// If temperature and humidity are within thresholds update state to TH_NORMAL

			if ((temp >= minTemp && temp <= maxTemp)
 8001820:	4b1e      	ldr	r3, [pc, #120]	; (800189c <controlFSM_update+0x2f4>)
 8001822:	edd3 7a00 	vldr	s15, [r3]
 8001826:	ed97 7a03 	vldr	s14, [r7, #12]
 800182a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800182e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001832:	d839      	bhi.n	80018a8 <controlFSM_update+0x300>
 8001834:	4b19      	ldr	r3, [pc, #100]	; (800189c <controlFSM_update+0x2f4>)
 8001836:	edd3 7a00 	vldr	s15, [r3]
 800183a:	ed97 7a02 	vldr	s14, [r7, #8]
 800183e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001846:	db2f      	blt.n	80018a8 <controlFSM_update+0x300>
					&& (hum >= minHum && hum <= maxHum)) {
 8001848:	4b15      	ldr	r3, [pc, #84]	; (80018a0 <controlFSM_update+0x2f8>)
 800184a:	edd3 7a00 	vldr	s15, [r3]
 800184e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001852:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800185a:	d825      	bhi.n	80018a8 <controlFSM_update+0x300>
 800185c:	4b10      	ldr	r3, [pc, #64]	; (80018a0 <controlFSM_update+0x2f8>)
 800185e:	edd3 7a00 	vldr	s15, [r3]
 8001862:	ed97 7a00 	vldr	s14, [r7]
 8001866:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800186a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800186e:	db1b      	blt.n	80018a8 <controlFSM_update+0x300>

				controlFSM_state = TH_NORMAL;
 8001870:	4b08      	ldr	r3, [pc, #32]	; (8001894 <controlFSM_update+0x2ec>)
 8001872:	2200      	movs	r2, #0
 8001874:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 8001876:	4b0b      	ldr	r3, [pc, #44]	; (80018a4 <controlFSM_update+0x2fc>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4619      	mov	r1, r3
 800187c:	4806      	ldr	r0, [pc, #24]	; (8001898 <controlFSM_update+0x2f0>)
 800187e:	f000 f969 	bl	8001b54 <delayInit>
 8001882:	e077      	b.n	8001974 <controlFSM_update+0x3cc>
 8001884:	41a00000 	.word	0x41a00000
 8001888:	41f00000 	.word	0x41f00000
 800188c:	420c0000 	.word	0x420c0000
 8001890:	428c0000 	.word	0x428c0000
 8001894:	20000204 	.word	0x20000204
 8001898:	200001f8 	.word	0x200001f8
 800189c:	200002d0 	.word	0x200002d0
 80018a0:	200002d4 	.word	0x200002d4
 80018a4:	20000004 	.word	0x20000004

				// If temperature is outside thresholds update state to T_ALERT

			} else if ((temp < minTemp || temp > maxTemp)
 80018a8:	4b8b      	ldr	r3, [pc, #556]	; (8001ad8 <controlFSM_update+0x530>)
 80018aa:	edd3 7a00 	vldr	s15, [r3]
 80018ae:	ed97 7a03 	vldr	s14, [r7, #12]
 80018b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ba:	dc09      	bgt.n	80018d0 <controlFSM_update+0x328>
 80018bc:	4b86      	ldr	r3, [pc, #536]	; (8001ad8 <controlFSM_update+0x530>)
 80018be:	edd3 7a00 	vldr	s15, [r3]
 80018c2:	ed97 7a02 	vldr	s14, [r7, #8]
 80018c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ce:	d51d      	bpl.n	800190c <controlFSM_update+0x364>
					&& (hum >= minHum && hum <= maxHum)) {
 80018d0:	4b82      	ldr	r3, [pc, #520]	; (8001adc <controlFSM_update+0x534>)
 80018d2:	edd3 7a00 	vldr	s15, [r3]
 80018d6:	ed97 7a01 	vldr	s14, [r7, #4]
 80018da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e2:	d813      	bhi.n	800190c <controlFSM_update+0x364>
 80018e4:	4b7d      	ldr	r3, [pc, #500]	; (8001adc <controlFSM_update+0x534>)
 80018e6:	edd3 7a00 	vldr	s15, [r3]
 80018ea:	ed97 7a00 	vldr	s14, [r7]
 80018ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f6:	db09      	blt.n	800190c <controlFSM_update+0x364>

				controlFSM_state = T_ALERT;
 80018f8:	4b79      	ldr	r3, [pc, #484]	; (8001ae0 <controlFSM_update+0x538>)
 80018fa:	2201      	movs	r2, #1
 80018fc:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 80018fe:	4b79      	ldr	r3, [pc, #484]	; (8001ae4 <controlFSM_update+0x53c>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4619      	mov	r1, r3
 8001904:	4878      	ldr	r0, [pc, #480]	; (8001ae8 <controlFSM_update+0x540>)
 8001906:	f000 f925 	bl	8001b54 <delayInit>
 800190a:	e033      	b.n	8001974 <controlFSM_update+0x3cc>

				// If temperature and humidity are outside thresholds update state to TH_ALERT
			} else if ((temp < minTemp || temp > maxTemp)
 800190c:	4b72      	ldr	r3, [pc, #456]	; (8001ad8 <controlFSM_update+0x530>)
 800190e:	edd3 7a00 	vldr	s15, [r3]
 8001912:	ed97 7a03 	vldr	s14, [r7, #12]
 8001916:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800191a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800191e:	dc0a      	bgt.n	8001936 <controlFSM_update+0x38e>
 8001920:	4b6d      	ldr	r3, [pc, #436]	; (8001ad8 <controlFSM_update+0x530>)
 8001922:	edd3 7a00 	vldr	s15, [r3]
 8001926:	ed97 7a02 	vldr	s14, [r7, #8]
 800192a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800192e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001932:	d400      	bmi.n	8001936 <controlFSM_update+0x38e>
				controlFSM_state = TH_ALERT;
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce

			}
		}
		break;
 8001934:	e0c8      	b.n	8001ac8 <controlFSM_update+0x520>
					&& (hum < minHum || hum > maxHum)) {
 8001936:	4b69      	ldr	r3, [pc, #420]	; (8001adc <controlFSM_update+0x534>)
 8001938:	edd3 7a00 	vldr	s15, [r3]
 800193c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001940:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001948:	dc0a      	bgt.n	8001960 <controlFSM_update+0x3b8>
 800194a:	4b64      	ldr	r3, [pc, #400]	; (8001adc <controlFSM_update+0x534>)
 800194c:	edd3 7a00 	vldr	s15, [r3]
 8001950:	ed97 7a00 	vldr	s14, [r7]
 8001954:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800195c:	d400      	bmi.n	8001960 <controlFSM_update+0x3b8>
		break;
 800195e:	e0b3      	b.n	8001ac8 <controlFSM_update+0x520>
				controlFSM_state = TH_ALERT;
 8001960:	4b5f      	ldr	r3, [pc, #380]	; (8001ae0 <controlFSM_update+0x538>)
 8001962:	2203      	movs	r2, #3
 8001964:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 8001966:	4b5f      	ldr	r3, [pc, #380]	; (8001ae4 <controlFSM_update+0x53c>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4619      	mov	r1, r3
 800196c:	485e      	ldr	r0, [pc, #376]	; (8001ae8 <controlFSM_update+0x540>)
 800196e:	f000 f8f1 	bl	8001b54 <delayInit>
		break;
 8001972:	e0a9      	b.n	8001ac8 <controlFSM_update+0x520>
 8001974:	e0a8      	b.n	8001ac8 <controlFSM_update+0x520>

	case TH_ALERT:// State when temperature and humidity are outside thresholds

		ledTHalert();
 8001976:	f000 f8e1 	bl	8001b3c <ledTHalert>

		if (delayRead(&debounceDelay)) {
 800197a:	485b      	ldr	r0, [pc, #364]	; (8001ae8 <controlFSM_update+0x540>)
 800197c:	f000 f8fb 	bl	8001b76 <delayRead>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	f000 80a2 	beq.w	8001acc <controlFSM_update+0x524>

			// If temperature and humidity are within thresholds update state to TH_NORMAL

			if ((temp >= minTemp && temp <= maxTemp)
 8001988:	4b53      	ldr	r3, [pc, #332]	; (8001ad8 <controlFSM_update+0x530>)
 800198a:	edd3 7a00 	vldr	s15, [r3]
 800198e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001992:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800199a:	d827      	bhi.n	80019ec <controlFSM_update+0x444>
 800199c:	4b4e      	ldr	r3, [pc, #312]	; (8001ad8 <controlFSM_update+0x530>)
 800199e:	edd3 7a00 	vldr	s15, [r3]
 80019a2:	ed97 7a02 	vldr	s14, [r7, #8]
 80019a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ae:	db1d      	blt.n	80019ec <controlFSM_update+0x444>
					&& (hum >= minHum && hum <= maxHum)) {
 80019b0:	4b4a      	ldr	r3, [pc, #296]	; (8001adc <controlFSM_update+0x534>)
 80019b2:	edd3 7a00 	vldr	s15, [r3]
 80019b6:	ed97 7a01 	vldr	s14, [r7, #4]
 80019ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019c2:	d813      	bhi.n	80019ec <controlFSM_update+0x444>
 80019c4:	4b45      	ldr	r3, [pc, #276]	; (8001adc <controlFSM_update+0x534>)
 80019c6:	edd3 7a00 	vldr	s15, [r3]
 80019ca:	ed97 7a00 	vldr	s14, [r7]
 80019ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d6:	db09      	blt.n	80019ec <controlFSM_update+0x444>

				controlFSM_state = TH_NORMAL;
 80019d8:	4b41      	ldr	r3, [pc, #260]	; (8001ae0 <controlFSM_update+0x538>)
 80019da:	2200      	movs	r2, #0
 80019dc:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 80019de:	4b41      	ldr	r3, [pc, #260]	; (8001ae4 <controlFSM_update+0x53c>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4619      	mov	r1, r3
 80019e4:	4840      	ldr	r0, [pc, #256]	; (8001ae8 <controlFSM_update+0x540>)
 80019e6:	f000 f8b5 	bl	8001b54 <delayInit>
 80019ea:	e066      	b.n	8001aba <controlFSM_update+0x512>

				// If temperature is outside thresholds update state to T_ALERT

			} else if ((temp < minTemp && temp > maxTemp)
 80019ec:	4b3a      	ldr	r3, [pc, #232]	; (8001ad8 <controlFSM_update+0x530>)
 80019ee:	edd3 7a00 	vldr	s15, [r3]
 80019f2:	ed97 7a03 	vldr	s14, [r7, #12]
 80019f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fe:	dd27      	ble.n	8001a50 <controlFSM_update+0x4a8>
 8001a00:	4b35      	ldr	r3, [pc, #212]	; (8001ad8 <controlFSM_update+0x530>)
 8001a02:	edd3 7a00 	vldr	s15, [r3]
 8001a06:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a12:	d51d      	bpl.n	8001a50 <controlFSM_update+0x4a8>
					&& (hum >= minHum && hum <= maxHum)) {
 8001a14:	4b31      	ldr	r3, [pc, #196]	; (8001adc <controlFSM_update+0x534>)
 8001a16:	edd3 7a00 	vldr	s15, [r3]
 8001a1a:	ed97 7a01 	vldr	s14, [r7, #4]
 8001a1e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a26:	d813      	bhi.n	8001a50 <controlFSM_update+0x4a8>
 8001a28:	4b2c      	ldr	r3, [pc, #176]	; (8001adc <controlFSM_update+0x534>)
 8001a2a:	edd3 7a00 	vldr	s15, [r3]
 8001a2e:	ed97 7a00 	vldr	s14, [r7]
 8001a32:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a3a:	db09      	blt.n	8001a50 <controlFSM_update+0x4a8>

				controlFSM_state = T_ALERT;
 8001a3c:	4b28      	ldr	r3, [pc, #160]	; (8001ae0 <controlFSM_update+0x538>)
 8001a3e:	2201      	movs	r2, #1
 8001a40:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 8001a42:	4b28      	ldr	r3, [pc, #160]	; (8001ae4 <controlFSM_update+0x53c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4619      	mov	r1, r3
 8001a48:	4827      	ldr	r0, [pc, #156]	; (8001ae8 <controlFSM_update+0x540>)
 8001a4a:	f000 f883 	bl	8001b54 <delayInit>
 8001a4e:	e034      	b.n	8001aba <controlFSM_update+0x512>

				// If humidity is outside thresholds update state to H_ALERT

			} else if ((temp >= minTemp && temp <= maxTemp)
 8001a50:	4b21      	ldr	r3, [pc, #132]	; (8001ad8 <controlFSM_update+0x530>)
 8001a52:	edd3 7a00 	vldr	s15, [r3]
 8001a56:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a62:	d900      	bls.n	8001a66 <controlFSM_update+0x4be>
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce

			}

		}
		break;
 8001a64:	e032      	b.n	8001acc <controlFSM_update+0x524>
			} else if ((temp >= minTemp && temp <= maxTemp)
 8001a66:	4b1c      	ldr	r3, [pc, #112]	; (8001ad8 <controlFSM_update+0x530>)
 8001a68:	edd3 7a00 	vldr	s15, [r3]
 8001a6c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a78:	da00      	bge.n	8001a7c <controlFSM_update+0x4d4>
		break;
 8001a7a:	e027      	b.n	8001acc <controlFSM_update+0x524>
					&& (hum < minHum || hum > maxHum)) {
 8001a7c:	4b17      	ldr	r3, [pc, #92]	; (8001adc <controlFSM_update+0x534>)
 8001a7e:	edd3 7a00 	vldr	s15, [r3]
 8001a82:	ed97 7a01 	vldr	s14, [r7, #4]
 8001a86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a8e:	dc0a      	bgt.n	8001aa6 <controlFSM_update+0x4fe>
 8001a90:	4b12      	ldr	r3, [pc, #72]	; (8001adc <controlFSM_update+0x534>)
 8001a92:	edd3 7a00 	vldr	s15, [r3]
 8001a96:	ed97 7a00 	vldr	s14, [r7]
 8001a9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa2:	d400      	bmi.n	8001aa6 <controlFSM_update+0x4fe>
		break;
 8001aa4:	e012      	b.n	8001acc <controlFSM_update+0x524>
				controlFSM_state = H_ALERT;
 8001aa6:	4b0e      	ldr	r3, [pc, #56]	; (8001ae0 <controlFSM_update+0x538>)
 8001aa8:	2202      	movs	r2, #2
 8001aaa:	701a      	strb	r2, [r3, #0]
				delayInit(&debounceDelay, initialDelay);// Initialize the delay for debounce
 8001aac:	4b0d      	ldr	r3, [pc, #52]	; (8001ae4 <controlFSM_update+0x53c>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	480d      	ldr	r0, [pc, #52]	; (8001ae8 <controlFSM_update+0x540>)
 8001ab4:	f000 f84e 	bl	8001b54 <delayInit>
		break;
 8001ab8:	e008      	b.n	8001acc <controlFSM_update+0x524>
 8001aba:	e007      	b.n	8001acc <controlFSM_update+0x524>

	default:
		// default state for the FSM
		controlFSM_state = TH_NORMAL;
 8001abc:	4b08      	ldr	r3, [pc, #32]	; (8001ae0 <controlFSM_update+0x538>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	701a      	strb	r2, [r3, #0]

		break;
 8001ac2:	e004      	b.n	8001ace <controlFSM_update+0x526>
		break;
 8001ac4:	bf00      	nop
 8001ac6:	e002      	b.n	8001ace <controlFSM_update+0x526>
		break;
 8001ac8:	bf00      	nop
 8001aca:	e000      	b.n	8001ace <controlFSM_update+0x526>
		break;
 8001acc:	bf00      	nop

	}
}
 8001ace:	bf00      	nop
 8001ad0:	3710      	adds	r7, #16
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	200002d0 	.word	0x200002d0
 8001adc:	200002d4 	.word	0x200002d4
 8001ae0:	20000204 	.word	0x20000204
 8001ae4:	20000004 	.word	0x20000004
 8001ae8:	200001f8 	.word	0x200001f8

08001aec <ledOff>:

// Function to turn off the led
void ledOff() {
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001af0:	2200      	movs	r2, #0
 8001af2:	2120      	movs	r1, #32
 8001af4:	4802      	ldr	r0, [pc, #8]	; (8001b00 <ledOff+0x14>)
 8001af6:	f000 fef7 	bl	80028e8 <HAL_GPIO_WritePin>
}
 8001afa:	bf00      	nop
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40020000 	.word	0x40020000

08001b04 <ledTalert>:

// Function to blink the led when there's a temperature alert TDELAY = 100

void ledTalert() {
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001b08:	2120      	movs	r1, #32
 8001b0a:	4804      	ldr	r0, [pc, #16]	; (8001b1c <ledTalert+0x18>)
 8001b0c:	f000 ff05 	bl	800291a <HAL_GPIO_TogglePin>
	HAL_Delay(BME_HAL_TDELAY);
 8001b10:	2064      	movs	r0, #100	; 0x64
 8001b12:	f000 fc5b 	bl	80023cc <HAL_Delay>

}
 8001b16:	bf00      	nop
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40020000 	.word	0x40020000

08001b20 <ledHalert>:

// Function to blink the led when there's a humidity alert HDELAY = 500

void ledHalert() {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001b24:	2120      	movs	r1, #32
 8001b26:	4804      	ldr	r0, [pc, #16]	; (8001b38 <ledHalert+0x18>)
 8001b28:	f000 fef7 	bl	800291a <HAL_GPIO_TogglePin>
	HAL_Delay(BME_HAL_HDELAY);
 8001b2c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b30:	f000 fc4c 	bl	80023cc <HAL_Delay>

}
 8001b34:	bf00      	nop
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40020000 	.word	0x40020000

08001b3c <ledTHalert>:

// Function to turn on the led
void ledTHalert() {
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001b40:	2201      	movs	r2, #1
 8001b42:	2120      	movs	r1, #32
 8001b44:	4802      	ldr	r0, [pc, #8]	; (8001b50 <ledTHalert+0x14>)
 8001b46:	f000 fecf 	bl	80028e8 <HAL_GPIO_WritePin>

}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40020000 	.word	0x40020000

08001b54 <delayInit>:
#include <stdio.h>
#include "stm32f4xx_hal.h"

// Implement the function delayInit to establish the initial state

void delayInit( delay_t *delay, tick_t duration ) {
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	6039      	str	r1, [r7, #0]

	// check if the duration is valid ( non negative ):

	if (duration >= 0) {
		delay->duration = duration;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	683a      	ldr	r2, [r7, #0]
 8001b62:	605a      	str	r2, [r3, #4]
		delay->running = false;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2200      	movs	r2, #0
 8001b68:	721a      	strb	r2, [r3, #8]
	} else {
		printf("Error: Negative duration is not valid.");
		delay->duration = 0;
		delay->running = false;
	}
}
 8001b6a:	bf00      	nop
 8001b6c:	370c      	adds	r7, #12
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr

08001b76 <delayRead>:

// Check if the delay has finished

bool_t delayRead(delay_t *delay){
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b084      	sub	sp, #16
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]

	tick_t currentTime = HAL_GetTick();
 8001b7e:	f000 fc19 	bl	80023b4 <HAL_GetTick>
 8001b82:	60f8      	str	r0, [r7, #12]

	if (delay->running) {
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	7a1b      	ldrb	r3, [r3, #8]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d00e      	beq.n	8001baa <delayRead+0x34>

		if (currentTime - delay->startTime >= delay->duration) {
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	68fa      	ldr	r2, [r7, #12]
 8001b92:	1ad2      	subs	r2, r2, r3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d304      	bcc.n	8001ba6 <delayRead+0x30>
			delay->running = false;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	721a      	strb	r2, [r3, #8]
			return true;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e008      	b.n	8001bb8 <delayRead+0x42>
		}
		else {
			return false;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	e006      	b.n	8001bb8 <delayRead+0x42>
		}

	}
	else {
		delay->running = true;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2201      	movs	r2, #1
 8001bae:	721a      	strb	r2, [r3, #8]
		delay->startTime = currentTime;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	68fa      	ldr	r2, [r7, #12]
 8001bb4:	601a      	str	r2, [r3, #0]
		return false;
 8001bb6:	2300      	movs	r3, #0
	}
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3710      	adds	r7, #16
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <i2c_Init>:
 * Define the clock speed, addressing mode and other configurations
 *
 */


bool_t i2c_Init() {
 8001bc0:	b5b0      	push	{r4, r5, r7, lr}
 8001bc2:	b088      	sub	sp, #32
 8001bc4:	af00      	add	r7, sp, #0

	bool_t i2cInitOk = false;// Variable to save the I2C initialization status
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	77fb      	strb	r3, [r7, #31]


	// Configure the I2C parameters
	hi2c1.Instance = I2C1;
 8001bca:	4b1b      	ldr	r3, [pc, #108]	; (8001c38 <i2c_Init+0x78>)
 8001bcc:	4a1b      	ldr	r2, [pc, #108]	; (8001c3c <i2c_Init+0x7c>)
 8001bce:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8001bd0:	4b19      	ldr	r3, [pc, #100]	; (8001c38 <i2c_Init+0x78>)
 8001bd2:	4a1b      	ldr	r2, [pc, #108]	; (8001c40 <i2c_Init+0x80>)
 8001bd4:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bd6:	4b18      	ldr	r3, [pc, #96]	; (8001c38 <i2c_Init+0x78>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001bdc:	4b16      	ldr	r3, [pc, #88]	; (8001c38 <i2c_Init+0x78>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001be2:	4b15      	ldr	r3, [pc, #84]	; (8001c38 <i2c_Init+0x78>)
 8001be4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001be8:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bea:	4b13      	ldr	r3, [pc, #76]	; (8001c38 <i2c_Init+0x78>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001bf0:	4b11      	ldr	r3, [pc, #68]	; (8001c38 <i2c_Init+0x78>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bf6:	4b10      	ldr	r3, [pc, #64]	; (8001c38 <i2c_Init+0x78>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bfc:	4b0e      	ldr	r3, [pc, #56]	; (8001c38 <i2c_Init+0x78>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	621a      	str	r2, [r3, #32]

	if (HAL_I2C_Init(&hi2c1) == HAL_OK) {
 8001c02:	480d      	ldr	r0, [pc, #52]	; (8001c38 <i2c_Init+0x78>)
 8001c04:	f000 fea4 	bl	8002950 <HAL_I2C_Init>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d102      	bne.n	8001c14 <i2c_Init+0x54>
		i2cInitOk = true;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	77fb      	strb	r3, [r7, #31]
 8001c12:	e00c      	b.n	8001c2e <i2c_Init+0x6e>

	} else {

		// Error handling: Print an error message over UART

		uint8_t errorMessage[] = "I2C Initialization Failed \r\n";
 8001c14:	4b0b      	ldr	r3, [pc, #44]	; (8001c44 <i2c_Init+0x84>)
 8001c16:	463c      	mov	r4, r7
 8001c18:	461d      	mov	r5, r3
 8001c1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c1e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001c22:	c407      	stmia	r4!, {r0, r1, r2}
 8001c24:	7023      	strb	r3, [r4, #0]

		uartSendString(errorMessage);
 8001c26:	463b      	mov	r3, r7
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f000 f8a1 	bl	8001d70 <uartSendString>

	}

	return i2cInitOk;
 8001c2e:	7ffb      	ldrb	r3, [r7, #31]

}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3720      	adds	r7, #32
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bdb0      	pop	{r4, r5, r7, pc}
 8001c38:	20000208 	.word	0x20000208
 8001c3c:	40005400 	.word	0x40005400
 8001c40:	000186a0 	.word	0x000186a0
 8001c44:	08007b24 	.word	0x08007b24

08001c48 <i2c_Master_Trasmit>:
 * 	devAddress: Device address
 *  pData:		Pointer to data buffer to be transmitted
 *	size: 		Number of bytes to transmit
 */

void i2c_Master_Trasmit(uint8_t *pData, uint8_t devAddress, uint16_t size) {
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af02      	add	r7, sp, #8
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	460b      	mov	r3, r1
 8001c52:	70fb      	strb	r3, [r7, #3]
 8001c54:	4613      	mov	r3, r2
 8001c56:	803b      	strh	r3, [r7, #0]

	  HAL_I2C_Master_Transmit(&hi2c1, devAddress, pData, size, TIMEOUT);
 8001c58:	78fb      	ldrb	r3, [r7, #3]
 8001c5a:	b299      	uxth	r1, r3
 8001c5c:	883b      	ldrh	r3, [r7, #0]
 8001c5e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c62:	9200      	str	r2, [sp, #0]
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	4803      	ldr	r0, [pc, #12]	; (8001c74 <i2c_Master_Trasmit+0x2c>)
 8001c68:	f000 ffb6 	bl	8002bd8 <HAL_I2C_Master_Transmit>

}
 8001c6c:	bf00      	nop
 8001c6e:	3708      	adds	r7, #8
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	20000208 	.word	0x20000208

08001c78 <i2c_Mem_Write>:
 * 	memAddSize: Size of the memory address
 *  pData:		Pointer to data buffer to be written
 *	size: 		Number of bytes to write
 */

void i2c_Mem_Write(uint16_t devAddress, uint16_t memAddress, uint16_t memAddSize, uint8_t *pData, uint16_t size){
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b088      	sub	sp, #32
 8001c7c:	af04      	add	r7, sp, #16
 8001c7e:	607b      	str	r3, [r7, #4]
 8001c80:	4603      	mov	r3, r0
 8001c82:	81fb      	strh	r3, [r7, #14]
 8001c84:	460b      	mov	r3, r1
 8001c86:	81bb      	strh	r3, [r7, #12]
 8001c88:	4613      	mov	r3, r2
 8001c8a:	817b      	strh	r3, [r7, #10]

	HAL_I2C_Mem_Write(&hi2c1, devAddress, memAddress, memAddSize , pData, size, TIMEOUT);
 8001c8c:	8978      	ldrh	r0, [r7, #10]
 8001c8e:	89ba      	ldrh	r2, [r7, #12]
 8001c90:	89f9      	ldrh	r1, [r7, #14]
 8001c92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c96:	9302      	str	r3, [sp, #8]
 8001c98:	8b3b      	ldrh	r3, [r7, #24]
 8001c9a:	9301      	str	r3, [sp, #4]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	9300      	str	r3, [sp, #0]
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	4803      	ldr	r0, [pc, #12]	; (8001cb0 <i2c_Mem_Write+0x38>)
 8001ca4:	f001 f896 	bl	8002dd4 <HAL_I2C_Mem_Write>


}
 8001ca8:	bf00      	nop
 8001caa:	3710      	adds	r7, #16
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	20000208 	.word	0x20000208

08001cb4 <i2c_Mem_Read>:
 * 	memAddSize: Size of the memory address
 *  pData:		Pointer to data buffer to save data
 *	size: 		Number of bytes to read
 */

void i2c_Mem_Read(uint16_t devAddress, uint16_t memAddress, uint16_t memAddSize, uint8_t *pData, uint16_t size){
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b088      	sub	sp, #32
 8001cb8:	af04      	add	r7, sp, #16
 8001cba:	607b      	str	r3, [r7, #4]
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	81fb      	strh	r3, [r7, #14]
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	81bb      	strh	r3, [r7, #12]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	817b      	strh	r3, [r7, #10]

	HAL_I2C_Mem_Read(&hi2c1, devAddress, memAddress, memAddSize , pData, size, TIMEOUT);
 8001cc8:	8978      	ldrh	r0, [r7, #10]
 8001cca:	89ba      	ldrh	r2, [r7, #12]
 8001ccc:	89f9      	ldrh	r1, [r7, #14]
 8001cce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cd2:	9302      	str	r3, [sp, #8]
 8001cd4:	8b3b      	ldrh	r3, [r7, #24]
 8001cd6:	9301      	str	r3, [sp, #4]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	4603      	mov	r3, r0
 8001cde:	4803      	ldr	r0, [pc, #12]	; (8001cec <i2c_Mem_Read+0x38>)
 8001ce0:	f001 f972 	bl	8002fc8 <HAL_I2C_Mem_Read>
}
 8001ce4:	bf00      	nop
 8001ce6:	3710      	adds	r7, #16
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	20000208 	.word	0x20000208

08001cf0 <uartInit>:
#define TIMEOUT 1000	// Define a timeout value for UART operations


static UART_HandleTypeDef uartHandler;	// Declare a UART_HandleTypeDef handle structure

bool_t uartInit(){
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b092      	sub	sp, #72	; 0x48
 8001cf4:	af00      	add	r7, sp, #0

	bool_t uartInitOk = false;	 // Variable to save the UART initialization status
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	// Configure the UART settings

	uartHandler.Instance = USART2;
 8001cfc:	4b19      	ldr	r3, [pc, #100]	; (8001d64 <uartInit+0x74>)
 8001cfe:	4a1a      	ldr	r2, [pc, #104]	; (8001d68 <uartInit+0x78>)
 8001d00:	601a      	str	r2, [r3, #0]
	uartHandler.Init.BaudRate = 115200;	// BaudRate
 8001d02:	4b18      	ldr	r3, [pc, #96]	; (8001d64 <uartInit+0x74>)
 8001d04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d08:	605a      	str	r2, [r3, #4]
	uartHandler.Init.WordLength = UART_WORDLENGTH_8B; //Word length
 8001d0a:	4b16      	ldr	r3, [pc, #88]	; (8001d64 <uartInit+0x74>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	609a      	str	r2, [r3, #8]
	uartHandler.Init.StopBits = UART_STOPBITS_1;	// Stop bit
 8001d10:	4b14      	ldr	r3, [pc, #80]	; (8001d64 <uartInit+0x74>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	60da      	str	r2, [r3, #12]
	uartHandler.Init.Parity = UART_PARITY_NONE;		//Parity
 8001d16:	4b13      	ldr	r3, [pc, #76]	; (8001d64 <uartInit+0x74>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	611a      	str	r2, [r3, #16]
	uartHandler.Init.Mode = UART_MODE_TX_RX;	// UART Mode
 8001d1c:	4b11      	ldr	r3, [pc, #68]	; (8001d64 <uartInit+0x74>)
 8001d1e:	220c      	movs	r2, #12
 8001d20:	615a      	str	r2, [r3, #20]
	uartHandler.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d22:	4b10      	ldr	r3, [pc, #64]	; (8001d64 <uartInit+0x74>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	619a      	str	r2, [r3, #24]
	uartHandler.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d28:	4b0e      	ldr	r3, [pc, #56]	; (8001d64 <uartInit+0x74>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	61da      	str	r2, [r3, #28]

	  if (HAL_UART_Init(&uartHandler) == HAL_OK)	// Check if the UART was initialized successfuly
 8001d2e:	480d      	ldr	r0, [pc, #52]	; (8001d64 <uartInit+0x74>)
 8001d30:	f002 fc4a 	bl	80045c8 <HAL_UART_Init>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d10d      	bne.n	8001d56 <uartInit+0x66>
	  {

		  uartInitOk = true;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

		  // Print an initialization message over UART

	  	  uint8_t initialSettings[] = "UART Initialized at 115200 BaudRate, parity: NONE, Word Length 8 B\r\n";
 8001d40:	4a0a      	ldr	r2, [pc, #40]	; (8001d6c <uartInit+0x7c>)
 8001d42:	463b      	mov	r3, r7
 8001d44:	4611      	mov	r1, r2
 8001d46:	2245      	movs	r2, #69	; 0x45
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f003 fdca 	bl	80058e2 <memcpy>

	  	  uartSendString(initialSettings);
 8001d4e:	463b      	mov	r3, r7
 8001d50:	4618      	mov	r0, r3
 8001d52:	f000 f80d 	bl	8001d70 <uartSendString>


	  }

	  	  return uartInitOk;
 8001d56:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3748      	adds	r7, #72	; 0x48
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	2000025c 	.word	0x2000025c
 8001d68:	40004400 	.word	0x40004400
 8001d6c:	08007b44 	.word	0x08007b44

08001d70 <uartSendString>:


void uartSendString(uint8_t * pstring){
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]


	uint8_t size = strlen((char * ) pstring);	// Get the size of the string
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f7fe fa81 	bl	8000280 <strlen>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	73fb      	strb	r3, [r7, #15]

	HAL_UART_Transmit(&uartHandler, pstring, size, TIMEOUT);	// Transmit the string over UART
 8001d82:	7bfb      	ldrb	r3, [r7, #15]
 8001d84:	b29a      	uxth	r2, r3
 8001d86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d8a:	6879      	ldr	r1, [r7, #4]
 8001d8c:	4803      	ldr	r0, [pc, #12]	; (8001d9c <uartSendString+0x2c>)
 8001d8e:	f002 fc6b 	bl	8004668 <HAL_UART_Transmit>


}
 8001d92:	bf00      	nop
 8001d94:	3710      	adds	r7, #16
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	2000025c 	.word	0x2000025c

08001da0 <trimmingParametersRead>:
 * this calibration parameters are used to calculate the actual values for T and H.
 * 		- Refer to datasheet page 24 >> 4.2.2 Trimming parameter readout
 *
 */

static void trimmingParametersRead(void) {
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b08c      	sub	sp, #48	; 0x30
 8001da4:	af02      	add	r7, sp, #8
	uint8_t calibData1[26];
	uint8_t calibData2[7];

	// Read the first portion of calibration data from memory address 0x88

	i2c_Mem_Read(BME280_ADDRESS, CALIBMEMADD1, MEMADDRESSSIZE, calibData1, CALIBDATASIZE1);
 8001da6:	f107 030c 	add.w	r3, r7, #12
 8001daa:	2219      	movs	r2, #25
 8001dac:	9200      	str	r2, [sp, #0]
 8001dae:	2201      	movs	r2, #1
 8001db0:	2188      	movs	r1, #136	; 0x88
 8001db2:	20ec      	movs	r0, #236	; 0xec
 8001db4:	f7ff ff7e 	bl	8001cb4 <i2c_Mem_Read>

	// Read the second portion of calibration data from memory address 0x88

	i2c_Mem_Read(BME280_ADDRESS, CALIBMEMADD2, MEMADDRESSSIZE, calibData2, CALIBDATASIZE2);
 8001db8:	1d3b      	adds	r3, r7, #4
 8001dba:	2207      	movs	r2, #7
 8001dbc:	9200      	str	r2, [sp, #0]
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	21e1      	movs	r1, #225	; 0xe1
 8001dc2:	20ec      	movs	r0, #236	; 0xec
 8001dc4:	f7ff ff76 	bl	8001cb4 <i2c_Mem_Read>

	// Calculate the compensation words for later evaluations

	dig_T1 = (calibData1[1] << 8) | calibData1[0];
 8001dc8:	7b7b      	ldrb	r3, [r7, #13]
 8001dca:	021b      	lsls	r3, r3, #8
 8001dcc:	b21a      	sxth	r2, r3
 8001dce:	7b3b      	ldrb	r3, [r7, #12]
 8001dd0:	b21b      	sxth	r3, r3
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	b21b      	sxth	r3, r3
 8001dd6:	b29a      	uxth	r2, r3
 8001dd8:	4b4d      	ldr	r3, [pc, #308]	; (8001f10 <trimmingParametersRead+0x170>)
 8001dda:	801a      	strh	r2, [r3, #0]
	dig_T2 = (calibData1[3] << 8) | calibData1[2];
 8001ddc:	7bfb      	ldrb	r3, [r7, #15]
 8001dde:	021b      	lsls	r3, r3, #8
 8001de0:	b21a      	sxth	r2, r3
 8001de2:	7bbb      	ldrb	r3, [r7, #14]
 8001de4:	b21b      	sxth	r3, r3
 8001de6:	4313      	orrs	r3, r2
 8001de8:	b21a      	sxth	r2, r3
 8001dea:	4b4a      	ldr	r3, [pc, #296]	; (8001f14 <trimmingParametersRead+0x174>)
 8001dec:	801a      	strh	r2, [r3, #0]
	dig_T3 = (calibData1[5] << 8) | calibData1[4];
 8001dee:	7c7b      	ldrb	r3, [r7, #17]
 8001df0:	021b      	lsls	r3, r3, #8
 8001df2:	b21a      	sxth	r2, r3
 8001df4:	7c3b      	ldrb	r3, [r7, #16]
 8001df6:	b21b      	sxth	r3, r3
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	b21a      	sxth	r2, r3
 8001dfc:	4b46      	ldr	r3, [pc, #280]	; (8001f18 <trimmingParametersRead+0x178>)
 8001dfe:	801a      	strh	r2, [r3, #0]
	dig_P1 = (calibData1[7] << 8) | calibData1[6];
 8001e00:	7cfb      	ldrb	r3, [r7, #19]
 8001e02:	021b      	lsls	r3, r3, #8
 8001e04:	b21a      	sxth	r2, r3
 8001e06:	7cbb      	ldrb	r3, [r7, #18]
 8001e08:	b21b      	sxth	r3, r3
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	b21b      	sxth	r3, r3
 8001e0e:	b29a      	uxth	r2, r3
 8001e10:	4b42      	ldr	r3, [pc, #264]	; (8001f1c <trimmingParametersRead+0x17c>)
 8001e12:	801a      	strh	r2, [r3, #0]
	dig_P2 = (calibData1[9] << 8) | calibData1[8];
 8001e14:	7d7b      	ldrb	r3, [r7, #21]
 8001e16:	021b      	lsls	r3, r3, #8
 8001e18:	b21a      	sxth	r2, r3
 8001e1a:	7d3b      	ldrb	r3, [r7, #20]
 8001e1c:	b21b      	sxth	r3, r3
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	b21a      	sxth	r2, r3
 8001e22:	4b3f      	ldr	r3, [pc, #252]	; (8001f20 <trimmingParametersRead+0x180>)
 8001e24:	801a      	strh	r2, [r3, #0]
	dig_P3 = (calibData1[11] << 8) | calibData1[10];
 8001e26:	7dfb      	ldrb	r3, [r7, #23]
 8001e28:	021b      	lsls	r3, r3, #8
 8001e2a:	b21a      	sxth	r2, r3
 8001e2c:	7dbb      	ldrb	r3, [r7, #22]
 8001e2e:	b21b      	sxth	r3, r3
 8001e30:	4313      	orrs	r3, r2
 8001e32:	b21a      	sxth	r2, r3
 8001e34:	4b3b      	ldr	r3, [pc, #236]	; (8001f24 <trimmingParametersRead+0x184>)
 8001e36:	801a      	strh	r2, [r3, #0]
	dig_P4 = (calibData1[13] << 8) | calibData1[12];
 8001e38:	7e7b      	ldrb	r3, [r7, #25]
 8001e3a:	021b      	lsls	r3, r3, #8
 8001e3c:	b21a      	sxth	r2, r3
 8001e3e:	7e3b      	ldrb	r3, [r7, #24]
 8001e40:	b21b      	sxth	r3, r3
 8001e42:	4313      	orrs	r3, r2
 8001e44:	b21a      	sxth	r2, r3
 8001e46:	4b38      	ldr	r3, [pc, #224]	; (8001f28 <trimmingParametersRead+0x188>)
 8001e48:	801a      	strh	r2, [r3, #0]
	dig_P5 = (calibData1[15] << 8) | calibData1[14];
 8001e4a:	7efb      	ldrb	r3, [r7, #27]
 8001e4c:	021b      	lsls	r3, r3, #8
 8001e4e:	b21a      	sxth	r2, r3
 8001e50:	7ebb      	ldrb	r3, [r7, #26]
 8001e52:	b21b      	sxth	r3, r3
 8001e54:	4313      	orrs	r3, r2
 8001e56:	b21a      	sxth	r2, r3
 8001e58:	4b34      	ldr	r3, [pc, #208]	; (8001f2c <trimmingParametersRead+0x18c>)
 8001e5a:	801a      	strh	r2, [r3, #0]
	dig_P6 = (calibData1[17] << 8) | calibData1[16];
 8001e5c:	7f7b      	ldrb	r3, [r7, #29]
 8001e5e:	021b      	lsls	r3, r3, #8
 8001e60:	b21a      	sxth	r2, r3
 8001e62:	7f3b      	ldrb	r3, [r7, #28]
 8001e64:	b21b      	sxth	r3, r3
 8001e66:	4313      	orrs	r3, r2
 8001e68:	b21a      	sxth	r2, r3
 8001e6a:	4b31      	ldr	r3, [pc, #196]	; (8001f30 <trimmingParametersRead+0x190>)
 8001e6c:	801a      	strh	r2, [r3, #0]
	dig_P7 = (calibData1[19] << 8) | calibData1[18];
 8001e6e:	7ffb      	ldrb	r3, [r7, #31]
 8001e70:	021b      	lsls	r3, r3, #8
 8001e72:	b21a      	sxth	r2, r3
 8001e74:	7fbb      	ldrb	r3, [r7, #30]
 8001e76:	b21b      	sxth	r3, r3
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	b21a      	sxth	r2, r3
 8001e7c:	4b2d      	ldr	r3, [pc, #180]	; (8001f34 <trimmingParametersRead+0x194>)
 8001e7e:	801a      	strh	r2, [r3, #0]
	dig_P8 = (calibData1[21] << 8) | calibData1[20];
 8001e80:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001e84:	021b      	lsls	r3, r3, #8
 8001e86:	b21a      	sxth	r2, r3
 8001e88:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e8c:	b21b      	sxth	r3, r3
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	b21a      	sxth	r2, r3
 8001e92:	4b29      	ldr	r3, [pc, #164]	; (8001f38 <trimmingParametersRead+0x198>)
 8001e94:	801a      	strh	r2, [r3, #0]
	dig_P9 = (calibData1[23] << 8) | calibData1[22];
 8001e96:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001e9a:	021b      	lsls	r3, r3, #8
 8001e9c:	b21a      	sxth	r2, r3
 8001e9e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001ea2:	b21b      	sxth	r3, r3
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	b21a      	sxth	r2, r3
 8001ea8:	4b24      	ldr	r3, [pc, #144]	; (8001f3c <trimmingParametersRead+0x19c>)
 8001eaa:	801a      	strh	r2, [r3, #0]
	dig_H1 = calibData1[24];
 8001eac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001eb0:	b29a      	uxth	r2, r3
 8001eb2:	4b23      	ldr	r3, [pc, #140]	; (8001f40 <trimmingParametersRead+0x1a0>)
 8001eb4:	801a      	strh	r2, [r3, #0]
	dig_H2 = (calibData2[1] << 8) | calibData2[0];
 8001eb6:	797b      	ldrb	r3, [r7, #5]
 8001eb8:	021b      	lsls	r3, r3, #8
 8001eba:	b21a      	sxth	r2, r3
 8001ebc:	793b      	ldrb	r3, [r7, #4]
 8001ebe:	b21b      	sxth	r3, r3
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	b21a      	sxth	r2, r3
 8001ec4:	4b1f      	ldr	r3, [pc, #124]	; (8001f44 <trimmingParametersRead+0x1a4>)
 8001ec6:	801a      	strh	r2, [r3, #0]
	dig_H3 = calibData2[2];
 8001ec8:	79bb      	ldrb	r3, [r7, #6]
 8001eca:	b29a      	uxth	r2, r3
 8001ecc:	4b1e      	ldr	r3, [pc, #120]	; (8001f48 <trimmingParametersRead+0x1a8>)
 8001ece:	801a      	strh	r2, [r3, #0]
	dig_H4 = (calibData2[3] << 4) | (calibData2[4] & 0x0F);
 8001ed0:	79fb      	ldrb	r3, [r7, #7]
 8001ed2:	011b      	lsls	r3, r3, #4
 8001ed4:	b21a      	sxth	r2, r3
 8001ed6:	7a3b      	ldrb	r3, [r7, #8]
 8001ed8:	b21b      	sxth	r3, r3
 8001eda:	f003 030f 	and.w	r3, r3, #15
 8001ede:	b21b      	sxth	r3, r3
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	b21a      	sxth	r2, r3
 8001ee4:	4b19      	ldr	r3, [pc, #100]	; (8001f4c <trimmingParametersRead+0x1ac>)
 8001ee6:	801a      	strh	r2, [r3, #0]
	dig_H5 = (calibData2[4] << 4) | (calibData2[5] >> 4);
 8001ee8:	7a3b      	ldrb	r3, [r7, #8]
 8001eea:	011b      	lsls	r3, r3, #4
 8001eec:	b21a      	sxth	r2, r3
 8001eee:	7a7b      	ldrb	r3, [r7, #9]
 8001ef0:	091b      	lsrs	r3, r3, #4
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	b21b      	sxth	r3, r3
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	b21a      	sxth	r2, r3
 8001efa:	4b15      	ldr	r3, [pc, #84]	; (8001f50 <trimmingParametersRead+0x1b0>)
 8001efc:	801a      	strh	r2, [r3, #0]
	dig_H6 = calibData2[6];
 8001efe:	7abb      	ldrb	r3, [r7, #10]
 8001f00:	b21a      	sxth	r2, r3
 8001f02:	4b14      	ldr	r3, [pc, #80]	; (8001f54 <trimmingParametersRead+0x1b4>)
 8001f04:	801a      	strh	r2, [r3, #0]

}
 8001f06:	bf00      	nop
 8001f08:	3728      	adds	r7, #40	; 0x28
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	200002a4 	.word	0x200002a4
 8001f14:	200002ac 	.word	0x200002ac
 8001f18:	200002ae 	.word	0x200002ae
 8001f1c:	200002a6 	.word	0x200002a6
 8001f20:	200002b0 	.word	0x200002b0
 8001f24:	200002b2 	.word	0x200002b2
 8001f28:	200002b4 	.word	0x200002b4
 8001f2c:	200002b6 	.word	0x200002b6
 8001f30:	200002b8 	.word	0x200002b8
 8001f34:	200002ba 	.word	0x200002ba
 8001f38:	200002bc 	.word	0x200002bc
 8001f3c:	200002be 	.word	0x200002be
 8001f40:	200002a8 	.word	0x200002a8
 8001f44:	200002c0 	.word	0x200002c0
 8001f48:	200002aa 	.word	0x200002aa
 8001f4c:	200002c2 	.word	0x200002c2
 8001f50:	200002c4 	.word	0x200002c4
 8001f54:	200002c6 	.word	0x200002c6

08001f58 <BME280_init>:
 * Uses the recommended mode of operation suggested for indoor navigation - Datasheet page 20 -> 3.5.3
 * 		- Refer to datasheet page 26 >> 5. Global memory map and register description
 *
 */

void BME280_init(void) {
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af02      	add	r7, sp, #8

	// Read and set the calibration parameters required for sensor compensation

	trimmingParametersRead();
 8001f5e:	f7ff ff1f 	bl	8001da0 <trimmingParametersRead>

	// Value required to reset the device
	uint8_t resetSeq = 0xB6;
 8001f62:	23b6      	movs	r3, #182	; 0xb6
 8001f64:	71fb      	strb	r3, [r7, #7]

	// Set the humidity data acquisition option (oversampling x 1)
	uint8_t ctrlHum = 0x01;
 8001f66:	2301      	movs	r3, #1
 8001f68:	71bb      	strb	r3, [r7, #6]
	/* Set the pressure and temperature data acquisition options
	 Bit 7, 6, 5 = temperature (oversampling x 16)
	 Bit 4, 3, 2 = pressure (skipped)
	 Bit 1, 0 = mode (normal mode)
	 */
	uint8_t ctrlMeas = 0b10100011;
 8001f6a:	23a3      	movs	r3, #163	; 0xa3
 8001f6c:	717b      	strb	r3, [r7, #5]
	 Bit 7, 6, 5 = controls inactive duration
	 in normal mode (tstandby 0.5 ms)
	 Bit 4, 3, 2 = IIR filter (filter coeficient 16)
	 Bit 0 = Enables 3-wire SPI (skipped)
	 */
	uint8_t config = 0b00010000;
 8001f6e:	2310      	movs	r3, #16
 8001f70:	713b      	strb	r3, [r7, #4]

	// Performs a soft reset of the device

	i2c_Mem_Write(BME280_ADDRESS, RESET_REG, MEMADDRESSSIZE, &resetSeq, CMDWRITESIZE);
 8001f72:	1dfb      	adds	r3, r7, #7
 8001f74:	2201      	movs	r2, #1
 8001f76:	9200      	str	r2, [sp, #0]
 8001f78:	2201      	movs	r2, #1
 8001f7a:	21e0      	movs	r1, #224	; 0xe0
 8001f7c:	20ec      	movs	r0, #236	; 0xec
 8001f7e:	f7ff fe7b 	bl	8001c78 <i2c_Mem_Write>

	HAL_Delay(BME_HAL_DELAY);
 8001f82:	2064      	movs	r0, #100	; 0x64
 8001f84:	f000 fa22 	bl	80023cc <HAL_Delay>

	// Configure control humidity register

	i2c_Mem_Write(BME280_ADDRESS, CTRL_HUM, MEMADDRESSSIZE, &ctrlHum, CMDWRITESIZE);
 8001f88:	1dbb      	adds	r3, r7, #6
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	9200      	str	r2, [sp, #0]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	21f2      	movs	r1, #242	; 0xf2
 8001f92:	20ec      	movs	r0, #236	; 0xec
 8001f94:	f7ff fe70 	bl	8001c78 <i2c_Mem_Write>

	HAL_Delay(BME_HAL_DELAY);
 8001f98:	2064      	movs	r0, #100	; 0x64
 8001f9a:	f000 fa17 	bl	80023cc <HAL_Delay>

	// Configure temperature and operation mode of the sensor

	i2c_Mem_Write(BME280_ADDRESS, CTRL_MEAS, MEMADDRESSSIZE, &ctrlMeas, CMDWRITESIZE);
 8001f9e:	1d7b      	adds	r3, r7, #5
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	9200      	str	r2, [sp, #0]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	21f4      	movs	r1, #244	; 0xf4
 8001fa8:	20ec      	movs	r0, #236	; 0xec
 8001faa:	f7ff fe65 	bl	8001c78 <i2c_Mem_Write>

	HAL_Delay(BME_HAL_DELAY);
 8001fae:	2064      	movs	r0, #100	; 0x64
 8001fb0:	f000 fa0c 	bl	80023cc <HAL_Delay>

	// Set the configuration registers

	i2c_Mem_Write(BME280_ADDRESS, CONFIG_REG, MEMADDRESSSIZE, &config, CMDWRITESIZE);
 8001fb4:	1d3b      	adds	r3, r7, #4
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	9200      	str	r2, [sp, #0]
 8001fba:	2201      	movs	r2, #1
 8001fbc:	21f5      	movs	r1, #245	; 0xf5
 8001fbe:	20ec      	movs	r0, #236	; 0xec
 8001fc0:	f7ff fe5a 	bl	8001c78 <i2c_Mem_Write>

	HAL_Delay(BME_HAL_DELAY);
 8001fc4:	2064      	movs	r0, #100	; 0x64
 8001fc6:	f000 fa01 	bl	80023cc <HAL_Delay>

}
 8001fca:	bf00      	nop
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
	...

08001fd4 <BME280_read>:
	tADC = (sensorData[3] << 12) | (sensorData[4] << 4) | (sensorData[5] >> 4);
	hADC = (sensorData[6] << 8) | sensorData[7];

}*/

static uint8_t BME280_read(void) {
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b086      	sub	sp, #24
 8001fd8:	af02      	add	r7, sp, #8
	// Variable to save the chipID read in the sensor
	uint8_t chipID;


	// Read the chip id
	i2c_Mem_Read(BME280_ADDRESS, CHIPIDREG, MEMADDRESSSIZE, &chipID, MEMADDRESSSIZE);
 8001fda:	1dfb      	adds	r3, r7, #7
 8001fdc:	2201      	movs	r2, #1
 8001fde:	9200      	str	r2, [sp, #0]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	21d0      	movs	r1, #208	; 0xd0
 8001fe4:	20ec      	movs	r0, #236	; 0xec
 8001fe6:	f7ff fe65 	bl	8001cb4 <i2c_Mem_Read>


	if (chipID == 0x60){	// If the chip ID is 0x60, the device is read and perform the raw data reading
 8001fea:	79fb      	ldrb	r3, [r7, #7]
 8001fec:	2b60      	cmp	r3, #96	; 0x60
 8001fee:	d11b      	bne.n	8002028 <BME280_read+0x54>

	i2c_Mem_Read(BME280_ADDRESS, RAWDATAREG1, MEMADDRESSSIZE, sensorData, RAWDATASIZE);
 8001ff0:	f107 0308 	add.w	r3, r7, #8
 8001ff4:	2208      	movs	r2, #8
 8001ff6:	9200      	str	r2, [sp, #0]
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	21f7      	movs	r1, #247	; 0xf7
 8001ffc:	20ec      	movs	r0, #236	; 0xec
 8001ffe:	f7ff fe59 	bl	8001cb4 <i2c_Mem_Read>

	tADC = (sensorData[3] << 12) | (sensorData[4] << 4) | (sensorData[5] >> 4);
 8002002:	7afb      	ldrb	r3, [r7, #11]
 8002004:	031a      	lsls	r2, r3, #12
 8002006:	7b3b      	ldrb	r3, [r7, #12]
 8002008:	011b      	lsls	r3, r3, #4
 800200a:	4313      	orrs	r3, r2
 800200c:	7b7a      	ldrb	r2, [r7, #13]
 800200e:	0912      	lsrs	r2, r2, #4
 8002010:	b2d2      	uxtb	r2, r2
 8002012:	4313      	orrs	r3, r2
 8002014:	4a07      	ldr	r2, [pc, #28]	; (8002034 <BME280_read+0x60>)
 8002016:	6013      	str	r3, [r2, #0]
	hADC = (sensorData[6] << 8) | sensorData[7];
 8002018:	7bbb      	ldrb	r3, [r7, #14]
 800201a:	021b      	lsls	r3, r3, #8
 800201c:	7bfa      	ldrb	r2, [r7, #15]
 800201e:	4313      	orrs	r3, r2
 8002020:	4a05      	ldr	r2, [pc, #20]	; (8002038 <BME280_read+0x64>)
 8002022:	6013      	str	r3, [r2, #0]

		return 0;
 8002024:	2300      	movs	r3, #0
 8002026:	e000      	b.n	800202a <BME280_read+0x56>
	}

	else return 1;
 8002028:	2301      	movs	r3, #1

}
 800202a:	4618      	mov	r0, r3
 800202c:	3710      	adds	r7, #16
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	200002c8 	.word	0x200002c8
 8002038:	200002cc 	.word	0x200002cc

0800203c <BME280_compensate_T_int32>:
// Returns temperature in DegC, resolution is 0.01 DegC. Output value of 5123 equals 51.23 DegC.
// t_fine carries fine temperature as global value

static BME280_S32_t t_fine;

static BME280_S32_t BME280_compensate_T_int32(BME280_S32_t adc_T) {
 800203c:	b480      	push	{r7}
 800203e:	b087      	sub	sp, #28
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
	BME280_S32_t var1, var2, T;
	var1 = ((((adc_T >> 3) - ((BME280_S32_t) dig_T1 << 1)))
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	10da      	asrs	r2, r3, #3
 8002048:	4b19      	ldr	r3, [pc, #100]	; (80020b0 <BME280_compensate_T_int32+0x74>)
 800204a:	881b      	ldrh	r3, [r3, #0]
 800204c:	005b      	lsls	r3, r3, #1
 800204e:	1ad3      	subs	r3, r2, r3
			* ((BME280_S32_t) dig_T2)) >> 11;
 8002050:	4a18      	ldr	r2, [pc, #96]	; (80020b4 <BME280_compensate_T_int32+0x78>)
 8002052:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002056:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_T >> 3) - ((BME280_S32_t) dig_T1 << 1)))
 800205a:	12db      	asrs	r3, r3, #11
 800205c:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T >> 4) - ((BME280_S32_t) dig_T1))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	111b      	asrs	r3, r3, #4
 8002062:	4a13      	ldr	r2, [pc, #76]	; (80020b0 <BME280_compensate_T_int32+0x74>)
 8002064:	8812      	ldrh	r2, [r2, #0]
 8002066:	1a9b      	subs	r3, r3, r2
			* ((adc_T >> 4) - ((BME280_S32_t) dig_T1))) >> 12)
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	1112      	asrs	r2, r2, #4
 800206c:	4910      	ldr	r1, [pc, #64]	; (80020b0 <BME280_compensate_T_int32+0x74>)
 800206e:	8809      	ldrh	r1, [r1, #0]
 8002070:	1a52      	subs	r2, r2, r1
 8002072:	fb02 f303 	mul.w	r3, r2, r3
 8002076:	131b      	asrs	r3, r3, #12
			* ((BME280_S32_t) dig_T3)) >> 14;
 8002078:	4a0f      	ldr	r2, [pc, #60]	; (80020b8 <BME280_compensate_T_int32+0x7c>)
 800207a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800207e:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_T >> 4) - ((BME280_S32_t) dig_T1))
 8002082:	139b      	asrs	r3, r3, #14
 8002084:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 8002086:	697a      	ldr	r2, [r7, #20]
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	4413      	add	r3, r2
 800208c:	4a0b      	ldr	r2, [pc, #44]	; (80020bc <BME280_compensate_T_int32+0x80>)
 800208e:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 8002090:	4b0a      	ldr	r3, [pc, #40]	; (80020bc <BME280_compensate_T_int32+0x80>)
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	4613      	mov	r3, r2
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	4413      	add	r3, r2
 800209a:	3380      	adds	r3, #128	; 0x80
 800209c:	121b      	asrs	r3, r3, #8
 800209e:	60fb      	str	r3, [r7, #12]
	return T;
 80020a0:	68fb      	ldr	r3, [r7, #12]
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	371c      	adds	r7, #28
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	200002a4 	.word	0x200002a4
 80020b4:	200002ac 	.word	0x200002ac
 80020b8:	200002ae 	.word	0x200002ae
 80020bc:	200002d8 	.word	0x200002d8

080020c0 <bme280_compensate_H_int32>:

// Returns humidity in %RH as unsigned 32 bit integer in Q22.10 format (22 integer and 10 fractional bits).
// Output value of 47445 represents 47445/1024 = 46.333 %RH

static BME280_U32_t bme280_compensate_H_int32(BME280_S32_t adc_H) {
 80020c0:	b480      	push	{r7}
 80020c2:	b085      	sub	sp, #20
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
	BME280_S32_t v_x1_u32r;
	v_x1_u32r = (t_fine - ((BME280_S32_t) 76800));
 80020c8:	4b2c      	ldr	r3, [pc, #176]	; (800217c <bme280_compensate_H_int32+0xbc>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 80020d0:	60fb      	str	r3, [r7, #12]
	v_x1_u32r =
			(((((adc_H << 14) - (((BME280_S32_t) dig_H4) << 20)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	039a      	lsls	r2, r3, #14
 80020d6:	4b2a      	ldr	r3, [pc, #168]	; (8002180 <bme280_compensate_H_int32+0xc0>)
 80020d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020dc:	051b      	lsls	r3, r3, #20
 80020de:	1ad2      	subs	r2, r2, r3
					- (((BME280_S32_t) dig_H5) * v_x1_u32r))
 80020e0:	4b28      	ldr	r3, [pc, #160]	; (8002184 <bme280_compensate_H_int32+0xc4>)
 80020e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020e6:	4619      	mov	r1, r3
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	fb01 f303 	mul.w	r3, r1, r3
 80020ee:	1ad3      	subs	r3, r2, r3
					+ ((BME280_S32_t) 16384)) >> 15)
 80020f0:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80020f4:	13db      	asrs	r3, r3, #15
					* (((((((v_x1_u32r * ((BME280_S32_t) dig_H6)) >> 10)
 80020f6:	4a24      	ldr	r2, [pc, #144]	; (8002188 <bme280_compensate_H_int32+0xc8>)
 80020f8:	f9b2 2000 	ldrsh.w	r2, [r2]
 80020fc:	4611      	mov	r1, r2
 80020fe:	68fa      	ldr	r2, [r7, #12]
 8002100:	fb01 f202 	mul.w	r2, r1, r2
 8002104:	1292      	asrs	r2, r2, #10
							* (((v_x1_u32r * ((BME280_S32_t) dig_H3)) >> 11)
 8002106:	4921      	ldr	r1, [pc, #132]	; (800218c <bme280_compensate_H_int32+0xcc>)
 8002108:	8809      	ldrh	r1, [r1, #0]
 800210a:	4608      	mov	r0, r1
 800210c:	68f9      	ldr	r1, [r7, #12]
 800210e:	fb00 f101 	mul.w	r1, r0, r1
 8002112:	12c9      	asrs	r1, r1, #11
									+ ((BME280_S32_t) 32768))) >> 10)
 8002114:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
							* (((v_x1_u32r * ((BME280_S32_t) dig_H3)) >> 11)
 8002118:	fb01 f202 	mul.w	r2, r1, r2
									+ ((BME280_S32_t) 32768))) >> 10)
 800211c:	1292      	asrs	r2, r2, #10
							+ ((BME280_S32_t) 2097152))
 800211e:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
							* ((BME280_S32_t) dig_H2) + 8192) >> 14));
 8002122:	491b      	ldr	r1, [pc, #108]	; (8002190 <bme280_compensate_H_int32+0xd0>)
 8002124:	f9b1 1000 	ldrsh.w	r1, [r1]
 8002128:	fb01 f202 	mul.w	r2, r1, r2
 800212c:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8002130:	1392      	asrs	r2, r2, #14
	v_x1_u32r =
 8002132:	fb02 f303 	mul.w	r3, r2, r3
 8002136:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	13db      	asrs	r3, r3, #15
 800213c:	68fa      	ldr	r2, [r7, #12]
 800213e:	13d2      	asrs	r2, r2, #15
 8002140:	fb02 f303 	mul.w	r3, r2, r3
 8002144:	11db      	asrs	r3, r3, #7
					* ((BME280_S32_t) dig_H1)) >> 4));
 8002146:	4a13      	ldr	r2, [pc, #76]	; (8002194 <bme280_compensate_H_int32+0xd4>)
 8002148:	8812      	ldrh	r2, [r2, #0]
 800214a:	fb02 f303 	mul.w	r3, r2, r3
 800214e:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r
 8002150:	68fa      	ldr	r2, [r7, #12]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800215c:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8002164:	bfa8      	it	ge
 8002166:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 800216a:	60fb      	str	r3, [r7, #12]
	return (BME280_U32_t) (v_x1_u32r >> 12);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	131b      	asrs	r3, r3, #12
}
 8002170:	4618      	mov	r0, r3
 8002172:	3714      	adds	r7, #20
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	200002d8 	.word	0x200002d8
 8002180:	200002c2 	.word	0x200002c2
 8002184:	200002c4 	.word	0x200002c4
 8002188:	200002c6 	.word	0x200002c6
 800218c:	200002aa 	.word	0x200002aa
 8002190:	200002c0 	.word	0x200002c0
 8002194:	200002a8 	.word	0x200002a8

08002198 <BME280_calculate>:
	temp = BME280_compensate_T_int32(tADC) / 100.0;
	hum = bme280_compensate_H_int32(hADC) / 1024.0;

}*/

void BME280_calculate(void) {
 8002198:	b5b0      	push	{r4, r5, r7, lr}
 800219a:	b08c      	sub	sp, #48	; 0x30
 800219c:	af00      	add	r7, sp, #0

	if (BME280_read() == 0) {	// Calls BME280 function if return 0 (device was read)
 800219e:	f7ff ff19 	bl	8001fd4 <BME280_read>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d12e      	bne.n	8002206 <BME280_calculate+0x6e>

	temp = BME280_compensate_T_int32(tADC) / 100.0;
 80021a8:	4b24      	ldr	r3, [pc, #144]	; (800223c <BME280_calculate+0xa4>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff ff45 	bl	800203c <BME280_compensate_T_int32>
 80021b2:	4603      	mov	r3, r0
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7fe f9bd 	bl	8000534 <__aeabi_i2d>
 80021ba:	f04f 0200 	mov.w	r2, #0
 80021be:	4b20      	ldr	r3, [pc, #128]	; (8002240 <BME280_calculate+0xa8>)
 80021c0:	f7fe fb4c 	bl	800085c <__aeabi_ddiv>
 80021c4:	4602      	mov	r2, r0
 80021c6:	460b      	mov	r3, r1
 80021c8:	4610      	mov	r0, r2
 80021ca:	4619      	mov	r1, r3
 80021cc:	f7fe fcf4 	bl	8000bb8 <__aeabi_d2f>
 80021d0:	4603      	mov	r3, r0
 80021d2:	4a1c      	ldr	r2, [pc, #112]	; (8002244 <BME280_calculate+0xac>)
 80021d4:	6013      	str	r3, [r2, #0]
	hum = bme280_compensate_H_int32(hADC) / 1024.0;
 80021d6:	4b1c      	ldr	r3, [pc, #112]	; (8002248 <BME280_calculate+0xb0>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4618      	mov	r0, r3
 80021dc:	f7ff ff70 	bl	80020c0 <bme280_compensate_H_int32>
 80021e0:	4603      	mov	r3, r0
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7fe f996 	bl	8000514 <__aeabi_ui2d>
 80021e8:	f04f 0200 	mov.w	r2, #0
 80021ec:	4b17      	ldr	r3, [pc, #92]	; (800224c <BME280_calculate+0xb4>)
 80021ee:	f7fe fb35 	bl	800085c <__aeabi_ddiv>
 80021f2:	4602      	mov	r2, r0
 80021f4:	460b      	mov	r3, r1
 80021f6:	4610      	mov	r0, r2
 80021f8:	4619      	mov	r1, r3
 80021fa:	f7fe fcdd 	bl	8000bb8 <__aeabi_d2f>
 80021fe:	4603      	mov	r3, r0
 8002200:	4a13      	ldr	r2, [pc, #76]	; (8002250 <BME280_calculate+0xb8>)
 8002202:	6013      	str	r3, [r2, #0]
		uint8_t errorMessage[] = "Device not ready. Check device connection\r\n";

				uartSendString(errorMessage);
	}

}
 8002204:	e016      	b.n	8002234 <BME280_calculate+0x9c>
		temp = 0;
 8002206:	4b0f      	ldr	r3, [pc, #60]	; (8002244 <BME280_calculate+0xac>)
 8002208:	f04f 0200 	mov.w	r2, #0
 800220c:	601a      	str	r2, [r3, #0]
		hum = 0;
 800220e:	4b10      	ldr	r3, [pc, #64]	; (8002250 <BME280_calculate+0xb8>)
 8002210:	f04f 0200 	mov.w	r2, #0
 8002214:	601a      	str	r2, [r3, #0]
		uint8_t errorMessage[] = "Device not ready. Check device connection\r\n";
 8002216:	4b0f      	ldr	r3, [pc, #60]	; (8002254 <BME280_calculate+0xbc>)
 8002218:	1d3c      	adds	r4, r7, #4
 800221a:	461d      	mov	r5, r3
 800221c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800221e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002220:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002222:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002224:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002228:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				uartSendString(errorMessage);
 800222c:	1d3b      	adds	r3, r7, #4
 800222e:	4618      	mov	r0, r3
 8002230:	f7ff fd9e 	bl	8001d70 <uartSendString>
}
 8002234:	bf00      	nop
 8002236:	3730      	adds	r7, #48	; 0x30
 8002238:	46bd      	mov	sp, r7
 800223a:	bdb0      	pop	{r4, r5, r7, pc}
 800223c:	200002c8 	.word	0x200002c8
 8002240:	40590000 	.word	0x40590000
 8002244:	200002d0 	.word	0x200002d0
 8002248:	200002cc 	.word	0x200002cc
 800224c:	40900000 	.word	0x40900000
 8002250:	200002d4 	.word	0x200002d4
 8002254:	08007b8c 	.word	0x08007b8c

08002258 <LCD_init>:

#define INITIALDELAY 20



void LCD_init(){
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0

	HAL_Delay(20);
 800225c:	2014      	movs	r0, #20
 800225e:	f000 f8b5 	bl	80023cc <HAL_Delay>
	LCD_sendCMD(0x30);
 8002262:	2030      	movs	r0, #48	; 0x30
 8002264:	f000 f811 	bl	800228a <LCD_sendCMD>
	HAL_Delay(10);
 8002268:	200a      	movs	r0, #10
 800226a:	f000 f8af 	bl	80023cc <HAL_Delay>
	LCD_sendCMD(0x30);
 800226e:	2030      	movs	r0, #48	; 0x30
 8002270:	f000 f80b 	bl	800228a <LCD_sendCMD>
	HAL_Delay(1);
 8002274:	2001      	movs	r0, #1
 8002276:	f000 f8a9 	bl	80023cc <HAL_Delay>
	LCD_sendCMD(0x30);
 800227a:	2030      	movs	r0, #48	; 0x30
 800227c:	f000 f805 	bl	800228a <LCD_sendCMD>
	LCD_sendCMD(0x20);
 8002280:	2020      	movs	r0, #32
 8002282:	f000 f802 	bl	800228a <LCD_sendCMD>

}
 8002286:	bf00      	nop
 8002288:	bd80      	pop	{r7, pc}

0800228a <LCD_sendCMD>:


void LCD_sendCMD(char command){
 800228a:	b580      	push	{r7, lr}
 800228c:	b084      	sub	sp, #16
 800228e:	af00      	add	r7, sp, #0
 8002290:	4603      	mov	r3, r0
 8002292:	71fb      	strb	r3, [r7, #7]

	uint8_t cmdMSB = (command & 0xF0);
 8002294:	79fb      	ldrb	r3, [r7, #7]
 8002296:	f023 030f 	bic.w	r3, r3, #15
 800229a:	73fb      	strb	r3, [r7, #15]
	uint8_t cmdLSB = ((command << 4) & 0xF0);
 800229c:	79fb      	ldrb	r3, [r7, #7]
 800229e:	011b      	lsls	r3, r3, #4
 80022a0:	73bb      	strb	r3, [r7, #14]
	uint8_t enableOn = 0x0C;
 80022a2:	230c      	movs	r3, #12
 80022a4:	737b      	strb	r3, [r7, #13]
	uint8_t enableOff = 0x08;
 80022a6:	2308      	movs	r3, #8
 80022a8:	733b      	strb	r3, [r7, #12]

	uint8_t sendCMD[4] = {
 80022aa:	7bfa      	ldrb	r2, [r7, #15]
 80022ac:	7b7b      	ldrb	r3, [r7, #13]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	723b      	strb	r3, [r7, #8]
 80022b4:	7bfa      	ldrb	r2, [r7, #15]
 80022b6:	7b3b      	ldrb	r3, [r7, #12]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	727b      	strb	r3, [r7, #9]
 80022be:	7bba      	ldrb	r2, [r7, #14]
 80022c0:	7b7b      	ldrb	r3, [r7, #13]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	72bb      	strb	r3, [r7, #10]
 80022c8:	7bba      	ldrb	r2, [r7, #14]
 80022ca:	7b3b      	ldrb	r3, [r7, #12]
 80022cc:	4313      	orrs	r3, r2
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	72fb      	strb	r3, [r7, #11]
			cmdMSB | enableOn,
			cmdMSB | enableOff,
			cmdLSB | enableOn,
			cmdLSB | enableOff};

	i2c_Master_Trasmit(sendCMD, 0x4E, 4);
 80022d2:	f107 0308 	add.w	r3, r7, #8
 80022d6:	2204      	movs	r2, #4
 80022d8:	214e      	movs	r1, #78	; 0x4e
 80022da:	4618      	mov	r0, r3
 80022dc:	f7ff fcb4 	bl	8001c48 <i2c_Master_Trasmit>

}
 80022e0:	bf00      	nop
 80022e2:	3710      	adds	r7, #16
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022ec:	4b0e      	ldr	r3, [pc, #56]	; (8002328 <HAL_Init+0x40>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a0d      	ldr	r2, [pc, #52]	; (8002328 <HAL_Init+0x40>)
 80022f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022f8:	4b0b      	ldr	r3, [pc, #44]	; (8002328 <HAL_Init+0x40>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a0a      	ldr	r2, [pc, #40]	; (8002328 <HAL_Init+0x40>)
 80022fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002302:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002304:	4b08      	ldr	r3, [pc, #32]	; (8002328 <HAL_Init+0x40>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a07      	ldr	r2, [pc, #28]	; (8002328 <HAL_Init+0x40>)
 800230a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800230e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002310:	2003      	movs	r0, #3
 8002312:	f000 f931 	bl	8002578 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002316:	2000      	movs	r0, #0
 8002318:	f000 f808 	bl	800232c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800231c:	f7fe ff46 	bl	80011ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002320:	2300      	movs	r3, #0
}
 8002322:	4618      	mov	r0, r3
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	40023c00 	.word	0x40023c00

0800232c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002334:	4b12      	ldr	r3, [pc, #72]	; (8002380 <HAL_InitTick+0x54>)
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	4b12      	ldr	r3, [pc, #72]	; (8002384 <HAL_InitTick+0x58>)
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	4619      	mov	r1, r3
 800233e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002342:	fbb3 f3f1 	udiv	r3, r3, r1
 8002346:	fbb2 f3f3 	udiv	r3, r2, r3
 800234a:	4618      	mov	r0, r3
 800234c:	f000 f93b 	bl	80025c6 <HAL_SYSTICK_Config>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e00e      	b.n	8002378 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2b0f      	cmp	r3, #15
 800235e:	d80a      	bhi.n	8002376 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002360:	2200      	movs	r2, #0
 8002362:	6879      	ldr	r1, [r7, #4]
 8002364:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002368:	f000 f911 	bl	800258e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800236c:	4a06      	ldr	r2, [pc, #24]	; (8002388 <HAL_InitTick+0x5c>)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002372:	2300      	movs	r3, #0
 8002374:	e000      	b.n	8002378 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
}
 8002378:	4618      	mov	r0, r3
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	20000000 	.word	0x20000000
 8002384:	2000000c 	.word	0x2000000c
 8002388:	20000008 	.word	0x20000008

0800238c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002390:	4b06      	ldr	r3, [pc, #24]	; (80023ac <HAL_IncTick+0x20>)
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	461a      	mov	r2, r3
 8002396:	4b06      	ldr	r3, [pc, #24]	; (80023b0 <HAL_IncTick+0x24>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4413      	add	r3, r2
 800239c:	4a04      	ldr	r2, [pc, #16]	; (80023b0 <HAL_IncTick+0x24>)
 800239e:	6013      	str	r3, [r2, #0]
}
 80023a0:	bf00      	nop
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	2000000c 	.word	0x2000000c
 80023b0:	200002dc 	.word	0x200002dc

080023b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  return uwTick;
 80023b8:	4b03      	ldr	r3, [pc, #12]	; (80023c8 <HAL_GetTick+0x14>)
 80023ba:	681b      	ldr	r3, [r3, #0]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	200002dc 	.word	0x200002dc

080023cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023d4:	f7ff ffee 	bl	80023b4 <HAL_GetTick>
 80023d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023e4:	d005      	beq.n	80023f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023e6:	4b0a      	ldr	r3, [pc, #40]	; (8002410 <HAL_Delay+0x44>)
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	461a      	mov	r2, r3
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	4413      	add	r3, r2
 80023f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023f2:	bf00      	nop
 80023f4:	f7ff ffde 	bl	80023b4 <HAL_GetTick>
 80023f8:	4602      	mov	r2, r0
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	68fa      	ldr	r2, [r7, #12]
 8002400:	429a      	cmp	r2, r3
 8002402:	d8f7      	bhi.n	80023f4 <HAL_Delay+0x28>
  {
  }
}
 8002404:	bf00      	nop
 8002406:	bf00      	nop
 8002408:	3710      	adds	r7, #16
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	2000000c 	.word	0x2000000c

08002414 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002414:	b480      	push	{r7}
 8002416:	b085      	sub	sp, #20
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	f003 0307 	and.w	r3, r3, #7
 8002422:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002424:	4b0c      	ldr	r3, [pc, #48]	; (8002458 <__NVIC_SetPriorityGrouping+0x44>)
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800242a:	68ba      	ldr	r2, [r7, #8]
 800242c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002430:	4013      	ands	r3, r2
 8002432:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800243c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002440:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002444:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002446:	4a04      	ldr	r2, [pc, #16]	; (8002458 <__NVIC_SetPriorityGrouping+0x44>)
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	60d3      	str	r3, [r2, #12]
}
 800244c:	bf00      	nop
 800244e:	3714      	adds	r7, #20
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr
 8002458:	e000ed00 	.word	0xe000ed00

0800245c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002460:	4b04      	ldr	r3, [pc, #16]	; (8002474 <__NVIC_GetPriorityGrouping+0x18>)
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	0a1b      	lsrs	r3, r3, #8
 8002466:	f003 0307 	and.w	r3, r3, #7
}
 800246a:	4618      	mov	r0, r3
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr
 8002474:	e000ed00 	.word	0xe000ed00

08002478 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	4603      	mov	r3, r0
 8002480:	6039      	str	r1, [r7, #0]
 8002482:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002488:	2b00      	cmp	r3, #0
 800248a:	db0a      	blt.n	80024a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	b2da      	uxtb	r2, r3
 8002490:	490c      	ldr	r1, [pc, #48]	; (80024c4 <__NVIC_SetPriority+0x4c>)
 8002492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002496:	0112      	lsls	r2, r2, #4
 8002498:	b2d2      	uxtb	r2, r2
 800249a:	440b      	add	r3, r1
 800249c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024a0:	e00a      	b.n	80024b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	b2da      	uxtb	r2, r3
 80024a6:	4908      	ldr	r1, [pc, #32]	; (80024c8 <__NVIC_SetPriority+0x50>)
 80024a8:	79fb      	ldrb	r3, [r7, #7]
 80024aa:	f003 030f 	and.w	r3, r3, #15
 80024ae:	3b04      	subs	r3, #4
 80024b0:	0112      	lsls	r2, r2, #4
 80024b2:	b2d2      	uxtb	r2, r2
 80024b4:	440b      	add	r3, r1
 80024b6:	761a      	strb	r2, [r3, #24]
}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr
 80024c4:	e000e100 	.word	0xe000e100
 80024c8:	e000ed00 	.word	0xe000ed00

080024cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b089      	sub	sp, #36	; 0x24
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	f003 0307 	and.w	r3, r3, #7
 80024de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024e0:	69fb      	ldr	r3, [r7, #28]
 80024e2:	f1c3 0307 	rsb	r3, r3, #7
 80024e6:	2b04      	cmp	r3, #4
 80024e8:	bf28      	it	cs
 80024ea:	2304      	movcs	r3, #4
 80024ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	3304      	adds	r3, #4
 80024f2:	2b06      	cmp	r3, #6
 80024f4:	d902      	bls.n	80024fc <NVIC_EncodePriority+0x30>
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	3b03      	subs	r3, #3
 80024fa:	e000      	b.n	80024fe <NVIC_EncodePriority+0x32>
 80024fc:	2300      	movs	r3, #0
 80024fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002500:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	fa02 f303 	lsl.w	r3, r2, r3
 800250a:	43da      	mvns	r2, r3
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	401a      	ands	r2, r3
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002514:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	fa01 f303 	lsl.w	r3, r1, r3
 800251e:	43d9      	mvns	r1, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002524:	4313      	orrs	r3, r2
         );
}
 8002526:	4618      	mov	r0, r3
 8002528:	3724      	adds	r7, #36	; 0x24
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
	...

08002534 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	3b01      	subs	r3, #1
 8002540:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002544:	d301      	bcc.n	800254a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002546:	2301      	movs	r3, #1
 8002548:	e00f      	b.n	800256a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800254a:	4a0a      	ldr	r2, [pc, #40]	; (8002574 <SysTick_Config+0x40>)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	3b01      	subs	r3, #1
 8002550:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002552:	210f      	movs	r1, #15
 8002554:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002558:	f7ff ff8e 	bl	8002478 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800255c:	4b05      	ldr	r3, [pc, #20]	; (8002574 <SysTick_Config+0x40>)
 800255e:	2200      	movs	r2, #0
 8002560:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002562:	4b04      	ldr	r3, [pc, #16]	; (8002574 <SysTick_Config+0x40>)
 8002564:	2207      	movs	r2, #7
 8002566:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002568:	2300      	movs	r3, #0
}
 800256a:	4618      	mov	r0, r3
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	e000e010 	.word	0xe000e010

08002578 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f7ff ff47 	bl	8002414 <__NVIC_SetPriorityGrouping>
}
 8002586:	bf00      	nop
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}

0800258e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800258e:	b580      	push	{r7, lr}
 8002590:	b086      	sub	sp, #24
 8002592:	af00      	add	r7, sp, #0
 8002594:	4603      	mov	r3, r0
 8002596:	60b9      	str	r1, [r7, #8]
 8002598:	607a      	str	r2, [r7, #4]
 800259a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800259c:	2300      	movs	r3, #0
 800259e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025a0:	f7ff ff5c 	bl	800245c <__NVIC_GetPriorityGrouping>
 80025a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	68b9      	ldr	r1, [r7, #8]
 80025aa:	6978      	ldr	r0, [r7, #20]
 80025ac:	f7ff ff8e 	bl	80024cc <NVIC_EncodePriority>
 80025b0:	4602      	mov	r2, r0
 80025b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025b6:	4611      	mov	r1, r2
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7ff ff5d 	bl	8002478 <__NVIC_SetPriority>
}
 80025be:	bf00      	nop
 80025c0:	3718      	adds	r7, #24
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}

080025c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025c6:	b580      	push	{r7, lr}
 80025c8:	b082      	sub	sp, #8
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f7ff ffb0 	bl	8002534 <SysTick_Config>
 80025d4:	4603      	mov	r3, r0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
	...

080025e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b089      	sub	sp, #36	; 0x24
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025ea:	2300      	movs	r3, #0
 80025ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025ee:	2300      	movs	r3, #0
 80025f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025f2:	2300      	movs	r3, #0
 80025f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025f6:	2300      	movs	r3, #0
 80025f8:	61fb      	str	r3, [r7, #28]
 80025fa:	e159      	b.n	80028b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025fc:	2201      	movs	r2, #1
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	fa02 f303 	lsl.w	r3, r2, r3
 8002604:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	697a      	ldr	r2, [r7, #20]
 800260c:	4013      	ands	r3, r2
 800260e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	429a      	cmp	r2, r3
 8002616:	f040 8148 	bne.w	80028aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	f003 0303 	and.w	r3, r3, #3
 8002622:	2b01      	cmp	r3, #1
 8002624:	d005      	beq.n	8002632 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800262e:	2b02      	cmp	r3, #2
 8002630:	d130      	bne.n	8002694 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	005b      	lsls	r3, r3, #1
 800263c:	2203      	movs	r2, #3
 800263e:	fa02 f303 	lsl.w	r3, r2, r3
 8002642:	43db      	mvns	r3, r3
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	4013      	ands	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	68da      	ldr	r2, [r3, #12]
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	fa02 f303 	lsl.w	r3, r2, r3
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	4313      	orrs	r3, r2
 800265a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	69ba      	ldr	r2, [r7, #24]
 8002660:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002668:	2201      	movs	r2, #1
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	43db      	mvns	r3, r3
 8002672:	69ba      	ldr	r2, [r7, #24]
 8002674:	4013      	ands	r3, r2
 8002676:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	091b      	lsrs	r3, r3, #4
 800267e:	f003 0201 	and.w	r2, r3, #1
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	fa02 f303 	lsl.w	r3, r2, r3
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	4313      	orrs	r3, r2
 800268c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f003 0303 	and.w	r3, r3, #3
 800269c:	2b03      	cmp	r3, #3
 800269e:	d017      	beq.n	80026d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	005b      	lsls	r3, r3, #1
 80026aa:	2203      	movs	r2, #3
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	43db      	mvns	r3, r3
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	4013      	ands	r3, r2
 80026b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	689a      	ldr	r2, [r3, #8]
 80026bc:	69fb      	ldr	r3, [r7, #28]
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	69ba      	ldr	r2, [r7, #24]
 80026ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f003 0303 	and.w	r3, r3, #3
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d123      	bne.n	8002724 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	08da      	lsrs	r2, r3, #3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	3208      	adds	r2, #8
 80026e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	f003 0307 	and.w	r3, r3, #7
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	220f      	movs	r2, #15
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	43db      	mvns	r3, r3
 80026fa:	69ba      	ldr	r2, [r7, #24]
 80026fc:	4013      	ands	r3, r2
 80026fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	691a      	ldr	r2, [r3, #16]
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	f003 0307 	and.w	r3, r3, #7
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	69ba      	ldr	r2, [r7, #24]
 8002712:	4313      	orrs	r3, r2
 8002714:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	08da      	lsrs	r2, r3, #3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	3208      	adds	r2, #8
 800271e:	69b9      	ldr	r1, [r7, #24]
 8002720:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	005b      	lsls	r3, r3, #1
 800272e:	2203      	movs	r2, #3
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	43db      	mvns	r3, r3
 8002736:	69ba      	ldr	r2, [r7, #24]
 8002738:	4013      	ands	r3, r2
 800273a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f003 0203 	and.w	r2, r3, #3
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	005b      	lsls	r3, r3, #1
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	4313      	orrs	r3, r2
 8002750:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002760:	2b00      	cmp	r3, #0
 8002762:	f000 80a2 	beq.w	80028aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002766:	2300      	movs	r3, #0
 8002768:	60fb      	str	r3, [r7, #12]
 800276a:	4b57      	ldr	r3, [pc, #348]	; (80028c8 <HAL_GPIO_Init+0x2e8>)
 800276c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800276e:	4a56      	ldr	r2, [pc, #344]	; (80028c8 <HAL_GPIO_Init+0x2e8>)
 8002770:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002774:	6453      	str	r3, [r2, #68]	; 0x44
 8002776:	4b54      	ldr	r3, [pc, #336]	; (80028c8 <HAL_GPIO_Init+0x2e8>)
 8002778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800277e:	60fb      	str	r3, [r7, #12]
 8002780:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002782:	4a52      	ldr	r2, [pc, #328]	; (80028cc <HAL_GPIO_Init+0x2ec>)
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	089b      	lsrs	r3, r3, #2
 8002788:	3302      	adds	r3, #2
 800278a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800278e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002790:	69fb      	ldr	r3, [r7, #28]
 8002792:	f003 0303 	and.w	r3, r3, #3
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	220f      	movs	r2, #15
 800279a:	fa02 f303 	lsl.w	r3, r2, r3
 800279e:	43db      	mvns	r3, r3
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	4013      	ands	r3, r2
 80027a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a49      	ldr	r2, [pc, #292]	; (80028d0 <HAL_GPIO_Init+0x2f0>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d019      	beq.n	80027e2 <HAL_GPIO_Init+0x202>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a48      	ldr	r2, [pc, #288]	; (80028d4 <HAL_GPIO_Init+0x2f4>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d013      	beq.n	80027de <HAL_GPIO_Init+0x1fe>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a47      	ldr	r2, [pc, #284]	; (80028d8 <HAL_GPIO_Init+0x2f8>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d00d      	beq.n	80027da <HAL_GPIO_Init+0x1fa>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a46      	ldr	r2, [pc, #280]	; (80028dc <HAL_GPIO_Init+0x2fc>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d007      	beq.n	80027d6 <HAL_GPIO_Init+0x1f6>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a45      	ldr	r2, [pc, #276]	; (80028e0 <HAL_GPIO_Init+0x300>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d101      	bne.n	80027d2 <HAL_GPIO_Init+0x1f2>
 80027ce:	2304      	movs	r3, #4
 80027d0:	e008      	b.n	80027e4 <HAL_GPIO_Init+0x204>
 80027d2:	2307      	movs	r3, #7
 80027d4:	e006      	b.n	80027e4 <HAL_GPIO_Init+0x204>
 80027d6:	2303      	movs	r3, #3
 80027d8:	e004      	b.n	80027e4 <HAL_GPIO_Init+0x204>
 80027da:	2302      	movs	r3, #2
 80027dc:	e002      	b.n	80027e4 <HAL_GPIO_Init+0x204>
 80027de:	2301      	movs	r3, #1
 80027e0:	e000      	b.n	80027e4 <HAL_GPIO_Init+0x204>
 80027e2:	2300      	movs	r3, #0
 80027e4:	69fa      	ldr	r2, [r7, #28]
 80027e6:	f002 0203 	and.w	r2, r2, #3
 80027ea:	0092      	lsls	r2, r2, #2
 80027ec:	4093      	lsls	r3, r2
 80027ee:	69ba      	ldr	r2, [r7, #24]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027f4:	4935      	ldr	r1, [pc, #212]	; (80028cc <HAL_GPIO_Init+0x2ec>)
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	089b      	lsrs	r3, r3, #2
 80027fa:	3302      	adds	r3, #2
 80027fc:	69ba      	ldr	r2, [r7, #24]
 80027fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002802:	4b38      	ldr	r3, [pc, #224]	; (80028e4 <HAL_GPIO_Init+0x304>)
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	43db      	mvns	r3, r3
 800280c:	69ba      	ldr	r2, [r7, #24]
 800280e:	4013      	ands	r3, r2
 8002810:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d003      	beq.n	8002826 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800281e:	69ba      	ldr	r2, [r7, #24]
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	4313      	orrs	r3, r2
 8002824:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002826:	4a2f      	ldr	r2, [pc, #188]	; (80028e4 <HAL_GPIO_Init+0x304>)
 8002828:	69bb      	ldr	r3, [r7, #24]
 800282a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800282c:	4b2d      	ldr	r3, [pc, #180]	; (80028e4 <HAL_GPIO_Init+0x304>)
 800282e:	68db      	ldr	r3, [r3, #12]
 8002830:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	43db      	mvns	r3, r3
 8002836:	69ba      	ldr	r2, [r7, #24]
 8002838:	4013      	ands	r3, r2
 800283a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002844:	2b00      	cmp	r3, #0
 8002846:	d003      	beq.n	8002850 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	4313      	orrs	r3, r2
 800284e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002850:	4a24      	ldr	r2, [pc, #144]	; (80028e4 <HAL_GPIO_Init+0x304>)
 8002852:	69bb      	ldr	r3, [r7, #24]
 8002854:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002856:	4b23      	ldr	r3, [pc, #140]	; (80028e4 <HAL_GPIO_Init+0x304>)
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	43db      	mvns	r3, r3
 8002860:	69ba      	ldr	r2, [r7, #24]
 8002862:	4013      	ands	r3, r2
 8002864:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800286e:	2b00      	cmp	r3, #0
 8002870:	d003      	beq.n	800287a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002872:	69ba      	ldr	r2, [r7, #24]
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	4313      	orrs	r3, r2
 8002878:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800287a:	4a1a      	ldr	r2, [pc, #104]	; (80028e4 <HAL_GPIO_Init+0x304>)
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002880:	4b18      	ldr	r3, [pc, #96]	; (80028e4 <HAL_GPIO_Init+0x304>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	43db      	mvns	r3, r3
 800288a:	69ba      	ldr	r2, [r7, #24]
 800288c:	4013      	ands	r3, r2
 800288e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002898:	2b00      	cmp	r3, #0
 800289a:	d003      	beq.n	80028a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028a4:	4a0f      	ldr	r2, [pc, #60]	; (80028e4 <HAL_GPIO_Init+0x304>)
 80028a6:	69bb      	ldr	r3, [r7, #24]
 80028a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028aa:	69fb      	ldr	r3, [r7, #28]
 80028ac:	3301      	adds	r3, #1
 80028ae:	61fb      	str	r3, [r7, #28]
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	2b0f      	cmp	r3, #15
 80028b4:	f67f aea2 	bls.w	80025fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028b8:	bf00      	nop
 80028ba:	bf00      	nop
 80028bc:	3724      	adds	r7, #36	; 0x24
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	40023800 	.word	0x40023800
 80028cc:	40013800 	.word	0x40013800
 80028d0:	40020000 	.word	0x40020000
 80028d4:	40020400 	.word	0x40020400
 80028d8:	40020800 	.word	0x40020800
 80028dc:	40020c00 	.word	0x40020c00
 80028e0:	40021000 	.word	0x40021000
 80028e4:	40013c00 	.word	0x40013c00

080028e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	460b      	mov	r3, r1
 80028f2:	807b      	strh	r3, [r7, #2]
 80028f4:	4613      	mov	r3, r2
 80028f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028f8:	787b      	ldrb	r3, [r7, #1]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d003      	beq.n	8002906 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028fe:	887a      	ldrh	r2, [r7, #2]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002904:	e003      	b.n	800290e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002906:	887b      	ldrh	r3, [r7, #2]
 8002908:	041a      	lsls	r2, r3, #16
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	619a      	str	r2, [r3, #24]
}
 800290e:	bf00      	nop
 8002910:	370c      	adds	r7, #12
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr

0800291a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800291a:	b480      	push	{r7}
 800291c:	b085      	sub	sp, #20
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
 8002922:	460b      	mov	r3, r1
 8002924:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	695b      	ldr	r3, [r3, #20]
 800292a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800292c:	887a      	ldrh	r2, [r7, #2]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	4013      	ands	r3, r2
 8002932:	041a      	lsls	r2, r3, #16
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	43d9      	mvns	r1, r3
 8002938:	887b      	ldrh	r3, [r7, #2]
 800293a:	400b      	ands	r3, r1
 800293c:	431a      	orrs	r2, r3
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	619a      	str	r2, [r3, #24]
}
 8002942:	bf00      	nop
 8002944:	3714      	adds	r7, #20
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
	...

08002950 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d101      	bne.n	8002962 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e12b      	b.n	8002bba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b00      	cmp	r3, #0
 800296c:	d106      	bne.n	800297c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f7fe fc40 	bl	80011fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2224      	movs	r2, #36	; 0x24
 8002980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f022 0201 	bic.w	r2, r2, #1
 8002992:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80029a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80029b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029b4:	f001 fde0 	bl	8004578 <HAL_RCC_GetPCLK1Freq>
 80029b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	4a81      	ldr	r2, [pc, #516]	; (8002bc4 <HAL_I2C_Init+0x274>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d807      	bhi.n	80029d4 <HAL_I2C_Init+0x84>
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	4a80      	ldr	r2, [pc, #512]	; (8002bc8 <HAL_I2C_Init+0x278>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	bf94      	ite	ls
 80029cc:	2301      	movls	r3, #1
 80029ce:	2300      	movhi	r3, #0
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	e006      	b.n	80029e2 <HAL_I2C_Init+0x92>
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	4a7d      	ldr	r2, [pc, #500]	; (8002bcc <HAL_I2C_Init+0x27c>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	bf94      	ite	ls
 80029dc:	2301      	movls	r3, #1
 80029de:	2300      	movhi	r3, #0
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e0e7      	b.n	8002bba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	4a78      	ldr	r2, [pc, #480]	; (8002bd0 <HAL_I2C_Init+0x280>)
 80029ee:	fba2 2303 	umull	r2, r3, r2, r3
 80029f2:	0c9b      	lsrs	r3, r3, #18
 80029f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68ba      	ldr	r2, [r7, #8]
 8002a06:	430a      	orrs	r2, r1
 8002a08:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	6a1b      	ldr	r3, [r3, #32]
 8002a10:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	4a6a      	ldr	r2, [pc, #424]	; (8002bc4 <HAL_I2C_Init+0x274>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d802      	bhi.n	8002a24 <HAL_I2C_Init+0xd4>
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	3301      	adds	r3, #1
 8002a22:	e009      	b.n	8002a38 <HAL_I2C_Init+0xe8>
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a2a:	fb02 f303 	mul.w	r3, r2, r3
 8002a2e:	4a69      	ldr	r2, [pc, #420]	; (8002bd4 <HAL_I2C_Init+0x284>)
 8002a30:	fba2 2303 	umull	r2, r3, r2, r3
 8002a34:	099b      	lsrs	r3, r3, #6
 8002a36:	3301      	adds	r3, #1
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	6812      	ldr	r2, [r2, #0]
 8002a3c:	430b      	orrs	r3, r1
 8002a3e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	69db      	ldr	r3, [r3, #28]
 8002a46:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002a4a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	495c      	ldr	r1, [pc, #368]	; (8002bc4 <HAL_I2C_Init+0x274>)
 8002a54:	428b      	cmp	r3, r1
 8002a56:	d819      	bhi.n	8002a8c <HAL_I2C_Init+0x13c>
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	1e59      	subs	r1, r3, #1
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	005b      	lsls	r3, r3, #1
 8002a62:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a66:	1c59      	adds	r1, r3, #1
 8002a68:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002a6c:	400b      	ands	r3, r1
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d00a      	beq.n	8002a88 <HAL_I2C_Init+0x138>
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	1e59      	subs	r1, r3, #1
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a80:	3301      	adds	r3, #1
 8002a82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a86:	e051      	b.n	8002b2c <HAL_I2C_Init+0x1dc>
 8002a88:	2304      	movs	r3, #4
 8002a8a:	e04f      	b.n	8002b2c <HAL_I2C_Init+0x1dc>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d111      	bne.n	8002ab8 <HAL_I2C_Init+0x168>
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	1e58      	subs	r0, r3, #1
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6859      	ldr	r1, [r3, #4]
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	440b      	add	r3, r1
 8002aa2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	bf0c      	ite	eq
 8002ab0:	2301      	moveq	r3, #1
 8002ab2:	2300      	movne	r3, #0
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	e012      	b.n	8002ade <HAL_I2C_Init+0x18e>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	1e58      	subs	r0, r3, #1
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6859      	ldr	r1, [r3, #4]
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	440b      	add	r3, r1
 8002ac6:	0099      	lsls	r1, r3, #2
 8002ac8:	440b      	add	r3, r1
 8002aca:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ace:	3301      	adds	r3, #1
 8002ad0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	bf0c      	ite	eq
 8002ad8:	2301      	moveq	r3, #1
 8002ada:	2300      	movne	r3, #0
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d001      	beq.n	8002ae6 <HAL_I2C_Init+0x196>
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e022      	b.n	8002b2c <HAL_I2C_Init+0x1dc>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d10e      	bne.n	8002b0c <HAL_I2C_Init+0x1bc>
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	1e58      	subs	r0, r3, #1
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6859      	ldr	r1, [r3, #4]
 8002af6:	460b      	mov	r3, r1
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	440b      	add	r3, r1
 8002afc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b00:	3301      	adds	r3, #1
 8002b02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b0a:	e00f      	b.n	8002b2c <HAL_I2C_Init+0x1dc>
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	1e58      	subs	r0, r3, #1
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6859      	ldr	r1, [r3, #4]
 8002b14:	460b      	mov	r3, r1
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	440b      	add	r3, r1
 8002b1a:	0099      	lsls	r1, r3, #2
 8002b1c:	440b      	add	r3, r1
 8002b1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b22:	3301      	adds	r3, #1
 8002b24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b2c:	6879      	ldr	r1, [r7, #4]
 8002b2e:	6809      	ldr	r1, [r1, #0]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	69da      	ldr	r2, [r3, #28]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6a1b      	ldr	r3, [r3, #32]
 8002b46:	431a      	orrs	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002b5a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	6911      	ldr	r1, [r2, #16]
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	68d2      	ldr	r2, [r2, #12]
 8002b66:	4311      	orrs	r1, r2
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	6812      	ldr	r2, [r2, #0]
 8002b6c:	430b      	orrs	r3, r1
 8002b6e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	695a      	ldr	r2, [r3, #20]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	699b      	ldr	r3, [r3, #24]
 8002b82:	431a      	orrs	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	430a      	orrs	r2, r1
 8002b8a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f042 0201 	orr.w	r2, r2, #1
 8002b9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2220      	movs	r2, #32
 8002ba6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002bb8:	2300      	movs	r3, #0
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3710      	adds	r7, #16
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	000186a0 	.word	0x000186a0
 8002bc8:	001e847f 	.word	0x001e847f
 8002bcc:	003d08ff 	.word	0x003d08ff
 8002bd0:	431bde83 	.word	0x431bde83
 8002bd4:	10624dd3 	.word	0x10624dd3

08002bd8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b088      	sub	sp, #32
 8002bdc:	af02      	add	r7, sp, #8
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	607a      	str	r2, [r7, #4]
 8002be2:	461a      	mov	r2, r3
 8002be4:	460b      	mov	r3, r1
 8002be6:	817b      	strh	r3, [r7, #10]
 8002be8:	4613      	mov	r3, r2
 8002bea:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002bec:	f7ff fbe2 	bl	80023b4 <HAL_GetTick>
 8002bf0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	2b20      	cmp	r3, #32
 8002bfc:	f040 80e0 	bne.w	8002dc0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	9300      	str	r3, [sp, #0]
 8002c04:	2319      	movs	r3, #25
 8002c06:	2201      	movs	r2, #1
 8002c08:	4970      	ldr	r1, [pc, #448]	; (8002dcc <HAL_I2C_Master_Transmit+0x1f4>)
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	f000 fe0e 	bl	800382c <I2C_WaitOnFlagUntilTimeout>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d001      	beq.n	8002c1a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002c16:	2302      	movs	r3, #2
 8002c18:	e0d3      	b.n	8002dc2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d101      	bne.n	8002c28 <HAL_I2C_Master_Transmit+0x50>
 8002c24:	2302      	movs	r3, #2
 8002c26:	e0cc      	b.n	8002dc2 <HAL_I2C_Master_Transmit+0x1ea>
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0301 	and.w	r3, r3, #1
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d007      	beq.n	8002c4e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f042 0201 	orr.w	r2, r2, #1
 8002c4c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c5c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2221      	movs	r2, #33	; 0x21
 8002c62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2210      	movs	r2, #16
 8002c6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2200      	movs	r2, #0
 8002c72:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	893a      	ldrh	r2, [r7, #8]
 8002c7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c84:	b29a      	uxth	r2, r3
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	4a50      	ldr	r2, [pc, #320]	; (8002dd0 <HAL_I2C_Master_Transmit+0x1f8>)
 8002c8e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002c90:	8979      	ldrh	r1, [r7, #10]
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	6a3a      	ldr	r2, [r7, #32]
 8002c96:	68f8      	ldr	r0, [r7, #12]
 8002c98:	f000 fbc8 	bl	800342c <I2C_MasterRequestWrite>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d001      	beq.n	8002ca6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e08d      	b.n	8002dc2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	613b      	str	r3, [r7, #16]
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	695b      	ldr	r3, [r3, #20]
 8002cb0:	613b      	str	r3, [r7, #16]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	613b      	str	r3, [r7, #16]
 8002cba:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002cbc:	e066      	b.n	8002d8c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cbe:	697a      	ldr	r2, [r7, #20]
 8002cc0:	6a39      	ldr	r1, [r7, #32]
 8002cc2:	68f8      	ldr	r0, [r7, #12]
 8002cc4:	f000 fecc 	bl	8003a60 <I2C_WaitOnTXEFlagUntilTimeout>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d00d      	beq.n	8002cea <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd2:	2b04      	cmp	r3, #4
 8002cd4:	d107      	bne.n	8002ce6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ce4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e06b      	b.n	8002dc2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cee:	781a      	ldrb	r2, [r3, #0]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cfa:	1c5a      	adds	r2, r3, #1
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	3b01      	subs	r3, #1
 8002d08:	b29a      	uxth	r2, r3
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d12:	3b01      	subs	r3, #1
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	695b      	ldr	r3, [r3, #20]
 8002d20:	f003 0304 	and.w	r3, r3, #4
 8002d24:	2b04      	cmp	r3, #4
 8002d26:	d11b      	bne.n	8002d60 <HAL_I2C_Master_Transmit+0x188>
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d017      	beq.n	8002d60 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d34:	781a      	ldrb	r2, [r3, #0]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d40:	1c5a      	adds	r2, r3, #1
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	3b01      	subs	r3, #1
 8002d4e:	b29a      	uxth	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d58:	3b01      	subs	r3, #1
 8002d5a:	b29a      	uxth	r2, r3
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d60:	697a      	ldr	r2, [r7, #20]
 8002d62:	6a39      	ldr	r1, [r7, #32]
 8002d64:	68f8      	ldr	r0, [r7, #12]
 8002d66:	f000 fec3 	bl	8003af0 <I2C_WaitOnBTFFlagUntilTimeout>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d00d      	beq.n	8002d8c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d74:	2b04      	cmp	r3, #4
 8002d76:	d107      	bne.n	8002d88 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d86:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	e01a      	b.n	8002dc2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d194      	bne.n	8002cbe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002da2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2220      	movs	r2, #32
 8002da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	e000      	b.n	8002dc2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002dc0:	2302      	movs	r3, #2
  }
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3718      	adds	r7, #24
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	00100002 	.word	0x00100002
 8002dd0:	ffff0000 	.word	0xffff0000

08002dd4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b088      	sub	sp, #32
 8002dd8:	af02      	add	r7, sp, #8
 8002dda:	60f8      	str	r0, [r7, #12]
 8002ddc:	4608      	mov	r0, r1
 8002dde:	4611      	mov	r1, r2
 8002de0:	461a      	mov	r2, r3
 8002de2:	4603      	mov	r3, r0
 8002de4:	817b      	strh	r3, [r7, #10]
 8002de6:	460b      	mov	r3, r1
 8002de8:	813b      	strh	r3, [r7, #8]
 8002dea:	4613      	mov	r3, r2
 8002dec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002dee:	f7ff fae1 	bl	80023b4 <HAL_GetTick>
 8002df2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	2b20      	cmp	r3, #32
 8002dfe:	f040 80d9 	bne.w	8002fb4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	9300      	str	r3, [sp, #0]
 8002e06:	2319      	movs	r3, #25
 8002e08:	2201      	movs	r2, #1
 8002e0a:	496d      	ldr	r1, [pc, #436]	; (8002fc0 <HAL_I2C_Mem_Write+0x1ec>)
 8002e0c:	68f8      	ldr	r0, [r7, #12]
 8002e0e:	f000 fd0d 	bl	800382c <I2C_WaitOnFlagUntilTimeout>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002e18:	2302      	movs	r3, #2
 8002e1a:	e0cc      	b.n	8002fb6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d101      	bne.n	8002e2a <HAL_I2C_Mem_Write+0x56>
 8002e26:	2302      	movs	r3, #2
 8002e28:	e0c5      	b.n	8002fb6 <HAL_I2C_Mem_Write+0x1e2>
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0301 	and.w	r3, r3, #1
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d007      	beq.n	8002e50 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f042 0201 	orr.w	r2, r2, #1
 8002e4e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e5e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2221      	movs	r2, #33	; 0x21
 8002e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2240      	movs	r2, #64	; 0x40
 8002e6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2200      	movs	r2, #0
 8002e74:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6a3a      	ldr	r2, [r7, #32]
 8002e7a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002e80:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e86:	b29a      	uxth	r2, r3
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	4a4d      	ldr	r2, [pc, #308]	; (8002fc4 <HAL_I2C_Mem_Write+0x1f0>)
 8002e90:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e92:	88f8      	ldrh	r0, [r7, #6]
 8002e94:	893a      	ldrh	r2, [r7, #8]
 8002e96:	8979      	ldrh	r1, [r7, #10]
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	9301      	str	r3, [sp, #4]
 8002e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e9e:	9300      	str	r3, [sp, #0]
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	68f8      	ldr	r0, [r7, #12]
 8002ea4:	f000 fb44 	bl	8003530 <I2C_RequestMemoryWrite>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d052      	beq.n	8002f54 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e081      	b.n	8002fb6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eb2:	697a      	ldr	r2, [r7, #20]
 8002eb4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f000 fdd2 	bl	8003a60 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d00d      	beq.n	8002ede <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec6:	2b04      	cmp	r3, #4
 8002ec8:	d107      	bne.n	8002eda <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ed8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e06b      	b.n	8002fb6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee2:	781a      	ldrb	r2, [r3, #0]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eee:	1c5a      	adds	r2, r3, #1
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ef8:	3b01      	subs	r3, #1
 8002efa:	b29a      	uxth	r2, r3
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f04:	b29b      	uxth	r3, r3
 8002f06:	3b01      	subs	r3, #1
 8002f08:	b29a      	uxth	r2, r3
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	695b      	ldr	r3, [r3, #20]
 8002f14:	f003 0304 	and.w	r3, r3, #4
 8002f18:	2b04      	cmp	r3, #4
 8002f1a:	d11b      	bne.n	8002f54 <HAL_I2C_Mem_Write+0x180>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d017      	beq.n	8002f54 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f28:	781a      	ldrb	r2, [r3, #0]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f34:	1c5a      	adds	r2, r3, #1
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f3e:	3b01      	subs	r3, #1
 8002f40:	b29a      	uxth	r2, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	3b01      	subs	r3, #1
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d1aa      	bne.n	8002eb2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f5c:	697a      	ldr	r2, [r7, #20]
 8002f5e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f60:	68f8      	ldr	r0, [r7, #12]
 8002f62:	f000 fdc5 	bl	8003af0 <I2C_WaitOnBTFFlagUntilTimeout>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d00d      	beq.n	8002f88 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f70:	2b04      	cmp	r3, #4
 8002f72:	d107      	bne.n	8002f84 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f82:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e016      	b.n	8002fb6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2220      	movs	r2, #32
 8002f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	e000      	b.n	8002fb6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002fb4:	2302      	movs	r3, #2
  }
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3718      	adds	r7, #24
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	00100002 	.word	0x00100002
 8002fc4:	ffff0000 	.word	0xffff0000

08002fc8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b08c      	sub	sp, #48	; 0x30
 8002fcc:	af02      	add	r7, sp, #8
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	4608      	mov	r0, r1
 8002fd2:	4611      	mov	r1, r2
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	817b      	strh	r3, [r7, #10]
 8002fda:	460b      	mov	r3, r1
 8002fdc:	813b      	strh	r3, [r7, #8]
 8002fde:	4613      	mov	r3, r2
 8002fe0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002fe2:	f7ff f9e7 	bl	80023b4 <HAL_GetTick>
 8002fe6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	2b20      	cmp	r3, #32
 8002ff2:	f040 8214 	bne.w	800341e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff8:	9300      	str	r3, [sp, #0]
 8002ffa:	2319      	movs	r3, #25
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	497b      	ldr	r1, [pc, #492]	; (80031ec <HAL_I2C_Mem_Read+0x224>)
 8003000:	68f8      	ldr	r0, [r7, #12]
 8003002:	f000 fc13 	bl	800382c <I2C_WaitOnFlagUntilTimeout>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d001      	beq.n	8003010 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800300c:	2302      	movs	r3, #2
 800300e:	e207      	b.n	8003420 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003016:	2b01      	cmp	r3, #1
 8003018:	d101      	bne.n	800301e <HAL_I2C_Mem_Read+0x56>
 800301a:	2302      	movs	r3, #2
 800301c:	e200      	b.n	8003420 <HAL_I2C_Mem_Read+0x458>
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2201      	movs	r2, #1
 8003022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0301 	and.w	r3, r3, #1
 8003030:	2b01      	cmp	r3, #1
 8003032:	d007      	beq.n	8003044 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f042 0201 	orr.w	r2, r2, #1
 8003042:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003052:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2222      	movs	r2, #34	; 0x22
 8003058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2240      	movs	r2, #64	; 0x40
 8003060:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2200      	movs	r2, #0
 8003068:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800306e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003074:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800307a:	b29a      	uxth	r2, r3
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	4a5b      	ldr	r2, [pc, #364]	; (80031f0 <HAL_I2C_Mem_Read+0x228>)
 8003084:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003086:	88f8      	ldrh	r0, [r7, #6]
 8003088:	893a      	ldrh	r2, [r7, #8]
 800308a:	8979      	ldrh	r1, [r7, #10]
 800308c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308e:	9301      	str	r3, [sp, #4]
 8003090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003092:	9300      	str	r3, [sp, #0]
 8003094:	4603      	mov	r3, r0
 8003096:	68f8      	ldr	r0, [r7, #12]
 8003098:	f000 fae0 	bl	800365c <I2C_RequestMemoryRead>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d001      	beq.n	80030a6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e1bc      	b.n	8003420 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d113      	bne.n	80030d6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030ae:	2300      	movs	r3, #0
 80030b0:	623b      	str	r3, [r7, #32]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	695b      	ldr	r3, [r3, #20]
 80030b8:	623b      	str	r3, [r7, #32]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	623b      	str	r3, [r7, #32]
 80030c2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030d2:	601a      	str	r2, [r3, #0]
 80030d4:	e190      	b.n	80033f8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d11b      	bne.n	8003116 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030ec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030ee:	2300      	movs	r3, #0
 80030f0:	61fb      	str	r3, [r7, #28]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	695b      	ldr	r3, [r3, #20]
 80030f8:	61fb      	str	r3, [r7, #28]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	699b      	ldr	r3, [r3, #24]
 8003100:	61fb      	str	r3, [r7, #28]
 8003102:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	e170      	b.n	80033f8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800311a:	2b02      	cmp	r3, #2
 800311c:	d11b      	bne.n	8003156 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800312c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800313c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800313e:	2300      	movs	r3, #0
 8003140:	61bb      	str	r3, [r7, #24]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	61bb      	str	r3, [r7, #24]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	699b      	ldr	r3, [r3, #24]
 8003150:	61bb      	str	r3, [r7, #24]
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	e150      	b.n	80033f8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003156:	2300      	movs	r3, #0
 8003158:	617b      	str	r3, [r7, #20]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	695b      	ldr	r3, [r3, #20]
 8003160:	617b      	str	r3, [r7, #20]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	617b      	str	r3, [r7, #20]
 800316a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800316c:	e144      	b.n	80033f8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003172:	2b03      	cmp	r3, #3
 8003174:	f200 80f1 	bhi.w	800335a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800317c:	2b01      	cmp	r3, #1
 800317e:	d123      	bne.n	80031c8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003180:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003182:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003184:	68f8      	ldr	r0, [r7, #12]
 8003186:	f000 fcfb 	bl	8003b80 <I2C_WaitOnRXNEFlagUntilTimeout>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d001      	beq.n	8003194 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	e145      	b.n	8003420 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	691a      	ldr	r2, [r3, #16]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319e:	b2d2      	uxtb	r2, r2
 80031a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a6:	1c5a      	adds	r2, r3, #1
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031b0:	3b01      	subs	r3, #1
 80031b2:	b29a      	uxth	r2, r3
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031bc:	b29b      	uxth	r3, r3
 80031be:	3b01      	subs	r3, #1
 80031c0:	b29a      	uxth	r2, r3
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80031c6:	e117      	b.n	80033f8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031cc:	2b02      	cmp	r3, #2
 80031ce:	d14e      	bne.n	800326e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d2:	9300      	str	r3, [sp, #0]
 80031d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031d6:	2200      	movs	r2, #0
 80031d8:	4906      	ldr	r1, [pc, #24]	; (80031f4 <HAL_I2C_Mem_Read+0x22c>)
 80031da:	68f8      	ldr	r0, [r7, #12]
 80031dc:	f000 fb26 	bl	800382c <I2C_WaitOnFlagUntilTimeout>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d008      	beq.n	80031f8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e11a      	b.n	8003420 <HAL_I2C_Mem_Read+0x458>
 80031ea:	bf00      	nop
 80031ec:	00100002 	.word	0x00100002
 80031f0:	ffff0000 	.word	0xffff0000
 80031f4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003206:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	691a      	ldr	r2, [r3, #16]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003212:	b2d2      	uxtb	r2, r2
 8003214:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321a:	1c5a      	adds	r2, r3, #1
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003224:	3b01      	subs	r3, #1
 8003226:	b29a      	uxth	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003230:	b29b      	uxth	r3, r3
 8003232:	3b01      	subs	r3, #1
 8003234:	b29a      	uxth	r2, r3
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	691a      	ldr	r2, [r3, #16]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003244:	b2d2      	uxtb	r2, r2
 8003246:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324c:	1c5a      	adds	r2, r3, #1
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003256:	3b01      	subs	r3, #1
 8003258:	b29a      	uxth	r2, r3
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003262:	b29b      	uxth	r3, r3
 8003264:	3b01      	subs	r3, #1
 8003266:	b29a      	uxth	r2, r3
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800326c:	e0c4      	b.n	80033f8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800326e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003270:	9300      	str	r3, [sp, #0]
 8003272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003274:	2200      	movs	r2, #0
 8003276:	496c      	ldr	r1, [pc, #432]	; (8003428 <HAL_I2C_Mem_Read+0x460>)
 8003278:	68f8      	ldr	r0, [r7, #12]
 800327a:	f000 fad7 	bl	800382c <I2C_WaitOnFlagUntilTimeout>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d001      	beq.n	8003288 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e0cb      	b.n	8003420 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003296:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	691a      	ldr	r2, [r3, #16]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a2:	b2d2      	uxtb	r2, r2
 80032a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032aa:	1c5a      	adds	r2, r3, #1
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032b4:	3b01      	subs	r3, #1
 80032b6:	b29a      	uxth	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	3b01      	subs	r3, #1
 80032c4:	b29a      	uxth	r2, r3
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032cc:	9300      	str	r3, [sp, #0]
 80032ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032d0:	2200      	movs	r2, #0
 80032d2:	4955      	ldr	r1, [pc, #340]	; (8003428 <HAL_I2C_Mem_Read+0x460>)
 80032d4:	68f8      	ldr	r0, [r7, #12]
 80032d6:	f000 faa9 	bl	800382c <I2C_WaitOnFlagUntilTimeout>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d001      	beq.n	80032e4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e09d      	b.n	8003420 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	691a      	ldr	r2, [r3, #16]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032fe:	b2d2      	uxtb	r2, r2
 8003300:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003306:	1c5a      	adds	r2, r3, #1
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003310:	3b01      	subs	r3, #1
 8003312:	b29a      	uxth	r2, r3
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800331c:	b29b      	uxth	r3, r3
 800331e:	3b01      	subs	r3, #1
 8003320:	b29a      	uxth	r2, r3
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	691a      	ldr	r2, [r3, #16]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003330:	b2d2      	uxtb	r2, r2
 8003332:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003338:	1c5a      	adds	r2, r3, #1
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003342:	3b01      	subs	r3, #1
 8003344:	b29a      	uxth	r2, r3
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800334e:	b29b      	uxth	r3, r3
 8003350:	3b01      	subs	r3, #1
 8003352:	b29a      	uxth	r2, r3
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003358:	e04e      	b.n	80033f8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800335a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800335c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800335e:	68f8      	ldr	r0, [r7, #12]
 8003360:	f000 fc0e 	bl	8003b80 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e058      	b.n	8003420 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	691a      	ldr	r2, [r3, #16]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003378:	b2d2      	uxtb	r2, r2
 800337a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003380:	1c5a      	adds	r2, r3, #1
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800338a:	3b01      	subs	r3, #1
 800338c:	b29a      	uxth	r2, r3
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003396:	b29b      	uxth	r3, r3
 8003398:	3b01      	subs	r3, #1
 800339a:	b29a      	uxth	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	695b      	ldr	r3, [r3, #20]
 80033a6:	f003 0304 	and.w	r3, r3, #4
 80033aa:	2b04      	cmp	r3, #4
 80033ac:	d124      	bne.n	80033f8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033b2:	2b03      	cmp	r3, #3
 80033b4:	d107      	bne.n	80033c6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033c4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	691a      	ldr	r2, [r3, #16]
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d0:	b2d2      	uxtb	r2, r2
 80033d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d8:	1c5a      	adds	r2, r3, #1
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033e2:	3b01      	subs	r3, #1
 80033e4:	b29a      	uxth	r2, r3
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ee:	b29b      	uxth	r3, r3
 80033f0:	3b01      	subs	r3, #1
 80033f2:	b29a      	uxth	r2, r3
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	f47f aeb6 	bne.w	800316e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2220      	movs	r2, #32
 8003406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2200      	movs	r2, #0
 800340e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2200      	movs	r2, #0
 8003416:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800341a:	2300      	movs	r3, #0
 800341c:	e000      	b.n	8003420 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800341e:	2302      	movs	r3, #2
  }
}
 8003420:	4618      	mov	r0, r3
 8003422:	3728      	adds	r7, #40	; 0x28
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	00010004 	.word	0x00010004

0800342c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b088      	sub	sp, #32
 8003430:	af02      	add	r7, sp, #8
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	607a      	str	r2, [r7, #4]
 8003436:	603b      	str	r3, [r7, #0]
 8003438:	460b      	mov	r3, r1
 800343a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003440:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	2b08      	cmp	r3, #8
 8003446:	d006      	beq.n	8003456 <I2C_MasterRequestWrite+0x2a>
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	2b01      	cmp	r3, #1
 800344c:	d003      	beq.n	8003456 <I2C_MasterRequestWrite+0x2a>
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003454:	d108      	bne.n	8003468 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003464:	601a      	str	r2, [r3, #0]
 8003466:	e00b      	b.n	8003480 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800346c:	2b12      	cmp	r3, #18
 800346e:	d107      	bne.n	8003480 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800347e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	9300      	str	r3, [sp, #0]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800348c:	68f8      	ldr	r0, [r7, #12]
 800348e:	f000 f9cd 	bl	800382c <I2C_WaitOnFlagUntilTimeout>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d00d      	beq.n	80034b4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034a6:	d103      	bne.n	80034b0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e035      	b.n	8003520 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	691b      	ldr	r3, [r3, #16]
 80034b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80034bc:	d108      	bne.n	80034d0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034be:	897b      	ldrh	r3, [r7, #10]
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	461a      	mov	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80034cc:	611a      	str	r2, [r3, #16]
 80034ce:	e01b      	b.n	8003508 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80034d0:	897b      	ldrh	r3, [r7, #10]
 80034d2:	11db      	asrs	r3, r3, #7
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	f003 0306 	and.w	r3, r3, #6
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	f063 030f 	orn	r3, r3, #15
 80034e0:	b2da      	uxtb	r2, r3
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	490e      	ldr	r1, [pc, #56]	; (8003528 <I2C_MasterRequestWrite+0xfc>)
 80034ee:	68f8      	ldr	r0, [r7, #12]
 80034f0:	f000 fa16 	bl	8003920 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e010      	b.n	8003520 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80034fe:	897b      	ldrh	r3, [r7, #10]
 8003500:	b2da      	uxtb	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	4907      	ldr	r1, [pc, #28]	; (800352c <I2C_MasterRequestWrite+0x100>)
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f000 fa06 	bl	8003920 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e000      	b.n	8003520 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800351e:	2300      	movs	r3, #0
}
 8003520:	4618      	mov	r0, r3
 8003522:	3718      	adds	r7, #24
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}
 8003528:	00010008 	.word	0x00010008
 800352c:	00010002 	.word	0x00010002

08003530 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b088      	sub	sp, #32
 8003534:	af02      	add	r7, sp, #8
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	4608      	mov	r0, r1
 800353a:	4611      	mov	r1, r2
 800353c:	461a      	mov	r2, r3
 800353e:	4603      	mov	r3, r0
 8003540:	817b      	strh	r3, [r7, #10]
 8003542:	460b      	mov	r3, r1
 8003544:	813b      	strh	r3, [r7, #8]
 8003546:	4613      	mov	r3, r2
 8003548:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003558:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800355a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800355c:	9300      	str	r3, [sp, #0]
 800355e:	6a3b      	ldr	r3, [r7, #32]
 8003560:	2200      	movs	r2, #0
 8003562:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003566:	68f8      	ldr	r0, [r7, #12]
 8003568:	f000 f960 	bl	800382c <I2C_WaitOnFlagUntilTimeout>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00d      	beq.n	800358e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800357c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003580:	d103      	bne.n	800358a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003588:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	e05f      	b.n	800364e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800358e:	897b      	ldrh	r3, [r7, #10]
 8003590:	b2db      	uxtb	r3, r3
 8003592:	461a      	mov	r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800359c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800359e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a0:	6a3a      	ldr	r2, [r7, #32]
 80035a2:	492d      	ldr	r1, [pc, #180]	; (8003658 <I2C_RequestMemoryWrite+0x128>)
 80035a4:	68f8      	ldr	r0, [r7, #12]
 80035a6:	f000 f9bb 	bl	8003920 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d001      	beq.n	80035b4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e04c      	b.n	800364e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035b4:	2300      	movs	r3, #0
 80035b6:	617b      	str	r3, [r7, #20]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	695b      	ldr	r3, [r3, #20]
 80035be:	617b      	str	r3, [r7, #20]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	699b      	ldr	r3, [r3, #24]
 80035c6:	617b      	str	r3, [r7, #20]
 80035c8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035cc:	6a39      	ldr	r1, [r7, #32]
 80035ce:	68f8      	ldr	r0, [r7, #12]
 80035d0:	f000 fa46 	bl	8003a60 <I2C_WaitOnTXEFlagUntilTimeout>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d00d      	beq.n	80035f6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035de:	2b04      	cmp	r3, #4
 80035e0:	d107      	bne.n	80035f2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035f0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e02b      	b.n	800364e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035f6:	88fb      	ldrh	r3, [r7, #6]
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d105      	bne.n	8003608 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80035fc:	893b      	ldrh	r3, [r7, #8]
 80035fe:	b2da      	uxtb	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	611a      	str	r2, [r3, #16]
 8003606:	e021      	b.n	800364c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003608:	893b      	ldrh	r3, [r7, #8]
 800360a:	0a1b      	lsrs	r3, r3, #8
 800360c:	b29b      	uxth	r3, r3
 800360e:	b2da      	uxtb	r2, r3
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003616:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003618:	6a39      	ldr	r1, [r7, #32]
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f000 fa20 	bl	8003a60 <I2C_WaitOnTXEFlagUntilTimeout>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d00d      	beq.n	8003642 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362a:	2b04      	cmp	r3, #4
 800362c:	d107      	bne.n	800363e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800363c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e005      	b.n	800364e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003642:	893b      	ldrh	r3, [r7, #8]
 8003644:	b2da      	uxtb	r2, r3
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3718      	adds	r7, #24
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	00010002 	.word	0x00010002

0800365c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b088      	sub	sp, #32
 8003660:	af02      	add	r7, sp, #8
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	4608      	mov	r0, r1
 8003666:	4611      	mov	r1, r2
 8003668:	461a      	mov	r2, r3
 800366a:	4603      	mov	r3, r0
 800366c:	817b      	strh	r3, [r7, #10]
 800366e:	460b      	mov	r3, r1
 8003670:	813b      	strh	r3, [r7, #8]
 8003672:	4613      	mov	r3, r2
 8003674:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003684:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003694:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003698:	9300      	str	r3, [sp, #0]
 800369a:	6a3b      	ldr	r3, [r7, #32]
 800369c:	2200      	movs	r2, #0
 800369e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80036a2:	68f8      	ldr	r0, [r7, #12]
 80036a4:	f000 f8c2 	bl	800382c <I2C_WaitOnFlagUntilTimeout>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00d      	beq.n	80036ca <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036bc:	d103      	bne.n	80036c6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036c4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80036c6:	2303      	movs	r3, #3
 80036c8:	e0aa      	b.n	8003820 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036ca:	897b      	ldrh	r3, [r7, #10]
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	461a      	mov	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80036d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036dc:	6a3a      	ldr	r2, [r7, #32]
 80036de:	4952      	ldr	r1, [pc, #328]	; (8003828 <I2C_RequestMemoryRead+0x1cc>)
 80036e0:	68f8      	ldr	r0, [r7, #12]
 80036e2:	f000 f91d 	bl	8003920 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d001      	beq.n	80036f0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e097      	b.n	8003820 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036f0:	2300      	movs	r3, #0
 80036f2:	617b      	str	r3, [r7, #20]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	695b      	ldr	r3, [r3, #20]
 80036fa:	617b      	str	r3, [r7, #20]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	699b      	ldr	r3, [r3, #24]
 8003702:	617b      	str	r3, [r7, #20]
 8003704:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003706:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003708:	6a39      	ldr	r1, [r7, #32]
 800370a:	68f8      	ldr	r0, [r7, #12]
 800370c:	f000 f9a8 	bl	8003a60 <I2C_WaitOnTXEFlagUntilTimeout>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00d      	beq.n	8003732 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371a:	2b04      	cmp	r3, #4
 800371c:	d107      	bne.n	800372e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800372c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e076      	b.n	8003820 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003732:	88fb      	ldrh	r3, [r7, #6]
 8003734:	2b01      	cmp	r3, #1
 8003736:	d105      	bne.n	8003744 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003738:	893b      	ldrh	r3, [r7, #8]
 800373a:	b2da      	uxtb	r2, r3
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	611a      	str	r2, [r3, #16]
 8003742:	e021      	b.n	8003788 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003744:	893b      	ldrh	r3, [r7, #8]
 8003746:	0a1b      	lsrs	r3, r3, #8
 8003748:	b29b      	uxth	r3, r3
 800374a:	b2da      	uxtb	r2, r3
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003752:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003754:	6a39      	ldr	r1, [r7, #32]
 8003756:	68f8      	ldr	r0, [r7, #12]
 8003758:	f000 f982 	bl	8003a60 <I2C_WaitOnTXEFlagUntilTimeout>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d00d      	beq.n	800377e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003766:	2b04      	cmp	r3, #4
 8003768:	d107      	bne.n	800377a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003778:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e050      	b.n	8003820 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800377e:	893b      	ldrh	r3, [r7, #8]
 8003780:	b2da      	uxtb	r2, r3
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003788:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800378a:	6a39      	ldr	r1, [r7, #32]
 800378c:	68f8      	ldr	r0, [r7, #12]
 800378e:	f000 f967 	bl	8003a60 <I2C_WaitOnTXEFlagUntilTimeout>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d00d      	beq.n	80037b4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379c:	2b04      	cmp	r3, #4
 800379e:	d107      	bne.n	80037b0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037ae:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e035      	b.n	8003820 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037c2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c6:	9300      	str	r3, [sp, #0]
 80037c8:	6a3b      	ldr	r3, [r7, #32]
 80037ca:	2200      	movs	r2, #0
 80037cc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037d0:	68f8      	ldr	r0, [r7, #12]
 80037d2:	f000 f82b 	bl	800382c <I2C_WaitOnFlagUntilTimeout>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d00d      	beq.n	80037f8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037ea:	d103      	bne.n	80037f4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037f2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80037f4:	2303      	movs	r3, #3
 80037f6:	e013      	b.n	8003820 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80037f8:	897b      	ldrh	r3, [r7, #10]
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	f043 0301 	orr.w	r3, r3, #1
 8003800:	b2da      	uxtb	r2, r3
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800380a:	6a3a      	ldr	r2, [r7, #32]
 800380c:	4906      	ldr	r1, [pc, #24]	; (8003828 <I2C_RequestMemoryRead+0x1cc>)
 800380e:	68f8      	ldr	r0, [r7, #12]
 8003810:	f000 f886 	bl	8003920 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e000      	b.n	8003820 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800381e:	2300      	movs	r3, #0
}
 8003820:	4618      	mov	r0, r3
 8003822:	3718      	adds	r7, #24
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	00010002 	.word	0x00010002

0800382c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b084      	sub	sp, #16
 8003830:	af00      	add	r7, sp, #0
 8003832:	60f8      	str	r0, [r7, #12]
 8003834:	60b9      	str	r1, [r7, #8]
 8003836:	603b      	str	r3, [r7, #0]
 8003838:	4613      	mov	r3, r2
 800383a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800383c:	e048      	b.n	80038d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003844:	d044      	beq.n	80038d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003846:	f7fe fdb5 	bl	80023b4 <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	683a      	ldr	r2, [r7, #0]
 8003852:	429a      	cmp	r2, r3
 8003854:	d302      	bcc.n	800385c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d139      	bne.n	80038d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	0c1b      	lsrs	r3, r3, #16
 8003860:	b2db      	uxtb	r3, r3
 8003862:	2b01      	cmp	r3, #1
 8003864:	d10d      	bne.n	8003882 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	695b      	ldr	r3, [r3, #20]
 800386c:	43da      	mvns	r2, r3
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	4013      	ands	r3, r2
 8003872:	b29b      	uxth	r3, r3
 8003874:	2b00      	cmp	r3, #0
 8003876:	bf0c      	ite	eq
 8003878:	2301      	moveq	r3, #1
 800387a:	2300      	movne	r3, #0
 800387c:	b2db      	uxtb	r3, r3
 800387e:	461a      	mov	r2, r3
 8003880:	e00c      	b.n	800389c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	43da      	mvns	r2, r3
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	4013      	ands	r3, r2
 800388e:	b29b      	uxth	r3, r3
 8003890:	2b00      	cmp	r3, #0
 8003892:	bf0c      	ite	eq
 8003894:	2301      	moveq	r3, #1
 8003896:	2300      	movne	r3, #0
 8003898:	b2db      	uxtb	r3, r3
 800389a:	461a      	mov	r2, r3
 800389c:	79fb      	ldrb	r3, [r7, #7]
 800389e:	429a      	cmp	r2, r3
 80038a0:	d116      	bne.n	80038d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2200      	movs	r2, #0
 80038a6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2220      	movs	r2, #32
 80038ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038bc:	f043 0220 	orr.w	r2, r3, #32
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e023      	b.n	8003918 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	0c1b      	lsrs	r3, r3, #16
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d10d      	bne.n	80038f6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	695b      	ldr	r3, [r3, #20]
 80038e0:	43da      	mvns	r2, r3
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	4013      	ands	r3, r2
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	bf0c      	ite	eq
 80038ec:	2301      	moveq	r3, #1
 80038ee:	2300      	movne	r3, #0
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	461a      	mov	r2, r3
 80038f4:	e00c      	b.n	8003910 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	699b      	ldr	r3, [r3, #24]
 80038fc:	43da      	mvns	r2, r3
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	4013      	ands	r3, r2
 8003902:	b29b      	uxth	r3, r3
 8003904:	2b00      	cmp	r3, #0
 8003906:	bf0c      	ite	eq
 8003908:	2301      	moveq	r3, #1
 800390a:	2300      	movne	r3, #0
 800390c:	b2db      	uxtb	r3, r3
 800390e:	461a      	mov	r2, r3
 8003910:	79fb      	ldrb	r3, [r7, #7]
 8003912:	429a      	cmp	r2, r3
 8003914:	d093      	beq.n	800383e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3710      	adds	r7, #16
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af00      	add	r7, sp, #0
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	60b9      	str	r1, [r7, #8]
 800392a:	607a      	str	r2, [r7, #4]
 800392c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800392e:	e071      	b.n	8003a14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	695b      	ldr	r3, [r3, #20]
 8003936:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800393a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800393e:	d123      	bne.n	8003988 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800394e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003958:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2200      	movs	r2, #0
 800395e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2220      	movs	r2, #32
 8003964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003974:	f043 0204 	orr.w	r2, r3, #4
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e067      	b.n	8003a58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800398e:	d041      	beq.n	8003a14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003990:	f7fe fd10 	bl	80023b4 <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	429a      	cmp	r2, r3
 800399e:	d302      	bcc.n	80039a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d136      	bne.n	8003a14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	0c1b      	lsrs	r3, r3, #16
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d10c      	bne.n	80039ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	695b      	ldr	r3, [r3, #20]
 80039b6:	43da      	mvns	r2, r3
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	4013      	ands	r3, r2
 80039bc:	b29b      	uxth	r3, r3
 80039be:	2b00      	cmp	r3, #0
 80039c0:	bf14      	ite	ne
 80039c2:	2301      	movne	r3, #1
 80039c4:	2300      	moveq	r3, #0
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	e00b      	b.n	80039e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	699b      	ldr	r3, [r3, #24]
 80039d0:	43da      	mvns	r2, r3
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	4013      	ands	r3, r2
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	2b00      	cmp	r3, #0
 80039da:	bf14      	ite	ne
 80039dc:	2301      	movne	r3, #1
 80039de:	2300      	moveq	r3, #0
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d016      	beq.n	8003a14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2200      	movs	r2, #0
 80039ea:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2220      	movs	r2, #32
 80039f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a00:	f043 0220 	orr.w	r2, r3, #32
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e021      	b.n	8003a58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	0c1b      	lsrs	r3, r3, #16
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d10c      	bne.n	8003a38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	695b      	ldr	r3, [r3, #20]
 8003a24:	43da      	mvns	r2, r3
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	4013      	ands	r3, r2
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	bf14      	ite	ne
 8003a30:	2301      	movne	r3, #1
 8003a32:	2300      	moveq	r3, #0
 8003a34:	b2db      	uxtb	r3, r3
 8003a36:	e00b      	b.n	8003a50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	699b      	ldr	r3, [r3, #24]
 8003a3e:	43da      	mvns	r2, r3
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	4013      	ands	r3, r2
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	bf14      	ite	ne
 8003a4a:	2301      	movne	r3, #1
 8003a4c:	2300      	moveq	r3, #0
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	f47f af6d 	bne.w	8003930 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003a56:	2300      	movs	r3, #0
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3710      	adds	r7, #16
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a6c:	e034      	b.n	8003ad8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a6e:	68f8      	ldr	r0, [r7, #12]
 8003a70:	f000 f8e3 	bl	8003c3a <I2C_IsAcknowledgeFailed>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e034      	b.n	8003ae8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a84:	d028      	beq.n	8003ad8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a86:	f7fe fc95 	bl	80023b4 <HAL_GetTick>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	1ad3      	subs	r3, r2, r3
 8003a90:	68ba      	ldr	r2, [r7, #8]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d302      	bcc.n	8003a9c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d11d      	bne.n	8003ad8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	695b      	ldr	r3, [r3, #20]
 8003aa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aa6:	2b80      	cmp	r3, #128	; 0x80
 8003aa8:	d016      	beq.n	8003ad8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2200      	movs	r2, #0
 8003aae:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2220      	movs	r2, #32
 8003ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac4:	f043 0220 	orr.w	r2, r3, #32
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e007      	b.n	8003ae8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	695b      	ldr	r3, [r3, #20]
 8003ade:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ae2:	2b80      	cmp	r3, #128	; 0x80
 8003ae4:	d1c3      	bne.n	8003a6e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ae6:	2300      	movs	r3, #0
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3710      	adds	r7, #16
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003afc:	e034      	b.n	8003b68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003afe:	68f8      	ldr	r0, [r7, #12]
 8003b00:	f000 f89b 	bl	8003c3a <I2C_IsAcknowledgeFailed>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d001      	beq.n	8003b0e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e034      	b.n	8003b78 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b14:	d028      	beq.n	8003b68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b16:	f7fe fc4d 	bl	80023b4 <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	68ba      	ldr	r2, [r7, #8]
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d302      	bcc.n	8003b2c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d11d      	bne.n	8003b68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	f003 0304 	and.w	r3, r3, #4
 8003b36:	2b04      	cmp	r3, #4
 8003b38:	d016      	beq.n	8003b68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2220      	movs	r2, #32
 8003b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b54:	f043 0220 	orr.w	r2, r3, #32
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e007      	b.n	8003b78 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	f003 0304 	and.w	r3, r3, #4
 8003b72:	2b04      	cmp	r3, #4
 8003b74:	d1c3      	bne.n	8003afe <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b76:	2300      	movs	r3, #0
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3710      	adds	r7, #16
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}

08003b80 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	60f8      	str	r0, [r7, #12]
 8003b88:	60b9      	str	r1, [r7, #8]
 8003b8a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b8c:	e049      	b.n	8003c22 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	695b      	ldr	r3, [r3, #20]
 8003b94:	f003 0310 	and.w	r3, r3, #16
 8003b98:	2b10      	cmp	r3, #16
 8003b9a:	d119      	bne.n	8003bd0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f06f 0210 	mvn.w	r2, #16
 8003ba4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2220      	movs	r2, #32
 8003bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e030      	b.n	8003c32 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bd0:	f7fe fbf0 	bl	80023b4 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	68ba      	ldr	r2, [r7, #8]
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d302      	bcc.n	8003be6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d11d      	bne.n	8003c22 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	695b      	ldr	r3, [r3, #20]
 8003bec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bf0:	2b40      	cmp	r3, #64	; 0x40
 8003bf2:	d016      	beq.n	8003c22 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2220      	movs	r2, #32
 8003bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2200      	movs	r2, #0
 8003c06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0e:	f043 0220 	orr.w	r2, r3, #32
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e007      	b.n	8003c32 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	695b      	ldr	r3, [r3, #20]
 8003c28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c2c:	2b40      	cmp	r3, #64	; 0x40
 8003c2e:	d1ae      	bne.n	8003b8e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3710      	adds	r7, #16
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}

08003c3a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003c3a:	b480      	push	{r7}
 8003c3c:	b083      	sub	sp, #12
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	695b      	ldr	r3, [r3, #20]
 8003c48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c50:	d11b      	bne.n	8003c8a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c5a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2220      	movs	r2, #32
 8003c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c76:	f043 0204 	orr.w	r2, r3, #4
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e000      	b.n	8003c8c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003c8a:	2300      	movs	r3, #0
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b086      	sub	sp, #24
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d101      	bne.n	8003caa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e267      	b.n	800417a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d075      	beq.n	8003da2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003cb6:	4b88      	ldr	r3, [pc, #544]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	f003 030c 	and.w	r3, r3, #12
 8003cbe:	2b04      	cmp	r3, #4
 8003cc0:	d00c      	beq.n	8003cdc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cc2:	4b85      	ldr	r3, [pc, #532]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003cca:	2b08      	cmp	r3, #8
 8003ccc:	d112      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cce:	4b82      	ldr	r3, [pc, #520]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cd6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003cda:	d10b      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cdc:	4b7e      	ldr	r3, [pc, #504]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d05b      	beq.n	8003da0 <HAL_RCC_OscConfig+0x108>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d157      	bne.n	8003da0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e242      	b.n	800417a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cfc:	d106      	bne.n	8003d0c <HAL_RCC_OscConfig+0x74>
 8003cfe:	4b76      	ldr	r3, [pc, #472]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a75      	ldr	r2, [pc, #468]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003d04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d08:	6013      	str	r3, [r2, #0]
 8003d0a:	e01d      	b.n	8003d48 <HAL_RCC_OscConfig+0xb0>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d14:	d10c      	bne.n	8003d30 <HAL_RCC_OscConfig+0x98>
 8003d16:	4b70      	ldr	r3, [pc, #448]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a6f      	ldr	r2, [pc, #444]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003d1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d20:	6013      	str	r3, [r2, #0]
 8003d22:	4b6d      	ldr	r3, [pc, #436]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a6c      	ldr	r2, [pc, #432]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003d28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d2c:	6013      	str	r3, [r2, #0]
 8003d2e:	e00b      	b.n	8003d48 <HAL_RCC_OscConfig+0xb0>
 8003d30:	4b69      	ldr	r3, [pc, #420]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a68      	ldr	r2, [pc, #416]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003d36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d3a:	6013      	str	r3, [r2, #0]
 8003d3c:	4b66      	ldr	r3, [pc, #408]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a65      	ldr	r2, [pc, #404]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003d42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d013      	beq.n	8003d78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d50:	f7fe fb30 	bl	80023b4 <HAL_GetTick>
 8003d54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d56:	e008      	b.n	8003d6a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d58:	f7fe fb2c 	bl	80023b4 <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	2b64      	cmp	r3, #100	; 0x64
 8003d64:	d901      	bls.n	8003d6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d66:	2303      	movs	r3, #3
 8003d68:	e207      	b.n	800417a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d6a:	4b5b      	ldr	r3, [pc, #364]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d0f0      	beq.n	8003d58 <HAL_RCC_OscConfig+0xc0>
 8003d76:	e014      	b.n	8003da2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d78:	f7fe fb1c 	bl	80023b4 <HAL_GetTick>
 8003d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d7e:	e008      	b.n	8003d92 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d80:	f7fe fb18 	bl	80023b4 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	2b64      	cmp	r3, #100	; 0x64
 8003d8c:	d901      	bls.n	8003d92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e1f3      	b.n	800417a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d92:	4b51      	ldr	r3, [pc, #324]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d1f0      	bne.n	8003d80 <HAL_RCC_OscConfig+0xe8>
 8003d9e:	e000      	b.n	8003da2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003da0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0302 	and.w	r3, r3, #2
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d063      	beq.n	8003e76 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003dae:	4b4a      	ldr	r3, [pc, #296]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	f003 030c 	and.w	r3, r3, #12
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00b      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003dba:	4b47      	ldr	r3, [pc, #284]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003dc2:	2b08      	cmp	r3, #8
 8003dc4:	d11c      	bne.n	8003e00 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003dc6:	4b44      	ldr	r3, [pc, #272]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d116      	bne.n	8003e00 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dd2:	4b41      	ldr	r3, [pc, #260]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0302 	and.w	r3, r3, #2
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d005      	beq.n	8003dea <HAL_RCC_OscConfig+0x152>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d001      	beq.n	8003dea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e1c7      	b.n	800417a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dea:	4b3b      	ldr	r3, [pc, #236]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	00db      	lsls	r3, r3, #3
 8003df8:	4937      	ldr	r1, [pc, #220]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dfe:	e03a      	b.n	8003e76 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d020      	beq.n	8003e4a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e08:	4b34      	ldr	r3, [pc, #208]	; (8003edc <HAL_RCC_OscConfig+0x244>)
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e0e:	f7fe fad1 	bl	80023b4 <HAL_GetTick>
 8003e12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e14:	e008      	b.n	8003e28 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e16:	f7fe facd 	bl	80023b4 <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	d901      	bls.n	8003e28 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e24:	2303      	movs	r3, #3
 8003e26:	e1a8      	b.n	800417a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e28:	4b2b      	ldr	r3, [pc, #172]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0302 	and.w	r3, r3, #2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d0f0      	beq.n	8003e16 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e34:	4b28      	ldr	r3, [pc, #160]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	00db      	lsls	r3, r3, #3
 8003e42:	4925      	ldr	r1, [pc, #148]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003e44:	4313      	orrs	r3, r2
 8003e46:	600b      	str	r3, [r1, #0]
 8003e48:	e015      	b.n	8003e76 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e4a:	4b24      	ldr	r3, [pc, #144]	; (8003edc <HAL_RCC_OscConfig+0x244>)
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e50:	f7fe fab0 	bl	80023b4 <HAL_GetTick>
 8003e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e56:	e008      	b.n	8003e6a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e58:	f7fe faac 	bl	80023b4 <HAL_GetTick>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	d901      	bls.n	8003e6a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003e66:	2303      	movs	r3, #3
 8003e68:	e187      	b.n	800417a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e6a:	4b1b      	ldr	r3, [pc, #108]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0302 	and.w	r3, r3, #2
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d1f0      	bne.n	8003e58 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0308 	and.w	r3, r3, #8
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d036      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	695b      	ldr	r3, [r3, #20]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d016      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e8a:	4b15      	ldr	r3, [pc, #84]	; (8003ee0 <HAL_RCC_OscConfig+0x248>)
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e90:	f7fe fa90 	bl	80023b4 <HAL_GetTick>
 8003e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e96:	e008      	b.n	8003eaa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e98:	f7fe fa8c 	bl	80023b4 <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d901      	bls.n	8003eaa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e167      	b.n	800417a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eaa:	4b0b      	ldr	r3, [pc, #44]	; (8003ed8 <HAL_RCC_OscConfig+0x240>)
 8003eac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003eae:	f003 0302 	and.w	r3, r3, #2
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d0f0      	beq.n	8003e98 <HAL_RCC_OscConfig+0x200>
 8003eb6:	e01b      	b.n	8003ef0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003eb8:	4b09      	ldr	r3, [pc, #36]	; (8003ee0 <HAL_RCC_OscConfig+0x248>)
 8003eba:	2200      	movs	r2, #0
 8003ebc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ebe:	f7fe fa79 	bl	80023b4 <HAL_GetTick>
 8003ec2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ec4:	e00e      	b.n	8003ee4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ec6:	f7fe fa75 	bl	80023b4 <HAL_GetTick>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d907      	bls.n	8003ee4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ed4:	2303      	movs	r3, #3
 8003ed6:	e150      	b.n	800417a <HAL_RCC_OscConfig+0x4e2>
 8003ed8:	40023800 	.word	0x40023800
 8003edc:	42470000 	.word	0x42470000
 8003ee0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ee4:	4b88      	ldr	r3, [pc, #544]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8003ee6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ee8:	f003 0302 	and.w	r3, r3, #2
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d1ea      	bne.n	8003ec6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 0304 	and.w	r3, r3, #4
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	f000 8097 	beq.w	800402c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003efe:	2300      	movs	r3, #0
 8003f00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f02:	4b81      	ldr	r3, [pc, #516]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8003f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d10f      	bne.n	8003f2e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f0e:	2300      	movs	r3, #0
 8003f10:	60bb      	str	r3, [r7, #8]
 8003f12:	4b7d      	ldr	r3, [pc, #500]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8003f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f16:	4a7c      	ldr	r2, [pc, #496]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8003f18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f1c:	6413      	str	r3, [r2, #64]	; 0x40
 8003f1e:	4b7a      	ldr	r3, [pc, #488]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8003f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f26:	60bb      	str	r3, [r7, #8]
 8003f28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f2e:	4b77      	ldr	r3, [pc, #476]	; (800410c <HAL_RCC_OscConfig+0x474>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d118      	bne.n	8003f6c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f3a:	4b74      	ldr	r3, [pc, #464]	; (800410c <HAL_RCC_OscConfig+0x474>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a73      	ldr	r2, [pc, #460]	; (800410c <HAL_RCC_OscConfig+0x474>)
 8003f40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f46:	f7fe fa35 	bl	80023b4 <HAL_GetTick>
 8003f4a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f4c:	e008      	b.n	8003f60 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f4e:	f7fe fa31 	bl	80023b4 <HAL_GetTick>
 8003f52:	4602      	mov	r2, r0
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	1ad3      	subs	r3, r2, r3
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d901      	bls.n	8003f60 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	e10c      	b.n	800417a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f60:	4b6a      	ldr	r3, [pc, #424]	; (800410c <HAL_RCC_OscConfig+0x474>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d0f0      	beq.n	8003f4e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d106      	bne.n	8003f82 <HAL_RCC_OscConfig+0x2ea>
 8003f74:	4b64      	ldr	r3, [pc, #400]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8003f76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f78:	4a63      	ldr	r2, [pc, #396]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8003f7a:	f043 0301 	orr.w	r3, r3, #1
 8003f7e:	6713      	str	r3, [r2, #112]	; 0x70
 8003f80:	e01c      	b.n	8003fbc <HAL_RCC_OscConfig+0x324>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	2b05      	cmp	r3, #5
 8003f88:	d10c      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x30c>
 8003f8a:	4b5f      	ldr	r3, [pc, #380]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8003f8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f8e:	4a5e      	ldr	r2, [pc, #376]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8003f90:	f043 0304 	orr.w	r3, r3, #4
 8003f94:	6713      	str	r3, [r2, #112]	; 0x70
 8003f96:	4b5c      	ldr	r3, [pc, #368]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8003f98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f9a:	4a5b      	ldr	r2, [pc, #364]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8003f9c:	f043 0301 	orr.w	r3, r3, #1
 8003fa0:	6713      	str	r3, [r2, #112]	; 0x70
 8003fa2:	e00b      	b.n	8003fbc <HAL_RCC_OscConfig+0x324>
 8003fa4:	4b58      	ldr	r3, [pc, #352]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8003fa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fa8:	4a57      	ldr	r2, [pc, #348]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8003faa:	f023 0301 	bic.w	r3, r3, #1
 8003fae:	6713      	str	r3, [r2, #112]	; 0x70
 8003fb0:	4b55      	ldr	r3, [pc, #340]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8003fb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fb4:	4a54      	ldr	r2, [pc, #336]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8003fb6:	f023 0304 	bic.w	r3, r3, #4
 8003fba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d015      	beq.n	8003ff0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fc4:	f7fe f9f6 	bl	80023b4 <HAL_GetTick>
 8003fc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fca:	e00a      	b.n	8003fe2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fcc:	f7fe f9f2 	bl	80023b4 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e0cb      	b.n	800417a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fe2:	4b49      	ldr	r3, [pc, #292]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8003fe4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d0ee      	beq.n	8003fcc <HAL_RCC_OscConfig+0x334>
 8003fee:	e014      	b.n	800401a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ff0:	f7fe f9e0 	bl	80023b4 <HAL_GetTick>
 8003ff4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ff6:	e00a      	b.n	800400e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ff8:	f7fe f9dc 	bl	80023b4 <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	f241 3288 	movw	r2, #5000	; 0x1388
 8004006:	4293      	cmp	r3, r2
 8004008:	d901      	bls.n	800400e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e0b5      	b.n	800417a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800400e:	4b3e      	ldr	r3, [pc, #248]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8004010:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004012:	f003 0302 	and.w	r3, r3, #2
 8004016:	2b00      	cmp	r3, #0
 8004018:	d1ee      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800401a:	7dfb      	ldrb	r3, [r7, #23]
 800401c:	2b01      	cmp	r3, #1
 800401e:	d105      	bne.n	800402c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004020:	4b39      	ldr	r3, [pc, #228]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8004022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004024:	4a38      	ldr	r2, [pc, #224]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8004026:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800402a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	699b      	ldr	r3, [r3, #24]
 8004030:	2b00      	cmp	r3, #0
 8004032:	f000 80a1 	beq.w	8004178 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004036:	4b34      	ldr	r3, [pc, #208]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	f003 030c 	and.w	r3, r3, #12
 800403e:	2b08      	cmp	r3, #8
 8004040:	d05c      	beq.n	80040fc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	699b      	ldr	r3, [r3, #24]
 8004046:	2b02      	cmp	r3, #2
 8004048:	d141      	bne.n	80040ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800404a:	4b31      	ldr	r3, [pc, #196]	; (8004110 <HAL_RCC_OscConfig+0x478>)
 800404c:	2200      	movs	r2, #0
 800404e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004050:	f7fe f9b0 	bl	80023b4 <HAL_GetTick>
 8004054:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004056:	e008      	b.n	800406a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004058:	f7fe f9ac 	bl	80023b4 <HAL_GetTick>
 800405c:	4602      	mov	r2, r0
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	1ad3      	subs	r3, r2, r3
 8004062:	2b02      	cmp	r3, #2
 8004064:	d901      	bls.n	800406a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004066:	2303      	movs	r3, #3
 8004068:	e087      	b.n	800417a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800406a:	4b27      	ldr	r3, [pc, #156]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004072:	2b00      	cmp	r3, #0
 8004074:	d1f0      	bne.n	8004058 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	69da      	ldr	r2, [r3, #28]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a1b      	ldr	r3, [r3, #32]
 800407e:	431a      	orrs	r2, r3
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004084:	019b      	lsls	r3, r3, #6
 8004086:	431a      	orrs	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800408c:	085b      	lsrs	r3, r3, #1
 800408e:	3b01      	subs	r3, #1
 8004090:	041b      	lsls	r3, r3, #16
 8004092:	431a      	orrs	r2, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004098:	061b      	lsls	r3, r3, #24
 800409a:	491b      	ldr	r1, [pc, #108]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 800409c:	4313      	orrs	r3, r2
 800409e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040a0:	4b1b      	ldr	r3, [pc, #108]	; (8004110 <HAL_RCC_OscConfig+0x478>)
 80040a2:	2201      	movs	r2, #1
 80040a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040a6:	f7fe f985 	bl	80023b4 <HAL_GetTick>
 80040aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040ac:	e008      	b.n	80040c0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040ae:	f7fe f981 	bl	80023b4 <HAL_GetTick>
 80040b2:	4602      	mov	r2, r0
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d901      	bls.n	80040c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80040bc:	2303      	movs	r3, #3
 80040be:	e05c      	b.n	800417a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040c0:	4b11      	ldr	r3, [pc, #68]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d0f0      	beq.n	80040ae <HAL_RCC_OscConfig+0x416>
 80040cc:	e054      	b.n	8004178 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040ce:	4b10      	ldr	r3, [pc, #64]	; (8004110 <HAL_RCC_OscConfig+0x478>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040d4:	f7fe f96e 	bl	80023b4 <HAL_GetTick>
 80040d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040da:	e008      	b.n	80040ee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040dc:	f7fe f96a 	bl	80023b4 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d901      	bls.n	80040ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e045      	b.n	800417a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040ee:	4b06      	ldr	r3, [pc, #24]	; (8004108 <HAL_RCC_OscConfig+0x470>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d1f0      	bne.n	80040dc <HAL_RCC_OscConfig+0x444>
 80040fa:	e03d      	b.n	8004178 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	699b      	ldr	r3, [r3, #24]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d107      	bne.n	8004114 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e038      	b.n	800417a <HAL_RCC_OscConfig+0x4e2>
 8004108:	40023800 	.word	0x40023800
 800410c:	40007000 	.word	0x40007000
 8004110:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004114:	4b1b      	ldr	r3, [pc, #108]	; (8004184 <HAL_RCC_OscConfig+0x4ec>)
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	699b      	ldr	r3, [r3, #24]
 800411e:	2b01      	cmp	r3, #1
 8004120:	d028      	beq.n	8004174 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800412c:	429a      	cmp	r2, r3
 800412e:	d121      	bne.n	8004174 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800413a:	429a      	cmp	r2, r3
 800413c:	d11a      	bne.n	8004174 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004144:	4013      	ands	r3, r2
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800414a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800414c:	4293      	cmp	r3, r2
 800414e:	d111      	bne.n	8004174 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800415a:	085b      	lsrs	r3, r3, #1
 800415c:	3b01      	subs	r3, #1
 800415e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004160:	429a      	cmp	r2, r3
 8004162:	d107      	bne.n	8004174 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800416e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004170:	429a      	cmp	r2, r3
 8004172:	d001      	beq.n	8004178 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e000      	b.n	800417a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3718      	adds	r7, #24
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	40023800 	.word	0x40023800

08004188 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d101      	bne.n	800419c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e0cc      	b.n	8004336 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800419c:	4b68      	ldr	r3, [pc, #416]	; (8004340 <HAL_RCC_ClockConfig+0x1b8>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0307 	and.w	r3, r3, #7
 80041a4:	683a      	ldr	r2, [r7, #0]
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d90c      	bls.n	80041c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041aa:	4b65      	ldr	r3, [pc, #404]	; (8004340 <HAL_RCC_ClockConfig+0x1b8>)
 80041ac:	683a      	ldr	r2, [r7, #0]
 80041ae:	b2d2      	uxtb	r2, r2
 80041b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041b2:	4b63      	ldr	r3, [pc, #396]	; (8004340 <HAL_RCC_ClockConfig+0x1b8>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0307 	and.w	r3, r3, #7
 80041ba:	683a      	ldr	r2, [r7, #0]
 80041bc:	429a      	cmp	r2, r3
 80041be:	d001      	beq.n	80041c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e0b8      	b.n	8004336 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0302 	and.w	r3, r3, #2
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d020      	beq.n	8004212 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0304 	and.w	r3, r3, #4
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d005      	beq.n	80041e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80041dc:	4b59      	ldr	r3, [pc, #356]	; (8004344 <HAL_RCC_ClockConfig+0x1bc>)
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	4a58      	ldr	r2, [pc, #352]	; (8004344 <HAL_RCC_ClockConfig+0x1bc>)
 80041e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80041e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0308 	and.w	r3, r3, #8
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d005      	beq.n	8004200 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041f4:	4b53      	ldr	r3, [pc, #332]	; (8004344 <HAL_RCC_ClockConfig+0x1bc>)
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	4a52      	ldr	r2, [pc, #328]	; (8004344 <HAL_RCC_ClockConfig+0x1bc>)
 80041fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80041fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004200:	4b50      	ldr	r3, [pc, #320]	; (8004344 <HAL_RCC_ClockConfig+0x1bc>)
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	494d      	ldr	r1, [pc, #308]	; (8004344 <HAL_RCC_ClockConfig+0x1bc>)
 800420e:	4313      	orrs	r3, r2
 8004210:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0301 	and.w	r3, r3, #1
 800421a:	2b00      	cmp	r3, #0
 800421c:	d044      	beq.n	80042a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	2b01      	cmp	r3, #1
 8004224:	d107      	bne.n	8004236 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004226:	4b47      	ldr	r3, [pc, #284]	; (8004344 <HAL_RCC_ClockConfig+0x1bc>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800422e:	2b00      	cmp	r3, #0
 8004230:	d119      	bne.n	8004266 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e07f      	b.n	8004336 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	2b02      	cmp	r3, #2
 800423c:	d003      	beq.n	8004246 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004242:	2b03      	cmp	r3, #3
 8004244:	d107      	bne.n	8004256 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004246:	4b3f      	ldr	r3, [pc, #252]	; (8004344 <HAL_RCC_ClockConfig+0x1bc>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800424e:	2b00      	cmp	r3, #0
 8004250:	d109      	bne.n	8004266 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e06f      	b.n	8004336 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004256:	4b3b      	ldr	r3, [pc, #236]	; (8004344 <HAL_RCC_ClockConfig+0x1bc>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0302 	and.w	r3, r3, #2
 800425e:	2b00      	cmp	r3, #0
 8004260:	d101      	bne.n	8004266 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e067      	b.n	8004336 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004266:	4b37      	ldr	r3, [pc, #220]	; (8004344 <HAL_RCC_ClockConfig+0x1bc>)
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	f023 0203 	bic.w	r2, r3, #3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	4934      	ldr	r1, [pc, #208]	; (8004344 <HAL_RCC_ClockConfig+0x1bc>)
 8004274:	4313      	orrs	r3, r2
 8004276:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004278:	f7fe f89c 	bl	80023b4 <HAL_GetTick>
 800427c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800427e:	e00a      	b.n	8004296 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004280:	f7fe f898 	bl	80023b4 <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	f241 3288 	movw	r2, #5000	; 0x1388
 800428e:	4293      	cmp	r3, r2
 8004290:	d901      	bls.n	8004296 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e04f      	b.n	8004336 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004296:	4b2b      	ldr	r3, [pc, #172]	; (8004344 <HAL_RCC_ClockConfig+0x1bc>)
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	f003 020c 	and.w	r2, r3, #12
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d1eb      	bne.n	8004280 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042a8:	4b25      	ldr	r3, [pc, #148]	; (8004340 <HAL_RCC_ClockConfig+0x1b8>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0307 	and.w	r3, r3, #7
 80042b0:	683a      	ldr	r2, [r7, #0]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d20c      	bcs.n	80042d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042b6:	4b22      	ldr	r3, [pc, #136]	; (8004340 <HAL_RCC_ClockConfig+0x1b8>)
 80042b8:	683a      	ldr	r2, [r7, #0]
 80042ba:	b2d2      	uxtb	r2, r2
 80042bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042be:	4b20      	ldr	r3, [pc, #128]	; (8004340 <HAL_RCC_ClockConfig+0x1b8>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0307 	and.w	r3, r3, #7
 80042c6:	683a      	ldr	r2, [r7, #0]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d001      	beq.n	80042d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	e032      	b.n	8004336 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 0304 	and.w	r3, r3, #4
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d008      	beq.n	80042ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042dc:	4b19      	ldr	r3, [pc, #100]	; (8004344 <HAL_RCC_ClockConfig+0x1bc>)
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	4916      	ldr	r1, [pc, #88]	; (8004344 <HAL_RCC_ClockConfig+0x1bc>)
 80042ea:	4313      	orrs	r3, r2
 80042ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 0308 	and.w	r3, r3, #8
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d009      	beq.n	800430e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042fa:	4b12      	ldr	r3, [pc, #72]	; (8004344 <HAL_RCC_ClockConfig+0x1bc>)
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	691b      	ldr	r3, [r3, #16]
 8004306:	00db      	lsls	r3, r3, #3
 8004308:	490e      	ldr	r1, [pc, #56]	; (8004344 <HAL_RCC_ClockConfig+0x1bc>)
 800430a:	4313      	orrs	r3, r2
 800430c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800430e:	f000 f821 	bl	8004354 <HAL_RCC_GetSysClockFreq>
 8004312:	4602      	mov	r2, r0
 8004314:	4b0b      	ldr	r3, [pc, #44]	; (8004344 <HAL_RCC_ClockConfig+0x1bc>)
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	091b      	lsrs	r3, r3, #4
 800431a:	f003 030f 	and.w	r3, r3, #15
 800431e:	490a      	ldr	r1, [pc, #40]	; (8004348 <HAL_RCC_ClockConfig+0x1c0>)
 8004320:	5ccb      	ldrb	r3, [r1, r3]
 8004322:	fa22 f303 	lsr.w	r3, r2, r3
 8004326:	4a09      	ldr	r2, [pc, #36]	; (800434c <HAL_RCC_ClockConfig+0x1c4>)
 8004328:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800432a:	4b09      	ldr	r3, [pc, #36]	; (8004350 <HAL_RCC_ClockConfig+0x1c8>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4618      	mov	r0, r3
 8004330:	f7fd fffc 	bl	800232c <HAL_InitTick>

  return HAL_OK;
 8004334:	2300      	movs	r3, #0
}
 8004336:	4618      	mov	r0, r3
 8004338:	3710      	adds	r7, #16
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	40023c00 	.word	0x40023c00
 8004344:	40023800 	.word	0x40023800
 8004348:	08007bb8 	.word	0x08007bb8
 800434c:	20000000 	.word	0x20000000
 8004350:	20000008 	.word	0x20000008

08004354 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004354:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004358:	b094      	sub	sp, #80	; 0x50
 800435a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800435c:	2300      	movs	r3, #0
 800435e:	647b      	str	r3, [r7, #68]	; 0x44
 8004360:	2300      	movs	r3, #0
 8004362:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004364:	2300      	movs	r3, #0
 8004366:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004368:	2300      	movs	r3, #0
 800436a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800436c:	4b79      	ldr	r3, [pc, #484]	; (8004554 <HAL_RCC_GetSysClockFreq+0x200>)
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	f003 030c 	and.w	r3, r3, #12
 8004374:	2b08      	cmp	r3, #8
 8004376:	d00d      	beq.n	8004394 <HAL_RCC_GetSysClockFreq+0x40>
 8004378:	2b08      	cmp	r3, #8
 800437a:	f200 80e1 	bhi.w	8004540 <HAL_RCC_GetSysClockFreq+0x1ec>
 800437e:	2b00      	cmp	r3, #0
 8004380:	d002      	beq.n	8004388 <HAL_RCC_GetSysClockFreq+0x34>
 8004382:	2b04      	cmp	r3, #4
 8004384:	d003      	beq.n	800438e <HAL_RCC_GetSysClockFreq+0x3a>
 8004386:	e0db      	b.n	8004540 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004388:	4b73      	ldr	r3, [pc, #460]	; (8004558 <HAL_RCC_GetSysClockFreq+0x204>)
 800438a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800438c:	e0db      	b.n	8004546 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800438e:	4b73      	ldr	r3, [pc, #460]	; (800455c <HAL_RCC_GetSysClockFreq+0x208>)
 8004390:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004392:	e0d8      	b.n	8004546 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004394:	4b6f      	ldr	r3, [pc, #444]	; (8004554 <HAL_RCC_GetSysClockFreq+0x200>)
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800439c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800439e:	4b6d      	ldr	r3, [pc, #436]	; (8004554 <HAL_RCC_GetSysClockFreq+0x200>)
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d063      	beq.n	8004472 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043aa:	4b6a      	ldr	r3, [pc, #424]	; (8004554 <HAL_RCC_GetSysClockFreq+0x200>)
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	099b      	lsrs	r3, r3, #6
 80043b0:	2200      	movs	r2, #0
 80043b2:	63bb      	str	r3, [r7, #56]	; 0x38
 80043b4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80043b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043bc:	633b      	str	r3, [r7, #48]	; 0x30
 80043be:	2300      	movs	r3, #0
 80043c0:	637b      	str	r3, [r7, #52]	; 0x34
 80043c2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80043c6:	4622      	mov	r2, r4
 80043c8:	462b      	mov	r3, r5
 80043ca:	f04f 0000 	mov.w	r0, #0
 80043ce:	f04f 0100 	mov.w	r1, #0
 80043d2:	0159      	lsls	r1, r3, #5
 80043d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043d8:	0150      	lsls	r0, r2, #5
 80043da:	4602      	mov	r2, r0
 80043dc:	460b      	mov	r3, r1
 80043de:	4621      	mov	r1, r4
 80043e0:	1a51      	subs	r1, r2, r1
 80043e2:	6139      	str	r1, [r7, #16]
 80043e4:	4629      	mov	r1, r5
 80043e6:	eb63 0301 	sbc.w	r3, r3, r1
 80043ea:	617b      	str	r3, [r7, #20]
 80043ec:	f04f 0200 	mov.w	r2, #0
 80043f0:	f04f 0300 	mov.w	r3, #0
 80043f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80043f8:	4659      	mov	r1, fp
 80043fa:	018b      	lsls	r3, r1, #6
 80043fc:	4651      	mov	r1, sl
 80043fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004402:	4651      	mov	r1, sl
 8004404:	018a      	lsls	r2, r1, #6
 8004406:	4651      	mov	r1, sl
 8004408:	ebb2 0801 	subs.w	r8, r2, r1
 800440c:	4659      	mov	r1, fp
 800440e:	eb63 0901 	sbc.w	r9, r3, r1
 8004412:	f04f 0200 	mov.w	r2, #0
 8004416:	f04f 0300 	mov.w	r3, #0
 800441a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800441e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004422:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004426:	4690      	mov	r8, r2
 8004428:	4699      	mov	r9, r3
 800442a:	4623      	mov	r3, r4
 800442c:	eb18 0303 	adds.w	r3, r8, r3
 8004430:	60bb      	str	r3, [r7, #8]
 8004432:	462b      	mov	r3, r5
 8004434:	eb49 0303 	adc.w	r3, r9, r3
 8004438:	60fb      	str	r3, [r7, #12]
 800443a:	f04f 0200 	mov.w	r2, #0
 800443e:	f04f 0300 	mov.w	r3, #0
 8004442:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004446:	4629      	mov	r1, r5
 8004448:	024b      	lsls	r3, r1, #9
 800444a:	4621      	mov	r1, r4
 800444c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004450:	4621      	mov	r1, r4
 8004452:	024a      	lsls	r2, r1, #9
 8004454:	4610      	mov	r0, r2
 8004456:	4619      	mov	r1, r3
 8004458:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800445a:	2200      	movs	r2, #0
 800445c:	62bb      	str	r3, [r7, #40]	; 0x28
 800445e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004460:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004464:	f7fc fbf8 	bl	8000c58 <__aeabi_uldivmod>
 8004468:	4602      	mov	r2, r0
 800446a:	460b      	mov	r3, r1
 800446c:	4613      	mov	r3, r2
 800446e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004470:	e058      	b.n	8004524 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004472:	4b38      	ldr	r3, [pc, #224]	; (8004554 <HAL_RCC_GetSysClockFreq+0x200>)
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	099b      	lsrs	r3, r3, #6
 8004478:	2200      	movs	r2, #0
 800447a:	4618      	mov	r0, r3
 800447c:	4611      	mov	r1, r2
 800447e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004482:	623b      	str	r3, [r7, #32]
 8004484:	2300      	movs	r3, #0
 8004486:	627b      	str	r3, [r7, #36]	; 0x24
 8004488:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800448c:	4642      	mov	r2, r8
 800448e:	464b      	mov	r3, r9
 8004490:	f04f 0000 	mov.w	r0, #0
 8004494:	f04f 0100 	mov.w	r1, #0
 8004498:	0159      	lsls	r1, r3, #5
 800449a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800449e:	0150      	lsls	r0, r2, #5
 80044a0:	4602      	mov	r2, r0
 80044a2:	460b      	mov	r3, r1
 80044a4:	4641      	mov	r1, r8
 80044a6:	ebb2 0a01 	subs.w	sl, r2, r1
 80044aa:	4649      	mov	r1, r9
 80044ac:	eb63 0b01 	sbc.w	fp, r3, r1
 80044b0:	f04f 0200 	mov.w	r2, #0
 80044b4:	f04f 0300 	mov.w	r3, #0
 80044b8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80044bc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80044c0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80044c4:	ebb2 040a 	subs.w	r4, r2, sl
 80044c8:	eb63 050b 	sbc.w	r5, r3, fp
 80044cc:	f04f 0200 	mov.w	r2, #0
 80044d0:	f04f 0300 	mov.w	r3, #0
 80044d4:	00eb      	lsls	r3, r5, #3
 80044d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80044da:	00e2      	lsls	r2, r4, #3
 80044dc:	4614      	mov	r4, r2
 80044de:	461d      	mov	r5, r3
 80044e0:	4643      	mov	r3, r8
 80044e2:	18e3      	adds	r3, r4, r3
 80044e4:	603b      	str	r3, [r7, #0]
 80044e6:	464b      	mov	r3, r9
 80044e8:	eb45 0303 	adc.w	r3, r5, r3
 80044ec:	607b      	str	r3, [r7, #4]
 80044ee:	f04f 0200 	mov.w	r2, #0
 80044f2:	f04f 0300 	mov.w	r3, #0
 80044f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044fa:	4629      	mov	r1, r5
 80044fc:	028b      	lsls	r3, r1, #10
 80044fe:	4621      	mov	r1, r4
 8004500:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004504:	4621      	mov	r1, r4
 8004506:	028a      	lsls	r2, r1, #10
 8004508:	4610      	mov	r0, r2
 800450a:	4619      	mov	r1, r3
 800450c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800450e:	2200      	movs	r2, #0
 8004510:	61bb      	str	r3, [r7, #24]
 8004512:	61fa      	str	r2, [r7, #28]
 8004514:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004518:	f7fc fb9e 	bl	8000c58 <__aeabi_uldivmod>
 800451c:	4602      	mov	r2, r0
 800451e:	460b      	mov	r3, r1
 8004520:	4613      	mov	r3, r2
 8004522:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004524:	4b0b      	ldr	r3, [pc, #44]	; (8004554 <HAL_RCC_GetSysClockFreq+0x200>)
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	0c1b      	lsrs	r3, r3, #16
 800452a:	f003 0303 	and.w	r3, r3, #3
 800452e:	3301      	adds	r3, #1
 8004530:	005b      	lsls	r3, r3, #1
 8004532:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004534:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004536:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004538:	fbb2 f3f3 	udiv	r3, r2, r3
 800453c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800453e:	e002      	b.n	8004546 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004540:	4b05      	ldr	r3, [pc, #20]	; (8004558 <HAL_RCC_GetSysClockFreq+0x204>)
 8004542:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004544:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004546:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004548:	4618      	mov	r0, r3
 800454a:	3750      	adds	r7, #80	; 0x50
 800454c:	46bd      	mov	sp, r7
 800454e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004552:	bf00      	nop
 8004554:	40023800 	.word	0x40023800
 8004558:	00f42400 	.word	0x00f42400
 800455c:	007a1200 	.word	0x007a1200

08004560 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004560:	b480      	push	{r7}
 8004562:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004564:	4b03      	ldr	r3, [pc, #12]	; (8004574 <HAL_RCC_GetHCLKFreq+0x14>)
 8004566:	681b      	ldr	r3, [r3, #0]
}
 8004568:	4618      	mov	r0, r3
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	20000000 	.word	0x20000000

08004578 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800457c:	f7ff fff0 	bl	8004560 <HAL_RCC_GetHCLKFreq>
 8004580:	4602      	mov	r2, r0
 8004582:	4b05      	ldr	r3, [pc, #20]	; (8004598 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	0a9b      	lsrs	r3, r3, #10
 8004588:	f003 0307 	and.w	r3, r3, #7
 800458c:	4903      	ldr	r1, [pc, #12]	; (800459c <HAL_RCC_GetPCLK1Freq+0x24>)
 800458e:	5ccb      	ldrb	r3, [r1, r3]
 8004590:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004594:	4618      	mov	r0, r3
 8004596:	bd80      	pop	{r7, pc}
 8004598:	40023800 	.word	0x40023800
 800459c:	08007bc8 	.word	0x08007bc8

080045a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80045a4:	f7ff ffdc 	bl	8004560 <HAL_RCC_GetHCLKFreq>
 80045a8:	4602      	mov	r2, r0
 80045aa:	4b05      	ldr	r3, [pc, #20]	; (80045c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	0b5b      	lsrs	r3, r3, #13
 80045b0:	f003 0307 	and.w	r3, r3, #7
 80045b4:	4903      	ldr	r1, [pc, #12]	; (80045c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045b6:	5ccb      	ldrb	r3, [r1, r3]
 80045b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045bc:	4618      	mov	r0, r3
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	40023800 	.word	0x40023800
 80045c4:	08007bc8 	.word	0x08007bc8

080045c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d101      	bne.n	80045da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e042      	b.n	8004660 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d106      	bne.n	80045f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f7fc fe4c 	bl	800128c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2224      	movs	r2, #36	; 0x24
 80045f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68da      	ldr	r2, [r3, #12]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800460a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f000 f973 	bl	80048f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	691a      	ldr	r2, [r3, #16]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004620:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	695a      	ldr	r2, [r3, #20]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004630:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	68da      	ldr	r2, [r3, #12]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004640:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2200      	movs	r2, #0
 8004646:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2220      	movs	r2, #32
 800464c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2220      	movs	r2, #32
 8004654:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2200      	movs	r2, #0
 800465c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800465e:	2300      	movs	r3, #0
}
 8004660:	4618      	mov	r0, r3
 8004662:	3708      	adds	r7, #8
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}

08004668 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b08a      	sub	sp, #40	; 0x28
 800466c:	af02      	add	r7, sp, #8
 800466e:	60f8      	str	r0, [r7, #12]
 8004670:	60b9      	str	r1, [r7, #8]
 8004672:	603b      	str	r3, [r7, #0]
 8004674:	4613      	mov	r3, r2
 8004676:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004678:	2300      	movs	r3, #0
 800467a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004682:	b2db      	uxtb	r3, r3
 8004684:	2b20      	cmp	r3, #32
 8004686:	d175      	bne.n	8004774 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d002      	beq.n	8004694 <HAL_UART_Transmit+0x2c>
 800468e:	88fb      	ldrh	r3, [r7, #6]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d101      	bne.n	8004698 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e06e      	b.n	8004776 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2200      	movs	r2, #0
 800469c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2221      	movs	r2, #33	; 0x21
 80046a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80046a6:	f7fd fe85 	bl	80023b4 <HAL_GetTick>
 80046aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	88fa      	ldrh	r2, [r7, #6]
 80046b0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	88fa      	ldrh	r2, [r7, #6]
 80046b6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046c0:	d108      	bne.n	80046d4 <HAL_UART_Transmit+0x6c>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	691b      	ldr	r3, [r3, #16]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d104      	bne.n	80046d4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80046ca:	2300      	movs	r3, #0
 80046cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	61bb      	str	r3, [r7, #24]
 80046d2:	e003      	b.n	80046dc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046d8:	2300      	movs	r3, #0
 80046da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80046dc:	e02e      	b.n	800473c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	9300      	str	r3, [sp, #0]
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	2200      	movs	r2, #0
 80046e6:	2180      	movs	r1, #128	; 0x80
 80046e8:	68f8      	ldr	r0, [r7, #12]
 80046ea:	f000 f848 	bl	800477e <UART_WaitOnFlagUntilTimeout>
 80046ee:	4603      	mov	r3, r0
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d005      	beq.n	8004700 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2220      	movs	r2, #32
 80046f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80046fc:	2303      	movs	r3, #3
 80046fe:	e03a      	b.n	8004776 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d10b      	bne.n	800471e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004706:	69bb      	ldr	r3, [r7, #24]
 8004708:	881b      	ldrh	r3, [r3, #0]
 800470a:	461a      	mov	r2, r3
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004714:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004716:	69bb      	ldr	r3, [r7, #24]
 8004718:	3302      	adds	r3, #2
 800471a:	61bb      	str	r3, [r7, #24]
 800471c:	e007      	b.n	800472e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	781a      	ldrb	r2, [r3, #0]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	3301      	adds	r3, #1
 800472c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004732:	b29b      	uxth	r3, r3
 8004734:	3b01      	subs	r3, #1
 8004736:	b29a      	uxth	r2, r3
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004740:	b29b      	uxth	r3, r3
 8004742:	2b00      	cmp	r3, #0
 8004744:	d1cb      	bne.n	80046de <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	9300      	str	r3, [sp, #0]
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	2200      	movs	r2, #0
 800474e:	2140      	movs	r1, #64	; 0x40
 8004750:	68f8      	ldr	r0, [r7, #12]
 8004752:	f000 f814 	bl	800477e <UART_WaitOnFlagUntilTimeout>
 8004756:	4603      	mov	r3, r0
 8004758:	2b00      	cmp	r3, #0
 800475a:	d005      	beq.n	8004768 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2220      	movs	r2, #32
 8004760:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	e006      	b.n	8004776 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2220      	movs	r2, #32
 800476c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004770:	2300      	movs	r3, #0
 8004772:	e000      	b.n	8004776 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004774:	2302      	movs	r3, #2
  }
}
 8004776:	4618      	mov	r0, r3
 8004778:	3720      	adds	r7, #32
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}

0800477e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800477e:	b580      	push	{r7, lr}
 8004780:	b086      	sub	sp, #24
 8004782:	af00      	add	r7, sp, #0
 8004784:	60f8      	str	r0, [r7, #12]
 8004786:	60b9      	str	r1, [r7, #8]
 8004788:	603b      	str	r3, [r7, #0]
 800478a:	4613      	mov	r3, r2
 800478c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800478e:	e03b      	b.n	8004808 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004790:	6a3b      	ldr	r3, [r7, #32]
 8004792:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004796:	d037      	beq.n	8004808 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004798:	f7fd fe0c 	bl	80023b4 <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	6a3a      	ldr	r2, [r7, #32]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d302      	bcc.n	80047ae <UART_WaitOnFlagUntilTimeout+0x30>
 80047a8:	6a3b      	ldr	r3, [r7, #32]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d101      	bne.n	80047b2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e03a      	b.n	8004828 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	f003 0304 	and.w	r3, r3, #4
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d023      	beq.n	8004808 <UART_WaitOnFlagUntilTimeout+0x8a>
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	2b80      	cmp	r3, #128	; 0x80
 80047c4:	d020      	beq.n	8004808 <UART_WaitOnFlagUntilTimeout+0x8a>
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	2b40      	cmp	r3, #64	; 0x40
 80047ca:	d01d      	beq.n	8004808 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 0308 	and.w	r3, r3, #8
 80047d6:	2b08      	cmp	r3, #8
 80047d8:	d116      	bne.n	8004808 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80047da:	2300      	movs	r3, #0
 80047dc:	617b      	str	r3, [r7, #20]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	617b      	str	r3, [r7, #20]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	617b      	str	r3, [r7, #20]
 80047ee:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80047f0:	68f8      	ldr	r0, [r7, #12]
 80047f2:	f000 f81d 	bl	8004830 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2208      	movs	r2, #8
 80047fa:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2200      	movs	r2, #0
 8004800:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e00f      	b.n	8004828 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	4013      	ands	r3, r2
 8004812:	68ba      	ldr	r2, [r7, #8]
 8004814:	429a      	cmp	r2, r3
 8004816:	bf0c      	ite	eq
 8004818:	2301      	moveq	r3, #1
 800481a:	2300      	movne	r3, #0
 800481c:	b2db      	uxtb	r3, r3
 800481e:	461a      	mov	r2, r3
 8004820:	79fb      	ldrb	r3, [r7, #7]
 8004822:	429a      	cmp	r2, r3
 8004824:	d0b4      	beq.n	8004790 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004826:	2300      	movs	r3, #0
}
 8004828:	4618      	mov	r0, r3
 800482a:	3718      	adds	r7, #24
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}

08004830 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004830:	b480      	push	{r7}
 8004832:	b095      	sub	sp, #84	; 0x54
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	330c      	adds	r3, #12
 800483e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004840:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004842:	e853 3f00 	ldrex	r3, [r3]
 8004846:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800484a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800484e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	330c      	adds	r3, #12
 8004856:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004858:	643a      	str	r2, [r7, #64]	; 0x40
 800485a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800485c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800485e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004860:	e841 2300 	strex	r3, r2, [r1]
 8004864:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004868:	2b00      	cmp	r3, #0
 800486a:	d1e5      	bne.n	8004838 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	3314      	adds	r3, #20
 8004872:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004874:	6a3b      	ldr	r3, [r7, #32]
 8004876:	e853 3f00 	ldrex	r3, [r3]
 800487a:	61fb      	str	r3, [r7, #28]
   return(result);
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	f023 0301 	bic.w	r3, r3, #1
 8004882:	64bb      	str	r3, [r7, #72]	; 0x48
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	3314      	adds	r3, #20
 800488a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800488c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800488e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004890:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004892:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004894:	e841 2300 	strex	r3, r2, [r1]
 8004898:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800489a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800489c:	2b00      	cmp	r3, #0
 800489e:	d1e5      	bne.n	800486c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d119      	bne.n	80048dc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	330c      	adds	r3, #12
 80048ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	e853 3f00 	ldrex	r3, [r3]
 80048b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	f023 0310 	bic.w	r3, r3, #16
 80048be:	647b      	str	r3, [r7, #68]	; 0x44
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	330c      	adds	r3, #12
 80048c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80048c8:	61ba      	str	r2, [r7, #24]
 80048ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048cc:	6979      	ldr	r1, [r7, #20]
 80048ce:	69ba      	ldr	r2, [r7, #24]
 80048d0:	e841 2300 	strex	r3, r2, [r1]
 80048d4:	613b      	str	r3, [r7, #16]
   return(result);
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d1e5      	bne.n	80048a8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2220      	movs	r2, #32
 80048e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80048ea:	bf00      	nop
 80048ec:	3754      	adds	r7, #84	; 0x54
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr
	...

080048f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80048f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048fc:	b0c0      	sub	sp, #256	; 0x100
 80048fe:	af00      	add	r7, sp, #0
 8004900:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	691b      	ldr	r3, [r3, #16]
 800490c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004914:	68d9      	ldr	r1, [r3, #12]
 8004916:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	ea40 0301 	orr.w	r3, r0, r1
 8004920:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004926:	689a      	ldr	r2, [r3, #8]
 8004928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800492c:	691b      	ldr	r3, [r3, #16]
 800492e:	431a      	orrs	r2, r3
 8004930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004934:	695b      	ldr	r3, [r3, #20]
 8004936:	431a      	orrs	r2, r3
 8004938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800493c:	69db      	ldr	r3, [r3, #28]
 800493e:	4313      	orrs	r3, r2
 8004940:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004950:	f021 010c 	bic.w	r1, r1, #12
 8004954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800495e:	430b      	orrs	r3, r1
 8004960:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004962:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	695b      	ldr	r3, [r3, #20]
 800496a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800496e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004972:	6999      	ldr	r1, [r3, #24]
 8004974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	ea40 0301 	orr.w	r3, r0, r1
 800497e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	4b8f      	ldr	r3, [pc, #572]	; (8004bc4 <UART_SetConfig+0x2cc>)
 8004988:	429a      	cmp	r2, r3
 800498a:	d005      	beq.n	8004998 <UART_SetConfig+0xa0>
 800498c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	4b8d      	ldr	r3, [pc, #564]	; (8004bc8 <UART_SetConfig+0x2d0>)
 8004994:	429a      	cmp	r2, r3
 8004996:	d104      	bne.n	80049a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004998:	f7ff fe02 	bl	80045a0 <HAL_RCC_GetPCLK2Freq>
 800499c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80049a0:	e003      	b.n	80049aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80049a2:	f7ff fde9 	bl	8004578 <HAL_RCC_GetPCLK1Freq>
 80049a6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049ae:	69db      	ldr	r3, [r3, #28]
 80049b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049b4:	f040 810c 	bne.w	8004bd0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80049b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049bc:	2200      	movs	r2, #0
 80049be:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80049c2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80049c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80049ca:	4622      	mov	r2, r4
 80049cc:	462b      	mov	r3, r5
 80049ce:	1891      	adds	r1, r2, r2
 80049d0:	65b9      	str	r1, [r7, #88]	; 0x58
 80049d2:	415b      	adcs	r3, r3
 80049d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80049d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80049da:	4621      	mov	r1, r4
 80049dc:	eb12 0801 	adds.w	r8, r2, r1
 80049e0:	4629      	mov	r1, r5
 80049e2:	eb43 0901 	adc.w	r9, r3, r1
 80049e6:	f04f 0200 	mov.w	r2, #0
 80049ea:	f04f 0300 	mov.w	r3, #0
 80049ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80049f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80049f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80049fa:	4690      	mov	r8, r2
 80049fc:	4699      	mov	r9, r3
 80049fe:	4623      	mov	r3, r4
 8004a00:	eb18 0303 	adds.w	r3, r8, r3
 8004a04:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004a08:	462b      	mov	r3, r5
 8004a0a:	eb49 0303 	adc.w	r3, r9, r3
 8004a0e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004a12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004a1e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004a22:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004a26:	460b      	mov	r3, r1
 8004a28:	18db      	adds	r3, r3, r3
 8004a2a:	653b      	str	r3, [r7, #80]	; 0x50
 8004a2c:	4613      	mov	r3, r2
 8004a2e:	eb42 0303 	adc.w	r3, r2, r3
 8004a32:	657b      	str	r3, [r7, #84]	; 0x54
 8004a34:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004a38:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004a3c:	f7fc f90c 	bl	8000c58 <__aeabi_uldivmod>
 8004a40:	4602      	mov	r2, r0
 8004a42:	460b      	mov	r3, r1
 8004a44:	4b61      	ldr	r3, [pc, #388]	; (8004bcc <UART_SetConfig+0x2d4>)
 8004a46:	fba3 2302 	umull	r2, r3, r3, r2
 8004a4a:	095b      	lsrs	r3, r3, #5
 8004a4c:	011c      	lsls	r4, r3, #4
 8004a4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a52:	2200      	movs	r2, #0
 8004a54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004a58:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004a5c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004a60:	4642      	mov	r2, r8
 8004a62:	464b      	mov	r3, r9
 8004a64:	1891      	adds	r1, r2, r2
 8004a66:	64b9      	str	r1, [r7, #72]	; 0x48
 8004a68:	415b      	adcs	r3, r3
 8004a6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a6c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004a70:	4641      	mov	r1, r8
 8004a72:	eb12 0a01 	adds.w	sl, r2, r1
 8004a76:	4649      	mov	r1, r9
 8004a78:	eb43 0b01 	adc.w	fp, r3, r1
 8004a7c:	f04f 0200 	mov.w	r2, #0
 8004a80:	f04f 0300 	mov.w	r3, #0
 8004a84:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004a88:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004a8c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a90:	4692      	mov	sl, r2
 8004a92:	469b      	mov	fp, r3
 8004a94:	4643      	mov	r3, r8
 8004a96:	eb1a 0303 	adds.w	r3, sl, r3
 8004a9a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004a9e:	464b      	mov	r3, r9
 8004aa0:	eb4b 0303 	adc.w	r3, fp, r3
 8004aa4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004ab4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004ab8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004abc:	460b      	mov	r3, r1
 8004abe:	18db      	adds	r3, r3, r3
 8004ac0:	643b      	str	r3, [r7, #64]	; 0x40
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	eb42 0303 	adc.w	r3, r2, r3
 8004ac8:	647b      	str	r3, [r7, #68]	; 0x44
 8004aca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004ace:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004ad2:	f7fc f8c1 	bl	8000c58 <__aeabi_uldivmod>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	460b      	mov	r3, r1
 8004ada:	4611      	mov	r1, r2
 8004adc:	4b3b      	ldr	r3, [pc, #236]	; (8004bcc <UART_SetConfig+0x2d4>)
 8004ade:	fba3 2301 	umull	r2, r3, r3, r1
 8004ae2:	095b      	lsrs	r3, r3, #5
 8004ae4:	2264      	movs	r2, #100	; 0x64
 8004ae6:	fb02 f303 	mul.w	r3, r2, r3
 8004aea:	1acb      	subs	r3, r1, r3
 8004aec:	00db      	lsls	r3, r3, #3
 8004aee:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004af2:	4b36      	ldr	r3, [pc, #216]	; (8004bcc <UART_SetConfig+0x2d4>)
 8004af4:	fba3 2302 	umull	r2, r3, r3, r2
 8004af8:	095b      	lsrs	r3, r3, #5
 8004afa:	005b      	lsls	r3, r3, #1
 8004afc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004b00:	441c      	add	r4, r3
 8004b02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b06:	2200      	movs	r2, #0
 8004b08:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004b0c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004b10:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004b14:	4642      	mov	r2, r8
 8004b16:	464b      	mov	r3, r9
 8004b18:	1891      	adds	r1, r2, r2
 8004b1a:	63b9      	str	r1, [r7, #56]	; 0x38
 8004b1c:	415b      	adcs	r3, r3
 8004b1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b20:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004b24:	4641      	mov	r1, r8
 8004b26:	1851      	adds	r1, r2, r1
 8004b28:	6339      	str	r1, [r7, #48]	; 0x30
 8004b2a:	4649      	mov	r1, r9
 8004b2c:	414b      	adcs	r3, r1
 8004b2e:	637b      	str	r3, [r7, #52]	; 0x34
 8004b30:	f04f 0200 	mov.w	r2, #0
 8004b34:	f04f 0300 	mov.w	r3, #0
 8004b38:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004b3c:	4659      	mov	r1, fp
 8004b3e:	00cb      	lsls	r3, r1, #3
 8004b40:	4651      	mov	r1, sl
 8004b42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b46:	4651      	mov	r1, sl
 8004b48:	00ca      	lsls	r2, r1, #3
 8004b4a:	4610      	mov	r0, r2
 8004b4c:	4619      	mov	r1, r3
 8004b4e:	4603      	mov	r3, r0
 8004b50:	4642      	mov	r2, r8
 8004b52:	189b      	adds	r3, r3, r2
 8004b54:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004b58:	464b      	mov	r3, r9
 8004b5a:	460a      	mov	r2, r1
 8004b5c:	eb42 0303 	adc.w	r3, r2, r3
 8004b60:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004b64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004b70:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004b74:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004b78:	460b      	mov	r3, r1
 8004b7a:	18db      	adds	r3, r3, r3
 8004b7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b7e:	4613      	mov	r3, r2
 8004b80:	eb42 0303 	adc.w	r3, r2, r3
 8004b84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b86:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004b8a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004b8e:	f7fc f863 	bl	8000c58 <__aeabi_uldivmod>
 8004b92:	4602      	mov	r2, r0
 8004b94:	460b      	mov	r3, r1
 8004b96:	4b0d      	ldr	r3, [pc, #52]	; (8004bcc <UART_SetConfig+0x2d4>)
 8004b98:	fba3 1302 	umull	r1, r3, r3, r2
 8004b9c:	095b      	lsrs	r3, r3, #5
 8004b9e:	2164      	movs	r1, #100	; 0x64
 8004ba0:	fb01 f303 	mul.w	r3, r1, r3
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	00db      	lsls	r3, r3, #3
 8004ba8:	3332      	adds	r3, #50	; 0x32
 8004baa:	4a08      	ldr	r2, [pc, #32]	; (8004bcc <UART_SetConfig+0x2d4>)
 8004bac:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb0:	095b      	lsrs	r3, r3, #5
 8004bb2:	f003 0207 	and.w	r2, r3, #7
 8004bb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4422      	add	r2, r4
 8004bbe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004bc0:	e106      	b.n	8004dd0 <UART_SetConfig+0x4d8>
 8004bc2:	bf00      	nop
 8004bc4:	40011000 	.word	0x40011000
 8004bc8:	40011400 	.word	0x40011400
 8004bcc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004bd0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004bda:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004bde:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004be2:	4642      	mov	r2, r8
 8004be4:	464b      	mov	r3, r9
 8004be6:	1891      	adds	r1, r2, r2
 8004be8:	6239      	str	r1, [r7, #32]
 8004bea:	415b      	adcs	r3, r3
 8004bec:	627b      	str	r3, [r7, #36]	; 0x24
 8004bee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004bf2:	4641      	mov	r1, r8
 8004bf4:	1854      	adds	r4, r2, r1
 8004bf6:	4649      	mov	r1, r9
 8004bf8:	eb43 0501 	adc.w	r5, r3, r1
 8004bfc:	f04f 0200 	mov.w	r2, #0
 8004c00:	f04f 0300 	mov.w	r3, #0
 8004c04:	00eb      	lsls	r3, r5, #3
 8004c06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c0a:	00e2      	lsls	r2, r4, #3
 8004c0c:	4614      	mov	r4, r2
 8004c0e:	461d      	mov	r5, r3
 8004c10:	4643      	mov	r3, r8
 8004c12:	18e3      	adds	r3, r4, r3
 8004c14:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004c18:	464b      	mov	r3, r9
 8004c1a:	eb45 0303 	adc.w	r3, r5, r3
 8004c1e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004c2e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004c32:	f04f 0200 	mov.w	r2, #0
 8004c36:	f04f 0300 	mov.w	r3, #0
 8004c3a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004c3e:	4629      	mov	r1, r5
 8004c40:	008b      	lsls	r3, r1, #2
 8004c42:	4621      	mov	r1, r4
 8004c44:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c48:	4621      	mov	r1, r4
 8004c4a:	008a      	lsls	r2, r1, #2
 8004c4c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004c50:	f7fc f802 	bl	8000c58 <__aeabi_uldivmod>
 8004c54:	4602      	mov	r2, r0
 8004c56:	460b      	mov	r3, r1
 8004c58:	4b60      	ldr	r3, [pc, #384]	; (8004ddc <UART_SetConfig+0x4e4>)
 8004c5a:	fba3 2302 	umull	r2, r3, r3, r2
 8004c5e:	095b      	lsrs	r3, r3, #5
 8004c60:	011c      	lsls	r4, r3, #4
 8004c62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c66:	2200      	movs	r2, #0
 8004c68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004c6c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004c70:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004c74:	4642      	mov	r2, r8
 8004c76:	464b      	mov	r3, r9
 8004c78:	1891      	adds	r1, r2, r2
 8004c7a:	61b9      	str	r1, [r7, #24]
 8004c7c:	415b      	adcs	r3, r3
 8004c7e:	61fb      	str	r3, [r7, #28]
 8004c80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c84:	4641      	mov	r1, r8
 8004c86:	1851      	adds	r1, r2, r1
 8004c88:	6139      	str	r1, [r7, #16]
 8004c8a:	4649      	mov	r1, r9
 8004c8c:	414b      	adcs	r3, r1
 8004c8e:	617b      	str	r3, [r7, #20]
 8004c90:	f04f 0200 	mov.w	r2, #0
 8004c94:	f04f 0300 	mov.w	r3, #0
 8004c98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c9c:	4659      	mov	r1, fp
 8004c9e:	00cb      	lsls	r3, r1, #3
 8004ca0:	4651      	mov	r1, sl
 8004ca2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ca6:	4651      	mov	r1, sl
 8004ca8:	00ca      	lsls	r2, r1, #3
 8004caa:	4610      	mov	r0, r2
 8004cac:	4619      	mov	r1, r3
 8004cae:	4603      	mov	r3, r0
 8004cb0:	4642      	mov	r2, r8
 8004cb2:	189b      	adds	r3, r3, r2
 8004cb4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004cb8:	464b      	mov	r3, r9
 8004cba:	460a      	mov	r2, r1
 8004cbc:	eb42 0303 	adc.w	r3, r2, r3
 8004cc0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	67bb      	str	r3, [r7, #120]	; 0x78
 8004cce:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004cd0:	f04f 0200 	mov.w	r2, #0
 8004cd4:	f04f 0300 	mov.w	r3, #0
 8004cd8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004cdc:	4649      	mov	r1, r9
 8004cde:	008b      	lsls	r3, r1, #2
 8004ce0:	4641      	mov	r1, r8
 8004ce2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ce6:	4641      	mov	r1, r8
 8004ce8:	008a      	lsls	r2, r1, #2
 8004cea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004cee:	f7fb ffb3 	bl	8000c58 <__aeabi_uldivmod>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	4611      	mov	r1, r2
 8004cf8:	4b38      	ldr	r3, [pc, #224]	; (8004ddc <UART_SetConfig+0x4e4>)
 8004cfa:	fba3 2301 	umull	r2, r3, r3, r1
 8004cfe:	095b      	lsrs	r3, r3, #5
 8004d00:	2264      	movs	r2, #100	; 0x64
 8004d02:	fb02 f303 	mul.w	r3, r2, r3
 8004d06:	1acb      	subs	r3, r1, r3
 8004d08:	011b      	lsls	r3, r3, #4
 8004d0a:	3332      	adds	r3, #50	; 0x32
 8004d0c:	4a33      	ldr	r2, [pc, #204]	; (8004ddc <UART_SetConfig+0x4e4>)
 8004d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d12:	095b      	lsrs	r3, r3, #5
 8004d14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d18:	441c      	add	r4, r3
 8004d1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d1e:	2200      	movs	r2, #0
 8004d20:	673b      	str	r3, [r7, #112]	; 0x70
 8004d22:	677a      	str	r2, [r7, #116]	; 0x74
 8004d24:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004d28:	4642      	mov	r2, r8
 8004d2a:	464b      	mov	r3, r9
 8004d2c:	1891      	adds	r1, r2, r2
 8004d2e:	60b9      	str	r1, [r7, #8]
 8004d30:	415b      	adcs	r3, r3
 8004d32:	60fb      	str	r3, [r7, #12]
 8004d34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d38:	4641      	mov	r1, r8
 8004d3a:	1851      	adds	r1, r2, r1
 8004d3c:	6039      	str	r1, [r7, #0]
 8004d3e:	4649      	mov	r1, r9
 8004d40:	414b      	adcs	r3, r1
 8004d42:	607b      	str	r3, [r7, #4]
 8004d44:	f04f 0200 	mov.w	r2, #0
 8004d48:	f04f 0300 	mov.w	r3, #0
 8004d4c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004d50:	4659      	mov	r1, fp
 8004d52:	00cb      	lsls	r3, r1, #3
 8004d54:	4651      	mov	r1, sl
 8004d56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d5a:	4651      	mov	r1, sl
 8004d5c:	00ca      	lsls	r2, r1, #3
 8004d5e:	4610      	mov	r0, r2
 8004d60:	4619      	mov	r1, r3
 8004d62:	4603      	mov	r3, r0
 8004d64:	4642      	mov	r2, r8
 8004d66:	189b      	adds	r3, r3, r2
 8004d68:	66bb      	str	r3, [r7, #104]	; 0x68
 8004d6a:	464b      	mov	r3, r9
 8004d6c:	460a      	mov	r2, r1
 8004d6e:	eb42 0303 	adc.w	r3, r2, r3
 8004d72:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	663b      	str	r3, [r7, #96]	; 0x60
 8004d7e:	667a      	str	r2, [r7, #100]	; 0x64
 8004d80:	f04f 0200 	mov.w	r2, #0
 8004d84:	f04f 0300 	mov.w	r3, #0
 8004d88:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004d8c:	4649      	mov	r1, r9
 8004d8e:	008b      	lsls	r3, r1, #2
 8004d90:	4641      	mov	r1, r8
 8004d92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d96:	4641      	mov	r1, r8
 8004d98:	008a      	lsls	r2, r1, #2
 8004d9a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004d9e:	f7fb ff5b 	bl	8000c58 <__aeabi_uldivmod>
 8004da2:	4602      	mov	r2, r0
 8004da4:	460b      	mov	r3, r1
 8004da6:	4b0d      	ldr	r3, [pc, #52]	; (8004ddc <UART_SetConfig+0x4e4>)
 8004da8:	fba3 1302 	umull	r1, r3, r3, r2
 8004dac:	095b      	lsrs	r3, r3, #5
 8004dae:	2164      	movs	r1, #100	; 0x64
 8004db0:	fb01 f303 	mul.w	r3, r1, r3
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	011b      	lsls	r3, r3, #4
 8004db8:	3332      	adds	r3, #50	; 0x32
 8004dba:	4a08      	ldr	r2, [pc, #32]	; (8004ddc <UART_SetConfig+0x4e4>)
 8004dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8004dc0:	095b      	lsrs	r3, r3, #5
 8004dc2:	f003 020f 	and.w	r2, r3, #15
 8004dc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4422      	add	r2, r4
 8004dce:	609a      	str	r2, [r3, #8]
}
 8004dd0:	bf00      	nop
 8004dd2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ddc:	51eb851f 	.word	0x51eb851f

08004de0 <__cvt>:
 8004de0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004de4:	ec55 4b10 	vmov	r4, r5, d0
 8004de8:	2d00      	cmp	r5, #0
 8004dea:	460e      	mov	r6, r1
 8004dec:	4619      	mov	r1, r3
 8004dee:	462b      	mov	r3, r5
 8004df0:	bfbb      	ittet	lt
 8004df2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004df6:	461d      	movlt	r5, r3
 8004df8:	2300      	movge	r3, #0
 8004dfa:	232d      	movlt	r3, #45	; 0x2d
 8004dfc:	700b      	strb	r3, [r1, #0]
 8004dfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e00:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004e04:	4691      	mov	r9, r2
 8004e06:	f023 0820 	bic.w	r8, r3, #32
 8004e0a:	bfbc      	itt	lt
 8004e0c:	4622      	movlt	r2, r4
 8004e0e:	4614      	movlt	r4, r2
 8004e10:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004e14:	d005      	beq.n	8004e22 <__cvt+0x42>
 8004e16:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004e1a:	d100      	bne.n	8004e1e <__cvt+0x3e>
 8004e1c:	3601      	adds	r6, #1
 8004e1e:	2102      	movs	r1, #2
 8004e20:	e000      	b.n	8004e24 <__cvt+0x44>
 8004e22:	2103      	movs	r1, #3
 8004e24:	ab03      	add	r3, sp, #12
 8004e26:	9301      	str	r3, [sp, #4]
 8004e28:	ab02      	add	r3, sp, #8
 8004e2a:	9300      	str	r3, [sp, #0]
 8004e2c:	ec45 4b10 	vmov	d0, r4, r5
 8004e30:	4653      	mov	r3, sl
 8004e32:	4632      	mov	r2, r6
 8004e34:	f000 fdec 	bl	8005a10 <_dtoa_r>
 8004e38:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004e3c:	4607      	mov	r7, r0
 8004e3e:	d102      	bne.n	8004e46 <__cvt+0x66>
 8004e40:	f019 0f01 	tst.w	r9, #1
 8004e44:	d022      	beq.n	8004e8c <__cvt+0xac>
 8004e46:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004e4a:	eb07 0906 	add.w	r9, r7, r6
 8004e4e:	d110      	bne.n	8004e72 <__cvt+0x92>
 8004e50:	783b      	ldrb	r3, [r7, #0]
 8004e52:	2b30      	cmp	r3, #48	; 0x30
 8004e54:	d10a      	bne.n	8004e6c <__cvt+0x8c>
 8004e56:	2200      	movs	r2, #0
 8004e58:	2300      	movs	r3, #0
 8004e5a:	4620      	mov	r0, r4
 8004e5c:	4629      	mov	r1, r5
 8004e5e:	f7fb fe3b 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e62:	b918      	cbnz	r0, 8004e6c <__cvt+0x8c>
 8004e64:	f1c6 0601 	rsb	r6, r6, #1
 8004e68:	f8ca 6000 	str.w	r6, [sl]
 8004e6c:	f8da 3000 	ldr.w	r3, [sl]
 8004e70:	4499      	add	r9, r3
 8004e72:	2200      	movs	r2, #0
 8004e74:	2300      	movs	r3, #0
 8004e76:	4620      	mov	r0, r4
 8004e78:	4629      	mov	r1, r5
 8004e7a:	f7fb fe2d 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e7e:	b108      	cbz	r0, 8004e84 <__cvt+0xa4>
 8004e80:	f8cd 900c 	str.w	r9, [sp, #12]
 8004e84:	2230      	movs	r2, #48	; 0x30
 8004e86:	9b03      	ldr	r3, [sp, #12]
 8004e88:	454b      	cmp	r3, r9
 8004e8a:	d307      	bcc.n	8004e9c <__cvt+0xbc>
 8004e8c:	9b03      	ldr	r3, [sp, #12]
 8004e8e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e90:	1bdb      	subs	r3, r3, r7
 8004e92:	4638      	mov	r0, r7
 8004e94:	6013      	str	r3, [r2, #0]
 8004e96:	b004      	add	sp, #16
 8004e98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e9c:	1c59      	adds	r1, r3, #1
 8004e9e:	9103      	str	r1, [sp, #12]
 8004ea0:	701a      	strb	r2, [r3, #0]
 8004ea2:	e7f0      	b.n	8004e86 <__cvt+0xa6>

08004ea4 <__exponent>:
 8004ea4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	2900      	cmp	r1, #0
 8004eaa:	bfb8      	it	lt
 8004eac:	4249      	neglt	r1, r1
 8004eae:	f803 2b02 	strb.w	r2, [r3], #2
 8004eb2:	bfb4      	ite	lt
 8004eb4:	222d      	movlt	r2, #45	; 0x2d
 8004eb6:	222b      	movge	r2, #43	; 0x2b
 8004eb8:	2909      	cmp	r1, #9
 8004eba:	7042      	strb	r2, [r0, #1]
 8004ebc:	dd2a      	ble.n	8004f14 <__exponent+0x70>
 8004ebe:	f10d 0207 	add.w	r2, sp, #7
 8004ec2:	4617      	mov	r7, r2
 8004ec4:	260a      	movs	r6, #10
 8004ec6:	4694      	mov	ip, r2
 8004ec8:	fb91 f5f6 	sdiv	r5, r1, r6
 8004ecc:	fb06 1415 	mls	r4, r6, r5, r1
 8004ed0:	3430      	adds	r4, #48	; 0x30
 8004ed2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004ed6:	460c      	mov	r4, r1
 8004ed8:	2c63      	cmp	r4, #99	; 0x63
 8004eda:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8004ede:	4629      	mov	r1, r5
 8004ee0:	dcf1      	bgt.n	8004ec6 <__exponent+0x22>
 8004ee2:	3130      	adds	r1, #48	; 0x30
 8004ee4:	f1ac 0402 	sub.w	r4, ip, #2
 8004ee8:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004eec:	1c41      	adds	r1, r0, #1
 8004eee:	4622      	mov	r2, r4
 8004ef0:	42ba      	cmp	r2, r7
 8004ef2:	d30a      	bcc.n	8004f0a <__exponent+0x66>
 8004ef4:	f10d 0209 	add.w	r2, sp, #9
 8004ef8:	eba2 020c 	sub.w	r2, r2, ip
 8004efc:	42bc      	cmp	r4, r7
 8004efe:	bf88      	it	hi
 8004f00:	2200      	movhi	r2, #0
 8004f02:	4413      	add	r3, r2
 8004f04:	1a18      	subs	r0, r3, r0
 8004f06:	b003      	add	sp, #12
 8004f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f0a:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004f0e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004f12:	e7ed      	b.n	8004ef0 <__exponent+0x4c>
 8004f14:	2330      	movs	r3, #48	; 0x30
 8004f16:	3130      	adds	r1, #48	; 0x30
 8004f18:	7083      	strb	r3, [r0, #2]
 8004f1a:	70c1      	strb	r1, [r0, #3]
 8004f1c:	1d03      	adds	r3, r0, #4
 8004f1e:	e7f1      	b.n	8004f04 <__exponent+0x60>

08004f20 <_printf_float>:
 8004f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f24:	ed2d 8b02 	vpush	{d8}
 8004f28:	b08d      	sub	sp, #52	; 0x34
 8004f2a:	460c      	mov	r4, r1
 8004f2c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004f30:	4616      	mov	r6, r2
 8004f32:	461f      	mov	r7, r3
 8004f34:	4605      	mov	r5, r0
 8004f36:	f000 fca3 	bl	8005880 <_localeconv_r>
 8004f3a:	f8d0 a000 	ldr.w	sl, [r0]
 8004f3e:	4650      	mov	r0, sl
 8004f40:	f7fb f99e 	bl	8000280 <strlen>
 8004f44:	2300      	movs	r3, #0
 8004f46:	930a      	str	r3, [sp, #40]	; 0x28
 8004f48:	6823      	ldr	r3, [r4, #0]
 8004f4a:	9305      	str	r3, [sp, #20]
 8004f4c:	f8d8 3000 	ldr.w	r3, [r8]
 8004f50:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004f54:	3307      	adds	r3, #7
 8004f56:	f023 0307 	bic.w	r3, r3, #7
 8004f5a:	f103 0208 	add.w	r2, r3, #8
 8004f5e:	f8c8 2000 	str.w	r2, [r8]
 8004f62:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004f66:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004f6a:	9307      	str	r3, [sp, #28]
 8004f6c:	f8cd 8018 	str.w	r8, [sp, #24]
 8004f70:	ee08 0a10 	vmov	s16, r0
 8004f74:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004f78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f7c:	4b9e      	ldr	r3, [pc, #632]	; (80051f8 <_printf_float+0x2d8>)
 8004f7e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f82:	f7fb fddb 	bl	8000b3c <__aeabi_dcmpun>
 8004f86:	bb88      	cbnz	r0, 8004fec <_printf_float+0xcc>
 8004f88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f8c:	4b9a      	ldr	r3, [pc, #616]	; (80051f8 <_printf_float+0x2d8>)
 8004f8e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f92:	f7fb fdb5 	bl	8000b00 <__aeabi_dcmple>
 8004f96:	bb48      	cbnz	r0, 8004fec <_printf_float+0xcc>
 8004f98:	2200      	movs	r2, #0
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	4640      	mov	r0, r8
 8004f9e:	4649      	mov	r1, r9
 8004fa0:	f7fb fda4 	bl	8000aec <__aeabi_dcmplt>
 8004fa4:	b110      	cbz	r0, 8004fac <_printf_float+0x8c>
 8004fa6:	232d      	movs	r3, #45	; 0x2d
 8004fa8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fac:	4a93      	ldr	r2, [pc, #588]	; (80051fc <_printf_float+0x2dc>)
 8004fae:	4b94      	ldr	r3, [pc, #592]	; (8005200 <_printf_float+0x2e0>)
 8004fb0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004fb4:	bf94      	ite	ls
 8004fb6:	4690      	movls	r8, r2
 8004fb8:	4698      	movhi	r8, r3
 8004fba:	2303      	movs	r3, #3
 8004fbc:	6123      	str	r3, [r4, #16]
 8004fbe:	9b05      	ldr	r3, [sp, #20]
 8004fc0:	f023 0304 	bic.w	r3, r3, #4
 8004fc4:	6023      	str	r3, [r4, #0]
 8004fc6:	f04f 0900 	mov.w	r9, #0
 8004fca:	9700      	str	r7, [sp, #0]
 8004fcc:	4633      	mov	r3, r6
 8004fce:	aa0b      	add	r2, sp, #44	; 0x2c
 8004fd0:	4621      	mov	r1, r4
 8004fd2:	4628      	mov	r0, r5
 8004fd4:	f000 f9da 	bl	800538c <_printf_common>
 8004fd8:	3001      	adds	r0, #1
 8004fda:	f040 8090 	bne.w	80050fe <_printf_float+0x1de>
 8004fde:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004fe2:	b00d      	add	sp, #52	; 0x34
 8004fe4:	ecbd 8b02 	vpop	{d8}
 8004fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fec:	4642      	mov	r2, r8
 8004fee:	464b      	mov	r3, r9
 8004ff0:	4640      	mov	r0, r8
 8004ff2:	4649      	mov	r1, r9
 8004ff4:	f7fb fda2 	bl	8000b3c <__aeabi_dcmpun>
 8004ff8:	b140      	cbz	r0, 800500c <_printf_float+0xec>
 8004ffa:	464b      	mov	r3, r9
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	bfbc      	itt	lt
 8005000:	232d      	movlt	r3, #45	; 0x2d
 8005002:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005006:	4a7f      	ldr	r2, [pc, #508]	; (8005204 <_printf_float+0x2e4>)
 8005008:	4b7f      	ldr	r3, [pc, #508]	; (8005208 <_printf_float+0x2e8>)
 800500a:	e7d1      	b.n	8004fb0 <_printf_float+0x90>
 800500c:	6863      	ldr	r3, [r4, #4]
 800500e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005012:	9206      	str	r2, [sp, #24]
 8005014:	1c5a      	adds	r2, r3, #1
 8005016:	d13f      	bne.n	8005098 <_printf_float+0x178>
 8005018:	2306      	movs	r3, #6
 800501a:	6063      	str	r3, [r4, #4]
 800501c:	9b05      	ldr	r3, [sp, #20]
 800501e:	6861      	ldr	r1, [r4, #4]
 8005020:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005024:	2300      	movs	r3, #0
 8005026:	9303      	str	r3, [sp, #12]
 8005028:	ab0a      	add	r3, sp, #40	; 0x28
 800502a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800502e:	ab09      	add	r3, sp, #36	; 0x24
 8005030:	ec49 8b10 	vmov	d0, r8, r9
 8005034:	9300      	str	r3, [sp, #0]
 8005036:	6022      	str	r2, [r4, #0]
 8005038:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800503c:	4628      	mov	r0, r5
 800503e:	f7ff fecf 	bl	8004de0 <__cvt>
 8005042:	9b06      	ldr	r3, [sp, #24]
 8005044:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005046:	2b47      	cmp	r3, #71	; 0x47
 8005048:	4680      	mov	r8, r0
 800504a:	d108      	bne.n	800505e <_printf_float+0x13e>
 800504c:	1cc8      	adds	r0, r1, #3
 800504e:	db02      	blt.n	8005056 <_printf_float+0x136>
 8005050:	6863      	ldr	r3, [r4, #4]
 8005052:	4299      	cmp	r1, r3
 8005054:	dd41      	ble.n	80050da <_printf_float+0x1ba>
 8005056:	f1ab 0302 	sub.w	r3, fp, #2
 800505a:	fa5f fb83 	uxtb.w	fp, r3
 800505e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005062:	d820      	bhi.n	80050a6 <_printf_float+0x186>
 8005064:	3901      	subs	r1, #1
 8005066:	465a      	mov	r2, fp
 8005068:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800506c:	9109      	str	r1, [sp, #36]	; 0x24
 800506e:	f7ff ff19 	bl	8004ea4 <__exponent>
 8005072:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005074:	1813      	adds	r3, r2, r0
 8005076:	2a01      	cmp	r2, #1
 8005078:	4681      	mov	r9, r0
 800507a:	6123      	str	r3, [r4, #16]
 800507c:	dc02      	bgt.n	8005084 <_printf_float+0x164>
 800507e:	6822      	ldr	r2, [r4, #0]
 8005080:	07d2      	lsls	r2, r2, #31
 8005082:	d501      	bpl.n	8005088 <_printf_float+0x168>
 8005084:	3301      	adds	r3, #1
 8005086:	6123      	str	r3, [r4, #16]
 8005088:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800508c:	2b00      	cmp	r3, #0
 800508e:	d09c      	beq.n	8004fca <_printf_float+0xaa>
 8005090:	232d      	movs	r3, #45	; 0x2d
 8005092:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005096:	e798      	b.n	8004fca <_printf_float+0xaa>
 8005098:	9a06      	ldr	r2, [sp, #24]
 800509a:	2a47      	cmp	r2, #71	; 0x47
 800509c:	d1be      	bne.n	800501c <_printf_float+0xfc>
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d1bc      	bne.n	800501c <_printf_float+0xfc>
 80050a2:	2301      	movs	r3, #1
 80050a4:	e7b9      	b.n	800501a <_printf_float+0xfa>
 80050a6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80050aa:	d118      	bne.n	80050de <_printf_float+0x1be>
 80050ac:	2900      	cmp	r1, #0
 80050ae:	6863      	ldr	r3, [r4, #4]
 80050b0:	dd0b      	ble.n	80050ca <_printf_float+0x1aa>
 80050b2:	6121      	str	r1, [r4, #16]
 80050b4:	b913      	cbnz	r3, 80050bc <_printf_float+0x19c>
 80050b6:	6822      	ldr	r2, [r4, #0]
 80050b8:	07d0      	lsls	r0, r2, #31
 80050ba:	d502      	bpl.n	80050c2 <_printf_float+0x1a2>
 80050bc:	3301      	adds	r3, #1
 80050be:	440b      	add	r3, r1
 80050c0:	6123      	str	r3, [r4, #16]
 80050c2:	65a1      	str	r1, [r4, #88]	; 0x58
 80050c4:	f04f 0900 	mov.w	r9, #0
 80050c8:	e7de      	b.n	8005088 <_printf_float+0x168>
 80050ca:	b913      	cbnz	r3, 80050d2 <_printf_float+0x1b2>
 80050cc:	6822      	ldr	r2, [r4, #0]
 80050ce:	07d2      	lsls	r2, r2, #31
 80050d0:	d501      	bpl.n	80050d6 <_printf_float+0x1b6>
 80050d2:	3302      	adds	r3, #2
 80050d4:	e7f4      	b.n	80050c0 <_printf_float+0x1a0>
 80050d6:	2301      	movs	r3, #1
 80050d8:	e7f2      	b.n	80050c0 <_printf_float+0x1a0>
 80050da:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80050de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050e0:	4299      	cmp	r1, r3
 80050e2:	db05      	blt.n	80050f0 <_printf_float+0x1d0>
 80050e4:	6823      	ldr	r3, [r4, #0]
 80050e6:	6121      	str	r1, [r4, #16]
 80050e8:	07d8      	lsls	r0, r3, #31
 80050ea:	d5ea      	bpl.n	80050c2 <_printf_float+0x1a2>
 80050ec:	1c4b      	adds	r3, r1, #1
 80050ee:	e7e7      	b.n	80050c0 <_printf_float+0x1a0>
 80050f0:	2900      	cmp	r1, #0
 80050f2:	bfd4      	ite	le
 80050f4:	f1c1 0202 	rsble	r2, r1, #2
 80050f8:	2201      	movgt	r2, #1
 80050fa:	4413      	add	r3, r2
 80050fc:	e7e0      	b.n	80050c0 <_printf_float+0x1a0>
 80050fe:	6823      	ldr	r3, [r4, #0]
 8005100:	055a      	lsls	r2, r3, #21
 8005102:	d407      	bmi.n	8005114 <_printf_float+0x1f4>
 8005104:	6923      	ldr	r3, [r4, #16]
 8005106:	4642      	mov	r2, r8
 8005108:	4631      	mov	r1, r6
 800510a:	4628      	mov	r0, r5
 800510c:	47b8      	blx	r7
 800510e:	3001      	adds	r0, #1
 8005110:	d12c      	bne.n	800516c <_printf_float+0x24c>
 8005112:	e764      	b.n	8004fde <_printf_float+0xbe>
 8005114:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005118:	f240 80e0 	bls.w	80052dc <_printf_float+0x3bc>
 800511c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005120:	2200      	movs	r2, #0
 8005122:	2300      	movs	r3, #0
 8005124:	f7fb fcd8 	bl	8000ad8 <__aeabi_dcmpeq>
 8005128:	2800      	cmp	r0, #0
 800512a:	d034      	beq.n	8005196 <_printf_float+0x276>
 800512c:	4a37      	ldr	r2, [pc, #220]	; (800520c <_printf_float+0x2ec>)
 800512e:	2301      	movs	r3, #1
 8005130:	4631      	mov	r1, r6
 8005132:	4628      	mov	r0, r5
 8005134:	47b8      	blx	r7
 8005136:	3001      	adds	r0, #1
 8005138:	f43f af51 	beq.w	8004fde <_printf_float+0xbe>
 800513c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005140:	429a      	cmp	r2, r3
 8005142:	db02      	blt.n	800514a <_printf_float+0x22a>
 8005144:	6823      	ldr	r3, [r4, #0]
 8005146:	07d8      	lsls	r0, r3, #31
 8005148:	d510      	bpl.n	800516c <_printf_float+0x24c>
 800514a:	ee18 3a10 	vmov	r3, s16
 800514e:	4652      	mov	r2, sl
 8005150:	4631      	mov	r1, r6
 8005152:	4628      	mov	r0, r5
 8005154:	47b8      	blx	r7
 8005156:	3001      	adds	r0, #1
 8005158:	f43f af41 	beq.w	8004fde <_printf_float+0xbe>
 800515c:	f04f 0800 	mov.w	r8, #0
 8005160:	f104 091a 	add.w	r9, r4, #26
 8005164:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005166:	3b01      	subs	r3, #1
 8005168:	4543      	cmp	r3, r8
 800516a:	dc09      	bgt.n	8005180 <_printf_float+0x260>
 800516c:	6823      	ldr	r3, [r4, #0]
 800516e:	079b      	lsls	r3, r3, #30
 8005170:	f100 8107 	bmi.w	8005382 <_printf_float+0x462>
 8005174:	68e0      	ldr	r0, [r4, #12]
 8005176:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005178:	4298      	cmp	r0, r3
 800517a:	bfb8      	it	lt
 800517c:	4618      	movlt	r0, r3
 800517e:	e730      	b.n	8004fe2 <_printf_float+0xc2>
 8005180:	2301      	movs	r3, #1
 8005182:	464a      	mov	r2, r9
 8005184:	4631      	mov	r1, r6
 8005186:	4628      	mov	r0, r5
 8005188:	47b8      	blx	r7
 800518a:	3001      	adds	r0, #1
 800518c:	f43f af27 	beq.w	8004fde <_printf_float+0xbe>
 8005190:	f108 0801 	add.w	r8, r8, #1
 8005194:	e7e6      	b.n	8005164 <_printf_float+0x244>
 8005196:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005198:	2b00      	cmp	r3, #0
 800519a:	dc39      	bgt.n	8005210 <_printf_float+0x2f0>
 800519c:	4a1b      	ldr	r2, [pc, #108]	; (800520c <_printf_float+0x2ec>)
 800519e:	2301      	movs	r3, #1
 80051a0:	4631      	mov	r1, r6
 80051a2:	4628      	mov	r0, r5
 80051a4:	47b8      	blx	r7
 80051a6:	3001      	adds	r0, #1
 80051a8:	f43f af19 	beq.w	8004fde <_printf_float+0xbe>
 80051ac:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80051b0:	4313      	orrs	r3, r2
 80051b2:	d102      	bne.n	80051ba <_printf_float+0x29a>
 80051b4:	6823      	ldr	r3, [r4, #0]
 80051b6:	07d9      	lsls	r1, r3, #31
 80051b8:	d5d8      	bpl.n	800516c <_printf_float+0x24c>
 80051ba:	ee18 3a10 	vmov	r3, s16
 80051be:	4652      	mov	r2, sl
 80051c0:	4631      	mov	r1, r6
 80051c2:	4628      	mov	r0, r5
 80051c4:	47b8      	blx	r7
 80051c6:	3001      	adds	r0, #1
 80051c8:	f43f af09 	beq.w	8004fde <_printf_float+0xbe>
 80051cc:	f04f 0900 	mov.w	r9, #0
 80051d0:	f104 0a1a 	add.w	sl, r4, #26
 80051d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051d6:	425b      	negs	r3, r3
 80051d8:	454b      	cmp	r3, r9
 80051da:	dc01      	bgt.n	80051e0 <_printf_float+0x2c0>
 80051dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051de:	e792      	b.n	8005106 <_printf_float+0x1e6>
 80051e0:	2301      	movs	r3, #1
 80051e2:	4652      	mov	r2, sl
 80051e4:	4631      	mov	r1, r6
 80051e6:	4628      	mov	r0, r5
 80051e8:	47b8      	blx	r7
 80051ea:	3001      	adds	r0, #1
 80051ec:	f43f aef7 	beq.w	8004fde <_printf_float+0xbe>
 80051f0:	f109 0901 	add.w	r9, r9, #1
 80051f4:	e7ee      	b.n	80051d4 <_printf_float+0x2b4>
 80051f6:	bf00      	nop
 80051f8:	7fefffff 	.word	0x7fefffff
 80051fc:	08007bd0 	.word	0x08007bd0
 8005200:	08007bd4 	.word	0x08007bd4
 8005204:	08007bd8 	.word	0x08007bd8
 8005208:	08007bdc 	.word	0x08007bdc
 800520c:	08007be0 	.word	0x08007be0
 8005210:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005212:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005214:	429a      	cmp	r2, r3
 8005216:	bfa8      	it	ge
 8005218:	461a      	movge	r2, r3
 800521a:	2a00      	cmp	r2, #0
 800521c:	4691      	mov	r9, r2
 800521e:	dc37      	bgt.n	8005290 <_printf_float+0x370>
 8005220:	f04f 0b00 	mov.w	fp, #0
 8005224:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005228:	f104 021a 	add.w	r2, r4, #26
 800522c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800522e:	9305      	str	r3, [sp, #20]
 8005230:	eba3 0309 	sub.w	r3, r3, r9
 8005234:	455b      	cmp	r3, fp
 8005236:	dc33      	bgt.n	80052a0 <_printf_float+0x380>
 8005238:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800523c:	429a      	cmp	r2, r3
 800523e:	db3b      	blt.n	80052b8 <_printf_float+0x398>
 8005240:	6823      	ldr	r3, [r4, #0]
 8005242:	07da      	lsls	r2, r3, #31
 8005244:	d438      	bmi.n	80052b8 <_printf_float+0x398>
 8005246:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800524a:	eba2 0903 	sub.w	r9, r2, r3
 800524e:	9b05      	ldr	r3, [sp, #20]
 8005250:	1ad2      	subs	r2, r2, r3
 8005252:	4591      	cmp	r9, r2
 8005254:	bfa8      	it	ge
 8005256:	4691      	movge	r9, r2
 8005258:	f1b9 0f00 	cmp.w	r9, #0
 800525c:	dc35      	bgt.n	80052ca <_printf_float+0x3aa>
 800525e:	f04f 0800 	mov.w	r8, #0
 8005262:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005266:	f104 0a1a 	add.w	sl, r4, #26
 800526a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800526e:	1a9b      	subs	r3, r3, r2
 8005270:	eba3 0309 	sub.w	r3, r3, r9
 8005274:	4543      	cmp	r3, r8
 8005276:	f77f af79 	ble.w	800516c <_printf_float+0x24c>
 800527a:	2301      	movs	r3, #1
 800527c:	4652      	mov	r2, sl
 800527e:	4631      	mov	r1, r6
 8005280:	4628      	mov	r0, r5
 8005282:	47b8      	blx	r7
 8005284:	3001      	adds	r0, #1
 8005286:	f43f aeaa 	beq.w	8004fde <_printf_float+0xbe>
 800528a:	f108 0801 	add.w	r8, r8, #1
 800528e:	e7ec      	b.n	800526a <_printf_float+0x34a>
 8005290:	4613      	mov	r3, r2
 8005292:	4631      	mov	r1, r6
 8005294:	4642      	mov	r2, r8
 8005296:	4628      	mov	r0, r5
 8005298:	47b8      	blx	r7
 800529a:	3001      	adds	r0, #1
 800529c:	d1c0      	bne.n	8005220 <_printf_float+0x300>
 800529e:	e69e      	b.n	8004fde <_printf_float+0xbe>
 80052a0:	2301      	movs	r3, #1
 80052a2:	4631      	mov	r1, r6
 80052a4:	4628      	mov	r0, r5
 80052a6:	9205      	str	r2, [sp, #20]
 80052a8:	47b8      	blx	r7
 80052aa:	3001      	adds	r0, #1
 80052ac:	f43f ae97 	beq.w	8004fde <_printf_float+0xbe>
 80052b0:	9a05      	ldr	r2, [sp, #20]
 80052b2:	f10b 0b01 	add.w	fp, fp, #1
 80052b6:	e7b9      	b.n	800522c <_printf_float+0x30c>
 80052b8:	ee18 3a10 	vmov	r3, s16
 80052bc:	4652      	mov	r2, sl
 80052be:	4631      	mov	r1, r6
 80052c0:	4628      	mov	r0, r5
 80052c2:	47b8      	blx	r7
 80052c4:	3001      	adds	r0, #1
 80052c6:	d1be      	bne.n	8005246 <_printf_float+0x326>
 80052c8:	e689      	b.n	8004fde <_printf_float+0xbe>
 80052ca:	9a05      	ldr	r2, [sp, #20]
 80052cc:	464b      	mov	r3, r9
 80052ce:	4442      	add	r2, r8
 80052d0:	4631      	mov	r1, r6
 80052d2:	4628      	mov	r0, r5
 80052d4:	47b8      	blx	r7
 80052d6:	3001      	adds	r0, #1
 80052d8:	d1c1      	bne.n	800525e <_printf_float+0x33e>
 80052da:	e680      	b.n	8004fde <_printf_float+0xbe>
 80052dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052de:	2a01      	cmp	r2, #1
 80052e0:	dc01      	bgt.n	80052e6 <_printf_float+0x3c6>
 80052e2:	07db      	lsls	r3, r3, #31
 80052e4:	d53a      	bpl.n	800535c <_printf_float+0x43c>
 80052e6:	2301      	movs	r3, #1
 80052e8:	4642      	mov	r2, r8
 80052ea:	4631      	mov	r1, r6
 80052ec:	4628      	mov	r0, r5
 80052ee:	47b8      	blx	r7
 80052f0:	3001      	adds	r0, #1
 80052f2:	f43f ae74 	beq.w	8004fde <_printf_float+0xbe>
 80052f6:	ee18 3a10 	vmov	r3, s16
 80052fa:	4652      	mov	r2, sl
 80052fc:	4631      	mov	r1, r6
 80052fe:	4628      	mov	r0, r5
 8005300:	47b8      	blx	r7
 8005302:	3001      	adds	r0, #1
 8005304:	f43f ae6b 	beq.w	8004fde <_printf_float+0xbe>
 8005308:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800530c:	2200      	movs	r2, #0
 800530e:	2300      	movs	r3, #0
 8005310:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005314:	f7fb fbe0 	bl	8000ad8 <__aeabi_dcmpeq>
 8005318:	b9d8      	cbnz	r0, 8005352 <_printf_float+0x432>
 800531a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800531e:	f108 0201 	add.w	r2, r8, #1
 8005322:	4631      	mov	r1, r6
 8005324:	4628      	mov	r0, r5
 8005326:	47b8      	blx	r7
 8005328:	3001      	adds	r0, #1
 800532a:	d10e      	bne.n	800534a <_printf_float+0x42a>
 800532c:	e657      	b.n	8004fde <_printf_float+0xbe>
 800532e:	2301      	movs	r3, #1
 8005330:	4652      	mov	r2, sl
 8005332:	4631      	mov	r1, r6
 8005334:	4628      	mov	r0, r5
 8005336:	47b8      	blx	r7
 8005338:	3001      	adds	r0, #1
 800533a:	f43f ae50 	beq.w	8004fde <_printf_float+0xbe>
 800533e:	f108 0801 	add.w	r8, r8, #1
 8005342:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005344:	3b01      	subs	r3, #1
 8005346:	4543      	cmp	r3, r8
 8005348:	dcf1      	bgt.n	800532e <_printf_float+0x40e>
 800534a:	464b      	mov	r3, r9
 800534c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005350:	e6da      	b.n	8005108 <_printf_float+0x1e8>
 8005352:	f04f 0800 	mov.w	r8, #0
 8005356:	f104 0a1a 	add.w	sl, r4, #26
 800535a:	e7f2      	b.n	8005342 <_printf_float+0x422>
 800535c:	2301      	movs	r3, #1
 800535e:	4642      	mov	r2, r8
 8005360:	e7df      	b.n	8005322 <_printf_float+0x402>
 8005362:	2301      	movs	r3, #1
 8005364:	464a      	mov	r2, r9
 8005366:	4631      	mov	r1, r6
 8005368:	4628      	mov	r0, r5
 800536a:	47b8      	blx	r7
 800536c:	3001      	adds	r0, #1
 800536e:	f43f ae36 	beq.w	8004fde <_printf_float+0xbe>
 8005372:	f108 0801 	add.w	r8, r8, #1
 8005376:	68e3      	ldr	r3, [r4, #12]
 8005378:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800537a:	1a5b      	subs	r3, r3, r1
 800537c:	4543      	cmp	r3, r8
 800537e:	dcf0      	bgt.n	8005362 <_printf_float+0x442>
 8005380:	e6f8      	b.n	8005174 <_printf_float+0x254>
 8005382:	f04f 0800 	mov.w	r8, #0
 8005386:	f104 0919 	add.w	r9, r4, #25
 800538a:	e7f4      	b.n	8005376 <_printf_float+0x456>

0800538c <_printf_common>:
 800538c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005390:	4616      	mov	r6, r2
 8005392:	4699      	mov	r9, r3
 8005394:	688a      	ldr	r2, [r1, #8]
 8005396:	690b      	ldr	r3, [r1, #16]
 8005398:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800539c:	4293      	cmp	r3, r2
 800539e:	bfb8      	it	lt
 80053a0:	4613      	movlt	r3, r2
 80053a2:	6033      	str	r3, [r6, #0]
 80053a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80053a8:	4607      	mov	r7, r0
 80053aa:	460c      	mov	r4, r1
 80053ac:	b10a      	cbz	r2, 80053b2 <_printf_common+0x26>
 80053ae:	3301      	adds	r3, #1
 80053b0:	6033      	str	r3, [r6, #0]
 80053b2:	6823      	ldr	r3, [r4, #0]
 80053b4:	0699      	lsls	r1, r3, #26
 80053b6:	bf42      	ittt	mi
 80053b8:	6833      	ldrmi	r3, [r6, #0]
 80053ba:	3302      	addmi	r3, #2
 80053bc:	6033      	strmi	r3, [r6, #0]
 80053be:	6825      	ldr	r5, [r4, #0]
 80053c0:	f015 0506 	ands.w	r5, r5, #6
 80053c4:	d106      	bne.n	80053d4 <_printf_common+0x48>
 80053c6:	f104 0a19 	add.w	sl, r4, #25
 80053ca:	68e3      	ldr	r3, [r4, #12]
 80053cc:	6832      	ldr	r2, [r6, #0]
 80053ce:	1a9b      	subs	r3, r3, r2
 80053d0:	42ab      	cmp	r3, r5
 80053d2:	dc26      	bgt.n	8005422 <_printf_common+0x96>
 80053d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80053d8:	1e13      	subs	r3, r2, #0
 80053da:	6822      	ldr	r2, [r4, #0]
 80053dc:	bf18      	it	ne
 80053de:	2301      	movne	r3, #1
 80053e0:	0692      	lsls	r2, r2, #26
 80053e2:	d42b      	bmi.n	800543c <_printf_common+0xb0>
 80053e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80053e8:	4649      	mov	r1, r9
 80053ea:	4638      	mov	r0, r7
 80053ec:	47c0      	blx	r8
 80053ee:	3001      	adds	r0, #1
 80053f0:	d01e      	beq.n	8005430 <_printf_common+0xa4>
 80053f2:	6823      	ldr	r3, [r4, #0]
 80053f4:	6922      	ldr	r2, [r4, #16]
 80053f6:	f003 0306 	and.w	r3, r3, #6
 80053fa:	2b04      	cmp	r3, #4
 80053fc:	bf02      	ittt	eq
 80053fe:	68e5      	ldreq	r5, [r4, #12]
 8005400:	6833      	ldreq	r3, [r6, #0]
 8005402:	1aed      	subeq	r5, r5, r3
 8005404:	68a3      	ldr	r3, [r4, #8]
 8005406:	bf0c      	ite	eq
 8005408:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800540c:	2500      	movne	r5, #0
 800540e:	4293      	cmp	r3, r2
 8005410:	bfc4      	itt	gt
 8005412:	1a9b      	subgt	r3, r3, r2
 8005414:	18ed      	addgt	r5, r5, r3
 8005416:	2600      	movs	r6, #0
 8005418:	341a      	adds	r4, #26
 800541a:	42b5      	cmp	r5, r6
 800541c:	d11a      	bne.n	8005454 <_printf_common+0xc8>
 800541e:	2000      	movs	r0, #0
 8005420:	e008      	b.n	8005434 <_printf_common+0xa8>
 8005422:	2301      	movs	r3, #1
 8005424:	4652      	mov	r2, sl
 8005426:	4649      	mov	r1, r9
 8005428:	4638      	mov	r0, r7
 800542a:	47c0      	blx	r8
 800542c:	3001      	adds	r0, #1
 800542e:	d103      	bne.n	8005438 <_printf_common+0xac>
 8005430:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005438:	3501      	adds	r5, #1
 800543a:	e7c6      	b.n	80053ca <_printf_common+0x3e>
 800543c:	18e1      	adds	r1, r4, r3
 800543e:	1c5a      	adds	r2, r3, #1
 8005440:	2030      	movs	r0, #48	; 0x30
 8005442:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005446:	4422      	add	r2, r4
 8005448:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800544c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005450:	3302      	adds	r3, #2
 8005452:	e7c7      	b.n	80053e4 <_printf_common+0x58>
 8005454:	2301      	movs	r3, #1
 8005456:	4622      	mov	r2, r4
 8005458:	4649      	mov	r1, r9
 800545a:	4638      	mov	r0, r7
 800545c:	47c0      	blx	r8
 800545e:	3001      	adds	r0, #1
 8005460:	d0e6      	beq.n	8005430 <_printf_common+0xa4>
 8005462:	3601      	adds	r6, #1
 8005464:	e7d9      	b.n	800541a <_printf_common+0x8e>
	...

08005468 <_printf_i>:
 8005468:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800546c:	7e0f      	ldrb	r7, [r1, #24]
 800546e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005470:	2f78      	cmp	r7, #120	; 0x78
 8005472:	4691      	mov	r9, r2
 8005474:	4680      	mov	r8, r0
 8005476:	460c      	mov	r4, r1
 8005478:	469a      	mov	sl, r3
 800547a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800547e:	d807      	bhi.n	8005490 <_printf_i+0x28>
 8005480:	2f62      	cmp	r7, #98	; 0x62
 8005482:	d80a      	bhi.n	800549a <_printf_i+0x32>
 8005484:	2f00      	cmp	r7, #0
 8005486:	f000 80d4 	beq.w	8005632 <_printf_i+0x1ca>
 800548a:	2f58      	cmp	r7, #88	; 0x58
 800548c:	f000 80c0 	beq.w	8005610 <_printf_i+0x1a8>
 8005490:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005494:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005498:	e03a      	b.n	8005510 <_printf_i+0xa8>
 800549a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800549e:	2b15      	cmp	r3, #21
 80054a0:	d8f6      	bhi.n	8005490 <_printf_i+0x28>
 80054a2:	a101      	add	r1, pc, #4	; (adr r1, 80054a8 <_printf_i+0x40>)
 80054a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80054a8:	08005501 	.word	0x08005501
 80054ac:	08005515 	.word	0x08005515
 80054b0:	08005491 	.word	0x08005491
 80054b4:	08005491 	.word	0x08005491
 80054b8:	08005491 	.word	0x08005491
 80054bc:	08005491 	.word	0x08005491
 80054c0:	08005515 	.word	0x08005515
 80054c4:	08005491 	.word	0x08005491
 80054c8:	08005491 	.word	0x08005491
 80054cc:	08005491 	.word	0x08005491
 80054d0:	08005491 	.word	0x08005491
 80054d4:	08005619 	.word	0x08005619
 80054d8:	08005541 	.word	0x08005541
 80054dc:	080055d3 	.word	0x080055d3
 80054e0:	08005491 	.word	0x08005491
 80054e4:	08005491 	.word	0x08005491
 80054e8:	0800563b 	.word	0x0800563b
 80054ec:	08005491 	.word	0x08005491
 80054f0:	08005541 	.word	0x08005541
 80054f4:	08005491 	.word	0x08005491
 80054f8:	08005491 	.word	0x08005491
 80054fc:	080055db 	.word	0x080055db
 8005500:	682b      	ldr	r3, [r5, #0]
 8005502:	1d1a      	adds	r2, r3, #4
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	602a      	str	r2, [r5, #0]
 8005508:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800550c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005510:	2301      	movs	r3, #1
 8005512:	e09f      	b.n	8005654 <_printf_i+0x1ec>
 8005514:	6820      	ldr	r0, [r4, #0]
 8005516:	682b      	ldr	r3, [r5, #0]
 8005518:	0607      	lsls	r7, r0, #24
 800551a:	f103 0104 	add.w	r1, r3, #4
 800551e:	6029      	str	r1, [r5, #0]
 8005520:	d501      	bpl.n	8005526 <_printf_i+0xbe>
 8005522:	681e      	ldr	r6, [r3, #0]
 8005524:	e003      	b.n	800552e <_printf_i+0xc6>
 8005526:	0646      	lsls	r6, r0, #25
 8005528:	d5fb      	bpl.n	8005522 <_printf_i+0xba>
 800552a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800552e:	2e00      	cmp	r6, #0
 8005530:	da03      	bge.n	800553a <_printf_i+0xd2>
 8005532:	232d      	movs	r3, #45	; 0x2d
 8005534:	4276      	negs	r6, r6
 8005536:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800553a:	485a      	ldr	r0, [pc, #360]	; (80056a4 <_printf_i+0x23c>)
 800553c:	230a      	movs	r3, #10
 800553e:	e012      	b.n	8005566 <_printf_i+0xfe>
 8005540:	682b      	ldr	r3, [r5, #0]
 8005542:	6820      	ldr	r0, [r4, #0]
 8005544:	1d19      	adds	r1, r3, #4
 8005546:	6029      	str	r1, [r5, #0]
 8005548:	0605      	lsls	r5, r0, #24
 800554a:	d501      	bpl.n	8005550 <_printf_i+0xe8>
 800554c:	681e      	ldr	r6, [r3, #0]
 800554e:	e002      	b.n	8005556 <_printf_i+0xee>
 8005550:	0641      	lsls	r1, r0, #25
 8005552:	d5fb      	bpl.n	800554c <_printf_i+0xe4>
 8005554:	881e      	ldrh	r6, [r3, #0]
 8005556:	4853      	ldr	r0, [pc, #332]	; (80056a4 <_printf_i+0x23c>)
 8005558:	2f6f      	cmp	r7, #111	; 0x6f
 800555a:	bf0c      	ite	eq
 800555c:	2308      	moveq	r3, #8
 800555e:	230a      	movne	r3, #10
 8005560:	2100      	movs	r1, #0
 8005562:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005566:	6865      	ldr	r5, [r4, #4]
 8005568:	60a5      	str	r5, [r4, #8]
 800556a:	2d00      	cmp	r5, #0
 800556c:	bfa2      	ittt	ge
 800556e:	6821      	ldrge	r1, [r4, #0]
 8005570:	f021 0104 	bicge.w	r1, r1, #4
 8005574:	6021      	strge	r1, [r4, #0]
 8005576:	b90e      	cbnz	r6, 800557c <_printf_i+0x114>
 8005578:	2d00      	cmp	r5, #0
 800557a:	d04b      	beq.n	8005614 <_printf_i+0x1ac>
 800557c:	4615      	mov	r5, r2
 800557e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005582:	fb03 6711 	mls	r7, r3, r1, r6
 8005586:	5dc7      	ldrb	r7, [r0, r7]
 8005588:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800558c:	4637      	mov	r7, r6
 800558e:	42bb      	cmp	r3, r7
 8005590:	460e      	mov	r6, r1
 8005592:	d9f4      	bls.n	800557e <_printf_i+0x116>
 8005594:	2b08      	cmp	r3, #8
 8005596:	d10b      	bne.n	80055b0 <_printf_i+0x148>
 8005598:	6823      	ldr	r3, [r4, #0]
 800559a:	07de      	lsls	r6, r3, #31
 800559c:	d508      	bpl.n	80055b0 <_printf_i+0x148>
 800559e:	6923      	ldr	r3, [r4, #16]
 80055a0:	6861      	ldr	r1, [r4, #4]
 80055a2:	4299      	cmp	r1, r3
 80055a4:	bfde      	ittt	le
 80055a6:	2330      	movle	r3, #48	; 0x30
 80055a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80055ac:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80055b0:	1b52      	subs	r2, r2, r5
 80055b2:	6122      	str	r2, [r4, #16]
 80055b4:	f8cd a000 	str.w	sl, [sp]
 80055b8:	464b      	mov	r3, r9
 80055ba:	aa03      	add	r2, sp, #12
 80055bc:	4621      	mov	r1, r4
 80055be:	4640      	mov	r0, r8
 80055c0:	f7ff fee4 	bl	800538c <_printf_common>
 80055c4:	3001      	adds	r0, #1
 80055c6:	d14a      	bne.n	800565e <_printf_i+0x1f6>
 80055c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80055cc:	b004      	add	sp, #16
 80055ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055d2:	6823      	ldr	r3, [r4, #0]
 80055d4:	f043 0320 	orr.w	r3, r3, #32
 80055d8:	6023      	str	r3, [r4, #0]
 80055da:	4833      	ldr	r0, [pc, #204]	; (80056a8 <_printf_i+0x240>)
 80055dc:	2778      	movs	r7, #120	; 0x78
 80055de:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80055e2:	6823      	ldr	r3, [r4, #0]
 80055e4:	6829      	ldr	r1, [r5, #0]
 80055e6:	061f      	lsls	r7, r3, #24
 80055e8:	f851 6b04 	ldr.w	r6, [r1], #4
 80055ec:	d402      	bmi.n	80055f4 <_printf_i+0x18c>
 80055ee:	065f      	lsls	r7, r3, #25
 80055f0:	bf48      	it	mi
 80055f2:	b2b6      	uxthmi	r6, r6
 80055f4:	07df      	lsls	r7, r3, #31
 80055f6:	bf48      	it	mi
 80055f8:	f043 0320 	orrmi.w	r3, r3, #32
 80055fc:	6029      	str	r1, [r5, #0]
 80055fe:	bf48      	it	mi
 8005600:	6023      	strmi	r3, [r4, #0]
 8005602:	b91e      	cbnz	r6, 800560c <_printf_i+0x1a4>
 8005604:	6823      	ldr	r3, [r4, #0]
 8005606:	f023 0320 	bic.w	r3, r3, #32
 800560a:	6023      	str	r3, [r4, #0]
 800560c:	2310      	movs	r3, #16
 800560e:	e7a7      	b.n	8005560 <_printf_i+0xf8>
 8005610:	4824      	ldr	r0, [pc, #144]	; (80056a4 <_printf_i+0x23c>)
 8005612:	e7e4      	b.n	80055de <_printf_i+0x176>
 8005614:	4615      	mov	r5, r2
 8005616:	e7bd      	b.n	8005594 <_printf_i+0x12c>
 8005618:	682b      	ldr	r3, [r5, #0]
 800561a:	6826      	ldr	r6, [r4, #0]
 800561c:	6961      	ldr	r1, [r4, #20]
 800561e:	1d18      	adds	r0, r3, #4
 8005620:	6028      	str	r0, [r5, #0]
 8005622:	0635      	lsls	r5, r6, #24
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	d501      	bpl.n	800562c <_printf_i+0x1c4>
 8005628:	6019      	str	r1, [r3, #0]
 800562a:	e002      	b.n	8005632 <_printf_i+0x1ca>
 800562c:	0670      	lsls	r0, r6, #25
 800562e:	d5fb      	bpl.n	8005628 <_printf_i+0x1c0>
 8005630:	8019      	strh	r1, [r3, #0]
 8005632:	2300      	movs	r3, #0
 8005634:	6123      	str	r3, [r4, #16]
 8005636:	4615      	mov	r5, r2
 8005638:	e7bc      	b.n	80055b4 <_printf_i+0x14c>
 800563a:	682b      	ldr	r3, [r5, #0]
 800563c:	1d1a      	adds	r2, r3, #4
 800563e:	602a      	str	r2, [r5, #0]
 8005640:	681d      	ldr	r5, [r3, #0]
 8005642:	6862      	ldr	r2, [r4, #4]
 8005644:	2100      	movs	r1, #0
 8005646:	4628      	mov	r0, r5
 8005648:	f7fa fdca 	bl	80001e0 <memchr>
 800564c:	b108      	cbz	r0, 8005652 <_printf_i+0x1ea>
 800564e:	1b40      	subs	r0, r0, r5
 8005650:	6060      	str	r0, [r4, #4]
 8005652:	6863      	ldr	r3, [r4, #4]
 8005654:	6123      	str	r3, [r4, #16]
 8005656:	2300      	movs	r3, #0
 8005658:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800565c:	e7aa      	b.n	80055b4 <_printf_i+0x14c>
 800565e:	6923      	ldr	r3, [r4, #16]
 8005660:	462a      	mov	r2, r5
 8005662:	4649      	mov	r1, r9
 8005664:	4640      	mov	r0, r8
 8005666:	47d0      	blx	sl
 8005668:	3001      	adds	r0, #1
 800566a:	d0ad      	beq.n	80055c8 <_printf_i+0x160>
 800566c:	6823      	ldr	r3, [r4, #0]
 800566e:	079b      	lsls	r3, r3, #30
 8005670:	d413      	bmi.n	800569a <_printf_i+0x232>
 8005672:	68e0      	ldr	r0, [r4, #12]
 8005674:	9b03      	ldr	r3, [sp, #12]
 8005676:	4298      	cmp	r0, r3
 8005678:	bfb8      	it	lt
 800567a:	4618      	movlt	r0, r3
 800567c:	e7a6      	b.n	80055cc <_printf_i+0x164>
 800567e:	2301      	movs	r3, #1
 8005680:	4632      	mov	r2, r6
 8005682:	4649      	mov	r1, r9
 8005684:	4640      	mov	r0, r8
 8005686:	47d0      	blx	sl
 8005688:	3001      	adds	r0, #1
 800568a:	d09d      	beq.n	80055c8 <_printf_i+0x160>
 800568c:	3501      	adds	r5, #1
 800568e:	68e3      	ldr	r3, [r4, #12]
 8005690:	9903      	ldr	r1, [sp, #12]
 8005692:	1a5b      	subs	r3, r3, r1
 8005694:	42ab      	cmp	r3, r5
 8005696:	dcf2      	bgt.n	800567e <_printf_i+0x216>
 8005698:	e7eb      	b.n	8005672 <_printf_i+0x20a>
 800569a:	2500      	movs	r5, #0
 800569c:	f104 0619 	add.w	r6, r4, #25
 80056a0:	e7f5      	b.n	800568e <_printf_i+0x226>
 80056a2:	bf00      	nop
 80056a4:	08007be2 	.word	0x08007be2
 80056a8:	08007bf3 	.word	0x08007bf3

080056ac <siprintf>:
 80056ac:	b40e      	push	{r1, r2, r3}
 80056ae:	b500      	push	{lr}
 80056b0:	b09c      	sub	sp, #112	; 0x70
 80056b2:	ab1d      	add	r3, sp, #116	; 0x74
 80056b4:	9002      	str	r0, [sp, #8]
 80056b6:	9006      	str	r0, [sp, #24]
 80056b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80056bc:	4809      	ldr	r0, [pc, #36]	; (80056e4 <siprintf+0x38>)
 80056be:	9107      	str	r1, [sp, #28]
 80056c0:	9104      	str	r1, [sp, #16]
 80056c2:	4909      	ldr	r1, [pc, #36]	; (80056e8 <siprintf+0x3c>)
 80056c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80056c8:	9105      	str	r1, [sp, #20]
 80056ca:	6800      	ldr	r0, [r0, #0]
 80056cc:	9301      	str	r3, [sp, #4]
 80056ce:	a902      	add	r1, sp, #8
 80056d0:	f000 ffea 	bl	80066a8 <_svfiprintf_r>
 80056d4:	9b02      	ldr	r3, [sp, #8]
 80056d6:	2200      	movs	r2, #0
 80056d8:	701a      	strb	r2, [r3, #0]
 80056da:	b01c      	add	sp, #112	; 0x70
 80056dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80056e0:	b003      	add	sp, #12
 80056e2:	4770      	bx	lr
 80056e4:	20000068 	.word	0x20000068
 80056e8:	ffff0208 	.word	0xffff0208

080056ec <std>:
 80056ec:	2300      	movs	r3, #0
 80056ee:	b510      	push	{r4, lr}
 80056f0:	4604      	mov	r4, r0
 80056f2:	e9c0 3300 	strd	r3, r3, [r0]
 80056f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80056fa:	6083      	str	r3, [r0, #8]
 80056fc:	8181      	strh	r1, [r0, #12]
 80056fe:	6643      	str	r3, [r0, #100]	; 0x64
 8005700:	81c2      	strh	r2, [r0, #14]
 8005702:	6183      	str	r3, [r0, #24]
 8005704:	4619      	mov	r1, r3
 8005706:	2208      	movs	r2, #8
 8005708:	305c      	adds	r0, #92	; 0x5c
 800570a:	f000 f8b1 	bl	8005870 <memset>
 800570e:	4b0d      	ldr	r3, [pc, #52]	; (8005744 <std+0x58>)
 8005710:	6263      	str	r3, [r4, #36]	; 0x24
 8005712:	4b0d      	ldr	r3, [pc, #52]	; (8005748 <std+0x5c>)
 8005714:	62a3      	str	r3, [r4, #40]	; 0x28
 8005716:	4b0d      	ldr	r3, [pc, #52]	; (800574c <std+0x60>)
 8005718:	62e3      	str	r3, [r4, #44]	; 0x2c
 800571a:	4b0d      	ldr	r3, [pc, #52]	; (8005750 <std+0x64>)
 800571c:	6323      	str	r3, [r4, #48]	; 0x30
 800571e:	4b0d      	ldr	r3, [pc, #52]	; (8005754 <std+0x68>)
 8005720:	6224      	str	r4, [r4, #32]
 8005722:	429c      	cmp	r4, r3
 8005724:	d006      	beq.n	8005734 <std+0x48>
 8005726:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800572a:	4294      	cmp	r4, r2
 800572c:	d002      	beq.n	8005734 <std+0x48>
 800572e:	33d0      	adds	r3, #208	; 0xd0
 8005730:	429c      	cmp	r4, r3
 8005732:	d105      	bne.n	8005740 <std+0x54>
 8005734:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005738:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800573c:	f000 b8ce 	b.w	80058dc <__retarget_lock_init_recursive>
 8005740:	bd10      	pop	{r4, pc}
 8005742:	bf00      	nop
 8005744:	08007261 	.word	0x08007261
 8005748:	08007283 	.word	0x08007283
 800574c:	080072bb 	.word	0x080072bb
 8005750:	080072df 	.word	0x080072df
 8005754:	200002e0 	.word	0x200002e0

08005758 <stdio_exit_handler>:
 8005758:	4a02      	ldr	r2, [pc, #8]	; (8005764 <stdio_exit_handler+0xc>)
 800575a:	4903      	ldr	r1, [pc, #12]	; (8005768 <stdio_exit_handler+0x10>)
 800575c:	4803      	ldr	r0, [pc, #12]	; (800576c <stdio_exit_handler+0x14>)
 800575e:	f000 b869 	b.w	8005834 <_fwalk_sglue>
 8005762:	bf00      	nop
 8005764:	20000010 	.word	0x20000010
 8005768:	08006b01 	.word	0x08006b01
 800576c:	2000001c 	.word	0x2000001c

08005770 <cleanup_stdio>:
 8005770:	6841      	ldr	r1, [r0, #4]
 8005772:	4b0c      	ldr	r3, [pc, #48]	; (80057a4 <cleanup_stdio+0x34>)
 8005774:	4299      	cmp	r1, r3
 8005776:	b510      	push	{r4, lr}
 8005778:	4604      	mov	r4, r0
 800577a:	d001      	beq.n	8005780 <cleanup_stdio+0x10>
 800577c:	f001 f9c0 	bl	8006b00 <_fflush_r>
 8005780:	68a1      	ldr	r1, [r4, #8]
 8005782:	4b09      	ldr	r3, [pc, #36]	; (80057a8 <cleanup_stdio+0x38>)
 8005784:	4299      	cmp	r1, r3
 8005786:	d002      	beq.n	800578e <cleanup_stdio+0x1e>
 8005788:	4620      	mov	r0, r4
 800578a:	f001 f9b9 	bl	8006b00 <_fflush_r>
 800578e:	68e1      	ldr	r1, [r4, #12]
 8005790:	4b06      	ldr	r3, [pc, #24]	; (80057ac <cleanup_stdio+0x3c>)
 8005792:	4299      	cmp	r1, r3
 8005794:	d004      	beq.n	80057a0 <cleanup_stdio+0x30>
 8005796:	4620      	mov	r0, r4
 8005798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800579c:	f001 b9b0 	b.w	8006b00 <_fflush_r>
 80057a0:	bd10      	pop	{r4, pc}
 80057a2:	bf00      	nop
 80057a4:	200002e0 	.word	0x200002e0
 80057a8:	20000348 	.word	0x20000348
 80057ac:	200003b0 	.word	0x200003b0

080057b0 <global_stdio_init.part.0>:
 80057b0:	b510      	push	{r4, lr}
 80057b2:	4b0b      	ldr	r3, [pc, #44]	; (80057e0 <global_stdio_init.part.0+0x30>)
 80057b4:	4c0b      	ldr	r4, [pc, #44]	; (80057e4 <global_stdio_init.part.0+0x34>)
 80057b6:	4a0c      	ldr	r2, [pc, #48]	; (80057e8 <global_stdio_init.part.0+0x38>)
 80057b8:	601a      	str	r2, [r3, #0]
 80057ba:	4620      	mov	r0, r4
 80057bc:	2200      	movs	r2, #0
 80057be:	2104      	movs	r1, #4
 80057c0:	f7ff ff94 	bl	80056ec <std>
 80057c4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80057c8:	2201      	movs	r2, #1
 80057ca:	2109      	movs	r1, #9
 80057cc:	f7ff ff8e 	bl	80056ec <std>
 80057d0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80057d4:	2202      	movs	r2, #2
 80057d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057da:	2112      	movs	r1, #18
 80057dc:	f7ff bf86 	b.w	80056ec <std>
 80057e0:	20000418 	.word	0x20000418
 80057e4:	200002e0 	.word	0x200002e0
 80057e8:	08005759 	.word	0x08005759

080057ec <__sfp_lock_acquire>:
 80057ec:	4801      	ldr	r0, [pc, #4]	; (80057f4 <__sfp_lock_acquire+0x8>)
 80057ee:	f000 b876 	b.w	80058de <__retarget_lock_acquire_recursive>
 80057f2:	bf00      	nop
 80057f4:	2000041d 	.word	0x2000041d

080057f8 <__sfp_lock_release>:
 80057f8:	4801      	ldr	r0, [pc, #4]	; (8005800 <__sfp_lock_release+0x8>)
 80057fa:	f000 b871 	b.w	80058e0 <__retarget_lock_release_recursive>
 80057fe:	bf00      	nop
 8005800:	2000041d 	.word	0x2000041d

08005804 <__sinit>:
 8005804:	b510      	push	{r4, lr}
 8005806:	4604      	mov	r4, r0
 8005808:	f7ff fff0 	bl	80057ec <__sfp_lock_acquire>
 800580c:	6a23      	ldr	r3, [r4, #32]
 800580e:	b11b      	cbz	r3, 8005818 <__sinit+0x14>
 8005810:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005814:	f7ff bff0 	b.w	80057f8 <__sfp_lock_release>
 8005818:	4b04      	ldr	r3, [pc, #16]	; (800582c <__sinit+0x28>)
 800581a:	6223      	str	r3, [r4, #32]
 800581c:	4b04      	ldr	r3, [pc, #16]	; (8005830 <__sinit+0x2c>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d1f5      	bne.n	8005810 <__sinit+0xc>
 8005824:	f7ff ffc4 	bl	80057b0 <global_stdio_init.part.0>
 8005828:	e7f2      	b.n	8005810 <__sinit+0xc>
 800582a:	bf00      	nop
 800582c:	08005771 	.word	0x08005771
 8005830:	20000418 	.word	0x20000418

08005834 <_fwalk_sglue>:
 8005834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005838:	4607      	mov	r7, r0
 800583a:	4688      	mov	r8, r1
 800583c:	4614      	mov	r4, r2
 800583e:	2600      	movs	r6, #0
 8005840:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005844:	f1b9 0901 	subs.w	r9, r9, #1
 8005848:	d505      	bpl.n	8005856 <_fwalk_sglue+0x22>
 800584a:	6824      	ldr	r4, [r4, #0]
 800584c:	2c00      	cmp	r4, #0
 800584e:	d1f7      	bne.n	8005840 <_fwalk_sglue+0xc>
 8005850:	4630      	mov	r0, r6
 8005852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005856:	89ab      	ldrh	r3, [r5, #12]
 8005858:	2b01      	cmp	r3, #1
 800585a:	d907      	bls.n	800586c <_fwalk_sglue+0x38>
 800585c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005860:	3301      	adds	r3, #1
 8005862:	d003      	beq.n	800586c <_fwalk_sglue+0x38>
 8005864:	4629      	mov	r1, r5
 8005866:	4638      	mov	r0, r7
 8005868:	47c0      	blx	r8
 800586a:	4306      	orrs	r6, r0
 800586c:	3568      	adds	r5, #104	; 0x68
 800586e:	e7e9      	b.n	8005844 <_fwalk_sglue+0x10>

08005870 <memset>:
 8005870:	4402      	add	r2, r0
 8005872:	4603      	mov	r3, r0
 8005874:	4293      	cmp	r3, r2
 8005876:	d100      	bne.n	800587a <memset+0xa>
 8005878:	4770      	bx	lr
 800587a:	f803 1b01 	strb.w	r1, [r3], #1
 800587e:	e7f9      	b.n	8005874 <memset+0x4>

08005880 <_localeconv_r>:
 8005880:	4800      	ldr	r0, [pc, #0]	; (8005884 <_localeconv_r+0x4>)
 8005882:	4770      	bx	lr
 8005884:	2000015c 	.word	0x2000015c

08005888 <__errno>:
 8005888:	4b01      	ldr	r3, [pc, #4]	; (8005890 <__errno+0x8>)
 800588a:	6818      	ldr	r0, [r3, #0]
 800588c:	4770      	bx	lr
 800588e:	bf00      	nop
 8005890:	20000068 	.word	0x20000068

08005894 <__libc_init_array>:
 8005894:	b570      	push	{r4, r5, r6, lr}
 8005896:	4d0d      	ldr	r5, [pc, #52]	; (80058cc <__libc_init_array+0x38>)
 8005898:	4c0d      	ldr	r4, [pc, #52]	; (80058d0 <__libc_init_array+0x3c>)
 800589a:	1b64      	subs	r4, r4, r5
 800589c:	10a4      	asrs	r4, r4, #2
 800589e:	2600      	movs	r6, #0
 80058a0:	42a6      	cmp	r6, r4
 80058a2:	d109      	bne.n	80058b8 <__libc_init_array+0x24>
 80058a4:	4d0b      	ldr	r5, [pc, #44]	; (80058d4 <__libc_init_array+0x40>)
 80058a6:	4c0c      	ldr	r4, [pc, #48]	; (80058d8 <__libc_init_array+0x44>)
 80058a8:	f002 f91e 	bl	8007ae8 <_init>
 80058ac:	1b64      	subs	r4, r4, r5
 80058ae:	10a4      	asrs	r4, r4, #2
 80058b0:	2600      	movs	r6, #0
 80058b2:	42a6      	cmp	r6, r4
 80058b4:	d105      	bne.n	80058c2 <__libc_init_array+0x2e>
 80058b6:	bd70      	pop	{r4, r5, r6, pc}
 80058b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80058bc:	4798      	blx	r3
 80058be:	3601      	adds	r6, #1
 80058c0:	e7ee      	b.n	80058a0 <__libc_init_array+0xc>
 80058c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80058c6:	4798      	blx	r3
 80058c8:	3601      	adds	r6, #1
 80058ca:	e7f2      	b.n	80058b2 <__libc_init_array+0x1e>
 80058cc:	08007f4c 	.word	0x08007f4c
 80058d0:	08007f4c 	.word	0x08007f4c
 80058d4:	08007f4c 	.word	0x08007f4c
 80058d8:	08007f50 	.word	0x08007f50

080058dc <__retarget_lock_init_recursive>:
 80058dc:	4770      	bx	lr

080058de <__retarget_lock_acquire_recursive>:
 80058de:	4770      	bx	lr

080058e0 <__retarget_lock_release_recursive>:
 80058e0:	4770      	bx	lr

080058e2 <memcpy>:
 80058e2:	440a      	add	r2, r1
 80058e4:	4291      	cmp	r1, r2
 80058e6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80058ea:	d100      	bne.n	80058ee <memcpy+0xc>
 80058ec:	4770      	bx	lr
 80058ee:	b510      	push	{r4, lr}
 80058f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80058f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80058f8:	4291      	cmp	r1, r2
 80058fa:	d1f9      	bne.n	80058f0 <memcpy+0xe>
 80058fc:	bd10      	pop	{r4, pc}

080058fe <quorem>:
 80058fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005902:	6903      	ldr	r3, [r0, #16]
 8005904:	690c      	ldr	r4, [r1, #16]
 8005906:	42a3      	cmp	r3, r4
 8005908:	4607      	mov	r7, r0
 800590a:	db7e      	blt.n	8005a0a <quorem+0x10c>
 800590c:	3c01      	subs	r4, #1
 800590e:	f101 0814 	add.w	r8, r1, #20
 8005912:	f100 0514 	add.w	r5, r0, #20
 8005916:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800591a:	9301      	str	r3, [sp, #4]
 800591c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005920:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005924:	3301      	adds	r3, #1
 8005926:	429a      	cmp	r2, r3
 8005928:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800592c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005930:	fbb2 f6f3 	udiv	r6, r2, r3
 8005934:	d331      	bcc.n	800599a <quorem+0x9c>
 8005936:	f04f 0e00 	mov.w	lr, #0
 800593a:	4640      	mov	r0, r8
 800593c:	46ac      	mov	ip, r5
 800593e:	46f2      	mov	sl, lr
 8005940:	f850 2b04 	ldr.w	r2, [r0], #4
 8005944:	b293      	uxth	r3, r2
 8005946:	fb06 e303 	mla	r3, r6, r3, lr
 800594a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800594e:	0c1a      	lsrs	r2, r3, #16
 8005950:	b29b      	uxth	r3, r3
 8005952:	ebaa 0303 	sub.w	r3, sl, r3
 8005956:	f8dc a000 	ldr.w	sl, [ip]
 800595a:	fa13 f38a 	uxtah	r3, r3, sl
 800595e:	fb06 220e 	mla	r2, r6, lr, r2
 8005962:	9300      	str	r3, [sp, #0]
 8005964:	9b00      	ldr	r3, [sp, #0]
 8005966:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800596a:	b292      	uxth	r2, r2
 800596c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005970:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005974:	f8bd 3000 	ldrh.w	r3, [sp]
 8005978:	4581      	cmp	r9, r0
 800597a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800597e:	f84c 3b04 	str.w	r3, [ip], #4
 8005982:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005986:	d2db      	bcs.n	8005940 <quorem+0x42>
 8005988:	f855 300b 	ldr.w	r3, [r5, fp]
 800598c:	b92b      	cbnz	r3, 800599a <quorem+0x9c>
 800598e:	9b01      	ldr	r3, [sp, #4]
 8005990:	3b04      	subs	r3, #4
 8005992:	429d      	cmp	r5, r3
 8005994:	461a      	mov	r2, r3
 8005996:	d32c      	bcc.n	80059f2 <quorem+0xf4>
 8005998:	613c      	str	r4, [r7, #16]
 800599a:	4638      	mov	r0, r7
 800599c:	f001 fb60 	bl	8007060 <__mcmp>
 80059a0:	2800      	cmp	r0, #0
 80059a2:	db22      	blt.n	80059ea <quorem+0xec>
 80059a4:	3601      	adds	r6, #1
 80059a6:	4629      	mov	r1, r5
 80059a8:	2000      	movs	r0, #0
 80059aa:	f858 2b04 	ldr.w	r2, [r8], #4
 80059ae:	f8d1 c000 	ldr.w	ip, [r1]
 80059b2:	b293      	uxth	r3, r2
 80059b4:	1ac3      	subs	r3, r0, r3
 80059b6:	0c12      	lsrs	r2, r2, #16
 80059b8:	fa13 f38c 	uxtah	r3, r3, ip
 80059bc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80059c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80059c4:	b29b      	uxth	r3, r3
 80059c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059ca:	45c1      	cmp	r9, r8
 80059cc:	f841 3b04 	str.w	r3, [r1], #4
 80059d0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80059d4:	d2e9      	bcs.n	80059aa <quorem+0xac>
 80059d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80059da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80059de:	b922      	cbnz	r2, 80059ea <quorem+0xec>
 80059e0:	3b04      	subs	r3, #4
 80059e2:	429d      	cmp	r5, r3
 80059e4:	461a      	mov	r2, r3
 80059e6:	d30a      	bcc.n	80059fe <quorem+0x100>
 80059e8:	613c      	str	r4, [r7, #16]
 80059ea:	4630      	mov	r0, r6
 80059ec:	b003      	add	sp, #12
 80059ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059f2:	6812      	ldr	r2, [r2, #0]
 80059f4:	3b04      	subs	r3, #4
 80059f6:	2a00      	cmp	r2, #0
 80059f8:	d1ce      	bne.n	8005998 <quorem+0x9a>
 80059fa:	3c01      	subs	r4, #1
 80059fc:	e7c9      	b.n	8005992 <quorem+0x94>
 80059fe:	6812      	ldr	r2, [r2, #0]
 8005a00:	3b04      	subs	r3, #4
 8005a02:	2a00      	cmp	r2, #0
 8005a04:	d1f0      	bne.n	80059e8 <quorem+0xea>
 8005a06:	3c01      	subs	r4, #1
 8005a08:	e7eb      	b.n	80059e2 <quorem+0xe4>
 8005a0a:	2000      	movs	r0, #0
 8005a0c:	e7ee      	b.n	80059ec <quorem+0xee>
	...

08005a10 <_dtoa_r>:
 8005a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a14:	ed2d 8b04 	vpush	{d8-d9}
 8005a18:	69c5      	ldr	r5, [r0, #28]
 8005a1a:	b093      	sub	sp, #76	; 0x4c
 8005a1c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005a20:	ec57 6b10 	vmov	r6, r7, d0
 8005a24:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005a28:	9107      	str	r1, [sp, #28]
 8005a2a:	4604      	mov	r4, r0
 8005a2c:	920a      	str	r2, [sp, #40]	; 0x28
 8005a2e:	930d      	str	r3, [sp, #52]	; 0x34
 8005a30:	b975      	cbnz	r5, 8005a50 <_dtoa_r+0x40>
 8005a32:	2010      	movs	r0, #16
 8005a34:	f000 ff36 	bl	80068a4 <malloc>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	61e0      	str	r0, [r4, #28]
 8005a3c:	b920      	cbnz	r0, 8005a48 <_dtoa_r+0x38>
 8005a3e:	4bae      	ldr	r3, [pc, #696]	; (8005cf8 <_dtoa_r+0x2e8>)
 8005a40:	21ef      	movs	r1, #239	; 0xef
 8005a42:	48ae      	ldr	r0, [pc, #696]	; (8005cfc <_dtoa_r+0x2ec>)
 8005a44:	f001 fcee 	bl	8007424 <__assert_func>
 8005a48:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005a4c:	6005      	str	r5, [r0, #0]
 8005a4e:	60c5      	str	r5, [r0, #12]
 8005a50:	69e3      	ldr	r3, [r4, #28]
 8005a52:	6819      	ldr	r1, [r3, #0]
 8005a54:	b151      	cbz	r1, 8005a6c <_dtoa_r+0x5c>
 8005a56:	685a      	ldr	r2, [r3, #4]
 8005a58:	604a      	str	r2, [r1, #4]
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	4093      	lsls	r3, r2
 8005a5e:	608b      	str	r3, [r1, #8]
 8005a60:	4620      	mov	r0, r4
 8005a62:	f001 f8c1 	bl	8006be8 <_Bfree>
 8005a66:	69e3      	ldr	r3, [r4, #28]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	601a      	str	r2, [r3, #0]
 8005a6c:	1e3b      	subs	r3, r7, #0
 8005a6e:	bfbb      	ittet	lt
 8005a70:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005a74:	9303      	strlt	r3, [sp, #12]
 8005a76:	2300      	movge	r3, #0
 8005a78:	2201      	movlt	r2, #1
 8005a7a:	bfac      	ite	ge
 8005a7c:	f8c8 3000 	strge.w	r3, [r8]
 8005a80:	f8c8 2000 	strlt.w	r2, [r8]
 8005a84:	4b9e      	ldr	r3, [pc, #632]	; (8005d00 <_dtoa_r+0x2f0>)
 8005a86:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005a8a:	ea33 0308 	bics.w	r3, r3, r8
 8005a8e:	d11b      	bne.n	8005ac8 <_dtoa_r+0xb8>
 8005a90:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005a92:	f242 730f 	movw	r3, #9999	; 0x270f
 8005a96:	6013      	str	r3, [r2, #0]
 8005a98:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005a9c:	4333      	orrs	r3, r6
 8005a9e:	f000 8593 	beq.w	80065c8 <_dtoa_r+0xbb8>
 8005aa2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005aa4:	b963      	cbnz	r3, 8005ac0 <_dtoa_r+0xb0>
 8005aa6:	4b97      	ldr	r3, [pc, #604]	; (8005d04 <_dtoa_r+0x2f4>)
 8005aa8:	e027      	b.n	8005afa <_dtoa_r+0xea>
 8005aaa:	4b97      	ldr	r3, [pc, #604]	; (8005d08 <_dtoa_r+0x2f8>)
 8005aac:	9300      	str	r3, [sp, #0]
 8005aae:	3308      	adds	r3, #8
 8005ab0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005ab2:	6013      	str	r3, [r2, #0]
 8005ab4:	9800      	ldr	r0, [sp, #0]
 8005ab6:	b013      	add	sp, #76	; 0x4c
 8005ab8:	ecbd 8b04 	vpop	{d8-d9}
 8005abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ac0:	4b90      	ldr	r3, [pc, #576]	; (8005d04 <_dtoa_r+0x2f4>)
 8005ac2:	9300      	str	r3, [sp, #0]
 8005ac4:	3303      	adds	r3, #3
 8005ac6:	e7f3      	b.n	8005ab0 <_dtoa_r+0xa0>
 8005ac8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005acc:	2200      	movs	r2, #0
 8005ace:	ec51 0b17 	vmov	r0, r1, d7
 8005ad2:	eeb0 8a47 	vmov.f32	s16, s14
 8005ad6:	eef0 8a67 	vmov.f32	s17, s15
 8005ada:	2300      	movs	r3, #0
 8005adc:	f7fa fffc 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ae0:	4681      	mov	r9, r0
 8005ae2:	b160      	cbz	r0, 8005afe <_dtoa_r+0xee>
 8005ae4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	6013      	str	r3, [r2, #0]
 8005aea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	f000 8568 	beq.w	80065c2 <_dtoa_r+0xbb2>
 8005af2:	4b86      	ldr	r3, [pc, #536]	; (8005d0c <_dtoa_r+0x2fc>)
 8005af4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005af6:	6013      	str	r3, [r2, #0]
 8005af8:	3b01      	subs	r3, #1
 8005afa:	9300      	str	r3, [sp, #0]
 8005afc:	e7da      	b.n	8005ab4 <_dtoa_r+0xa4>
 8005afe:	aa10      	add	r2, sp, #64	; 0x40
 8005b00:	a911      	add	r1, sp, #68	; 0x44
 8005b02:	4620      	mov	r0, r4
 8005b04:	eeb0 0a48 	vmov.f32	s0, s16
 8005b08:	eef0 0a68 	vmov.f32	s1, s17
 8005b0c:	f001 fb4e 	bl	80071ac <__d2b>
 8005b10:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005b14:	4682      	mov	sl, r0
 8005b16:	2d00      	cmp	r5, #0
 8005b18:	d07f      	beq.n	8005c1a <_dtoa_r+0x20a>
 8005b1a:	ee18 3a90 	vmov	r3, s17
 8005b1e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b22:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005b26:	ec51 0b18 	vmov	r0, r1, d8
 8005b2a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005b2e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005b32:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005b36:	4619      	mov	r1, r3
 8005b38:	2200      	movs	r2, #0
 8005b3a:	4b75      	ldr	r3, [pc, #468]	; (8005d10 <_dtoa_r+0x300>)
 8005b3c:	f7fa fbac 	bl	8000298 <__aeabi_dsub>
 8005b40:	a367      	add	r3, pc, #412	; (adr r3, 8005ce0 <_dtoa_r+0x2d0>)
 8005b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b46:	f7fa fd5f 	bl	8000608 <__aeabi_dmul>
 8005b4a:	a367      	add	r3, pc, #412	; (adr r3, 8005ce8 <_dtoa_r+0x2d8>)
 8005b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b50:	f7fa fba4 	bl	800029c <__adddf3>
 8005b54:	4606      	mov	r6, r0
 8005b56:	4628      	mov	r0, r5
 8005b58:	460f      	mov	r7, r1
 8005b5a:	f7fa fceb 	bl	8000534 <__aeabi_i2d>
 8005b5e:	a364      	add	r3, pc, #400	; (adr r3, 8005cf0 <_dtoa_r+0x2e0>)
 8005b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b64:	f7fa fd50 	bl	8000608 <__aeabi_dmul>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	460b      	mov	r3, r1
 8005b6c:	4630      	mov	r0, r6
 8005b6e:	4639      	mov	r1, r7
 8005b70:	f7fa fb94 	bl	800029c <__adddf3>
 8005b74:	4606      	mov	r6, r0
 8005b76:	460f      	mov	r7, r1
 8005b78:	f7fa fff6 	bl	8000b68 <__aeabi_d2iz>
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	4683      	mov	fp, r0
 8005b80:	2300      	movs	r3, #0
 8005b82:	4630      	mov	r0, r6
 8005b84:	4639      	mov	r1, r7
 8005b86:	f7fa ffb1 	bl	8000aec <__aeabi_dcmplt>
 8005b8a:	b148      	cbz	r0, 8005ba0 <_dtoa_r+0x190>
 8005b8c:	4658      	mov	r0, fp
 8005b8e:	f7fa fcd1 	bl	8000534 <__aeabi_i2d>
 8005b92:	4632      	mov	r2, r6
 8005b94:	463b      	mov	r3, r7
 8005b96:	f7fa ff9f 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b9a:	b908      	cbnz	r0, 8005ba0 <_dtoa_r+0x190>
 8005b9c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8005ba0:	f1bb 0f16 	cmp.w	fp, #22
 8005ba4:	d857      	bhi.n	8005c56 <_dtoa_r+0x246>
 8005ba6:	4b5b      	ldr	r3, [pc, #364]	; (8005d14 <_dtoa_r+0x304>)
 8005ba8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb0:	ec51 0b18 	vmov	r0, r1, d8
 8005bb4:	f7fa ff9a 	bl	8000aec <__aeabi_dcmplt>
 8005bb8:	2800      	cmp	r0, #0
 8005bba:	d04e      	beq.n	8005c5a <_dtoa_r+0x24a>
 8005bbc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	930c      	str	r3, [sp, #48]	; 0x30
 8005bc4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005bc6:	1b5b      	subs	r3, r3, r5
 8005bc8:	1e5a      	subs	r2, r3, #1
 8005bca:	bf45      	ittet	mi
 8005bcc:	f1c3 0301 	rsbmi	r3, r3, #1
 8005bd0:	9305      	strmi	r3, [sp, #20]
 8005bd2:	2300      	movpl	r3, #0
 8005bd4:	2300      	movmi	r3, #0
 8005bd6:	9206      	str	r2, [sp, #24]
 8005bd8:	bf54      	ite	pl
 8005bda:	9305      	strpl	r3, [sp, #20]
 8005bdc:	9306      	strmi	r3, [sp, #24]
 8005bde:	f1bb 0f00 	cmp.w	fp, #0
 8005be2:	db3c      	blt.n	8005c5e <_dtoa_r+0x24e>
 8005be4:	9b06      	ldr	r3, [sp, #24]
 8005be6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005bea:	445b      	add	r3, fp
 8005bec:	9306      	str	r3, [sp, #24]
 8005bee:	2300      	movs	r3, #0
 8005bf0:	9308      	str	r3, [sp, #32]
 8005bf2:	9b07      	ldr	r3, [sp, #28]
 8005bf4:	2b09      	cmp	r3, #9
 8005bf6:	d868      	bhi.n	8005cca <_dtoa_r+0x2ba>
 8005bf8:	2b05      	cmp	r3, #5
 8005bfa:	bfc4      	itt	gt
 8005bfc:	3b04      	subgt	r3, #4
 8005bfe:	9307      	strgt	r3, [sp, #28]
 8005c00:	9b07      	ldr	r3, [sp, #28]
 8005c02:	f1a3 0302 	sub.w	r3, r3, #2
 8005c06:	bfcc      	ite	gt
 8005c08:	2500      	movgt	r5, #0
 8005c0a:	2501      	movle	r5, #1
 8005c0c:	2b03      	cmp	r3, #3
 8005c0e:	f200 8085 	bhi.w	8005d1c <_dtoa_r+0x30c>
 8005c12:	e8df f003 	tbb	[pc, r3]
 8005c16:	3b2e      	.short	0x3b2e
 8005c18:	5839      	.short	0x5839
 8005c1a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005c1e:	441d      	add	r5, r3
 8005c20:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005c24:	2b20      	cmp	r3, #32
 8005c26:	bfc1      	itttt	gt
 8005c28:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005c2c:	fa08 f803 	lslgt.w	r8, r8, r3
 8005c30:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005c34:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005c38:	bfd6      	itet	le
 8005c3a:	f1c3 0320 	rsble	r3, r3, #32
 8005c3e:	ea48 0003 	orrgt.w	r0, r8, r3
 8005c42:	fa06 f003 	lslle.w	r0, r6, r3
 8005c46:	f7fa fc65 	bl	8000514 <__aeabi_ui2d>
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005c50:	3d01      	subs	r5, #1
 8005c52:	920e      	str	r2, [sp, #56]	; 0x38
 8005c54:	e76f      	b.n	8005b36 <_dtoa_r+0x126>
 8005c56:	2301      	movs	r3, #1
 8005c58:	e7b3      	b.n	8005bc2 <_dtoa_r+0x1b2>
 8005c5a:	900c      	str	r0, [sp, #48]	; 0x30
 8005c5c:	e7b2      	b.n	8005bc4 <_dtoa_r+0x1b4>
 8005c5e:	9b05      	ldr	r3, [sp, #20]
 8005c60:	eba3 030b 	sub.w	r3, r3, fp
 8005c64:	9305      	str	r3, [sp, #20]
 8005c66:	f1cb 0300 	rsb	r3, fp, #0
 8005c6a:	9308      	str	r3, [sp, #32]
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c70:	e7bf      	b.n	8005bf2 <_dtoa_r+0x1e2>
 8005c72:	2300      	movs	r3, #0
 8005c74:	9309      	str	r3, [sp, #36]	; 0x24
 8005c76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	dc52      	bgt.n	8005d22 <_dtoa_r+0x312>
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	9301      	str	r3, [sp, #4]
 8005c80:	9304      	str	r3, [sp, #16]
 8005c82:	461a      	mov	r2, r3
 8005c84:	920a      	str	r2, [sp, #40]	; 0x28
 8005c86:	e00b      	b.n	8005ca0 <_dtoa_r+0x290>
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e7f3      	b.n	8005c74 <_dtoa_r+0x264>
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	9309      	str	r3, [sp, #36]	; 0x24
 8005c90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c92:	445b      	add	r3, fp
 8005c94:	9301      	str	r3, [sp, #4]
 8005c96:	3301      	adds	r3, #1
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	9304      	str	r3, [sp, #16]
 8005c9c:	bfb8      	it	lt
 8005c9e:	2301      	movlt	r3, #1
 8005ca0:	69e0      	ldr	r0, [r4, #28]
 8005ca2:	2100      	movs	r1, #0
 8005ca4:	2204      	movs	r2, #4
 8005ca6:	f102 0614 	add.w	r6, r2, #20
 8005caa:	429e      	cmp	r6, r3
 8005cac:	d93d      	bls.n	8005d2a <_dtoa_r+0x31a>
 8005cae:	6041      	str	r1, [r0, #4]
 8005cb0:	4620      	mov	r0, r4
 8005cb2:	f000 ff59 	bl	8006b68 <_Balloc>
 8005cb6:	9000      	str	r0, [sp, #0]
 8005cb8:	2800      	cmp	r0, #0
 8005cba:	d139      	bne.n	8005d30 <_dtoa_r+0x320>
 8005cbc:	4b16      	ldr	r3, [pc, #88]	; (8005d18 <_dtoa_r+0x308>)
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	f240 11af 	movw	r1, #431	; 0x1af
 8005cc4:	e6bd      	b.n	8005a42 <_dtoa_r+0x32>
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e7e1      	b.n	8005c8e <_dtoa_r+0x27e>
 8005cca:	2501      	movs	r5, #1
 8005ccc:	2300      	movs	r3, #0
 8005cce:	9307      	str	r3, [sp, #28]
 8005cd0:	9509      	str	r5, [sp, #36]	; 0x24
 8005cd2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005cd6:	9301      	str	r3, [sp, #4]
 8005cd8:	9304      	str	r3, [sp, #16]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	2312      	movs	r3, #18
 8005cde:	e7d1      	b.n	8005c84 <_dtoa_r+0x274>
 8005ce0:	636f4361 	.word	0x636f4361
 8005ce4:	3fd287a7 	.word	0x3fd287a7
 8005ce8:	8b60c8b3 	.word	0x8b60c8b3
 8005cec:	3fc68a28 	.word	0x3fc68a28
 8005cf0:	509f79fb 	.word	0x509f79fb
 8005cf4:	3fd34413 	.word	0x3fd34413
 8005cf8:	08007c11 	.word	0x08007c11
 8005cfc:	08007c28 	.word	0x08007c28
 8005d00:	7ff00000 	.word	0x7ff00000
 8005d04:	08007c0d 	.word	0x08007c0d
 8005d08:	08007c04 	.word	0x08007c04
 8005d0c:	08007be1 	.word	0x08007be1
 8005d10:	3ff80000 	.word	0x3ff80000
 8005d14:	08007d28 	.word	0x08007d28
 8005d18:	08007c80 	.word	0x08007c80
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	9309      	str	r3, [sp, #36]	; 0x24
 8005d20:	e7d7      	b.n	8005cd2 <_dtoa_r+0x2c2>
 8005d22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d24:	9301      	str	r3, [sp, #4]
 8005d26:	9304      	str	r3, [sp, #16]
 8005d28:	e7ba      	b.n	8005ca0 <_dtoa_r+0x290>
 8005d2a:	3101      	adds	r1, #1
 8005d2c:	0052      	lsls	r2, r2, #1
 8005d2e:	e7ba      	b.n	8005ca6 <_dtoa_r+0x296>
 8005d30:	69e3      	ldr	r3, [r4, #28]
 8005d32:	9a00      	ldr	r2, [sp, #0]
 8005d34:	601a      	str	r2, [r3, #0]
 8005d36:	9b04      	ldr	r3, [sp, #16]
 8005d38:	2b0e      	cmp	r3, #14
 8005d3a:	f200 80a8 	bhi.w	8005e8e <_dtoa_r+0x47e>
 8005d3e:	2d00      	cmp	r5, #0
 8005d40:	f000 80a5 	beq.w	8005e8e <_dtoa_r+0x47e>
 8005d44:	f1bb 0f00 	cmp.w	fp, #0
 8005d48:	dd38      	ble.n	8005dbc <_dtoa_r+0x3ac>
 8005d4a:	4bc0      	ldr	r3, [pc, #768]	; (800604c <_dtoa_r+0x63c>)
 8005d4c:	f00b 020f 	and.w	r2, fp, #15
 8005d50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d54:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005d58:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005d5c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005d60:	d019      	beq.n	8005d96 <_dtoa_r+0x386>
 8005d62:	4bbb      	ldr	r3, [pc, #748]	; (8006050 <_dtoa_r+0x640>)
 8005d64:	ec51 0b18 	vmov	r0, r1, d8
 8005d68:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005d6c:	f7fa fd76 	bl	800085c <__aeabi_ddiv>
 8005d70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d74:	f008 080f 	and.w	r8, r8, #15
 8005d78:	2503      	movs	r5, #3
 8005d7a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006050 <_dtoa_r+0x640>
 8005d7e:	f1b8 0f00 	cmp.w	r8, #0
 8005d82:	d10a      	bne.n	8005d9a <_dtoa_r+0x38a>
 8005d84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d88:	4632      	mov	r2, r6
 8005d8a:	463b      	mov	r3, r7
 8005d8c:	f7fa fd66 	bl	800085c <__aeabi_ddiv>
 8005d90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d94:	e02b      	b.n	8005dee <_dtoa_r+0x3de>
 8005d96:	2502      	movs	r5, #2
 8005d98:	e7ef      	b.n	8005d7a <_dtoa_r+0x36a>
 8005d9a:	f018 0f01 	tst.w	r8, #1
 8005d9e:	d008      	beq.n	8005db2 <_dtoa_r+0x3a2>
 8005da0:	4630      	mov	r0, r6
 8005da2:	4639      	mov	r1, r7
 8005da4:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005da8:	f7fa fc2e 	bl	8000608 <__aeabi_dmul>
 8005dac:	3501      	adds	r5, #1
 8005dae:	4606      	mov	r6, r0
 8005db0:	460f      	mov	r7, r1
 8005db2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005db6:	f109 0908 	add.w	r9, r9, #8
 8005dba:	e7e0      	b.n	8005d7e <_dtoa_r+0x36e>
 8005dbc:	f000 809f 	beq.w	8005efe <_dtoa_r+0x4ee>
 8005dc0:	f1cb 0600 	rsb	r6, fp, #0
 8005dc4:	4ba1      	ldr	r3, [pc, #644]	; (800604c <_dtoa_r+0x63c>)
 8005dc6:	4fa2      	ldr	r7, [pc, #648]	; (8006050 <_dtoa_r+0x640>)
 8005dc8:	f006 020f 	and.w	r2, r6, #15
 8005dcc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd4:	ec51 0b18 	vmov	r0, r1, d8
 8005dd8:	f7fa fc16 	bl	8000608 <__aeabi_dmul>
 8005ddc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005de0:	1136      	asrs	r6, r6, #4
 8005de2:	2300      	movs	r3, #0
 8005de4:	2502      	movs	r5, #2
 8005de6:	2e00      	cmp	r6, #0
 8005de8:	d17e      	bne.n	8005ee8 <_dtoa_r+0x4d8>
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d1d0      	bne.n	8005d90 <_dtoa_r+0x380>
 8005dee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005df0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	f000 8084 	beq.w	8005f02 <_dtoa_r+0x4f2>
 8005dfa:	4b96      	ldr	r3, [pc, #600]	; (8006054 <_dtoa_r+0x644>)
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	4640      	mov	r0, r8
 8005e00:	4649      	mov	r1, r9
 8005e02:	f7fa fe73 	bl	8000aec <__aeabi_dcmplt>
 8005e06:	2800      	cmp	r0, #0
 8005e08:	d07b      	beq.n	8005f02 <_dtoa_r+0x4f2>
 8005e0a:	9b04      	ldr	r3, [sp, #16]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d078      	beq.n	8005f02 <_dtoa_r+0x4f2>
 8005e10:	9b01      	ldr	r3, [sp, #4]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	dd39      	ble.n	8005e8a <_dtoa_r+0x47a>
 8005e16:	4b90      	ldr	r3, [pc, #576]	; (8006058 <_dtoa_r+0x648>)
 8005e18:	2200      	movs	r2, #0
 8005e1a:	4640      	mov	r0, r8
 8005e1c:	4649      	mov	r1, r9
 8005e1e:	f7fa fbf3 	bl	8000608 <__aeabi_dmul>
 8005e22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e26:	9e01      	ldr	r6, [sp, #4]
 8005e28:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8005e2c:	3501      	adds	r5, #1
 8005e2e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005e32:	4628      	mov	r0, r5
 8005e34:	f7fa fb7e 	bl	8000534 <__aeabi_i2d>
 8005e38:	4642      	mov	r2, r8
 8005e3a:	464b      	mov	r3, r9
 8005e3c:	f7fa fbe4 	bl	8000608 <__aeabi_dmul>
 8005e40:	4b86      	ldr	r3, [pc, #536]	; (800605c <_dtoa_r+0x64c>)
 8005e42:	2200      	movs	r2, #0
 8005e44:	f7fa fa2a 	bl	800029c <__adddf3>
 8005e48:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005e4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e50:	9303      	str	r3, [sp, #12]
 8005e52:	2e00      	cmp	r6, #0
 8005e54:	d158      	bne.n	8005f08 <_dtoa_r+0x4f8>
 8005e56:	4b82      	ldr	r3, [pc, #520]	; (8006060 <_dtoa_r+0x650>)
 8005e58:	2200      	movs	r2, #0
 8005e5a:	4640      	mov	r0, r8
 8005e5c:	4649      	mov	r1, r9
 8005e5e:	f7fa fa1b 	bl	8000298 <__aeabi_dsub>
 8005e62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e66:	4680      	mov	r8, r0
 8005e68:	4689      	mov	r9, r1
 8005e6a:	f7fa fe5d 	bl	8000b28 <__aeabi_dcmpgt>
 8005e6e:	2800      	cmp	r0, #0
 8005e70:	f040 8296 	bne.w	80063a0 <_dtoa_r+0x990>
 8005e74:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005e78:	4640      	mov	r0, r8
 8005e7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005e7e:	4649      	mov	r1, r9
 8005e80:	f7fa fe34 	bl	8000aec <__aeabi_dcmplt>
 8005e84:	2800      	cmp	r0, #0
 8005e86:	f040 8289 	bne.w	800639c <_dtoa_r+0x98c>
 8005e8a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005e8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	f2c0 814e 	blt.w	8006132 <_dtoa_r+0x722>
 8005e96:	f1bb 0f0e 	cmp.w	fp, #14
 8005e9a:	f300 814a 	bgt.w	8006132 <_dtoa_r+0x722>
 8005e9e:	4b6b      	ldr	r3, [pc, #428]	; (800604c <_dtoa_r+0x63c>)
 8005ea0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005ea4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005ea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	f280 80dc 	bge.w	8006068 <_dtoa_r+0x658>
 8005eb0:	9b04      	ldr	r3, [sp, #16]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	f300 80d8 	bgt.w	8006068 <_dtoa_r+0x658>
 8005eb8:	f040 826f 	bne.w	800639a <_dtoa_r+0x98a>
 8005ebc:	4b68      	ldr	r3, [pc, #416]	; (8006060 <_dtoa_r+0x650>)
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	4640      	mov	r0, r8
 8005ec2:	4649      	mov	r1, r9
 8005ec4:	f7fa fba0 	bl	8000608 <__aeabi_dmul>
 8005ec8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ecc:	f7fa fe22 	bl	8000b14 <__aeabi_dcmpge>
 8005ed0:	9e04      	ldr	r6, [sp, #16]
 8005ed2:	4637      	mov	r7, r6
 8005ed4:	2800      	cmp	r0, #0
 8005ed6:	f040 8245 	bne.w	8006364 <_dtoa_r+0x954>
 8005eda:	9d00      	ldr	r5, [sp, #0]
 8005edc:	2331      	movs	r3, #49	; 0x31
 8005ede:	f805 3b01 	strb.w	r3, [r5], #1
 8005ee2:	f10b 0b01 	add.w	fp, fp, #1
 8005ee6:	e241      	b.n	800636c <_dtoa_r+0x95c>
 8005ee8:	07f2      	lsls	r2, r6, #31
 8005eea:	d505      	bpl.n	8005ef8 <_dtoa_r+0x4e8>
 8005eec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ef0:	f7fa fb8a 	bl	8000608 <__aeabi_dmul>
 8005ef4:	3501      	adds	r5, #1
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	1076      	asrs	r6, r6, #1
 8005efa:	3708      	adds	r7, #8
 8005efc:	e773      	b.n	8005de6 <_dtoa_r+0x3d6>
 8005efe:	2502      	movs	r5, #2
 8005f00:	e775      	b.n	8005dee <_dtoa_r+0x3de>
 8005f02:	9e04      	ldr	r6, [sp, #16]
 8005f04:	465f      	mov	r7, fp
 8005f06:	e792      	b.n	8005e2e <_dtoa_r+0x41e>
 8005f08:	9900      	ldr	r1, [sp, #0]
 8005f0a:	4b50      	ldr	r3, [pc, #320]	; (800604c <_dtoa_r+0x63c>)
 8005f0c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005f10:	4431      	add	r1, r6
 8005f12:	9102      	str	r1, [sp, #8]
 8005f14:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f16:	eeb0 9a47 	vmov.f32	s18, s14
 8005f1a:	eef0 9a67 	vmov.f32	s19, s15
 8005f1e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005f22:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005f26:	2900      	cmp	r1, #0
 8005f28:	d044      	beq.n	8005fb4 <_dtoa_r+0x5a4>
 8005f2a:	494e      	ldr	r1, [pc, #312]	; (8006064 <_dtoa_r+0x654>)
 8005f2c:	2000      	movs	r0, #0
 8005f2e:	f7fa fc95 	bl	800085c <__aeabi_ddiv>
 8005f32:	ec53 2b19 	vmov	r2, r3, d9
 8005f36:	f7fa f9af 	bl	8000298 <__aeabi_dsub>
 8005f3a:	9d00      	ldr	r5, [sp, #0]
 8005f3c:	ec41 0b19 	vmov	d9, r0, r1
 8005f40:	4649      	mov	r1, r9
 8005f42:	4640      	mov	r0, r8
 8005f44:	f7fa fe10 	bl	8000b68 <__aeabi_d2iz>
 8005f48:	4606      	mov	r6, r0
 8005f4a:	f7fa faf3 	bl	8000534 <__aeabi_i2d>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	460b      	mov	r3, r1
 8005f52:	4640      	mov	r0, r8
 8005f54:	4649      	mov	r1, r9
 8005f56:	f7fa f99f 	bl	8000298 <__aeabi_dsub>
 8005f5a:	3630      	adds	r6, #48	; 0x30
 8005f5c:	f805 6b01 	strb.w	r6, [r5], #1
 8005f60:	ec53 2b19 	vmov	r2, r3, d9
 8005f64:	4680      	mov	r8, r0
 8005f66:	4689      	mov	r9, r1
 8005f68:	f7fa fdc0 	bl	8000aec <__aeabi_dcmplt>
 8005f6c:	2800      	cmp	r0, #0
 8005f6e:	d164      	bne.n	800603a <_dtoa_r+0x62a>
 8005f70:	4642      	mov	r2, r8
 8005f72:	464b      	mov	r3, r9
 8005f74:	4937      	ldr	r1, [pc, #220]	; (8006054 <_dtoa_r+0x644>)
 8005f76:	2000      	movs	r0, #0
 8005f78:	f7fa f98e 	bl	8000298 <__aeabi_dsub>
 8005f7c:	ec53 2b19 	vmov	r2, r3, d9
 8005f80:	f7fa fdb4 	bl	8000aec <__aeabi_dcmplt>
 8005f84:	2800      	cmp	r0, #0
 8005f86:	f040 80b6 	bne.w	80060f6 <_dtoa_r+0x6e6>
 8005f8a:	9b02      	ldr	r3, [sp, #8]
 8005f8c:	429d      	cmp	r5, r3
 8005f8e:	f43f af7c 	beq.w	8005e8a <_dtoa_r+0x47a>
 8005f92:	4b31      	ldr	r3, [pc, #196]	; (8006058 <_dtoa_r+0x648>)
 8005f94:	ec51 0b19 	vmov	r0, r1, d9
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f7fa fb35 	bl	8000608 <__aeabi_dmul>
 8005f9e:	4b2e      	ldr	r3, [pc, #184]	; (8006058 <_dtoa_r+0x648>)
 8005fa0:	ec41 0b19 	vmov	d9, r0, r1
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	4640      	mov	r0, r8
 8005fa8:	4649      	mov	r1, r9
 8005faa:	f7fa fb2d 	bl	8000608 <__aeabi_dmul>
 8005fae:	4680      	mov	r8, r0
 8005fb0:	4689      	mov	r9, r1
 8005fb2:	e7c5      	b.n	8005f40 <_dtoa_r+0x530>
 8005fb4:	ec51 0b17 	vmov	r0, r1, d7
 8005fb8:	f7fa fb26 	bl	8000608 <__aeabi_dmul>
 8005fbc:	9b02      	ldr	r3, [sp, #8]
 8005fbe:	9d00      	ldr	r5, [sp, #0]
 8005fc0:	930f      	str	r3, [sp, #60]	; 0x3c
 8005fc2:	ec41 0b19 	vmov	d9, r0, r1
 8005fc6:	4649      	mov	r1, r9
 8005fc8:	4640      	mov	r0, r8
 8005fca:	f7fa fdcd 	bl	8000b68 <__aeabi_d2iz>
 8005fce:	4606      	mov	r6, r0
 8005fd0:	f7fa fab0 	bl	8000534 <__aeabi_i2d>
 8005fd4:	3630      	adds	r6, #48	; 0x30
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	460b      	mov	r3, r1
 8005fda:	4640      	mov	r0, r8
 8005fdc:	4649      	mov	r1, r9
 8005fde:	f7fa f95b 	bl	8000298 <__aeabi_dsub>
 8005fe2:	f805 6b01 	strb.w	r6, [r5], #1
 8005fe6:	9b02      	ldr	r3, [sp, #8]
 8005fe8:	429d      	cmp	r5, r3
 8005fea:	4680      	mov	r8, r0
 8005fec:	4689      	mov	r9, r1
 8005fee:	f04f 0200 	mov.w	r2, #0
 8005ff2:	d124      	bne.n	800603e <_dtoa_r+0x62e>
 8005ff4:	4b1b      	ldr	r3, [pc, #108]	; (8006064 <_dtoa_r+0x654>)
 8005ff6:	ec51 0b19 	vmov	r0, r1, d9
 8005ffa:	f7fa f94f 	bl	800029c <__adddf3>
 8005ffe:	4602      	mov	r2, r0
 8006000:	460b      	mov	r3, r1
 8006002:	4640      	mov	r0, r8
 8006004:	4649      	mov	r1, r9
 8006006:	f7fa fd8f 	bl	8000b28 <__aeabi_dcmpgt>
 800600a:	2800      	cmp	r0, #0
 800600c:	d173      	bne.n	80060f6 <_dtoa_r+0x6e6>
 800600e:	ec53 2b19 	vmov	r2, r3, d9
 8006012:	4914      	ldr	r1, [pc, #80]	; (8006064 <_dtoa_r+0x654>)
 8006014:	2000      	movs	r0, #0
 8006016:	f7fa f93f 	bl	8000298 <__aeabi_dsub>
 800601a:	4602      	mov	r2, r0
 800601c:	460b      	mov	r3, r1
 800601e:	4640      	mov	r0, r8
 8006020:	4649      	mov	r1, r9
 8006022:	f7fa fd63 	bl	8000aec <__aeabi_dcmplt>
 8006026:	2800      	cmp	r0, #0
 8006028:	f43f af2f 	beq.w	8005e8a <_dtoa_r+0x47a>
 800602c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800602e:	1e6b      	subs	r3, r5, #1
 8006030:	930f      	str	r3, [sp, #60]	; 0x3c
 8006032:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006036:	2b30      	cmp	r3, #48	; 0x30
 8006038:	d0f8      	beq.n	800602c <_dtoa_r+0x61c>
 800603a:	46bb      	mov	fp, r7
 800603c:	e04a      	b.n	80060d4 <_dtoa_r+0x6c4>
 800603e:	4b06      	ldr	r3, [pc, #24]	; (8006058 <_dtoa_r+0x648>)
 8006040:	f7fa fae2 	bl	8000608 <__aeabi_dmul>
 8006044:	4680      	mov	r8, r0
 8006046:	4689      	mov	r9, r1
 8006048:	e7bd      	b.n	8005fc6 <_dtoa_r+0x5b6>
 800604a:	bf00      	nop
 800604c:	08007d28 	.word	0x08007d28
 8006050:	08007d00 	.word	0x08007d00
 8006054:	3ff00000 	.word	0x3ff00000
 8006058:	40240000 	.word	0x40240000
 800605c:	401c0000 	.word	0x401c0000
 8006060:	40140000 	.word	0x40140000
 8006064:	3fe00000 	.word	0x3fe00000
 8006068:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800606c:	9d00      	ldr	r5, [sp, #0]
 800606e:	4642      	mov	r2, r8
 8006070:	464b      	mov	r3, r9
 8006072:	4630      	mov	r0, r6
 8006074:	4639      	mov	r1, r7
 8006076:	f7fa fbf1 	bl	800085c <__aeabi_ddiv>
 800607a:	f7fa fd75 	bl	8000b68 <__aeabi_d2iz>
 800607e:	9001      	str	r0, [sp, #4]
 8006080:	f7fa fa58 	bl	8000534 <__aeabi_i2d>
 8006084:	4642      	mov	r2, r8
 8006086:	464b      	mov	r3, r9
 8006088:	f7fa fabe 	bl	8000608 <__aeabi_dmul>
 800608c:	4602      	mov	r2, r0
 800608e:	460b      	mov	r3, r1
 8006090:	4630      	mov	r0, r6
 8006092:	4639      	mov	r1, r7
 8006094:	f7fa f900 	bl	8000298 <__aeabi_dsub>
 8006098:	9e01      	ldr	r6, [sp, #4]
 800609a:	9f04      	ldr	r7, [sp, #16]
 800609c:	3630      	adds	r6, #48	; 0x30
 800609e:	f805 6b01 	strb.w	r6, [r5], #1
 80060a2:	9e00      	ldr	r6, [sp, #0]
 80060a4:	1bae      	subs	r6, r5, r6
 80060a6:	42b7      	cmp	r7, r6
 80060a8:	4602      	mov	r2, r0
 80060aa:	460b      	mov	r3, r1
 80060ac:	d134      	bne.n	8006118 <_dtoa_r+0x708>
 80060ae:	f7fa f8f5 	bl	800029c <__adddf3>
 80060b2:	4642      	mov	r2, r8
 80060b4:	464b      	mov	r3, r9
 80060b6:	4606      	mov	r6, r0
 80060b8:	460f      	mov	r7, r1
 80060ba:	f7fa fd35 	bl	8000b28 <__aeabi_dcmpgt>
 80060be:	b9c8      	cbnz	r0, 80060f4 <_dtoa_r+0x6e4>
 80060c0:	4642      	mov	r2, r8
 80060c2:	464b      	mov	r3, r9
 80060c4:	4630      	mov	r0, r6
 80060c6:	4639      	mov	r1, r7
 80060c8:	f7fa fd06 	bl	8000ad8 <__aeabi_dcmpeq>
 80060cc:	b110      	cbz	r0, 80060d4 <_dtoa_r+0x6c4>
 80060ce:	9b01      	ldr	r3, [sp, #4]
 80060d0:	07db      	lsls	r3, r3, #31
 80060d2:	d40f      	bmi.n	80060f4 <_dtoa_r+0x6e4>
 80060d4:	4651      	mov	r1, sl
 80060d6:	4620      	mov	r0, r4
 80060d8:	f000 fd86 	bl	8006be8 <_Bfree>
 80060dc:	2300      	movs	r3, #0
 80060de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80060e0:	702b      	strb	r3, [r5, #0]
 80060e2:	f10b 0301 	add.w	r3, fp, #1
 80060e6:	6013      	str	r3, [r2, #0]
 80060e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	f43f ace2 	beq.w	8005ab4 <_dtoa_r+0xa4>
 80060f0:	601d      	str	r5, [r3, #0]
 80060f2:	e4df      	b.n	8005ab4 <_dtoa_r+0xa4>
 80060f4:	465f      	mov	r7, fp
 80060f6:	462b      	mov	r3, r5
 80060f8:	461d      	mov	r5, r3
 80060fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80060fe:	2a39      	cmp	r2, #57	; 0x39
 8006100:	d106      	bne.n	8006110 <_dtoa_r+0x700>
 8006102:	9a00      	ldr	r2, [sp, #0]
 8006104:	429a      	cmp	r2, r3
 8006106:	d1f7      	bne.n	80060f8 <_dtoa_r+0x6e8>
 8006108:	9900      	ldr	r1, [sp, #0]
 800610a:	2230      	movs	r2, #48	; 0x30
 800610c:	3701      	adds	r7, #1
 800610e:	700a      	strb	r2, [r1, #0]
 8006110:	781a      	ldrb	r2, [r3, #0]
 8006112:	3201      	adds	r2, #1
 8006114:	701a      	strb	r2, [r3, #0]
 8006116:	e790      	b.n	800603a <_dtoa_r+0x62a>
 8006118:	4ba3      	ldr	r3, [pc, #652]	; (80063a8 <_dtoa_r+0x998>)
 800611a:	2200      	movs	r2, #0
 800611c:	f7fa fa74 	bl	8000608 <__aeabi_dmul>
 8006120:	2200      	movs	r2, #0
 8006122:	2300      	movs	r3, #0
 8006124:	4606      	mov	r6, r0
 8006126:	460f      	mov	r7, r1
 8006128:	f7fa fcd6 	bl	8000ad8 <__aeabi_dcmpeq>
 800612c:	2800      	cmp	r0, #0
 800612e:	d09e      	beq.n	800606e <_dtoa_r+0x65e>
 8006130:	e7d0      	b.n	80060d4 <_dtoa_r+0x6c4>
 8006132:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006134:	2a00      	cmp	r2, #0
 8006136:	f000 80ca 	beq.w	80062ce <_dtoa_r+0x8be>
 800613a:	9a07      	ldr	r2, [sp, #28]
 800613c:	2a01      	cmp	r2, #1
 800613e:	f300 80ad 	bgt.w	800629c <_dtoa_r+0x88c>
 8006142:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006144:	2a00      	cmp	r2, #0
 8006146:	f000 80a5 	beq.w	8006294 <_dtoa_r+0x884>
 800614a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800614e:	9e08      	ldr	r6, [sp, #32]
 8006150:	9d05      	ldr	r5, [sp, #20]
 8006152:	9a05      	ldr	r2, [sp, #20]
 8006154:	441a      	add	r2, r3
 8006156:	9205      	str	r2, [sp, #20]
 8006158:	9a06      	ldr	r2, [sp, #24]
 800615a:	2101      	movs	r1, #1
 800615c:	441a      	add	r2, r3
 800615e:	4620      	mov	r0, r4
 8006160:	9206      	str	r2, [sp, #24]
 8006162:	f000 fdf7 	bl	8006d54 <__i2b>
 8006166:	4607      	mov	r7, r0
 8006168:	b165      	cbz	r5, 8006184 <_dtoa_r+0x774>
 800616a:	9b06      	ldr	r3, [sp, #24]
 800616c:	2b00      	cmp	r3, #0
 800616e:	dd09      	ble.n	8006184 <_dtoa_r+0x774>
 8006170:	42ab      	cmp	r3, r5
 8006172:	9a05      	ldr	r2, [sp, #20]
 8006174:	bfa8      	it	ge
 8006176:	462b      	movge	r3, r5
 8006178:	1ad2      	subs	r2, r2, r3
 800617a:	9205      	str	r2, [sp, #20]
 800617c:	9a06      	ldr	r2, [sp, #24]
 800617e:	1aed      	subs	r5, r5, r3
 8006180:	1ad3      	subs	r3, r2, r3
 8006182:	9306      	str	r3, [sp, #24]
 8006184:	9b08      	ldr	r3, [sp, #32]
 8006186:	b1f3      	cbz	r3, 80061c6 <_dtoa_r+0x7b6>
 8006188:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800618a:	2b00      	cmp	r3, #0
 800618c:	f000 80a3 	beq.w	80062d6 <_dtoa_r+0x8c6>
 8006190:	2e00      	cmp	r6, #0
 8006192:	dd10      	ble.n	80061b6 <_dtoa_r+0x7a6>
 8006194:	4639      	mov	r1, r7
 8006196:	4632      	mov	r2, r6
 8006198:	4620      	mov	r0, r4
 800619a:	f000 fe9b 	bl	8006ed4 <__pow5mult>
 800619e:	4652      	mov	r2, sl
 80061a0:	4601      	mov	r1, r0
 80061a2:	4607      	mov	r7, r0
 80061a4:	4620      	mov	r0, r4
 80061a6:	f000 fdeb 	bl	8006d80 <__multiply>
 80061aa:	4651      	mov	r1, sl
 80061ac:	4680      	mov	r8, r0
 80061ae:	4620      	mov	r0, r4
 80061b0:	f000 fd1a 	bl	8006be8 <_Bfree>
 80061b4:	46c2      	mov	sl, r8
 80061b6:	9b08      	ldr	r3, [sp, #32]
 80061b8:	1b9a      	subs	r2, r3, r6
 80061ba:	d004      	beq.n	80061c6 <_dtoa_r+0x7b6>
 80061bc:	4651      	mov	r1, sl
 80061be:	4620      	mov	r0, r4
 80061c0:	f000 fe88 	bl	8006ed4 <__pow5mult>
 80061c4:	4682      	mov	sl, r0
 80061c6:	2101      	movs	r1, #1
 80061c8:	4620      	mov	r0, r4
 80061ca:	f000 fdc3 	bl	8006d54 <__i2b>
 80061ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	4606      	mov	r6, r0
 80061d4:	f340 8081 	ble.w	80062da <_dtoa_r+0x8ca>
 80061d8:	461a      	mov	r2, r3
 80061da:	4601      	mov	r1, r0
 80061dc:	4620      	mov	r0, r4
 80061de:	f000 fe79 	bl	8006ed4 <__pow5mult>
 80061e2:	9b07      	ldr	r3, [sp, #28]
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	4606      	mov	r6, r0
 80061e8:	dd7a      	ble.n	80062e0 <_dtoa_r+0x8d0>
 80061ea:	f04f 0800 	mov.w	r8, #0
 80061ee:	6933      	ldr	r3, [r6, #16]
 80061f0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80061f4:	6918      	ldr	r0, [r3, #16]
 80061f6:	f000 fd5f 	bl	8006cb8 <__hi0bits>
 80061fa:	f1c0 0020 	rsb	r0, r0, #32
 80061fe:	9b06      	ldr	r3, [sp, #24]
 8006200:	4418      	add	r0, r3
 8006202:	f010 001f 	ands.w	r0, r0, #31
 8006206:	f000 8094 	beq.w	8006332 <_dtoa_r+0x922>
 800620a:	f1c0 0320 	rsb	r3, r0, #32
 800620e:	2b04      	cmp	r3, #4
 8006210:	f340 8085 	ble.w	800631e <_dtoa_r+0x90e>
 8006214:	9b05      	ldr	r3, [sp, #20]
 8006216:	f1c0 001c 	rsb	r0, r0, #28
 800621a:	4403      	add	r3, r0
 800621c:	9305      	str	r3, [sp, #20]
 800621e:	9b06      	ldr	r3, [sp, #24]
 8006220:	4403      	add	r3, r0
 8006222:	4405      	add	r5, r0
 8006224:	9306      	str	r3, [sp, #24]
 8006226:	9b05      	ldr	r3, [sp, #20]
 8006228:	2b00      	cmp	r3, #0
 800622a:	dd05      	ble.n	8006238 <_dtoa_r+0x828>
 800622c:	4651      	mov	r1, sl
 800622e:	461a      	mov	r2, r3
 8006230:	4620      	mov	r0, r4
 8006232:	f000 fea9 	bl	8006f88 <__lshift>
 8006236:	4682      	mov	sl, r0
 8006238:	9b06      	ldr	r3, [sp, #24]
 800623a:	2b00      	cmp	r3, #0
 800623c:	dd05      	ble.n	800624a <_dtoa_r+0x83a>
 800623e:	4631      	mov	r1, r6
 8006240:	461a      	mov	r2, r3
 8006242:	4620      	mov	r0, r4
 8006244:	f000 fea0 	bl	8006f88 <__lshift>
 8006248:	4606      	mov	r6, r0
 800624a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800624c:	2b00      	cmp	r3, #0
 800624e:	d072      	beq.n	8006336 <_dtoa_r+0x926>
 8006250:	4631      	mov	r1, r6
 8006252:	4650      	mov	r0, sl
 8006254:	f000 ff04 	bl	8007060 <__mcmp>
 8006258:	2800      	cmp	r0, #0
 800625a:	da6c      	bge.n	8006336 <_dtoa_r+0x926>
 800625c:	2300      	movs	r3, #0
 800625e:	4651      	mov	r1, sl
 8006260:	220a      	movs	r2, #10
 8006262:	4620      	mov	r0, r4
 8006264:	f000 fce2 	bl	8006c2c <__multadd>
 8006268:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800626a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800626e:	4682      	mov	sl, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	f000 81b0 	beq.w	80065d6 <_dtoa_r+0xbc6>
 8006276:	2300      	movs	r3, #0
 8006278:	4639      	mov	r1, r7
 800627a:	220a      	movs	r2, #10
 800627c:	4620      	mov	r0, r4
 800627e:	f000 fcd5 	bl	8006c2c <__multadd>
 8006282:	9b01      	ldr	r3, [sp, #4]
 8006284:	2b00      	cmp	r3, #0
 8006286:	4607      	mov	r7, r0
 8006288:	f300 8096 	bgt.w	80063b8 <_dtoa_r+0x9a8>
 800628c:	9b07      	ldr	r3, [sp, #28]
 800628e:	2b02      	cmp	r3, #2
 8006290:	dc59      	bgt.n	8006346 <_dtoa_r+0x936>
 8006292:	e091      	b.n	80063b8 <_dtoa_r+0x9a8>
 8006294:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006296:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800629a:	e758      	b.n	800614e <_dtoa_r+0x73e>
 800629c:	9b04      	ldr	r3, [sp, #16]
 800629e:	1e5e      	subs	r6, r3, #1
 80062a0:	9b08      	ldr	r3, [sp, #32]
 80062a2:	42b3      	cmp	r3, r6
 80062a4:	bfbf      	itttt	lt
 80062a6:	9b08      	ldrlt	r3, [sp, #32]
 80062a8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80062aa:	9608      	strlt	r6, [sp, #32]
 80062ac:	1af3      	sublt	r3, r6, r3
 80062ae:	bfb4      	ite	lt
 80062b0:	18d2      	addlt	r2, r2, r3
 80062b2:	1b9e      	subge	r6, r3, r6
 80062b4:	9b04      	ldr	r3, [sp, #16]
 80062b6:	bfbc      	itt	lt
 80062b8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80062ba:	2600      	movlt	r6, #0
 80062bc:	2b00      	cmp	r3, #0
 80062be:	bfb7      	itett	lt
 80062c0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80062c4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80062c8:	1a9d      	sublt	r5, r3, r2
 80062ca:	2300      	movlt	r3, #0
 80062cc:	e741      	b.n	8006152 <_dtoa_r+0x742>
 80062ce:	9e08      	ldr	r6, [sp, #32]
 80062d0:	9d05      	ldr	r5, [sp, #20]
 80062d2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80062d4:	e748      	b.n	8006168 <_dtoa_r+0x758>
 80062d6:	9a08      	ldr	r2, [sp, #32]
 80062d8:	e770      	b.n	80061bc <_dtoa_r+0x7ac>
 80062da:	9b07      	ldr	r3, [sp, #28]
 80062dc:	2b01      	cmp	r3, #1
 80062de:	dc19      	bgt.n	8006314 <_dtoa_r+0x904>
 80062e0:	9b02      	ldr	r3, [sp, #8]
 80062e2:	b9bb      	cbnz	r3, 8006314 <_dtoa_r+0x904>
 80062e4:	9b03      	ldr	r3, [sp, #12]
 80062e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062ea:	b99b      	cbnz	r3, 8006314 <_dtoa_r+0x904>
 80062ec:	9b03      	ldr	r3, [sp, #12]
 80062ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80062f2:	0d1b      	lsrs	r3, r3, #20
 80062f4:	051b      	lsls	r3, r3, #20
 80062f6:	b183      	cbz	r3, 800631a <_dtoa_r+0x90a>
 80062f8:	9b05      	ldr	r3, [sp, #20]
 80062fa:	3301      	adds	r3, #1
 80062fc:	9305      	str	r3, [sp, #20]
 80062fe:	9b06      	ldr	r3, [sp, #24]
 8006300:	3301      	adds	r3, #1
 8006302:	9306      	str	r3, [sp, #24]
 8006304:	f04f 0801 	mov.w	r8, #1
 8006308:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800630a:	2b00      	cmp	r3, #0
 800630c:	f47f af6f 	bne.w	80061ee <_dtoa_r+0x7de>
 8006310:	2001      	movs	r0, #1
 8006312:	e774      	b.n	80061fe <_dtoa_r+0x7ee>
 8006314:	f04f 0800 	mov.w	r8, #0
 8006318:	e7f6      	b.n	8006308 <_dtoa_r+0x8f8>
 800631a:	4698      	mov	r8, r3
 800631c:	e7f4      	b.n	8006308 <_dtoa_r+0x8f8>
 800631e:	d082      	beq.n	8006226 <_dtoa_r+0x816>
 8006320:	9a05      	ldr	r2, [sp, #20]
 8006322:	331c      	adds	r3, #28
 8006324:	441a      	add	r2, r3
 8006326:	9205      	str	r2, [sp, #20]
 8006328:	9a06      	ldr	r2, [sp, #24]
 800632a:	441a      	add	r2, r3
 800632c:	441d      	add	r5, r3
 800632e:	9206      	str	r2, [sp, #24]
 8006330:	e779      	b.n	8006226 <_dtoa_r+0x816>
 8006332:	4603      	mov	r3, r0
 8006334:	e7f4      	b.n	8006320 <_dtoa_r+0x910>
 8006336:	9b04      	ldr	r3, [sp, #16]
 8006338:	2b00      	cmp	r3, #0
 800633a:	dc37      	bgt.n	80063ac <_dtoa_r+0x99c>
 800633c:	9b07      	ldr	r3, [sp, #28]
 800633e:	2b02      	cmp	r3, #2
 8006340:	dd34      	ble.n	80063ac <_dtoa_r+0x99c>
 8006342:	9b04      	ldr	r3, [sp, #16]
 8006344:	9301      	str	r3, [sp, #4]
 8006346:	9b01      	ldr	r3, [sp, #4]
 8006348:	b963      	cbnz	r3, 8006364 <_dtoa_r+0x954>
 800634a:	4631      	mov	r1, r6
 800634c:	2205      	movs	r2, #5
 800634e:	4620      	mov	r0, r4
 8006350:	f000 fc6c 	bl	8006c2c <__multadd>
 8006354:	4601      	mov	r1, r0
 8006356:	4606      	mov	r6, r0
 8006358:	4650      	mov	r0, sl
 800635a:	f000 fe81 	bl	8007060 <__mcmp>
 800635e:	2800      	cmp	r0, #0
 8006360:	f73f adbb 	bgt.w	8005eda <_dtoa_r+0x4ca>
 8006364:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006366:	9d00      	ldr	r5, [sp, #0]
 8006368:	ea6f 0b03 	mvn.w	fp, r3
 800636c:	f04f 0800 	mov.w	r8, #0
 8006370:	4631      	mov	r1, r6
 8006372:	4620      	mov	r0, r4
 8006374:	f000 fc38 	bl	8006be8 <_Bfree>
 8006378:	2f00      	cmp	r7, #0
 800637a:	f43f aeab 	beq.w	80060d4 <_dtoa_r+0x6c4>
 800637e:	f1b8 0f00 	cmp.w	r8, #0
 8006382:	d005      	beq.n	8006390 <_dtoa_r+0x980>
 8006384:	45b8      	cmp	r8, r7
 8006386:	d003      	beq.n	8006390 <_dtoa_r+0x980>
 8006388:	4641      	mov	r1, r8
 800638a:	4620      	mov	r0, r4
 800638c:	f000 fc2c 	bl	8006be8 <_Bfree>
 8006390:	4639      	mov	r1, r7
 8006392:	4620      	mov	r0, r4
 8006394:	f000 fc28 	bl	8006be8 <_Bfree>
 8006398:	e69c      	b.n	80060d4 <_dtoa_r+0x6c4>
 800639a:	2600      	movs	r6, #0
 800639c:	4637      	mov	r7, r6
 800639e:	e7e1      	b.n	8006364 <_dtoa_r+0x954>
 80063a0:	46bb      	mov	fp, r7
 80063a2:	4637      	mov	r7, r6
 80063a4:	e599      	b.n	8005eda <_dtoa_r+0x4ca>
 80063a6:	bf00      	nop
 80063a8:	40240000 	.word	0x40240000
 80063ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	f000 80c8 	beq.w	8006544 <_dtoa_r+0xb34>
 80063b4:	9b04      	ldr	r3, [sp, #16]
 80063b6:	9301      	str	r3, [sp, #4]
 80063b8:	2d00      	cmp	r5, #0
 80063ba:	dd05      	ble.n	80063c8 <_dtoa_r+0x9b8>
 80063bc:	4639      	mov	r1, r7
 80063be:	462a      	mov	r2, r5
 80063c0:	4620      	mov	r0, r4
 80063c2:	f000 fde1 	bl	8006f88 <__lshift>
 80063c6:	4607      	mov	r7, r0
 80063c8:	f1b8 0f00 	cmp.w	r8, #0
 80063cc:	d05b      	beq.n	8006486 <_dtoa_r+0xa76>
 80063ce:	6879      	ldr	r1, [r7, #4]
 80063d0:	4620      	mov	r0, r4
 80063d2:	f000 fbc9 	bl	8006b68 <_Balloc>
 80063d6:	4605      	mov	r5, r0
 80063d8:	b928      	cbnz	r0, 80063e6 <_dtoa_r+0x9d6>
 80063da:	4b83      	ldr	r3, [pc, #524]	; (80065e8 <_dtoa_r+0xbd8>)
 80063dc:	4602      	mov	r2, r0
 80063de:	f240 21ef 	movw	r1, #751	; 0x2ef
 80063e2:	f7ff bb2e 	b.w	8005a42 <_dtoa_r+0x32>
 80063e6:	693a      	ldr	r2, [r7, #16]
 80063e8:	3202      	adds	r2, #2
 80063ea:	0092      	lsls	r2, r2, #2
 80063ec:	f107 010c 	add.w	r1, r7, #12
 80063f0:	300c      	adds	r0, #12
 80063f2:	f7ff fa76 	bl	80058e2 <memcpy>
 80063f6:	2201      	movs	r2, #1
 80063f8:	4629      	mov	r1, r5
 80063fa:	4620      	mov	r0, r4
 80063fc:	f000 fdc4 	bl	8006f88 <__lshift>
 8006400:	9b00      	ldr	r3, [sp, #0]
 8006402:	3301      	adds	r3, #1
 8006404:	9304      	str	r3, [sp, #16]
 8006406:	e9dd 2300 	ldrd	r2, r3, [sp]
 800640a:	4413      	add	r3, r2
 800640c:	9308      	str	r3, [sp, #32]
 800640e:	9b02      	ldr	r3, [sp, #8]
 8006410:	f003 0301 	and.w	r3, r3, #1
 8006414:	46b8      	mov	r8, r7
 8006416:	9306      	str	r3, [sp, #24]
 8006418:	4607      	mov	r7, r0
 800641a:	9b04      	ldr	r3, [sp, #16]
 800641c:	4631      	mov	r1, r6
 800641e:	3b01      	subs	r3, #1
 8006420:	4650      	mov	r0, sl
 8006422:	9301      	str	r3, [sp, #4]
 8006424:	f7ff fa6b 	bl	80058fe <quorem>
 8006428:	4641      	mov	r1, r8
 800642a:	9002      	str	r0, [sp, #8]
 800642c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006430:	4650      	mov	r0, sl
 8006432:	f000 fe15 	bl	8007060 <__mcmp>
 8006436:	463a      	mov	r2, r7
 8006438:	9005      	str	r0, [sp, #20]
 800643a:	4631      	mov	r1, r6
 800643c:	4620      	mov	r0, r4
 800643e:	f000 fe2b 	bl	8007098 <__mdiff>
 8006442:	68c2      	ldr	r2, [r0, #12]
 8006444:	4605      	mov	r5, r0
 8006446:	bb02      	cbnz	r2, 800648a <_dtoa_r+0xa7a>
 8006448:	4601      	mov	r1, r0
 800644a:	4650      	mov	r0, sl
 800644c:	f000 fe08 	bl	8007060 <__mcmp>
 8006450:	4602      	mov	r2, r0
 8006452:	4629      	mov	r1, r5
 8006454:	4620      	mov	r0, r4
 8006456:	9209      	str	r2, [sp, #36]	; 0x24
 8006458:	f000 fbc6 	bl	8006be8 <_Bfree>
 800645c:	9b07      	ldr	r3, [sp, #28]
 800645e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006460:	9d04      	ldr	r5, [sp, #16]
 8006462:	ea43 0102 	orr.w	r1, r3, r2
 8006466:	9b06      	ldr	r3, [sp, #24]
 8006468:	4319      	orrs	r1, r3
 800646a:	d110      	bne.n	800648e <_dtoa_r+0xa7e>
 800646c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006470:	d029      	beq.n	80064c6 <_dtoa_r+0xab6>
 8006472:	9b05      	ldr	r3, [sp, #20]
 8006474:	2b00      	cmp	r3, #0
 8006476:	dd02      	ble.n	800647e <_dtoa_r+0xa6e>
 8006478:	9b02      	ldr	r3, [sp, #8]
 800647a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800647e:	9b01      	ldr	r3, [sp, #4]
 8006480:	f883 9000 	strb.w	r9, [r3]
 8006484:	e774      	b.n	8006370 <_dtoa_r+0x960>
 8006486:	4638      	mov	r0, r7
 8006488:	e7ba      	b.n	8006400 <_dtoa_r+0x9f0>
 800648a:	2201      	movs	r2, #1
 800648c:	e7e1      	b.n	8006452 <_dtoa_r+0xa42>
 800648e:	9b05      	ldr	r3, [sp, #20]
 8006490:	2b00      	cmp	r3, #0
 8006492:	db04      	blt.n	800649e <_dtoa_r+0xa8e>
 8006494:	9907      	ldr	r1, [sp, #28]
 8006496:	430b      	orrs	r3, r1
 8006498:	9906      	ldr	r1, [sp, #24]
 800649a:	430b      	orrs	r3, r1
 800649c:	d120      	bne.n	80064e0 <_dtoa_r+0xad0>
 800649e:	2a00      	cmp	r2, #0
 80064a0:	dded      	ble.n	800647e <_dtoa_r+0xa6e>
 80064a2:	4651      	mov	r1, sl
 80064a4:	2201      	movs	r2, #1
 80064a6:	4620      	mov	r0, r4
 80064a8:	f000 fd6e 	bl	8006f88 <__lshift>
 80064ac:	4631      	mov	r1, r6
 80064ae:	4682      	mov	sl, r0
 80064b0:	f000 fdd6 	bl	8007060 <__mcmp>
 80064b4:	2800      	cmp	r0, #0
 80064b6:	dc03      	bgt.n	80064c0 <_dtoa_r+0xab0>
 80064b8:	d1e1      	bne.n	800647e <_dtoa_r+0xa6e>
 80064ba:	f019 0f01 	tst.w	r9, #1
 80064be:	d0de      	beq.n	800647e <_dtoa_r+0xa6e>
 80064c0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80064c4:	d1d8      	bne.n	8006478 <_dtoa_r+0xa68>
 80064c6:	9a01      	ldr	r2, [sp, #4]
 80064c8:	2339      	movs	r3, #57	; 0x39
 80064ca:	7013      	strb	r3, [r2, #0]
 80064cc:	462b      	mov	r3, r5
 80064ce:	461d      	mov	r5, r3
 80064d0:	3b01      	subs	r3, #1
 80064d2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80064d6:	2a39      	cmp	r2, #57	; 0x39
 80064d8:	d06c      	beq.n	80065b4 <_dtoa_r+0xba4>
 80064da:	3201      	adds	r2, #1
 80064dc:	701a      	strb	r2, [r3, #0]
 80064de:	e747      	b.n	8006370 <_dtoa_r+0x960>
 80064e0:	2a00      	cmp	r2, #0
 80064e2:	dd07      	ble.n	80064f4 <_dtoa_r+0xae4>
 80064e4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80064e8:	d0ed      	beq.n	80064c6 <_dtoa_r+0xab6>
 80064ea:	9a01      	ldr	r2, [sp, #4]
 80064ec:	f109 0301 	add.w	r3, r9, #1
 80064f0:	7013      	strb	r3, [r2, #0]
 80064f2:	e73d      	b.n	8006370 <_dtoa_r+0x960>
 80064f4:	9b04      	ldr	r3, [sp, #16]
 80064f6:	9a08      	ldr	r2, [sp, #32]
 80064f8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d043      	beq.n	8006588 <_dtoa_r+0xb78>
 8006500:	4651      	mov	r1, sl
 8006502:	2300      	movs	r3, #0
 8006504:	220a      	movs	r2, #10
 8006506:	4620      	mov	r0, r4
 8006508:	f000 fb90 	bl	8006c2c <__multadd>
 800650c:	45b8      	cmp	r8, r7
 800650e:	4682      	mov	sl, r0
 8006510:	f04f 0300 	mov.w	r3, #0
 8006514:	f04f 020a 	mov.w	r2, #10
 8006518:	4641      	mov	r1, r8
 800651a:	4620      	mov	r0, r4
 800651c:	d107      	bne.n	800652e <_dtoa_r+0xb1e>
 800651e:	f000 fb85 	bl	8006c2c <__multadd>
 8006522:	4680      	mov	r8, r0
 8006524:	4607      	mov	r7, r0
 8006526:	9b04      	ldr	r3, [sp, #16]
 8006528:	3301      	adds	r3, #1
 800652a:	9304      	str	r3, [sp, #16]
 800652c:	e775      	b.n	800641a <_dtoa_r+0xa0a>
 800652e:	f000 fb7d 	bl	8006c2c <__multadd>
 8006532:	4639      	mov	r1, r7
 8006534:	4680      	mov	r8, r0
 8006536:	2300      	movs	r3, #0
 8006538:	220a      	movs	r2, #10
 800653a:	4620      	mov	r0, r4
 800653c:	f000 fb76 	bl	8006c2c <__multadd>
 8006540:	4607      	mov	r7, r0
 8006542:	e7f0      	b.n	8006526 <_dtoa_r+0xb16>
 8006544:	9b04      	ldr	r3, [sp, #16]
 8006546:	9301      	str	r3, [sp, #4]
 8006548:	9d00      	ldr	r5, [sp, #0]
 800654a:	4631      	mov	r1, r6
 800654c:	4650      	mov	r0, sl
 800654e:	f7ff f9d6 	bl	80058fe <quorem>
 8006552:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006556:	9b00      	ldr	r3, [sp, #0]
 8006558:	f805 9b01 	strb.w	r9, [r5], #1
 800655c:	1aea      	subs	r2, r5, r3
 800655e:	9b01      	ldr	r3, [sp, #4]
 8006560:	4293      	cmp	r3, r2
 8006562:	dd07      	ble.n	8006574 <_dtoa_r+0xb64>
 8006564:	4651      	mov	r1, sl
 8006566:	2300      	movs	r3, #0
 8006568:	220a      	movs	r2, #10
 800656a:	4620      	mov	r0, r4
 800656c:	f000 fb5e 	bl	8006c2c <__multadd>
 8006570:	4682      	mov	sl, r0
 8006572:	e7ea      	b.n	800654a <_dtoa_r+0xb3a>
 8006574:	9b01      	ldr	r3, [sp, #4]
 8006576:	2b00      	cmp	r3, #0
 8006578:	bfc8      	it	gt
 800657a:	461d      	movgt	r5, r3
 800657c:	9b00      	ldr	r3, [sp, #0]
 800657e:	bfd8      	it	le
 8006580:	2501      	movle	r5, #1
 8006582:	441d      	add	r5, r3
 8006584:	f04f 0800 	mov.w	r8, #0
 8006588:	4651      	mov	r1, sl
 800658a:	2201      	movs	r2, #1
 800658c:	4620      	mov	r0, r4
 800658e:	f000 fcfb 	bl	8006f88 <__lshift>
 8006592:	4631      	mov	r1, r6
 8006594:	4682      	mov	sl, r0
 8006596:	f000 fd63 	bl	8007060 <__mcmp>
 800659a:	2800      	cmp	r0, #0
 800659c:	dc96      	bgt.n	80064cc <_dtoa_r+0xabc>
 800659e:	d102      	bne.n	80065a6 <_dtoa_r+0xb96>
 80065a0:	f019 0f01 	tst.w	r9, #1
 80065a4:	d192      	bne.n	80064cc <_dtoa_r+0xabc>
 80065a6:	462b      	mov	r3, r5
 80065a8:	461d      	mov	r5, r3
 80065aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065ae:	2a30      	cmp	r2, #48	; 0x30
 80065b0:	d0fa      	beq.n	80065a8 <_dtoa_r+0xb98>
 80065b2:	e6dd      	b.n	8006370 <_dtoa_r+0x960>
 80065b4:	9a00      	ldr	r2, [sp, #0]
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d189      	bne.n	80064ce <_dtoa_r+0xabe>
 80065ba:	f10b 0b01 	add.w	fp, fp, #1
 80065be:	2331      	movs	r3, #49	; 0x31
 80065c0:	e796      	b.n	80064f0 <_dtoa_r+0xae0>
 80065c2:	4b0a      	ldr	r3, [pc, #40]	; (80065ec <_dtoa_r+0xbdc>)
 80065c4:	f7ff ba99 	b.w	8005afa <_dtoa_r+0xea>
 80065c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	f47f aa6d 	bne.w	8005aaa <_dtoa_r+0x9a>
 80065d0:	4b07      	ldr	r3, [pc, #28]	; (80065f0 <_dtoa_r+0xbe0>)
 80065d2:	f7ff ba92 	b.w	8005afa <_dtoa_r+0xea>
 80065d6:	9b01      	ldr	r3, [sp, #4]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	dcb5      	bgt.n	8006548 <_dtoa_r+0xb38>
 80065dc:	9b07      	ldr	r3, [sp, #28]
 80065de:	2b02      	cmp	r3, #2
 80065e0:	f73f aeb1 	bgt.w	8006346 <_dtoa_r+0x936>
 80065e4:	e7b0      	b.n	8006548 <_dtoa_r+0xb38>
 80065e6:	bf00      	nop
 80065e8:	08007c80 	.word	0x08007c80
 80065ec:	08007be0 	.word	0x08007be0
 80065f0:	08007c04 	.word	0x08007c04

080065f4 <__ssputs_r>:
 80065f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065f8:	688e      	ldr	r6, [r1, #8]
 80065fa:	461f      	mov	r7, r3
 80065fc:	42be      	cmp	r6, r7
 80065fe:	680b      	ldr	r3, [r1, #0]
 8006600:	4682      	mov	sl, r0
 8006602:	460c      	mov	r4, r1
 8006604:	4690      	mov	r8, r2
 8006606:	d82c      	bhi.n	8006662 <__ssputs_r+0x6e>
 8006608:	898a      	ldrh	r2, [r1, #12]
 800660a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800660e:	d026      	beq.n	800665e <__ssputs_r+0x6a>
 8006610:	6965      	ldr	r5, [r4, #20]
 8006612:	6909      	ldr	r1, [r1, #16]
 8006614:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006618:	eba3 0901 	sub.w	r9, r3, r1
 800661c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006620:	1c7b      	adds	r3, r7, #1
 8006622:	444b      	add	r3, r9
 8006624:	106d      	asrs	r5, r5, #1
 8006626:	429d      	cmp	r5, r3
 8006628:	bf38      	it	cc
 800662a:	461d      	movcc	r5, r3
 800662c:	0553      	lsls	r3, r2, #21
 800662e:	d527      	bpl.n	8006680 <__ssputs_r+0x8c>
 8006630:	4629      	mov	r1, r5
 8006632:	f000 f95f 	bl	80068f4 <_malloc_r>
 8006636:	4606      	mov	r6, r0
 8006638:	b360      	cbz	r0, 8006694 <__ssputs_r+0xa0>
 800663a:	6921      	ldr	r1, [r4, #16]
 800663c:	464a      	mov	r2, r9
 800663e:	f7ff f950 	bl	80058e2 <memcpy>
 8006642:	89a3      	ldrh	r3, [r4, #12]
 8006644:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006648:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800664c:	81a3      	strh	r3, [r4, #12]
 800664e:	6126      	str	r6, [r4, #16]
 8006650:	6165      	str	r5, [r4, #20]
 8006652:	444e      	add	r6, r9
 8006654:	eba5 0509 	sub.w	r5, r5, r9
 8006658:	6026      	str	r6, [r4, #0]
 800665a:	60a5      	str	r5, [r4, #8]
 800665c:	463e      	mov	r6, r7
 800665e:	42be      	cmp	r6, r7
 8006660:	d900      	bls.n	8006664 <__ssputs_r+0x70>
 8006662:	463e      	mov	r6, r7
 8006664:	6820      	ldr	r0, [r4, #0]
 8006666:	4632      	mov	r2, r6
 8006668:	4641      	mov	r1, r8
 800666a:	f000 fe6b 	bl	8007344 <memmove>
 800666e:	68a3      	ldr	r3, [r4, #8]
 8006670:	1b9b      	subs	r3, r3, r6
 8006672:	60a3      	str	r3, [r4, #8]
 8006674:	6823      	ldr	r3, [r4, #0]
 8006676:	4433      	add	r3, r6
 8006678:	6023      	str	r3, [r4, #0]
 800667a:	2000      	movs	r0, #0
 800667c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006680:	462a      	mov	r2, r5
 8006682:	f000 fe30 	bl	80072e6 <_realloc_r>
 8006686:	4606      	mov	r6, r0
 8006688:	2800      	cmp	r0, #0
 800668a:	d1e0      	bne.n	800664e <__ssputs_r+0x5a>
 800668c:	6921      	ldr	r1, [r4, #16]
 800668e:	4650      	mov	r0, sl
 8006690:	f000 fefc 	bl	800748c <_free_r>
 8006694:	230c      	movs	r3, #12
 8006696:	f8ca 3000 	str.w	r3, [sl]
 800669a:	89a3      	ldrh	r3, [r4, #12]
 800669c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066a0:	81a3      	strh	r3, [r4, #12]
 80066a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066a6:	e7e9      	b.n	800667c <__ssputs_r+0x88>

080066a8 <_svfiprintf_r>:
 80066a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066ac:	4698      	mov	r8, r3
 80066ae:	898b      	ldrh	r3, [r1, #12]
 80066b0:	061b      	lsls	r3, r3, #24
 80066b2:	b09d      	sub	sp, #116	; 0x74
 80066b4:	4607      	mov	r7, r0
 80066b6:	460d      	mov	r5, r1
 80066b8:	4614      	mov	r4, r2
 80066ba:	d50e      	bpl.n	80066da <_svfiprintf_r+0x32>
 80066bc:	690b      	ldr	r3, [r1, #16]
 80066be:	b963      	cbnz	r3, 80066da <_svfiprintf_r+0x32>
 80066c0:	2140      	movs	r1, #64	; 0x40
 80066c2:	f000 f917 	bl	80068f4 <_malloc_r>
 80066c6:	6028      	str	r0, [r5, #0]
 80066c8:	6128      	str	r0, [r5, #16]
 80066ca:	b920      	cbnz	r0, 80066d6 <_svfiprintf_r+0x2e>
 80066cc:	230c      	movs	r3, #12
 80066ce:	603b      	str	r3, [r7, #0]
 80066d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066d4:	e0d0      	b.n	8006878 <_svfiprintf_r+0x1d0>
 80066d6:	2340      	movs	r3, #64	; 0x40
 80066d8:	616b      	str	r3, [r5, #20]
 80066da:	2300      	movs	r3, #0
 80066dc:	9309      	str	r3, [sp, #36]	; 0x24
 80066de:	2320      	movs	r3, #32
 80066e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80066e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80066e8:	2330      	movs	r3, #48	; 0x30
 80066ea:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006890 <_svfiprintf_r+0x1e8>
 80066ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80066f2:	f04f 0901 	mov.w	r9, #1
 80066f6:	4623      	mov	r3, r4
 80066f8:	469a      	mov	sl, r3
 80066fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80066fe:	b10a      	cbz	r2, 8006704 <_svfiprintf_r+0x5c>
 8006700:	2a25      	cmp	r2, #37	; 0x25
 8006702:	d1f9      	bne.n	80066f8 <_svfiprintf_r+0x50>
 8006704:	ebba 0b04 	subs.w	fp, sl, r4
 8006708:	d00b      	beq.n	8006722 <_svfiprintf_r+0x7a>
 800670a:	465b      	mov	r3, fp
 800670c:	4622      	mov	r2, r4
 800670e:	4629      	mov	r1, r5
 8006710:	4638      	mov	r0, r7
 8006712:	f7ff ff6f 	bl	80065f4 <__ssputs_r>
 8006716:	3001      	adds	r0, #1
 8006718:	f000 80a9 	beq.w	800686e <_svfiprintf_r+0x1c6>
 800671c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800671e:	445a      	add	r2, fp
 8006720:	9209      	str	r2, [sp, #36]	; 0x24
 8006722:	f89a 3000 	ldrb.w	r3, [sl]
 8006726:	2b00      	cmp	r3, #0
 8006728:	f000 80a1 	beq.w	800686e <_svfiprintf_r+0x1c6>
 800672c:	2300      	movs	r3, #0
 800672e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006732:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006736:	f10a 0a01 	add.w	sl, sl, #1
 800673a:	9304      	str	r3, [sp, #16]
 800673c:	9307      	str	r3, [sp, #28]
 800673e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006742:	931a      	str	r3, [sp, #104]	; 0x68
 8006744:	4654      	mov	r4, sl
 8006746:	2205      	movs	r2, #5
 8006748:	f814 1b01 	ldrb.w	r1, [r4], #1
 800674c:	4850      	ldr	r0, [pc, #320]	; (8006890 <_svfiprintf_r+0x1e8>)
 800674e:	f7f9 fd47 	bl	80001e0 <memchr>
 8006752:	9a04      	ldr	r2, [sp, #16]
 8006754:	b9d8      	cbnz	r0, 800678e <_svfiprintf_r+0xe6>
 8006756:	06d0      	lsls	r0, r2, #27
 8006758:	bf44      	itt	mi
 800675a:	2320      	movmi	r3, #32
 800675c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006760:	0711      	lsls	r1, r2, #28
 8006762:	bf44      	itt	mi
 8006764:	232b      	movmi	r3, #43	; 0x2b
 8006766:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800676a:	f89a 3000 	ldrb.w	r3, [sl]
 800676e:	2b2a      	cmp	r3, #42	; 0x2a
 8006770:	d015      	beq.n	800679e <_svfiprintf_r+0xf6>
 8006772:	9a07      	ldr	r2, [sp, #28]
 8006774:	4654      	mov	r4, sl
 8006776:	2000      	movs	r0, #0
 8006778:	f04f 0c0a 	mov.w	ip, #10
 800677c:	4621      	mov	r1, r4
 800677e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006782:	3b30      	subs	r3, #48	; 0x30
 8006784:	2b09      	cmp	r3, #9
 8006786:	d94d      	bls.n	8006824 <_svfiprintf_r+0x17c>
 8006788:	b1b0      	cbz	r0, 80067b8 <_svfiprintf_r+0x110>
 800678a:	9207      	str	r2, [sp, #28]
 800678c:	e014      	b.n	80067b8 <_svfiprintf_r+0x110>
 800678e:	eba0 0308 	sub.w	r3, r0, r8
 8006792:	fa09 f303 	lsl.w	r3, r9, r3
 8006796:	4313      	orrs	r3, r2
 8006798:	9304      	str	r3, [sp, #16]
 800679a:	46a2      	mov	sl, r4
 800679c:	e7d2      	b.n	8006744 <_svfiprintf_r+0x9c>
 800679e:	9b03      	ldr	r3, [sp, #12]
 80067a0:	1d19      	adds	r1, r3, #4
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	9103      	str	r1, [sp, #12]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	bfbb      	ittet	lt
 80067aa:	425b      	neglt	r3, r3
 80067ac:	f042 0202 	orrlt.w	r2, r2, #2
 80067b0:	9307      	strge	r3, [sp, #28]
 80067b2:	9307      	strlt	r3, [sp, #28]
 80067b4:	bfb8      	it	lt
 80067b6:	9204      	strlt	r2, [sp, #16]
 80067b8:	7823      	ldrb	r3, [r4, #0]
 80067ba:	2b2e      	cmp	r3, #46	; 0x2e
 80067bc:	d10c      	bne.n	80067d8 <_svfiprintf_r+0x130>
 80067be:	7863      	ldrb	r3, [r4, #1]
 80067c0:	2b2a      	cmp	r3, #42	; 0x2a
 80067c2:	d134      	bne.n	800682e <_svfiprintf_r+0x186>
 80067c4:	9b03      	ldr	r3, [sp, #12]
 80067c6:	1d1a      	adds	r2, r3, #4
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	9203      	str	r2, [sp, #12]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	bfb8      	it	lt
 80067d0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80067d4:	3402      	adds	r4, #2
 80067d6:	9305      	str	r3, [sp, #20]
 80067d8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80068a0 <_svfiprintf_r+0x1f8>
 80067dc:	7821      	ldrb	r1, [r4, #0]
 80067de:	2203      	movs	r2, #3
 80067e0:	4650      	mov	r0, sl
 80067e2:	f7f9 fcfd 	bl	80001e0 <memchr>
 80067e6:	b138      	cbz	r0, 80067f8 <_svfiprintf_r+0x150>
 80067e8:	9b04      	ldr	r3, [sp, #16]
 80067ea:	eba0 000a 	sub.w	r0, r0, sl
 80067ee:	2240      	movs	r2, #64	; 0x40
 80067f0:	4082      	lsls	r2, r0
 80067f2:	4313      	orrs	r3, r2
 80067f4:	3401      	adds	r4, #1
 80067f6:	9304      	str	r3, [sp, #16]
 80067f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067fc:	4825      	ldr	r0, [pc, #148]	; (8006894 <_svfiprintf_r+0x1ec>)
 80067fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006802:	2206      	movs	r2, #6
 8006804:	f7f9 fcec 	bl	80001e0 <memchr>
 8006808:	2800      	cmp	r0, #0
 800680a:	d038      	beq.n	800687e <_svfiprintf_r+0x1d6>
 800680c:	4b22      	ldr	r3, [pc, #136]	; (8006898 <_svfiprintf_r+0x1f0>)
 800680e:	bb1b      	cbnz	r3, 8006858 <_svfiprintf_r+0x1b0>
 8006810:	9b03      	ldr	r3, [sp, #12]
 8006812:	3307      	adds	r3, #7
 8006814:	f023 0307 	bic.w	r3, r3, #7
 8006818:	3308      	adds	r3, #8
 800681a:	9303      	str	r3, [sp, #12]
 800681c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800681e:	4433      	add	r3, r6
 8006820:	9309      	str	r3, [sp, #36]	; 0x24
 8006822:	e768      	b.n	80066f6 <_svfiprintf_r+0x4e>
 8006824:	fb0c 3202 	mla	r2, ip, r2, r3
 8006828:	460c      	mov	r4, r1
 800682a:	2001      	movs	r0, #1
 800682c:	e7a6      	b.n	800677c <_svfiprintf_r+0xd4>
 800682e:	2300      	movs	r3, #0
 8006830:	3401      	adds	r4, #1
 8006832:	9305      	str	r3, [sp, #20]
 8006834:	4619      	mov	r1, r3
 8006836:	f04f 0c0a 	mov.w	ip, #10
 800683a:	4620      	mov	r0, r4
 800683c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006840:	3a30      	subs	r2, #48	; 0x30
 8006842:	2a09      	cmp	r2, #9
 8006844:	d903      	bls.n	800684e <_svfiprintf_r+0x1a6>
 8006846:	2b00      	cmp	r3, #0
 8006848:	d0c6      	beq.n	80067d8 <_svfiprintf_r+0x130>
 800684a:	9105      	str	r1, [sp, #20]
 800684c:	e7c4      	b.n	80067d8 <_svfiprintf_r+0x130>
 800684e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006852:	4604      	mov	r4, r0
 8006854:	2301      	movs	r3, #1
 8006856:	e7f0      	b.n	800683a <_svfiprintf_r+0x192>
 8006858:	ab03      	add	r3, sp, #12
 800685a:	9300      	str	r3, [sp, #0]
 800685c:	462a      	mov	r2, r5
 800685e:	4b0f      	ldr	r3, [pc, #60]	; (800689c <_svfiprintf_r+0x1f4>)
 8006860:	a904      	add	r1, sp, #16
 8006862:	4638      	mov	r0, r7
 8006864:	f7fe fb5c 	bl	8004f20 <_printf_float>
 8006868:	1c42      	adds	r2, r0, #1
 800686a:	4606      	mov	r6, r0
 800686c:	d1d6      	bne.n	800681c <_svfiprintf_r+0x174>
 800686e:	89ab      	ldrh	r3, [r5, #12]
 8006870:	065b      	lsls	r3, r3, #25
 8006872:	f53f af2d 	bmi.w	80066d0 <_svfiprintf_r+0x28>
 8006876:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006878:	b01d      	add	sp, #116	; 0x74
 800687a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800687e:	ab03      	add	r3, sp, #12
 8006880:	9300      	str	r3, [sp, #0]
 8006882:	462a      	mov	r2, r5
 8006884:	4b05      	ldr	r3, [pc, #20]	; (800689c <_svfiprintf_r+0x1f4>)
 8006886:	a904      	add	r1, sp, #16
 8006888:	4638      	mov	r0, r7
 800688a:	f7fe fded 	bl	8005468 <_printf_i>
 800688e:	e7eb      	b.n	8006868 <_svfiprintf_r+0x1c0>
 8006890:	08007c91 	.word	0x08007c91
 8006894:	08007c9b 	.word	0x08007c9b
 8006898:	08004f21 	.word	0x08004f21
 800689c:	080065f5 	.word	0x080065f5
 80068a0:	08007c97 	.word	0x08007c97

080068a4 <malloc>:
 80068a4:	4b02      	ldr	r3, [pc, #8]	; (80068b0 <malloc+0xc>)
 80068a6:	4601      	mov	r1, r0
 80068a8:	6818      	ldr	r0, [r3, #0]
 80068aa:	f000 b823 	b.w	80068f4 <_malloc_r>
 80068ae:	bf00      	nop
 80068b0:	20000068 	.word	0x20000068

080068b4 <sbrk_aligned>:
 80068b4:	b570      	push	{r4, r5, r6, lr}
 80068b6:	4e0e      	ldr	r6, [pc, #56]	; (80068f0 <sbrk_aligned+0x3c>)
 80068b8:	460c      	mov	r4, r1
 80068ba:	6831      	ldr	r1, [r6, #0]
 80068bc:	4605      	mov	r5, r0
 80068be:	b911      	cbnz	r1, 80068c6 <sbrk_aligned+0x12>
 80068c0:	f000 fd8e 	bl	80073e0 <_sbrk_r>
 80068c4:	6030      	str	r0, [r6, #0]
 80068c6:	4621      	mov	r1, r4
 80068c8:	4628      	mov	r0, r5
 80068ca:	f000 fd89 	bl	80073e0 <_sbrk_r>
 80068ce:	1c43      	adds	r3, r0, #1
 80068d0:	d00a      	beq.n	80068e8 <sbrk_aligned+0x34>
 80068d2:	1cc4      	adds	r4, r0, #3
 80068d4:	f024 0403 	bic.w	r4, r4, #3
 80068d8:	42a0      	cmp	r0, r4
 80068da:	d007      	beq.n	80068ec <sbrk_aligned+0x38>
 80068dc:	1a21      	subs	r1, r4, r0
 80068de:	4628      	mov	r0, r5
 80068e0:	f000 fd7e 	bl	80073e0 <_sbrk_r>
 80068e4:	3001      	adds	r0, #1
 80068e6:	d101      	bne.n	80068ec <sbrk_aligned+0x38>
 80068e8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80068ec:	4620      	mov	r0, r4
 80068ee:	bd70      	pop	{r4, r5, r6, pc}
 80068f0:	20000424 	.word	0x20000424

080068f4 <_malloc_r>:
 80068f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068f8:	1ccd      	adds	r5, r1, #3
 80068fa:	f025 0503 	bic.w	r5, r5, #3
 80068fe:	3508      	adds	r5, #8
 8006900:	2d0c      	cmp	r5, #12
 8006902:	bf38      	it	cc
 8006904:	250c      	movcc	r5, #12
 8006906:	2d00      	cmp	r5, #0
 8006908:	4607      	mov	r7, r0
 800690a:	db01      	blt.n	8006910 <_malloc_r+0x1c>
 800690c:	42a9      	cmp	r1, r5
 800690e:	d905      	bls.n	800691c <_malloc_r+0x28>
 8006910:	230c      	movs	r3, #12
 8006912:	603b      	str	r3, [r7, #0]
 8006914:	2600      	movs	r6, #0
 8006916:	4630      	mov	r0, r6
 8006918:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800691c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80069f0 <_malloc_r+0xfc>
 8006920:	f000 f916 	bl	8006b50 <__malloc_lock>
 8006924:	f8d8 3000 	ldr.w	r3, [r8]
 8006928:	461c      	mov	r4, r3
 800692a:	bb5c      	cbnz	r4, 8006984 <_malloc_r+0x90>
 800692c:	4629      	mov	r1, r5
 800692e:	4638      	mov	r0, r7
 8006930:	f7ff ffc0 	bl	80068b4 <sbrk_aligned>
 8006934:	1c43      	adds	r3, r0, #1
 8006936:	4604      	mov	r4, r0
 8006938:	d155      	bne.n	80069e6 <_malloc_r+0xf2>
 800693a:	f8d8 4000 	ldr.w	r4, [r8]
 800693e:	4626      	mov	r6, r4
 8006940:	2e00      	cmp	r6, #0
 8006942:	d145      	bne.n	80069d0 <_malloc_r+0xdc>
 8006944:	2c00      	cmp	r4, #0
 8006946:	d048      	beq.n	80069da <_malloc_r+0xe6>
 8006948:	6823      	ldr	r3, [r4, #0]
 800694a:	4631      	mov	r1, r6
 800694c:	4638      	mov	r0, r7
 800694e:	eb04 0903 	add.w	r9, r4, r3
 8006952:	f000 fd45 	bl	80073e0 <_sbrk_r>
 8006956:	4581      	cmp	r9, r0
 8006958:	d13f      	bne.n	80069da <_malloc_r+0xe6>
 800695a:	6821      	ldr	r1, [r4, #0]
 800695c:	1a6d      	subs	r5, r5, r1
 800695e:	4629      	mov	r1, r5
 8006960:	4638      	mov	r0, r7
 8006962:	f7ff ffa7 	bl	80068b4 <sbrk_aligned>
 8006966:	3001      	adds	r0, #1
 8006968:	d037      	beq.n	80069da <_malloc_r+0xe6>
 800696a:	6823      	ldr	r3, [r4, #0]
 800696c:	442b      	add	r3, r5
 800696e:	6023      	str	r3, [r4, #0]
 8006970:	f8d8 3000 	ldr.w	r3, [r8]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d038      	beq.n	80069ea <_malloc_r+0xf6>
 8006978:	685a      	ldr	r2, [r3, #4]
 800697a:	42a2      	cmp	r2, r4
 800697c:	d12b      	bne.n	80069d6 <_malloc_r+0xe2>
 800697e:	2200      	movs	r2, #0
 8006980:	605a      	str	r2, [r3, #4]
 8006982:	e00f      	b.n	80069a4 <_malloc_r+0xb0>
 8006984:	6822      	ldr	r2, [r4, #0]
 8006986:	1b52      	subs	r2, r2, r5
 8006988:	d41f      	bmi.n	80069ca <_malloc_r+0xd6>
 800698a:	2a0b      	cmp	r2, #11
 800698c:	d917      	bls.n	80069be <_malloc_r+0xca>
 800698e:	1961      	adds	r1, r4, r5
 8006990:	42a3      	cmp	r3, r4
 8006992:	6025      	str	r5, [r4, #0]
 8006994:	bf18      	it	ne
 8006996:	6059      	strne	r1, [r3, #4]
 8006998:	6863      	ldr	r3, [r4, #4]
 800699a:	bf08      	it	eq
 800699c:	f8c8 1000 	streq.w	r1, [r8]
 80069a0:	5162      	str	r2, [r4, r5]
 80069a2:	604b      	str	r3, [r1, #4]
 80069a4:	4638      	mov	r0, r7
 80069a6:	f104 060b 	add.w	r6, r4, #11
 80069aa:	f000 f8d7 	bl	8006b5c <__malloc_unlock>
 80069ae:	f026 0607 	bic.w	r6, r6, #7
 80069b2:	1d23      	adds	r3, r4, #4
 80069b4:	1af2      	subs	r2, r6, r3
 80069b6:	d0ae      	beq.n	8006916 <_malloc_r+0x22>
 80069b8:	1b9b      	subs	r3, r3, r6
 80069ba:	50a3      	str	r3, [r4, r2]
 80069bc:	e7ab      	b.n	8006916 <_malloc_r+0x22>
 80069be:	42a3      	cmp	r3, r4
 80069c0:	6862      	ldr	r2, [r4, #4]
 80069c2:	d1dd      	bne.n	8006980 <_malloc_r+0x8c>
 80069c4:	f8c8 2000 	str.w	r2, [r8]
 80069c8:	e7ec      	b.n	80069a4 <_malloc_r+0xb0>
 80069ca:	4623      	mov	r3, r4
 80069cc:	6864      	ldr	r4, [r4, #4]
 80069ce:	e7ac      	b.n	800692a <_malloc_r+0x36>
 80069d0:	4634      	mov	r4, r6
 80069d2:	6876      	ldr	r6, [r6, #4]
 80069d4:	e7b4      	b.n	8006940 <_malloc_r+0x4c>
 80069d6:	4613      	mov	r3, r2
 80069d8:	e7cc      	b.n	8006974 <_malloc_r+0x80>
 80069da:	230c      	movs	r3, #12
 80069dc:	603b      	str	r3, [r7, #0]
 80069de:	4638      	mov	r0, r7
 80069e0:	f000 f8bc 	bl	8006b5c <__malloc_unlock>
 80069e4:	e797      	b.n	8006916 <_malloc_r+0x22>
 80069e6:	6025      	str	r5, [r4, #0]
 80069e8:	e7dc      	b.n	80069a4 <_malloc_r+0xb0>
 80069ea:	605b      	str	r3, [r3, #4]
 80069ec:	deff      	udf	#255	; 0xff
 80069ee:	bf00      	nop
 80069f0:	20000420 	.word	0x20000420

080069f4 <__sflush_r>:
 80069f4:	898a      	ldrh	r2, [r1, #12]
 80069f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069fa:	4605      	mov	r5, r0
 80069fc:	0710      	lsls	r0, r2, #28
 80069fe:	460c      	mov	r4, r1
 8006a00:	d458      	bmi.n	8006ab4 <__sflush_r+0xc0>
 8006a02:	684b      	ldr	r3, [r1, #4]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	dc05      	bgt.n	8006a14 <__sflush_r+0x20>
 8006a08:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	dc02      	bgt.n	8006a14 <__sflush_r+0x20>
 8006a0e:	2000      	movs	r0, #0
 8006a10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a16:	2e00      	cmp	r6, #0
 8006a18:	d0f9      	beq.n	8006a0e <__sflush_r+0x1a>
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006a20:	682f      	ldr	r7, [r5, #0]
 8006a22:	6a21      	ldr	r1, [r4, #32]
 8006a24:	602b      	str	r3, [r5, #0]
 8006a26:	d032      	beq.n	8006a8e <__sflush_r+0x9a>
 8006a28:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006a2a:	89a3      	ldrh	r3, [r4, #12]
 8006a2c:	075a      	lsls	r2, r3, #29
 8006a2e:	d505      	bpl.n	8006a3c <__sflush_r+0x48>
 8006a30:	6863      	ldr	r3, [r4, #4]
 8006a32:	1ac0      	subs	r0, r0, r3
 8006a34:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006a36:	b10b      	cbz	r3, 8006a3c <__sflush_r+0x48>
 8006a38:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006a3a:	1ac0      	subs	r0, r0, r3
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	4602      	mov	r2, r0
 8006a40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a42:	6a21      	ldr	r1, [r4, #32]
 8006a44:	4628      	mov	r0, r5
 8006a46:	47b0      	blx	r6
 8006a48:	1c43      	adds	r3, r0, #1
 8006a4a:	89a3      	ldrh	r3, [r4, #12]
 8006a4c:	d106      	bne.n	8006a5c <__sflush_r+0x68>
 8006a4e:	6829      	ldr	r1, [r5, #0]
 8006a50:	291d      	cmp	r1, #29
 8006a52:	d82b      	bhi.n	8006aac <__sflush_r+0xb8>
 8006a54:	4a29      	ldr	r2, [pc, #164]	; (8006afc <__sflush_r+0x108>)
 8006a56:	410a      	asrs	r2, r1
 8006a58:	07d6      	lsls	r6, r2, #31
 8006a5a:	d427      	bmi.n	8006aac <__sflush_r+0xb8>
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	6062      	str	r2, [r4, #4]
 8006a60:	04d9      	lsls	r1, r3, #19
 8006a62:	6922      	ldr	r2, [r4, #16]
 8006a64:	6022      	str	r2, [r4, #0]
 8006a66:	d504      	bpl.n	8006a72 <__sflush_r+0x7e>
 8006a68:	1c42      	adds	r2, r0, #1
 8006a6a:	d101      	bne.n	8006a70 <__sflush_r+0x7c>
 8006a6c:	682b      	ldr	r3, [r5, #0]
 8006a6e:	b903      	cbnz	r3, 8006a72 <__sflush_r+0x7e>
 8006a70:	6560      	str	r0, [r4, #84]	; 0x54
 8006a72:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006a74:	602f      	str	r7, [r5, #0]
 8006a76:	2900      	cmp	r1, #0
 8006a78:	d0c9      	beq.n	8006a0e <__sflush_r+0x1a>
 8006a7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006a7e:	4299      	cmp	r1, r3
 8006a80:	d002      	beq.n	8006a88 <__sflush_r+0x94>
 8006a82:	4628      	mov	r0, r5
 8006a84:	f000 fd02 	bl	800748c <_free_r>
 8006a88:	2000      	movs	r0, #0
 8006a8a:	6360      	str	r0, [r4, #52]	; 0x34
 8006a8c:	e7c0      	b.n	8006a10 <__sflush_r+0x1c>
 8006a8e:	2301      	movs	r3, #1
 8006a90:	4628      	mov	r0, r5
 8006a92:	47b0      	blx	r6
 8006a94:	1c41      	adds	r1, r0, #1
 8006a96:	d1c8      	bne.n	8006a2a <__sflush_r+0x36>
 8006a98:	682b      	ldr	r3, [r5, #0]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d0c5      	beq.n	8006a2a <__sflush_r+0x36>
 8006a9e:	2b1d      	cmp	r3, #29
 8006aa0:	d001      	beq.n	8006aa6 <__sflush_r+0xb2>
 8006aa2:	2b16      	cmp	r3, #22
 8006aa4:	d101      	bne.n	8006aaa <__sflush_r+0xb6>
 8006aa6:	602f      	str	r7, [r5, #0]
 8006aa8:	e7b1      	b.n	8006a0e <__sflush_r+0x1a>
 8006aaa:	89a3      	ldrh	r3, [r4, #12]
 8006aac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ab0:	81a3      	strh	r3, [r4, #12]
 8006ab2:	e7ad      	b.n	8006a10 <__sflush_r+0x1c>
 8006ab4:	690f      	ldr	r7, [r1, #16]
 8006ab6:	2f00      	cmp	r7, #0
 8006ab8:	d0a9      	beq.n	8006a0e <__sflush_r+0x1a>
 8006aba:	0793      	lsls	r3, r2, #30
 8006abc:	680e      	ldr	r6, [r1, #0]
 8006abe:	bf08      	it	eq
 8006ac0:	694b      	ldreq	r3, [r1, #20]
 8006ac2:	600f      	str	r7, [r1, #0]
 8006ac4:	bf18      	it	ne
 8006ac6:	2300      	movne	r3, #0
 8006ac8:	eba6 0807 	sub.w	r8, r6, r7
 8006acc:	608b      	str	r3, [r1, #8]
 8006ace:	f1b8 0f00 	cmp.w	r8, #0
 8006ad2:	dd9c      	ble.n	8006a0e <__sflush_r+0x1a>
 8006ad4:	6a21      	ldr	r1, [r4, #32]
 8006ad6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006ad8:	4643      	mov	r3, r8
 8006ada:	463a      	mov	r2, r7
 8006adc:	4628      	mov	r0, r5
 8006ade:	47b0      	blx	r6
 8006ae0:	2800      	cmp	r0, #0
 8006ae2:	dc06      	bgt.n	8006af2 <__sflush_r+0xfe>
 8006ae4:	89a3      	ldrh	r3, [r4, #12]
 8006ae6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006aea:	81a3      	strh	r3, [r4, #12]
 8006aec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006af0:	e78e      	b.n	8006a10 <__sflush_r+0x1c>
 8006af2:	4407      	add	r7, r0
 8006af4:	eba8 0800 	sub.w	r8, r8, r0
 8006af8:	e7e9      	b.n	8006ace <__sflush_r+0xda>
 8006afa:	bf00      	nop
 8006afc:	dfbffffe 	.word	0xdfbffffe

08006b00 <_fflush_r>:
 8006b00:	b538      	push	{r3, r4, r5, lr}
 8006b02:	690b      	ldr	r3, [r1, #16]
 8006b04:	4605      	mov	r5, r0
 8006b06:	460c      	mov	r4, r1
 8006b08:	b913      	cbnz	r3, 8006b10 <_fflush_r+0x10>
 8006b0a:	2500      	movs	r5, #0
 8006b0c:	4628      	mov	r0, r5
 8006b0e:	bd38      	pop	{r3, r4, r5, pc}
 8006b10:	b118      	cbz	r0, 8006b1a <_fflush_r+0x1a>
 8006b12:	6a03      	ldr	r3, [r0, #32]
 8006b14:	b90b      	cbnz	r3, 8006b1a <_fflush_r+0x1a>
 8006b16:	f7fe fe75 	bl	8005804 <__sinit>
 8006b1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d0f3      	beq.n	8006b0a <_fflush_r+0xa>
 8006b22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006b24:	07d0      	lsls	r0, r2, #31
 8006b26:	d404      	bmi.n	8006b32 <_fflush_r+0x32>
 8006b28:	0599      	lsls	r1, r3, #22
 8006b2a:	d402      	bmi.n	8006b32 <_fflush_r+0x32>
 8006b2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b2e:	f7fe fed6 	bl	80058de <__retarget_lock_acquire_recursive>
 8006b32:	4628      	mov	r0, r5
 8006b34:	4621      	mov	r1, r4
 8006b36:	f7ff ff5d 	bl	80069f4 <__sflush_r>
 8006b3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b3c:	07da      	lsls	r2, r3, #31
 8006b3e:	4605      	mov	r5, r0
 8006b40:	d4e4      	bmi.n	8006b0c <_fflush_r+0xc>
 8006b42:	89a3      	ldrh	r3, [r4, #12]
 8006b44:	059b      	lsls	r3, r3, #22
 8006b46:	d4e1      	bmi.n	8006b0c <_fflush_r+0xc>
 8006b48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b4a:	f7fe fec9 	bl	80058e0 <__retarget_lock_release_recursive>
 8006b4e:	e7dd      	b.n	8006b0c <_fflush_r+0xc>

08006b50 <__malloc_lock>:
 8006b50:	4801      	ldr	r0, [pc, #4]	; (8006b58 <__malloc_lock+0x8>)
 8006b52:	f7fe bec4 	b.w	80058de <__retarget_lock_acquire_recursive>
 8006b56:	bf00      	nop
 8006b58:	2000041c 	.word	0x2000041c

08006b5c <__malloc_unlock>:
 8006b5c:	4801      	ldr	r0, [pc, #4]	; (8006b64 <__malloc_unlock+0x8>)
 8006b5e:	f7fe bebf 	b.w	80058e0 <__retarget_lock_release_recursive>
 8006b62:	bf00      	nop
 8006b64:	2000041c 	.word	0x2000041c

08006b68 <_Balloc>:
 8006b68:	b570      	push	{r4, r5, r6, lr}
 8006b6a:	69c6      	ldr	r6, [r0, #28]
 8006b6c:	4604      	mov	r4, r0
 8006b6e:	460d      	mov	r5, r1
 8006b70:	b976      	cbnz	r6, 8006b90 <_Balloc+0x28>
 8006b72:	2010      	movs	r0, #16
 8006b74:	f7ff fe96 	bl	80068a4 <malloc>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	61e0      	str	r0, [r4, #28]
 8006b7c:	b920      	cbnz	r0, 8006b88 <_Balloc+0x20>
 8006b7e:	4b18      	ldr	r3, [pc, #96]	; (8006be0 <_Balloc+0x78>)
 8006b80:	4818      	ldr	r0, [pc, #96]	; (8006be4 <_Balloc+0x7c>)
 8006b82:	216b      	movs	r1, #107	; 0x6b
 8006b84:	f000 fc4e 	bl	8007424 <__assert_func>
 8006b88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b8c:	6006      	str	r6, [r0, #0]
 8006b8e:	60c6      	str	r6, [r0, #12]
 8006b90:	69e6      	ldr	r6, [r4, #28]
 8006b92:	68f3      	ldr	r3, [r6, #12]
 8006b94:	b183      	cbz	r3, 8006bb8 <_Balloc+0x50>
 8006b96:	69e3      	ldr	r3, [r4, #28]
 8006b98:	68db      	ldr	r3, [r3, #12]
 8006b9a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006b9e:	b9b8      	cbnz	r0, 8006bd0 <_Balloc+0x68>
 8006ba0:	2101      	movs	r1, #1
 8006ba2:	fa01 f605 	lsl.w	r6, r1, r5
 8006ba6:	1d72      	adds	r2, r6, #5
 8006ba8:	0092      	lsls	r2, r2, #2
 8006baa:	4620      	mov	r0, r4
 8006bac:	f000 fc58 	bl	8007460 <_calloc_r>
 8006bb0:	b160      	cbz	r0, 8006bcc <_Balloc+0x64>
 8006bb2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006bb6:	e00e      	b.n	8006bd6 <_Balloc+0x6e>
 8006bb8:	2221      	movs	r2, #33	; 0x21
 8006bba:	2104      	movs	r1, #4
 8006bbc:	4620      	mov	r0, r4
 8006bbe:	f000 fc4f 	bl	8007460 <_calloc_r>
 8006bc2:	69e3      	ldr	r3, [r4, #28]
 8006bc4:	60f0      	str	r0, [r6, #12]
 8006bc6:	68db      	ldr	r3, [r3, #12]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d1e4      	bne.n	8006b96 <_Balloc+0x2e>
 8006bcc:	2000      	movs	r0, #0
 8006bce:	bd70      	pop	{r4, r5, r6, pc}
 8006bd0:	6802      	ldr	r2, [r0, #0]
 8006bd2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006bdc:	e7f7      	b.n	8006bce <_Balloc+0x66>
 8006bde:	bf00      	nop
 8006be0:	08007c11 	.word	0x08007c11
 8006be4:	08007ca2 	.word	0x08007ca2

08006be8 <_Bfree>:
 8006be8:	b570      	push	{r4, r5, r6, lr}
 8006bea:	69c6      	ldr	r6, [r0, #28]
 8006bec:	4605      	mov	r5, r0
 8006bee:	460c      	mov	r4, r1
 8006bf0:	b976      	cbnz	r6, 8006c10 <_Bfree+0x28>
 8006bf2:	2010      	movs	r0, #16
 8006bf4:	f7ff fe56 	bl	80068a4 <malloc>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	61e8      	str	r0, [r5, #28]
 8006bfc:	b920      	cbnz	r0, 8006c08 <_Bfree+0x20>
 8006bfe:	4b09      	ldr	r3, [pc, #36]	; (8006c24 <_Bfree+0x3c>)
 8006c00:	4809      	ldr	r0, [pc, #36]	; (8006c28 <_Bfree+0x40>)
 8006c02:	218f      	movs	r1, #143	; 0x8f
 8006c04:	f000 fc0e 	bl	8007424 <__assert_func>
 8006c08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c0c:	6006      	str	r6, [r0, #0]
 8006c0e:	60c6      	str	r6, [r0, #12]
 8006c10:	b13c      	cbz	r4, 8006c22 <_Bfree+0x3a>
 8006c12:	69eb      	ldr	r3, [r5, #28]
 8006c14:	6862      	ldr	r2, [r4, #4]
 8006c16:	68db      	ldr	r3, [r3, #12]
 8006c18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c1c:	6021      	str	r1, [r4, #0]
 8006c1e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c22:	bd70      	pop	{r4, r5, r6, pc}
 8006c24:	08007c11 	.word	0x08007c11
 8006c28:	08007ca2 	.word	0x08007ca2

08006c2c <__multadd>:
 8006c2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c30:	690d      	ldr	r5, [r1, #16]
 8006c32:	4607      	mov	r7, r0
 8006c34:	460c      	mov	r4, r1
 8006c36:	461e      	mov	r6, r3
 8006c38:	f101 0c14 	add.w	ip, r1, #20
 8006c3c:	2000      	movs	r0, #0
 8006c3e:	f8dc 3000 	ldr.w	r3, [ip]
 8006c42:	b299      	uxth	r1, r3
 8006c44:	fb02 6101 	mla	r1, r2, r1, r6
 8006c48:	0c1e      	lsrs	r6, r3, #16
 8006c4a:	0c0b      	lsrs	r3, r1, #16
 8006c4c:	fb02 3306 	mla	r3, r2, r6, r3
 8006c50:	b289      	uxth	r1, r1
 8006c52:	3001      	adds	r0, #1
 8006c54:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006c58:	4285      	cmp	r5, r0
 8006c5a:	f84c 1b04 	str.w	r1, [ip], #4
 8006c5e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006c62:	dcec      	bgt.n	8006c3e <__multadd+0x12>
 8006c64:	b30e      	cbz	r6, 8006caa <__multadd+0x7e>
 8006c66:	68a3      	ldr	r3, [r4, #8]
 8006c68:	42ab      	cmp	r3, r5
 8006c6a:	dc19      	bgt.n	8006ca0 <__multadd+0x74>
 8006c6c:	6861      	ldr	r1, [r4, #4]
 8006c6e:	4638      	mov	r0, r7
 8006c70:	3101      	adds	r1, #1
 8006c72:	f7ff ff79 	bl	8006b68 <_Balloc>
 8006c76:	4680      	mov	r8, r0
 8006c78:	b928      	cbnz	r0, 8006c86 <__multadd+0x5a>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	4b0c      	ldr	r3, [pc, #48]	; (8006cb0 <__multadd+0x84>)
 8006c7e:	480d      	ldr	r0, [pc, #52]	; (8006cb4 <__multadd+0x88>)
 8006c80:	21ba      	movs	r1, #186	; 0xba
 8006c82:	f000 fbcf 	bl	8007424 <__assert_func>
 8006c86:	6922      	ldr	r2, [r4, #16]
 8006c88:	3202      	adds	r2, #2
 8006c8a:	f104 010c 	add.w	r1, r4, #12
 8006c8e:	0092      	lsls	r2, r2, #2
 8006c90:	300c      	adds	r0, #12
 8006c92:	f7fe fe26 	bl	80058e2 <memcpy>
 8006c96:	4621      	mov	r1, r4
 8006c98:	4638      	mov	r0, r7
 8006c9a:	f7ff ffa5 	bl	8006be8 <_Bfree>
 8006c9e:	4644      	mov	r4, r8
 8006ca0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ca4:	3501      	adds	r5, #1
 8006ca6:	615e      	str	r6, [r3, #20]
 8006ca8:	6125      	str	r5, [r4, #16]
 8006caa:	4620      	mov	r0, r4
 8006cac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cb0:	08007c80 	.word	0x08007c80
 8006cb4:	08007ca2 	.word	0x08007ca2

08006cb8 <__hi0bits>:
 8006cb8:	0c03      	lsrs	r3, r0, #16
 8006cba:	041b      	lsls	r3, r3, #16
 8006cbc:	b9d3      	cbnz	r3, 8006cf4 <__hi0bits+0x3c>
 8006cbe:	0400      	lsls	r0, r0, #16
 8006cc0:	2310      	movs	r3, #16
 8006cc2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006cc6:	bf04      	itt	eq
 8006cc8:	0200      	lsleq	r0, r0, #8
 8006cca:	3308      	addeq	r3, #8
 8006ccc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006cd0:	bf04      	itt	eq
 8006cd2:	0100      	lsleq	r0, r0, #4
 8006cd4:	3304      	addeq	r3, #4
 8006cd6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006cda:	bf04      	itt	eq
 8006cdc:	0080      	lsleq	r0, r0, #2
 8006cde:	3302      	addeq	r3, #2
 8006ce0:	2800      	cmp	r0, #0
 8006ce2:	db05      	blt.n	8006cf0 <__hi0bits+0x38>
 8006ce4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006ce8:	f103 0301 	add.w	r3, r3, #1
 8006cec:	bf08      	it	eq
 8006cee:	2320      	moveq	r3, #32
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	4770      	bx	lr
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	e7e4      	b.n	8006cc2 <__hi0bits+0xa>

08006cf8 <__lo0bits>:
 8006cf8:	6803      	ldr	r3, [r0, #0]
 8006cfa:	f013 0207 	ands.w	r2, r3, #7
 8006cfe:	d00c      	beq.n	8006d1a <__lo0bits+0x22>
 8006d00:	07d9      	lsls	r1, r3, #31
 8006d02:	d422      	bmi.n	8006d4a <__lo0bits+0x52>
 8006d04:	079a      	lsls	r2, r3, #30
 8006d06:	bf49      	itett	mi
 8006d08:	085b      	lsrmi	r3, r3, #1
 8006d0a:	089b      	lsrpl	r3, r3, #2
 8006d0c:	6003      	strmi	r3, [r0, #0]
 8006d0e:	2201      	movmi	r2, #1
 8006d10:	bf5c      	itt	pl
 8006d12:	6003      	strpl	r3, [r0, #0]
 8006d14:	2202      	movpl	r2, #2
 8006d16:	4610      	mov	r0, r2
 8006d18:	4770      	bx	lr
 8006d1a:	b299      	uxth	r1, r3
 8006d1c:	b909      	cbnz	r1, 8006d22 <__lo0bits+0x2a>
 8006d1e:	0c1b      	lsrs	r3, r3, #16
 8006d20:	2210      	movs	r2, #16
 8006d22:	b2d9      	uxtb	r1, r3
 8006d24:	b909      	cbnz	r1, 8006d2a <__lo0bits+0x32>
 8006d26:	3208      	adds	r2, #8
 8006d28:	0a1b      	lsrs	r3, r3, #8
 8006d2a:	0719      	lsls	r1, r3, #28
 8006d2c:	bf04      	itt	eq
 8006d2e:	091b      	lsreq	r3, r3, #4
 8006d30:	3204      	addeq	r2, #4
 8006d32:	0799      	lsls	r1, r3, #30
 8006d34:	bf04      	itt	eq
 8006d36:	089b      	lsreq	r3, r3, #2
 8006d38:	3202      	addeq	r2, #2
 8006d3a:	07d9      	lsls	r1, r3, #31
 8006d3c:	d403      	bmi.n	8006d46 <__lo0bits+0x4e>
 8006d3e:	085b      	lsrs	r3, r3, #1
 8006d40:	f102 0201 	add.w	r2, r2, #1
 8006d44:	d003      	beq.n	8006d4e <__lo0bits+0x56>
 8006d46:	6003      	str	r3, [r0, #0]
 8006d48:	e7e5      	b.n	8006d16 <__lo0bits+0x1e>
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	e7e3      	b.n	8006d16 <__lo0bits+0x1e>
 8006d4e:	2220      	movs	r2, #32
 8006d50:	e7e1      	b.n	8006d16 <__lo0bits+0x1e>
	...

08006d54 <__i2b>:
 8006d54:	b510      	push	{r4, lr}
 8006d56:	460c      	mov	r4, r1
 8006d58:	2101      	movs	r1, #1
 8006d5a:	f7ff ff05 	bl	8006b68 <_Balloc>
 8006d5e:	4602      	mov	r2, r0
 8006d60:	b928      	cbnz	r0, 8006d6e <__i2b+0x1a>
 8006d62:	4b05      	ldr	r3, [pc, #20]	; (8006d78 <__i2b+0x24>)
 8006d64:	4805      	ldr	r0, [pc, #20]	; (8006d7c <__i2b+0x28>)
 8006d66:	f240 1145 	movw	r1, #325	; 0x145
 8006d6a:	f000 fb5b 	bl	8007424 <__assert_func>
 8006d6e:	2301      	movs	r3, #1
 8006d70:	6144      	str	r4, [r0, #20]
 8006d72:	6103      	str	r3, [r0, #16]
 8006d74:	bd10      	pop	{r4, pc}
 8006d76:	bf00      	nop
 8006d78:	08007c80 	.word	0x08007c80
 8006d7c:	08007ca2 	.word	0x08007ca2

08006d80 <__multiply>:
 8006d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d84:	4691      	mov	r9, r2
 8006d86:	690a      	ldr	r2, [r1, #16]
 8006d88:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006d8c:	429a      	cmp	r2, r3
 8006d8e:	bfb8      	it	lt
 8006d90:	460b      	movlt	r3, r1
 8006d92:	460c      	mov	r4, r1
 8006d94:	bfbc      	itt	lt
 8006d96:	464c      	movlt	r4, r9
 8006d98:	4699      	movlt	r9, r3
 8006d9a:	6927      	ldr	r7, [r4, #16]
 8006d9c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006da0:	68a3      	ldr	r3, [r4, #8]
 8006da2:	6861      	ldr	r1, [r4, #4]
 8006da4:	eb07 060a 	add.w	r6, r7, sl
 8006da8:	42b3      	cmp	r3, r6
 8006daa:	b085      	sub	sp, #20
 8006dac:	bfb8      	it	lt
 8006dae:	3101      	addlt	r1, #1
 8006db0:	f7ff feda 	bl	8006b68 <_Balloc>
 8006db4:	b930      	cbnz	r0, 8006dc4 <__multiply+0x44>
 8006db6:	4602      	mov	r2, r0
 8006db8:	4b44      	ldr	r3, [pc, #272]	; (8006ecc <__multiply+0x14c>)
 8006dba:	4845      	ldr	r0, [pc, #276]	; (8006ed0 <__multiply+0x150>)
 8006dbc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006dc0:	f000 fb30 	bl	8007424 <__assert_func>
 8006dc4:	f100 0514 	add.w	r5, r0, #20
 8006dc8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006dcc:	462b      	mov	r3, r5
 8006dce:	2200      	movs	r2, #0
 8006dd0:	4543      	cmp	r3, r8
 8006dd2:	d321      	bcc.n	8006e18 <__multiply+0x98>
 8006dd4:	f104 0314 	add.w	r3, r4, #20
 8006dd8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006ddc:	f109 0314 	add.w	r3, r9, #20
 8006de0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006de4:	9202      	str	r2, [sp, #8]
 8006de6:	1b3a      	subs	r2, r7, r4
 8006de8:	3a15      	subs	r2, #21
 8006dea:	f022 0203 	bic.w	r2, r2, #3
 8006dee:	3204      	adds	r2, #4
 8006df0:	f104 0115 	add.w	r1, r4, #21
 8006df4:	428f      	cmp	r7, r1
 8006df6:	bf38      	it	cc
 8006df8:	2204      	movcc	r2, #4
 8006dfa:	9201      	str	r2, [sp, #4]
 8006dfc:	9a02      	ldr	r2, [sp, #8]
 8006dfe:	9303      	str	r3, [sp, #12]
 8006e00:	429a      	cmp	r2, r3
 8006e02:	d80c      	bhi.n	8006e1e <__multiply+0x9e>
 8006e04:	2e00      	cmp	r6, #0
 8006e06:	dd03      	ble.n	8006e10 <__multiply+0x90>
 8006e08:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d05b      	beq.n	8006ec8 <__multiply+0x148>
 8006e10:	6106      	str	r6, [r0, #16]
 8006e12:	b005      	add	sp, #20
 8006e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e18:	f843 2b04 	str.w	r2, [r3], #4
 8006e1c:	e7d8      	b.n	8006dd0 <__multiply+0x50>
 8006e1e:	f8b3 a000 	ldrh.w	sl, [r3]
 8006e22:	f1ba 0f00 	cmp.w	sl, #0
 8006e26:	d024      	beq.n	8006e72 <__multiply+0xf2>
 8006e28:	f104 0e14 	add.w	lr, r4, #20
 8006e2c:	46a9      	mov	r9, r5
 8006e2e:	f04f 0c00 	mov.w	ip, #0
 8006e32:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006e36:	f8d9 1000 	ldr.w	r1, [r9]
 8006e3a:	fa1f fb82 	uxth.w	fp, r2
 8006e3e:	b289      	uxth	r1, r1
 8006e40:	fb0a 110b 	mla	r1, sl, fp, r1
 8006e44:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006e48:	f8d9 2000 	ldr.w	r2, [r9]
 8006e4c:	4461      	add	r1, ip
 8006e4e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006e52:	fb0a c20b 	mla	r2, sl, fp, ip
 8006e56:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006e5a:	b289      	uxth	r1, r1
 8006e5c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006e60:	4577      	cmp	r7, lr
 8006e62:	f849 1b04 	str.w	r1, [r9], #4
 8006e66:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006e6a:	d8e2      	bhi.n	8006e32 <__multiply+0xb2>
 8006e6c:	9a01      	ldr	r2, [sp, #4]
 8006e6e:	f845 c002 	str.w	ip, [r5, r2]
 8006e72:	9a03      	ldr	r2, [sp, #12]
 8006e74:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006e78:	3304      	adds	r3, #4
 8006e7a:	f1b9 0f00 	cmp.w	r9, #0
 8006e7e:	d021      	beq.n	8006ec4 <__multiply+0x144>
 8006e80:	6829      	ldr	r1, [r5, #0]
 8006e82:	f104 0c14 	add.w	ip, r4, #20
 8006e86:	46ae      	mov	lr, r5
 8006e88:	f04f 0a00 	mov.w	sl, #0
 8006e8c:	f8bc b000 	ldrh.w	fp, [ip]
 8006e90:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006e94:	fb09 220b 	mla	r2, r9, fp, r2
 8006e98:	4452      	add	r2, sl
 8006e9a:	b289      	uxth	r1, r1
 8006e9c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006ea0:	f84e 1b04 	str.w	r1, [lr], #4
 8006ea4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006ea8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006eac:	f8be 1000 	ldrh.w	r1, [lr]
 8006eb0:	fb09 110a 	mla	r1, r9, sl, r1
 8006eb4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006eb8:	4567      	cmp	r7, ip
 8006eba:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006ebe:	d8e5      	bhi.n	8006e8c <__multiply+0x10c>
 8006ec0:	9a01      	ldr	r2, [sp, #4]
 8006ec2:	50a9      	str	r1, [r5, r2]
 8006ec4:	3504      	adds	r5, #4
 8006ec6:	e799      	b.n	8006dfc <__multiply+0x7c>
 8006ec8:	3e01      	subs	r6, #1
 8006eca:	e79b      	b.n	8006e04 <__multiply+0x84>
 8006ecc:	08007c80 	.word	0x08007c80
 8006ed0:	08007ca2 	.word	0x08007ca2

08006ed4 <__pow5mult>:
 8006ed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ed8:	4615      	mov	r5, r2
 8006eda:	f012 0203 	ands.w	r2, r2, #3
 8006ede:	4606      	mov	r6, r0
 8006ee0:	460f      	mov	r7, r1
 8006ee2:	d007      	beq.n	8006ef4 <__pow5mult+0x20>
 8006ee4:	4c25      	ldr	r4, [pc, #148]	; (8006f7c <__pow5mult+0xa8>)
 8006ee6:	3a01      	subs	r2, #1
 8006ee8:	2300      	movs	r3, #0
 8006eea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006eee:	f7ff fe9d 	bl	8006c2c <__multadd>
 8006ef2:	4607      	mov	r7, r0
 8006ef4:	10ad      	asrs	r5, r5, #2
 8006ef6:	d03d      	beq.n	8006f74 <__pow5mult+0xa0>
 8006ef8:	69f4      	ldr	r4, [r6, #28]
 8006efa:	b97c      	cbnz	r4, 8006f1c <__pow5mult+0x48>
 8006efc:	2010      	movs	r0, #16
 8006efe:	f7ff fcd1 	bl	80068a4 <malloc>
 8006f02:	4602      	mov	r2, r0
 8006f04:	61f0      	str	r0, [r6, #28]
 8006f06:	b928      	cbnz	r0, 8006f14 <__pow5mult+0x40>
 8006f08:	4b1d      	ldr	r3, [pc, #116]	; (8006f80 <__pow5mult+0xac>)
 8006f0a:	481e      	ldr	r0, [pc, #120]	; (8006f84 <__pow5mult+0xb0>)
 8006f0c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006f10:	f000 fa88 	bl	8007424 <__assert_func>
 8006f14:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f18:	6004      	str	r4, [r0, #0]
 8006f1a:	60c4      	str	r4, [r0, #12]
 8006f1c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006f20:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006f24:	b94c      	cbnz	r4, 8006f3a <__pow5mult+0x66>
 8006f26:	f240 2171 	movw	r1, #625	; 0x271
 8006f2a:	4630      	mov	r0, r6
 8006f2c:	f7ff ff12 	bl	8006d54 <__i2b>
 8006f30:	2300      	movs	r3, #0
 8006f32:	f8c8 0008 	str.w	r0, [r8, #8]
 8006f36:	4604      	mov	r4, r0
 8006f38:	6003      	str	r3, [r0, #0]
 8006f3a:	f04f 0900 	mov.w	r9, #0
 8006f3e:	07eb      	lsls	r3, r5, #31
 8006f40:	d50a      	bpl.n	8006f58 <__pow5mult+0x84>
 8006f42:	4639      	mov	r1, r7
 8006f44:	4622      	mov	r2, r4
 8006f46:	4630      	mov	r0, r6
 8006f48:	f7ff ff1a 	bl	8006d80 <__multiply>
 8006f4c:	4639      	mov	r1, r7
 8006f4e:	4680      	mov	r8, r0
 8006f50:	4630      	mov	r0, r6
 8006f52:	f7ff fe49 	bl	8006be8 <_Bfree>
 8006f56:	4647      	mov	r7, r8
 8006f58:	106d      	asrs	r5, r5, #1
 8006f5a:	d00b      	beq.n	8006f74 <__pow5mult+0xa0>
 8006f5c:	6820      	ldr	r0, [r4, #0]
 8006f5e:	b938      	cbnz	r0, 8006f70 <__pow5mult+0x9c>
 8006f60:	4622      	mov	r2, r4
 8006f62:	4621      	mov	r1, r4
 8006f64:	4630      	mov	r0, r6
 8006f66:	f7ff ff0b 	bl	8006d80 <__multiply>
 8006f6a:	6020      	str	r0, [r4, #0]
 8006f6c:	f8c0 9000 	str.w	r9, [r0]
 8006f70:	4604      	mov	r4, r0
 8006f72:	e7e4      	b.n	8006f3e <__pow5mult+0x6a>
 8006f74:	4638      	mov	r0, r7
 8006f76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f7a:	bf00      	nop
 8006f7c:	08007df0 	.word	0x08007df0
 8006f80:	08007c11 	.word	0x08007c11
 8006f84:	08007ca2 	.word	0x08007ca2

08006f88 <__lshift>:
 8006f88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f8c:	460c      	mov	r4, r1
 8006f8e:	6849      	ldr	r1, [r1, #4]
 8006f90:	6923      	ldr	r3, [r4, #16]
 8006f92:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006f96:	68a3      	ldr	r3, [r4, #8]
 8006f98:	4607      	mov	r7, r0
 8006f9a:	4691      	mov	r9, r2
 8006f9c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006fa0:	f108 0601 	add.w	r6, r8, #1
 8006fa4:	42b3      	cmp	r3, r6
 8006fa6:	db0b      	blt.n	8006fc0 <__lshift+0x38>
 8006fa8:	4638      	mov	r0, r7
 8006faa:	f7ff fddd 	bl	8006b68 <_Balloc>
 8006fae:	4605      	mov	r5, r0
 8006fb0:	b948      	cbnz	r0, 8006fc6 <__lshift+0x3e>
 8006fb2:	4602      	mov	r2, r0
 8006fb4:	4b28      	ldr	r3, [pc, #160]	; (8007058 <__lshift+0xd0>)
 8006fb6:	4829      	ldr	r0, [pc, #164]	; (800705c <__lshift+0xd4>)
 8006fb8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006fbc:	f000 fa32 	bl	8007424 <__assert_func>
 8006fc0:	3101      	adds	r1, #1
 8006fc2:	005b      	lsls	r3, r3, #1
 8006fc4:	e7ee      	b.n	8006fa4 <__lshift+0x1c>
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	f100 0114 	add.w	r1, r0, #20
 8006fcc:	f100 0210 	add.w	r2, r0, #16
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	4553      	cmp	r3, sl
 8006fd4:	db33      	blt.n	800703e <__lshift+0xb6>
 8006fd6:	6920      	ldr	r0, [r4, #16]
 8006fd8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006fdc:	f104 0314 	add.w	r3, r4, #20
 8006fe0:	f019 091f 	ands.w	r9, r9, #31
 8006fe4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006fe8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006fec:	d02b      	beq.n	8007046 <__lshift+0xbe>
 8006fee:	f1c9 0e20 	rsb	lr, r9, #32
 8006ff2:	468a      	mov	sl, r1
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	6818      	ldr	r0, [r3, #0]
 8006ff8:	fa00 f009 	lsl.w	r0, r0, r9
 8006ffc:	4310      	orrs	r0, r2
 8006ffe:	f84a 0b04 	str.w	r0, [sl], #4
 8007002:	f853 2b04 	ldr.w	r2, [r3], #4
 8007006:	459c      	cmp	ip, r3
 8007008:	fa22 f20e 	lsr.w	r2, r2, lr
 800700c:	d8f3      	bhi.n	8006ff6 <__lshift+0x6e>
 800700e:	ebac 0304 	sub.w	r3, ip, r4
 8007012:	3b15      	subs	r3, #21
 8007014:	f023 0303 	bic.w	r3, r3, #3
 8007018:	3304      	adds	r3, #4
 800701a:	f104 0015 	add.w	r0, r4, #21
 800701e:	4584      	cmp	ip, r0
 8007020:	bf38      	it	cc
 8007022:	2304      	movcc	r3, #4
 8007024:	50ca      	str	r2, [r1, r3]
 8007026:	b10a      	cbz	r2, 800702c <__lshift+0xa4>
 8007028:	f108 0602 	add.w	r6, r8, #2
 800702c:	3e01      	subs	r6, #1
 800702e:	4638      	mov	r0, r7
 8007030:	612e      	str	r6, [r5, #16]
 8007032:	4621      	mov	r1, r4
 8007034:	f7ff fdd8 	bl	8006be8 <_Bfree>
 8007038:	4628      	mov	r0, r5
 800703a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800703e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007042:	3301      	adds	r3, #1
 8007044:	e7c5      	b.n	8006fd2 <__lshift+0x4a>
 8007046:	3904      	subs	r1, #4
 8007048:	f853 2b04 	ldr.w	r2, [r3], #4
 800704c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007050:	459c      	cmp	ip, r3
 8007052:	d8f9      	bhi.n	8007048 <__lshift+0xc0>
 8007054:	e7ea      	b.n	800702c <__lshift+0xa4>
 8007056:	bf00      	nop
 8007058:	08007c80 	.word	0x08007c80
 800705c:	08007ca2 	.word	0x08007ca2

08007060 <__mcmp>:
 8007060:	b530      	push	{r4, r5, lr}
 8007062:	6902      	ldr	r2, [r0, #16]
 8007064:	690c      	ldr	r4, [r1, #16]
 8007066:	1b12      	subs	r2, r2, r4
 8007068:	d10e      	bne.n	8007088 <__mcmp+0x28>
 800706a:	f100 0314 	add.w	r3, r0, #20
 800706e:	3114      	adds	r1, #20
 8007070:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007074:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007078:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800707c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007080:	42a5      	cmp	r5, r4
 8007082:	d003      	beq.n	800708c <__mcmp+0x2c>
 8007084:	d305      	bcc.n	8007092 <__mcmp+0x32>
 8007086:	2201      	movs	r2, #1
 8007088:	4610      	mov	r0, r2
 800708a:	bd30      	pop	{r4, r5, pc}
 800708c:	4283      	cmp	r3, r0
 800708e:	d3f3      	bcc.n	8007078 <__mcmp+0x18>
 8007090:	e7fa      	b.n	8007088 <__mcmp+0x28>
 8007092:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007096:	e7f7      	b.n	8007088 <__mcmp+0x28>

08007098 <__mdiff>:
 8007098:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800709c:	460c      	mov	r4, r1
 800709e:	4606      	mov	r6, r0
 80070a0:	4611      	mov	r1, r2
 80070a2:	4620      	mov	r0, r4
 80070a4:	4690      	mov	r8, r2
 80070a6:	f7ff ffdb 	bl	8007060 <__mcmp>
 80070aa:	1e05      	subs	r5, r0, #0
 80070ac:	d110      	bne.n	80070d0 <__mdiff+0x38>
 80070ae:	4629      	mov	r1, r5
 80070b0:	4630      	mov	r0, r6
 80070b2:	f7ff fd59 	bl	8006b68 <_Balloc>
 80070b6:	b930      	cbnz	r0, 80070c6 <__mdiff+0x2e>
 80070b8:	4b3a      	ldr	r3, [pc, #232]	; (80071a4 <__mdiff+0x10c>)
 80070ba:	4602      	mov	r2, r0
 80070bc:	f240 2137 	movw	r1, #567	; 0x237
 80070c0:	4839      	ldr	r0, [pc, #228]	; (80071a8 <__mdiff+0x110>)
 80070c2:	f000 f9af 	bl	8007424 <__assert_func>
 80070c6:	2301      	movs	r3, #1
 80070c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80070cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070d0:	bfa4      	itt	ge
 80070d2:	4643      	movge	r3, r8
 80070d4:	46a0      	movge	r8, r4
 80070d6:	4630      	mov	r0, r6
 80070d8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80070dc:	bfa6      	itte	ge
 80070de:	461c      	movge	r4, r3
 80070e0:	2500      	movge	r5, #0
 80070e2:	2501      	movlt	r5, #1
 80070e4:	f7ff fd40 	bl	8006b68 <_Balloc>
 80070e8:	b920      	cbnz	r0, 80070f4 <__mdiff+0x5c>
 80070ea:	4b2e      	ldr	r3, [pc, #184]	; (80071a4 <__mdiff+0x10c>)
 80070ec:	4602      	mov	r2, r0
 80070ee:	f240 2145 	movw	r1, #581	; 0x245
 80070f2:	e7e5      	b.n	80070c0 <__mdiff+0x28>
 80070f4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80070f8:	6926      	ldr	r6, [r4, #16]
 80070fa:	60c5      	str	r5, [r0, #12]
 80070fc:	f104 0914 	add.w	r9, r4, #20
 8007100:	f108 0514 	add.w	r5, r8, #20
 8007104:	f100 0e14 	add.w	lr, r0, #20
 8007108:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800710c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007110:	f108 0210 	add.w	r2, r8, #16
 8007114:	46f2      	mov	sl, lr
 8007116:	2100      	movs	r1, #0
 8007118:	f859 3b04 	ldr.w	r3, [r9], #4
 800711c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007120:	fa11 f88b 	uxtah	r8, r1, fp
 8007124:	b299      	uxth	r1, r3
 8007126:	0c1b      	lsrs	r3, r3, #16
 8007128:	eba8 0801 	sub.w	r8, r8, r1
 800712c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007130:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007134:	fa1f f888 	uxth.w	r8, r8
 8007138:	1419      	asrs	r1, r3, #16
 800713a:	454e      	cmp	r6, r9
 800713c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007140:	f84a 3b04 	str.w	r3, [sl], #4
 8007144:	d8e8      	bhi.n	8007118 <__mdiff+0x80>
 8007146:	1b33      	subs	r3, r6, r4
 8007148:	3b15      	subs	r3, #21
 800714a:	f023 0303 	bic.w	r3, r3, #3
 800714e:	3304      	adds	r3, #4
 8007150:	3415      	adds	r4, #21
 8007152:	42a6      	cmp	r6, r4
 8007154:	bf38      	it	cc
 8007156:	2304      	movcc	r3, #4
 8007158:	441d      	add	r5, r3
 800715a:	4473      	add	r3, lr
 800715c:	469e      	mov	lr, r3
 800715e:	462e      	mov	r6, r5
 8007160:	4566      	cmp	r6, ip
 8007162:	d30e      	bcc.n	8007182 <__mdiff+0xea>
 8007164:	f10c 0203 	add.w	r2, ip, #3
 8007168:	1b52      	subs	r2, r2, r5
 800716a:	f022 0203 	bic.w	r2, r2, #3
 800716e:	3d03      	subs	r5, #3
 8007170:	45ac      	cmp	ip, r5
 8007172:	bf38      	it	cc
 8007174:	2200      	movcc	r2, #0
 8007176:	4413      	add	r3, r2
 8007178:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800717c:	b17a      	cbz	r2, 800719e <__mdiff+0x106>
 800717e:	6107      	str	r7, [r0, #16]
 8007180:	e7a4      	b.n	80070cc <__mdiff+0x34>
 8007182:	f856 8b04 	ldr.w	r8, [r6], #4
 8007186:	fa11 f288 	uxtah	r2, r1, r8
 800718a:	1414      	asrs	r4, r2, #16
 800718c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007190:	b292      	uxth	r2, r2
 8007192:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007196:	f84e 2b04 	str.w	r2, [lr], #4
 800719a:	1421      	asrs	r1, r4, #16
 800719c:	e7e0      	b.n	8007160 <__mdiff+0xc8>
 800719e:	3f01      	subs	r7, #1
 80071a0:	e7ea      	b.n	8007178 <__mdiff+0xe0>
 80071a2:	bf00      	nop
 80071a4:	08007c80 	.word	0x08007c80
 80071a8:	08007ca2 	.word	0x08007ca2

080071ac <__d2b>:
 80071ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80071b0:	460f      	mov	r7, r1
 80071b2:	2101      	movs	r1, #1
 80071b4:	ec59 8b10 	vmov	r8, r9, d0
 80071b8:	4616      	mov	r6, r2
 80071ba:	f7ff fcd5 	bl	8006b68 <_Balloc>
 80071be:	4604      	mov	r4, r0
 80071c0:	b930      	cbnz	r0, 80071d0 <__d2b+0x24>
 80071c2:	4602      	mov	r2, r0
 80071c4:	4b24      	ldr	r3, [pc, #144]	; (8007258 <__d2b+0xac>)
 80071c6:	4825      	ldr	r0, [pc, #148]	; (800725c <__d2b+0xb0>)
 80071c8:	f240 310f 	movw	r1, #783	; 0x30f
 80071cc:	f000 f92a 	bl	8007424 <__assert_func>
 80071d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80071d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80071d8:	bb2d      	cbnz	r5, 8007226 <__d2b+0x7a>
 80071da:	9301      	str	r3, [sp, #4]
 80071dc:	f1b8 0300 	subs.w	r3, r8, #0
 80071e0:	d026      	beq.n	8007230 <__d2b+0x84>
 80071e2:	4668      	mov	r0, sp
 80071e4:	9300      	str	r3, [sp, #0]
 80071e6:	f7ff fd87 	bl	8006cf8 <__lo0bits>
 80071ea:	e9dd 1200 	ldrd	r1, r2, [sp]
 80071ee:	b1e8      	cbz	r0, 800722c <__d2b+0x80>
 80071f0:	f1c0 0320 	rsb	r3, r0, #32
 80071f4:	fa02 f303 	lsl.w	r3, r2, r3
 80071f8:	430b      	orrs	r3, r1
 80071fa:	40c2      	lsrs	r2, r0
 80071fc:	6163      	str	r3, [r4, #20]
 80071fe:	9201      	str	r2, [sp, #4]
 8007200:	9b01      	ldr	r3, [sp, #4]
 8007202:	61a3      	str	r3, [r4, #24]
 8007204:	2b00      	cmp	r3, #0
 8007206:	bf14      	ite	ne
 8007208:	2202      	movne	r2, #2
 800720a:	2201      	moveq	r2, #1
 800720c:	6122      	str	r2, [r4, #16]
 800720e:	b1bd      	cbz	r5, 8007240 <__d2b+0x94>
 8007210:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007214:	4405      	add	r5, r0
 8007216:	603d      	str	r5, [r7, #0]
 8007218:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800721c:	6030      	str	r0, [r6, #0]
 800721e:	4620      	mov	r0, r4
 8007220:	b003      	add	sp, #12
 8007222:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007226:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800722a:	e7d6      	b.n	80071da <__d2b+0x2e>
 800722c:	6161      	str	r1, [r4, #20]
 800722e:	e7e7      	b.n	8007200 <__d2b+0x54>
 8007230:	a801      	add	r0, sp, #4
 8007232:	f7ff fd61 	bl	8006cf8 <__lo0bits>
 8007236:	9b01      	ldr	r3, [sp, #4]
 8007238:	6163      	str	r3, [r4, #20]
 800723a:	3020      	adds	r0, #32
 800723c:	2201      	movs	r2, #1
 800723e:	e7e5      	b.n	800720c <__d2b+0x60>
 8007240:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007244:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007248:	6038      	str	r0, [r7, #0]
 800724a:	6918      	ldr	r0, [r3, #16]
 800724c:	f7ff fd34 	bl	8006cb8 <__hi0bits>
 8007250:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007254:	e7e2      	b.n	800721c <__d2b+0x70>
 8007256:	bf00      	nop
 8007258:	08007c80 	.word	0x08007c80
 800725c:	08007ca2 	.word	0x08007ca2

08007260 <__sread>:
 8007260:	b510      	push	{r4, lr}
 8007262:	460c      	mov	r4, r1
 8007264:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007268:	f000 f8a8 	bl	80073bc <_read_r>
 800726c:	2800      	cmp	r0, #0
 800726e:	bfab      	itete	ge
 8007270:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007272:	89a3      	ldrhlt	r3, [r4, #12]
 8007274:	181b      	addge	r3, r3, r0
 8007276:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800727a:	bfac      	ite	ge
 800727c:	6563      	strge	r3, [r4, #84]	; 0x54
 800727e:	81a3      	strhlt	r3, [r4, #12]
 8007280:	bd10      	pop	{r4, pc}

08007282 <__swrite>:
 8007282:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007286:	461f      	mov	r7, r3
 8007288:	898b      	ldrh	r3, [r1, #12]
 800728a:	05db      	lsls	r3, r3, #23
 800728c:	4605      	mov	r5, r0
 800728e:	460c      	mov	r4, r1
 8007290:	4616      	mov	r6, r2
 8007292:	d505      	bpl.n	80072a0 <__swrite+0x1e>
 8007294:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007298:	2302      	movs	r3, #2
 800729a:	2200      	movs	r2, #0
 800729c:	f000 f87c 	bl	8007398 <_lseek_r>
 80072a0:	89a3      	ldrh	r3, [r4, #12]
 80072a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80072aa:	81a3      	strh	r3, [r4, #12]
 80072ac:	4632      	mov	r2, r6
 80072ae:	463b      	mov	r3, r7
 80072b0:	4628      	mov	r0, r5
 80072b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072b6:	f000 b8a3 	b.w	8007400 <_write_r>

080072ba <__sseek>:
 80072ba:	b510      	push	{r4, lr}
 80072bc:	460c      	mov	r4, r1
 80072be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072c2:	f000 f869 	bl	8007398 <_lseek_r>
 80072c6:	1c43      	adds	r3, r0, #1
 80072c8:	89a3      	ldrh	r3, [r4, #12]
 80072ca:	bf15      	itete	ne
 80072cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80072ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80072d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80072d6:	81a3      	strheq	r3, [r4, #12]
 80072d8:	bf18      	it	ne
 80072da:	81a3      	strhne	r3, [r4, #12]
 80072dc:	bd10      	pop	{r4, pc}

080072de <__sclose>:
 80072de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072e2:	f000 b849 	b.w	8007378 <_close_r>

080072e6 <_realloc_r>:
 80072e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072ea:	4680      	mov	r8, r0
 80072ec:	4614      	mov	r4, r2
 80072ee:	460e      	mov	r6, r1
 80072f0:	b921      	cbnz	r1, 80072fc <_realloc_r+0x16>
 80072f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072f6:	4611      	mov	r1, r2
 80072f8:	f7ff bafc 	b.w	80068f4 <_malloc_r>
 80072fc:	b92a      	cbnz	r2, 800730a <_realloc_r+0x24>
 80072fe:	f000 f8c5 	bl	800748c <_free_r>
 8007302:	4625      	mov	r5, r4
 8007304:	4628      	mov	r0, r5
 8007306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800730a:	f000 f91d 	bl	8007548 <_malloc_usable_size_r>
 800730e:	4284      	cmp	r4, r0
 8007310:	4607      	mov	r7, r0
 8007312:	d802      	bhi.n	800731a <_realloc_r+0x34>
 8007314:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007318:	d812      	bhi.n	8007340 <_realloc_r+0x5a>
 800731a:	4621      	mov	r1, r4
 800731c:	4640      	mov	r0, r8
 800731e:	f7ff fae9 	bl	80068f4 <_malloc_r>
 8007322:	4605      	mov	r5, r0
 8007324:	2800      	cmp	r0, #0
 8007326:	d0ed      	beq.n	8007304 <_realloc_r+0x1e>
 8007328:	42bc      	cmp	r4, r7
 800732a:	4622      	mov	r2, r4
 800732c:	4631      	mov	r1, r6
 800732e:	bf28      	it	cs
 8007330:	463a      	movcs	r2, r7
 8007332:	f7fe fad6 	bl	80058e2 <memcpy>
 8007336:	4631      	mov	r1, r6
 8007338:	4640      	mov	r0, r8
 800733a:	f000 f8a7 	bl	800748c <_free_r>
 800733e:	e7e1      	b.n	8007304 <_realloc_r+0x1e>
 8007340:	4635      	mov	r5, r6
 8007342:	e7df      	b.n	8007304 <_realloc_r+0x1e>

08007344 <memmove>:
 8007344:	4288      	cmp	r0, r1
 8007346:	b510      	push	{r4, lr}
 8007348:	eb01 0402 	add.w	r4, r1, r2
 800734c:	d902      	bls.n	8007354 <memmove+0x10>
 800734e:	4284      	cmp	r4, r0
 8007350:	4623      	mov	r3, r4
 8007352:	d807      	bhi.n	8007364 <memmove+0x20>
 8007354:	1e43      	subs	r3, r0, #1
 8007356:	42a1      	cmp	r1, r4
 8007358:	d008      	beq.n	800736c <memmove+0x28>
 800735a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800735e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007362:	e7f8      	b.n	8007356 <memmove+0x12>
 8007364:	4402      	add	r2, r0
 8007366:	4601      	mov	r1, r0
 8007368:	428a      	cmp	r2, r1
 800736a:	d100      	bne.n	800736e <memmove+0x2a>
 800736c:	bd10      	pop	{r4, pc}
 800736e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007372:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007376:	e7f7      	b.n	8007368 <memmove+0x24>

08007378 <_close_r>:
 8007378:	b538      	push	{r3, r4, r5, lr}
 800737a:	4d06      	ldr	r5, [pc, #24]	; (8007394 <_close_r+0x1c>)
 800737c:	2300      	movs	r3, #0
 800737e:	4604      	mov	r4, r0
 8007380:	4608      	mov	r0, r1
 8007382:	602b      	str	r3, [r5, #0]
 8007384:	f7fa f84f 	bl	8001426 <_close>
 8007388:	1c43      	adds	r3, r0, #1
 800738a:	d102      	bne.n	8007392 <_close_r+0x1a>
 800738c:	682b      	ldr	r3, [r5, #0]
 800738e:	b103      	cbz	r3, 8007392 <_close_r+0x1a>
 8007390:	6023      	str	r3, [r4, #0]
 8007392:	bd38      	pop	{r3, r4, r5, pc}
 8007394:	20000428 	.word	0x20000428

08007398 <_lseek_r>:
 8007398:	b538      	push	{r3, r4, r5, lr}
 800739a:	4d07      	ldr	r5, [pc, #28]	; (80073b8 <_lseek_r+0x20>)
 800739c:	4604      	mov	r4, r0
 800739e:	4608      	mov	r0, r1
 80073a0:	4611      	mov	r1, r2
 80073a2:	2200      	movs	r2, #0
 80073a4:	602a      	str	r2, [r5, #0]
 80073a6:	461a      	mov	r2, r3
 80073a8:	f7fa f864 	bl	8001474 <_lseek>
 80073ac:	1c43      	adds	r3, r0, #1
 80073ae:	d102      	bne.n	80073b6 <_lseek_r+0x1e>
 80073b0:	682b      	ldr	r3, [r5, #0]
 80073b2:	b103      	cbz	r3, 80073b6 <_lseek_r+0x1e>
 80073b4:	6023      	str	r3, [r4, #0]
 80073b6:	bd38      	pop	{r3, r4, r5, pc}
 80073b8:	20000428 	.word	0x20000428

080073bc <_read_r>:
 80073bc:	b538      	push	{r3, r4, r5, lr}
 80073be:	4d07      	ldr	r5, [pc, #28]	; (80073dc <_read_r+0x20>)
 80073c0:	4604      	mov	r4, r0
 80073c2:	4608      	mov	r0, r1
 80073c4:	4611      	mov	r1, r2
 80073c6:	2200      	movs	r2, #0
 80073c8:	602a      	str	r2, [r5, #0]
 80073ca:	461a      	mov	r2, r3
 80073cc:	f7f9 fff2 	bl	80013b4 <_read>
 80073d0:	1c43      	adds	r3, r0, #1
 80073d2:	d102      	bne.n	80073da <_read_r+0x1e>
 80073d4:	682b      	ldr	r3, [r5, #0]
 80073d6:	b103      	cbz	r3, 80073da <_read_r+0x1e>
 80073d8:	6023      	str	r3, [r4, #0]
 80073da:	bd38      	pop	{r3, r4, r5, pc}
 80073dc:	20000428 	.word	0x20000428

080073e0 <_sbrk_r>:
 80073e0:	b538      	push	{r3, r4, r5, lr}
 80073e2:	4d06      	ldr	r5, [pc, #24]	; (80073fc <_sbrk_r+0x1c>)
 80073e4:	2300      	movs	r3, #0
 80073e6:	4604      	mov	r4, r0
 80073e8:	4608      	mov	r0, r1
 80073ea:	602b      	str	r3, [r5, #0]
 80073ec:	f7fa f850 	bl	8001490 <_sbrk>
 80073f0:	1c43      	adds	r3, r0, #1
 80073f2:	d102      	bne.n	80073fa <_sbrk_r+0x1a>
 80073f4:	682b      	ldr	r3, [r5, #0]
 80073f6:	b103      	cbz	r3, 80073fa <_sbrk_r+0x1a>
 80073f8:	6023      	str	r3, [r4, #0]
 80073fa:	bd38      	pop	{r3, r4, r5, pc}
 80073fc:	20000428 	.word	0x20000428

08007400 <_write_r>:
 8007400:	b538      	push	{r3, r4, r5, lr}
 8007402:	4d07      	ldr	r5, [pc, #28]	; (8007420 <_write_r+0x20>)
 8007404:	4604      	mov	r4, r0
 8007406:	4608      	mov	r0, r1
 8007408:	4611      	mov	r1, r2
 800740a:	2200      	movs	r2, #0
 800740c:	602a      	str	r2, [r5, #0]
 800740e:	461a      	mov	r2, r3
 8007410:	f7f9 ffed 	bl	80013ee <_write>
 8007414:	1c43      	adds	r3, r0, #1
 8007416:	d102      	bne.n	800741e <_write_r+0x1e>
 8007418:	682b      	ldr	r3, [r5, #0]
 800741a:	b103      	cbz	r3, 800741e <_write_r+0x1e>
 800741c:	6023      	str	r3, [r4, #0]
 800741e:	bd38      	pop	{r3, r4, r5, pc}
 8007420:	20000428 	.word	0x20000428

08007424 <__assert_func>:
 8007424:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007426:	4614      	mov	r4, r2
 8007428:	461a      	mov	r2, r3
 800742a:	4b09      	ldr	r3, [pc, #36]	; (8007450 <__assert_func+0x2c>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4605      	mov	r5, r0
 8007430:	68d8      	ldr	r0, [r3, #12]
 8007432:	b14c      	cbz	r4, 8007448 <__assert_func+0x24>
 8007434:	4b07      	ldr	r3, [pc, #28]	; (8007454 <__assert_func+0x30>)
 8007436:	9100      	str	r1, [sp, #0]
 8007438:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800743c:	4906      	ldr	r1, [pc, #24]	; (8007458 <__assert_func+0x34>)
 800743e:	462b      	mov	r3, r5
 8007440:	f000 f88a 	bl	8007558 <fiprintf>
 8007444:	f000 f8a7 	bl	8007596 <abort>
 8007448:	4b04      	ldr	r3, [pc, #16]	; (800745c <__assert_func+0x38>)
 800744a:	461c      	mov	r4, r3
 800744c:	e7f3      	b.n	8007436 <__assert_func+0x12>
 800744e:	bf00      	nop
 8007450:	20000068 	.word	0x20000068
 8007454:	08007f07 	.word	0x08007f07
 8007458:	08007f14 	.word	0x08007f14
 800745c:	08007f42 	.word	0x08007f42

08007460 <_calloc_r>:
 8007460:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007462:	fba1 2402 	umull	r2, r4, r1, r2
 8007466:	b94c      	cbnz	r4, 800747c <_calloc_r+0x1c>
 8007468:	4611      	mov	r1, r2
 800746a:	9201      	str	r2, [sp, #4]
 800746c:	f7ff fa42 	bl	80068f4 <_malloc_r>
 8007470:	9a01      	ldr	r2, [sp, #4]
 8007472:	4605      	mov	r5, r0
 8007474:	b930      	cbnz	r0, 8007484 <_calloc_r+0x24>
 8007476:	4628      	mov	r0, r5
 8007478:	b003      	add	sp, #12
 800747a:	bd30      	pop	{r4, r5, pc}
 800747c:	220c      	movs	r2, #12
 800747e:	6002      	str	r2, [r0, #0]
 8007480:	2500      	movs	r5, #0
 8007482:	e7f8      	b.n	8007476 <_calloc_r+0x16>
 8007484:	4621      	mov	r1, r4
 8007486:	f7fe f9f3 	bl	8005870 <memset>
 800748a:	e7f4      	b.n	8007476 <_calloc_r+0x16>

0800748c <_free_r>:
 800748c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800748e:	2900      	cmp	r1, #0
 8007490:	d044      	beq.n	800751c <_free_r+0x90>
 8007492:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007496:	9001      	str	r0, [sp, #4]
 8007498:	2b00      	cmp	r3, #0
 800749a:	f1a1 0404 	sub.w	r4, r1, #4
 800749e:	bfb8      	it	lt
 80074a0:	18e4      	addlt	r4, r4, r3
 80074a2:	f7ff fb55 	bl	8006b50 <__malloc_lock>
 80074a6:	4a1e      	ldr	r2, [pc, #120]	; (8007520 <_free_r+0x94>)
 80074a8:	9801      	ldr	r0, [sp, #4]
 80074aa:	6813      	ldr	r3, [r2, #0]
 80074ac:	b933      	cbnz	r3, 80074bc <_free_r+0x30>
 80074ae:	6063      	str	r3, [r4, #4]
 80074b0:	6014      	str	r4, [r2, #0]
 80074b2:	b003      	add	sp, #12
 80074b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80074b8:	f7ff bb50 	b.w	8006b5c <__malloc_unlock>
 80074bc:	42a3      	cmp	r3, r4
 80074be:	d908      	bls.n	80074d2 <_free_r+0x46>
 80074c0:	6825      	ldr	r5, [r4, #0]
 80074c2:	1961      	adds	r1, r4, r5
 80074c4:	428b      	cmp	r3, r1
 80074c6:	bf01      	itttt	eq
 80074c8:	6819      	ldreq	r1, [r3, #0]
 80074ca:	685b      	ldreq	r3, [r3, #4]
 80074cc:	1949      	addeq	r1, r1, r5
 80074ce:	6021      	streq	r1, [r4, #0]
 80074d0:	e7ed      	b.n	80074ae <_free_r+0x22>
 80074d2:	461a      	mov	r2, r3
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	b10b      	cbz	r3, 80074dc <_free_r+0x50>
 80074d8:	42a3      	cmp	r3, r4
 80074da:	d9fa      	bls.n	80074d2 <_free_r+0x46>
 80074dc:	6811      	ldr	r1, [r2, #0]
 80074de:	1855      	adds	r5, r2, r1
 80074e0:	42a5      	cmp	r5, r4
 80074e2:	d10b      	bne.n	80074fc <_free_r+0x70>
 80074e4:	6824      	ldr	r4, [r4, #0]
 80074e6:	4421      	add	r1, r4
 80074e8:	1854      	adds	r4, r2, r1
 80074ea:	42a3      	cmp	r3, r4
 80074ec:	6011      	str	r1, [r2, #0]
 80074ee:	d1e0      	bne.n	80074b2 <_free_r+0x26>
 80074f0:	681c      	ldr	r4, [r3, #0]
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	6053      	str	r3, [r2, #4]
 80074f6:	440c      	add	r4, r1
 80074f8:	6014      	str	r4, [r2, #0]
 80074fa:	e7da      	b.n	80074b2 <_free_r+0x26>
 80074fc:	d902      	bls.n	8007504 <_free_r+0x78>
 80074fe:	230c      	movs	r3, #12
 8007500:	6003      	str	r3, [r0, #0]
 8007502:	e7d6      	b.n	80074b2 <_free_r+0x26>
 8007504:	6825      	ldr	r5, [r4, #0]
 8007506:	1961      	adds	r1, r4, r5
 8007508:	428b      	cmp	r3, r1
 800750a:	bf04      	itt	eq
 800750c:	6819      	ldreq	r1, [r3, #0]
 800750e:	685b      	ldreq	r3, [r3, #4]
 8007510:	6063      	str	r3, [r4, #4]
 8007512:	bf04      	itt	eq
 8007514:	1949      	addeq	r1, r1, r5
 8007516:	6021      	streq	r1, [r4, #0]
 8007518:	6054      	str	r4, [r2, #4]
 800751a:	e7ca      	b.n	80074b2 <_free_r+0x26>
 800751c:	b003      	add	sp, #12
 800751e:	bd30      	pop	{r4, r5, pc}
 8007520:	20000420 	.word	0x20000420

08007524 <__ascii_mbtowc>:
 8007524:	b082      	sub	sp, #8
 8007526:	b901      	cbnz	r1, 800752a <__ascii_mbtowc+0x6>
 8007528:	a901      	add	r1, sp, #4
 800752a:	b142      	cbz	r2, 800753e <__ascii_mbtowc+0x1a>
 800752c:	b14b      	cbz	r3, 8007542 <__ascii_mbtowc+0x1e>
 800752e:	7813      	ldrb	r3, [r2, #0]
 8007530:	600b      	str	r3, [r1, #0]
 8007532:	7812      	ldrb	r2, [r2, #0]
 8007534:	1e10      	subs	r0, r2, #0
 8007536:	bf18      	it	ne
 8007538:	2001      	movne	r0, #1
 800753a:	b002      	add	sp, #8
 800753c:	4770      	bx	lr
 800753e:	4610      	mov	r0, r2
 8007540:	e7fb      	b.n	800753a <__ascii_mbtowc+0x16>
 8007542:	f06f 0001 	mvn.w	r0, #1
 8007546:	e7f8      	b.n	800753a <__ascii_mbtowc+0x16>

08007548 <_malloc_usable_size_r>:
 8007548:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800754c:	1f18      	subs	r0, r3, #4
 800754e:	2b00      	cmp	r3, #0
 8007550:	bfbc      	itt	lt
 8007552:	580b      	ldrlt	r3, [r1, r0]
 8007554:	18c0      	addlt	r0, r0, r3
 8007556:	4770      	bx	lr

08007558 <fiprintf>:
 8007558:	b40e      	push	{r1, r2, r3}
 800755a:	b503      	push	{r0, r1, lr}
 800755c:	4601      	mov	r1, r0
 800755e:	ab03      	add	r3, sp, #12
 8007560:	4805      	ldr	r0, [pc, #20]	; (8007578 <fiprintf+0x20>)
 8007562:	f853 2b04 	ldr.w	r2, [r3], #4
 8007566:	6800      	ldr	r0, [r0, #0]
 8007568:	9301      	str	r3, [sp, #4]
 800756a:	f000 f845 	bl	80075f8 <_vfiprintf_r>
 800756e:	b002      	add	sp, #8
 8007570:	f85d eb04 	ldr.w	lr, [sp], #4
 8007574:	b003      	add	sp, #12
 8007576:	4770      	bx	lr
 8007578:	20000068 	.word	0x20000068

0800757c <__ascii_wctomb>:
 800757c:	b149      	cbz	r1, 8007592 <__ascii_wctomb+0x16>
 800757e:	2aff      	cmp	r2, #255	; 0xff
 8007580:	bf85      	ittet	hi
 8007582:	238a      	movhi	r3, #138	; 0x8a
 8007584:	6003      	strhi	r3, [r0, #0]
 8007586:	700a      	strbls	r2, [r1, #0]
 8007588:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800758c:	bf98      	it	ls
 800758e:	2001      	movls	r0, #1
 8007590:	4770      	bx	lr
 8007592:	4608      	mov	r0, r1
 8007594:	4770      	bx	lr

08007596 <abort>:
 8007596:	b508      	push	{r3, lr}
 8007598:	2006      	movs	r0, #6
 800759a:	f000 fa89 	bl	8007ab0 <raise>
 800759e:	2001      	movs	r0, #1
 80075a0:	f7f9 fefe 	bl	80013a0 <_exit>

080075a4 <__sfputc_r>:
 80075a4:	6893      	ldr	r3, [r2, #8]
 80075a6:	3b01      	subs	r3, #1
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	b410      	push	{r4}
 80075ac:	6093      	str	r3, [r2, #8]
 80075ae:	da08      	bge.n	80075c2 <__sfputc_r+0x1e>
 80075b0:	6994      	ldr	r4, [r2, #24]
 80075b2:	42a3      	cmp	r3, r4
 80075b4:	db01      	blt.n	80075ba <__sfputc_r+0x16>
 80075b6:	290a      	cmp	r1, #10
 80075b8:	d103      	bne.n	80075c2 <__sfputc_r+0x1e>
 80075ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075be:	f000 b935 	b.w	800782c <__swbuf_r>
 80075c2:	6813      	ldr	r3, [r2, #0]
 80075c4:	1c58      	adds	r0, r3, #1
 80075c6:	6010      	str	r0, [r2, #0]
 80075c8:	7019      	strb	r1, [r3, #0]
 80075ca:	4608      	mov	r0, r1
 80075cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075d0:	4770      	bx	lr

080075d2 <__sfputs_r>:
 80075d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075d4:	4606      	mov	r6, r0
 80075d6:	460f      	mov	r7, r1
 80075d8:	4614      	mov	r4, r2
 80075da:	18d5      	adds	r5, r2, r3
 80075dc:	42ac      	cmp	r4, r5
 80075de:	d101      	bne.n	80075e4 <__sfputs_r+0x12>
 80075e0:	2000      	movs	r0, #0
 80075e2:	e007      	b.n	80075f4 <__sfputs_r+0x22>
 80075e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075e8:	463a      	mov	r2, r7
 80075ea:	4630      	mov	r0, r6
 80075ec:	f7ff ffda 	bl	80075a4 <__sfputc_r>
 80075f0:	1c43      	adds	r3, r0, #1
 80075f2:	d1f3      	bne.n	80075dc <__sfputs_r+0xa>
 80075f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080075f8 <_vfiprintf_r>:
 80075f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075fc:	460d      	mov	r5, r1
 80075fe:	b09d      	sub	sp, #116	; 0x74
 8007600:	4614      	mov	r4, r2
 8007602:	4698      	mov	r8, r3
 8007604:	4606      	mov	r6, r0
 8007606:	b118      	cbz	r0, 8007610 <_vfiprintf_r+0x18>
 8007608:	6a03      	ldr	r3, [r0, #32]
 800760a:	b90b      	cbnz	r3, 8007610 <_vfiprintf_r+0x18>
 800760c:	f7fe f8fa 	bl	8005804 <__sinit>
 8007610:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007612:	07d9      	lsls	r1, r3, #31
 8007614:	d405      	bmi.n	8007622 <_vfiprintf_r+0x2a>
 8007616:	89ab      	ldrh	r3, [r5, #12]
 8007618:	059a      	lsls	r2, r3, #22
 800761a:	d402      	bmi.n	8007622 <_vfiprintf_r+0x2a>
 800761c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800761e:	f7fe f95e 	bl	80058de <__retarget_lock_acquire_recursive>
 8007622:	89ab      	ldrh	r3, [r5, #12]
 8007624:	071b      	lsls	r3, r3, #28
 8007626:	d501      	bpl.n	800762c <_vfiprintf_r+0x34>
 8007628:	692b      	ldr	r3, [r5, #16]
 800762a:	b99b      	cbnz	r3, 8007654 <_vfiprintf_r+0x5c>
 800762c:	4629      	mov	r1, r5
 800762e:	4630      	mov	r0, r6
 8007630:	f000 f93a 	bl	80078a8 <__swsetup_r>
 8007634:	b170      	cbz	r0, 8007654 <_vfiprintf_r+0x5c>
 8007636:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007638:	07dc      	lsls	r4, r3, #31
 800763a:	d504      	bpl.n	8007646 <_vfiprintf_r+0x4e>
 800763c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007640:	b01d      	add	sp, #116	; 0x74
 8007642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007646:	89ab      	ldrh	r3, [r5, #12]
 8007648:	0598      	lsls	r0, r3, #22
 800764a:	d4f7      	bmi.n	800763c <_vfiprintf_r+0x44>
 800764c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800764e:	f7fe f947 	bl	80058e0 <__retarget_lock_release_recursive>
 8007652:	e7f3      	b.n	800763c <_vfiprintf_r+0x44>
 8007654:	2300      	movs	r3, #0
 8007656:	9309      	str	r3, [sp, #36]	; 0x24
 8007658:	2320      	movs	r3, #32
 800765a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800765e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007662:	2330      	movs	r3, #48	; 0x30
 8007664:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007818 <_vfiprintf_r+0x220>
 8007668:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800766c:	f04f 0901 	mov.w	r9, #1
 8007670:	4623      	mov	r3, r4
 8007672:	469a      	mov	sl, r3
 8007674:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007678:	b10a      	cbz	r2, 800767e <_vfiprintf_r+0x86>
 800767a:	2a25      	cmp	r2, #37	; 0x25
 800767c:	d1f9      	bne.n	8007672 <_vfiprintf_r+0x7a>
 800767e:	ebba 0b04 	subs.w	fp, sl, r4
 8007682:	d00b      	beq.n	800769c <_vfiprintf_r+0xa4>
 8007684:	465b      	mov	r3, fp
 8007686:	4622      	mov	r2, r4
 8007688:	4629      	mov	r1, r5
 800768a:	4630      	mov	r0, r6
 800768c:	f7ff ffa1 	bl	80075d2 <__sfputs_r>
 8007690:	3001      	adds	r0, #1
 8007692:	f000 80a9 	beq.w	80077e8 <_vfiprintf_r+0x1f0>
 8007696:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007698:	445a      	add	r2, fp
 800769a:	9209      	str	r2, [sp, #36]	; 0x24
 800769c:	f89a 3000 	ldrb.w	r3, [sl]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	f000 80a1 	beq.w	80077e8 <_vfiprintf_r+0x1f0>
 80076a6:	2300      	movs	r3, #0
 80076a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80076ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076b0:	f10a 0a01 	add.w	sl, sl, #1
 80076b4:	9304      	str	r3, [sp, #16]
 80076b6:	9307      	str	r3, [sp, #28]
 80076b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80076bc:	931a      	str	r3, [sp, #104]	; 0x68
 80076be:	4654      	mov	r4, sl
 80076c0:	2205      	movs	r2, #5
 80076c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076c6:	4854      	ldr	r0, [pc, #336]	; (8007818 <_vfiprintf_r+0x220>)
 80076c8:	f7f8 fd8a 	bl	80001e0 <memchr>
 80076cc:	9a04      	ldr	r2, [sp, #16]
 80076ce:	b9d8      	cbnz	r0, 8007708 <_vfiprintf_r+0x110>
 80076d0:	06d1      	lsls	r1, r2, #27
 80076d2:	bf44      	itt	mi
 80076d4:	2320      	movmi	r3, #32
 80076d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80076da:	0713      	lsls	r3, r2, #28
 80076dc:	bf44      	itt	mi
 80076de:	232b      	movmi	r3, #43	; 0x2b
 80076e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80076e4:	f89a 3000 	ldrb.w	r3, [sl]
 80076e8:	2b2a      	cmp	r3, #42	; 0x2a
 80076ea:	d015      	beq.n	8007718 <_vfiprintf_r+0x120>
 80076ec:	9a07      	ldr	r2, [sp, #28]
 80076ee:	4654      	mov	r4, sl
 80076f0:	2000      	movs	r0, #0
 80076f2:	f04f 0c0a 	mov.w	ip, #10
 80076f6:	4621      	mov	r1, r4
 80076f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076fc:	3b30      	subs	r3, #48	; 0x30
 80076fe:	2b09      	cmp	r3, #9
 8007700:	d94d      	bls.n	800779e <_vfiprintf_r+0x1a6>
 8007702:	b1b0      	cbz	r0, 8007732 <_vfiprintf_r+0x13a>
 8007704:	9207      	str	r2, [sp, #28]
 8007706:	e014      	b.n	8007732 <_vfiprintf_r+0x13a>
 8007708:	eba0 0308 	sub.w	r3, r0, r8
 800770c:	fa09 f303 	lsl.w	r3, r9, r3
 8007710:	4313      	orrs	r3, r2
 8007712:	9304      	str	r3, [sp, #16]
 8007714:	46a2      	mov	sl, r4
 8007716:	e7d2      	b.n	80076be <_vfiprintf_r+0xc6>
 8007718:	9b03      	ldr	r3, [sp, #12]
 800771a:	1d19      	adds	r1, r3, #4
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	9103      	str	r1, [sp, #12]
 8007720:	2b00      	cmp	r3, #0
 8007722:	bfbb      	ittet	lt
 8007724:	425b      	neglt	r3, r3
 8007726:	f042 0202 	orrlt.w	r2, r2, #2
 800772a:	9307      	strge	r3, [sp, #28]
 800772c:	9307      	strlt	r3, [sp, #28]
 800772e:	bfb8      	it	lt
 8007730:	9204      	strlt	r2, [sp, #16]
 8007732:	7823      	ldrb	r3, [r4, #0]
 8007734:	2b2e      	cmp	r3, #46	; 0x2e
 8007736:	d10c      	bne.n	8007752 <_vfiprintf_r+0x15a>
 8007738:	7863      	ldrb	r3, [r4, #1]
 800773a:	2b2a      	cmp	r3, #42	; 0x2a
 800773c:	d134      	bne.n	80077a8 <_vfiprintf_r+0x1b0>
 800773e:	9b03      	ldr	r3, [sp, #12]
 8007740:	1d1a      	adds	r2, r3, #4
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	9203      	str	r2, [sp, #12]
 8007746:	2b00      	cmp	r3, #0
 8007748:	bfb8      	it	lt
 800774a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800774e:	3402      	adds	r4, #2
 8007750:	9305      	str	r3, [sp, #20]
 8007752:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007828 <_vfiprintf_r+0x230>
 8007756:	7821      	ldrb	r1, [r4, #0]
 8007758:	2203      	movs	r2, #3
 800775a:	4650      	mov	r0, sl
 800775c:	f7f8 fd40 	bl	80001e0 <memchr>
 8007760:	b138      	cbz	r0, 8007772 <_vfiprintf_r+0x17a>
 8007762:	9b04      	ldr	r3, [sp, #16]
 8007764:	eba0 000a 	sub.w	r0, r0, sl
 8007768:	2240      	movs	r2, #64	; 0x40
 800776a:	4082      	lsls	r2, r0
 800776c:	4313      	orrs	r3, r2
 800776e:	3401      	adds	r4, #1
 8007770:	9304      	str	r3, [sp, #16]
 8007772:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007776:	4829      	ldr	r0, [pc, #164]	; (800781c <_vfiprintf_r+0x224>)
 8007778:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800777c:	2206      	movs	r2, #6
 800777e:	f7f8 fd2f 	bl	80001e0 <memchr>
 8007782:	2800      	cmp	r0, #0
 8007784:	d03f      	beq.n	8007806 <_vfiprintf_r+0x20e>
 8007786:	4b26      	ldr	r3, [pc, #152]	; (8007820 <_vfiprintf_r+0x228>)
 8007788:	bb1b      	cbnz	r3, 80077d2 <_vfiprintf_r+0x1da>
 800778a:	9b03      	ldr	r3, [sp, #12]
 800778c:	3307      	adds	r3, #7
 800778e:	f023 0307 	bic.w	r3, r3, #7
 8007792:	3308      	adds	r3, #8
 8007794:	9303      	str	r3, [sp, #12]
 8007796:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007798:	443b      	add	r3, r7
 800779a:	9309      	str	r3, [sp, #36]	; 0x24
 800779c:	e768      	b.n	8007670 <_vfiprintf_r+0x78>
 800779e:	fb0c 3202 	mla	r2, ip, r2, r3
 80077a2:	460c      	mov	r4, r1
 80077a4:	2001      	movs	r0, #1
 80077a6:	e7a6      	b.n	80076f6 <_vfiprintf_r+0xfe>
 80077a8:	2300      	movs	r3, #0
 80077aa:	3401      	adds	r4, #1
 80077ac:	9305      	str	r3, [sp, #20]
 80077ae:	4619      	mov	r1, r3
 80077b0:	f04f 0c0a 	mov.w	ip, #10
 80077b4:	4620      	mov	r0, r4
 80077b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077ba:	3a30      	subs	r2, #48	; 0x30
 80077bc:	2a09      	cmp	r2, #9
 80077be:	d903      	bls.n	80077c8 <_vfiprintf_r+0x1d0>
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d0c6      	beq.n	8007752 <_vfiprintf_r+0x15a>
 80077c4:	9105      	str	r1, [sp, #20]
 80077c6:	e7c4      	b.n	8007752 <_vfiprintf_r+0x15a>
 80077c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80077cc:	4604      	mov	r4, r0
 80077ce:	2301      	movs	r3, #1
 80077d0:	e7f0      	b.n	80077b4 <_vfiprintf_r+0x1bc>
 80077d2:	ab03      	add	r3, sp, #12
 80077d4:	9300      	str	r3, [sp, #0]
 80077d6:	462a      	mov	r2, r5
 80077d8:	4b12      	ldr	r3, [pc, #72]	; (8007824 <_vfiprintf_r+0x22c>)
 80077da:	a904      	add	r1, sp, #16
 80077dc:	4630      	mov	r0, r6
 80077de:	f7fd fb9f 	bl	8004f20 <_printf_float>
 80077e2:	4607      	mov	r7, r0
 80077e4:	1c78      	adds	r0, r7, #1
 80077e6:	d1d6      	bne.n	8007796 <_vfiprintf_r+0x19e>
 80077e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80077ea:	07d9      	lsls	r1, r3, #31
 80077ec:	d405      	bmi.n	80077fa <_vfiprintf_r+0x202>
 80077ee:	89ab      	ldrh	r3, [r5, #12]
 80077f0:	059a      	lsls	r2, r3, #22
 80077f2:	d402      	bmi.n	80077fa <_vfiprintf_r+0x202>
 80077f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80077f6:	f7fe f873 	bl	80058e0 <__retarget_lock_release_recursive>
 80077fa:	89ab      	ldrh	r3, [r5, #12]
 80077fc:	065b      	lsls	r3, r3, #25
 80077fe:	f53f af1d 	bmi.w	800763c <_vfiprintf_r+0x44>
 8007802:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007804:	e71c      	b.n	8007640 <_vfiprintf_r+0x48>
 8007806:	ab03      	add	r3, sp, #12
 8007808:	9300      	str	r3, [sp, #0]
 800780a:	462a      	mov	r2, r5
 800780c:	4b05      	ldr	r3, [pc, #20]	; (8007824 <_vfiprintf_r+0x22c>)
 800780e:	a904      	add	r1, sp, #16
 8007810:	4630      	mov	r0, r6
 8007812:	f7fd fe29 	bl	8005468 <_printf_i>
 8007816:	e7e4      	b.n	80077e2 <_vfiprintf_r+0x1ea>
 8007818:	08007c91 	.word	0x08007c91
 800781c:	08007c9b 	.word	0x08007c9b
 8007820:	08004f21 	.word	0x08004f21
 8007824:	080075d3 	.word	0x080075d3
 8007828:	08007c97 	.word	0x08007c97

0800782c <__swbuf_r>:
 800782c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800782e:	460e      	mov	r6, r1
 8007830:	4614      	mov	r4, r2
 8007832:	4605      	mov	r5, r0
 8007834:	b118      	cbz	r0, 800783e <__swbuf_r+0x12>
 8007836:	6a03      	ldr	r3, [r0, #32]
 8007838:	b90b      	cbnz	r3, 800783e <__swbuf_r+0x12>
 800783a:	f7fd ffe3 	bl	8005804 <__sinit>
 800783e:	69a3      	ldr	r3, [r4, #24]
 8007840:	60a3      	str	r3, [r4, #8]
 8007842:	89a3      	ldrh	r3, [r4, #12]
 8007844:	071a      	lsls	r2, r3, #28
 8007846:	d525      	bpl.n	8007894 <__swbuf_r+0x68>
 8007848:	6923      	ldr	r3, [r4, #16]
 800784a:	b31b      	cbz	r3, 8007894 <__swbuf_r+0x68>
 800784c:	6823      	ldr	r3, [r4, #0]
 800784e:	6922      	ldr	r2, [r4, #16]
 8007850:	1a98      	subs	r0, r3, r2
 8007852:	6963      	ldr	r3, [r4, #20]
 8007854:	b2f6      	uxtb	r6, r6
 8007856:	4283      	cmp	r3, r0
 8007858:	4637      	mov	r7, r6
 800785a:	dc04      	bgt.n	8007866 <__swbuf_r+0x3a>
 800785c:	4621      	mov	r1, r4
 800785e:	4628      	mov	r0, r5
 8007860:	f7ff f94e 	bl	8006b00 <_fflush_r>
 8007864:	b9e0      	cbnz	r0, 80078a0 <__swbuf_r+0x74>
 8007866:	68a3      	ldr	r3, [r4, #8]
 8007868:	3b01      	subs	r3, #1
 800786a:	60a3      	str	r3, [r4, #8]
 800786c:	6823      	ldr	r3, [r4, #0]
 800786e:	1c5a      	adds	r2, r3, #1
 8007870:	6022      	str	r2, [r4, #0]
 8007872:	701e      	strb	r6, [r3, #0]
 8007874:	6962      	ldr	r2, [r4, #20]
 8007876:	1c43      	adds	r3, r0, #1
 8007878:	429a      	cmp	r2, r3
 800787a:	d004      	beq.n	8007886 <__swbuf_r+0x5a>
 800787c:	89a3      	ldrh	r3, [r4, #12]
 800787e:	07db      	lsls	r3, r3, #31
 8007880:	d506      	bpl.n	8007890 <__swbuf_r+0x64>
 8007882:	2e0a      	cmp	r6, #10
 8007884:	d104      	bne.n	8007890 <__swbuf_r+0x64>
 8007886:	4621      	mov	r1, r4
 8007888:	4628      	mov	r0, r5
 800788a:	f7ff f939 	bl	8006b00 <_fflush_r>
 800788e:	b938      	cbnz	r0, 80078a0 <__swbuf_r+0x74>
 8007890:	4638      	mov	r0, r7
 8007892:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007894:	4621      	mov	r1, r4
 8007896:	4628      	mov	r0, r5
 8007898:	f000 f806 	bl	80078a8 <__swsetup_r>
 800789c:	2800      	cmp	r0, #0
 800789e:	d0d5      	beq.n	800784c <__swbuf_r+0x20>
 80078a0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80078a4:	e7f4      	b.n	8007890 <__swbuf_r+0x64>
	...

080078a8 <__swsetup_r>:
 80078a8:	b538      	push	{r3, r4, r5, lr}
 80078aa:	4b2a      	ldr	r3, [pc, #168]	; (8007954 <__swsetup_r+0xac>)
 80078ac:	4605      	mov	r5, r0
 80078ae:	6818      	ldr	r0, [r3, #0]
 80078b0:	460c      	mov	r4, r1
 80078b2:	b118      	cbz	r0, 80078bc <__swsetup_r+0x14>
 80078b4:	6a03      	ldr	r3, [r0, #32]
 80078b6:	b90b      	cbnz	r3, 80078bc <__swsetup_r+0x14>
 80078b8:	f7fd ffa4 	bl	8005804 <__sinit>
 80078bc:	89a3      	ldrh	r3, [r4, #12]
 80078be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80078c2:	0718      	lsls	r0, r3, #28
 80078c4:	d422      	bmi.n	800790c <__swsetup_r+0x64>
 80078c6:	06d9      	lsls	r1, r3, #27
 80078c8:	d407      	bmi.n	80078da <__swsetup_r+0x32>
 80078ca:	2309      	movs	r3, #9
 80078cc:	602b      	str	r3, [r5, #0]
 80078ce:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80078d2:	81a3      	strh	r3, [r4, #12]
 80078d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80078d8:	e034      	b.n	8007944 <__swsetup_r+0x9c>
 80078da:	0758      	lsls	r0, r3, #29
 80078dc:	d512      	bpl.n	8007904 <__swsetup_r+0x5c>
 80078de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80078e0:	b141      	cbz	r1, 80078f4 <__swsetup_r+0x4c>
 80078e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80078e6:	4299      	cmp	r1, r3
 80078e8:	d002      	beq.n	80078f0 <__swsetup_r+0x48>
 80078ea:	4628      	mov	r0, r5
 80078ec:	f7ff fdce 	bl	800748c <_free_r>
 80078f0:	2300      	movs	r3, #0
 80078f2:	6363      	str	r3, [r4, #52]	; 0x34
 80078f4:	89a3      	ldrh	r3, [r4, #12]
 80078f6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80078fa:	81a3      	strh	r3, [r4, #12]
 80078fc:	2300      	movs	r3, #0
 80078fe:	6063      	str	r3, [r4, #4]
 8007900:	6923      	ldr	r3, [r4, #16]
 8007902:	6023      	str	r3, [r4, #0]
 8007904:	89a3      	ldrh	r3, [r4, #12]
 8007906:	f043 0308 	orr.w	r3, r3, #8
 800790a:	81a3      	strh	r3, [r4, #12]
 800790c:	6923      	ldr	r3, [r4, #16]
 800790e:	b94b      	cbnz	r3, 8007924 <__swsetup_r+0x7c>
 8007910:	89a3      	ldrh	r3, [r4, #12]
 8007912:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007916:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800791a:	d003      	beq.n	8007924 <__swsetup_r+0x7c>
 800791c:	4621      	mov	r1, r4
 800791e:	4628      	mov	r0, r5
 8007920:	f000 f840 	bl	80079a4 <__smakebuf_r>
 8007924:	89a0      	ldrh	r0, [r4, #12]
 8007926:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800792a:	f010 0301 	ands.w	r3, r0, #1
 800792e:	d00a      	beq.n	8007946 <__swsetup_r+0x9e>
 8007930:	2300      	movs	r3, #0
 8007932:	60a3      	str	r3, [r4, #8]
 8007934:	6963      	ldr	r3, [r4, #20]
 8007936:	425b      	negs	r3, r3
 8007938:	61a3      	str	r3, [r4, #24]
 800793a:	6923      	ldr	r3, [r4, #16]
 800793c:	b943      	cbnz	r3, 8007950 <__swsetup_r+0xa8>
 800793e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007942:	d1c4      	bne.n	80078ce <__swsetup_r+0x26>
 8007944:	bd38      	pop	{r3, r4, r5, pc}
 8007946:	0781      	lsls	r1, r0, #30
 8007948:	bf58      	it	pl
 800794a:	6963      	ldrpl	r3, [r4, #20]
 800794c:	60a3      	str	r3, [r4, #8]
 800794e:	e7f4      	b.n	800793a <__swsetup_r+0x92>
 8007950:	2000      	movs	r0, #0
 8007952:	e7f7      	b.n	8007944 <__swsetup_r+0x9c>
 8007954:	20000068 	.word	0x20000068

08007958 <__swhatbuf_r>:
 8007958:	b570      	push	{r4, r5, r6, lr}
 800795a:	460c      	mov	r4, r1
 800795c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007960:	2900      	cmp	r1, #0
 8007962:	b096      	sub	sp, #88	; 0x58
 8007964:	4615      	mov	r5, r2
 8007966:	461e      	mov	r6, r3
 8007968:	da0d      	bge.n	8007986 <__swhatbuf_r+0x2e>
 800796a:	89a3      	ldrh	r3, [r4, #12]
 800796c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007970:	f04f 0100 	mov.w	r1, #0
 8007974:	bf0c      	ite	eq
 8007976:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800797a:	2340      	movne	r3, #64	; 0x40
 800797c:	2000      	movs	r0, #0
 800797e:	6031      	str	r1, [r6, #0]
 8007980:	602b      	str	r3, [r5, #0]
 8007982:	b016      	add	sp, #88	; 0x58
 8007984:	bd70      	pop	{r4, r5, r6, pc}
 8007986:	466a      	mov	r2, sp
 8007988:	f000 f848 	bl	8007a1c <_fstat_r>
 800798c:	2800      	cmp	r0, #0
 800798e:	dbec      	blt.n	800796a <__swhatbuf_r+0x12>
 8007990:	9901      	ldr	r1, [sp, #4]
 8007992:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007996:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800799a:	4259      	negs	r1, r3
 800799c:	4159      	adcs	r1, r3
 800799e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079a2:	e7eb      	b.n	800797c <__swhatbuf_r+0x24>

080079a4 <__smakebuf_r>:
 80079a4:	898b      	ldrh	r3, [r1, #12]
 80079a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80079a8:	079d      	lsls	r5, r3, #30
 80079aa:	4606      	mov	r6, r0
 80079ac:	460c      	mov	r4, r1
 80079ae:	d507      	bpl.n	80079c0 <__smakebuf_r+0x1c>
 80079b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80079b4:	6023      	str	r3, [r4, #0]
 80079b6:	6123      	str	r3, [r4, #16]
 80079b8:	2301      	movs	r3, #1
 80079ba:	6163      	str	r3, [r4, #20]
 80079bc:	b002      	add	sp, #8
 80079be:	bd70      	pop	{r4, r5, r6, pc}
 80079c0:	ab01      	add	r3, sp, #4
 80079c2:	466a      	mov	r2, sp
 80079c4:	f7ff ffc8 	bl	8007958 <__swhatbuf_r>
 80079c8:	9900      	ldr	r1, [sp, #0]
 80079ca:	4605      	mov	r5, r0
 80079cc:	4630      	mov	r0, r6
 80079ce:	f7fe ff91 	bl	80068f4 <_malloc_r>
 80079d2:	b948      	cbnz	r0, 80079e8 <__smakebuf_r+0x44>
 80079d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079d8:	059a      	lsls	r2, r3, #22
 80079da:	d4ef      	bmi.n	80079bc <__smakebuf_r+0x18>
 80079dc:	f023 0303 	bic.w	r3, r3, #3
 80079e0:	f043 0302 	orr.w	r3, r3, #2
 80079e4:	81a3      	strh	r3, [r4, #12]
 80079e6:	e7e3      	b.n	80079b0 <__smakebuf_r+0xc>
 80079e8:	89a3      	ldrh	r3, [r4, #12]
 80079ea:	6020      	str	r0, [r4, #0]
 80079ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079f0:	81a3      	strh	r3, [r4, #12]
 80079f2:	9b00      	ldr	r3, [sp, #0]
 80079f4:	6163      	str	r3, [r4, #20]
 80079f6:	9b01      	ldr	r3, [sp, #4]
 80079f8:	6120      	str	r0, [r4, #16]
 80079fa:	b15b      	cbz	r3, 8007a14 <__smakebuf_r+0x70>
 80079fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a00:	4630      	mov	r0, r6
 8007a02:	f000 f81d 	bl	8007a40 <_isatty_r>
 8007a06:	b128      	cbz	r0, 8007a14 <__smakebuf_r+0x70>
 8007a08:	89a3      	ldrh	r3, [r4, #12]
 8007a0a:	f023 0303 	bic.w	r3, r3, #3
 8007a0e:	f043 0301 	orr.w	r3, r3, #1
 8007a12:	81a3      	strh	r3, [r4, #12]
 8007a14:	89a3      	ldrh	r3, [r4, #12]
 8007a16:	431d      	orrs	r5, r3
 8007a18:	81a5      	strh	r5, [r4, #12]
 8007a1a:	e7cf      	b.n	80079bc <__smakebuf_r+0x18>

08007a1c <_fstat_r>:
 8007a1c:	b538      	push	{r3, r4, r5, lr}
 8007a1e:	4d07      	ldr	r5, [pc, #28]	; (8007a3c <_fstat_r+0x20>)
 8007a20:	2300      	movs	r3, #0
 8007a22:	4604      	mov	r4, r0
 8007a24:	4608      	mov	r0, r1
 8007a26:	4611      	mov	r1, r2
 8007a28:	602b      	str	r3, [r5, #0]
 8007a2a:	f7f9 fd08 	bl	800143e <_fstat>
 8007a2e:	1c43      	adds	r3, r0, #1
 8007a30:	d102      	bne.n	8007a38 <_fstat_r+0x1c>
 8007a32:	682b      	ldr	r3, [r5, #0]
 8007a34:	b103      	cbz	r3, 8007a38 <_fstat_r+0x1c>
 8007a36:	6023      	str	r3, [r4, #0]
 8007a38:	bd38      	pop	{r3, r4, r5, pc}
 8007a3a:	bf00      	nop
 8007a3c:	20000428 	.word	0x20000428

08007a40 <_isatty_r>:
 8007a40:	b538      	push	{r3, r4, r5, lr}
 8007a42:	4d06      	ldr	r5, [pc, #24]	; (8007a5c <_isatty_r+0x1c>)
 8007a44:	2300      	movs	r3, #0
 8007a46:	4604      	mov	r4, r0
 8007a48:	4608      	mov	r0, r1
 8007a4a:	602b      	str	r3, [r5, #0]
 8007a4c:	f7f9 fd07 	bl	800145e <_isatty>
 8007a50:	1c43      	adds	r3, r0, #1
 8007a52:	d102      	bne.n	8007a5a <_isatty_r+0x1a>
 8007a54:	682b      	ldr	r3, [r5, #0]
 8007a56:	b103      	cbz	r3, 8007a5a <_isatty_r+0x1a>
 8007a58:	6023      	str	r3, [r4, #0]
 8007a5a:	bd38      	pop	{r3, r4, r5, pc}
 8007a5c:	20000428 	.word	0x20000428

08007a60 <_raise_r>:
 8007a60:	291f      	cmp	r1, #31
 8007a62:	b538      	push	{r3, r4, r5, lr}
 8007a64:	4604      	mov	r4, r0
 8007a66:	460d      	mov	r5, r1
 8007a68:	d904      	bls.n	8007a74 <_raise_r+0x14>
 8007a6a:	2316      	movs	r3, #22
 8007a6c:	6003      	str	r3, [r0, #0]
 8007a6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a72:	bd38      	pop	{r3, r4, r5, pc}
 8007a74:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007a76:	b112      	cbz	r2, 8007a7e <_raise_r+0x1e>
 8007a78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007a7c:	b94b      	cbnz	r3, 8007a92 <_raise_r+0x32>
 8007a7e:	4620      	mov	r0, r4
 8007a80:	f000 f830 	bl	8007ae4 <_getpid_r>
 8007a84:	462a      	mov	r2, r5
 8007a86:	4601      	mov	r1, r0
 8007a88:	4620      	mov	r0, r4
 8007a8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a8e:	f000 b817 	b.w	8007ac0 <_kill_r>
 8007a92:	2b01      	cmp	r3, #1
 8007a94:	d00a      	beq.n	8007aac <_raise_r+0x4c>
 8007a96:	1c59      	adds	r1, r3, #1
 8007a98:	d103      	bne.n	8007aa2 <_raise_r+0x42>
 8007a9a:	2316      	movs	r3, #22
 8007a9c:	6003      	str	r3, [r0, #0]
 8007a9e:	2001      	movs	r0, #1
 8007aa0:	e7e7      	b.n	8007a72 <_raise_r+0x12>
 8007aa2:	2400      	movs	r4, #0
 8007aa4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007aa8:	4628      	mov	r0, r5
 8007aaa:	4798      	blx	r3
 8007aac:	2000      	movs	r0, #0
 8007aae:	e7e0      	b.n	8007a72 <_raise_r+0x12>

08007ab0 <raise>:
 8007ab0:	4b02      	ldr	r3, [pc, #8]	; (8007abc <raise+0xc>)
 8007ab2:	4601      	mov	r1, r0
 8007ab4:	6818      	ldr	r0, [r3, #0]
 8007ab6:	f7ff bfd3 	b.w	8007a60 <_raise_r>
 8007aba:	bf00      	nop
 8007abc:	20000068 	.word	0x20000068

08007ac0 <_kill_r>:
 8007ac0:	b538      	push	{r3, r4, r5, lr}
 8007ac2:	4d07      	ldr	r5, [pc, #28]	; (8007ae0 <_kill_r+0x20>)
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	4604      	mov	r4, r0
 8007ac8:	4608      	mov	r0, r1
 8007aca:	4611      	mov	r1, r2
 8007acc:	602b      	str	r3, [r5, #0]
 8007ace:	f7f9 fc57 	bl	8001380 <_kill>
 8007ad2:	1c43      	adds	r3, r0, #1
 8007ad4:	d102      	bne.n	8007adc <_kill_r+0x1c>
 8007ad6:	682b      	ldr	r3, [r5, #0]
 8007ad8:	b103      	cbz	r3, 8007adc <_kill_r+0x1c>
 8007ada:	6023      	str	r3, [r4, #0]
 8007adc:	bd38      	pop	{r3, r4, r5, pc}
 8007ade:	bf00      	nop
 8007ae0:	20000428 	.word	0x20000428

08007ae4 <_getpid_r>:
 8007ae4:	f7f9 bc44 	b.w	8001370 <_getpid>

08007ae8 <_init>:
 8007ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aea:	bf00      	nop
 8007aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007aee:	bc08      	pop	{r3}
 8007af0:	469e      	mov	lr, r3
 8007af2:	4770      	bx	lr

08007af4 <_fini>:
 8007af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007af6:	bf00      	nop
 8007af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007afa:	bc08      	pop	{r3}
 8007afc:	469e      	mov	lr, r3
 8007afe:	4770      	bx	lr
