<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)</text>
<text>Date: Tue Feb 25 13:24:44 2020
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0</cell>
 <cell>(1154, 162)</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell>5613</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0</cell>
 <cell>(1155, 162)</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell>311</cell>
</row>
<row>
 <cell>3</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0</cell>
 <cell>(1153, 162)</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_Y</cell>
 <cell>18</cell>
</row>
<row>
 <cell>4</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_GB0</cell>
 <cell>(1166, 163)</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_gbs_1</cell>
 <cell>4</cell>
</row>
<row>
 <cell>5</cell>
 <cell>PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160_INT/U0</cell>
 <cell>(1167, 162)</cell>
 <cell>PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160_INT/U0_Y</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:Y</cell>
 <cell>(455, 3)</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>(504, 2)</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160_INT/U0</cell>
 <cell>PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160_CLK_c</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>(2460, 5)</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>(2460, 5)</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_GB0</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(2460, 5)</cell>
 <cell>PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160_CLK_c</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Clock Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Clock Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0</cell>
 <cell>(1154, 162)</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell>5613</cell>
 <cell>1</cell>
 <cell>(577, 41)</cell>
 <cell>171</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(577, 68)</cell>
 <cell>803</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(577, 95)</cell>
 <cell>1111</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(577, 122)</cell>
 <cell>376</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(577, 149)</cell>
 <cell>223</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(577, 179)</cell>
 <cell>14</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(577, 206)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(583, 14)</cell>
 <cell>10</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(583, 41)</cell>
 <cell>314</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(583, 68)</cell>
 <cell>538</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(583, 95)</cell>
 <cell>474</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(583, 122)</cell>
 <cell>830</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(583, 149)</cell>
 <cell>701</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(583, 179)</cell>
 <cell>20</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15</cell>
 <cell>(583, 206)</cell>
 <cell>16</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0</cell>
 <cell>(1155, 162)</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell>311</cell>
 <cell>1</cell>
 <cell>(580, 95)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(586, 68)</cell>
 <cell>212</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(586, 95)</cell>
 <cell>98</cell>
</row>
<row>
 <cell>3</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0</cell>
 <cell>(1153, 162)</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_Y</cell>
 <cell>18</cell>
 <cell> </cell>
 <cell>(579, 12)</cell>
 <cell>18</cell>
</row>
<row>
 <cell>4</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_GB0</cell>
 <cell>(1166, 163)</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_gbs_1</cell>
 <cell>4</cell>
 <cell>1</cell>
 <cell>(1742, 95)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1742, 122)</cell>
 <cell>2</cell>
</row>
<row>
 <cell>5</cell>
 <cell>PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160_INT/U0</cell>
 <cell>(1167, 162)</cell>
 <cell>PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160_INT/U0_Y</cell>
 <cell>1</cell>
 <cell> </cell>
 <cell>(1750, 14)</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
</doc>
