
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 58 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 58 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9255174 heartbeat IPC: 1.90151 cumulative IPC: 1.90151 (Simulation time: 0 hr 2 min 21 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14143287 heartbeat IPC: 2.04578 cumulative IPC: 1.97101 (Simulation time: 0 hr 3 min 41 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18925268 heartbeat IPC: 2.09118 cumulative IPC: 2.0095 (Simulation time: 0 hr 5 min 2 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 24147193 heartbeat IPC: 1.915 cumulative IPC: 1.98501 (Simulation time: 0 hr 6 min 24 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28992412 heartbeat IPC: 2.06389 cumulative IPC: 2.0003 (Simulation time: 0 hr 7 min 44 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33443836 heartbeat IPC: 2.24647 cumulative IPC: 2.03751 (Simulation time: 0 hr 9 min 1 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37795638 heartbeat IPC: 2.2979 cumulative IPC: 2.07104 (Simulation time: 0 hr 10 min 18 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42155926 heartbeat IPC: 2.29343 cumulative IPC: 2.09645 (Simulation time: 0 hr 11 min 35 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46491603 heartbeat IPC: 2.30644 cumulative IPC: 2.11788 (Simulation time: 0 hr 12 min 52 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 50839097 heartbeat IPC: 2.30018 cumulative IPC: 2.13479 (Simulation time: 0 hr 14 min 9 sec) 
Finished CPU 0 instructions: 100000001 cycles: 46842908 cumulative IPC: 2.13479 (Simulation time: 0 hr 14 min 9 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.13479 instructions: 100000001 cycles: 46842908
cpu0_DTLB TOTAL     ACCESS:   40463032  HIT:   40455087  MISS:       7945
cpu0_DTLB LOAD      ACCESS:   32300366  HIT:   32297502  MISS:       2864
cpu0_DTLB RFO       ACCESS:    8162666  HIT:    8157585  MISS:       5081
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.07 cycles
cpu0_ITLB TOTAL     ACCESS:     797658  HIT:     797551  MISS:        107
cpu0_ITLB LOAD      ACCESS:     797658  HIT:     797551  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 79.2617 cycles
cpu0_L1I TOTAL     ACCESS:      64548  HIT:      64212  MISS:        336
cpu0_L1I LOAD      ACCESS:      64548  HIT:      64212  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 319.259 cycles
cpu0_STLB TOTAL     ACCESS:       8052  HIT:       7272  MISS:        780
cpu0_STLB LOAD      ACCESS:       2971  HIT:       2804  MISS:        167
cpu0_STLB RFO       ACCESS:       5081  HIT:       4468  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 173.238 cycles
cpu0_L1D TOTAL     ACCESS:   32854317  HIT:   32388557  MISS:     465760
cpu0_L1D LOAD      ACCESS:   28661314  HIT:   28504722  MISS:     156592
cpu0_L1D RFO       ACCESS:    4192233  HIT:    3883248  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        770  HIT:        587  MISS:        183
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 320.492 cycles
cpu0_L2C TOTAL     ACCESS:     772929  HIT:     485716  MISS:     287213
cpu0_L2C LOAD      ACCESS:     156927  HIT:     142222  MISS:      14705
cpu0_L2C RFO       ACCESS:     308985  HIT:      36531  MISS:     272454
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306834  HIT:     306797  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        183  HIT:        166  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 502.235 cycles
LLC TOTAL     ACCESS:     558080  HIT:     352828  MISS:     205252
LLC LOAD      ACCESS:      14705  HIT:      11137  MISS:       3568
LLC RFO       ACCESS:     272306  HIT:     144516  MISS:     127790
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     271052  HIT:     197163  MISS:      73889
LLC TRANSLATION ACCESS:         17  HIT:         12  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 673.42 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1792  ROW_BUFFER_MISS:     129564
 DBUS AVG_CONGESTED_CYCLE:    3.99442
 WQ ROW_BUFFER_HIT:       9077  ROW_BUFFER_MISS:     118908  FULL:       2321


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.991
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

