
Loading design for application trce from file ta_driver_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 5
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Mon Apr 14 10:52:21 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o TA_Driver_impl1.tw1 -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/promote.xml TA_Driver_impl1_map.ncd TA_Driver_impl1.prf 
Design file:     ta_driver_impl1_map.ncd
Preference file: ta_driver_impl1.prf
Device,speed:    LCMXO2-2000HC,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 8.950ns (weighted slack = -368.039ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2929  (from i2c_slave_top/addr_i_7__N_586 +)
   Destination:    FF         Data in        i2c_slave_top/registers/period_i7  (to clk_25mhz_c +)
                   FF                        i2c_slave_top/registers/period_i6

   Delay:               8.849ns  (30.2% logic, 69.8% route), 6 logic levels.

 Constraint Details:

      8.849ns physical path delay i2c_slave_top/registers/SLICE_392 to SLICE_16 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 6.086ns)
      0.148ns delay constraint less
      0.249ns CE_SET requirement (totaling -0.101ns) by 8.950ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_392 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409 *SLICE_392.CLK to */SLICE_392.Q0 i2c_slave_top/registers/SLICE_392 (from i2c_slave_top/addr_i_7__N_586)
ROUTE         1   e 1.030 */SLICE_392.Q0 to */SLICE_394.C0 i2c_slave_top/registers/n5134
CTOF_DEL    ---     0.452 */SLICE_394.C0 to */SLICE_394.F0 i2c_slave_top/registers/SLICE_394
ROUTE         9   e 1.030 */SLICE_394.F0 to */SLICE_389.D1 i2c_slave_top/registers/addr_i_7
CTOF_DEL    ---     0.452 */SLICE_389.D1 to */SLICE_389.F1 i2c_slave_top/registers/SLICE_389
ROUTE         4   e 1.030 */SLICE_389.F1 to */SLICE_413.D0 i2c_slave_top/registers/n10076
CTOF_DEL    ---     0.452 */SLICE_413.D0 to */SLICE_413.F0 i2c_slave_top/SLICE_413
ROUTE         1   e 1.030 */SLICE_413.F0 to */SLICE_495.A1 i2c_slave_top/registers/n7
CTOF_DEL    ---     0.452 */SLICE_495.A1 to */SLICE_495.F1 i2c_slave_top/registers/SLICE_495
ROUTE         3   e 1.030 */SLICE_495.F1 to */SLICE_546.C1 i2c_slave_top/registers/n5
CTOF_DEL    ---     0.452 */SLICE_546.C1 to */SLICE_546.F1 i2c_slave_top/registers/SLICE_546
ROUTE         4   e 1.030 */SLICE_546.F1 to    SLICE_16.CE i2c_slave_top/registers/clk_25mhz_c_enable_145 (to clk_25mhz_c)
                  --------
                    8.849   (30.2% logic, 69.8% route), 6 logic levels.

Warning:   2.673MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "driver_control/clk_count[3]" 55.630000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 9.251ns (weighted slack = -456.857ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i1  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/pulse_state__i1  (to driver_control/clk_count[3] -)

   Delay:               9.344ns  (55.8% logic, 44.2% route), 15 logic levels.

 Constraint Details:

      9.344ns physical path delay SLICE_23 to driver_control/SLICE_277 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
      0.364ns delay constraint less
      0.271ns CE_SET requirement (totaling 0.093ns) by 9.251ns

 Physical Path Details:

      Data path SLICE_23 to driver_control/SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409   SLICE_23.CLK to    SLICE_23.Q1 SLICE_23 (from clk_25mhz_c)
ROUTE         3   e 1.030    SLICE_23.Q1 to */SLICE_107.A1 period_1
C1TOFCO_DE  ---     0.786 */SLICE_107.A1 to *SLICE_107.FCO driver_control/SLICE_107
ROUTE         1   e 0.001 *SLICE_107.FCO to *SLICE_104.FCI driver_control/n8485
FCITOFCO_D  ---     0.146 *SLICE_104.FCI to *SLICE_104.FCO driver_control/SLICE_104
ROUTE         1   e 0.001 *SLICE_104.FCO to *SLICE_100.FCI driver_control/n8486
FCITOFCO_D  ---     0.146 *SLICE_100.FCI to *SLICE_100.FCO driver_control/SLICE_100
ROUTE         1   e 0.001 *SLICE_100.FCO to */SLICE_97.FCI driver_control/n8487
FCITOFCO_D  ---     0.146 */SLICE_97.FCI to */SLICE_97.FCO driver_control/SLICE_97
ROUTE         1   e 0.001 */SLICE_97.FCO to */SLICE_96.FCI driver_control/n8488
FCITOFCO_D  ---     0.146 */SLICE_96.FCI to */SLICE_96.FCO driver_control/SLICE_96
ROUTE         1   e 0.001 */SLICE_96.FCO to */SLICE_95.FCI driver_control/n8489
FCITOFCO_D  ---     0.146 */SLICE_95.FCI to */SLICE_95.FCO driver_control/SLICE_95
ROUTE         1   e 0.001 */SLICE_95.FCO to */SLICE_92.FCI driver_control/n8490
FCITOFCO_D  ---     0.146 */SLICE_92.FCI to */SLICE_92.FCO driver_control/SLICE_92
ROUTE         1   e 0.001 */SLICE_92.FCO to */SLICE_91.FCI driver_control/n8491
FCITOFCO_D  ---     0.146 */SLICE_91.FCI to */SLICE_91.FCO driver_control/SLICE_91
ROUTE         1   e 0.001 */SLICE_91.FCO to */SLICE_89.FCI driver_control/n8492
FCITOFCO_D  ---     0.146 */SLICE_89.FCI to */SLICE_89.FCO driver_control/SLICE_89
ROUTE         1   e 0.001 */SLICE_89.FCO to */SLICE_87.FCI driver_control/n8493
FCITOFCO_D  ---     0.146 */SLICE_87.FCI to */SLICE_87.FCO driver_control/SLICE_87
ROUTE         1   e 0.001 */SLICE_87.FCO to */SLICE_85.FCI driver_control/n8494
FCITOF1_DE  ---     0.569 */SLICE_85.FCI to *l/SLICE_85.F1 driver_control/SLICE_85
ROUTE         1   e 1.030 *l/SLICE_85.F1 to   SLICE_117.A0 pulse_active_N_1287_21
C0TOFCO_DE  ---     0.905   SLICE_117.A0 to  SLICE_117.FCO SLICE_117
ROUTE         1   e 0.001  SLICE_117.FCO to  SLICE_116.FCI n8534
FCITOF1_DE  ---     0.569  SLICE_116.FCI to   SLICE_116.F1 SLICE_116
ROUTE         2   e 1.030   SLICE_116.F1 to */SLICE_452.A0 n2729
CTOOFX_DEL  ---     0.661 */SLICE_452.A0 to *LICE_452.OFX0 driver_control/i24/SLICE_452
ROUTE         2   e 1.030 *LICE_452.OFX0 to */SLICE_277.CE driver_control/clk_count_3__N_891_enable_22 (to driver_control/clk_count[3])
                  --------
                    9.344   (55.8% logic, 44.2% route), 15 logic levels.

Warning:   2.106MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "driver_control/sck_temp" 328.623000 MHz ;
            273 items scored, 175 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.444ns (weighted slack = -83.841ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        driver_control/data_temp_i0_i22  (to driver_control/sck_temp +)
                   FF                        driver_control/data_temp_i0_i21

   Delay:               2.921ns  (29.5% logic, 70.5% route), 2 logic levels.

 Constraint Details:

      2.921ns physical path delay SLICE_444 to driver_control/SLICE_211 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 3.043ns)
      0.125ns delay constraint less
      0.648ns LSR_SET requirement (totaling -0.523ns) by 3.444ns

 Physical Path Details:

      Data path SLICE_444 to driver_control/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409  SLICE_444.CLK to   SLICE_444.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8   e 1.030   SLICE_444.Q0 to   SLICE_414.A1 reset_n
CTOF_DEL    ---     0.452   SLICE_414.A1 to   SLICE_414.F1 SLICE_414
ROUTE        16   e 1.030   SLICE_414.F1 to *SLICE_211.LSR state_3__N_879 (to driver_control/sck_temp)
                  --------
                    2.921   (29.5% logic, 70.5% route), 2 logic levels.

Warning:  11.510MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;
            576 items scored, 402 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 7.529ns (weighted slack = -263.094ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2901  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_2930_2931_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               7.387ns  (44.2% logic, 55.8% route), 8 logic levels.

 Constraint Details:

      7.387ns physical path delay i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_394 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 5.626ns)
      0.161ns delay constraint less
      0.303ns M_SET requirement (totaling -0.142ns) by 7.529ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409 *SLICE_371.CLK to */SLICE_371.Q0 i2c_slave_top/registers/SLICE_371 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         4   e 1.030 */SLICE_371.Q0 to */SLICE_488.C1 i2c_slave_top/registers/n5106
CTOF_DEL    ---     0.452 */SLICE_488.C1 to */SLICE_488.F1 i2c_slave_top/registers/SLICE_488
ROUTE        55   e 1.030 */SLICE_488.F1 to */SLICE_115.A1 i2c_slave_top/registers/n10101
C1TOFCO_DE  ---     0.786 */SLICE_115.A1 to *SLICE_115.FCO i2c_slave_top/SLICE_115
ROUTE         1   e 0.001 *SLICE_115.FCO to *SLICE_113.FCI i2c_slave_top/registers/n8437
FCITOFCO_D  ---     0.146 *SLICE_113.FCI to *SLICE_113.FCO i2c_slave_top/SLICE_113
ROUTE         1   e 0.001 *SLICE_113.FCO to *SLICE_114.FCI i2c_slave_top/registers/n8438
FCITOFCO_D  ---     0.146 *SLICE_114.FCI to *SLICE_114.FCO i2c_slave_top/registers/SLICE_114
ROUTE         1   e 0.001 *SLICE_114.FCO to *SLICE_112.FCI i2c_slave_top/registers/n8439
FCITOFCO_D  ---     0.146 *SLICE_112.FCI to *SLICE_112.FCO i2c_slave_top/registers/SLICE_112
ROUTE         1   e 0.001 *SLICE_112.FCO to *SLICE_111.FCI i2c_slave_top/registers/n8440
FCITOF0_DE  ---     0.517 *SLICE_111.FCI to */SLICE_111.F0 i2c_slave_top/registers/SLICE_111
ROUTE         1   e 1.030 */SLICE_111.F0 to */SLICE_393.A1 i2c_slave_top/registers/addr_i_7_N_838_7
CTOOFX_DEL  ---     0.661 */SLICE_393.A1 to *LICE_393.OFX0 i2c_slave_top/registers/SLICE_393
ROUTE         2   e 1.030 *LICE_393.OFX0 to */SLICE_394.M0 i2c_slave_top/registers/n4888 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    7.387   (44.2% logic, 55.8% route), 8 logic levels.

Warning:   3.721MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 336.814000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.995ns (weighted slack = -27.778ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2905  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               3.774ns  (34.8% logic, 65.2% route), 3 logic levels.

 Constraint Details:

      3.774ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_374 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.427ns delay constraint less
      0.648ns LSRREC_SET requirement (totaling -0.221ns) by 3.995ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409  SLICE_444.CLK to   SLICE_444.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8   e 1.030   SLICE_444.Q0 to   SLICE_516.B1 reset_n
CTOF_DEL    ---     0.452   SLICE_516.B1 to   SLICE_516.F1 SLICE_516
ROUTE        29   e 0.401   SLICE_516.F1 to   SLICE_516.D0 n10095
CTOF_DEL    ---     0.452   SLICE_516.D0 to   SLICE_516.F0 SLICE_516
ROUTE         2   e 1.030   SLICE_516.F0 to *SLICE_374.LSR i2c_slave_top/addr_i_7__N_624 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    3.774   (34.8% logic, 65.2% route), 3 logic levels.

Warning:  32.525MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 336.814000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.624ns (weighted slack = -32.151ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2921  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               4.403ns  (29.8% logic, 70.2% route), 3 logic levels.

 Constraint Details:

      4.403ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_386 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.427ns delay constraint less
      0.648ns LSRREC_SET requirement (totaling -0.221ns) by 4.624ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409  SLICE_444.CLK to   SLICE_444.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8   e 1.030   SLICE_444.Q0 to   SLICE_516.B1 reset_n
CTOF_DEL    ---     0.452   SLICE_516.B1 to   SLICE_516.F1 SLICE_516
ROUTE        29   e 1.030   SLICE_516.F1 to   SLICE_563.D0 n10095
CTOF_DEL    ---     0.452   SLICE_563.D0 to   SLICE_563.F0 SLICE_563
ROUTE         2   e 1.030   SLICE_563.F0 to *SLICE_386.LSR i2c_slave_top/addr_i_7__N_612 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    4.403   (29.8% logic, 70.2% route), 3 logic levels.

Warning:  28.475MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 336.814000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.624ns (weighted slack = -32.151ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2917  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               4.403ns  (29.8% logic, 70.2% route), 3 logic levels.

 Constraint Details:

      4.403ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_383 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.427ns delay constraint less
      0.648ns LSRREC_SET requirement (totaling -0.221ns) by 4.624ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409  SLICE_444.CLK to   SLICE_444.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8   e 1.030   SLICE_444.Q0 to   SLICE_516.B1 reset_n
CTOF_DEL    ---     0.452   SLICE_516.B1 to   SLICE_516.F1 SLICE_516
ROUTE        29   e 1.030   SLICE_516.F1 to   SLICE_535.D0 n10095
CTOF_DEL    ---     0.452   SLICE_535.D0 to   SLICE_535.F0 SLICE_535
ROUTE         2   e 1.030   SLICE_535.F0 to *SLICE_383.LSR i2c_slave_top/addr_i_7__N_615 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    4.403   (29.8% logic, 70.2% route), 3 logic levels.

Warning:  28.475MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 336.814000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.624ns (weighted slack = -32.151ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2913  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               4.403ns  (29.8% logic, 70.2% route), 3 logic levels.

 Constraint Details:

      4.403ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_380 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.427ns delay constraint less
      0.648ns LSRREC_SET requirement (totaling -0.221ns) by 4.624ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409  SLICE_444.CLK to   SLICE_444.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8   e 1.030   SLICE_444.Q0 to   SLICE_516.B1 reset_n
CTOF_DEL    ---     0.452   SLICE_516.B1 to   SLICE_516.F1 SLICE_516
ROUTE        29   e 1.030   SLICE_516.F1 to */SLICE_291.D0 n10095
CTOF_DEL    ---     0.452 */SLICE_291.D0 to */SLICE_291.F0 i2c_slave_top/SLICE_291
ROUTE         2   e 1.030 */SLICE_291.F0 to *SLICE_380.LSR i2c_slave_top/addr_i_7__N_618 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    4.403   (29.8% logic, 70.2% route), 3 logic levels.

Warning:  28.475MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 336.814000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.624ns (weighted slack = -32.151ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2909  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               4.403ns  (29.8% logic, 70.2% route), 3 logic levels.

 Constraint Details:

      4.403ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_377 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.427ns delay constraint less
      0.648ns LSRREC_SET requirement (totaling -0.221ns) by 4.624ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409  SLICE_444.CLK to   SLICE_444.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8   e 1.030   SLICE_444.Q0 to   SLICE_516.B1 reset_n
CTOF_DEL    ---     0.452   SLICE_516.B1 to   SLICE_516.F1 SLICE_516
ROUTE        29   e 1.030   SLICE_516.F1 to   SLICE_536.D0 n10095
CTOF_DEL    ---     0.452   SLICE_536.D0 to   SLICE_536.F0 SLICE_536
ROUTE         2   e 1.030   SLICE_536.F0 to *SLICE_377.LSR i2c_slave_top/addr_i_7__N_621 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    4.403   (29.8% logic, 70.2% route), 3 logic levels.

Warning:  28.475MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_589" 336.814000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.624ns (weighted slack = -32.151ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2925  (to i2c_slave_top/addr_i_7__N_589 +)

   Delay:               4.403ns  (29.8% logic, 70.2% route), 3 logic levels.

 Constraint Details:

      4.403ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_389 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.427ns delay constraint less
      0.648ns LSRREC_SET requirement (totaling -0.221ns) by 4.624ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409  SLICE_444.CLK to   SLICE_444.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8   e 1.030   SLICE_444.Q0 to   SLICE_516.B1 reset_n
CTOF_DEL    ---     0.452   SLICE_516.B1 to   SLICE_516.F1 SLICE_516
ROUTE        29   e 1.030   SLICE_516.F1 to   SLICE_543.D1 n10095
CTOF_DEL    ---     0.452   SLICE_543.D1 to   SLICE_543.F1 SLICE_543
ROUTE         2   e 1.030   SLICE_543.F1 to *SLICE_389.LSR i2c_slave_top/addr_i_7__N_609 (to i2c_slave_top/addr_i_7__N_589)
                  --------
                    4.403   (29.8% logic, 70.2% route), 3 logic levels.

Warning:  28.475MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_586" 336.814000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.624ns (weighted slack = -32.151ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2929  (to i2c_slave_top/addr_i_7__N_586 +)

   Delay:               4.403ns  (29.8% logic, 70.2% route), 3 logic levels.

 Constraint Details:

      4.403ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_392 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.427ns delay constraint less
      0.648ns LSRREC_SET requirement (totaling -0.221ns) by 4.624ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409  SLICE_444.CLK to   SLICE_444.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8   e 1.030   SLICE_444.Q0 to   SLICE_516.B1 reset_n
CTOF_DEL    ---     0.452   SLICE_516.B1 to   SLICE_516.F1 SLICE_516
ROUTE        29   e 1.030   SLICE_516.F1 to   SLICE_537.D1 n10095
CTOF_DEL    ---     0.452   SLICE_537.D1 to   SLICE_537.F1 SLICE_537
ROUTE         2   e 1.030   SLICE_537.F1 to *SLICE_392.LSR i2c_slave_top/addr_i_7__N_596 (to i2c_slave_top/addr_i_7__N_586)
                  --------
                    4.403   (29.8% logic, 70.2% route), 3 logic levels.

Warning:  28.475MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 336.814000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.624ns (weighted slack = -32.151ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2901  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               4.403ns  (29.8% logic, 70.2% route), 3 logic levels.

 Constraint Details:

      4.403ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_371 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.427ns delay constraint less
      0.648ns LSRREC_SET requirement (totaling -0.221ns) by 4.624ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409  SLICE_444.CLK to   SLICE_444.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8   e 1.030   SLICE_444.Q0 to   SLICE_516.B1 reset_n
CTOF_DEL    ---     0.452   SLICE_516.B1 to   SLICE_516.F1 SLICE_516
ROUTE        29   e 1.030   SLICE_516.F1 to   SLICE_538.D0 n10095
CTOF_DEL    ---     0.452   SLICE_538.D0 to   SLICE_538.F0 SLICE_538
ROUTE         2   e 1.030   SLICE_538.F0 to *SLICE_371.LSR i2c_slave_top/addr_i_7__N_627 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    4.403   (29.8% logic, 70.2% route), 3 logic levels.

Warning:  28.475MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 336.814000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.142ns (weighted slack = -21.847ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               2.921ns  (29.5% logic, 70.5% route), 2 logic levels.

 Constraint Details:

      2.921ns physical path delay SLICE_444 to SLICE_447 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.427ns delay constraint less
      0.648ns LSRREC_SET requirement (totaling -0.221ns) by 3.142ns

 Physical Path Details:

      Data path SLICE_444 to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409  SLICE_444.CLK to   SLICE_444.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8   e 1.030   SLICE_444.Q0 to   SLICE_557.A1 reset_n
CTOF_DEL    ---     0.452   SLICE_557.A1 to   SLICE_557.F1 SLICE_557
ROUTE         2   e 1.030   SLICE_557.F1 to  SLICE_447.LSR start_detect_i_N_339 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    2.921   (29.5% logic, 70.5% route), 2 logic levels.

Warning:  40.298MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;
            1202 items scored, 457 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 10.515ns (weighted slack = -1740.960ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i2  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:              10.331ns  (30.2% logic, 69.8% route), 7 logic levels.

 Constraint Details:

     10.331ns physical path delay SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 10.762ns)
      0.065ns delay constraint less
      0.249ns CE_SET requirement (totaling -0.184ns) by 10.515ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409  SLICE_444.CLK to   SLICE_444.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8   e 1.030   SLICE_444.Q0 to   SLICE_516.B1 reset_n
CTOF_DEL    ---     0.452   SLICE_516.B1 to   SLICE_516.F1 SLICE_516
ROUTE        29   e 1.030   SLICE_516.F1 to */SLICE_309.C1 n10095
CTOF_DEL    ---     0.452 */SLICE_309.C1 to */SLICE_309.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_309
ROUTE         3   e 1.030 */SLICE_309.F1 to */SLICE_331.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n3052
CTOF_DEL    ---     0.452 */SLICE_331.D0 to */SLICE_331.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_331
ROUTE         7   e 1.030 */SLICE_331.F0 to */SLICE_523.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n4347
CTOF_DEL    ---     0.452 */SLICE_523.D1 to */SLICE_523.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_523
ROUTE         1   e 1.030 */SLICE_523.F1 to */SLICE_512.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9540
CTOF_DEL    ---     0.452 */SLICE_512.D0 to */SLICE_512.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_512
ROUTE         2   e 1.030 */SLICE_512.F0 to */SLICE_517.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9536
CTOF_DEL    ---     0.452 */SLICE_517.D0 to */SLICE_517.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_517
ROUTE         1   e 1.030 */SLICE_517.F0 to */SLICE_294.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_1 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                   10.331   (30.2% logic, 69.8% route), 7 logic levels.

Warning:   0.571MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "reset_generator/clk_d2" 444.247000 MHz ;
            5 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.919ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d2_32  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_34  (to reset_generator/clk_d2 +)

   Delay:               2.921ns  (29.5% logic, 70.5% route), 2 logic levels.

 Constraint Details:

      2.921ns physical path delay SLICE_442 to SLICE_444 exceeds
      2.251ns delay constraint less
      0.249ns CE_SET requirement (totaling 2.002ns) by 0.919ns

 Physical Path Details:

      Data path SLICE_442 to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409  SLICE_442.CLK to   SLICE_442.Q1 SLICE_442 (from reset_generator/clk_d2)
ROUTE         2   e 1.030   SLICE_442.Q1 to   SLICE_443.A0 reset_generator/in_d2
CTOF_DEL    ---     0.452   SLICE_443.A0 to   SLICE_443.F0 SLICE_443
ROUTE         1   e 1.030   SLICE_443.F0 to   SLICE_444.CE reset_generator/reset_n_N_3 (to reset_generator/clk_d2)
                  --------
                    2.921   (29.5% logic, 70.5% route), 2 logic levels.

Warning: 315.457MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "adc_control/adc_sck_temp" 261.643000 MHz ;
            332 items scored, 120 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.024ns (weighted slack = -79.163ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/data_ready_83  (from clk_25mhz_c +)
   Destination:    FF         Data in        adc_control/capture_state_i1  (to adc_control/adc_sck_temp +)
                   FF                        adc_control/capture_state_i0

   Delay:               2.921ns  (29.5% logic, 70.5% route), 2 logic levels.

 Constraint Details:

      2.921ns physical path delay adc_control/SLICE_149 to adc_control/SLICE_147 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 3.822ns)
      0.146ns delay constraint less
      0.249ns CE_SET requirement (totaling -0.103ns) by 3.024ns

 Physical Path Details:

      Data path adc_control/SLICE_149 to adc_control/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409 *SLICE_149.CLK to */SLICE_149.Q0 adc_control/SLICE_149 (from clk_25mhz_c)
ROUTE         2   e 1.030 */SLICE_149.Q0 to */SLICE_530.D1 adc_control/data_ready
CTOF_DEL    ---     0.452 */SLICE_530.D1 to */SLICE_530.F1 adc_control/SLICE_530
ROUTE         2   e 1.030 */SLICE_530.F1 to */SLICE_147.CE adc_control/adc_sck_temp_enable_31 (to adc_control/adc_sck_temp)
                  --------
                    2.921   (29.5% logic, 70.5% route), 2 logic levels.

Warning:  12.051MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "heart_beat/prescale[15]" 269.760000 MHz ;
            36 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.001ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i0  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i7  (to heart_beat/prescale[15] +)

   Delay:               2.556ns  (84.1% logic, 15.9% route), 6 logic levels.

 Constraint Details:

      2.556ns physical path delay heart_beat/SLICE_140 to heart_beat/SLICE_132 meets
      3.707ns delay constraint less
      0.150ns DIN_SET requirement (totaling 3.557ns) by 1.001ns

 Physical Path Details:

      Data path heart_beat/SLICE_140 to heart_beat/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409 *SLICE_140.CLK to */SLICE_140.Q1 heart_beat/SLICE_140 (from heart_beat/prescale[15])
ROUTE         1   e 0.401 */SLICE_140.Q1 to */SLICE_140.A1 heart_beat/n8
C1TOFCO_DE  ---     0.786 */SLICE_140.A1 to *SLICE_140.FCO heart_beat/SLICE_140
ROUTE         1   e 0.001 *SLICE_140.FCO to *SLICE_139.FCI heart_beat/n8433
FCITOFCO_D  ---     0.146 *SLICE_139.FCI to *SLICE_139.FCO heart_beat/SLICE_139
ROUTE         1   e 0.001 *SLICE_139.FCO to *SLICE_137.FCI heart_beat/n8434
FCITOFCO_D  ---     0.146 *SLICE_137.FCI to *SLICE_137.FCO heart_beat/SLICE_137
ROUTE         1   e 0.001 *SLICE_137.FCO to *SLICE_141.FCI heart_beat/n8435
FCITOFCO_D  ---     0.146 *SLICE_141.FCI to *SLICE_141.FCO heart_beat/SLICE_141
ROUTE         1   e 0.001 *SLICE_141.FCO to *SLICE_132.FCI heart_beat/n8436
FCITOF0_DE  ---     0.517 *SLICE_132.FCI to */SLICE_132.F0 heart_beat/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 heart_beat/n38 (to heart_beat/prescale[15])
                  --------
                    2.556   (84.1% logic, 15.9% route), 6 logic levels.

Report:  369.549MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_25mhz_c" 164.312000  |             |             |
MHz ;                                   |  164.312 MHz|    2.673 MHz|   6 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"driver_control/clk_count[3]" 55.630000 |             |             |
MHz ;                                   |   55.630 MHz|    2.106 MHz|  15 *
                                        |             |             |
FREQUENCY NET "driver_control/sck_temp" |             |             |
328.623000 MHz ;                        |  328.623 MHz|   11.510 MHz|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/registers/data_vld_dly"  |             |             |
177.746000 MHz ;                        |  177.746 MHz|    3.721 MHz|   8 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_594"         |             |             |
336.814000 MHz ;                        |  336.814 MHz|   32.525 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_590"         |             |             |
336.814000 MHz ;                        |  336.814 MHz|   28.475 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_591"         |             |             |
336.814000 MHz ;                        |  336.814 MHz|   28.475 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_592"         |             |             |
336.814000 MHz ;                        |  336.814 MHz|   28.475 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_593"         |             |             |
336.814000 MHz ;                        |  336.814 MHz|   28.475 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_589"         |             |             |
336.814000 MHz ;                        |  336.814 MHz|   28.475 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_586"         |             |             |
336.814000 MHz ;                        |  336.814 MHz|   28.475 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_595"         |             |             |
336.814000 MHz ;                        |  336.814 MHz|   28.475 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/i2cslave_controller_top/i|             |             |
2cslave_controller_u1/sda_reg"          |             |             |
336.814000 MHz ;                        |  336.814 MHz|   40.298 MHz|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/i2cslave_controller_top/f|             |             |
ilter_scl_inst/out_n" 92.920000 MHz ;   |   92.920 MHz|    0.571 MHz|   7 *
                                        |             |             |
FREQUENCY NET "reset_generator/clk_d2"  |             |             |
444.247000 MHz ;                        |  444.247 MHz|  315.457 MHz|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"adc_control/adc_sck_temp" 261.643000   |             |             |
MHz ;                                   |  261.643 MHz|   12.051 MHz|   2 *
                                        |             |             |
FREQUENCY NET "heart_beat/prescale[15]" |             |             |
269.760000 MHz ;                        |  269.760 MHz|  369.549 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


16 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n2729                                   |       2|    3416|     36.33%
                                        |        |        |
n8534                                   |       1|    3288|     34.97%
                                        |        |        |
driver_control/n5228                    |      13|    2925|     31.11%
                                        |        |        |
n8533                                   |       1|    2797|     29.75%
                                        |        |        |
n8532                                   |       1|    2309|     24.56%
                                        |        |        |
driver_control/n8490                    |       1|    1941|     20.64%
                                        |        |        |
driver_control/n8491                    |       1|    1883|     20.03%
                                        |        |        |
driver_control/n8489                    |       1|    1877|     19.96%
                                        |        |        |
n8531                                   |       1|    1842|     19.59%
                                        |        |        |
driver_control/n8492                    |       1|    1703|     18.11%
                                        |        |        |
driver_control/n8488                    |       1|    1680|     17.87%
                                        |        |        |
n8530                                   |       1|    1422|     15.12%
                                        |        |        |
driver_control/n8487                    |       1|    1350|     14.36%
                                        |        |        |
driver_control/n8493                    |       1|    1338|     14.23%
                                        |        |        |
n8529                                   |       1|    1060|     11.27%
                                        |        |        |
driver_control/clk_count_3__N_891_enable|        |        |
_22                                     |       2|     983|     10.46%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 17 clocks:

Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0   Loads: 4
   Covered under: FREQUENCY NET "reset_generator/clk_d2" 444.247000 MHz ;

Clock Domain: i2c_slave_top/registers/data_vld_dly   Source: i2c_slave_top/SLICE_354.Q0   Loads: 20
   Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 9

   Clock Domain: i2c_slave_top/addr_i_7__N_595   Source: SLICE_538.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_594   Source: i2c_slave_top/SLICE_290.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_593   Source: SLICE_536.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_592   Source: SLICE_543.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_591   Source: SLICE_535.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_590   Source: i2c_slave_top/SLICE_292.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_589   Source: i2c_slave_top/SLICE_293.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_586   Source: SLICE_537.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 13

Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 336.814000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 336.814000 MHz ;   Transfers: 2

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 336.814000 MHz ;   Transfers: 2

Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312.Q0   Loads: 26
   Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;   Transfers: 2

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;   Transfers: 11

Clock Domain: i2c_slave_top/addr_i_7__N_595   Source: SLICE_538.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_594   Source: i2c_slave_top/SLICE_290.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_593   Source: SLICE_536.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_592   Source: SLICE_543.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_591   Source: SLICE_535.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_590   Source: i2c_slave_top/SLICE_292.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_589   Source: i2c_slave_top/SLICE_293.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_589" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_589" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_589" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_586   Source: SLICE_537.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_586" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_586" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_586" 336.814000 MHz ;   Transfers: 4

Clock Domain: heart_beat/prescale[15]   Source: SLICE_128.Q0   Loads: 6
   Covered under: FREQUENCY NET "heart_beat/prescale[15]" 269.760000 MHz ;

Clock Domain: driver_control/sck_temp   Source: driver_control/SLICE_278.Q0   Loads: 18
   Covered under: FREQUENCY NET "driver_control/sck_temp" 328.623000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "driver_control/sck_temp" 328.623000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "driver_control/sck_temp" 328.623000 MHz ;   Transfers: 19

Clock Domain: driver_control/clk_count[3]   Source: driver_control/SLICE_41.Q0   Loads: 56
   Covered under: FREQUENCY NET "driver_control/clk_count[3]" 55.630000 MHz ;

   Data transfers from:
   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "driver_control/clk_count[3]" 55.630000 MHz ;   Transfers: 98

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 196
   Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;

   Data transfers from:
   Clock Domain: i2c_slave_top/registers/data_vld_dly   Source: i2c_slave_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 18

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 28

   Clock Domain: i2c_slave_top/addr_i_7__N_595   Source: SLICE_538.F1
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_594   Source: i2c_slave_top/SLICE_290.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_593   Source: SLICE_536.F1
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_592   Source: SLICE_543.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_591   Source: SLICE_535.F1
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_590   Source: i2c_slave_top/SLICE_292.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_589   Source: i2c_slave_top/SLICE_293.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_586   Source: SLICE_537.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: driver_control/sck_temp   Source: driver_control/SLICE_278.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: driver_control/clk_count[3]   Source: driver_control/SLICE_41.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 26

   Clock Domain: adc_control/adc_sck_temp   Source: adc_control/SLICE_146.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 16

Clock Domain: adc_control/adc_sck_temp   Source: adc_control/SLICE_146.Q0   Loads: 29
   Covered under: FREQUENCY NET "adc_control/adc_sck_temp" 261.643000 MHz ;

   Data transfers from:
   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "adc_control/adc_sck_temp" 261.643000 MHz ;   Transfers: 1


Timing summary (Setup):
---------------

Timing errors: 9402  Score: 2509728247
Cumulative negative slack: 2509683075

Constraints cover 18417 paths, 36 nets, and 3510 connections (95.82% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Mon Apr 14 10:52:21 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o TA_Driver_impl1.tw1 -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/promote.xml TA_Driver_impl1_map.ncd TA_Driver_impl1.prf 
Design file:     ta_driver_impl1_map.ncd
Preference file: ta_driver_impl1.prf
Device,speed:    LCMXO2-2000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_scl_inst/in_d1_13  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/filter_scl_inst/in_d2_14  (to clk_25mhz_c +)

   Delay:               0.332ns  (40.1% logic, 59.9% route), 1 logic levels.

 Constraint Details:

      0.332ns physical path delay i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_310 to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_310 meets
     -0.019ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.019ns) by 0.351ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_310 to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_310:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_310.CLK to */SLICE_310.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_310 (from clk_25mhz_c)
ROUTE         1   e 0.199 */SLICE_310.Q0 to */SLICE_310.M1 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/in_d1 (to clk_25mhz_c)
                  --------
                    0.332   (40.1% logic, 59.9% route), 1 logic levels.


================================================================================
Preference: FREQUENCY NET "driver_control/clk_count[3]" 55.630000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              driver_control/force_trigger_count_1176__i21  (from driver_control/clk_count[3] +)
   Destination:    FF         Data in        driver_control/force_trigger_count_1176__i21  (to driver_control/clk_count[3] +)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay driver_control/SLICE_84 to driver_control/SLICE_84 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path driver_control/SLICE_84 to driver_control/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 */SLICE_84.CLK to *l/SLICE_84.Q0 driver_control/SLICE_84 (from driver_control/clk_count[3])
ROUTE         2   e 0.199 *l/SLICE_84.Q0 to *l/SLICE_84.A0 driver_control/force_trigger_count_21
CTOF_DEL    ---     0.101 *l/SLICE_84.A0 to *l/SLICE_84.F0 driver_control/SLICE_84
ROUTE         1   e 0.001 *l/SLICE_84.F0 to */SLICE_84.DI0 driver_control/n104_adj_1539 (to driver_control/clk_count[3])
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "driver_control/sck_temp" 328.623000 MHz ;
            273 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              driver_control/data_temp_i0_i5  (from driver_control/sck_temp +)
   Destination:    FF         Data in        driver_control/data_temp_i0_i6  (to driver_control/sck_temp +)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay driver_control/SLICE_203 to driver_control/SLICE_203 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path driver_control/SLICE_203 to driver_control/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_203.CLK to */SLICE_203.Q0 driver_control/SLICE_203 (from driver_control/sck_temp)
ROUTE         1   e 0.199 */SLICE_203.Q0 to */SLICE_203.A1 driver_control/data_temp_5
CTOF_DEL    ---     0.101 */SLICE_203.A1 to */SLICE_203.F1 driver_control/SLICE_203
ROUTE         1   e 0.001 */SLICE_203.F1 to *SLICE_203.DI1 driver_control/n2489 (to driver_control/sck_temp)
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;
            576 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/byte_cnt_i0  (from i2c_slave_top/registers/data_vld_dly +)
   Destination:    FF         Data in        i2c_slave_top/registers/byte_cnt_i0  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay i2c_slave_top/registers/SLICE_341 to i2c_slave_top/registers/SLICE_341 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_341 to i2c_slave_top/registers/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_341.CLK to */SLICE_341.Q0 i2c_slave_top/registers/SLICE_341 (from i2c_slave_top/registers/data_vld_dly)
ROUTE         5   e 0.199 */SLICE_341.Q0 to */SLICE_341.C0 i2c_slave_top/registers/byte_cnt_0
CTOF_DEL    ---     0.101 */SLICE_341.C0 to */SLICE_341.F0 i2c_slave_top/registers/SLICE_341
ROUTE         1   e 0.001 */SLICE_341.F0 to *SLICE_341.DI0 i2c_slave_top/registers/n9628 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 336.814000 MHz ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.264ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2905  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               1.264ns  (18.5% logic, 81.5% route), 2 logic levels.

 Constraint Details:

      1.264ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_374 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint requirement (totaling 0.000ns) by 1.264ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_336.CLK to */SLICE_336.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18   e 0.515 */SLICE_336.Q1 to   SLICE_516.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101   SLICE_516.A0 to   SLICE_516.F0 SLICE_516
ROUTE         2   e 0.515   SLICE_516.F0 to *SLICE_374.LSR i2c_slave_top/addr_i_7__N_624 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    1.264   (18.5% logic, 81.5% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 336.814000 MHz ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.264ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2921  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               1.264ns  (18.5% logic, 81.5% route), 2 logic levels.

 Constraint Details:

      1.264ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_386 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint requirement (totaling 0.000ns) by 1.264ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_336.CLK to */SLICE_336.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18   e 0.515 */SLICE_336.Q1 to   SLICE_563.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101   SLICE_563.A0 to   SLICE_563.F0 SLICE_563
ROUTE         2   e 0.515   SLICE_563.F0 to *SLICE_386.LSR i2c_slave_top/addr_i_7__N_612 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    1.264   (18.5% logic, 81.5% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 336.814000 MHz ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.264ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2917  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               1.264ns  (18.5% logic, 81.5% route), 2 logic levels.

 Constraint Details:

      1.264ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_383 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint requirement (totaling 0.000ns) by 1.264ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_336.CLK to */SLICE_336.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18   e 0.515 */SLICE_336.Q1 to   SLICE_535.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101   SLICE_535.A0 to   SLICE_535.F0 SLICE_535
ROUTE         2   e 0.515   SLICE_535.F0 to *SLICE_383.LSR i2c_slave_top/addr_i_7__N_615 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    1.264   (18.5% logic, 81.5% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 336.814000 MHz ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.022ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i3  (from clk_25mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i2913  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               0.948ns  (24.7% logic, 75.3% route), 2 logic levels.

 Constraint Details:

      0.948ns physical path delay i2c_slave_top/SLICE_291 to i2c_slave_top/registers/SLICE_380 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
     -0.074ns delay constraint requirement (totaling -0.074ns) by 1.022ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_291 to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_291.CLK to */SLICE_291.Q1 i2c_slave_top/SLICE_291 (from clk_25mhz_c)
ROUTE         3   e 0.199 */SLICE_291.Q1 to */SLICE_291.C0 i2c_slave_top/addr_start_3
CTOF_DEL    ---     0.101 */SLICE_291.C0 to */SLICE_291.F0 i2c_slave_top/SLICE_291
ROUTE         2   e 0.515 */SLICE_291.F0 to *SLICE_380.LSR i2c_slave_top/addr_i_7__N_618 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    0.948   (24.7% logic, 75.3% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 336.814000 MHz ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.264ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2909  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               1.264ns  (18.5% logic, 81.5% route), 2 logic levels.

 Constraint Details:

      1.264ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_377 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint requirement (totaling 0.000ns) by 1.264ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_336.CLK to */SLICE_336.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18   e 0.515 */SLICE_336.Q1 to   SLICE_536.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101   SLICE_536.A0 to   SLICE_536.F0 SLICE_536
ROUTE         2   e 0.515   SLICE_536.F0 to *SLICE_377.LSR i2c_slave_top/addr_i_7__N_621 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    1.264   (18.5% logic, 81.5% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_589" 336.814000 MHz ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.264ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2925  (to i2c_slave_top/addr_i_7__N_589 +)

   Delay:               1.264ns  (18.5% logic, 81.5% route), 2 logic levels.

 Constraint Details:

      1.264ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_389 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint requirement (totaling 0.000ns) by 1.264ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_336.CLK to */SLICE_336.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18   e 0.515 */SLICE_336.Q1 to   SLICE_543.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101   SLICE_543.A1 to   SLICE_543.F1 SLICE_543
ROUTE         2   e 0.515   SLICE_543.F1 to *SLICE_389.LSR i2c_slave_top/addr_i_7__N_609 (to i2c_slave_top/addr_i_7__N_589)
                  --------
                    1.264   (18.5% logic, 81.5% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_586" 336.814000 MHz ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.264ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2929  (to i2c_slave_top/addr_i_7__N_586 +)

   Delay:               1.264ns  (18.5% logic, 81.5% route), 2 logic levels.

 Constraint Details:

      1.264ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_392 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint requirement (totaling 0.000ns) by 1.264ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_336.CLK to */SLICE_336.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18   e 0.515 */SLICE_336.Q1 to   SLICE_537.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101   SLICE_537.A1 to   SLICE_537.F1 SLICE_537
ROUTE         2   e 0.515   SLICE_537.F1 to *SLICE_392.LSR i2c_slave_top/addr_i_7__N_596 (to i2c_slave_top/addr_i_7__N_586)
                  --------
                    1.264   (18.5% logic, 81.5% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 336.814000 MHz ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.264ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2901  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               1.264ns  (18.5% logic, 81.5% route), 2 logic levels.

 Constraint Details:

      1.264ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_371 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint requirement (totaling 0.000ns) by 1.264ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_336.CLK to */SLICE_336.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18   e 0.515 */SLICE_336.Q1 to   SLICE_538.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101   SLICE_538.A0 to   SLICE_538.F0 SLICE_538
ROUTE         2   e 0.515   SLICE_538.F0 to *SLICE_371.LSR i2c_slave_top/addr_i_7__N_627 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    1.264   (18.5% logic, 81.5% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 336.814000 MHz ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.264ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               1.264ns  (18.5% logic, 81.5% route), 2 logic levels.

 Constraint Details:

      1.264ns physical path delay SLICE_444 to SLICE_447 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint requirement (totaling 0.000ns) by 1.264ns

 Physical Path Details:

      Data path SLICE_444 to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133  SLICE_444.CLK to   SLICE_444.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8   e 0.515   SLICE_444.Q0 to   SLICE_557.A1 reset_n
CTOF_DEL    ---     0.101   SLICE_557.A1 to   SLICE_557.F1 SLICE_557
ROUTE         2   e 0.515   SLICE_557.F1 to  SLICE_447.LSR start_detect_i_N_339 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    1.264   (18.5% logic, 81.5% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;
            1202 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/rw_mode_i_771  (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n -)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/rw_mode_i_771  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n -)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay SLICE_445 to SLICE_445 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path SLICE_445 to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133  SLICE_445.CLK to   SLICE_445.Q0 SLICE_445 (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
ROUTE         5   e 0.199   SLICE_445.Q0 to   SLICE_445.A0 rw_mode_i
CTOF_DEL    ---     0.101   SLICE_445.A0 to   SLICE_445.F0 SLICE_445
ROUTE         1   e 0.001   SLICE_445.F0 to  SLICE_445.DI0 n9629 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "reset_generator/clk_d2" 444.247000 MHz ;
            5 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d1_31  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/in_d2_32  (to reset_generator/clk_d2 +)

   Delay:               0.332ns  (40.1% logic, 59.9% route), 1 logic levels.

 Constraint Details:

      0.332ns physical path delay SLICE_442 to SLICE_442 meets
     -0.019ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.019ns) by 0.351ns

 Physical Path Details:

      Data path SLICE_442 to SLICE_442:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133  SLICE_442.CLK to   SLICE_442.Q0 SLICE_442 (from reset_generator/clk_d2)
ROUTE         1   e 0.199   SLICE_442.Q0 to   SLICE_442.M1 reset_generator/in_d1 (to reset_generator/clk_d2)
                  --------
                    0.332   (40.1% logic, 59.9% route), 1 logic levels.


================================================================================
Preference: FREQUENCY NET "adc_control/adc_sck_temp" 261.643000 MHz ;
            332 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/voltage_data_i0  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i0  (to adc_control/adc_sck_temp +)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay SLICE_448 to SLICE_448 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path SLICE_448 to SLICE_448:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133  SLICE_448.CLK to   SLICE_448.Q0 SLICE_448 (from adc_control/adc_sck_temp)
ROUTE         2   e 0.199   SLICE_448.Q0 to   SLICE_448.A0 voltage_data_0
CTOF_DEL    ---     0.101   SLICE_448.A0 to   SLICE_448.F0 SLICE_448
ROUTE         1   e 0.001   SLICE_448.F0 to  SLICE_448.DI0 n9645 (to adc_control/adc_sck_temp)
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "heart_beat/prescale[15]" 269.760000 MHz ;
            36 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i3  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i3  (to heart_beat/prescale[15] +)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay heart_beat/SLICE_137 to heart_beat/SLICE_137 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path heart_beat/SLICE_137 to heart_beat/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_137.CLK to */SLICE_137.Q0 heart_beat/SLICE_137 (from heart_beat/prescale[15])
ROUTE         1   e 0.199 */SLICE_137.Q0 to */SLICE_137.A0 heart_beat/n5_adj_1504
CTOF_DEL    ---     0.101 */SLICE_137.A0 to */SLICE_137.F0 heart_beat/SLICE_137
ROUTE         1   e 0.001 */SLICE_137.F0 to *SLICE_137.DI0 heart_beat/n42 (to heart_beat/prescale[15])
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_25mhz_c" 164.312000  |             |             |
MHz ;                                   |     0.000 ns|     0.351 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"driver_control/clk_count[3]" 55.630000 |             |             |
MHz ;                                   |     0.000 ns|     0.447 ns|   2  
                                        |             |             |
FREQUENCY NET "driver_control/sck_temp" |             |             |
328.623000 MHz ;                        |     0.000 ns|     0.447 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/registers/data_vld_dly"  |             |             |
177.746000 MHz ;                        |     0.000 ns|     0.447 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_594"         |             |             |
336.814000 MHz ;                        |     0.000 ns|     1.264 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_590"         |             |             |
336.814000 MHz ;                        |     0.000 ns|     1.264 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_591"         |             |             |
336.814000 MHz ;                        |     0.000 ns|     1.264 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_592"         |             |             |
336.814000 MHz ;                        |     0.000 ns|     1.022 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_593"         |             |             |
336.814000 MHz ;                        |     0.000 ns|     1.264 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_589"         |             |             |
336.814000 MHz ;                        |     0.000 ns|     1.264 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_586"         |             |             |
336.814000 MHz ;                        |     0.000 ns|     1.264 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_595"         |             |             |
336.814000 MHz ;                        |     0.000 ns|     1.264 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/i2cslave_controller_top/i|             |             |
2cslave_controller_u1/sda_reg"          |             |             |
336.814000 MHz ;                        |     0.000 ns|     1.264 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/i2cslave_controller_top/f|             |             |
ilter_scl_inst/out_n" 92.920000 MHz ;   |     0.000 ns|     0.447 ns|   2  
                                        |             |             |
FREQUENCY NET "reset_generator/clk_d2"  |             |             |
444.247000 MHz ;                        |     0.000 ns|     0.351 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"adc_control/adc_sck_temp" 261.643000   |             |             |
MHz ;                                   |     0.000 ns|     0.447 ns|   2  
                                        |             |             |
FREQUENCY NET "heart_beat/prescale[15]" |             |             |
269.760000 MHz ;                        |     0.000 ns|     0.447 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 17 clocks:

Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0   Loads: 4
   Covered under: FREQUENCY NET "reset_generator/clk_d2" 444.247000 MHz ;

Clock Domain: i2c_slave_top/registers/data_vld_dly   Source: i2c_slave_top/SLICE_354.Q0   Loads: 20
   Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 9

   Clock Domain: i2c_slave_top/addr_i_7__N_595   Source: SLICE_538.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_594   Source: i2c_slave_top/SLICE_290.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_593   Source: SLICE_536.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_592   Source: SLICE_543.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_591   Source: SLICE_535.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_590   Source: i2c_slave_top/SLICE_292.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_589   Source: i2c_slave_top/SLICE_293.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_586   Source: SLICE_537.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 13

Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 336.814000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 336.814000 MHz ;   Transfers: 2

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 336.814000 MHz ;   Transfers: 2

Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312.Q0   Loads: 26
   Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;   Transfers: 2

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;   Transfers: 11

Clock Domain: i2c_slave_top/addr_i_7__N_595   Source: SLICE_538.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_594   Source: i2c_slave_top/SLICE_290.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_593   Source: SLICE_536.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_592   Source: SLICE_543.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_591   Source: SLICE_535.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_590   Source: i2c_slave_top/SLICE_292.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_589   Source: i2c_slave_top/SLICE_293.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_589" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_589" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_589" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_586   Source: SLICE_537.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_586" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_586" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_586" 336.814000 MHz ;   Transfers: 4

Clock Domain: heart_beat/prescale[15]   Source: SLICE_128.Q0   Loads: 6
   Covered under: FREQUENCY NET "heart_beat/prescale[15]" 269.760000 MHz ;

Clock Domain: driver_control/sck_temp   Source: driver_control/SLICE_278.Q0   Loads: 18
   Covered under: FREQUENCY NET "driver_control/sck_temp" 328.623000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "driver_control/sck_temp" 328.623000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "driver_control/sck_temp" 328.623000 MHz ;   Transfers: 19

Clock Domain: driver_control/clk_count[3]   Source: driver_control/SLICE_41.Q0   Loads: 56
   Covered under: FREQUENCY NET "driver_control/clk_count[3]" 55.630000 MHz ;

   Data transfers from:
   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "driver_control/clk_count[3]" 55.630000 MHz ;   Transfers: 98

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 196
   Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;

   Data transfers from:
   Clock Domain: i2c_slave_top/registers/data_vld_dly   Source: i2c_slave_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 18

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 28

   Clock Domain: i2c_slave_top/addr_i_7__N_595   Source: SLICE_538.F1
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_594   Source: i2c_slave_top/SLICE_290.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_593   Source: SLICE_536.F1
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_592   Source: SLICE_543.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_591   Source: SLICE_535.F1
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_590   Source: i2c_slave_top/SLICE_292.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_589   Source: i2c_slave_top/SLICE_293.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_586   Source: SLICE_537.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: driver_control/sck_temp   Source: driver_control/SLICE_278.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: driver_control/clk_count[3]   Source: driver_control/SLICE_41.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 26

   Clock Domain: adc_control/adc_sck_temp   Source: adc_control/SLICE_146.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 16

Clock Domain: adc_control/adc_sck_temp   Source: adc_control/SLICE_146.Q0   Loads: 29
   Covered under: FREQUENCY NET "adc_control/adc_sck_temp" 261.643000 MHz ;

   Data transfers from:
   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "adc_control/adc_sck_temp" 261.643000 MHz ;   Transfers: 1


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 18417 paths, 36 nets, and 3618 connections (98.77% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 9402 (setup), 0 (hold)
Score: 2509728247 (setup), 0 (hold)
Cumulative negative slack: 2509683075 (2509683075+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

