abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 1064281047
maxLevel = 4
n849 is replaced by n379 with estimated error 0
error = 0
area = 2736
delay = 69.4
#gates = 1119
output circuit appNtk/c7552_1_0_2736_69.4.blif
time = 30470436 us
--------------- round 2 ---------------
seed = 4218791365
maxLevel = 4
n850 is replaced by n397 with estimated error 4e-05
error = 4e-05
area = 2730
delay = 69.4
#gates = 1117
output circuit appNtk/c7552_2_4e-05_2730_69.4.blif
time = 59545846 us
--------------- round 3 ---------------
seed = 1281967547
maxLevel = 4
n770 is replaced by n395 with estimated error 7e-05
error = 7e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit appNtk/c7552_3_7e-05_2710_69.4.blif
time = 89054586 us
--------------- round 4 ---------------
seed = 676449228
maxLevel = 4
n852 is replaced by n691 with estimated error 2e-05
error = 2e-05
area = 2708
delay = 69.4
#gates = 1107
output circuit appNtk/c7552_4_2e-05_2708_69.4.blif
time = 111864243 us
--------------- round 5 ---------------
seed = 3316316949
maxLevel = 4
n772 is replaced by one with estimated error 7e-05
error = 7e-05
area = 2703
delay = 69.4
#gates = 1105
output circuit appNtk/c7552_5_7e-05_2703_69.4.blif
time = 129032815 us
--------------- round 6 ---------------
seed = 4246318417
maxLevel = 4
n693 is replaced by n761 with estimated error 4e-05
error = 4e-05
area = 2701
delay = 69.4
#gates = 1104
output circuit appNtk/c7552_6_4e-05_2701_69.4.blif
time = 148814450 us
--------------- round 7 ---------------
seed = 1714131364
maxLevel = 4
n694 is replaced by n421 with estimated error 8e-05
error = 8e-05
area = 2697
delay = 69.4
#gates = 1103
output circuit appNtk/c7552_7_8e-05_2697_69.4.blif
time = 174058556 us
--------------- round 8 ---------------
seed = 2766557834
maxLevel = 4
n688 is replaced by n987 with inverter with estimated error 0.00012
error = 0.00012
area = 2696
delay = 69.4
#gates = 1103
output circuit appNtk/c7552_8_0.00012_2696_69.4.blif
time = 197511458 us
--------------- round 9 ---------------
seed = 2764060032
maxLevel = 4
n854 is replaced by n684 with estimated error 0.00011
error = 0.00011
area = 2690
delay = 69.4
#gates = 1100
output circuit appNtk/c7552_9_0.00011_2690_69.4.blif
time = 220189214 us
--------------- round 10 ---------------
seed = 2159528609
maxLevel = 4
n695 is replaced by n797 with estimated error 0.00012
error = 0.00012
area = 2689
delay = 69.4
#gates = 1099
output circuit appNtk/c7552_10_0.00012_2689_69.4.blif
time = 247956664 us
--------------- round 11 ---------------
seed = 1820326793
maxLevel = 4
n1169 is replaced by one with estimated error 0.00021
error = 0.00021
area = 2680
delay = 69.4
#gates = 1096
output circuit appNtk/c7552_11_0.00021_2680_69.4.blif
time = 275406545 us
--------------- round 12 ---------------
seed = 2698120985
maxLevel = 4
n827 is replaced by n1394 with estimated error 0.00021
error = 0.00021
area = 2669
delay = 69.4
#gates = 1092
output circuit appNtk/c7552_12_0.00021_2669_69.4.blif
time = 295762898 us
--------------- round 13 ---------------
seed = 810851901
maxLevel = 4
n822 is replaced by n868 with inverter with estimated error 0.00025
error = 0.00025
area = 2660
delay = 69.4
#gates = 1089
output circuit appNtk/c7552_13_0.00025_2660_69.4.blif
time = 325799607 us
--------------- round 14 ---------------
seed = 2987076918
maxLevel = 4
n851 is replaced by n633 with estimated error 0.00021
error = 0.00021
area = 2657
delay = 69.4
#gates = 1087
output circuit appNtk/c7552_14_0.00021_2657_69.4.blif
time = 357703146 us
--------------- round 15 ---------------
seed = 222584687
maxLevel = 4
n855 is replaced by n1054 with estimated error 0.00029
error = 0.00029
area = 2653
delay = 69.4
#gates = 1086
output circuit appNtk/c7552_15_0.00029_2653_69.4.blif
time = 384688707 us
--------------- round 16 ---------------
seed = 547876505
maxLevel = 4
n678 is replaced by n978 with estimated error 0.00037
error = 0.00037
area = 2651
delay = 69.4
#gates = 1085
output circuit appNtk/c7552_16_0.00037_2651_69.4.blif
time = 403927084 us
--------------- round 17 ---------------
seed = 2465708621
maxLevel = 4
n823 is replaced by n868 with estimated error 0.00041
error = 0.00041
area = 2649
delay = 69.4
#gates = 1084
output circuit appNtk/c7552_17_0.00041_2649_69.4.blif
time = 424164772 us
--------------- round 18 ---------------
seed = 2743572212
maxLevel = 4
n1391 is replaced by n494 with estimated error 0.0004
error = 0.0004
area = 2646
delay = 69.4
#gates = 1082
output circuit appNtk/c7552_18_0.0004_2646_69.4.blif
time = 445117902 us
--------------- round 19 ---------------
seed = 4055939812
maxLevel = 4
n858 is replaced by n674 with estimated error 0.00052
error = 0.00052
area = 2638
delay = 69.4
#gates = 1079
output circuit appNtk/c7552_19_0.00052_2638_69.4.blif
time = 466407598 us
--------------- round 20 ---------------
seed = 4185816135
maxLevel = 4
n819 is replaced by n478 with estimated error 0.00057
error = 0.00057
area = 2634
delay = 69.4
#gates = 1078
output circuit appNtk/c7552_20_0.00057_2634_69.4.blif
time = 486299438 us
--------------- round 21 ---------------
seed = 3647268295
maxLevel = 4
n820 is replaced by n871 with inverter with estimated error 0.00071
error = 0.00071
area = 2632
delay = 69.4
#gates = 1078
output circuit appNtk/c7552_21_0.00071_2632_69.4.blif
time = 507364805 us
--------------- round 22 ---------------
seed = 1062232358
maxLevel = 4
n809 is replaced by n1105 with estimated error 0.00083
error = 0.00083
area = 2629
delay = 69.4
#gates = 1077
output circuit appNtk/c7552_22_0.00083_2629_69.4.blif
time = 530357174 us
--------------- round 23 ---------------
seed = 305216133
maxLevel = 4
n872 is replaced by n789 with estimated error 0.00081
error = 0.00081
area = 2626
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_23_0.00081_2626_69.4.blif
time = 555960080 us
--------------- round 24 ---------------
seed = 1331402868
maxLevel = 4
n828 is replaced by n386 with estimated error 0.00094
error = 0.00094
area = 2623
delay = 69.4
#gates = 1075
output circuit appNtk/c7552_24_0.00094_2623_69.4.blif
time = 579326998 us
--------------- round 25 ---------------
seed = 4268367051
maxLevel = 4
n808 is replaced by n947 with estimated error 0.00095
error = 0.00095
area = 2620
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_25_0.00095_2620_69.4.blif
time = 608841441 us
--------------- round 26 ---------------
seed = 3188509398
maxLevel = 4
n1444 is replaced by n810 with estimated error 0.00097
error = 0.00097
area = 2619
delay = 69.4
#gates = 1073
output circuit appNtk/c7552_26_0.00097_2619_69.4.blif
time = 639053541 us
--------------- round 27 ---------------
seed = 3394494871
maxLevel = 4
n810 is replaced by one with estimated error 0.00109
error = 0.00109
area = 2616
delay = 69.4
#gates = 1072
output circuit appNtk/c7552_27_0.00109_2616_69.4.blif
time = 667200501 us
--------------- round 28 ---------------
seed = 3840093075
maxLevel = 4
n829 is replaced by n802 with estimated error 0.00097
error = 0.00097
area = 2612
delay = 69.4
#gates = 1071
output circuit appNtk/c7552_28_0.00097_2612_69.4.blif
time = 693453678 us
--------------- round 29 ---------------
seed = 628685707
maxLevel = 4
n1335 is replaced by n1230 with estimated error 0.00101
error = 0.00101
area = 2609
delay = 69.4
#gates = 1069
output circuit appNtk/c7552_29_0.00101_2609_69.4.blif
time = 719721315 us
--------------- round 30 ---------------
seed = 2988568643
maxLevel = 4
n1136 is replaced by n1144 with estimated error 0.00099
error = 0.00099
area = 2606
delay = 69.4
#gates = 1068
output circuit appNtk/c7552_30_0.00099_2606_69.4.blif
time = 739815432 us
--------------- round 31 ---------------
seed = 4085652119
maxLevel = 4
n1445 is replaced by one with estimated error 0.00106
error = 0.00106
area = 2604
delay = 69.4
#gates = 1066
output circuit appNtk/c7552_31_0.00106_2604_69.4.blif
time = 760082462 us
--------------- round 32 ---------------
seed = 1286996466
maxLevel = 4
n1187 is replaced by n593 with estimated error 0.00105
error = 0.00105
area = 2602
delay = 69.4
#gates = 1065
output circuit appNtk/c7552_32_0.00105_2602_69.4.blif
time = 781147056 us
--------------- round 33 ---------------
seed = 2562947424
maxLevel = 4
n1188 is replaced by n1173 with estimated error 0.00121
error = 0.00121
area = 2600
delay = 69.4
#gates = 1064
output circuit appNtk/c7552_33_0.00121_2600_69.4.blif
time = 801663710 us
--------------- round 34 ---------------
seed = 3183661031
maxLevel = 4
n673 is replaced by zero with estimated error 0.00086
error = 0.00086
area = 2598
delay = 69.4
#gates = 1063
output circuit appNtk/c7552_34_0.00086_2598_69.4.blif
time = 821496315 us
--------------- round 35 ---------------
seed = 3878412653
maxLevel = 4
n1020 is replaced by n376 with estimated error 0.00096
error = 0.00096
area = 2596
delay = 69.4
#gates = 1062
output circuit appNtk/c7552_35_0.00096_2596_69.4.blif
time = 840698161 us
--------------- round 36 ---------------
seed = 2413789777
maxLevel = 4
n797 is replaced by n766 with estimated error 0.00104
error = 0.00104
area = 2594
delay = 69.4
#gates = 1061
output circuit appNtk/c7552_36_0.00104_2594_69.4.blif
time = 859328891 us
--------------- round 37 ---------------
seed = 1653042594
maxLevel = 4
n830 is replaced by zero with estimated error 0.00113
error = 0.00113
area = 2590
delay = 69.4
#gates = 1060
output circuit appNtk/c7552_37_0.00113_2590_69.4.blif
time = 876560205 us
--------------- round 38 ---------------
seed = 3008607004
maxLevel = 4
n799 is replaced by n360 with estimated error 0.00109
error = 0.00109
area = 2585
delay = 69.4
#gates = 1058
output circuit appNtk/c7552_38_0.00109_2585_69.4.blif
time = 893569842 us
--------------- round 39 ---------------
seed = 371821132
maxLevel = 4
n868 is replaced by zero with estimated error 0.00115
error = 0.00115
area = 2583
delay = 69.4
#gates = 1057
output circuit appNtk/c7552_39_0.00115_2583_69.4.blif
time = 910181641 us
--------------- round 40 ---------------
seed = 2675510315
maxLevel = 4
n588 is replaced by n418 with estimated error 0.00133
error = 0.00133
area = 2582
delay = 65.9
#gates = 1056
output circuit appNtk/c7552_40_0.00133_2582_65.9.blif
time = 926803258 us
--------------- round 41 ---------------
seed = 2422141692
maxLevel = 4
n1183 is replaced by n593 with estimated error 0.0012
error = 0.0012
area = 2581
delay = 65.9
#gates = 1055
output circuit appNtk/c7552_41_0.0012_2581_65.9.blif
time = 943219841 us
--------------- round 42 ---------------
seed = 1227964902
maxLevel = 4
n1341 is replaced by n1330 with estimated error 0.00139
error = 0.00139
area = 2580
delay = 65.9
#gates = 1054
output circuit appNtk/c7552_42_0.00139_2580_65.9.blif
time = 959572111 us
--------------- round 43 ---------------
seed = 69215862
maxLevel = 4
n876 is replaced by n791 with estimated error 0.00176
error = 0.00176
area = 2559
delay = 65.9
#gates = 1047
output circuit appNtk/c7552_43_0.00176_2559_65.9.blif
time = 975079749 us
--------------- round 44 ---------------
seed = 2499419482
maxLevel = 4
n745 is replaced by one with estimated error 0.00217
error = 0.00217
area = 2549
delay = 65.9
#gates = 1043
output circuit appNtk/c7552_44_0.00217_2549_65.9.blif
time = 990727405 us
--------------- round 45 ---------------
seed = 1066737366
maxLevel = 4
n877 is replaced by n789 with estimated error 0.00358
error = 0.00358
area = 2532
delay = 65.9
#gates = 1037
output circuit appNtk/c7552_45_0.00358_2532_65.9.blif
time = 1005920622 us
--------------- round 46 ---------------
seed = 1938514875
maxLevel = 4
n834 is replaced by n698 with estimated error 0.00417
error = 0.00417
area = 2524
delay = 65.9
#gates = 1034
output circuit appNtk/c7552_46_0.00417_2524_65.9.blif
time = 1021232694 us
--------------- round 47 ---------------
seed = 193233873
maxLevel = 4
n656 is replaced by n1074 with estimated error 0.00625
error = 0.00625
area = 2516
delay = 65.9
#gates = 1031
output circuit appNtk/c7552_47_0.00625_2516_65.9.blif
time = 1036221332 us
--------------- round 48 ---------------
seed = 3395289064
maxLevel = 4
n836 is replaced by n714 with estimated error 0.00811
error = 0.00811
area = 2509
delay = 65.9
#gates = 1028
output circuit appNtk/c7552_48_0.00811_2509_65.9.blif
time = 1051118074 us
--------------- round 49 ---------------
seed = 923128806
maxLevel = 4
n1121 is replaced by n960 with estimated error 0.04782
error = 0.04782
area = 2423
delay = 65.9
#gates = 996
output circuit appNtk/c7552_49_0.04782_2423_65.9.blif
time = 1066096526 us
--------------- round 50 ---------------
seed = 218068237
maxLevel = 4
n1085 is replaced by n914 with estimated error 0.04639
error = 0.04639
area = 2387
delay = 65.9
#gates = 981
output circuit appNtk/c7552_50_0.04639_2387_65.9.blif
time = 1080255343 us
--------------- round 51 ---------------
seed = 3142570771
maxLevel = 4
n1074 is replaced by n386 with estimated error 0.04959
error = 0.04959
area = 2383
delay = 65.9
#gates = 979
output circuit appNtk/c7552_51_0.04959_2383_65.9.blif
time = 1093903778 us
--------------- round 52 ---------------
seed = 2750901830
maxLevel = 4
exceed error bound
