

================================================================
== Vitis HLS Report for 'top_Pipeline_VITIS_LOOP_154_1'
================================================================
* Date:           Sun Jan 24 08:16:22 2021

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.873 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_154_1  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       89|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       95|    -|
|Register             |        -|     -|       95|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       95|      184|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |cnt_8_fu_102_p2                   |         +|   0|  0|  39|          32|           1|
    |and_ln180_fu_119_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n             |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_predicate_op37_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op39_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op41_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |grp_nbreadreq_fu_58_p3            |       and|   0|  0|   2|           1|           0|
    |icmp_ln180_fu_113_p2              |      icmp|   0|  0|  20|          32|           5|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  89|          81|          24|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |IDRpipe1_blk_n                    |   9|          2|    1|          2|
    |IDRpipe2_blk_n                    |   9|          2|    1|          2|
    |IDRpipe3_blk_n                    |   9|          2|    1|          2|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |xbarIDRpipe_blk_n                 |   9|          2|    1|          2|
    |xbarpipe_blk_n                    |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  95|         21|   10|         21|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln180_reg_146                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |cnt_fu_54                         |  32|   0|   32|          0|
    |ind_V_reg_142                     |   3|   0|    3|          0|
    |tmp_3_reg_131                     |   1|   0|    1|          0|
    |xbarIDRpipe_read_reg_135          |  52|   0|   52|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  95|   0|   95|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_154_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_154_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_154_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_154_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_154_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_154_1|  return value|
|ap_ext_blocking_n    |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_154_1|  return value|
|ap_str_blocking_n    |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_154_1|  return value|
|ap_int_blocking_n    |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_154_1|  return value|
|xbarpipe_dout        |   in|    3|     ap_fifo|                       xbarpipe|       pointer|
|xbarpipe_empty_n     |   in|    1|     ap_fifo|                       xbarpipe|       pointer|
|xbarpipe_read        |  out|    1|     ap_fifo|                       xbarpipe|       pointer|
|xbarIDRpipe_dout     |   in|   52|     ap_fifo|                    xbarIDRpipe|       pointer|
|xbarIDRpipe_empty_n  |   in|    1|     ap_fifo|                    xbarIDRpipe|       pointer|
|xbarIDRpipe_read     |  out|    1|     ap_fifo|                    xbarIDRpipe|       pointer|
|IDRpipe1_din         |  out|   52|     ap_fifo|                       IDRpipe1|       pointer|
|IDRpipe1_full_n      |   in|    1|     ap_fifo|                       IDRpipe1|       pointer|
|IDRpipe1_write       |  out|    1|     ap_fifo|                       IDRpipe1|       pointer|
|IDRpipe2_din         |  out|   52|     ap_fifo|                       IDRpipe2|       pointer|
|IDRpipe2_full_n      |   in|    1|     ap_fifo|                       IDRpipe2|       pointer|
|IDRpipe2_write       |  out|    1|     ap_fifo|                       IDRpipe2|       pointer|
|IDRpipe3_din         |  out|   52|     ap_fifo|                       IDRpipe3|       pointer|
|IDRpipe3_full_n      |   in|    1|     ap_fifo|                       IDRpipe3|       pointer|
|IDRpipe3_write       |  out|    1|     ap_fifo|                       IDRpipe3|       pointer|
+---------------------+-----+-----+------------+-------------------------------+--------------+

