$date
	Wed Mar  8 14:37:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module hierarchy2_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module t1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$var wire 1 $ d $end
$var wire 1 % d1 $end
$var wire 1 & d2 $end
$var reg 1 ' reg_d1 $end
$var reg 1 ( reg_d2 $end
$scope module s1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 % c $end
$upscope $end
$scope module s2 $end
$var wire 1 " a $end
$var wire 1 $ b $end
$var wire 1 & c $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
z$
x#
x"
x!
$end
#1
1#
1"
#3
0&
0"
#5
0#
#7
x&
1"
