/*!
 * File generated by platform wizard. DO NOT MODIFY
 *
 */

metaonly module Platform inherits xdc.platform.IPlatform {

    config ti.platforms.generic.Platform.Instance CPU =
        ti.platforms.generic.Platform.create("CPU", {
            clockRate:      400.0,                                       
            catalogName:    "ti.catalog.arp32",
            deviceName:     "TMS320C6A8149",
            revision:       "",
            customMemoryMap:
            [
                ["VECMEM", {
                    comment: "Vector memory",
                    name: "VECMEM",
                    base: 0x90000000,
                    len:  0x00000100,
                    space: "data",
                    page: 0,
                    access: "RWX"
                }],
                ["CMDMEM", {
                    comment: "Command memory",
                    name: "CMDMEM",
                    base: 0x90000100,
                    len:  0x00000e00,
                    space: "code",
                    page: 0,
                    access: "RWX"
                }],
                ["DDR_CODE", {
                    comment: "DDR Code",
                    name: "DDR_CODE",
                    base: 0x90001000,
                    len:  0x00080000,
                    space: "code",
                    page: 0,
                    access: "RWX"
                }],
                ["DATMEM", {
                    comment: "32KB data memory",
                    name: "DATMEM",
                    base: 0x40020200,
                    len:  0x00005E00,
                    space: "data",
                    page: 1,
                    access: "RW"
                }],
                ["RES_SET_LOC", {
                    comment: "32KB data memory",
                    name: "RES_SET_LOC",
                    base: 0x40026000,
                    len:  0x00000200,
                    space: "data",
                    page: 1,
                    access: "RW"
                }],
                ["STACKS", {
                    comment: "32KB data memory",
                    name: "STACKS",
                    base: 0x40027000,
                    len:  0x00001000,
                    space: "data",
                    page: 1,
                    access: "RW"
                }],
                ["IMEMLA", {
                    comment: "Image buffer low copy A",
                    name: "IMEMLA",
                    base: 0x40050000,
                    len:  0x4000,
                    space: "data",
                    page: 1,
                    access: "RW"
                }],
                ["IMEMHA", {
                    comment: "Image buffer high copy A",
                    name: "IMEMHA",
                    base: 0x40054000,
                    len:  0x4000,
                    space: "data",
                    page: 1,
                    access: "RW"
                }],
                ["IMEMLB", {
                    comment: "Image buffer low copy B",
                    name: "IMEMLB",
                    base: 0x40070000,
                    len:  0x4000,
                    space: "data",
                    page: 1,
                    access: "RW"
                }],
                ["IMEMHB", {
                    comment: "Image buffer high copy B",
                    name: "IMEMHB",
                    base: 0x40074000,
                    len:  0x4000,
                    space: "data",
                    page: 1,
                    access: "RW"
                }],
                ["PARM", {
                    comment: "VCOP work buffer",
                    name: "PARM",
                    base: 0x40040000,
                    len:  0x00000400,
                    space: "data",
                    page: 1,
                    access: "RW"
                }],
                ["WMEM", {
                    comment: "VCOP work buffer",
                    name: "WMEM",
                    base: 0x40040400,
                    len:  0x00007C00,
                    space: "data",
                    page: 1,
                    access: "RW"
                }],
                ["OCMCRAM", {
                    comment: "128KB L3 OCMC Memory",
                    name: "OCMCRAM",
                    base: 0x40300000,
                    len: 0x00020000,
                    space: "code/data",
                    page: 1,
                    access: "RWX"
                }],
                ["GEM1L2", {
                    comment: "DSP L2",
                    name: "GEM1L2",
                    base: 0x40810000,
                    len:  0x00010000,
                    space: "data",
                    page: 1,
                    access: "RW"
                }],
                ["SYNC_AREA", {
                    comment: "Sync Area",
                    name: "SYNC_AREA",
                    base: 0x4037fe00,
                    len:  0x00000200,
                    space: "data",
                    page: 1,
                    access: "RW"
                }],
                ["DDR_DATA", {
                    comment: "DDR Data",
                    name: "DDR_DATA",
                    base: 0x90090000,
                    len:  0x00100000,
                    space: "data",
                    page: 1,
                    access: "RWX"
                }],
                ["SHARED_CTRL", {
                   comment: "Shared Region 0 for IPC",
                   name: "SHARED_CTRL",
                   base: 0x80000000,
                   len:  0x01000000,
                   space: "code/data",
                   page: 1,
                   access: "RWX"
                }],
            ]
    });
    
instance :

    override config string codeMemory  = "DDR_CODE";
    override config string dataMemory  = "DDR_DATA";
    override config string stackMemory = "DDR_DATA";

}
