// Seed: 3033064086
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    output wor   id_2,
    output wand  id_3,
    input  wor   id_4,
    input  wire  id_5,
    output tri0  id_6
);
  final $signed(58);
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input supply0 id_2
    , id_5, id_6,
    output supply1 id_3
);
  reg id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3,
      id_3,
      id_2,
      id_0,
      id_3
  );
  assign modCall_1.id_1 = 0;
  timeunit 1ps;
  always @(posedge -1) begin : LABEL_0
    id_7 <= id_0;
  end
endmodule
