Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4f3ebac865744dedbc0be3e61a8d3dd8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot TOP_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "TOP_time_synth.sdf", for root module "TOP".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "TOP_time_synth.sdf", for root module "TOP".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=37.12...
Compiling module xil_defaultlib.Clk_148_Clk_148_clk_wiz
Compiling module xil_defaultlib.Clk_148
Compiling module simprims_ver.GND
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_mux
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module simprims_ver.FDSE(INIT=1'b0)
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Sprite
Compiling module xil_defaultlib.VGA
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_time_synth
