Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Dec 14 04:18:40 2020
| Host         : esteban running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -hierarchical -file nexys4ddr_utilization_hierarchical_place.rpt
| Design       : nexys4ddr
| Device       : 7a100tcsg324-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------+-------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|       Instance       |          Module         | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------+-------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| nexys4ddr            |                   (top) |      28110 |      11622 |   16488 |    0 | 3040 |     14 |      0 |            1 |
|   (nexys4ddr)        |                   (top) |        675 |        659 |      16 |    0 | 1334 |     14 |      0 |            0 |
|   camara             |                  camara |      25130 |       8746 |   16384 |    0 |  577 |      0 |      0 |            1 |
|     (camara)         |                  camara |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            1 |
|     DP_RAM           |           buffer_ram_dp |      19687 |       3303 |   16384 |    0 |   12 |      0 |      0 |            0 |
|     VGA_640x480      |              VGA_Driver |         72 |         72 |       0 |    0 |   20 |      0 |      0 |            0 |
|     cam_read         |                cam_read |       5213 |       5213 |       0 |    0 |  395 |      0 |      0 |            0 |
|     clk25_24         |         clk24_25_nexys4 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|       inst           | clk24_25_nexys4_clk_wiz |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|     my_procesamiento |           procesamiento |        158 |        158 |       0 |    0 |  150 |      0 |      0 |            0 |
|   picorv32           |                picorv32 |       2305 |       2217 |      88 |    0 | 1129 |      0 |      0 |            0 |
|     (picorv32)       |                picorv32 |       1590 |       1502 |      88 |    0 |  674 |      0 |      0 |            0 |
|     pcpi_div         |       picorv32_pcpi_div |        385 |        385 |       0 |    0 |  200 |      0 |      0 |            0 |
|     pcpi_mul         |       picorv32_pcpi_mul |        331 |        331 |       0 |    0 |  255 |      0 |      0 |            0 |
+----------------------+-------------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


