HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||MSS_U.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/49||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||MSS_U.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/51||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||MSS_U.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/53||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||MSS_U.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/55||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||MSS_U.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/57||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||MSS_U.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/59||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||MSS_U.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/63||MSS_U_sb_MSS_syn.v(436);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_U_sb_MSS\MSS_U_sb_MSS_syn.v'/linenumber/436
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||MSS_U.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/133||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||MSS_U.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/134||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||MSS_U.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/135||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||MSS_U.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/136||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||MSS_U.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/137||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||MSS_U.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/138||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||MSS_U.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/139||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||MSS_U.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/140||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||MSS_U.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/141||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||MSS_U.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/142||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||MSS_U.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/143||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||MSS_U.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/144||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||MSS_U.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/145||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||MSS_U.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/146||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||MSS_U.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/147||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||MSS_U.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/148||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||MSS_U.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/149||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||MSS_U.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/150||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||MSS_U.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/151||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||MSS_U.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/152||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||MSS_U.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/153||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||MSS_U.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/154||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||MSS_U.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/155||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||MSS_U.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/156||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||MSS_U.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/157||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_U.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/158||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||MSS_U.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/159||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||MSS_U.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/160||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||MSS_U.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/161||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||MSS_U.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/162||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||MSS_U.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/163||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_U.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/173||MSS_U_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_U.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/174||MSS_U_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_U.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/175||MSS_U_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_U.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/176||MSS_U_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||MSS_U.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/219||MSS_U_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||MSS_U.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/226||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||MSS_U.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/227||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||MSS_U.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/228||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||MSS_U.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/229||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||MSS_U.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/230||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||MSS_U.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/237||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||MSS_U.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/244||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||MSS_U.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/251||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||MSS_U.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/258||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||MSS_U.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/268||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||MSS_U.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/269||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||MSS_U.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/270||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||MSS_U.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/271||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||MSS_U.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/272||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||MSS_U.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/273||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||MSS_U.srr(274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/274||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||MSS_U.srr(275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/275||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||MSS_U.srr(276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/276||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||MSS_U.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/277||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||MSS_U.srr(278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/278||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||MSS_U.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/279||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||MSS_U.srr(280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/280||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||MSS_U.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/281||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||MSS_U.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/282||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||MSS_U.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/283||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||MSS_U.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/284||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||MSS_U.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/285||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||MSS_U.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/286||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||MSS_U.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/287||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||MSS_U.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/288||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||MSS_U.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/289||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||MSS_U.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/290||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||MSS_U.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/291||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||MSS_U.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/292||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||MSS_U.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/293||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||MSS_U.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/294||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||MSS_U.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/295||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||MSS_U.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/296||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||MSS_U.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/297||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||MSS_U.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/298||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||MSS_U.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/299||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||MSS_U.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/300||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS_U_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance MSS_U_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_U.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/442||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.MSS_U_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.MSS_U_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||MSS_U.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/449||mss_u_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.MSS_U_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.MSS_U_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||MSS_U.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/450||mss_u_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.MSS_U_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.MSS_U_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||MSS_U.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/451||mss_u_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.MSS_U_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.MSS_U_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||MSS_U.srr(452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/452||mss_u_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance MSS_U_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||MSS_U.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/453||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance MSS_U_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||MSS_U.srr(454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/454||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance MSS_U_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||MSS_U.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/455||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance MSS_U_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||MSS_U.srr(456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/456||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance MSS_U_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||MSS_U.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/457||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance MSS_U_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||MSS_U.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/458||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_U.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/465||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_U.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/466||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_U.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/467||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_U.srr(468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/468||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_U.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/469||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_U.srr(470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/470||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_U.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/471||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_U.srr(472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/472||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_U.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/473||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_U.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/474||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_U.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/475||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_U.srr(476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/476||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||MSS_U.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/477||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||MSS_U.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/478||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||MSS_U.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/479||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||MSS_U.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/480||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_U.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/481||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_U.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/482||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_U.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/483||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_U.srr(484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/484||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_U.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/485||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_U.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/486||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_U.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/487||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_U.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/488||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist MSS_U ||MSS_U.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/489||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock MSS_U_sb_0/CCC_0/GL0 due to black box MSS_U_sb_0.CCC_0.CCC_INST ||MSS_U.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/493||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\mss_u\synthesis.fdc'/linenumber/8
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||MSS_U.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/518||null;null
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "D:\libero_tests\UART_ABFN_MSS\synthesis\MSS_U_cck.rpt" .||MSS_U.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/536||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.MSS_U_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.MSS_U_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||MSS_U.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/591||mss_u_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.MSS_U_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.MSS_U_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||MSS_U.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/592||mss_u_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.MSS_U_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.MSS_U_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||MSS_U.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/593||mss_u_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.MSS_U_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.MSS_U_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||MSS_U.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/594||mss_u_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS_U_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance MSS_U_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_U.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/595||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS_U_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance MSS_U_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_U.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/596||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS_U_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance MSS_U_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_U.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/597||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS_U_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance MSS_U_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_U.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/598||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/614||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sm0_state[6] (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/615||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN114||@W:Removing instance MSS_U_sb_0.SYSRESET_POR (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/636||mss_u_sb.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_U_sb\MSS_U_sb.v'/linenumber/250
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.release_sdif2_core (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/637||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.release_sdif1_core (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/638||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.release_sdif0_core (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/639||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1 (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/640||coreresetp.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/526
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.RESET_N_M2F_q1 (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/641||coreresetp.v(511);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/511
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1 (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/642||coreresetp.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/496
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/643||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/644||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/645||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/646||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/647||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/648||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/649||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/650||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/651||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/652||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/653||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/654||coreresetp.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/526
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.RESET_N_M2F_clk_base (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/655||coreresetp.v(511);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/511
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/656||coreresetp.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/496
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/657||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/658||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/659||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/660||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/661||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.ddr_settled (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/662||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.release_sdif3_core (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/663||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/664||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/665||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/666||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/667||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/668||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/669||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/670||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/671||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.MSS_HPMS_READY_int (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/672||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/565
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sm0_state[1] (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/673||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sm0_state[0] (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/674||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sm0_state[5] (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/675||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sm0_state[4] (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/676||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sm0_state[3] (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/677||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.sm0_state[2] (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/678||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.mss_ready_state (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/679||coreresetp.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/545
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_U_sb_0.CORERESETP_0.mss_ready_select (in view: work.MSS_U(verilog)) because it does not drive other instances.||MSS_U.srr(680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/680||coreresetp.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/545
Implementation;Synthesis||MT615||@N: Found clock MSS_U_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||MSS_U.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/727||null;null
Implementation;Synthesis||MT615||@N: Found clock MSS_U_sb_0/CCC_0/GL0 with period 10.00ns ||MSS_U.srr(728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/728||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { MSS_U_sb_0.CORERESETP_0.ddr_settled MSS_U_sb_0.CORERESETP_0.count_ddr_enable MSS_U_sb_0.CORERESETP_0.release_sdif*_core MSS_U_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||MSS_U.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/788||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\mss_u\synthesis.fdc'/linenumber/9
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { MSS_U_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { MSS_U_sb_0.CORERESETP_0.sm0_areset_n_rcosc MSS_U_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||MSS_U.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/789||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\mss_u\synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { MSS_U_sb_0.CORERESETP_0.MSS_HPMS_READY_int MSS_U_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { MSS_U_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||MSS_U.srr(790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/790||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\mss_u\synthesis.fdc'/linenumber/11
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { MSS_U_sb_0.CORERESETP_0.CONFIG1_DONE MSS_U_sb_0.CORERESETP_0.CONFIG2_DONE MSS_U_sb_0.CORERESETP_0.SDIF*_PERST_N MSS_U_sb_0.CORERESETP_0.SDIF*_PSEL MSS_U_sb_0.CORERESETP_0.SDIF*_PWRITE MSS_U_sb_0.CORERESETP_0.SDIF*_PRDATA[*] MSS_U_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT MSS_U_sb_0.CORERESETP_0.SOFT_RESET_F2M MSS_U_sb_0.CORERESETP_0.SOFT_M3_RESET MSS_U_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET MSS_U_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET MSS_U_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET MSS_U_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET MSS_U_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET MSS_U_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||MSS_U.srr(791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/791||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>\designer\mss_u\synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { MSS_U_sb_0.MSS_U_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||MSS_U.srr(792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/792||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>\designer\mss_u\synthesis.fdc'/linenumber/13
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { MSS_U_sb_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||MSS_U.srr(793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_U.srr'/linenumber/793||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>\designer\mss_u\synthesis.fdc'/linenumber/14
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/65601541||Warning: Layout was invoked with the Timing-Driven option, but the placer was not able to find any timing-constrained paths.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:MSS_U
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 6 Info(s)||MSS_U_layout_log.log;liberoaction://open_report/file/MSS_U_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:MSS_U
