verilog work "ipcore_dir/pcie_v6_0/source/pcie_bram_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/gtx_tx_sync_rate_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/gtx_rx_valid_filter_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/gtx_drp_chanalign_fix_3752_v6.v"
verilog work "common/BMD_INTR_CTRL.v"
verilog work "common/BMD_EP_MEM.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_pipe_misc_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_pipe_lane_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_brams_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/gtx_wrapper_v6.v"
verilog work "common/BMD_RD_THROTTLE.v"
verilog work "common/BMD_EP_MEM_ACCESS.v"
verilog work "BMD_64_TX_ENGINE.v"
verilog work "BMD_64_RX_ENGINE.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_upconfig_fix_3451_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_pipe_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_gtx_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_bram_top_v6.v"
verilog work "common/BMD_TO_CTRL.v"
verilog work "common/BMD_EP.v"
verilog work "common/BMD_CFG_CTRL.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_reset_delay_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_clocking_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_2_0_v6.v"
verilog work "common/BMD.v"
verilog work "v6_pci_exp_64b_app.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_v6_0.v"
verilog work "xilinx_pci_exp_ep.v"
