############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite -bundle CTRL_BUS "spike_deepclassifier"
set_directive_interface -mode m_axi -depth 2427330 "spike_deepclassifier" mem
set_directive_interface -mode s_axilite -bundle CTRL_BUS "spike_deepclassifier" deeptector_mem_params
set_directive_interface -mode s_axilite -bundle CTRL_BUS "spike_deepclassifier" bar_mem_params
set_directive_interface -mode s_axilite -bundle CTRL_BUS "spike_deepclassifier" outputs_offset
set_directive_interface -mode s_axilite -bundle CTRL_BUS "spike_deepclassifier" n_electrodes
set_directive_interface -mode s_axilite -bundle CTRL_BUS "spike_deepclassifier" electrodes_addr_offset
