Analysis & Synthesis report for mips
Mon May 13 16:50:47 2019
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon May 13 16:50:47 2019        ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name                      ; mips                                     ;
; Top-level Entity Name              ; mips                                     ;
; Family                             ; Cyclone IV GX                            ;
; Total logic elements               ; N/A until Partition Merge                ;
;     Total combinational functions  ; N/A until Partition Merge                ;
;     Dedicated logic registers      ; N/A until Partition Merge                ;
; Total registers                    ; N/A until Partition Merge                ;
; Total pins                         ; N/A until Partition Merge                ;
; Total virtual pins                 ; N/A until Partition Merge                ;
; Total memory bits                  ; N/A until Partition Merge                ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                ;
; Total PLLs                         ; N/A until Partition Merge                ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; mips               ; mips               ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Web Edition
    Info: Processing started: Mon May 13 16:50:39 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file mips_mux2_1.sv
    Info (12023): Found entity 1: MIPS_MUX2_1
Error (10170): Verilog HDL syntax error at mips_tb.sv(25) near text "foreach";  expecting "end" File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv Line: 25
Error (10170): Verilog HDL syntax error at mips_tb.sv(25) near text ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--" File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv Line: 25
Error (10170): Verilog HDL syntax error at mips_tb.sv(43) near text "foreach";  expecting "end" File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv Line: 43
Error (10170): Verilog HDL syntax error at mips_tb.sv(43) near text ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--" File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv Line: 43
Error (10170): Verilog HDL syntax error at mips_tb.sv(83) near text "WD";  expecting "," File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv Line: 83
Error (10170): Verilog HDL syntax error at mips_tb.sv(113) near text "foreach";  expecting "end" File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv Line: 113
Error (10170): Verilog HDL syntax error at mips_tb.sv(113) near text ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--" File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv Line: 113
Error (10112): Ignored design unit "mips_tb" at mips_tb.sv(3) due to previous errors File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file testbench/mips_tb.sv
Info (12021): Found 1 design units, including 1 entities, in source file mips_tworegwe_32.sv
    Info (12023): Found entity 1: MIPS_TWOREGWE_32
Info (12021): Found 1 design units, including 1 entities, in source file mips_sigext_32.sv
    Info (12023): Found entity 1: MIPS_SIGEXT_32
Info (12021): Found 1 design units, including 1 entities, in source file mips_shift2pc_32.sv
    Info (12023): Found entity 1: MIPS_SHIFT2PC_32
Info (12021): Found 1 design units, including 1 entities, in source file mips_shift2_sigext_32.sv
    Info (12023): Found entity 1: MIPS_SHIFT2_SIGEXT_32
Info (12021): Found 1 design units, including 1 entities, in source file mips_shift2_32.sv
    Info (12023): Found entity 1: MIPS_SHIFT2_32
Info (12021): Found 1 design units, including 1 entities, in source file mips_regwe_32.sv
    Info (12023): Found entity 1: MIPS_REGWE_32
Info (12021): Found 1 design units, including 1 entities, in source file mips_regwe_1.sv
    Info (12023): Found entity 1: MIPS_REGWE_1
Info (12021): Found 1 design units, including 1 entities, in source file mips_regfile_32.sv
    Info (12023): Found entity 1: MIPS_REGFILE_32
Info (12021): Found 1 design units, including 1 entities, in source file mips_regfile_1.sv
    Info (12023): Found entity 1: MIPS_REGFILE_1
Info (12021): Found 1 design units, including 1 entities, in source file mips_reg_32.sv
    Info (12023): Found entity 1: MIPS_REG_32
Info (12021): Found 1 design units, including 1 entities, in source file mips_reg_1.sv
    Info (12023): Found entity 1: MIPS_REG_1
Info (12021): Found 1 design units, including 1 entities, in source file mips_mux32_1.sv
    Info (12023): Found entity 1: MIPS_MUX32_1
Info (12021): Found 1 design units, including 1 entities, in source file mips_mux4_32.sv
    Info (12023): Found entity 1: MIPS_MUX4_32
Info (12021): Found 1 design units, including 1 entities, in source file mips_mux2_32.sv
    Info (12023): Found entity 1: MIPS_MUX2_32
Info (12021): Found 1 design units, including 1 entities, in source file mips_mux2_5.sv
    Info (12023): Found entity 1: MIPS_MUX2_5
Info (12021): Found 1 design units, including 1 entities, in source file mips_fsm.sv
    Info (12023): Found entity 1: MIPS_FSM
Info (12021): Found 1 design units, including 1 entities, in source file mips_filedecoder_32.sv
    Info (12023): Found entity 1: MIPS_FILEDECODER_32
Warning (10275): Verilog HDL Module Instantiation warning at MIPS_DATAPATH.sv(57): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file mips_datapath.sv
    Info (12023): Found entity 1: MIPS_DATAPATH
Info (12021): Found 1 design units, including 1 entities, in source file mips_aludecoder.sv
    Info (12023): Found entity 1: MIPS_ALUDECODER
Warning (10275): Verilog HDL Module Instantiation warning at MIPS_ALU_32.sv(22): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file mips_alu_32.sv
    Info (12023): Found entity 1: MIPS_ALU_32
Info (12021): Found 1 design units, including 1 entities, in source file mips_alu_1_sum.sv
    Info (12023): Found entity 1: MIPS_ALU_1_SUM
Info (12021): Found 1 design units, including 1 entities, in source file mips_alu_1_logic.sv
    Info (12023): Found entity 1: MIPS_ALU_1_LOGIC
Info (12021): Found 1 design units, including 1 entities, in source file mips_alu_1.sv
    Info (12023): Found entity 1: MIPS_ALU_1
Info (12021): Found 1 design units, including 1 entities, in source file mips.sv
    Info (12023): Found entity 1: mips
Info (144001): Generated suppressed messages file C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/mips.map.smsg
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 8 errors, 3 warnings
    Error: Peak virtual memory: 379 megabytes
    Error: Processing ended: Mon May 13 16:50:47 2019
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/mips.map.smsg.


