<stg><name>conv2d_fix16</name>


<trans_list>

<trans id="128" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="5" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="6" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="9" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="12" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="14" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)

]]></Node>
<StgValue><ssdm name="output_depth_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %input_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_depth)

]]></Node>
<StgValue><ssdm name="input_depth_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="16">
<![CDATA[
:6  %tmp_s = zext i16 %output_height_read to i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="16">
<![CDATA[
:7  %tmp_100 = zext i16 %output_width_read to i32

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="16">
<![CDATA[
:8  %tmp_101 = zext i16 %input_height_read to i32

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="16">
<![CDATA[
:9  %tmp_102 = zext i16 %input_width_read to i32

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="16">
<![CDATA[
:10  %tmp_103 = zext i16 %input_depth_read to i32

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.loopexit13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.loopexit13:0  %out_d = phi i16 [ 0, %0 ], [ %out_d_3, %.loopexit13.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit13:1  %phi_mul2 = phi i32 [ 0, %0 ], [ %next_mul3, %.loopexit13.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit13:2  %phi_mul5 = phi i32 [ 0, %0 ], [ %next_mul6, %.loopexit13.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul5"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit13:3  %next_mul6 = add i32 %phi_mul5, %tmp_103

]]></Node>
<StgValue><ssdm name="next_mul6"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit13:4  %next_mul3 = add i32 %phi_mul2, %tmp_s

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit13:5  %exitcond5 = icmp eq i16 %out_d, %output_depth_read

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit13:6  %out_d_3 = add i16 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit13:7  br i1 %exitcond5, label %3, label %.preheader8.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader8:0  %out_h = phi i16 [ %out_h_3, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader8:1  %exitcond4 = icmp eq i16 %out_h, %output_height_read

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader8:2  %out_h_3 = add i16 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_3"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:3  br i1 %exitcond4, label %.loopexit13.loopexit, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="16">
<![CDATA[
.preheader7.preheader:0  %tmp_108 = zext i16 %out_h to i32

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:2  %tmp = add i32 %phi_mul2, %tmp_108

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.loopexit13.loopexit:0  br label %.loopexit13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="16">
<![CDATA[
.preheader7.preheader:1  %tmp_108_cast = zext i16 %out_h to i17

]]></Node>
<StgValue><ssdm name="tmp_108_cast"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:3  %tmp1 = mul i32 %tmp, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:4  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader7:0  %out_w = phi i16 [ %out_w_3, %._crit_edge ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader7:1  %exitcond3 = icmp eq i16 %out_w, %output_width_read

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader7:2  %out_w_3 = add i16 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_3"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:3  br i1 %exitcond3, label %.preheader8.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="16">
<![CDATA[
:0  %tmp_109 = zext i16 %out_w to i32

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="16">
<![CDATA[
:1  %tmp_109_cast = zext i16 %out_w to i17

]]></Node>
<StgValue><ssdm name="tmp_109_cast"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_110 = add i32 %tmp1, %tmp_109

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_111 = sext i32 %tmp_110 to i64

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr11 = getelementptr [784 x i16]* %output_r, i64 0, i64 %tmp_111

]]></Node>
<StgValue><ssdm name="output_addr11"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:5  store i16 0, i16* %output_addr11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.loopexit:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.loopexit:0  %in_d = phi i16 [ 0, %1 ], [ %in_d_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="in_d"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i32 [ 0, %1 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:2  %next_mul = add i32 %phi_mul, %tmp_101

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:3  %exitcond2 = icmp eq i16 %in_d, %input_depth_read

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:4  %in_d_1 = add i16 %in_d, 1

]]></Node>
<StgValue><ssdm name="in_d_1"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond2, label %._crit_edge, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="16">
<![CDATA[
.preheader6.preheader:0  %tmp_114 = zext i16 %in_d to i32

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:1  %tmp_116 = add i32 %phi_mul5, %tmp_114

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:2  %tmp_38 = shl i32 %tmp_116, 3

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:3  %tmp6 = add i32 %tmp_38, %tmp_116

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:4  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge:0  %output_load = load i16* %output_addr11, align 2

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader6:0  %k_h = phi i2 [ 0, %.preheader6.preheader ], [ %k_h_1, %.preheader6.loopexit ]

]]></Node>
<StgValue><ssdm name="k_h"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6:1  %exitcond1 = icmp eq i2 %k_h, -1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6:3  %k_h_1 = add i2 %k_h, 1

]]></Node>
<StgValue><ssdm name="k_h_1"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp_118_cast9 = zext i2 %k_h to i17

]]></Node>
<StgValue><ssdm name="tmp_118_cast9"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:5  %tmp4 = add i17 %tmp_118_cast9, %tmp_108_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="17">
<![CDATA[
.preheader.preheader:6  %tmp4_cast = zext i17 %tmp4 to i32

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:7  %tmp2 = add i32 %phi_mul, %tmp4_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader:1  %tmp_118_cast = zext i2 %k_h to i5

]]></Node>
<StgValue><ssdm name="tmp_118_cast"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %p_shl5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader:3  %p_shl5_cast = zext i4 %p_shl5 to i5

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:4  %tmp_119 = sub i5 %p_shl5_cast, %tmp_118_cast

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:8  %tmp3 = mul i32 %tmp_102, %tmp2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:9  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %k_w = phi i2 [ %k_w_1, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_w"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1  %exitcond = icmp eq i2 %k_w, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %k_w_1 = add i2 %k_w, 1

]]></Node>
<StgValue><ssdm name="k_w_1"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader6.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="2">
<![CDATA[
:0  %tmp_120_cast8 = zext i2 %k_w to i5

]]></Node>
<StgValue><ssdm name="tmp_120_cast8"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="2">
<![CDATA[
:1  %tmp_120_cast = zext i2 %k_w to i17

]]></Node>
<StgValue><ssdm name="tmp_120_cast"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %tmp5 = add i17 %tmp_109_cast, %tmp_120_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="17">
<![CDATA[
:3  %tmp5_cast = zext i17 %tmp5 to i32

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_123 = add i32 %tmp3, %tmp5_cast

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_124 = sext i32 %tmp_123 to i64

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %Padding2D_4_array_ad = getelementptr [14400 x i16]* @Padding2D_4_array, i64 0, i64 %tmp_124

]]></Node>
<StgValue><ssdm name="Padding2D_4_array_ad"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="14">
<![CDATA[
:7  %Padding2D_4_array_lo = load i16* %Padding2D_4_array_ad, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_4_array_lo"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %tmp7 = add i5 %tmp_120_cast8, %tmp_119

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="5">
<![CDATA[
:10  %tmp7_cast = sext i5 %tmp7 to i32

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_127 = add i32 %tmp6, %tmp7_cast

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_128 = sext i32 %tmp_127 to i64

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %Conv2D_4_w_0_addr = getelementptr [144 x i13]* @Conv2D_4_w_0, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="Conv2D_4_w_0_addr"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="8">
<![CDATA[
:14  %Conv2D_4_w_0_load = load i13* %Conv2D_4_w_0_addr, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_4_w_0_load"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="107" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="14">
<![CDATA[
:7  %Padding2D_4_array_lo = load i16* %Padding2D_4_array_ad, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_4_array_lo"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="8">
<![CDATA[
:14  %Conv2D_4_w_0_load = load i13* %Conv2D_4_w_0_addr, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_4_w_0_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="29" op_0_bw="16">
<![CDATA[
:8  %tmp_125_cast_cast = sext i16 %Padding2D_4_array_lo to i29

]]></Node>
<StgValue><ssdm name="tmp_125_cast_cast"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="29" op_0_bw="13">
<![CDATA[
:15  %tmp_129_cast_cast = sext i13 %Conv2D_4_w_0_load to i29

]]></Node>
<StgValue><ssdm name="tmp_129_cast_cast"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:16  %tmp_130 = mul i29 %tmp_125_cast_cast, %tmp_129_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_39 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_130, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="10">
<![CDATA[
:19  %output_load_1 = load i16* %output_addr11, align 2

]]></Node>
<StgValue><ssdm name="output_load_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="15">
<![CDATA[
:18  %tmp_132 = sext i15 %tmp_39 to i16

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="10">
<![CDATA[
:19  %output_load_1 = load i16* %output_addr11, align 2

]]></Node>
<StgValue><ssdm name="output_load_1"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:20  %tmp_133 = add i16 %tmp_132, %output_load_1

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:21  store i16 %tmp_133, i16* %output_addr11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="119" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge:0  %output_load = load i16* %output_addr11, align 2

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="15" op_0_bw="16">
<![CDATA[
._crit_edge:1  %tmp_36 = trunc i16 %output_load to i15

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:2  %tmp_112 = add i16 -1269, %output_load

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge:3  %tmp_112_cast = add i15 -1269, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_112_cast"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:4  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_112, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge:5  %p_tmp_s = select i1 %tmp_37, i15 0, i15 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="p_tmp_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge:6  %p_tmp_cast = zext i15 %p_tmp_s to i16

]]></Node>
<StgValue><ssdm name="p_tmp_cast"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
._crit_edge:7  store i16 %p_tmp_cast, i16* %output_addr11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:8  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="151" name="input_depth" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_depth"/></StgValue>
</port>
<port id="152" name="input_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_height"/></StgValue>
</port>
<port id="153" name="input_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_width"/></StgValue>
</port>
<port id="154" name="output_depth" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_depth"/></StgValue>
</port>
<port id="155" name="output_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_height"/></StgValue>
</port>
<port id="156" name="output_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_width"/></StgValue>
</port>
<port id="157" name="output_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="158" name="Padding2D_4_array" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Padding2D_4_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="159" name="Conv2D_4_w_0" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="Conv2D_4_w_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="161" from="_ssdm_op_Read.ap_auto.i16" to="output_width_read" fromId="160" toId="15">
</dataflow>
<dataflow id="162" from="output_width" to="output_width_read" fromId="156" toId="15">
</dataflow>
<dataflow id="163" from="_ssdm_op_Read.ap_auto.i16" to="output_height_read" fromId="160" toId="16">
</dataflow>
<dataflow id="164" from="output_height" to="output_height_read" fromId="155" toId="16">
</dataflow>
<dataflow id="165" from="_ssdm_op_Read.ap_auto.i16" to="output_depth_read" fromId="160" toId="17">
</dataflow>
<dataflow id="166" from="output_depth" to="output_depth_read" fromId="154" toId="17">
</dataflow>
<dataflow id="167" from="_ssdm_op_Read.ap_auto.i16" to="input_width_read" fromId="160" toId="18">
</dataflow>
<dataflow id="168" from="input_width" to="input_width_read" fromId="153" toId="18">
</dataflow>
<dataflow id="169" from="_ssdm_op_Read.ap_auto.i16" to="input_height_read" fromId="160" toId="19">
</dataflow>
<dataflow id="170" from="input_height" to="input_height_read" fromId="152" toId="19">
</dataflow>
<dataflow id="171" from="_ssdm_op_Read.ap_auto.i16" to="input_depth_read" fromId="160" toId="20">
</dataflow>
<dataflow id="172" from="input_depth" to="input_depth_read" fromId="151" toId="20">
</dataflow>
<dataflow id="173" from="output_height_read" to="tmp_s" fromId="16" toId="21">
</dataflow>
<dataflow id="174" from="output_width_read" to="tmp_100" fromId="15" toId="22">
</dataflow>
<dataflow id="175" from="input_height_read" to="tmp_101" fromId="19" toId="23">
</dataflow>
<dataflow id="176" from="input_width_read" to="tmp_102" fromId="18" toId="24">
</dataflow>
<dataflow id="177" from="input_depth_read" to="tmp_103" fromId="20" toId="25">
</dataflow>
<dataflow id="179" from="StgValue_178" to="out_d" fromId="178" toId="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="180" from="StgValue_26" to="out_d" fromId="26" toId="27">
</dataflow>
<dataflow id="181" from="out_d_3" to="out_d" fromId="33" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="182" from="StgValue_43" to="out_d" fromId="43" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="184" from="StgValue_183" to="phi_mul2" fromId="183" toId="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="185" from="StgValue_26" to="phi_mul2" fromId="26" toId="28">
</dataflow>
<dataflow id="186" from="next_mul3" to="phi_mul2" fromId="31" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="187" from="StgValue_43" to="phi_mul2" fromId="43" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="188" from="StgValue_183" to="phi_mul5" fromId="183" toId="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="189" from="StgValue_26" to="phi_mul5" fromId="26" toId="29">
</dataflow>
<dataflow id="190" from="next_mul6" to="phi_mul5" fromId="30" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="191" from="StgValue_43" to="phi_mul5" fromId="43" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="192" from="phi_mul5" to="next_mul6" fromId="29" toId="30">
</dataflow>
<dataflow id="193" from="tmp_103" to="next_mul6" fromId="25" toId="30">
</dataflow>
<dataflow id="194" from="phi_mul2" to="next_mul3" fromId="28" toId="31">
</dataflow>
<dataflow id="195" from="tmp_s" to="next_mul3" fromId="21" toId="31">
</dataflow>
<dataflow id="196" from="out_d" to="exitcond5" fromId="27" toId="32">
</dataflow>
<dataflow id="197" from="output_depth_read" to="exitcond5" fromId="17" toId="32">
</dataflow>
<dataflow id="198" from="out_d" to="out_d_3" fromId="27" toId="33">
</dataflow>
<dataflow id="200" from="StgValue_199" to="out_d_3" fromId="199" toId="33">
</dataflow>
<dataflow id="201" from="exitcond5" to="StgValue_34" fromId="32" toId="34">
</dataflow>
<dataflow id="202" from="out_h_3" to="out_h" fromId="39" toId="37">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="203" from="StgValue_58" to="out_h" fromId="58" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="204" from="StgValue_178" to="out_h" fromId="178" toId="37">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="205" from="StgValue_35" to="out_h" fromId="35" toId="37">
</dataflow>
<dataflow id="206" from="out_h" to="exitcond4" fromId="37" toId="38">
</dataflow>
<dataflow id="207" from="output_height_read" to="exitcond4" fromId="16" toId="38">
</dataflow>
<dataflow id="208" from="out_h" to="out_h_3" fromId="37" toId="39">
</dataflow>
<dataflow id="209" from="StgValue_199" to="out_h_3" fromId="199" toId="39">
</dataflow>
<dataflow id="210" from="exitcond4" to="StgValue_40" fromId="38" toId="40">
</dataflow>
<dataflow id="211" from="out_h" to="tmp_108" fromId="37" toId="41">
</dataflow>
<dataflow id="212" from="phi_mul2" to="tmp" fromId="28" toId="42">
</dataflow>
<dataflow id="213" from="tmp_108" to="tmp" fromId="41" toId="42">
</dataflow>
<dataflow id="214" from="out_h" to="tmp_108_cast" fromId="37" toId="44">
</dataflow>
<dataflow id="215" from="tmp" to="tmp1" fromId="42" toId="45">
</dataflow>
<dataflow id="216" from="tmp_100" to="tmp1" fromId="22" toId="45">
</dataflow>
<dataflow id="217" from="out_w_3" to="out_w" fromId="49" toId="47">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="218" from="StgValue_127" to="out_w" fromId="127" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="219" from="StgValue_178" to="out_w" fromId="178" toId="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="220" from="StgValue_46" to="out_w" fromId="46" toId="47">
</dataflow>
<dataflow id="221" from="out_w" to="exitcond3" fromId="47" toId="48">
</dataflow>
<dataflow id="222" from="output_width_read" to="exitcond3" fromId="15" toId="48">
</dataflow>
<dataflow id="223" from="out_w" to="out_w_3" fromId="47" toId="49">
</dataflow>
<dataflow id="224" from="StgValue_199" to="out_w_3" fromId="199" toId="49">
</dataflow>
<dataflow id="225" from="exitcond3" to="StgValue_50" fromId="48" toId="50">
</dataflow>
<dataflow id="226" from="out_w" to="tmp_109" fromId="47" toId="51">
</dataflow>
<dataflow id="227" from="out_w" to="tmp_109_cast" fromId="47" toId="52">
</dataflow>
<dataflow id="228" from="tmp1" to="tmp_110" fromId="45" toId="53">
</dataflow>
<dataflow id="229" from="tmp_109" to="tmp_110" fromId="51" toId="53">
</dataflow>
<dataflow id="230" from="tmp_110" to="tmp_111" fromId="53" toId="54">
</dataflow>
<dataflow id="231" from="output_r" to="output_addr11" fromId="157" toId="55">
</dataflow>
<dataflow id="233" from="StgValue_232" to="output_addr11" fromId="232" toId="55">
</dataflow>
<dataflow id="234" from="tmp_111" to="output_addr11" fromId="54" toId="55">
</dataflow>
<dataflow id="235" from="StgValue_178" to="StgValue_56" fromId="178" toId="56">
</dataflow>
<dataflow id="236" from="output_addr11" to="StgValue_56" fromId="55" toId="56">
</dataflow>
<dataflow id="237" from="StgValue_178" to="in_d" fromId="178" toId="59">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="238" from="StgValue_57" to="in_d" fromId="57" toId="59">
</dataflow>
<dataflow id="239" from="in_d_1" to="in_d" fromId="63" toId="59">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="240" from="StgValue_80" to="in_d" fromId="80" toId="59">
<BackEdge/>
</dataflow>
<dataflow id="241" from="StgValue_183" to="phi_mul" fromId="183" toId="60">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="242" from="StgValue_57" to="phi_mul" fromId="57" toId="60">
</dataflow>
<dataflow id="243" from="next_mul" to="phi_mul" fromId="61" toId="60">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="244" from="StgValue_80" to="phi_mul" fromId="80" toId="60">
<BackEdge/>
</dataflow>
<dataflow id="245" from="phi_mul" to="next_mul" fromId="60" toId="61">
</dataflow>
<dataflow id="246" from="tmp_101" to="next_mul" fromId="23" toId="61">
</dataflow>
<dataflow id="247" from="in_d" to="exitcond2" fromId="59" toId="62">
</dataflow>
<dataflow id="248" from="input_depth_read" to="exitcond2" fromId="20" toId="62">
</dataflow>
<dataflow id="249" from="in_d" to="in_d_1" fromId="59" toId="63">
</dataflow>
<dataflow id="250" from="StgValue_199" to="in_d_1" fromId="199" toId="63">
</dataflow>
<dataflow id="251" from="exitcond2" to="StgValue_64" fromId="62" toId="64">
</dataflow>
<dataflow id="252" from="in_d" to="tmp_114" fromId="59" toId="65">
</dataflow>
<dataflow id="253" from="phi_mul5" to="tmp_116" fromId="29" toId="66">
</dataflow>
<dataflow id="254" from="tmp_114" to="tmp_116" fromId="65" toId="66">
</dataflow>
<dataflow id="255" from="tmp_116" to="tmp_38" fromId="66" toId="67">
</dataflow>
<dataflow id="257" from="StgValue_256" to="tmp_38" fromId="256" toId="67">
</dataflow>
<dataflow id="258" from="tmp_38" to="tmp6" fromId="67" toId="68">
</dataflow>
<dataflow id="259" from="tmp_116" to="tmp6" fromId="66" toId="68">
</dataflow>
<dataflow id="260" from="output_addr11" to="output_load" fromId="55" toId="70">
</dataflow>
<dataflow id="262" from="StgValue_261" to="k_h" fromId="261" toId="71">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="263" from="StgValue_69" to="k_h" fromId="69" toId="71">
</dataflow>
<dataflow id="264" from="k_h_1" to="k_h" fromId="74" toId="71">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="265" from="StgValue_106" to="k_h" fromId="106" toId="71">
<BackEdge/>
</dataflow>
<dataflow id="266" from="k_h" to="exitcond1" fromId="71" toId="72">
</dataflow>
<dataflow id="268" from="StgValue_267" to="exitcond1" fromId="267" toId="72">
</dataflow>
<dataflow id="270" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="269" toId="73">
</dataflow>
<dataflow id="272" from="StgValue_271" to="empty" fromId="271" toId="73">
</dataflow>
<dataflow id="273" from="StgValue_271" to="empty" fromId="271" toId="73">
</dataflow>
<dataflow id="274" from="StgValue_271" to="empty" fromId="271" toId="73">
</dataflow>
<dataflow id="275" from="k_h" to="k_h_1" fromId="71" toId="74">
</dataflow>
<dataflow id="277" from="StgValue_276" to="k_h_1" fromId="276" toId="74">
</dataflow>
<dataflow id="278" from="exitcond1" to="StgValue_75" fromId="72" toId="75">
</dataflow>
<dataflow id="279" from="k_h" to="tmp_118_cast9" fromId="71" toId="76">
</dataflow>
<dataflow id="280" from="tmp_118_cast9" to="tmp4" fromId="76" toId="77">
</dataflow>
<dataflow id="281" from="tmp_108_cast" to="tmp4" fromId="44" toId="77">
</dataflow>
<dataflow id="282" from="tmp4" to="tmp4_cast" fromId="77" toId="78">
</dataflow>
<dataflow id="283" from="phi_mul" to="tmp2" fromId="60" toId="79">
</dataflow>
<dataflow id="284" from="tmp4_cast" to="tmp2" fromId="78" toId="79">
</dataflow>
<dataflow id="285" from="k_h" to="tmp_118_cast" fromId="71" toId="81">
</dataflow>
<dataflow id="287" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="p_shl5" fromId="286" toId="82">
</dataflow>
<dataflow id="288" from="k_h" to="p_shl5" fromId="71" toId="82">
</dataflow>
<dataflow id="289" from="StgValue_261" to="p_shl5" fromId="261" toId="82">
</dataflow>
<dataflow id="290" from="p_shl5" to="p_shl5_cast" fromId="82" toId="83">
</dataflow>
<dataflow id="291" from="p_shl5_cast" to="tmp_119" fromId="83" toId="84">
</dataflow>
<dataflow id="292" from="tmp_118_cast" to="tmp_119" fromId="81" toId="84">
</dataflow>
<dataflow id="293" from="tmp_102" to="tmp3" fromId="24" toId="85">
</dataflow>
<dataflow id="294" from="tmp2" to="tmp3" fromId="79" toId="85">
</dataflow>
<dataflow id="295" from="k_w_1" to="k_w" fromId="90" toId="87">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="296" from="StgValue_118" to="k_w" fromId="118" toId="87">
<BackEdge/>
</dataflow>
<dataflow id="297" from="StgValue_261" to="k_w" fromId="261" toId="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="298" from="StgValue_86" to="k_w" fromId="86" toId="87">
</dataflow>
<dataflow id="299" from="k_w" to="exitcond" fromId="87" toId="88">
</dataflow>
<dataflow id="300" from="StgValue_267" to="exitcond" fromId="267" toId="88">
</dataflow>
<dataflow id="301" from="_ssdm_op_SpecLoopTripCount" to="empty_34" fromId="269" toId="89">
</dataflow>
<dataflow id="302" from="StgValue_271" to="empty_34" fromId="271" toId="89">
</dataflow>
<dataflow id="303" from="StgValue_271" to="empty_34" fromId="271" toId="89">
</dataflow>
<dataflow id="304" from="StgValue_271" to="empty_34" fromId="271" toId="89">
</dataflow>
<dataflow id="305" from="k_w" to="k_w_1" fromId="87" toId="90">
</dataflow>
<dataflow id="306" from="StgValue_276" to="k_w_1" fromId="276" toId="90">
</dataflow>
<dataflow id="307" from="exitcond" to="StgValue_91" fromId="88" toId="91">
</dataflow>
<dataflow id="308" from="k_w" to="tmp_120_cast8" fromId="87" toId="92">
</dataflow>
<dataflow id="309" from="k_w" to="tmp_120_cast" fromId="87" toId="93">
</dataflow>
<dataflow id="310" from="tmp_109_cast" to="tmp5" fromId="52" toId="94">
</dataflow>
<dataflow id="311" from="tmp_120_cast" to="tmp5" fromId="93" toId="94">
</dataflow>
<dataflow id="312" from="tmp5" to="tmp5_cast" fromId="94" toId="95">
</dataflow>
<dataflow id="313" from="tmp3" to="tmp_123" fromId="85" toId="96">
</dataflow>
<dataflow id="314" from="tmp5_cast" to="tmp_123" fromId="95" toId="96">
</dataflow>
<dataflow id="315" from="tmp_123" to="tmp_124" fromId="96" toId="97">
</dataflow>
<dataflow id="316" from="Padding2D_4_array" to="Padding2D_4_array_ad" fromId="158" toId="98">
</dataflow>
<dataflow id="317" from="StgValue_232" to="Padding2D_4_array_ad" fromId="232" toId="98">
</dataflow>
<dataflow id="318" from="tmp_124" to="Padding2D_4_array_ad" fromId="97" toId="98">
</dataflow>
<dataflow id="319" from="Padding2D_4_array_ad" to="Padding2D_4_array_lo" fromId="98" toId="99">
</dataflow>
<dataflow id="320" from="tmp_120_cast8" to="tmp7" fromId="92" toId="100">
</dataflow>
<dataflow id="321" from="tmp_119" to="tmp7" fromId="84" toId="100">
</dataflow>
<dataflow id="322" from="tmp7" to="tmp7_cast" fromId="100" toId="101">
</dataflow>
<dataflow id="323" from="tmp6" to="tmp_127" fromId="68" toId="102">
</dataflow>
<dataflow id="324" from="tmp7_cast" to="tmp_127" fromId="101" toId="102">
</dataflow>
<dataflow id="325" from="tmp_127" to="tmp_128" fromId="102" toId="103">
</dataflow>
<dataflow id="326" from="Conv2D_4_w_0" to="Conv2D_4_w_0_addr" fromId="159" toId="104">
</dataflow>
<dataflow id="327" from="StgValue_232" to="Conv2D_4_w_0_addr" fromId="232" toId="104">
</dataflow>
<dataflow id="328" from="tmp_128" to="Conv2D_4_w_0_addr" fromId="103" toId="104">
</dataflow>
<dataflow id="329" from="Conv2D_4_w_0_addr" to="Conv2D_4_w_0_load" fromId="104" toId="105">
</dataflow>
<dataflow id="330" from="Padding2D_4_array_ad" to="Padding2D_4_array_lo" fromId="98" toId="107">
</dataflow>
<dataflow id="331" from="Conv2D_4_w_0_addr" to="Conv2D_4_w_0_load" fromId="104" toId="108">
</dataflow>
<dataflow id="332" from="Padding2D_4_array_lo" to="tmp_125_cast_cast" fromId="107" toId="109">
</dataflow>
<dataflow id="333" from="Conv2D_4_w_0_load" to="tmp_129_cast_cast" fromId="108" toId="110">
</dataflow>
<dataflow id="334" from="tmp_125_cast_cast" to="tmp_130" fromId="109" toId="111">
</dataflow>
<dataflow id="335" from="tmp_129_cast_cast" to="tmp_130" fromId="110" toId="111">
</dataflow>
<dataflow id="337" from="_ssdm_op_PartSelect.i15.i29.i32.i32" to="tmp_39" fromId="336" toId="112">
</dataflow>
<dataflow id="338" from="tmp_130" to="tmp_39" fromId="111" toId="112">
</dataflow>
<dataflow id="340" from="StgValue_339" to="tmp_39" fromId="339" toId="112">
</dataflow>
<dataflow id="342" from="StgValue_341" to="tmp_39" fromId="341" toId="112">
</dataflow>
<dataflow id="343" from="output_addr11" to="output_load_1" fromId="55" toId="113">
</dataflow>
<dataflow id="344" from="tmp_39" to="tmp_132" fromId="112" toId="114">
</dataflow>
<dataflow id="345" from="output_addr11" to="output_load_1" fromId="55" toId="115">
</dataflow>
<dataflow id="346" from="tmp_132" to="tmp_133" fromId="114" toId="116">
</dataflow>
<dataflow id="347" from="output_load_1" to="tmp_133" fromId="115" toId="116">
</dataflow>
<dataflow id="348" from="tmp_133" to="StgValue_117" fromId="116" toId="117">
</dataflow>
<dataflow id="349" from="output_addr11" to="StgValue_117" fromId="55" toId="117">
</dataflow>
<dataflow id="350" from="output_addr11" to="output_load" fromId="55" toId="119">
</dataflow>
<dataflow id="351" from="output_load" to="tmp_36" fromId="119" toId="120">
</dataflow>
<dataflow id="353" from="StgValue_352" to="tmp_112" fromId="352" toId="121">
</dataflow>
<dataflow id="354" from="output_load" to="tmp_112" fromId="119" toId="121">
</dataflow>
<dataflow id="356" from="StgValue_355" to="tmp_112_cast" fromId="355" toId="122">
</dataflow>
<dataflow id="357" from="tmp_36" to="tmp_112_cast" fromId="120" toId="122">
</dataflow>
<dataflow id="359" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_37" fromId="358" toId="123">
</dataflow>
<dataflow id="360" from="tmp_112" to="tmp_37" fromId="121" toId="123">
</dataflow>
<dataflow id="362" from="StgValue_361" to="tmp_37" fromId="361" toId="123">
</dataflow>
<dataflow id="363" from="tmp_37" to="p_tmp_s" fromId="123" toId="124">
</dataflow>
<dataflow id="365" from="StgValue_364" to="p_tmp_s" fromId="364" toId="124">
</dataflow>
<dataflow id="366" from="tmp_112_cast" to="p_tmp_s" fromId="122" toId="124">
</dataflow>
<dataflow id="367" from="p_tmp_s" to="p_tmp_cast" fromId="124" toId="125">
</dataflow>
<dataflow id="368" from="p_tmp_cast" to="StgValue_126" fromId="125" toId="126">
</dataflow>
<dataflow id="369" from="output_addr11" to="StgValue_126" fromId="55" toId="126">
</dataflow>
<dataflow id="370" from="exitcond5" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="371" from="exitcond4" to="StgValue_3" fromId="38" toId="3">
</dataflow>
<dataflow id="372" from="exitcond3" to="StgValue_5" fromId="48" toId="5">
</dataflow>
<dataflow id="373" from="exitcond2" to="StgValue_6" fromId="62" toId="6">
</dataflow>
<dataflow id="374" from="exitcond1" to="StgValue_7" fromId="72" toId="7">
</dataflow>
<dataflow id="375" from="exitcond" to="StgValue_9" fromId="88" toId="9">
</dataflow>
</dataflows>


</stg>
