
---------- Begin Simulation Statistics ----------
final_tick                                58461025000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 381173                       # Simulator instruction rate (inst/s)
host_mem_usage                                8497368                       # Number of bytes of host memory used
host_op_rate                                   444209                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   266.18                       # Real time elapsed on the host
host_tick_rate                              219631490                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   101459739                       # Number of instructions simulated
sim_ops                                     118238466                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058461                       # Number of seconds simulated
sim_ticks                                 58461025000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.997113                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17215726                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             17216223                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             66578                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          17283616                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             107                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              107                       # Number of indirect misses.
system.cpu.branchPred.lookups                17284695                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     364                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  50728524                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 50729172                       # number of cc regfile writes
system.cpu.commit.amos                             26                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             66361                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   16910249                       # Number of branches committed
system.cpu.commit.bw_lim_events                 67844                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          248609                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            101525543                       # Number of instructions committed
system.cpu.commit.committedOps              118304270                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    116832842                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.012594                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.665072                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     83739635     71.67%     71.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        11088      0.01%     71.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       514023      0.44%     72.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     15892961     13.60%     85.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     15665798     13.41%     99.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       104547      0.09%     99.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1048      0.00%     99.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       835898      0.72%     99.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        67844      0.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    116832842                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  183                       # Number of function calls committed.
system.cpu.commit.int_insts                  84551794                       # Number of committed integer instructions.
system.cpu.commit.loads                      33621209                       # Number of loads committed
system.cpu.commit.membars                          30                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           33      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         67838704     57.34%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               9      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              1      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc     16777216     14.18%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              13      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             15      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33621209     28.42%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          67041      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         118304270                       # Class of committed instruction
system.cpu.commit.refs                       33688250                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                  50462872                       # Number of committed Vector instructions.
system.cpu.committedInsts                   101459739                       # Number of Instructions Simulated
system.cpu.committedOps                     118238466                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.152399                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.152399                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued       168654                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit     10725769                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified     22744858                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull         4442                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage      39309970                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              62875466                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   231                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             16909102                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              119023457                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 13563401                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  24666940                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  66381                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                208493                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles              15727186                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    17284695                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  34640391                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      82165013                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 24024                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      103938846                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  133196                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.147831                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           34667763                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           17216090                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.888958                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          116899374                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.036225                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.176888                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 61520935     52.63%     52.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7017888      6.00%     58.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 30965448     26.49%     85.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 17395103     14.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            116899374                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           22678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                66394                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 16910583                       # Number of branches executed
system.cpu.iew.exec_nop                         65874                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.365713                       # Inst execution rate
system.cpu.iew.exec_refs                     75040809                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      67119                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     151                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              33723911                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 90                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                67360                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           118557209                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              74973690                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             49599                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             159681929                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              14437328                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  66381                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              14425279                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       4670755                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                9                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       102702                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          319                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          597                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          65797                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 110356396                       # num instructions consuming a value
system.cpu.iew.wb_count                     118329510                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.711742                       # average fanout of values written-back
system.cpu.iew.wb_producers                  78545270                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.012038                       # insts written-back per cycle
system.cpu.iew.wb_sent                      118329618                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                160026533                       # number of integer regfile reads
system.cpu.int_regfile_writes                50955139                       # number of integer regfile writes
system.cpu.ipc                               0.867755                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.867755                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                33      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              67889497     42.50%     42.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   10      0.00%     42.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.00%     42.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     42.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     42.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   2      0.00%     42.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     42.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc        16777216     10.50%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   13      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   12      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             74997524     46.95%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               67182      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              159731528                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    57816812                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.361962                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2848427      4.93%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      4.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               54967641     95.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   740      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               70742238                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          255534667                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     67866634                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          68042172                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  118491245                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 159731528                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  90                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          252868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             78461                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       458582                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     116899374                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.366402                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.053297                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31122170     26.62%     26.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            31722086     27.14%     53.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            34411508     29.44%     83.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            19388014     16.59%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              255596      0.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       116899374                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.366137                       # Inst issue rate
system.cpu.iq.vec_alu_accesses              146806069                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads          238723036                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     50462876                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          50702034                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                4                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             33723911                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               67360                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               478309300                       # number of misc regfile reads
system.cpu.misc_regfile_writes               16777287                       # number of misc regfile writes
system.cpu.numCycles                        116922052                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                16811428                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             168766901                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               41                       # Number of times there has been no free registers
system.cpu.rename.IdleCycles                 21666913                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               38178893                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents              33060529                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             338259681                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              118649215                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           169199064                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  31140346                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1328                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  66381                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                133656                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles              47211026                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   432163                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        118885277                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3280                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 68                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  33131727                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             26                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups         50513832                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    235317669                       # The number of ROB reads
system.cpu.rob.rob_writes                   237172291                       # The number of ROB writes
system.cpu.timesIdled                             311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 50397359                       # number of vector regfile reads
system.cpu.vec_regfile_writes                50397247                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued             9588                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                9595                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   309                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13122                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     16512122                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     33026627                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              6                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  58461025000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13066                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq                53                       # Transaction distribution
system.membus.trans_dist::ReadExResp               53                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13066                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        26241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       839616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  839616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13120                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13120    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13120                       # Request fanout histogram
system.membus.respLayer1.occupancy           67227524                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            15682082                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  58461025000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          16508569                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69945                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           96                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16442086                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            12600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5932                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5932                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           431                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16508139                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            3                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     49540174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              49541131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1061377024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1061410688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           12605                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16527110                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000001                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000816                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16527099    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16527110                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16602075696                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             28.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24771108499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            42.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            645998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  58461025000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  237                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             16471959                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher        37354                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16509550                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 237                       # number of overall hits
system.l2.overall_hits::.cpu.data            16471959                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher        37354                       # number of overall hits
system.l2.overall_hits::total                16509550                       # number of overall hits
system.l2.demand_misses::.cpu.inst                194                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3531                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher         1227                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4952                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               194                       # number of overall misses
system.l2.overall_misses::.cpu.data              3531                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher         1227                       # number of overall misses
system.l2.overall_misses::total                  4952                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     16966000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    316455500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher     99578981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        433000481                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     16966000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    316455500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher     99578981                       # number of overall miss cycles
system.l2.overall_miss_latency::total       433000481                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              431                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         16475490                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher        38581                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16514502                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             431                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        16475490                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher        38581                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16514502                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.450116                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.000214                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.031803                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000300                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.450116                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.000214                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.031803                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000300                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87453.608247                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89622.061739                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 81156.463733                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87439.515549                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87453.608247                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89622.061739                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 81156.463733                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87439.515549                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         4                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher          270                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 293                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher          270                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                293                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher          957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4659                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher          957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         8460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13119                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     14901000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    279742500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher     76744902                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    371388402                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     14901000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    279742500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher     76744902                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    581106446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    952494848                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.443155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.000213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.024805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000282                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.443155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.000213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.024805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000794                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78015.706806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79676.018228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 80193.210031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79714.188023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78015.706806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79676.018228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 80193.210031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 68688.705201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72604.226542                       # average overall mshr miss latency
system.l2.replacements                              5                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        69945                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            69945                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        69945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        69945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           95                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               95                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           95                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           95                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         8460                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           8460                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    581106446                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    581106446                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 68688.705201                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 68688.705201                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              5865                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5865                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              67                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  67                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      6057500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6057500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.011295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.011295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 90410.447761                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90410.447761                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           14                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               14                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      4514000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4514000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.008935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.008935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85169.811321                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85169.811321                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            237                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                237                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          194                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              194                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     16966000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     16966000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          431                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            431                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.450116                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.450116                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87453.608247                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87453.608247                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          191                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          191                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     14901000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     14901000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.443155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.443155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78015.706806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78015.706806                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      16466094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher        37354                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16503448                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3464                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher         1227                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4691                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    310398000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher     99578981                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    409976981                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     16469558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher        38581                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16508139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.031803                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000284                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89606.812933                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 81156.463733                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87396.499893                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher          270                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          276                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3458                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher          957                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    275228500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher     76744902                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    351973402                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000210                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.024805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000267                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79591.816079                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 80193.210031                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79722.174858                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.333333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.333333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  58461025000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  58461025000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8883.799104                       # Cycle average of tags in use
system.l2.tags.total_refs                    33034788                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     13122                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   2517.511660                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.991636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       137.939349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2441.319515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher   623.132258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  5678.416347                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.149006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.038033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.346583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.542224                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          9412                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3703                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          910                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3262                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.574463                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.226013                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 264226098                       # Number of tag accesses
system.l2.tags.data_accesses                264226098                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  58461025000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          12224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         224704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher        61440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       541248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             839616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        12224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12224                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher          960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         8457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13119                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            209097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3843655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      1050957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      9258271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              14361979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       209097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           209097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           209097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3843655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      1050957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      9258271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             14361979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples       960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      8457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000675500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39654                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13119                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13119                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    247420429                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   65595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               493401679                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18859.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37609.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10805                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13119                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    362.943723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   283.104491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   282.881283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           85      3.68%      3.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1304     56.45%     60.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          140      6.06%     66.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          145      6.28%     72.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          241     10.43%     82.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           46      1.99%     84.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           90      3.90%     88.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           39      1.69%     90.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          220      9.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2310                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 839616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  839616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        14.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     14.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58460923000                       # Total gap between requests
system.mem_ctrls.avgGap                    4456202.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        12224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       224704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher        61440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       541248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 209096.573315298534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3843654.811047188938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 1050956.598862233339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 9258270.788101987913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          191                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher          960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         8457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      7025500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    135228253                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher     35966701                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    315181225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36782.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38515.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     37465.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     37268.68                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              8453760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4481895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            47573820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4614717120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2287272060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20522909760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27485408415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        470.149273                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  53330694874                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1952080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3178250126                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8068200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4284555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            46095840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4614717120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2253253320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20551557120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27477976155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        470.022141                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  53405251933                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1952080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3103693067                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     58461025000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  58461025000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     34639857                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         34639857                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     34639857                       # number of overall hits
system.cpu.icache.overall_hits::total        34639857                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          534                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            534                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          534                       # number of overall misses
system.cpu.icache.overall_misses::total           534                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24571000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24571000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24571000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24571000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     34640391                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     34640391                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     34640391                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     34640391                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46013.108614                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46013.108614                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46013.108614                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46013.108614                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          153                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          153                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           96                       # number of writebacks
system.cpu.icache.writebacks::total                96                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          103                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          431                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          431                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          431                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          431                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20100500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20100500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20100500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20100500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46636.890951                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46636.890951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46636.890951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46636.890951                       # average overall mshr miss latency
system.cpu.icache.replacements                     96                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     34639857                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        34639857                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          534                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           534                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24571000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24571000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     34640391                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     34640391                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46013.108614                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46013.108614                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20100500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20100500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46636.890951                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46636.890951                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  58461025000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           273.964064                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34640287                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               430                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          80558.806977                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             97500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   273.964064                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.535086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.535086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          221                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          69281212                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         69281212                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58461025000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58461025000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  58461025000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58461025000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  58461025000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     17094649                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17094649                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     17094649                       # number of overall hits
system.cpu.dcache.overall_hits::total        17094649                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     16593909                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16593909                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     16593909                       # number of overall misses
system.cpu.dcache.overall_misses::total      16593909                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 227176521656                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 227176521656                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 227176521656                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 227176521656                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     33688558                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33688558                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     33688558                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33688558                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.492568                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.492568                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.492568                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.492568                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13690.356001                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13690.356001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13690.356001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13690.356001                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     77186788                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           8587478                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.988295                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches             25905                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        69945                       # number of writebacks
system.cpu.dcache.writebacks::total             69945                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       118418                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       118418                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       118418                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       118418                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     16475491                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16475491                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     16475491                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher        38581                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16514072                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 209470433231                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 209470433231                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 209470433231                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    548871999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 210019305230                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.489053                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.489053                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.489053                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.490198                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12714.063164                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12714.063164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12714.063164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 14226.484513                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12717.596558                       # average overall mshr miss latency
system.cpu.dcache.replacements               16512026                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     17033993                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17033993                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     16587554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16587554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 227052814500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 227052814500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     33621547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33621547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.493361                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.493361                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13688.143201                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13688.143201                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       117995                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       117995                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     16469559                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     16469559                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 209369519500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 209369519500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.489851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.489851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12712.515223                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12712.515223                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        60654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          60654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         6350                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6350                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    123579656                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    123579656                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.094770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.094770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19461.363150                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19461.363150                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          421                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          421                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5929                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5929                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100859731                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100859731                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.088487                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.088487                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17011.255018                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17011.255018                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher        38581                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total        38581                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    548871999                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    548871999                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 14226.484513                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 14226.484513                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            5                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            5                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       127500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       127500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.714286                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.714286                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data        25500                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total        25500                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data            2                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total            2                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            3                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            3                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data        54000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total        54000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.428571                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data        18000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total        18000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        94000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        94000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        94000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        94000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        82500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        82500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        41250                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        41250                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_hits::.cpu.data            1                       # number of SwapReq MSHR hits
system.cpu.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        12000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        12000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.038462                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  58461025000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  58461025000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2043.893456                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            33608754                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16514074                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.035158                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            188500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1817.729801                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.163656                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.887563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.110431                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          262                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024         1786                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          786                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.127930                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.872070                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          83891258                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         83891258                       # Number of data accesses

---------- End Simulation Statistics   ----------
