# ğŸ¯ ImplementaÃ§Ã£o RP2040 no QEMU - EspecificaÃ§Ã£o TÃ©cnica

**Data:** 2026-02-07  
**VersÃ£o:** 1.0  
**Status:** ğŸŸ¢ Aprovado - Em Desenvolvimento  
**Branch:** `feature/rp2040-qemu-mvp`

---

## ğŸ“‹ ÃNDICE

1. [VisÃ£o Geral](#1-visÃ£o-geral)
2. [Mapa de MemÃ³ria RP2040](#2-mapa-de-memÃ³ria-rp2040)
3. [Estrutura de Arquivos QEMU](#3-estrutura-de-arquivos-qemu)
4. [ImplementaÃ§Ã£o Detalhada](#4-implementaÃ§Ã£o-detalhada)
5. [IntegraÃ§Ã£o NeuroForge](#5-integraÃ§Ã£o-neuroforge)
6. [Cronograma de ImplementaÃ§Ã£o](#6-cronograma-de-implementaÃ§Ã£o)
7. [Testes e ValidaÃ§Ã£o](#7-testes-e-validaÃ§Ã£o)
8. [DiferenÃ§as RP2040 vs QEMU PadrÃ£o](#8-diferenÃ§as-rp2040-vs-qemu-padrÃ£o)
9. [ReferÃªncias TÃ©cnicas](#9-referÃªncias-tÃ©cnicas)
10. [PrÃ³ximos Passos](#10-prÃ³ximos-passos)

---

## 1. VISÃƒO GERAL

### 1.1 Objetivo

Implementar suporte completo para o microcontrolador **RP2040** (Raspberry Pi Pico) no QEMU, integrando-o ao ecossistema NeuroForge como placa virtual simulÃ¡vel com suporte a:

- âœ… Dual-core ARM Cortex-M0+ (133MHz)
- âœ… GPIO (30 pinos configurÃ¡veis)
- âœ… UART (2 instÃ¢ncias)
- âœ… Timer (64-bit @ 1MHz)
- âš ï¸ USB (bÃ¡sico - detecÃ§Ã£o)
- â¸ï¸ DMA (Fase 2)
- â¸ï¸ PIO (Fase 3 - diferencial RP2040)

### 1.2 Escopo MVP

**PerifÃ©ricos prioritÃ¡rios:**

| PerifÃ©rico | Status | Fase |
|------------|--------|------|
| Dual-Core Cortex-M0+ | âœ… Essencial | MVP |
| MemÃ³ria (ROM, SRAM, Flash) | âœ… Essencial | MVP |
| GPIO (30 pinos) | âœ… Essencial | MVP |
| UART (2x) | âœ… Essencial | MVP |
| Timer (64-bit) | âœ… Essencial | MVP |
| USB (bÃ¡sico) | âš ï¸ Simplificado | MVP |
| DMA | â¸ï¸ Futuro | Fase 2 |
| SPI, I2C | â¸ï¸ Futuro | Fase 2 |
| PIO | â¸ï¸ Futuro | Fase 3 |

### 1.3 Arquitetura RP2040

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    RP2040 MCU                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”‚
â”‚  â”‚  Cortex-M0+   â”‚â—„â”€â”€â”€â”€â”€â”€â–ºâ”‚  Cortex-M0+   â”‚            â”‚
â”‚  â”‚    Core 0     â”‚        â”‚    Core 1     â”‚            â”‚
â”‚  â”‚   133 MHz     â”‚        â”‚   133 MHz     â”‚            â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜            â”‚
â”‚          â”‚                        â”‚                     â”‚
â”‚          â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                     â”‚
â”‚                   â”‚                                     â”‚
â”‚          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”                            â”‚
â”‚          â”‚   Bus Fabric    â”‚                            â”‚
â”‚          â”‚ (AHB-Lite/APB)  â”‚                            â”‚
â”‚          â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜                            â”‚
â”‚                   â”‚                                     â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                     â”‚
â”‚   â”‚               â”‚               â”‚                     â”‚
â”‚ â”Œâ”€â–¼â”€â”€â”  â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”             â”‚
â”‚ â”‚SRAMâ”‚  â”‚  Flash  â”‚  â”‚   GPIO   â”‚ â”‚ UART â”‚             â”‚
â”‚ â”‚264Kâ”‚  â”‚  16MB   â”‚  â”‚ 30 pinos â”‚ â”‚ x2   â”‚             â”‚
â”‚ â””â”€â”€â”€â”€â”˜  â”‚(externa)â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”˜             â”‚
â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                     â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”                   â”‚
â”‚  â”‚ SPI â”‚  â”‚ I2C â”‚  â”‚ USB â”‚  â”‚ DMA  â”‚                   â”‚
â”‚  â”‚ x2  â”‚  â”‚ x2  â”‚  â”‚1.1  â”‚  â”‚12ch  â”‚                   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”˜                   â”‚
â”‚                                                          â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                    â”‚
â”‚  â”‚     PIO (Programmable I/O)      â”‚                    â”‚
â”‚  â”‚    8 State Machines x 2         â”‚                    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2. MAPA DE MEMÃ“RIA RP2040

### 2.1 EndereÃ§os Base dos PerifÃ©ricos

| PerifÃ©rico | EndereÃ§o Base | Tamanho | Prioridade |
|------------|---------------|---------|------------|
| **ROM**    | `0x00000000` | 16KB | âœ… MVP |
| **Flash XIP** | `0x10000000` | 16MB | âœ… MVP |
| **SRAM**   | `0x20000000` | 264KB | âœ… MVP |
| **SIO**    | `0xD0000000` | 256B | âœ… MVP |
| **USB**    | `0x50100000` | 64KB | âš ï¸ MVP |
| **TIMER**  | `0x40054000` | 4KB | âœ… MVP |
| **UART0**  | `0x40034000` | 4KB | âœ… MVP |
| **UART1**  | `0x40038000` | 4KB | âœ… MVP |
| **GPIO**   | `0x40014000` | 12KB | âœ… MVP |
| **DMA**    | `0x50000000` | 4KB | â¸ï¸ Fase 2 |
| **SPI0**   | `0x4003C000` | 4KB | â¸ï¸ Fase 2 |
| **SPI1**   | `0x40040000` | 4KB | â¸ï¸ Fase 2 |
| **I2C0**   | `0x40044000` | 4KB | â¸ï¸ Fase 2 |
| **I2C1**   | `0x40048000` | 4KB | â¸ï¸ Fase 2 |
| **PIO0**   | `0x50200000` | 4KB | â¸ï¸ Fase 3 |
| **PIO1**   | `0x50300000` | 4KB | â¸ï¸ Fase 3 |

### 2.2 Registradores GPIO CrÃ­ticos

```c
// Base: 0xD0000000 (SIO - GPIO de acesso rÃ¡pido)
#define SIO_BASE        0xD0000000
#define SIO_CPUID       (SIO_BASE + 0x000)  // ID do nÃºcleo
#define SIO_GPIO_IN     (SIO_BASE + 0x004)  // Leitura de pinos
#define SIO_GPIO_OUT    (SIO_BASE + 0x010)  // Escrita de pinos
#define SIO_GPIO_OUT_SET (SIO_BASE + 0x014) // Set atÃ´mico
#define SIO_GPIO_OUT_CLR (SIO_BASE + 0x018) // Clear atÃ´mico
#define SIO_GPIO_OUT_XOR (SIO_BASE + 0x01C) // XOR atÃ´mico
#define SIO_GPIO_OE     (SIO_BASE + 0x020)  // Output enable
#define SIO_GPIO_OE_SET (SIO_BASE + 0x024)  // OE set atÃ´mico
#define SIO_GPIO_OE_CLR (SIO_BASE + 0x028)  // OE clear atÃ´mico

// Base: 0x40014000 (IO_BANK0 - ConfiguraÃ§Ã£o de pinos)
#define IO_BANK0_BASE   0x40014000
#define GPIO_STATUS(n)  (IO_BANK0_BASE + 0x00 + (n)*8)
#define GPIO_CTRL(n)    (IO_BANK0_BASE + 0x04 + (n)*8)

// MÃ¡scaras GPIO_CTRL
#define GPIO_CTRL_FUNCSEL_MASK  0x0000001F  // SeleÃ§Ã£o de funÃ§Ã£o (0-31)
#define GPIO_CTRL_OUTOVER_MASK  0x00003000  // Output override
#define GPIO_CTRL_INOVER_MASK   0x00030000  // Input override
#define GPIO_CTRL_IRQOVER_MASK  0x30000000  // IRQ override
```

### 2.3 Registradores UART

```c
// Base UART0: 0x40034000, UART1: 0x40038000
// CompatÃ­vel com PL011 (ARM)
#define UART_DR         0x000  // Data register
#define UART_RSR        0x004  // Receive status/error clear
#define UART_FR         0x018  // Flag register
#define UART_IBRD       0x024  // Integer baud rate divisor
#define UART_FBRD       0x028  // Fractional baud rate divisor
#define UART_LCR_H      0x02C  // Line control
#define UART_CR         0x030  // Control register
#define UART_IMSC       0x038  // Interrupt mask
#define UART_RIS        0x03C  // Raw interrupt status
#define UART_MIS        0x040  // Masked interrupt status
```

### 2.4 Registradores Timer

```c
// Base: 0x40054000
#define TIMER_TIMEHW    0x000  // High word (write to trigger)
#define TIMER_TIMELW    0x004  // Low word
#define TIMER_TIMEHR    0x008  // High word (read)
#define TIMER_TIMELR    0x00C  // Low word (read)
#define TIMER_ALARM0    0x010  // Alarme 0
#define TIMER_ALARM1    0x014  // Alarme 1
#define TIMER_ALARM2    0x018  // Alarme 2
#define TIMER_ALARM3    0x01C  // Alarme 3
#define TIMER_ARMED     0x020  // Alarmes armados (bitmap)
#define TIMER_TIMERAWH  0x024  // Raw high
#define TIMER_TIMERAWL  0x028  // Raw low
#define TIMER_INTE      0x038  // Interrupt enable
#define TIMER_INTF      0x03C  // Interrupt force
#define TIMER_INTS      0x040  // Interrupt status
```

---

## 3. ESTRUTURA DE ARQUIVOS QEMU

### 3.1 Arquivos a Criar no QEMU

```
qemu/
â”œâ”€â”€ hw/
â”‚   â”œâ”€â”€ arm/
â”‚   â”‚   â”œâ”€â”€ rp2040_soc.c          # âœ… SoC principal (CPU + Bus + MemÃ³ria)
â”‚   â”‚   â”œâ”€â”€ raspberrypi_pico.c    # âœ… Board Raspberry Pi Pico
â”‚   â”‚   â”œâ”€â”€ meson.build           # Build system
â”‚   â”‚   â””â”€â”€ Kconfig               # ConfiguraÃ§Ã£o
â”‚   â”‚
â”‚   â”œâ”€â”€ gpio/
â”‚   â”‚   â”œâ”€â”€ rp2040_gpio.c         # âœ… ImplementaÃ§Ã£o GPIO
â”‚   â”‚   â”œâ”€â”€ meson.build
â”‚   â”‚   â””â”€â”€ Kconfig
â”‚   â”‚
â”‚   â”œâ”€â”€ char/
â”‚   â”‚   â”œâ”€â”€ rp2040_uart.c         # âœ… UART (base PL011)
â”‚   â”‚   â”œâ”€â”€ meson.build
â”‚   â”‚   â””â”€â”€ Kconfig
â”‚   â”‚
â”‚   â”œâ”€â”€ timer/
â”‚   â”‚   â”œâ”€â”€ rp2040_timer.c        # âœ… Timer de 64-bit
â”‚   â”‚   â”œâ”€â”€ meson.build
â”‚   â”‚   â””â”€â”€ Kconfig
â”‚   â”‚
â”‚   â””â”€â”€ usb/
â”‚       â”œâ”€â”€ rp2040_usb.c          # âš ï¸ USB bÃ¡sico
â”‚       â”œâ”€â”€ meson.build
â”‚       â””â”€â”€ Kconfig
â”‚
â”œâ”€â”€ include/hw/
â”‚   â”œâ”€â”€ arm/
â”‚   â”‚   â””â”€â”€ rp2040.h              # âœ… DefiniÃ§Ãµes do SoC
â”‚   â”œâ”€â”€ gpio/
â”‚   â”‚   â””â”€â”€ rp2040_gpio.h         # DefiniÃ§Ãµes GPIO
â”‚   â”œâ”€â”€ char/
â”‚   â”‚   â””â”€â”€ rp2040_uart.h         # DefiniÃ§Ãµes UART
â”‚   â””â”€â”€ timer/
â”‚       â””â”€â”€ rp2040_timer.h        # DefiniÃ§Ãµes Timer
â”‚
â””â”€â”€ docs/
    â””â”€â”€ system/
        â””â”€â”€ arm/
            â””â”€â”€ rp2040.rst        # âœ… DocumentaÃ§Ã£o QEMU
```

### 3.2 IntegraÃ§Ã£o NeuroForge

```
neuroforge/
â”œâ”€â”€ boards/
â”‚   â””â”€â”€ raspberrypi-pico.json     # âœ… Descritor de board
â”‚
â”œâ”€â”€ firmware/
â”‚   â””â”€â”€ rp2040/
â”‚       â”œâ”€â”€ examples/
â”‚       â”‚   â”œâ”€â”€ blink/            # LED piscando
â”‚       â”‚   â”œâ”€â”€ uart_echo/        # Echo serial
â”‚       â”‚   â””â”€â”€ gpio_test/        # Testes GPIO
â”‚       â”œâ”€â”€ sdk/                  # Biblioteca bÃ¡sica
â”‚       â””â”€â”€ linker/               # Scripts de link
â”‚
â”œâ”€â”€ qemu/
â”‚   â”œâ”€â”€ patches/                  # Patches para QEMU upstream
â”‚   â”œâ”€â”€ build/                    # Scripts de compilaÃ§Ã£o
â”‚   â””â”€â”€ src/                      # Fork do QEMU (submodule)
â”‚
â””â”€â”€ docs/
    â””â”€â”€ boards/
        â”œâ”€â”€ rp2040-qemu-implementation.md  # Este documento
        â””â”€â”€ rp2040-usage.md                # Guia de uso
```

---

## 4. IMPLEMENTAÃ‡ÃƒO DETALHADA

### 4.1 SoC Principal (`rp2040_soc.c`)

**Estrutura de estado:**

```c
/* include/hw/arm/rp2040.h */
#ifndef HW_ARM_RP2040_H
#define HW_ARM_RP2040_H

#include "hw/sysbus.h"
#include "hw/arm/armv7m.h"
#include "hw/gpio/rp2040_gpio.h"
#include "hw/char/rp2040_uart.h"
#include "hw/timer/rp2040_timer.h"
#include "qom/object.h"

#define TYPE_RP2040_SOC "rp2040-soc"
OBJECT_DECLARE_SIMPLE_TYPE(RP2040State, RP2040_SOC)

#define RP2040_NUM_CPUS 2

typedef struct RP2040State {
    SysBusDevice parent_obj;

    /* NÃºcleos CPU */
    ARMv7MState cpu[RP2040_NUM_CPUS];

    /* RegiÃµes de memÃ³ria */
    MemoryRegion rom;        /* 16KB Boot ROM */
    MemoryRegion sram;       /* 264KB SRAM */
    MemoryRegion flash;      /* 16MB Flash XIP */
    MemoryRegion sio;        /* Single-cycle I/O */

    /* PerifÃ©ricos */
    RP2040GPIOState gpio;
    RP2040UARTState uart[2];
    RP2040TimerState timer;

    /* Clock */
    Clock *sysclk;
} RP2040State;

#endif /* HW_ARM_RP2040_H */
```

**ImplementaÃ§Ã£o (`hw/arm/rp2040_soc.c`):**

```c
#include "qemu/osdep.h"
#include "qapi/error.h"
#include "hw/arm/rp2040.h"
#include "hw/qdev-properties.h"
#include "hw/qdev-clock.h"
#include "hw/misc/unimp.h"

/* EndereÃ§os de memÃ³ria */
#define RP2040_ROM_BASE     0x00000000
#define RP2040_ROM_SIZE     (16 * 1024)
#define RP2040_FLASH_BASE   0x10000000
#define RP2040_FLASH_SIZE   (16 * 1024 * 1024)
#define RP2040_SRAM_BASE    0x20000000
#define RP2040_SRAM_SIZE    (264 * 1024)
#define RP2040_SIO_BASE     0xD0000000
#define RP2040_GPIO_BASE    0x40014000
#define RP2040_UART0_BASE   0x40034000
#define RP2040_UART1_BASE   0x40038000
#define RP2040_TIMER_BASE   0x40054000

/* IRQs */
#define RP2040_UART0_IRQ    20
#define RP2040_UART1_IRQ    21
#define RP2040_TIMER_IRQ_0  0
#define RP2040_TIMER_IRQ_1  1
#define RP2040_TIMER_IRQ_2  2
#define RP2040_TIMER_IRQ_3  3
#define RP2040_GPIO_IRQ_0   13
#define RP2040_GPIO_IRQ_1   14
#define RP2040_GPIO_IRQ_2   15
#define RP2040_GPIO_IRQ_3   16

static void rp2040_soc_init(Object *obj)
{
    RP2040State *s = RP2040_SOC(obj);

    /* Criar 2 nÃºcleos Cortex-M0+ */
    for (int i = 0; i < RP2040_NUM_CPUS; i++) {
        object_initialize_child(obj, g_strdup_printf("cpu%d", i),
                                &s->cpu[i], TYPE_ARMV7M);
    }

    /* PerifÃ©ricos */
    object_initialize_child(obj, "gpio", &s->gpio, TYPE_RP2040_GPIO);
    object_initialize_child(obj, "uart0", &s->uart[0], TYPE_RP2040_UART);
    object_initialize_child(obj, "uart1", &s->uart[1], TYPE_RP2040_UART);
    object_initialize_child(obj, "timer", &s->timer, TYPE_RP2040_TIMER);

    /* Clock */
    s->sysclk = qdev_init_clock_in(DEVICE(s), "sysclk", NULL, NULL, 0);
}

static void rp2040_soc_realize(DeviceState *dev, Error **errp)
{
    RP2040State *s = RP2040_SOC(dev);
    MemoryRegion *system_memory = get_system_memory();

    /* 1. Criar memÃ³rias */
    memory_region_init_rom(&s->rom, OBJECT(dev), "rp2040.rom",
                           RP2040_ROM_SIZE, errp);
    memory_region_add_subregion(system_memory, RP2040_ROM_BASE, &s->rom);

    memory_region_init_ram(&s->sram, OBJECT(dev), "rp2040.sram",
                           RP2040_SRAM_SIZE, errp);
    memory_region_add_subregion(system_memory, RP2040_SRAM_BASE, &s->sram);

    memory_region_init_ram(&s->flash, OBJECT(dev), "rp2040.flash",
                           RP2040_FLASH_SIZE, errp);
    memory_region_add_subregion(system_memory, RP2040_FLASH_BASE, &s->flash);

    /* 2. Inicializar CPUs */
    for (int i = 0; i < RP2040_NUM_CPUS; i++) {
        DeviceState *cpudev = DEVICE(&s->cpu[i]);
        
        qdev_prop_set_string(cpudev, "cpu-type", ARM_CPU_TYPE_NAME("cortex-m0plus"));
        qdev_prop_set_uint32(cpudev, "num-irq", 32);
        qdev_connect_clock_in(cpudev, "cpuclk", s->sysclk);
        
        if (!sysbus_realize(SYS_BUS_DEVICE(cpudev), errp)) {
            return;
        }
    }

    /* 3. Criar perifÃ©ricos */
    /* GPIO */
    if (!sysbus_realize(SYS_BUS_DEVICE(&s->gpio), errp)) {
        return;
    }
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->gpio), 0, RP2040_GPIO_BASE);
    sysbus_connect_irq(SYS_BUS_DEVICE(&s->gpio), 0,
                       qdev_get_gpio_in(DEVICE(&s->cpu[0]), RP2040_GPIO_IRQ_0));

    /* UART0 e UART1 */
    for (int i = 0; i < 2; i++) {
        if (!sysbus_realize(SYS_BUS_DEVICE(&s->uart[i]), errp)) {
            return;
        }
        sysbus_mmio_map(SYS_BUS_DEVICE(&s->uart[i]), 0,
                        i == 0 ? RP2040_UART0_BASE : RP2040_UART1_BASE);
        sysbus_connect_irq(SYS_BUS_DEVICE(&s->uart[i]), 0,
                           qdev_get_gpio_in(DEVICE(&s->cpu[0]),
                                            i == 0 ? RP2040_UART0_IRQ : RP2040_UART1_IRQ));
    }

    /* Timer */
    if (!sysbus_realize(SYS_BUS_DEVICE(&s->timer), errp)) {
        return;
    }
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->timer), 0, RP2040_TIMER_BASE);
    for (int i = 0; i < 4; i++) {
        sysbus_connect_irq(SYS_BUS_DEVICE(&s->timer), i,
                           qdev_get_gpio_in(DEVICE(&s->cpu[0]),
                                            RP2040_TIMER_IRQ_0 + i));
    }

    /* Criar SIO (stub por enquanto) */
    create_unimplemented_device("rp2040.sio", RP2040_SIO_BASE, 0x100);
}

static void rp2040_soc_class_init(ObjectClass *klass, void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);
    dc->realize = rp2040_soc_realize;
}

static const TypeInfo rp2040_soc_info = {
    .name          = TYPE_RP2040_SOC,
    .parent        = TYPE_SYS_BUS_DEVICE,
    .instance_size = sizeof(RP2040State),
    .instance_init = rp2040_soc_init,
    .class_init    = rp2040_soc_class_init,
};

static void rp2040_soc_register_types(void)
{
    type_register_static(&rp2040_soc_info);
}

type_init(rp2040_soc_register_types)
```

### 4.2 Board Raspberry Pi Pico (`raspberrypi_pico.c`)

```c
#include "qemu/osdep.h"
#include "qapi/error.h"
#include "hw/boards.h"
#include "hw/arm/rp2040.h"
#include "hw/arm/boot.h"
#include "hw/loader.h"

#define PICO_FLASH_SIZE (2 * 1024 * 1024)  /* 2MB Flash na placa */

static void raspberrypi_pico_init(MachineState *machine)
{
    RP2040State *soc;
    DeviceState *soc_dev;
    Clock *sysclk;

    /* Clock do sistema (133 MHz) */
    sysclk = clock_new(OBJECT(machine), "sysclk");
    clock_set_hz(sysclk, 133000000);

    /* Criar SoC */
    soc_dev = qdev_new(TYPE_RP2040_SOC);
    soc = RP2040_SOC(soc_dev);
    qdev_connect_clock_in(soc_dev, "sysclk", sysclk);
    sysbus_realize_and_unref(SYS_BUS_DEVICE(soc_dev), &error_fatal);

    /* Carregar firmware */
    if (machine->kernel_filename) {
        if (!load_elf(machine->kernel_filename, NULL, NULL, NULL,
                      NULL, NULL, NULL, NULL, 0, EM_ARM, 1, 0)) {
            if (!load_image_targphys(machine->kernel_filename,
                                     0x10000000, PICO_FLASH_SIZE)) {
                error_report("Could not load kernel '%s'",
                             machine->kernel_filename);
                exit(1);
            }
        }
    }
}

static void raspberrypi_pico_machine_class_init(ObjectClass *oc, void *data)
{
    MachineClass *mc = MACHINE_CLASS(oc);
    mc->desc = "Raspberry Pi Pico (RP2040)";
    mc->init = raspberrypi_pico_init;
    mc->default_cpus = 2;
    mc->min_cpus = 1;
    mc->max_cpus = 2;
    mc->default_ram_size = 264 * 1024;  /* 264KB SRAM */
}

static const TypeInfo raspberrypi_pico_machine_type = {
    .name       = MACHINE_TYPE_NAME("raspberrypi-pico"),
    .parent     = TYPE_MACHINE,
    .class_init = raspberrypi_pico_machine_class_init,
};

static void raspberrypi_pico_machine_register_types(void)
{
    type_register_static(&raspberrypi_pico_machine_type);
}

type_init(raspberrypi_pico_machine_register_types)
```

### 4.3 GPIO (`rp2040_gpio.c`)

**Header (`include/hw/gpio/rp2040_gpio.h`):**

```c
#ifndef HW_GPIO_RP2040_GPIO_H
#define HW_GPIO_RP2040_GPIO_H

#include "hw/sysbus.h"
#include "qom/object.h"

#define TYPE_RP2040_GPIO "rp2040-gpio"
OBJECT_DECLARE_SIMPLE_TYPE(RP2040GPIOState, RP2040_GPIO)

#define RP2040_NUM_GPIOS 30

typedef struct RP2040GPIOState {
    SysBusDevice parent_obj;

    MemoryRegion iomem;

    /* Registradores SIO (acesso rÃ¡pido) */
    uint32_t gpio_in;      /* Valor atual dos pinos */
    uint32_t gpio_out;     /* Valor de saÃ­da */
    uint32_t gpio_oe;      /* Output enable */

    /* Registradores IO_BANK0 (configuraÃ§Ã£o) */
    struct {
        uint32_t status;   /* Status do pino */
        uint32_t ctrl;     /* Controle (funÃ§Ã£o, pulls) */
    } gpio[RP2040_NUM_GPIOS];

    /* InterrupÃ§Ãµes */
    qemu_irq irq[4];  /* 4 canais de IRQ */

    /* Pinos externos */
    qemu_irq pins_out[RP2040_NUM_GPIOS];
} RP2040GPIOState;

#endif
```

**ImplementaÃ§Ã£o (`hw/gpio/rp2040_gpio.c`):**

```c
#include "qemu/osdep.h"
#include "hw/gpio/rp2040_gpio.h"
#include "hw/irq.h"
#include "hw/qdev-properties.h"
#include "migration/vmstate.h"
#include "qemu/log.h"

/* Offsets SIO */
#define SIO_GPIO_IN         0x004
#define SIO_GPIO_OUT        0x010
#define SIO_GPIO_OUT_SET    0x014
#define SIO_GPIO_OUT_CLR    0x018
#define SIO_GPIO_OUT_XOR    0x01C
#define SIO_GPIO_OE         0x020
#define SIO_GPIO_OE_SET     0x024
#define SIO_GPIO_OE_CLR     0x028
#define SIO_GPIO_OE_XOR     0x02C

/* Offsets IO_BANK0 */
#define IO_BANK0_GPIO_STATUS(n)  (0x000 + (n)*8)
#define IO_BANK0_GPIO_CTRL(n)    (0x004 + (n)*8)

static void rp2040_gpio_update_outputs(RP2040GPIOState *s)
{
    for (int i = 0; i < RP2040_NUM_GPIOS; i++) {
        if (s->gpio_oe & (1 << i)) {
            /* Pino em modo saÃ­da */
            int value = (s->gpio_out >> i) & 1;
            qemu_set_irq(s->pins_out[i], value);
        }
    }
}

static uint64_t rp2040_gpio_read(void *opaque, hwaddr offset, unsigned size)
{
    RP2040GPIOState *s = RP2040_GPIO(opaque);

    switch (offset) {
    case SIO_GPIO_IN:
        return s->gpio_in;
    case SIO_GPIO_OUT:
        return s->gpio_out;
    case SIO_GPIO_OE:
        return s->gpio_oe;
    default:
        if (offset >= 0x1000 && offset < 0x1000 + RP2040_NUM_GPIOS * 8) {
            /* IO_BANK0 area */
            int gpio_num = (offset - 0x1000) / 8;
            int reg = (offset - 0x1000) % 8;
            if (reg == 0) {
                return s->gpio[gpio_num].status;
            } else if (reg == 4) {
                return s->gpio[gpio_num].ctrl;
            }
        }
        qemu_log_mask(LOG_GUEST_ERROR,
                      "RP2040 GPIO: invalid read offset 0x%" HWADDR_PRIx "\n",
                      offset);
        return 0;
    }
}

static void rp2040_gpio_write(void *opaque, hwaddr offset,
                              uint64_t value, unsigned size)
{
    RP2040GPIOState *s = RP2040_GPIO(opaque);

    switch (offset) {
    case SIO_GPIO_OUT:
        s->gpio_out = value & ((1 << RP2040_NUM_GPIOS) - 1);
        rp2040_gpio_update_outputs(s);
        break;
    case SIO_GPIO_OUT_SET:
        s->gpio_out |= value & ((1 << RP2040_NUM_GPIOS) - 1);
        rp2040_gpio_update_outputs(s);
        break;
    case SIO_GPIO_OUT_CLR:
        s->gpio_out &= ~(value & ((1 << RP2040_NUM_GPIOS) - 1));
        rp2040_gpio_update_outputs(s);
        break;
    case SIO_GPIO_OUT_XOR:
        s->gpio_out ^= value & ((1 << RP2040_NUM_GPIOS) - 1);
        rp2040_gpio_update_outputs(s);
        break;
    case SIO_GPIO_OE:
        s->gpio_oe = value & ((1 << RP2040_NUM_GPIOS) - 1);
        rp2040_gpio_update_outputs(s);
        break;
    case SIO_GPIO_OE_SET:
        s->gpio_oe |= value & ((1 << RP2040_NUM_GPIOS) - 1);
        rp2040_gpio_update_outputs(s);
        break;
    case SIO_GPIO_OE_CLR:
        s->gpio_oe &= ~(value & ((1 << RP2040_NUM_GPIOS) - 1));
        rp2040_gpio_update_outputs(s);
        break;
    default:
        if (offset >= 0x1000 && offset < 0x1000 + RP2040_NUM_GPIOS * 8) {
            /* IO_BANK0 area */
            int gpio_num = (offset - 0x1000) / 8;
            int reg = (offset - 0x1000) % 8;
            if (reg == 0) {
                s->gpio[gpio_num].status = value;
            } else if (reg == 4) {
                s->gpio[gpio_num].ctrl = value;
            }
            break;
        }
        qemu_log_mask(LOG_GUEST_ERROR,
                      "RP2040 GPIO: invalid write offset 0x%" HWADDR_PRIx
                      " value 0x%" PRIx64 "\n", offset, value);
    }
}

static const MemoryRegionOps rp2040_gpio_ops = {
    .read = rp2040_gpio_read,
    .write = rp2040_gpio_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
    .impl = {
        .min_access_size = 4,
        .max_access_size = 4,
    },
};

static void rp2040_gpio_init(Object *obj)
{
    RP2040GPIOState *s = RP2040_GPIO(obj);
    SysBusDevice *sbd = SYS_BUS_DEVICE(obj);

    memory_region_init_io(&s->iomem, obj, &rp2040_gpio_ops, s,
                          "rp2040-gpio", 0x2000);
    sysbus_init_mmio(sbd, &s->iomem);

    /* IRQs */
    for (int i = 0; i < 4; i++) {
        sysbus_init_irq(sbd, &s->irq[i]);
    }

    /* Pinos de saÃ­da */
    qdev_init_gpio_out(DEVICE(obj), s->pins_out, RP2040_NUM_GPIOS);
}

static const VMStateDescription vmstate_rp2040_gpio = {
    .name = "rp2040-gpio",
    .version_id = 1,
    .minimum_version_id = 1,
    .fields = (VMStateField[]) {
        VMSTATE_UINT32(gpio_in, RP2040GPIOState),
        VMSTATE_UINT32(gpio_out, RP2040GPIOState),
        VMSTATE_UINT32(gpio_oe, RP2040GPIOState),
        VMSTATE_END_OF_LIST()
    }
};

static void rp2040_gpio_class_init(ObjectClass *klass, void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);
    dc->vmsd = &vmstate_rp2040_gpio;
}

static const TypeInfo rp2040_gpio_info = {
    .name          = TYPE_RP2040_GPIO,
    .parent        = TYPE_SYS_BUS_DEVICE,
    .instance_size = sizeof(RP2040GPIOState),
    .instance_init = rp2040_gpio_init,
    .class_init    = rp2040_gpio_class_init,
};

static void rp2040_gpio_register_types(void)
{
    type_register_static(&rp2040_gpio_info);
}

type_init(rp2040_gpio_register_types)
```

### 4.4 UART (Skeleton - baseado em PL011)

**Nota:** UART serÃ¡ baseado no PL011 existente com adaptaÃ§Ãµes mÃ­nimas.

```c
/* include/hw/char/rp2040_uart.h */
#ifndef HW_CHAR_RP2040_UART_H
#define HW_CHAR_RP2040_UART_H

#include "hw/sysbus.h"
#include "chardev/char-fe.h"
#include "qom/object.h"

#define TYPE_RP2040_UART "rp2040-uart"
OBJECT_DECLARE_SIMPLE_TYPE(RP2040UARTState, RP2040_UART)

typedef struct RP2040UARTState {
    SysBusDevice parent_obj;

    MemoryRegion iomem;
    CharBackend chr;
    qemu_irq irq;

    /* Registradores PL011-compatÃ­veis */
    uint32_t dr;
    uint32_t rsr;
    uint32_t fr;
    uint32_t ibrd;
    uint32_t fbrd;
    uint32_t lcr_h;
    uint32_t cr;
    uint32_t imsc;
    uint32_t ris;
    uint32_t mis;
} RP2040UARTState;

#endif
```

### 4.5 Timer (Skeleton)

```c
/* include/hw/timer/rp2040_timer.h */
#ifndef HW_TIMER_RP2040_TIMER_H
#define HW_TIMER_RP2040_TIMER_H

#include "hw/sysbus.h"
#include "qom/object.h"

#define TYPE_RP2040_TIMER "rp2040-timer"
OBJECT_DECLARE_SIMPLE_TYPE(RP2040TimerState, RP2040_TIMER)

typedef struct RP2040TimerState {
    SysBusDevice parent_obj;

    MemoryRegion iomem;
    QEMUTimer *timer;

    /* Timer de 64-bit @ 1MHz */
    uint64_t timeraw;

    /* 4 alarmes */
    struct {
        uint32_t alarm_value;
        bool armed;
        qemu_irq irq;
    } alarms[4];

    uint32_t armed;  /* Bitmap de alarmes armados */
    uint32_t inte;   /* Interrupt enable */
    uint32_t intf;   /* Interrupt force */
    uint32_t ints;   /* Interrupt status */
} RP2040TimerState;

#endif
```

---

## 5. INTEGRAÃ‡ÃƒO NEUROFORGE

### 5.1 Descritor de Board (`boards/raspberrypi-pico.json`)

```json
{
  "board": {
    "id": "raspberrypi-pico",
    "name": "Raspberry Pi Pico",
    "manufacturer": "Raspberry Pi Foundation",
    "url": "https://www.raspberrypi.com/products/raspberry-pi-pico/",
    "documentation": "https://datasheets.raspberrypi.com/pico/pico-datasheet.pdf",
    "mcu": {
      "model": "RP2040",
      "architecture": "ARM Cortex-M0+",
      "cores": 2,
      "clock_speed_mhz": 133,
      "flash_size_kb": 2048,
      "sram_size_kb": 264,
      "datasheet": "https://datasheets.raspberrypi.com/rp2040/rp2040-datasheet.pdf"
    }
  },
  "qemu": {
    "machine": "raspberrypi-pico",
    "cpu": "cortex-m0plus",
    "memory": {
      "rom": {
        "address": "0x00000000",
        "size": "16K"
      },
      "flash": {
        "address": "0x10000000",
        "size": "2M"
      },
      "sram": {
        "address": "0x20000000",
        "size": "264K"
      }
    },
    "peripherals": {
      "uart": [
        {
          "id": 0,
          "address": "0x40034000",
          "irq": 20
        },
        {
          "id": 1,
          "address": "0x40038000",
          "irq": 21
        }
      ],
      "gpio": {
        "count": 30,
        "sio_address": "0xD0000000",
        "io_bank0_address": "0x40014000",
        "irqs": [13, 14, 15, 16]
      },
      "timer": {
        "address": "0x40054000",
        "alarms": 4,
        "irqs": [0, 1, 2, 3]
      }
    }
  },
  "serial_gpio_protocol": {
    "enabled": true,
    "uart_id": 0,
    "baud_rate": 115200,
    "protocol_version": "1.0"
  },
  "pinout": {
    "led": 25,
    "uart0_tx": 0,
    "uart0_rx": 1,
    "uart1_tx": 4,
    "uart1_rx": 5
  }
}
```

### 5.2 Comando de ExecuÃ§Ã£o NeuroForge

```bash
# Executar firmware no Pico virtual
neuroforge run \
  --board raspberrypi-pico \
  --firmware firmware/rp2040/examples/blink/blink.elf \
  --serial-gpio /dev/ttyUSB0 \
  --monitor \
  --debug
```

**Equivalente QEMU direto:**
```bash
qemu-system-arm \
  -M raspberrypi-pico \
  -kernel blink.elf \
  -serial stdio \
  -serial /dev/ttyUSB0 \
  -nographic \
  -d guest_errors
```

---

## 6. CRONOGRAMA DE IMPLEMENTAÃ‡ÃƒO

### **Semana 1-2: Infraestrutura Base**

| Dia | Tarefa | Arquivos | Status |
|-----|--------|----------|--------|
| 1-2 | Estrutura SoC (`rp2040_soc.c`) | `hw/arm/rp2040_soc.c`, `include/hw/arm/rp2040.h` | ğŸŸ¡ Pendente |
| 2-3 | MemÃ³rias (ROM, SRAM, Flash) | Dentro de `rp2040_soc.c` | ğŸŸ¡ Pendente |
| 3-4 | Dual-core Cortex-M0+ | `rp2040_soc.c` (init CPUs) | ğŸŸ¡ Pendente |
| 4-5 | Board Pico (`raspberrypi_pico.c`) | `hw/arm/raspberrypi_pico.c` | ğŸŸ¡ Pendente |
| 5 | Build system (meson/Kconfig) | `hw/arm/meson.build`, `hw/arm/Kconfig` | ğŸŸ¡ Pendente |
| 5 | Teste: compilaÃ§Ã£o QEMU | - | ğŸŸ¡ Pendente |

**CritÃ©rio de sucesso:**
```bash
qemu-system-arm -M raspberrypi-pico -kernel test.elf
# Deve iniciar sem crash (mesmo que nÃ£o execute nada)
```

### **Semana 2-3: GPIO**

| Dia | Tarefa | Arquivos | Status |
|-----|--------|----------|--------|
| 6-7 | GPIO skeleton (`rp2040_gpio.c`) | `hw/gpio/rp2040_gpio.c`, `include/hw/gpio/rp2040_gpio.h` | ğŸŸ¡ Pendente |
| 7-8 | Registradores SIO (read/write) | `rp2040_gpio.c` | ğŸŸ¡ Pendente |
| 8-9 | IO_BANK0 (configuraÃ§Ã£o pinos) | `rp2040_gpio.c` | ğŸŸ¡ Pendente |
| 9-10 | IRQs de GPIO | `rp2040_gpio.c` | ğŸŸ¡ Pendente |
| 10 | Integrar ao SoC | `rp2040_soc.c` | ğŸŸ¡ Pendente |
| 10-11 | Teste: LED blink firmware | `firmware/rp2040/examples/blink/` | ğŸŸ¡ Pendente |

**CritÃ©rio de sucesso:**
```c
// Firmware seta GPIO25 (LED onboard)
gpio_init(25);
gpio_set_dir(25, GPIO_OUT);
gpio_put(25, 1);
// Verificar no monitor GPIO
```

### **Semana 3-4: UART + Timer**

| Dia | Tarefa | Arquivos | Status |
|-----|--------|----------|--------|
| 11-12 | UART skeleton (`rp2040_uart.c`) | `hw/char/rp2040_uart.c`, `include/hw/char/rp2040_uart.h` | ğŸŸ¡ Pendente |
| 12-13 | Registradores PL011 | `rp2040_uart.c` | ğŸŸ¡ Pendente |
| 13 | FIFOs TX/RX | `rp2040_uart.c` | ğŸŸ¡ Pendente |
| 13 | Integrar UART0/UART1 ao SoC | `rp2040_soc.c` | ğŸŸ¡ Pendente |
| 14 | Teste: UART echo | `firmware/rp2040/examples/uart_echo/` | ğŸŸ¡ Pendente |
| 15-16 | Timer skeleton (`rp2040_timer.c`) | `hw/timer/rp2040_timer.c`, `include/hw/timer/rp2040_timer.h` | ğŸŸ¡ Pendente |
| 16-17 | Timer de 64-bit @ 1MHz | `rp2040_timer.c` | ğŸŸ¡ Pendente |
| 17-18 | 4 alarmes comparadores | `rp2040_timer.c` | ğŸŸ¡ Pendente |
| 18 | Integrar ao SoC | `rp2040_soc.c` | ğŸŸ¡ Pendente |
| 18-19 | Teste: delays precisos | `firmware/rp2040/examples/timer_test/` | ğŸŸ¡ Pendente |

**CritÃ©rio de sucesso UART:**
```bash
echo "HELLO" > /dev/ttyUSB1
# Deve ecoar "HELLO" de volta
```

**CritÃ©rio de sucesso Timer:**
```c
// Firmware cria delay de 1 segundo
sleep_ms(1000);
// Verificar timing real â‰ˆ 1000ms (Â±5%)
```

### **Semana 4-5: USB BÃ¡sico + IntegraÃ§Ã£o NeuroForge**

| Dia | Tarefa | Arquivos | Status |
|-----|--------|----------|--------|
| 19-21 | USB stub (detecÃ§Ã£o bÃ¡sica) | `hw/usb/rp2040_usb.c` | ğŸŸ¡ Pendente |
| 21 | Board descriptor JSON | `boards/raspberrypi-pico.json` | ğŸŸ¡ Pendente |
| 22 | Adaptar CLI NeuroForge | `src/cli/boards.ts` | ğŸŸ¡ Pendente |
| 22-23 | DocumentaÃ§Ã£o usuÃ¡rio | `docs/boards/rp2040-usage.md` | ğŸŸ¡ Pendente |
| 23-24 | Firmware de exemplo (blink, echo, gpio) | `firmware/rp2040/examples/` | ğŸŸ¡ Pendente |
| 24-25 | Testes de integraÃ§Ã£o | `tests/qemu/test_rp2040.py` | ğŸŸ¡ Pendente |

**CritÃ©rio de sucesso integraÃ§Ã£o:**
```bash
neuroforge list-boards
# Deve mostrar "raspberrypi-pico"

neuroforge run --board raspberrypi-pico --firmware blink.elf
# Deve executar sem erros
```

---

## 7. TESTES E VALIDAÃ‡ÃƒO

### 7.1 Suite de Testes Python

```python
# tests/qemu/test_rp2040.py
import pytest
import time
from neuroforge.qemu import QEMUInstance
from neuroforge.serial import SerialGPIOMonitor

class TestRP2040:
    def test_boot_rom(self):
        """Verifica que ROM inicia corretamente"""
        qemu = QEMUInstance(
            board="raspberrypi-pico",
            firmware="firmware/rp2040/tests/boot_test.elf"
        )
        assert qemu.start()
        assert qemu.wait_for_boot(timeout=5.0)
        qemu.stop()

    def test_dual_core(self):
        """Verifica que 2 nÃºcleos sÃ£o criados"""
        qemu = QEMUInstance(board="raspberrypi-pico")
        info = qemu.get_machine_info()
        assert info["cpus"] == 2

    def test_gpio_write_read(self):
        """Testa escrita e leitura de GPIO"""
        qemu = QEMUInstance(
            board="raspberrypi-pico",
            firmware="firmware/rp2040/tests/gpio_test.elf"
        )
        gpio_monitor = SerialGPIOMonitor("/dev/ttyUSB0")

        qemu.start()
        time.sleep(1)

        # Firmware deve setar GPIO25
        assert gpio_monitor.read_pin(25) == 1

        # Firmware deve clear GPIO25
        time.sleep(1)
        assert gpio_monitor.read_pin(25) == 0

        qemu.stop()

    def test_gpio_atomic_operations(self):
        """Testa operaÃ§Ãµes atÃ´micas (SET/CLR/XOR)"""
        qemu = QEMUInstance(
            board="raspberrypi-pico",
            firmware="firmware/rp2040/tests/gpio_atomic.elf"
        )
        gpio_monitor = SerialGPIOMonitor("/dev/ttyUSB0")

        qemu.start()

        # Testa GPIO_OUT_SET
        time.sleep(0.5)
        assert gpio_monitor.read_pins() & (1 << 10) != 0  # GPIO10 set

        # Testa GPIO_OUT_CLR
        time.sleep(0.5)
        assert gpio_monitor.read_pins() & (1 << 10) == 0  # GPIO10 clear

        # Testa GPIO_OUT_XOR
        time.sleep(0.5)
        assert gpio_monitor.read_pins() & (1 << 10) != 0  # GPIO10 toggle

        qemu.stop()

    def test_uart_echo(self):
        """Testa comunicaÃ§Ã£o UART"""
        qemu = QEMUInstance(
            board="raspberrypi-pico",
            firmware="firmware/rp2040/tests/uart_echo.elf",
            serial_port="/dev/ttyUSB1"
        )

        qemu.start()
        time.sleep(1)

        # Conectar Ã  serial
        import serial
        ser = serial.Serial("/dev/ttyUSB1", 115200, timeout=1)

        # Enviar dados
        test_str = b"HELLO WORLD\n"
        ser.write(test_str)

        # Receber echo
        received = ser.read(len(test_str))
        assert received == test_str

        ser.close()
        qemu.stop()

    def test_timer_accuracy(self):
        """Testa precisÃ£o do timer de 1MHz"""
        qemu = QEMUInstance(
            board="raspberrypi-pico",
            firmware="firmware/rp2040/tests/timer_test.elf"
        )
        gpio_monitor = SerialGPIOMonitor("/dev/ttyUSB0")

        qemu.start()

        # Firmware: toggle GPIO a cada 1 segundo exato
        start_time = time.time()
        initial_state = gpio_monitor.read_pin(20)

        # Aguardar 10 toggles (10 segundos)
        toggles = 0
        last_state = initial_state
        while toggles < 10:
            current_state = gpio_monitor.read_pin(20)
            if current_state != last_state:
                toggles += 1
                last_state = current_state
            time.sleep(0.01)

        elapsed = time.time() - start_time

        # Deve ser ~10 segundos (Â±5% = 9.5-10.5s)
        assert 9.5 <= elapsed <= 10.5

        qemu.stop()

    def test_timer_alarms(self):
        """Testa 4 alarmes do timer"""
        qemu = QEMUInstance(
            board="raspberrypi-pico",
            firmware="firmware/rp2040/tests/timer_alarms.elf"
        )
        gpio_monitor = SerialGPIOMonitor("/dev/ttyUSB0")

        qemu.start()
        time.sleep(1)

        # Firmware configura 4 alarmes em GPIOs diferentes
        # Alarme 0 -> GPIO20 apÃ³s 1s
        # Alarme 1 -> GPIO21 apÃ³s 2s
        # Alarme 2 -> GPIO22 apÃ³s 3s
        # Alarme 3 -> GPIO23 apÃ³s 4s

        time.sleep(1.5)
        assert gpio_monitor.read_pin(20) == 1
        assert gpio_monitor.read_pin(21) == 0

        time.sleep(1)
        assert gpio_monitor.read_pin(21) == 1
        assert gpio_monitor.read_pin(22) == 0

        time.sleep(1)
        assert gpio_monitor.read_pin(22) == 1
        assert gpio_monitor.read_pin(23) == 0

        time.sleep(1)
        assert gpio_monitor.read_pin(23) == 1

        qemu.stop()
```

### 7.2 Firmware de Teste: LED Blink

```c
// firmware/rp2040/examples/blink/main.c
#include <stdint.h>

// EndereÃ§os de memÃ³ria GPIO
#define SIO_BASE        0xD0000000
#define SIO_GPIO_OUT    (*(volatile uint32_t*)(SIO_BASE + 0x010))
#define SIO_GPIO_OE     (*(volatile uint32_t*)(SIO_BASE + 0x020))

#define LED_PIN 25

void delay_ms(uint32_t ms) {
    // Delay simples (assume clock de 133MHz)
    for (volatile uint32_t i = 0; i < ms * 133000 / 10; i++);
}

int main(void) {
    // Configurar GPIO25 como saÃ­da
    SIO_GPIO_OE |= (1 << LED_PIN);

    while (1) {
        // Ligar LED
        SIO_GPIO_OUT |= (1 << LED_PIN);
        delay_ms(500);

        // Desligar LED
        SIO_GPIO_OUT &= ~(1 << LED_PIN);
        delay_ms(500);
    }

    return 0;
}
```

**Linker script (`link.ld`):**
```ld
MEMORY
{
    FLASH (rx)  : ORIGIN = 0x10000000, LENGTH = 2M
    SRAM (rwx)  : ORIGIN = 0x20000000, LENGTH = 264K
}

SECTIONS
{
    .text : {
        KEEP(*(.vector_table))
        *(.text*)
        *(.rodata*)
    } > FLASH

    .data : {
        *(.data*)
    } > SRAM AT > FLASH

    .bss : {
        *(.bss*)
        *(COMMON)
    } > SRAM
}
```

**Makefile:**
```makefile
CC = arm-none-eabi-gcc
OBJCOPY = arm-none-eabi-objcopy

CFLAGS = -mcpu=cortex-m0plus -mthumb -O2 -g
LDFLAGS = -T link.ld -nostdlib -nostartfiles

all: blink.elf blink.bin

blink.elf: main.c startup.s
	$(CC) $(CFLAGS) $(LDFLAGS) -o $@ $^

blink.bin: blink.elf
	$(OBJCOPY) -O binary $< $@

clean:
	rm -f *.elf *.bin *.o
```

### 7.3 Firmware de Teste: UART Echo

```c
// firmware/rp2040/examples/uart_echo/main.c
#include <stdint.h>

// EndereÃ§os UART0
#define UART0_BASE      0x40034000
#define UART0_DR        (*(volatile uint32_t*)(UART0_BASE + 0x000))
#define UART0_FR        (*(volatile uint32_t*)(UART0_BASE + 0x018))
#define UART0_IBRD      (*(volatile uint32_t*)(UART0_BASE + 0x024))
#define UART0_FBRD      (*(volatile uint32_t*)(UART0_BASE + 0x028))
#define UART0_LCR_H     (*(volatile uint32_t*)(UART0_BASE + 0x02C))
#define UART0_CR        (*(volatile uint32_t*)(UART0_BASE + 0x030))

// Flag register bits
#define UART_FR_RXFE    (1 << 4)  // RX FIFO empty
#define UART_FR_TXFF    (1 << 5)  // TX FIFO full

void uart_init(uint32_t baud_rate) {
    // Configurar baud rate (assume 133MHz clock)
    // Divisor = (133000000 / (16 * baud_rate))
    uint32_t divisor = 133000000 / (16 * baud_rate);
    UART0_IBRD = divisor;
    UART0_FBRD = 0;

    // 8 bits, sem paridade, 1 stop bit
    UART0_LCR_H = (3 << 5);  // 8-bit word length

    // Habilitar UART, TX e RX
    UART0_CR = (1 << 0) | (1 << 8) | (1 << 9);
}

void uart_putc(char c) {
    while (UART0_FR & UART_FR_TXFF);  // Aguardar TX FIFO ter espaÃ§o
    UART0_DR = c;
}

char uart_getc(void) {
    while (UART0_FR & UART_FR_RXFE);  // Aguardar RX FIFO ter dados
    return UART0_DR & 0xFF;
}

int main(void) {
    uart_init(115200);

    while (1) {
        char c = uart_getc();
        uart_putc(c);  // Echo
    }

    return 0;
}
```

---

## 8. DIFERENÃ‡AS RP2040 VS QEMU PADRÃƒO

### 8.1 Desafios Ãšnicos do RP2040

| CaracterÃ­stica | RP2040 Real | SoluÃ§Ã£o QEMU MVP |
|----------------|-------------|------------------|
| **Dual-core SMP** | 2x Cortex-M0+ independentes com spinlocks | Usar ARMv7M existente (suporte nativo QEMU) |
| **PIO** | 8 state machines programÃ¡veis por bloco (2 blocos) | â¸ï¸ Fase 3: emular como perifÃ©rico customizado |
| **OperaÃ§Ãµes atÃ´micas** | Registradores SET/CLR/XOR (+0x1000, +0x2000, +0x3000) | Implementar via offsets mÃ¡gicos no `rp2040_gpio_write()` |
| **Flash XIP** | ExecuÃ§Ã£o direta da flash externa via cache | Memory-mapped ROM simples (suficiente para MVP) |
| **SIO** | GPIO ultra-rÃ¡pido (single-cycle) | Acesso direto via registradores @ 0xD0000000 |
| **USB Device** | USB 1.1 Full-speed (12 Mbps) | âš ï¸ Stub bÃ¡sico (detecÃ§Ã£o apenas) |
| **DMA** | 12 canais independentes | â¸ï¸ Fase 2 |
| **Interpolator** | Hardware para operaÃ§Ãµes matemÃ¡ticas | â¸ï¸ Futuro (nÃ£o essencial) |
| **Clock Trees** | 6 clocks independentes configurÃ¡veis | Simplificar: sysclk Ãºnico @ 133MHz |

### 8.2 LimitaÃ§Ãµes AceitÃ¡veis para MVP

âŒ **NÃƒO implementado inicialmente:**
- DMA (12 canais)
- PIO (state machines)
- SPI (2 instÃ¢ncias)
- I2C (2 instÃ¢ncias)
- Watchdog Timer
- RTC
- ADC (4 canais)
- PWM (8 slices)
- Interpolator
- Clock configurÃ¡vel
- Voltage regulator control
- Crystal oscillator emulation

âœ… **Suficiente para:**
- 80% dos tutoriais bÃ¡sicos RP2040
- GPIO digital (leitura/escrita)
- ComunicaÃ§Ã£o serial (UART)
- Delays e timers
- Dual-core bÃ¡sico
- Debug via GDB
- IntegraÃ§Ã£o NeuroForge

---

## 9. REFERÃŠNCIAS TÃ‰CNICAS

### 9.1 DocumentaÃ§Ã£o RP2040

1. **[RP2040 Datasheet](https://datasheets.raspberrypi.com/rp2040/rp2040-datasheet.pdf)**  
   Documento oficial completo (646 pÃ¡ginas) com todos os perifÃ©ricos.

2. **[Raspberry Pi Pico Datasheet](https://datasheets.raspberrypi.com/pico/pico-datasheet.pdf)**  
   EspecificaÃ§Ãµes da placa Pico (pinout, esquemÃ¡tico).

3. **[Pico SDK](https://github.com/raspberrypi/pico-sdk)**  
   SDK oficial C/C++ da Raspberry Pi Foundation.

4. **[Getting Started with Raspberry Pi Pico](https://datasheets.raspberrypi.com/pico/getting-started-with-pico.pdf)**  
   Tutorial oficial para iniciantes.

### 9.2 QEMU Internals

5. **[QEMU Documentation](https://www.qemu.org/docs/master/)**  
   DocumentaÃ§Ã£o oficial do QEMU.

6. **[QEMU Object Model (QOM)](https://www.qemu.org/docs/master/devel/qom.html)**  
   Sistema de objetos do QEMU.

7. **[ARM System Emulation](https://www.qemu.org/docs/master/system/arm/overview.html)**  
   VisÃ£o geral da emulaÃ§Ã£o ARM no QEMU.

8. **[QEMU Device Emulation Guide](https://www.qemu.org/docs/master/devel/index-build.html)**  
   Guia para desenvolver novos dispositivos.

### 9.3 ImplementaÃ§Ãµes de ReferÃªncia

9. **[STM32 QEMU Implementation](https://github.com/qemu/qemu/tree/master/hw/arm)**  
   Exemplo de microcontrolador ARM Cortex-M no QEMU.

10. **[SAMD21 QEMU (Quarkslab)](https://github.com/quarkslab/sstic-tame-the-qemu)**  
    ImplementaÃ§Ã£o customizada de Cortex-M0+.

11. **[Writing a Custom Device for QEMU](https://sebastienbourdelin.com/2021/06/16/writing-a-custom-device-for-qemu/)**  
    Tutorial passo-a-passo.

### 9.4 Tutoriais ARM Cortex-M

12. **[ARM Cortex-M0+ Technical Reference Manual](https://developer.arm.com/documentation/ddi0484/latest/)**  
    DocumentaÃ§Ã£o oficial do nÃºcleo.

13. **[ARMv6-M Architecture Reference Manual](https://developer.arm.com/documentation/ddi0419/latest/)**  
    EspecificaÃ§Ã£o da arquitetura.

---

## 10. PRÃ“XIMOS PASSOS IMEDIATOS

### âœ… **Aprovado - Iniciando implementaÃ§Ã£o**

**Ordem de execuÃ§Ã£o:**

1. âœ… **Branch criada:** `feature/rp2040-qemu-mvp`
2. âœ… **DocumentaÃ§Ã£o completa:** Este arquivo
3. ğŸŸ¡ **Commit 1:** Skeleton `rp2040_soc.c` + headers
4. ğŸŸ¡ **Commit 2:** MemÃ³rias (ROM, SRAM, Flash)
5. ğŸŸ¡ **Commit 3:** Dual-core init
6. ğŸŸ¡ **Commit 4:** Board `raspberrypi_pico.c`
7. ğŸŸ¡ **Commit 5:** Build system (meson.build)
8. ğŸŸ¡ **Commit 6:** GPIO implementation
9. ğŸŸ¡ **Commit 7:** UART implementation
10. ğŸŸ¡ **Commit 8:** Timer implementation
11. ğŸŸ¡ **Commit 9:** NeuroForge integration
12. ğŸŸ¡ **Commit 10:** Tests + firmware examples

---

### ğŸ“Š **CritÃ©rios de Sucesso Final (MVP)**

âœ… **Funcional:**
- Firmware LED blink executa sem erros
- GPIO visÃ­vel via serial-gpio-protocol
- UART echo funcional
- Timer gera delays corretos (Â±5% precisÃ£o)

âœ… **Qualidade:**
- 100% dos testes passam
- CÃ³digo segue padrÃµes QEMU
- DocumentaÃ§Ã£o completa

âœ… **IntegraÃ§Ã£o:**
- Comando `neuroforge run --board raspberrypi-pico` funciona
- Board aparece em `neuroforge list-boards`
- Serial-GPIO protocol integrado

---

**PrÃ³ximo passo:** Criar skeleton do SoC ğŸš€
