<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
  <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
  <meta http-equiv="X-UA-Compatible" content="IE=9"/>
  <meta name="generator" content="Doxygen 1.8.15"/>
  <title>Wireless - Harmony 3: tc_count16_registers_t Struct Reference</title>
  <link href="tabs.css" rel="stylesheet" type="text/css"/>
  <script type="text/javascript" src="jquery.js"></script>
  <script type="text/javascript" src="dynsections.js"></script>
  <link href="customstylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
 <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
 <div id="titlearea">
 <table cellspacing="0" cellpadding="0">
 <tbody>
   <tr style="height: 56px;vertical-align: text-bottom;">
    <td style="padding: 0.2em 0.5em 0.1em 0.5em;">
	  <a id="projectlogo"><img alt="Logo" src="Microchip_logo.png"/> </a> </td>
     <td style="padding-right: 1em;">
       <span id="projectname"/> <class="stringliteral">Wireless - Harmony 3 </span>
     </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structtc__count16__registers__t-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">tc_count16_registers_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>TC register API structure.  
 <a href="structtc__count16__registers__t.html#details">More...</a></p>

<p><code>#include &lt;tc.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a13094621cd5d10ae0047ee799ab53b16"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#a13094621cd5d10ae0047ee799ab53b16">TC_CTRLA</a></td></tr>
<tr class="separator:a13094621cd5d10ae0047ee799ab53b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90fdb7bbf1f95374e7bde6b1df0f493d"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#a90fdb7bbf1f95374e7bde6b1df0f493d">TC_READREQ</a></td></tr>
<tr class="separator:a90fdb7bbf1f95374e7bde6b1df0f493d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af1cca021373617c397d9017641afe4"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#a7af1cca021373617c397d9017641afe4">TC_CTRLBCLR</a></td></tr>
<tr class="separator:a7af1cca021373617c397d9017641afe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16073deb083bb729e6efb6e97df74a4"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#ab16073deb083bb729e6efb6e97df74a4">TC_CTRLBSET</a></td></tr>
<tr class="separator:ab16073deb083bb729e6efb6e97df74a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd36e1b4a3db44c5f5a0f8037e51a903"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#abd36e1b4a3db44c5f5a0f8037e51a903">TC_CTRLC</a></td></tr>
<tr class="separator:abd36e1b4a3db44c5f5a0f8037e51a903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2859a75188b894a242a90ad719e8cb5"><td class="memItemLeft" align="right" valign="top">__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#ab2859a75188b894a242a90ad719e8cb5">Reserved1</a> [0x01]</td></tr>
<tr class="separator:ab2859a75188b894a242a90ad719e8cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e71a448493f36149e9a5cb32cc012e"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#ac5e71a448493f36149e9a5cb32cc012e">TC_DBGCTRL</a></td></tr>
<tr class="separator:ac5e71a448493f36149e9a5cb32cc012e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73fc925cf9b29ab7f2d4fb0847f55f33"><td class="memItemLeft" align="right" valign="top">__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#a73fc925cf9b29ab7f2d4fb0847f55f33">Reserved2</a> [0x01]</td></tr>
<tr class="separator:a73fc925cf9b29ab7f2d4fb0847f55f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f8d902f749fc94f04f1aa6e88e87eee"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#a9f8d902f749fc94f04f1aa6e88e87eee">TC_EVCTRL</a></td></tr>
<tr class="separator:a9f8d902f749fc94f04f1aa6e88e87eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5da79ced1f6fc7fdd98e5ea1846b8f29"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#a5da79ced1f6fc7fdd98e5ea1846b8f29">TC_INTENCLR</a></td></tr>
<tr class="separator:a5da79ced1f6fc7fdd98e5ea1846b8f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85bef78fe4d266ca82d8c379fcbf9d66"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#a85bef78fe4d266ca82d8c379fcbf9d66">TC_INTENSET</a></td></tr>
<tr class="separator:a85bef78fe4d266ca82d8c379fcbf9d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e833f0c5e948139ec293e7b5799c678"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#a7e833f0c5e948139ec293e7b5799c678">TC_INTFLAG</a></td></tr>
<tr class="separator:a7e833f0c5e948139ec293e7b5799c678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b91e26fbbaf4fda0978ee6f739b0466"><td class="memItemLeft" align="right" valign="top">__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#a2b91e26fbbaf4fda0978ee6f739b0466">TC_STATUS</a></td></tr>
<tr class="separator:a2b91e26fbbaf4fda0978ee6f739b0466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708eb1af9bccfddf2a94c4b47f2d10d9"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#a708eb1af9bccfddf2a94c4b47f2d10d9">TC_COUNT</a></td></tr>
<tr class="separator:a708eb1af9bccfddf2a94c4b47f2d10d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c0a8698b5840a841dac75bdb59539c7"><td class="memItemLeft" align="right" valign="top">__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#a4c0a8698b5840a841dac75bdb59539c7">Reserved3</a> [0x06]</td></tr>
<tr class="separator:a4c0a8698b5840a841dac75bdb59539c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a242cf357734f1a8855a28e7edef0b0"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#a0a242cf357734f1a8855a28e7edef0b0">TC_CC</a> [2]</td></tr>
<tr class="separator:a0a242cf357734f1a8855a28e7edef0b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb407c95ce8f95f54fcc9d7a05ed1c7f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#afb407c95ce8f95f54fcc9d7a05ed1c7f">TC_CTRLA</a></td></tr>
<tr class="separator:afb407c95ce8f95f54fcc9d7a05ed1c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad08052c30edc1c8bee35b8710f1397c5"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#ad08052c30edc1c8bee35b8710f1397c5">TC_STATUS</a></td></tr>
<tr class="separator:ad08052c30edc1c8bee35b8710f1397c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e3152879f37f1f7f055bf6962839e5"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#ae7e3152879f37f1f7f055bf6962839e5">TC_WAVE</a></td></tr>
<tr class="separator:ae7e3152879f37f1f7f055bf6962839e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a45fa11f13e04f6c7fe577c8db468d"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#ad1a45fa11f13e04f6c7fe577c8db468d">TC_DRVCTRL</a></td></tr>
<tr class="separator:ad1a45fa11f13e04f6c7fe577c8db468d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab892883f084868b28fd9b64ca74e040"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#aab892883f084868b28fd9b64ca74e040">TC_SYNCBUSY</a></td></tr>
<tr class="separator:aab892883f084868b28fd9b64ca74e040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaceda847067f221ff87a8f8c62863f89"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtc__count16__registers__t.html#aaceda847067f221ff87a8f8c62863f89">TC_CCBUF</a> [2]</td></tr>
<tr class="separator:aaceda847067f221ff87a8f8c62863f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>TC register API structure. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="ab2859a75188b894a242a90ad719e8cb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2859a75188b894a242a90ad719e8cb5">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint8_t tc_count16_registers_t::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73fc925cf9b29ab7f2d4fb0847f55f33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73fc925cf9b29ab7f2d4fb0847f55f33">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint8_t tc_count16_registers_t::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c0a8698b5840a841dac75bdb59539c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c0a8698b5840a841dac75bdb59539c7">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint8_t tc_count16_registers_t::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a242cf357734f1a8855a28e7edef0b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a242cf357734f1a8855a28e7edef0b0">&#9670;&nbsp;</a></span>TC_CC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t tc_count16_registers_t::TC_CC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x18 (R/W 16) COUNT16 Compare/Capture</p>
<p>Offset: 0x1C (R/W 16) COUNT16 Compare and Capture </p>

</div>
</div>
<a id="aaceda847067f221ff87a8f8c62863f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaceda847067f221ff87a8f8c62863f89">&#9670;&nbsp;</a></span>TC_CCBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t tc_count16_registers_t::TC_CCBUF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x30 (R/W 16) COUNT16 Compare and Capture Buffer </p>

</div>
</div>
<a id="a708eb1af9bccfddf2a94c4b47f2d10d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a708eb1af9bccfddf2a94c4b47f2d10d9">&#9670;&nbsp;</a></span>TC_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t tc_count16_registers_t::TC_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x10 (R/W 16) COUNT16 Counter Value</p>
<p>Offset: 0x14 (R/W 16) COUNT16 Count </p>

</div>
</div>
<a id="a13094621cd5d10ae0047ee799ab53b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13094621cd5d10ae0047ee799ab53b16">&#9670;&nbsp;</a></span>TC_CTRLA <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t tc_count16_registers_t::TC_CTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00 (R/W 16) Control A</p>
<p>Offset: 0x00 (R/W 32) Control A </p>

</div>
</div>
<a id="afb407c95ce8f95f54fcc9d7a05ed1c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb407c95ce8f95f54fcc9d7a05ed1c7f">&#9670;&nbsp;</a></span>TC_CTRLA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t tc_count16_registers_t::TC_CTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00 (R/W 32) Control A </p>

</div>
</div>
<a id="a7af1cca021373617c397d9017641afe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af1cca021373617c397d9017641afe4">&#9670;&nbsp;</a></span>TC_CTRLBCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t tc_count16_registers_t::TC_CTRLBCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04 (R/W 8) Control B Clear </p>

</div>
</div>
<a id="ab16073deb083bb729e6efb6e97df74a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab16073deb083bb729e6efb6e97df74a4">&#9670;&nbsp;</a></span>TC_CTRLBSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t tc_count16_registers_t::TC_CTRLBSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x05 (R/W 8) Control B Set </p>

</div>
</div>
<a id="abd36e1b4a3db44c5f5a0f8037e51a903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd36e1b4a3db44c5f5a0f8037e51a903">&#9670;&nbsp;</a></span>TC_CTRLC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t tc_count16_registers_t::TC_CTRLC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x06 (R/W 8) Control C </p>

</div>
</div>
<a id="ac5e71a448493f36149e9a5cb32cc012e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e71a448493f36149e9a5cb32cc012e">&#9670;&nbsp;</a></span>TC_DBGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t tc_count16_registers_t::TC_DBGCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x08 (R/W 8) Debug Control</p>
<p>Offset: 0x0F (R/W 8) Debug Control </p>

</div>
</div>
<a id="ad1a45fa11f13e04f6c7fe577c8db468d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a45fa11f13e04f6c7fe577c8db468d">&#9670;&nbsp;</a></span>TC_DRVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t tc_count16_registers_t::TC_DRVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0D (R/W 8) Control C </p>

</div>
</div>
<a id="a9f8d902f749fc94f04f1aa6e88e87eee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f8d902f749fc94f04f1aa6e88e87eee">&#9670;&nbsp;</a></span>TC_EVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t tc_count16_registers_t::TC_EVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0A (R/W 16) Event Control</p>
<p>Offset: 0x06 (R/W 16) Event Control </p>

</div>
</div>
<a id="a5da79ced1f6fc7fdd98e5ea1846b8f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5da79ced1f6fc7fdd98e5ea1846b8f29">&#9670;&nbsp;</a></span>TC_INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t tc_count16_registers_t::TC_INTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C (R/W 8) Interrupt Enable Clear</p>
<p>Offset: 0x08 (R/W 8) Interrupt Enable Clear </p>

</div>
</div>
<a id="a85bef78fe4d266ca82d8c379fcbf9d66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85bef78fe4d266ca82d8c379fcbf9d66">&#9670;&nbsp;</a></span>TC_INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t tc_count16_registers_t::TC_INTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0D (R/W 8) Interrupt Enable Set</p>
<p>Offset: 0x09 (R/W 8) Interrupt Enable Set </p>

</div>
</div>
<a id="a7e833f0c5e948139ec293e7b5799c678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e833f0c5e948139ec293e7b5799c678">&#9670;&nbsp;</a></span>TC_INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t tc_count16_registers_t::TC_INTFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0E (R/W 8) Interrupt Flag Status and Clear</p>
<p>Offset: 0x0A (R/W 8) Interrupt Flag Status and Clear </p>

</div>
</div>
<a id="a90fdb7bbf1f95374e7bde6b1df0f493d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90fdb7bbf1f95374e7bde6b1df0f493d">&#9670;&nbsp;</a></span>TC_READREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t tc_count16_registers_t::TC_READREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x02 (R/W 16) Read Request </p>

</div>
</div>
<a id="a2b91e26fbbaf4fda0978ee6f739b0466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b91e26fbbaf4fda0978ee6f739b0466">&#9670;&nbsp;</a></span>TC_STATUS <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint8_t tc_count16_registers_t::TC_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0F (R/ 8) Status</p>
<p>Offset: 0x0B (R/W 8) Status </p>

</div>
</div>
<a id="ad08052c30edc1c8bee35b8710f1397c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad08052c30edc1c8bee35b8710f1397c5">&#9670;&nbsp;</a></span>TC_STATUS <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t tc_count16_registers_t::TC_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0B (R/W 8) Status </p>

</div>
</div>
<a id="aab892883f084868b28fd9b64ca74e040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab892883f084868b28fd9b64ca74e040">&#9670;&nbsp;</a></span>TC_SYNCBUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t tc_count16_registers_t::TC_SYNCBUSY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x10 (R/ 32) Synchronization Status </p>

</div>
</div>
<a id="ae7e3152879f37f1f7f055bf6962839e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e3152879f37f1f7f055bf6962839e5">&#9670;&nbsp;</a></span>TC_WAVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t tc_count16_registers_t::TC_WAVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C (R/W 8) Waveform Generation Control </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>ap_scan/firmware/src/packs/ATSAMD21J18A_DFP/component/tc.h</li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.3.1-->
<!-- start footer part -->
<hr class="footer"/><address class="footer">
  <span class="stringliteral"> © 2019 Microchip Technology Inc. </span>
</body>
</html>
