[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2522863 heartbeat IPC: 3.964 cumulative IPC: 3.964 (Simulation time: 00 hr 00 min 14 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2522863 cumulative IPC: 3.964 (Simulation time: 00 hr 00 min 14 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2522863 cumulative IPC: 3.964 (Simulation time: 00 hr 00 min 14 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 9249965 heartbeat IPC: 1.487 cumulative IPC: 1.487 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 16128105 heartbeat IPC: 1.454 cumulative IPC: 1.47 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 23018566 heartbeat IPC: 1.451 cumulative IPC: 1.464 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 29842683 heartbeat IPC: 1.465 cumulative IPC: 1.464 (Simulation time: 00 hr 01 min 45 sec)
Simulation finished CPU 0 instructions: 50000002 cycles: 34213375 cumulative IPC: 1.461 (Simulation time: 00 hr 02 min 08 sec)
Simulation complete CPU 0 instructions: 50000002 cycles: 34213375 cumulative IPC: 1.461 (Simulation time: 00 hr 02 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 657.xz_s-4994B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.461 instructions: 50000002 cycles: 34213375
CPU 0 Branch Prediction Accuracy: 85.75% MPKI: 14.94 Average ROB Occupancy at Mispredict: 28.71
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00012
BRANCH_INDIRECT: 0.00102
BRANCH_CONDITIONAL: 14.94
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

cpu0->cpu0_STLB TOTAL        ACCESS:        308 HIT:        153 MISS:        155 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:        308 HIT:        153 MISS:        155 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 225.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:      31056 HIT:      21458 MISS:       9598 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:       9162 HIT:       6363 MISS:       2799 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       9447 HIT:       2898 MISS:       6549 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      12363 HIT:      12126 MISS:        237 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         84 HIT:         71 MISS:         13 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 150.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1224621 HIT:    1224614 MISS:          7 MSHR_MERGE:          1
cpu0->cpu0_L1I LOAD         ACCESS:    1224621 HIT:    1224614 MISS:          7 MSHR_MERGE:          1
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 175 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    7868921 HIT:    7803441 MISS:      65480 MSHR_MERGE:      46793
cpu0->cpu0_L1D LOAD         ACCESS:    4744443 HIT:    4732347 MISS:      12096 MSHR_MERGE:       2940
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3124323 HIT:    3071023 MISS:      53300 MSHR_MERGE:      43853
cpu0->cpu0_L1D TRANSLATION  ACCESS:        155 HIT:         71 MISS:         84 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 85.68 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1093642 HIT:    1093642 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1093642 HIT:    1093642 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    7410757 HIT:    7409691 MISS:       1066 MSHR_MERGE:        758
cpu0->cpu0_DTLB LOAD         ACCESS:    7410757 HIT:    7409691 MISS:       1066 MSHR_MERGE:        758
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 118.8 cycles
cpu0->LLC TOTAL        ACCESS:      11935 HIT:       2858 MISS:       9077 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       2799 HIT:        245 MISS:       2554 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       6549 HIT:         38 MISS:       6511 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       2574 HIT:       2574 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         13 HIT:          1 MISS:         12 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 142.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2293
  ROW_BUFFER_MISS:       6784
  AVG DBUS CONGESTED CYCLE: 2.587
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       2851
