ModuleName LEA_32bitBlock
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 67
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 32 ,Y1: 544 ,X2: 48 ,Y2: 544
Edge X1: 48 ,Y1: 520 ,X2: 48 ,Y2: 544
Edge X1: 48 ,Y1: 400 ,X2: 48 ,Y2: 520
Edge X1: 48 ,Y1: 520 ,X2: 176 ,Y2: 520
Edge X1: 48 ,Y1: 280 ,X2: 48 ,Y2: 400
Edge X1: 48 ,Y1: 400 ,X2: 176 ,Y2: 400
Edge X1: 48 ,Y1: 160 ,X2: 48 ,Y2: 280
Edge X1: 48 ,Y1: 280 ,X2: 176 ,Y2: 280
Edge X1: 48 ,Y1: 160 ,X2: 176 ,Y2: 160
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 32 ,Y1: 512 ,X2: 64 ,Y2: 512
Edge X1: 64 ,Y1: 488 ,X2: 64 ,Y2: 512
Edge X1: 64 ,Y1: 368 ,X2: 64 ,Y2: 488
Edge X1: 64 ,Y1: 488 ,X2: 104 ,Y2: 488
Edge X1: 64 ,Y1: 248 ,X2: 64 ,Y2: 368
Edge X1: 64 ,Y1: 368 ,X2: 104 ,Y2: 368
Edge X1: 64 ,Y1: 128 ,X2: 64 ,Y2: 248
Edge X1: 64 ,Y1: 248 ,X2: 104 ,Y2: 248
Edge X1: 64 ,Y1: 128 ,X2: 104 ,Y2: 128
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 32 ,Y1: 480 ,X2: 40 ,Y2: 480
Edge X1: 40 ,Y1: 432 ,X2: 40 ,Y2: 480
Edge X1: 40 ,Y1: 312 ,X2: 40 ,Y2: 432
Edge X1: 40 ,Y1: 432 ,X2: 104 ,Y2: 432
Edge X1: 40 ,Y1: 192 ,X2: 40 ,Y2: 312
Edge X1: 40 ,Y1: 312 ,X2: 104 ,Y2: 312
Edge X1: 40 ,Y1: 72 ,X2: 40 ,Y2: 192
Edge X1: 40 ,Y1: 192 ,X2: 104 ,Y2: 192
Edge X1: 40 ,Y1: 72 ,X2: 104 ,Y2: 72
End
Branches
End
Wire Name: b3
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 72 ,Y1: 40 ,X2: 80 ,Y2: 40
Edge X1: 80 ,Y1: 40 ,X2: 80 ,Y2: 464
End
Branches
Branch Left: 80 ,Top: 448
BranchStrList
[7:0]
End
Branch Left: 80 ,Top: 328
BranchStrList
[15:8]
End
Branch Left: 80 ,Top: 208
BranchStrList
[23:16]
End
Branch Left: 80 ,Top: 88
BranchStrList
[31:24]
End
End
Wire Name: b4
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 80 ,Y1: 448 ,X2: 104 ,Y2: 448
End
Branches
End
Wire Name: b5
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 80 ,Y1: 328 ,X2: 104 ,Y2: 328
End
Branches
End
Wire Name: b6
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 80 ,Y1: 208 ,X2: 104 ,Y2: 208
End
Branches
End
Wire Name: b7
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 80 ,Y1: 88 ,X2: 104 ,Y2: 88
End
Branches
End
Wire Name: b8
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 272 ,Y1: 40 ,X2: 288 ,Y2: 40
Edge X1: 272 ,Y1: 40 ,X2: 272 ,Y2: 456
End
Branches
Branch Left: 272 ,Top: 88
BranchStrList
[31:24]
End
Branch Left: 272 ,Top: 208
BranchStrList
[23:16]
End
Branch Left: 272 ,Top: 328
BranchStrList
[15:8]
End
Branch Left: 272 ,Top: 448
BranchStrList
[7:0]
End
End
Wire Name: b9
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 240 ,Y1: 88 ,X2: 272 ,Y2: 88
End
Branches
End
Wire Name: b10
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 240 ,Y1: 208 ,X2: 272 ,Y2: 208
End
Branches
End
Wire Name: b11
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 240 ,Y1: 328 ,X2: 272 ,Y2: 328
End
Branches
End
Wire Name: b12
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 240 ,Y1: 448 ,X2: 272 ,Y2: 448
End
Branches
End
End
Ports
Port Left: 32 Top: 544 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 32 Top: 512 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 32 Top: 480 ,Orientation: 0
Portname: Ce ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 72 Top: 40 ,Orientation: 0
Portname: Din ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
31
,Width:
32
,RV:
0
Port Left: 288 Top: 40 ,Orientation: 0
Portname: Dout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
31
,Width:
32
,RV:
0
End
Symbols
Symbol Left: 128 Top: 64
Name: s0
LibraryName: (NoLibraryName)
IpName: LEA_8bitRegister
SymbolParameters
End
Symbol Left: 128 Top: 304
Name: s1
LibraryName: (NoLibraryName)
IpName: LEA_8bitRegister
SymbolParameters
End
Symbol Left: 128 Top: 184
Name: s2
LibraryName: (NoLibraryName)
IpName: LEA_8bitRegister
SymbolParameters
End
Symbol Left: 128 Top: 424
Name: s3
LibraryName: (NoLibraryName)
IpName: LEA_8bitRegister
SymbolParameters
End
End
Texts
End
Links
End
