// Seed: 1464610152
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wand id_1;
  logic id_8;
  ;
  wire id_9;
  assign id_1 = 1;
  wire id_10;
endmodule
module module_1 #(
    parameter id_4 = 32'd44
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2
  );
  input wire id_1;
  assign id_3[1] = id_4;
  wor [1 : id_4] id_5 = 1;
  assign id_2 = id_1;
endmodule
