# Compile of sram1.v was successful.
# Compile of sram1_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.sram1_tb
# vsim -gui work.sram1_tb 
# Start time: 16:42:47 on Nov 12,2024
# Loading work.sram1_tb
# ** Error: (vsim-3033) Instantiation of 'rom' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /sram1_tb File: C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/sram1/sram1_tb.v Line: 9
#         Searched libraries:
#             C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/sram1/work
# Error loading design
# End time: 16:42:48 on Nov 12,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of sram1.v was successful.
# Compile of sram1_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.sram1_tb
# vsim -gui work.sram1_tb 
# Start time: 16:43:21 on Nov 12,2024
# Loading work.sram1_tb
# ** Error: (vsim-3033) Instantiation of 'rom' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /sram1_tb File: C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/sram1/sram1_tb.v Line: 9
#         Searched libraries:
#             C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/sram1/work
# Error loading design
# End time: 16:43:22 on Nov 12,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of sram1.v was successful.
# Compile of sram1_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.sram1_tb
# vsim -gui work.sram1_tb 
# Start time: 16:44:06 on Nov 12,2024
# Loading work.sram1_tb
# Loading work.sram1
add wave -position end  sim:/sram1_tb/clock
add wave -position end  sim:/sram1_tb/read_write
add wave -position end  sim:/sram1_tb/address
add wave -position end  sim:/sram1_tb/data_in
add wave -position end  sim:/sram1_tb/data_out
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/sram1/sram1_tb.v(67)
#    Time: 80 ns  Iteration: 0  Instance: /sram1_tb
# Break in Module sram1_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/sram1/sram1_tb.v line 67
