

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_253_20'
================================================================
* Date:           Sat May 11 11:31:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.844 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  56.000 ns|  56.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_253_20  |        5|        5|         3|          1|          1|     4|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arr_9_I_V_1 = alloca i32 1"   --->   Operation 7 'alloca' 'arr_9_I_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arr_9_I_V_1_1 = alloca i32 1"   --->   Operation 8 'alloca' 'arr_9_I_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arr_9_I_V_1_2 = alloca i32 1"   --->   Operation 9 'alloca' 'arr_9_I_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arr_9_I_V_1_3 = alloca i32 1"   --->   Operation 10 'alloca' 'arr_9_I_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arr_9_Q_V_1 = alloca i32 1"   --->   Operation 11 'alloca' 'arr_9_Q_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arr_9_Q_V_1_1 = alloca i32 1"   --->   Operation 12 'alloca' 'arr_9_Q_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arr_9_Q_V_1_2 = alloca i32 1"   --->   Operation 13 'alloca' 'arr_9_Q_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arr_9_Q_V_1_3 = alloca i32 1"   --->   Operation 14 'alloca' 'arr_9_Q_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 0, i24 %arr_9_Q_V_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 0, i24 %arr_9_I_V_1"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body770"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_6 = load i4 %i"   --->   Operation 19 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_6, i32 3" [receiver.cpp:253]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln253 = br i1 %tmp, void %for.body770.split, void %for.body812.preheader.exitStub" [receiver.cpp:253]   --->   Operation 23 'br' 'br_ln253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_19_cast22 = zext i4 %i_6"   --->   Operation 24 'zext' 'i_19_cast22' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_73 = trunc i4 %i_6"   --->   Operation 25 'trunc' 'empty_73' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln254 = or i3 %empty_73, i3 1" [receiver.cpp:254]   --->   Operation 26 'or' 'or_ln254' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i3 %or_ln254"   --->   Operation 27 'zext' 'zext_ln813' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arr_8_I_V_addr = getelementptr i31 %arr_8_I_V, i64 0, i64 %i_19_cast22"   --->   Operation 28 'getelementptr' 'arr_8_I_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%lhs_V = load i3 %arr_8_I_V_addr"   --->   Operation 29 'load' 'lhs_V' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%arr_8_I_V_addr_1 = getelementptr i31 %arr_8_I_V, i64 0, i64 %zext_ln813"   --->   Operation 30 'getelementptr' 'arr_8_I_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%rhs = load i3 %arr_8_I_V_addr_1"   --->   Operation 31 'load' 'rhs' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_6, i32 1, i32 2" [receiver.cpp:254]   --->   Operation 32 'partselect' 'trunc_ln4' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.95ns)   --->   "%switch_ln254 = switch i2 %trunc_ln4, void %branch17, i2 0, void %for.body770.split.for.body770.split55_crit_edge, i2 1, void %for.body770.split.for.body770.split55_crit_edge3, i2 2, void %branch16" [receiver.cpp:254]   --->   Operation 33 'switch' 'switch_ln254' <Predicate = (!tmp)> <Delay = 0.95>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arr_8_Q_V_addr = getelementptr i31 %arr_8_Q_V, i64 0, i64 %i_19_cast22"   --->   Operation 34 'getelementptr' 'arr_8_Q_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%lhs_V_1 = load i3 %arr_8_Q_V_addr"   --->   Operation 35 'load' 'lhs_V_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arr_8_Q_V_addr_1 = getelementptr i31 %arr_8_Q_V, i64 0, i64 %zext_ln813"   --->   Operation 36 'getelementptr' 'arr_8_Q_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%rhs_1 = load i3 %arr_8_Q_V_addr_1"   --->   Operation 37 'load' 'rhs_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_1 : Operation 38 [1/1] (0.95ns)   --->   "%switch_ln255 = switch i2 %trunc_ln4, void %branch29, i2 0, void %for.body770.split55.for.body770.split5586_crit_edge, i2 1, void %for.body770.split55.for.body770.split5586_crit_edge2, i2 2, void %branch28" [receiver.cpp:255]   --->   Operation 38 'switch' 'switch_ln255' <Predicate = (!tmp)> <Delay = 0.95>
ST_1 : Operation 39 [1/1] (1.73ns)   --->   "%add_ln253 = add i4 %i_6, i4 2" [receiver.cpp:253]   --->   Operation 39 'add' 'add_ln253' <Predicate = (!tmp)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln253 = store i4 %add_ln253, i4 %i" [receiver.cpp:253]   --->   Operation 40 'store' 'store_ln253' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln253 = br void %for.body770" [receiver.cpp:253]   --->   Operation 41 'br' 'br_ln253' <Predicate = (!tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.84>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln253 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [receiver.cpp:253]   --->   Operation 42 'specloopname' 'specloopname_ln253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (2.32ns)   --->   "%lhs_V = load i3 %arr_8_I_V_addr"   --->   Operation 43 'load' 'lhs_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i31 %lhs_V"   --->   Operation 44 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (2.32ns)   --->   "%rhs = load i3 %arr_8_I_V_addr_1"   --->   Operation 45 'load' 'rhs' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i31 %rhs"   --->   Operation 46 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.52ns)   --->   "%ret_V = add i32 %sext_ln813_1, i32 %sext_ln813"   --->   Operation 47 'add' 'ret_V' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%arr_9_I_V_1_5 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ret_V, i32 8, i32 31"   --->   Operation 48 'partselect' 'arr_9_I_V_1_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln254 = store i24 %arr_9_I_V_1_5, i24 %arr_9_I_V_1_2" [receiver.cpp:254]   --->   Operation 49 'store' 'store_ln254' <Predicate = (trunc_ln4 == 2)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln254 = br void %for.body770.split55" [receiver.cpp:254]   --->   Operation 50 'br' 'br_ln254' <Predicate = (trunc_ln4 == 2)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln254 = store i24 %arr_9_I_V_1_5, i24 %arr_9_I_V_1_1" [receiver.cpp:254]   --->   Operation 51 'store' 'store_ln254' <Predicate = (trunc_ln4 == 1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln254 = br void %for.body770.split55" [receiver.cpp:254]   --->   Operation 52 'br' 'br_ln254' <Predicate = (trunc_ln4 == 1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln254 = store i24 %arr_9_I_V_1_5, i24 %arr_9_I_V_1_3" [receiver.cpp:254]   --->   Operation 53 'store' 'store_ln254' <Predicate = (trunc_ln4 == 3)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln254 = br void %for.body770.split55" [receiver.cpp:254]   --->   Operation 54 'br' 'br_ln254' <Predicate = (trunc_ln4 == 3)> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (2.32ns)   --->   "%lhs_V_1 = load i3 %arr_8_Q_V_addr"   --->   Operation 55 'load' 'lhs_V_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i31 %lhs_V_1"   --->   Operation 56 'sext' 'sext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (2.32ns)   --->   "%rhs_1 = load i3 %arr_8_Q_V_addr_1"   --->   Operation 57 'load' 'rhs_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln813_3 = sext i31 %rhs_1"   --->   Operation 58 'sext' 'sext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.52ns)   --->   "%ret_V_32 = add i32 %sext_ln813_3, i32 %sext_ln813_2"   --->   Operation 59 'add' 'ret_V_32' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%arr_9_Q_V_1_5 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ret_V_32, i32 8, i32 31"   --->   Operation 60 'partselect' 'arr_9_Q_V_1_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln255 = store i24 %arr_9_Q_V_1_5, i24 %arr_9_Q_V_1_2" [receiver.cpp:255]   --->   Operation 61 'store' 'store_ln255' <Predicate = (trunc_ln4 == 2)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln255 = br void %for.body770.split5586" [receiver.cpp:255]   --->   Operation 62 'br' 'br_ln255' <Predicate = (trunc_ln4 == 2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln255 = store i24 %arr_9_Q_V_1_5, i24 %arr_9_Q_V_1_1" [receiver.cpp:255]   --->   Operation 63 'store' 'store_ln255' <Predicate = (trunc_ln4 == 1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln255 = br void %for.body770.split5586" [receiver.cpp:255]   --->   Operation 64 'br' 'br_ln255' <Predicate = (trunc_ln4 == 1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln255 = store i24 %arr_9_Q_V_1_5, i24 %arr_9_Q_V_1_3" [receiver.cpp:255]   --->   Operation 65 'store' 'store_ln255' <Predicate = (trunc_ln4 == 3)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln255 = br void %for.body770.split5586" [receiver.cpp:255]   --->   Operation 66 'br' 'br_ln255' <Predicate = (trunc_ln4 == 3)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%arr_9_I_V_1_load = load i24 %arr_9_I_V_1"   --->   Operation 71 'load' 'arr_9_I_V_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%arr_9_I_V_1_1_load = load i24 %arr_9_I_V_1_1"   --->   Operation 72 'load' 'arr_9_I_V_1_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%arr_9_I_V_1_2_load = load i24 %arr_9_I_V_1_2"   --->   Operation 73 'load' 'arr_9_I_V_1_2_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%arr_9_I_V_1_3_load = load i24 %arr_9_I_V_1_3"   --->   Operation 74 'load' 'arr_9_I_V_1_3_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%arr_9_Q_V_1_load = load i24 %arr_9_Q_V_1"   --->   Operation 75 'load' 'arr_9_Q_V_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%arr_9_Q_V_1_1_load = load i24 %arr_9_Q_V_1_1"   --->   Operation 76 'load' 'arr_9_Q_V_1_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%arr_9_Q_V_1_2_load = load i24 %arr_9_Q_V_1_2"   --->   Operation 77 'load' 'arr_9_Q_V_1_2_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%arr_9_Q_V_1_3_load = load i24 %arr_9_Q_V_1_3"   --->   Operation 78 'load' 'arr_9_Q_V_1_3_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_Q_V_3_0125_out, i24 %arr_9_Q_V_1_3_load"   --->   Operation 79 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_Q_V_2_0124_out, i24 %arr_9_Q_V_1_2_load"   --->   Operation 80 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_Q_V_1_0123_out, i24 %arr_9_Q_V_1_1_load"   --->   Operation 81 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_Q_V_0_0_out, i24 %arr_9_Q_V_1_load"   --->   Operation 82 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_I_V_3_0122_out, i24 %arr_9_I_V_1_3_load"   --->   Operation 83 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_I_V_2_0121_out, i24 %arr_9_I_V_1_2_load"   --->   Operation 84 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_I_V_1_0120_out, i24 %arr_9_I_V_1_1_load"   --->   Operation 85 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_9_I_V_0_0_out, i24 %arr_9_I_V_1_load"   --->   Operation 86 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln254 = store i24 %arr_9_I_V_1_5, i24 %arr_9_I_V_1" [receiver.cpp:254]   --->   Operation 67 'store' 'store_ln254' <Predicate = (trunc_ln4 == 0)> <Delay = 1.58>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln254 = br void %for.body770.split55" [receiver.cpp:254]   --->   Operation 68 'br' 'br_ln254' <Predicate = (trunc_ln4 == 0)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln255 = store i24 %arr_9_Q_V_1_5, i24 %arr_9_Q_V_1" [receiver.cpp:255]   --->   Operation 69 'store' 'store_ln255' <Predicate = (trunc_ln4 == 0)> <Delay = 1.58>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln255 = br void %for.body770.split5586" [receiver.cpp:255]   --->   Operation 70 'br' 'br_ln255' <Predicate = (trunc_ln4 == 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 2.16ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0 ns)
	'load' operation ('i') on local variable 'i' [25]  (0 ns)
	'add' operation ('add_ln253', receiver.cpp:253) [81]  (1.74 ns)
	'store' operation ('store_ln253', receiver.cpp:253) of variable 'add_ln253', receiver.cpp:253 on local variable 'i' [82]  (1.59 ns)

 <State 2>: 4.84ns
The critical path consists of the following:
	'load' operation ('lhs.V') on array 'arr_8_Q_V' [60]  (2.32 ns)
	'add' operation ('ret.V') [65]  (2.52 ns)
	'store' operation ('store_ln255', receiver.cpp:255) of variable 'arr_9_Q.V[1]' on local variable 'arr_9_Q.V[1]' [72]  (0 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln255', receiver.cpp:255) of variable 'arr_9_Q.V[1]' on local variable 'arr_9_Q.V[1]' [75]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
