INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sources_1/new/FIFO_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_full
WARNING: [VRFC 10-3380] identifier 'B' is used before its declaration [C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sources_1/new/FIFO_full.v:26]
WARNING: [VRFC 10-3380] identifier 'B' is used before its declaration [C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sources_1/new/FIFO_full.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sources_1/new/baud_rate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_generator
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sources_1/new/baud_rate_generator.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sources_1/new/uart_tx_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_full
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sim_1/new/uart_tx_full_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_full_test
