# TCL File Generated by Component Editor 17.1
# Sun Jul 01 23:16:23 CEST 2018
# DO NOT MODIFY


# 
# sample2lvl_converter "sample2lvl_converter" v2.0
#  2018.07.01.23:16:23
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module sample2lvl_converter
# 
set_module_property DESCRIPTION ""
set_module_property NAME sample2lvl_converter
set_module_property VERSION 2.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME sample2lvl_converter
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL sample2lvl_converter
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file sample2lvl_converter.sv SYSTEM_VERILOG PATH ../source/sample2lvl_converter.sv TOP_LEVEL_FILE
add_fileset_file signal_generator.sv SYSTEM_VERILOG PATH ../source/signal_generator.sv
add_fileset_file sample_dispatcher.sv SYSTEM_VERILOG PATH ../source/sample_dispatcher.sv

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL sample2lvl_converter
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file sample2lvl_converter.sv SYSTEM_VERILOG PATH ../source/sample2lvl_converter.sv MENTOR_SPECIFIC
add_fileset_file signal_generator.sv SYSTEM_VERILOG PATH ../source/signal_generator.sv MENTOR_SPECIFIC
add_fileset_file sample_dispatcher.sv SYSTEM_VERILOG PATH ../source/sample_dispatcher.sv MENTOR_SPECIFIC


# 
# parameters
# 
add_parameter LVLS_NUM INTEGER 20
set_parameter_property LVLS_NUM DEFAULT_VALUE 20
set_parameter_property LVLS_NUM DISPLAY_NAME LVLS_NUM
set_parameter_property LVLS_NUM TYPE INTEGER
set_parameter_property LVLS_NUM UNITS None
set_parameter_property LVLS_NUM ALLOWED_RANGES -2147483648:2147483647
set_parameter_property LVLS_NUM HDL_PARAMETER true
add_parameter LVL_RESET_VALUE INTEGER 9
set_parameter_property LVL_RESET_VALUE DEFAULT_VALUE 9
set_parameter_property LVL_RESET_VALUE DISPLAY_NAME LVL_RESET_VALUE
set_parameter_property LVL_RESET_VALUE TYPE INTEGER
set_parameter_property LVL_RESET_VALUE UNITS None
set_parameter_property LVL_RESET_VALUE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property LVL_RESET_VALUE HDL_PARAMETER true


# 
# display items
# 


# 
# connection point in
# 
add_interface in avalon_streaming end
set_interface_property in associatedClock clock
set_interface_property in associatedReset reset
set_interface_property in dataBitsPerSymbol 16
set_interface_property in errorDescriptor ""
set_interface_property in firstSymbolInHighOrderBits true
set_interface_property in maxChannel 0
set_interface_property in readyLatency 0
set_interface_property in ENABLED true
set_interface_property in EXPORT_OF ""
set_interface_property in PORT_NAME_MAP ""
set_interface_property in CMSIS_SVD_VARIABLES ""
set_interface_property in SVD_ADDRESS_GROUP ""

add_interface_port in in_data data Input 16
add_interface_port in in_valid valid Input 1
add_interface_port in in_ready ready Output 1


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clock clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point out_lvl
# 
add_interface out_lvl avalon_streaming start
set_interface_property out_lvl associatedClock clock
set_interface_property out_lvl associatedReset reset
set_interface_property out_lvl dataBitsPerSymbol 16
set_interface_property out_lvl errorDescriptor ""
set_interface_property out_lvl firstSymbolInHighOrderBits true
set_interface_property out_lvl maxChannel 0
set_interface_property out_lvl readyLatency 0
set_interface_property out_lvl ENABLED true
set_interface_property out_lvl EXPORT_OF ""
set_interface_property out_lvl PORT_NAME_MAP ""
set_interface_property out_lvl CMSIS_SVD_VARIABLES ""
set_interface_property out_lvl SVD_ADDRESS_GROUP ""

add_interface_port out_lvl out_lvl_data data Output 16
add_interface_port out_lvl out_lvl_valid valid Output 1


# 
# connection point out_limits
# 
add_interface out_limits avalon_streaming start
set_interface_property out_limits associatedClock clock
set_interface_property out_limits associatedReset reset
set_interface_property out_limits dataBitsPerSymbol 32
set_interface_property out_limits errorDescriptor ""
set_interface_property out_limits firstSymbolInHighOrderBits true
set_interface_property out_limits maxChannel 0
set_interface_property out_limits readyLatency 0
set_interface_property out_limits ENABLED true
set_interface_property out_limits EXPORT_OF ""
set_interface_property out_limits PORT_NAME_MAP ""
set_interface_property out_limits CMSIS_SVD_VARIABLES ""
set_interface_property out_limits SVD_ADDRESS_GROUP ""

add_interface_port out_limits out_limits_data data Output 32
add_interface_port out_limits out_limits_valid valid Output 1


# 
# connection point iter
# 
add_interface iter conduit end
set_interface_property iter associatedClock clock
set_interface_property iter associatedReset reset
set_interface_property iter ENABLED true
set_interface_property iter EXPORT_OF ""
set_interface_property iter PORT_NAME_MAP ""
set_interface_property iter CMSIS_SVD_VARIABLES ""
set_interface_property iter SVD_ADDRESS_GROUP ""

add_interface_port iter iter_init new_signal Input 1
add_interface_port iter iter_valid new_signal_1 Output 1
add_interface_port iter iter_ready new_signal_2 Input 1

