TimeQuest Timing Analyzer report for CSE2441Project
Mon Nov 30 22:57:18 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CU:inst1|triscFSM1:inst2|state.S'
 12. Slow Model Setup: 'CU:inst1|triscFSM1:inst2|state.F'
 13. Slow Model Setup: 'CU:inst1|triscFSM1:inst2|state.E'
 14. Slow Model Setup: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'
 15. Slow Model Setup: 'Clock'
 16. Slow Model Hold: 'CU:inst1|triscFSM1:inst2|state.E'
 17. Slow Model Hold: 'Clock'
 18. Slow Model Hold: 'CU:inst1|triscFSM1:inst2|state.F'
 19. Slow Model Hold: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'
 20. Slow Model Hold: 'CU:inst1|triscFSM1:inst2|state.S'
 21. Slow Model Recovery: 'CU:inst1|triscFSM1:inst2|state.F'
 22. Slow Model Recovery: 'CU:inst1|triscFSM1:inst2|state.E'
 23. Slow Model Recovery: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'
 24. Slow Model Recovery: 'CU:inst1|triscFSM1:inst2|state.S'
 25. Slow Model Removal: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'
 26. Slow Model Removal: 'CU:inst1|triscFSM1:inst2|state.F'
 27. Slow Model Removal: 'CU:inst1|triscFSM1:inst2|state.S'
 28. Slow Model Removal: 'CU:inst1|triscFSM1:inst2|state.E'
 29. Slow Model Minimum Pulse Width: 'Clock'
 30. Slow Model Minimum Pulse Width: 'CU:inst1|triscFSM1:inst2|state.E'
 31. Slow Model Minimum Pulse Width: 'CU:inst1|triscFSM1:inst2|state.F'
 32. Slow Model Minimum Pulse Width: 'CU:inst1|triscFSM1:inst2|state.S'
 33. Slow Model Minimum Pulse Width: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Fast Model Setup Summary
 37. Fast Model Hold Summary
 38. Fast Model Recovery Summary
 39. Fast Model Removal Summary
 40. Fast Model Minimum Pulse Width Summary
 41. Fast Model Setup: 'CU:inst1|triscFSM1:inst2|state.S'
 42. Fast Model Setup: 'CU:inst1|triscFSM1:inst2|state.F'
 43. Fast Model Setup: 'CU:inst1|triscFSM1:inst2|state.E'
 44. Fast Model Setup: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'
 45. Fast Model Setup: 'Clock'
 46. Fast Model Hold: 'CU:inst1|triscFSM1:inst2|state.E'
 47. Fast Model Hold: 'Clock'
 48. Fast Model Hold: 'CU:inst1|triscFSM1:inst2|state.F'
 49. Fast Model Hold: 'CU:inst1|triscFSM1:inst2|state.S'
 50. Fast Model Hold: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'
 51. Fast Model Recovery: 'CU:inst1|triscFSM1:inst2|state.F'
 52. Fast Model Recovery: 'CU:inst1|triscFSM1:inst2|state.E'
 53. Fast Model Recovery: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'
 54. Fast Model Recovery: 'CU:inst1|triscFSM1:inst2|state.S'
 55. Fast Model Removal: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'
 56. Fast Model Removal: 'CU:inst1|triscFSM1:inst2|state.F'
 57. Fast Model Removal: 'CU:inst1|triscFSM1:inst2|state.S'
 58. Fast Model Removal: 'CU:inst1|triscFSM1:inst2|state.E'
 59. Fast Model Minimum Pulse Width: 'Clock'
 60. Fast Model Minimum Pulse Width: 'CU:inst1|triscFSM1:inst2|state.E'
 61. Fast Model Minimum Pulse Width: 'CU:inst1|triscFSM1:inst2|state.F'
 62. Fast Model Minimum Pulse Width: 'CU:inst1|triscFSM1:inst2|state.S'
 63. Fast Model Minimum Pulse Width: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Multicorner Timing Analysis Summary
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths
 76. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; CSE2441Project                                                    ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                 ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; Clock Name                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                        ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ACC:inst5|4BitCounter:inst|74193:inst|24~1 } ;
; Clock                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }                                      ;
; CU:inst1|triscFSM1:inst2|state.E           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CU:inst1|triscFSM1:inst2|state.E }           ;
; CU:inst1|triscFSM1:inst2|state.F           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CU:inst1|triscFSM1:inst2|state.F }           ;
; CU:inst1|triscFSM1:inst2|state.S           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CU:inst1|triscFSM1:inst2|state.S }           ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                           ;
+------------+-----------------+--------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note                                                  ;
+------------+-----------------+--------------------------------------------+-------------------------------------------------------+
; 219.25 MHz ; 219.25 MHz      ; CU:inst1|triscFSM1:inst2|state.S           ;                                                       ;
; 230.41 MHz ; 195.01 MHz      ; Clock                                      ; limit due to low minimum pulse width violation (tcl)  ;
; 598.09 MHz ; 450.05 MHz      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; limit due to low minimum pulse width violation (tcl)  ;
; 598.09 MHz ; 450.05 MHz      ; CU:inst1|triscFSM1:inst2|state.F           ; limit due to high minimum pulse width violation (tch) ;
; 654.45 MHz ; 450.05 MHz      ; CU:inst1|triscFSM1:inst2|state.E           ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+--------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow Model Setup Summary                                            ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CU:inst1|triscFSM1:inst2|state.S           ; -7.810 ; -28.448       ;
; CU:inst1|triscFSM1:inst2|state.F           ; -7.111 ; -25.007       ;
; CU:inst1|triscFSM1:inst2|state.E           ; -5.498 ; -42.345       ;
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; -4.752 ; -4.752        ;
; Clock                                      ; -3.340 ; -92.686       ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow Model Hold Summary                                             ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CU:inst1|triscFSM1:inst2|state.E           ; -3.610 ; -12.021       ;
; Clock                                      ; -2.572 ; -7.669        ;
; CU:inst1|triscFSM1:inst2|state.F           ; -1.330 ; -1.330        ;
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.065  ; 0.000         ;
; CU:inst1|triscFSM1:inst2|state.S           ; 0.800  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow Model Recovery Summary                                         ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CU:inst1|triscFSM1:inst2|state.F           ; -7.248 ; -26.005       ;
; CU:inst1|triscFSM1:inst2|state.E           ; -5.864 ; -20.797       ;
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; -4.889 ; -4.889        ;
; CU:inst1|triscFSM1:inst2|state.S           ; -3.272 ; -11.984       ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow Model Removal Summary                                         ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.830 ; 0.000         ;
; CU:inst1|triscFSM1:inst2|state.F           ; 2.000 ; 0.000         ;
; CU:inst1|triscFSM1:inst2|state.S           ; 3.472 ; 0.000         ;
; CU:inst1|triscFSM1:inst2|state.E           ; 3.937 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; -2.064 ; -167.483      ;
; CU:inst1|triscFSM1:inst2|state.E           ; -0.611 ; -9.776        ;
; CU:inst1|triscFSM1:inst2|state.F           ; -0.611 ; -4.888        ;
; CU:inst1|triscFSM1:inst2|state.S           ; -0.611 ; -4.888        ;
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; -0.611 ; -1.222        ;
+--------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CU:inst1|triscFSM1:inst2|state.S'                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                    ; Launch Clock                               ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+
; -7.810 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -3.294     ; 5.054      ;
; -7.725 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -3.294     ; 4.969      ;
; -7.685 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -4.228     ; 3.995      ;
; -7.542 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -3.294     ; 4.786      ;
; -7.335 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -3.294     ; 4.579      ;
; -7.108 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -3.294     ; 4.352      ;
; -7.067 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -3.294     ; 4.311      ;
; -6.830 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -3.012     ; 4.356      ;
; -6.473 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -3.012     ; 3.999      ;
; -6.470 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -3.012     ; 3.996      ;
; -6.265 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.842     ; 4.961      ;
; -6.229 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.842     ; 4.925      ;
; -5.988 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.739     ; 4.787      ;
; -5.802 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.908     ; 4.432      ;
; -5.703 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.842     ; 4.399      ;
; -5.671 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.842     ; 4.367      ;
; -5.513 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.739     ; 4.312      ;
; -5.198 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.560     ; 4.176      ;
; -5.185 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.908     ; 3.815      ;
; -5.166 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.560     ; 4.144      ;
; -5.008 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.457     ; 4.089      ;
; -4.841 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.560     ; 3.819      ;
; -4.809 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.560     ; 3.787      ;
; -4.651 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.457     ; 3.732      ;
; -4.527 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.626     ; 3.439      ;
; -4.265 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.626     ; 3.177      ;
; -3.605 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -2.428     ; 1.715      ;
; -3.561 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.282     ; 4.317      ;
; -3.364 ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.282     ; 4.120      ;
; -3.086 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.282     ; 3.842      ;
; -2.986 ; BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 0.000      ; 4.024      ;
; -2.889 ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.282     ; 3.645      ;
; -2.581 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 0.000      ; 3.619      ;
; -2.484 ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.784     ; 2.738      ;
; -2.369 ; BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 0.000      ; 3.407      ;
; -2.292 ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 0.000      ; 3.330      ;
; -2.224 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 0.000      ; 3.262      ;
; -2.173 ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.472     ; 2.739      ;
; -2.133 ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.010     ; 3.161      ;
; -1.982 ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 0.000      ; 3.020      ;
; -1.867 ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.784     ; 2.121      ;
; -1.698 ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.472     ; 2.264      ;
; -1.658 ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.010     ; 2.686      ;
; -1.246 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.569     ; 1.715      ;
; -1.165 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; 1.169      ; 2.872      ;
; -1.153 ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 0.272      ; 2.463      ;
; -1.101 ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.190     ; 1.949      ;
; -0.796 ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 0.272      ; 2.106      ;
; -0.665 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 1.169      ; 2.872      ;
; -0.548 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; 1.169      ; 2.255      ;
; -0.048 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 1.169      ; 2.255      ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CU:inst1|triscFSM1:inst2|state.F'                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                            ; Launch Clock                               ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+
; -7.111 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -3.659     ; 3.990      ;
; -6.246 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -3.284     ; 3.500      ;
; -5.891 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -2.822     ; 3.607      ;
; -5.759 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -2.510     ; 3.787      ;
; -4.614 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.832     ; 3.320      ;
; -4.582 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.832     ; 3.288      ;
; -4.497 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.273     ; 3.762      ;
; -4.488 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.273     ; 3.753      ;
; -4.424 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.729     ; 3.233      ;
; -4.299 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.058     ; 3.779      ;
; -4.263 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.058     ; 3.743      ;
; -4.188 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.370     ; 3.356      ;
; -4.153 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.370     ; 3.321      ;
; -4.037 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.267     ; 3.308      ;
; -3.943 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.898     ; 2.583      ;
; -3.836 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.124     ; 3.250      ;
; -3.711 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.170     ; 3.079      ;
; -3.699 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.955     ; 3.282      ;
; -3.686 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.436     ; 2.788      ;
; -3.482 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.339     ; 2.681      ;
; -3.031 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.859     ; 1.710      ;
; -1.997 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; -0.272     ; 2.763      ;
; -1.713 ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.190      ; 2.941      ;
; -1.408 ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.569      ; 3.015      ;
; -1.020 ; BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.784      ; 2.842      ;
; -0.672 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.000      ; 1.710      ;
; -0.569 ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.000      ; 1.607      ;
; -0.522 ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.000      ; 1.560      ;
; -0.518 ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.000      ; 1.556      ;
; 0.801  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; 1.953      ; 1.690      ;
; 1.301  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 1.953      ; 1.690      ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CU:inst1|triscFSM1:inst2|state.E'                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -5.498 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -2.904     ; 3.132      ;
; -5.071 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5] ; IR:inst2|RegisterPIPO75:inst|74175:inst|14        ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -3.816     ; 1.793      ;
; -4.904 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7] ; IR:inst2|RegisterPIPO75:inst|74175:inst|16        ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -3.816     ; 1.626      ;
; -4.902 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4] ; IR:inst2|RegisterPIPO75:inst|74175:inst|13        ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -3.816     ; 1.624      ;
; -4.751 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6] ; IR:inst2|RegisterPIPO75:inst|74175:inst|15        ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -3.816     ; 1.473      ;
; -4.716 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -2.871     ; 2.383      ;
; -4.602 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -2.388     ; 2.752      ;
; -4.485 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -2.388     ; 2.635      ;
; -3.949 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -1.452     ; 3.035      ;
; -3.862 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -1.508     ; 2.892      ;
; -3.476 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.992     ; 3.022      ;
; -3.357 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.485     ; 3.410      ;
; -3.333 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.936     ; 2.935      ;
; -3.296 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.936     ; 2.898      ;
; -2.929 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.992     ; 2.475      ;
; -2.882 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.541     ; 2.879      ;
; -2.612 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 1.704      ; 3.784      ;
; -2.247 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 1.760      ; 3.475      ;
; -2.213 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 1.760      ; 3.441      ;
; -1.872 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 1.863      ; 3.203      ;
; -1.586 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 1.694      ; 2.748      ;
; -1.168 ; CU:inst1|triscFSM1:inst2|state.O                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 1.843      ; 2.479      ;
; -0.528 ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated                                           ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; CU:inst1|triscFSM1:inst2|state.E ; CU:inst1|triscFSM1:inst2|state.E ; 1.000        ; 0.000      ; 1.566      ;
; -0.508 ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated                                           ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; CU:inst1|triscFSM1:inst2|state.E ; CU:inst1|triscFSM1:inst2|state.E ; 1.000        ; 0.000      ; 1.546      ;
; -0.379 ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated                                           ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.E ; CU:inst1|triscFSM1:inst2|state.E ; 1.000        ; 0.000      ; 1.417      ;
; -0.363 ; CU:inst1|triscFSM1:inst2|state.J                                                            ; CU:inst1|triscFSM1:inst2|nextstate.K_675          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 1.758      ; 0.976      ;
; -0.360 ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated                                           ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; CU:inst1|triscFSM1:inst2|state.E ; CU:inst1|triscFSM1:inst2|state.E ; 1.000        ; 0.000      ; 1.398      ;
; -0.272 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; CU:inst1|triscFSM1:inst2|nextstate.L_656          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 1.762      ; 0.993      ;
; -0.109 ; CU:inst1|triscFSM1:inst2|state.B                                                            ; CU:inst1|triscFSM1:inst2|nextstate.C_815          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 1.899      ; 0.819      ;
; -0.060 ; CU:inst1|triscFSM1:inst2|state.C                                                            ; CU:inst1|triscFSM1:inst2|nextstate.D_796          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 1.898      ; 0.831      ;
; 0.036  ; CU:inst1|triscFSM1:inst2|state.Q                                                            ; CU:inst1|triscFSM1:inst2|nextstate.R_548          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 1.974      ; 0.817      ;
; 0.119  ; CU:inst1|triscFSM1:inst2|state.N                                                            ; CU:inst1|triscFSM1:inst2|nextstate.O_602          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 1.804      ; 0.966      ;
; 0.193  ; CU:inst1|triscFSM1:inst2|state.I                                                            ; CU:inst1|triscFSM1:inst2|nextstate.J_694          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 1.899      ; 0.809      ;
; 0.261  ; CU:inst1|triscFSM1:inst2|state.M                                                            ; CU:inst1|triscFSM1:inst2|nextstate.N_621          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 1.947      ; 0.829      ;
; 0.392  ; CU:inst1|triscFSM1:inst2|state.D                                                            ; CU:inst1|triscFSM1:inst2|nextstate.E_777          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 1.901      ; 0.830      ;
; 0.502  ; CU:inst1|triscFSM1:inst2|state.R                                                            ; CU:inst1|triscFSM1:inst2|nextstate.S_529          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 1.976      ; 0.824      ;
; 0.512  ; CU:inst1|triscFSM1:inst2|state.P                                                            ; CU:inst1|triscFSM1:inst2|nextstate.Q_567          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 1.975      ; 0.814      ;
; 0.554  ; CU:inst1|triscFSM1:inst2|state.T                                                            ; CU:inst1|triscFSM1:inst2|nextstate.U_491          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 1.985      ; 0.802      ;
; 1.411  ; CU:inst1|triscFSM1:inst2|state.F                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; CU:inst1|triscFSM1:inst2|state.F ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 4.771      ; 3.105      ;
; 1.911  ; CU:inst1|triscFSM1:inst2|state.F                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; CU:inst1|triscFSM1:inst2|state.F ; CU:inst1|triscFSM1:inst2|state.E ; 1.000        ; 4.771      ; 3.105      ;
; 3.081  ; CU:inst1|triscFSM1:inst2|state.S                                                            ; CU:inst1|triscFSM1:inst2|nextstate.T_510          ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 4.732      ; 1.399      ;
; 3.581  ; CU:inst1|triscFSM1:inst2|state.S                                                            ; CU:inst1|triscFSM1:inst2|nextstate.T_510          ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.E ; 1.000        ; 4.732      ; 1.399      ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                            ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -4.752 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; -1.800     ; 3.990      ;
; -2.138 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; 0.586      ; 3.762      ;
; -2.129 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; 0.586      ; 3.753      ;
; -1.352 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; 0.689      ; 3.079      ;
; -1.123 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; 0.520      ; 2.681      ;
; -0.672 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; 0.000      ; 1.710      ;
; -0.049 ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.500        ; 2.428      ; 3.015      ;
; 0.687  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.500        ; 1.859      ; 1.710      ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -3.340 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                            ; Clock       ; 1.000        ; -0.911     ; 3.389      ;
; -3.330 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Clock                            ; Clock       ; 1.000        ; 0.022      ; 4.312      ;
; -3.278 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                            ; Clock       ; 1.000        ; 0.022      ; 4.260      ;
; -3.190 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                            ; Clock       ; 1.000        ; 0.023      ; 4.173      ;
; -3.141 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                            ; Clock       ; 1.000        ; 0.023      ; 4.124      ;
; -3.112 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock                            ; Clock       ; 1.000        ; 0.022      ; 4.094      ;
; -2.988 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock                            ; Clock       ; 1.000        ; 0.022      ; 3.970      ;
; -2.904 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                            ; Clock       ; 1.000        ; 0.023      ; 3.887      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ; Clock                            ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.544 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                            ; Clock       ; 1.000        ; 0.957      ; 4.461      ;
; -2.391 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                            ; Clock       ; 1.000        ; 0.023      ; 3.374      ;
; -2.291 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                            ; Clock       ; 1.000        ; 0.957      ; 4.208      ;
; -2.076 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock                            ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock                            ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock                            ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock                            ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg1  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock                            ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg2  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock                            ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg3  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock                            ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg4  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock                            ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.018 ; CU:inst1|triscFSM1:inst2|nextstate.Q_567                                                                             ; CU:inst1|triscFSM1:inst2|state.Q                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -1.975     ; 0.581      ;
; -2.018 ; CU:inst1|triscFSM1:inst2|nextstate.S_529                                                                             ; CU:inst1|triscFSM1:inst2|state.S                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -1.976     ; 0.580      ;
; -1.981 ; CU:inst1|triscFSM1:inst2|state.A                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                            ; Clock       ; 1.000        ; 1.475      ; 4.416      ;
; -1.914 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                            ; Clock       ; 1.000        ; 0.957      ; 3.831      ;
; -1.895 ; CU:inst1|triscFSM1:inst2|state.H                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                            ; Clock       ; 1.000        ; 1.419      ; 4.274      ;
; -1.835 ; CU:inst1|triscFSM1:inst2|state.A                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                            ; Clock       ; 1.000        ; 1.475      ; 4.270      ;
; -1.818 ; CU:inst1|triscFSM1:inst2|state.L                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                            ; Clock       ; 1.000        ; 1.474      ; 4.252      ;
; -1.782 ; CU:inst1|triscFSM1:inst2|state.K                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                            ; Clock       ; 1.000        ; 1.474      ; 4.216      ;
; -1.752 ; CU:inst1|triscFSM1:inst2|state.A                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                            ; Clock       ; 1.000        ; 1.475      ; 4.187      ;
; -1.718 ; CU:inst1|triscFSM1:inst2|state.C                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                            ; Clock       ; 1.000        ; 1.475      ; 4.153      ;
; -1.690 ; CU:inst1|triscFSM1:inst2|state.C                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                            ; Clock       ; 1.000        ; 1.475      ; 4.125      ;
; -1.641 ; CU:inst1|triscFSM1:inst2|state.A                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                            ; Clock       ; 1.000        ; 1.475      ; 4.076      ;
; -1.554 ; CU:inst1|triscFSM1:inst2|state.H                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                            ; Clock       ; 1.000        ; 1.419      ; 3.933      ;
; -1.545 ; CU:inst1|triscFSM1:inst2|state.D                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                            ; Clock       ; 1.000        ; 1.475      ; 3.980      ;
; -1.543 ; CU:inst1|triscFSM1:inst2|nextstate.U_491                                                                             ; CU:inst1|triscFSM1:inst2|state.U                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -1.985     ; 0.096      ;
; -1.532 ; CU:inst1|triscFSM1:inst2|nextstate.R_548                                                                             ; CU:inst1|triscFSM1:inst2|state.R                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -1.974     ; 0.096      ;
; -1.517 ; CU:inst1|triscFSM1:inst2|state.D                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                            ; Clock       ; 1.000        ; 1.475      ; 3.952      ;
; -1.506 ; CU:inst1|triscFSM1:inst2|state.H                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                            ; Clock       ; 1.000        ; 1.419      ; 3.885      ;
; -1.505 ; CU:inst1|triscFSM1:inst2|nextstate.N_621                                                                             ; CU:inst1|triscFSM1:inst2|state.N                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -1.947     ; 0.096      ;
; -1.468 ; CU:inst1|triscFSM1:inst2|state.H                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                            ; Clock       ; 1.000        ; 1.419      ; 3.847      ;
; -1.459 ; CU:inst1|triscFSM1:inst2|nextstate.E_777                                                                             ; CU:inst1|triscFSM1:inst2|state.E                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -1.901     ; 0.096      ;
; -1.457 ; CU:inst1|triscFSM1:inst2|nextstate.J_694                                                                             ; CU:inst1|triscFSM1:inst2|state.J                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -1.899     ; 0.096      ;
; -1.457 ; CU:inst1|triscFSM1:inst2|nextstate.C_815                                                                             ; CU:inst1|triscFSM1:inst2|state.C                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -1.899     ; 0.096      ;
; -1.456 ; CU:inst1|triscFSM1:inst2|nextstate.D_796                                                                             ; CU:inst1|triscFSM1:inst2|state.D                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -1.898     ; 0.096      ;
; -1.409 ; CU:inst1|triscFSM1:inst2|state.L                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock                            ; Clock       ; 1.000        ; 1.474      ; 3.843      ;
; -1.382 ; CU:inst1|triscFSM1:inst2|nextstate.T_510                                                                             ; CU:inst1|triscFSM1:inst2|state.T                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -1.824     ; 0.096      ;
; -1.374 ; CU:inst1|triscFSM1:inst2|state.K                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock                            ; Clock       ; 1.000        ; 1.474      ; 3.808      ;
; -1.362 ; CU:inst1|triscFSM1:inst2|nextstate.O_602                                                                             ; CU:inst1|triscFSM1:inst2|state.O                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -1.804     ; 0.096      ;
; -1.356 ; CU:inst1|triscFSM1:inst2|state.L                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock                            ; Clock       ; 1.000        ; 1.474      ; 3.790      ;
; -1.355 ; CU:inst1|triscFSM1:inst2|state.G                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                            ; Clock       ; 1.000        ; 1.408      ; 3.723      ;
; -1.324 ; CU:inst1|triscFSM1:inst2|state.K                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock                            ; Clock       ; 1.000        ; 1.474      ; 3.758      ;
; -1.320 ; CU:inst1|triscFSM1:inst2|nextstate.L_656                                                                             ; CU:inst1|triscFSM1:inst2|state.L                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -1.762     ; 0.096      ;
; -1.318 ; CU:inst1|triscFSM1:inst2|nextstate.B_834                                                                             ; CU:inst1|triscFSM1:inst2|state.B                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -1.760     ; 0.096      ;
; -1.316 ; CU:inst1|triscFSM1:inst2|nextstate.K_675                                                                             ; CU:inst1|triscFSM1:inst2|state.K                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -1.758     ; 0.096      ;
; -1.282 ; CU:inst1|triscFSM1:inst2|state.H                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                            ; Clock       ; 1.000        ; 2.353      ; 4.595      ;
; -1.258 ; CU:inst1|triscFSM1:inst2|state.U                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock                            ; Clock       ; 1.000        ; 1.577      ; 3.795      ;
; -1.238 ; CU:inst1|triscFSM1:inst2|state.A                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                            ; Clock       ; 1.000        ; 2.409      ; 4.607      ;
; -1.218 ; CU:inst1|triscFSM1:inst2|state.U                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                            ; Clock       ; 1.000        ; 1.577      ; 3.755      ;
; -1.166 ; CU:inst1|triscFSM1:inst2|state.U                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock                            ; Clock       ; 1.000        ; 1.577      ; 3.703      ;
; -1.150 ; CU:inst1|triscFSM1:inst2|state.B                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                            ; Clock       ; 1.000        ; 1.475      ; 3.585      ;
; -1.139 ; CU:inst1|triscFSM1:inst2|state.A                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                            ; Clock       ; 1.000        ; 2.409      ; 4.508      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CU:inst1|triscFSM1:inst2|state.E'                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -3.610 ; CU:inst1|triscFSM1:inst2|state.S                                                            ; CU:inst1|triscFSM1:inst2|nextstate.T_510          ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.E ; 0.000        ; 4.732      ; 1.399      ;
; -3.110 ; CU:inst1|triscFSM1:inst2|state.S                                                            ; CU:inst1|triscFSM1:inst2|nextstate.T_510          ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 4.732      ; 1.399      ;
; -1.943 ; CU:inst1|triscFSM1:inst2|state.F                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; CU:inst1|triscFSM1:inst2|state.F ; CU:inst1|triscFSM1:inst2|state.E ; 0.000        ; 4.771      ; 3.105      ;
; -1.443 ; CU:inst1|triscFSM1:inst2|state.F                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; CU:inst1|triscFSM1:inst2|state.F ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 4.771      ; 3.105      ;
; -0.683 ; CU:inst1|triscFSM1:inst2|state.T                                                            ; CU:inst1|triscFSM1:inst2|nextstate.U_491          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 1.985      ; 0.802      ;
; -0.661 ; CU:inst1|triscFSM1:inst2|state.P                                                            ; CU:inst1|triscFSM1:inst2|nextstate.Q_567          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 1.975      ; 0.814      ;
; -0.657 ; CU:inst1|triscFSM1:inst2|state.Q                                                            ; CU:inst1|triscFSM1:inst2|nextstate.R_548          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 1.974      ; 0.817      ;
; -0.652 ; CU:inst1|triscFSM1:inst2|state.R                                                            ; CU:inst1|triscFSM1:inst2|nextstate.S_529          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 1.976      ; 0.824      ;
; -0.618 ; CU:inst1|triscFSM1:inst2|state.M                                                            ; CU:inst1|triscFSM1:inst2|nextstate.N_621          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 1.947      ; 0.829      ;
; -0.590 ; CU:inst1|triscFSM1:inst2|state.I                                                            ; CU:inst1|triscFSM1:inst2|nextstate.J_694          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 1.899      ; 0.809      ;
; -0.580 ; CU:inst1|triscFSM1:inst2|state.B                                                            ; CU:inst1|triscFSM1:inst2|nextstate.C_815          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 1.899      ; 0.819      ;
; -0.571 ; CU:inst1|triscFSM1:inst2|state.D                                                            ; CU:inst1|triscFSM1:inst2|nextstate.E_777          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 1.901      ; 0.830      ;
; -0.567 ; CU:inst1|triscFSM1:inst2|state.C                                                            ; CU:inst1|triscFSM1:inst2|nextstate.D_796          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 1.898      ; 0.831      ;
; -0.338 ; CU:inst1|triscFSM1:inst2|state.N                                                            ; CU:inst1|triscFSM1:inst2|nextstate.O_602          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 1.804      ; 0.966      ;
; -0.282 ; CU:inst1|triscFSM1:inst2|state.J                                                            ; CU:inst1|triscFSM1:inst2|nextstate.K_675          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 1.758      ; 0.976      ;
; -0.269 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; CU:inst1|triscFSM1:inst2|nextstate.L_656          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 1.762      ; 0.993      ;
; 1.112  ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated                                           ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; CU:inst1|triscFSM1:inst2|state.E ; CU:inst1|triscFSM1:inst2|state.E ; 0.000        ; 0.000      ; 1.398      ;
; 1.131  ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated                                           ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.E ; CU:inst1|triscFSM1:inst2|state.E ; 0.000        ; 0.000      ; 1.417      ;
; 1.136  ; CU:inst1|triscFSM1:inst2|state.O                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 1.843      ; 2.479      ;
; 1.260  ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated                                           ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; CU:inst1|triscFSM1:inst2|state.E ; CU:inst1|triscFSM1:inst2|state.E ; 0.000        ; 0.000      ; 1.546      ;
; 1.280  ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated                                           ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; CU:inst1|triscFSM1:inst2|state.E ; CU:inst1|triscFSM1:inst2|state.E ; 0.000        ; 0.000      ; 1.566      ;
; 1.554  ; CU:inst1|triscFSM1:inst2|state.G                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 1.694      ; 2.748      ;
; 1.840  ; CU:inst1|triscFSM1:inst2|state.U                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 1.863      ; 3.203      ;
; 2.181  ; CU:inst1|triscFSM1:inst2|state.L                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 1.760      ; 3.441      ;
; 2.215  ; CU:inst1|triscFSM1:inst2|state.A                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 1.760      ; 3.475      ;
; 2.580  ; CU:inst1|triscFSM1:inst2|state.H                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 1.704      ; 3.784      ;
; 3.520  ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.541     ; 2.765      ;
; 3.547  ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.992     ; 2.341      ;
; 4.048  ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.936     ; 2.898      ;
; 4.064  ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.992     ; 2.858      ;
; 4.085  ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.936     ; 2.935      ;
; 4.109  ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.485     ; 3.410      ;
; 4.451  ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -1.508     ; 2.729      ;
; 4.701  ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -1.452     ; 3.035      ;
; 5.028  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -2.388     ; 2.426      ;
; 5.045  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -2.388     ; 2.443      ;
; 5.357  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -2.871     ; 2.272      ;
; 5.503  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6] ; IR:inst2|RegisterPIPO75:inst|74175:inst|15        ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -3.816     ; 1.473      ;
; 5.654  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4] ; IR:inst2|RegisterPIPO75:inst|74175:inst|13        ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -3.816     ; 1.624      ;
; 5.656  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7] ; IR:inst2|RegisterPIPO75:inst|74175:inst|16        ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -3.816     ; 1.626      ;
; 5.823  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5] ; IR:inst2|RegisterPIPO75:inst|74175:inst|14        ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -3.816     ; 1.793      ;
; 6.063  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -2.904     ; 2.945      ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                              ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -2.572 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Clock       ; 0.000        ; 4.485      ; 2.163      ;
; -2.072 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Clock       ; -0.500       ; 4.485      ; 2.163      ;
; -1.399 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                                                  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CU:inst1|triscFSM1:inst2|state.F           ; Clock       ; -0.500       ; 3.681      ; 2.032      ;
; -1.366 ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated                                                                   ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; 3.861      ; 2.245      ;
; -1.011 ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CU:inst1|triscFSM1:inst2|state.S           ; Clock       ; -0.500       ; 4.250      ; 2.989      ;
; -0.979 ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                                                  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CU:inst1|triscFSM1:inst2|state.F           ; Clock       ; -0.500       ; 3.306      ; 2.077      ;
; -0.547 ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated                                                                  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CU:inst1|triscFSM1:inst2|state.F           ; Clock       ; -0.500       ; 2.844      ; 2.047      ;
; -0.480 ; CU:inst1|triscFSM1:inst2|state.O                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_we_reg       ; Clock                                      ; Clock       ; 0.000        ; 2.492      ; 2.262      ;
; -0.253 ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated                                                                  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CU:inst1|triscFSM1:inst2|state.F           ; Clock       ; -0.500       ; 2.532      ; 2.029      ;
; -0.236 ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated                                                                   ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; 2.894      ; 2.408      ;
; -0.090 ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated                                                                   ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; 2.927      ; 2.587      ;
; -0.040 ; BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CU:inst1|triscFSM1:inst2|state.S           ; Clock       ; -0.500       ; 3.316      ; 3.026      ;
; -0.040 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                                                  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Clock       ; 0.000        ; 1.822      ; 2.032      ;
; 0.012  ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated                                                                   ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; 3.345      ; 3.107      ;
; 0.044  ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated                                                                   ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; 3.345      ; 3.139      ;
; 0.122  ; CU:inst1|triscFSM1:inst2|state.O                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_we_reg       ; Clock                                      ; Clock       ; 0.000        ; 1.558      ; 1.930      ;
; 0.199  ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CU:inst1|triscFSM1:inst2|state.S           ; Clock       ; -0.500       ; 3.034      ; 2.983      ;
; 0.313  ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CU:inst1|triscFSM1:inst2|state.S           ; Clock       ; -0.500       ; 3.034      ; 3.097      ;
; 0.411  ; CU:inst1|triscFSM1:inst2|state.G                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Clock                                      ; Clock       ; 0.000        ; 2.342      ; 3.003      ;
; 0.529  ; CU:inst1|triscFSM1:inst2|state.U                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Clock                                      ; Clock       ; 0.000        ; 2.511      ; 3.290      ;
; 0.584  ; CU:inst1|triscFSM1:inst2|state.B                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 2.409      ; 3.243      ;
; 0.609  ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated                                                                   ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; 2.411      ; 2.770      ;
; 0.630  ; CU:inst1|triscFSM1:inst2|state.L                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Clock                                      ; Clock       ; 0.000        ; 2.408      ; 3.288      ;
; 0.649  ; CU:inst1|triscFSM1:inst2|state.B                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 2.409      ; 3.308      ;
; 0.653  ; CU:inst1|triscFSM1:inst2|state.B                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 2.409      ; 3.312      ;
; 0.657  ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated                                                                   ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; 2.411      ; 2.818      ;
; 0.713  ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated                                                                   ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; 1.960      ; 2.423      ;
; 0.825  ; CU:inst1|triscFSM1:inst2|state.H                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 2.353      ; 3.428      ;
; 0.883  ; CU:inst1|triscFSM1:inst2|state.B                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 2.409      ; 3.542      ;
; 0.979  ; CU:inst1|triscFSM1:inst2|state.D                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 2.409      ; 3.638      ;
; 1.044  ; CU:inst1|triscFSM1:inst2|state.D                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 2.409      ; 3.703      ;
; 1.048  ; CU:inst1|triscFSM1:inst2|state.D                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 2.409      ; 3.707      ;
; 1.069  ; CU:inst1|triscFSM1:inst2|state.K                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Clock                                      ; Clock       ; 0.000        ; 2.408      ; 3.727      ;
; 1.075  ; CU:inst1|triscFSM1:inst2|state.A                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 2.409      ; 3.734      ;
; 1.076  ; CU:inst1|triscFSM1:inst2|state.L                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock                                      ; Clock       ; 0.000        ; 1.474      ; 2.800      ;
; 1.114  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                         ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 0.957      ; 2.321      ;
; 1.152  ; CU:inst1|triscFSM1:inst2|state.C                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 2.409      ; 3.811      ;
; 1.153  ; CU:inst1|triscFSM1:inst2|state.H                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 2.353      ; 3.756      ;
; 1.217  ; CU:inst1|triscFSM1:inst2|state.C                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 2.409      ; 3.876      ;
; 1.221  ; CU:inst1|triscFSM1:inst2|state.C                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 2.409      ; 3.880      ;
; 1.250  ; CU:inst1|triscFSM1:inst2|state.B                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 1.475      ; 2.975      ;
; 1.262  ; CU:inst1|triscFSM1:inst2|state.B                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 1.475      ; 2.987      ;
; 1.278  ; CU:inst1|triscFSM1:inst2|state.D                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 2.409      ; 3.937      ;
; 1.395  ; CU:inst1|triscFSM1:inst2|state.U                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                                      ; Clock       ; 0.000        ; 1.577      ; 3.222      ;
; 1.395  ; CU:inst1|triscFSM1:inst2|state.G                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock                                      ; Clock       ; 0.000        ; 1.408      ; 3.053      ;
; 1.421  ; CU:inst1|triscFSM1:inst2|state.L                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock                                      ; Clock       ; 0.000        ; 1.474      ; 3.145      ;
; 1.447  ; CU:inst1|triscFSM1:inst2|state.H                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 2.353      ; 4.050      ;
; 1.451  ; CU:inst1|triscFSM1:inst2|state.C                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 2.409      ; 4.110      ;
; 1.472  ; CU:inst1|triscFSM1:inst2|state.U                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock                                      ; Clock       ; 0.000        ; 1.577      ; 3.299      ;
; 1.608  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                         ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 0.957      ; 2.815      ;
; 1.617  ; CU:inst1|triscFSM1:inst2|state.G                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock                                      ; Clock       ; 0.000        ; 1.408      ; 3.275      ;
; 1.645  ; CU:inst1|triscFSM1:inst2|state.D                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 1.475      ; 3.370      ;
; 1.657  ; CU:inst1|triscFSM1:inst2|state.D                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 1.475      ; 3.382      ;
; 1.681  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                         ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 0.957      ; 2.888      ;
; 1.724  ; CU:inst1|triscFSM1:inst2|state.L                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                                      ; Clock       ; 0.000        ; 1.474      ; 3.448      ;
; 1.742  ; CU:inst1|triscFSM1:inst2|state.A                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 2.409      ; 4.401      ;
; 1.747  ; CU:inst1|triscFSM1:inst2|state.U                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock                                      ; Clock       ; 0.000        ; 1.577      ; 3.574      ;
; 1.753  ; CU:inst1|triscFSM1:inst2|state.K                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock                                      ; Clock       ; 0.000        ; 1.474      ; 3.477      ;
; 1.784  ; CU:inst1|triscFSM1:inst2|state.K                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock                                      ; Clock       ; 0.000        ; 1.474      ; 3.508      ;
; 1.818  ; CU:inst1|triscFSM1:inst2|state.C                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 1.475      ; 3.543      ;
; 1.828  ; CU:inst1|triscFSM1:inst2|state.H                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 2.353      ; 4.431      ;
; 1.830  ; CU:inst1|triscFSM1:inst2|state.C                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 1.475      ; 3.555      ;
; 1.832  ; CU:inst1|triscFSM1:inst2|state.B                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 1.475      ; 3.557      ;
; 1.849  ; CU:inst1|triscFSM1:inst2|state.A                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 2.409      ; 4.508      ;
; 1.860  ; CU:inst1|triscFSM1:inst2|state.B                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 1.475      ; 3.585      ;
; 1.948  ; CU:inst1|triscFSM1:inst2|state.A                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 2.409      ; 4.607      ;
; 2.044  ; CU:inst1|triscFSM1:inst2|state.H                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 1.419      ; 3.713      ;
; 2.065  ; CU:inst1|triscFSM1:inst2|state.G                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                                      ; Clock       ; 0.000        ; 1.408      ; 3.723      ;
; 2.068  ; CU:inst1|triscFSM1:inst2|nextstate.K_675                                                                            ; CU:inst1|triscFSM1:inst2|state.K                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -1.758     ; 0.096      ;
; 2.070  ; CU:inst1|triscFSM1:inst2|nextstate.B_834                                                                            ; CU:inst1|triscFSM1:inst2|state.B                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -1.760     ; 0.096      ;
; 2.072  ; CU:inst1|triscFSM1:inst2|nextstate.L_656                                                                            ; CU:inst1|triscFSM1:inst2|state.L                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -1.762     ; 0.096      ;
; 2.101  ; CU:inst1|triscFSM1:inst2|state.H                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 1.419      ; 3.770      ;
; 2.102  ; CU:inst1|triscFSM1:inst2|state.H                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 1.419      ; 3.771      ;
; 2.114  ; CU:inst1|triscFSM1:inst2|nextstate.O_602                                                                            ; CU:inst1|triscFSM1:inst2|state.O                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -1.804     ; 0.096      ;
; 2.134  ; CU:inst1|triscFSM1:inst2|nextstate.T_510                                                                            ; CU:inst1|triscFSM1:inst2|state.T                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -1.824     ; 0.096      ;
; 2.203  ; CU:inst1|triscFSM1:inst2|state.K                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                                      ; Clock       ; 0.000        ; 1.474      ; 3.927      ;
; 2.205  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                         ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 0.023      ; 2.478      ;
; 2.208  ; CU:inst1|triscFSM1:inst2|nextstate.D_796                                                                            ; CU:inst1|triscFSM1:inst2|state.D                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -1.898     ; 0.096      ;
; 2.209  ; CU:inst1|triscFSM1:inst2|nextstate.J_694                                                                            ; CU:inst1|triscFSM1:inst2|state.J                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -1.899     ; 0.096      ;
; 2.209  ; CU:inst1|triscFSM1:inst2|nextstate.C_815                                                                            ; CU:inst1|triscFSM1:inst2|state.C                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -1.899     ; 0.096      ;
; 2.211  ; CU:inst1|triscFSM1:inst2|nextstate.E_777                                                                            ; CU:inst1|triscFSM1:inst2|state.E                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -1.901     ; 0.096      ;
; 2.227  ; CU:inst1|triscFSM1:inst2|state.D                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 1.475      ; 3.952      ;
; 2.255  ; CU:inst1|triscFSM1:inst2|state.D                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 1.475      ; 3.980      ;
; 2.257  ; CU:inst1|triscFSM1:inst2|nextstate.N_621                                                                            ; CU:inst1|triscFSM1:inst2|state.N                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -1.947     ; 0.096      ;
; 2.261  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                         ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 0.023      ; 2.534      ;
; 2.284  ; CU:inst1|triscFSM1:inst2|nextstate.R_548                                                                            ; CU:inst1|triscFSM1:inst2|state.R                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -1.974     ; 0.096      ;
; 2.294  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                         ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 0.023      ; 2.567      ;
; 2.295  ; CU:inst1|triscFSM1:inst2|nextstate.U_491                                                                            ; CU:inst1|triscFSM1:inst2|state.U                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -1.985     ; 0.096      ;
; 2.351  ; CU:inst1|triscFSM1:inst2|state.A                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 1.475      ; 4.076      ;
; 2.390  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                         ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 0.023      ; 2.663      ;
; 2.400  ; CU:inst1|triscFSM1:inst2|state.C                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 1.475      ; 4.125      ;
; 2.428  ; CU:inst1|triscFSM1:inst2|state.C                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 1.475      ; 4.153      ;
; 2.441  ; CU:inst1|triscFSM1:inst2|state.H                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 1.419      ; 4.110      ;
; 2.462  ; CU:inst1|triscFSM1:inst2|state.A                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 1.475      ; 4.187      ;
; 2.545  ; CU:inst1|triscFSM1:inst2|state.A                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 1.475      ; 4.270      ;
; 2.691  ; CU:inst1|triscFSM1:inst2|state.A                                                                                    ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 1.475      ; 4.416      ;
; 2.770  ; CU:inst1|triscFSM1:inst2|nextstate.Q_567                                                                            ; CU:inst1|triscFSM1:inst2|state.Q                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -1.975     ; 0.581      ;
; 2.770  ; CU:inst1|triscFSM1:inst2|nextstate.S_529                                                                            ; CU:inst1|triscFSM1:inst2|state.S                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -1.976     ; 0.580      ;
; 2.786  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock                                      ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock                                      ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CU:inst1|triscFSM1:inst2|state.F'                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                            ; Launch Clock                               ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.330 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 1.953      ; 0.909      ;
; -0.830 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; 1.953      ; 0.909      ;
; 1.270  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.000      ; 1.556      ;
; 1.274  ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.000      ; 1.560      ;
; 1.321  ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.000      ; 1.607      ;
; 1.424  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.000      ; 1.710      ;
; 1.483  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.784      ; 2.553      ;
; 1.812  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.569      ; 2.667      ;
; 2.134  ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.190      ; 2.610      ;
; 2.499  ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; -0.272     ; 2.513      ;
; 3.783  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.859     ; 1.710      ;
; 3.897  ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.370     ; 2.313      ;
; 3.918  ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.955     ; 2.749      ;
; 4.234  ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.339     ; 2.681      ;
; 4.247  ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.058     ; 2.975      ;
; 4.293  ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.267     ; 2.812      ;
; 4.352  ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.170     ; 2.968      ;
; 4.438  ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.436     ; 2.788      ;
; 4.453  ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.273     ; 2.966      ;
; 4.574  ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.370     ; 2.990      ;
; 4.588  ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.124     ; 3.250      ;
; 4.695  ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.898     ; 2.583      ;
; 4.721  ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.832     ; 2.675      ;
; 4.726  ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.058     ; 3.454      ;
; 4.892  ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.273     ; 3.405      ;
; 5.047  ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.729     ; 3.104      ;
; 5.084  ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.832     ; 3.038      ;
; 6.222  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -2.510     ; 3.498      ;
; 6.312  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -2.822     ; 3.276      ;
; 6.748  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -3.284     ; 3.250      ;
; 7.515  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -3.659     ; 3.642      ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                            ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.065 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; -0.500       ; 1.859      ; 1.710      ;
; 0.453 ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; -0.500       ; 2.428      ; 2.667      ;
; 1.424 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; 0.000      ; 1.710      ;
; 1.875 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; 0.520      ; 2.681      ;
; 1.993 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; 0.689      ; 2.968      ;
; 2.094 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; 0.586      ; 2.966      ;
; 2.533 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; 0.586      ; 3.405      ;
; 5.156 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; -1.800     ; 3.642      ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CU:inst1|triscFSM1:inst2|state.S'                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                    ; Launch Clock                               ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.800 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 1.169      ; 2.255      ;
; 1.300 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; 1.169      ; 2.255      ;
; 1.417 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 1.169      ; 2.872      ;
; 1.548 ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 0.272      ; 2.106      ;
; 1.853 ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.190     ; 1.949      ;
; 1.905 ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 0.272      ; 2.463      ;
; 1.917 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; 1.169      ; 2.872      ;
; 1.998 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.569     ; 1.715      ;
; 2.386 ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 0.000      ; 2.672      ;
; 2.410 ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.010     ; 2.686      ;
; 2.450 ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.472     ; 2.264      ;
; 2.619 ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.784     ; 2.121      ;
; 2.713 ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 0.000      ; 2.999      ;
; 2.726 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 0.000      ; 3.012      ;
; 2.832 ; BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 0.000      ; 3.118      ;
; 2.885 ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.010     ; 3.161      ;
; 2.925 ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.472     ; 2.739      ;
; 3.083 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 0.000      ; 3.369      ;
; 3.236 ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.784     ; 2.738      ;
; 3.310 ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.282     ; 3.314      ;
; 3.449 ; BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 0.000      ; 3.735      ;
; 3.588 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.282     ; 3.592      ;
; 3.785 ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.282     ; 3.789      ;
; 4.063 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.282     ; 4.067      ;
; 4.357 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -2.428     ; 1.715      ;
; 4.476 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.560     ; 2.702      ;
; 4.808 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.908     ; 2.686      ;
; 4.872 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.457     ; 3.201      ;
; 4.922 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.626     ; 3.082      ;
; 4.926 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.739     ; 2.973      ;
; 5.027 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.842     ; 2.971      ;
; 5.073 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.842     ; 3.017      ;
; 5.153 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.560     ; 3.379      ;
; 5.267 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.739     ; 3.314      ;
; 5.279 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.626     ; 3.439      ;
; 5.285 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -3.012     ; 2.059      ;
; 5.305 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.560     ; 3.531      ;
; 5.335 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -3.012     ; 2.109      ;
; 5.466 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.842     ; 3.410      ;
; 5.600 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -3.294     ; 2.092      ;
; 5.614 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.908     ; 3.492      ;
; 5.631 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.457     ; 3.960      ;
; 5.668 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.560     ; 3.894      ;
; 5.750 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.842     ; 3.694      ;
; 5.942 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -3.012     ; 2.716      ;
; 6.058 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -3.294     ; 2.550      ;
; 6.079 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -3.294     ; 2.571      ;
; 6.386 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -3.294     ; 2.878      ;
; 6.533 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -3.294     ; 3.025      ;
; 6.861 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -3.294     ; 3.353      ;
; 7.313 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -4.228     ; 2.871      ;
+-------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CU:inst1|triscFSM1:inst2|state.F'                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                            ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -7.248 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -3.659     ; 4.127      ;
; -6.538 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -3.284     ; 3.792      ;
; -6.122 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -2.822     ; 3.838      ;
; -6.097 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -2.510     ; 4.125      ;
; -4.906 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.832     ; 3.612      ;
; -4.874 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.832     ; 3.580      ;
; -4.762 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.729     ; 3.571      ;
; -4.637 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.058     ; 4.117      ;
; -4.634 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.273     ; 3.899      ;
; -4.625 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.273     ; 3.890      ;
; -4.601 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.058     ; 4.081      ;
; -4.419 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.370     ; 3.587      ;
; -4.384 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.370     ; 3.552      ;
; -4.268 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.267     ; 3.539      ;
; -4.235 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.898     ; 2.875      ;
; -4.201 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.436     ; 3.303      ;
; -4.174 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.124     ; 3.588      ;
; -4.037 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.955     ; 3.620      ;
; -3.977 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.170     ; 3.345      ;
; -3.859 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.339     ; 3.058      ;
; -2.289 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; -0.272     ; 3.055      ;
; -1.944 ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.190      ; 3.172      ;
; -1.545 ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.569      ; 3.152      ;
; -1.358 ; BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.784      ; 3.180      ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CU:inst1|triscFSM1:inst2|state.E'                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                           ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -5.864 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -2.904     ; 3.498      ;
; -5.216 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -2.871     ; 2.883      ;
; -4.859 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -2.388     ; 3.009      ;
; -4.858 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -2.388     ; 3.008      ;
; -4.315 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -1.452     ; 3.401      ;
; -4.251 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -1.508     ; 3.281      ;
; -3.857 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.485     ; 3.910      ;
; -3.850 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.992     ; 3.396      ;
; -3.662 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.936     ; 3.264      ;
; -3.552 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.936     ; 3.154      ;
; -3.382 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.541     ; 3.379      ;
; -3.294 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.992     ; 2.840      ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                            ; Launch Clock                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+--------------------------------------------+--------------+------------+------------+
; -4.889 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; -1.800     ; 4.127      ;
; -2.275 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; 0.586      ; 3.899      ;
; -2.266 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; 0.586      ; 3.890      ;
; -1.618 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; 0.689      ; 3.345      ;
; -1.500 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; 0.520      ; 3.058      ;
; -0.186 ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.500        ; 2.428      ; 3.152      ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CU:inst1|triscFSM1:inst2|state.S'                                                                                                                           ;
+--------+----------------------------------+--------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                    ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -3.272 ; CU:inst1|triscFSM1:inst2|state.A ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock        ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.842     ; 1.968      ;
; -3.272 ; CU:inst1|triscFSM1:inst2|state.A ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock        ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.842     ; 1.968      ;
; -2.720 ; CU:inst1|triscFSM1:inst2|state.A ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock        ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.560     ; 1.698      ;
; -2.720 ; CU:inst1|triscFSM1:inst2|state.A ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock        ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.560     ; 1.698      ;
+--------+----------------------------------+--------------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                            ; Launch Clock                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.830 ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; -0.500       ; 2.428      ; 3.044      ;
; 2.241 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; 0.689      ; 3.216      ;
; 2.252 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; 0.520      ; 3.058      ;
; 2.471 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; 0.586      ; 3.343      ;
; 2.910 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; 0.586      ; 3.782      ;
; 5.533 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; -1.800     ; 4.019      ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CU:inst1|triscFSM1:inst2|state.F'                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                            ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.000 ; BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.784      ; 3.070      ;
; 2.189 ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.569      ; 3.044      ;
; 2.649 ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.190      ; 3.125      ;
; 2.966 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; -0.272     ; 2.980      ;
; 4.412 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.370     ; 2.828      ;
; 4.435 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.955     ; 3.266      ;
; 4.600 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.170     ; 3.216      ;
; 4.611 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.339     ; 3.058      ;
; 4.661 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.058     ; 3.389      ;
; 4.808 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.267     ; 3.327      ;
; 4.830 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.273     ; 3.343      ;
; 4.926 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.124     ; 3.588      ;
; 4.953 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.436     ; 3.303      ;
; 4.987 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.898     ; 2.875      ;
; 5.089 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.370     ; 3.505      ;
; 5.188 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.832     ; 3.142      ;
; 5.243 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.058     ; 3.971      ;
; 5.269 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.273     ; 3.782      ;
; 5.468 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.729     ; 3.525      ;
; 5.551 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.832     ; 3.505      ;
; 6.739 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -2.510     ; 4.015      ;
; 6.827 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -2.822     ; 3.791      ;
; 7.215 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -3.284     ; 3.717      ;
; 7.892 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -3.659     ; 4.019      ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CU:inst1|triscFSM1:inst2|state.S'                                                                                                                           ;
+-------+----------------------------------+--------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                    ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; 3.472 ; CU:inst1|triscFSM1:inst2|state.A ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock        ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.560     ; 1.698      ;
; 3.472 ; CU:inst1|triscFSM1:inst2|state.A ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock        ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.560     ; 1.698      ;
; 4.024 ; CU:inst1|triscFSM1:inst2|state.A ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock        ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.842     ; 1.968      ;
; 4.024 ; CU:inst1|triscFSM1:inst2|state.A ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock        ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.842     ; 1.968      ;
+-------+----------------------------------+--------------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CU:inst1|triscFSM1:inst2|state.E'                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                           ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; 3.937 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.992     ; 2.731      ;
; 4.004 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.541     ; 3.249      ;
; 4.304 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.936     ; 3.154      ;
; 4.393 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.992     ; 3.187      ;
; 4.414 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.936     ; 3.264      ;
; 4.609 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.485     ; 3.910      ;
; 4.980 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -1.508     ; 3.258      ;
; 5.067 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -1.452     ; 3.401      ;
; 5.374 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -2.388     ; 2.772      ;
; 5.527 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -2.388     ; 2.925      ;
; 5.841 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -2.871     ; 2.756      ;
; 6.615 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -2.904     ; 3.497      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.A                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.A                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.B                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.B                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.C                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.C                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.D                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.D                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.E                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.E                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.F                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.F                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.G                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.G                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.H                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.H                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.I                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.I                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.J                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.J                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.K                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.K                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.L                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.L                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.M                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.M                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.N                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.N                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.O                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.O                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.P                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CU:inst1|triscFSM1:inst2|state.E'                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; IR:inst2|RegisterPIPO75:inst|74175:inst|13        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; IR:inst2|RegisterPIPO75:inst|74175:inst|13        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; IR:inst2|RegisterPIPO75:inst|74175:inst|14        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; IR:inst2|RegisterPIPO75:inst|74175:inst|14        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; IR:inst2|RegisterPIPO75:inst|74175:inst|15        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; IR:inst2|RegisterPIPO75:inst|74175:inst|15        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; IR:inst2|RegisterPIPO75:inst|74175:inst|16        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; IR:inst2|RegisterPIPO75:inst|74175:inst|16        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.C_815          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.C_815          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.D_796          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.D_796          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.E_777          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.E_777          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.J_694          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.J_694          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.K_675          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.K_675          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.L_656          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.L_656          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.N_621          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.N_621          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.O_602          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.O_602          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.Q_567          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.Q_567          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.R_548          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.R_548          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.S_529          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.S_529          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.T_510          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.T_510          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.U_491          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.U_491          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|Selector27~0clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|Selector27~0clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|Selector27~0clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|Selector27~0clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|Selector27~0|combout                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|Selector27~0|combout                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst1|inst2|Selector27~0|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst1|inst2|Selector27~0|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.B_834|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.B_834|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.C_815|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.C_815|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.D_796|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.D_796|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.E_777|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.E_777|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.J_694|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.J_694|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.K_675|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.K_675|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.L_656|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.L_656|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.N_621|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.N_621|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.O_602|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.O_602|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.Q_567|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.Q_567|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.R_548|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.R_548|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.S_529|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.S_529|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.T_510|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.T_510|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.U_491|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.U_491|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst1|inst2|state.E|regout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst1|inst2|state.E|regout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst2|inst|inst|13|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst2|inst|inst|13|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst2|inst|inst|14|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst2|inst|inst|14|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst2|inst|inst|15|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst2|inst|inst|15|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst2|inst|inst|16|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst2|inst|inst|16|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|21|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|21|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|21|datab                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|21|datab                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|23~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|23~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|24~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|24~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|25~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|25~_emulated|clk                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CU:inst1|triscFSM1:inst2|state.F'                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst1|inst2|state.F|regout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst1|inst2|state.F|regout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|21|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|21|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|21|datac                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|21|datac                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|23~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|23~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|24~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|24~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|25~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|25~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|26~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|26~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|51|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|51|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|51|datad                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|51|datad                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|5|combout                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|5|combout                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|5|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|5|datad                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CU:inst1|triscFSM1:inst2|state.S'                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst1|inst2|state.S|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst1|inst2|state.S|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst4|inst|inst|13|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst4|inst|inst|13|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst4|inst|inst|14|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst4|inst|inst|14|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst4|inst|inst|15|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst4|inst|inst|15|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst4|inst|inst|16|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst4|inst|inst|16|clk                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Fall       ; inst5|inst|inst|21|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Fall       ; inst5|inst|inst|21|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Rise       ; inst5|inst|inst|21|dataa                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Rise       ; inst5|inst|inst|21|dataa                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Fall       ; inst5|inst|inst|23~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Fall       ; inst5|inst|inst|23~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Rise       ; inst5|inst|inst|24~1|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Rise       ; inst5|inst|inst|24~1|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Rise       ; inst5|inst|inst|24~2|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Rise       ; inst5|inst|inst|24~2|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Rise       ; inst5|inst|inst|24~2|dataa                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Rise       ; inst5|inst|inst|24~2|dataa                         ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+--------------------------------------------+--------+--------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+--------+--------+------------+--------------------------------------------+
; a0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 8.524  ; 8.524  ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; b0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 9.776  ; 9.776  ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; c0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 8.356  ; 8.356  ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; d0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 8.584  ; 8.584  ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; e0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 10.168 ; 10.168 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; f0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 10.880 ; 10.880 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; g0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 9.521  ; 9.521  ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; a0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 11.726 ; 11.726 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; b0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 12.973 ; 12.973 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; c0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 11.551 ; 11.551 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; d0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 11.786 ; 11.786 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; e0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 13.365 ; 13.365 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; f0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 14.111 ; 14.111 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; g0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 12.710 ; 12.710 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; C7        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.856  ;        ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; Cn2       ; CU:inst1|triscFSM1:inst2|state.E           ; 4.781  ;        ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; a3        ; CU:inst1|triscFSM1:inst2|state.E           ; 11.986 ; 11.986 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; b3        ; CU:inst1|triscFSM1:inst2|state.E           ; 11.486 ; 11.486 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; c3        ; CU:inst1|triscFSM1:inst2|state.E           ; 10.923 ; 10.923 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; d3        ; CU:inst1|triscFSM1:inst2|state.E           ; 10.357 ; 10.357 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; e3        ; CU:inst1|triscFSM1:inst2|state.E           ; 11.479 ; 11.479 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; f3        ; CU:inst1|triscFSM1:inst2|state.E           ; 11.245 ; 11.245 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; g3        ; CU:inst1|triscFSM1:inst2|state.E           ; 12.163 ; 12.163 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; C7        ; CU:inst1|triscFSM1:inst2|state.E           ;        ; 4.856  ; Fall       ; CU:inst1|triscFSM1:inst2|state.E           ;
; Cn2       ; CU:inst1|triscFSM1:inst2|state.E           ;        ; 4.781  ; Fall       ; CU:inst1|triscFSM1:inst2|state.E           ;
; C9        ; CU:inst1|triscFSM1:inst2|state.F           ; 4.288  ;        ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; a0        ; CU:inst1|triscFSM1:inst2|state.F           ; 10.343 ; 10.343 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; b0        ; CU:inst1|triscFSM1:inst2|state.F           ; 11.595 ; 11.595 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; c0        ; CU:inst1|triscFSM1:inst2|state.F           ; 10.175 ; 10.175 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; d0        ; CU:inst1|triscFSM1:inst2|state.F           ; 10.403 ; 10.403 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; e0        ; CU:inst1|triscFSM1:inst2|state.F           ; 11.987 ; 11.987 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; f0        ; CU:inst1|triscFSM1:inst2|state.F           ; 12.699 ; 12.699 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; g0        ; CU:inst1|triscFSM1:inst2|state.F           ; 11.340 ; 11.340 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; C9        ; CU:inst1|triscFSM1:inst2|state.F           ;        ; 4.288  ; Fall       ; CU:inst1|triscFSM1:inst2|state.F           ;
; C14       ; CU:inst1|triscFSM1:inst2|state.S           ; 4.411  ;        ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; a0        ; CU:inst1|triscFSM1:inst2|state.S           ; 11.160 ; 11.160 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; b0        ; CU:inst1|triscFSM1:inst2|state.S           ; 12.444 ; 12.444 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; c0        ; CU:inst1|triscFSM1:inst2|state.S           ; 11.025 ; 11.025 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; d0        ; CU:inst1|triscFSM1:inst2|state.S           ; 11.251 ; 11.251 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; e0        ; CU:inst1|triscFSM1:inst2|state.S           ; 12.801 ; 12.801 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; f0        ; CU:inst1|triscFSM1:inst2|state.S           ; 13.577 ; 13.577 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; g0        ; CU:inst1|triscFSM1:inst2|state.S           ; 12.190 ; 12.190 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; C14       ; CU:inst1|triscFSM1:inst2|state.S           ;        ; 4.411  ; Fall       ; CU:inst1|triscFSM1:inst2|state.S           ;
; C4        ; Clock                                      ; 9.853  ; 9.853  ; Fall       ; Clock                                      ;
; C5        ; Clock                                      ; 7.592  ; 7.592  ; Fall       ; Clock                                      ;
; C8        ; Clock                                      ; 7.725  ; 7.725  ; Fall       ; Clock                                      ;
; C10       ; Clock                                      ; 8.676  ; 8.676  ; Fall       ; Clock                                      ;
; C11       ; Clock                                      ; 9.009  ; 9.009  ; Fall       ; Clock                                      ;
; Cn0       ; Clock                                      ; 7.598  ; 7.598  ; Fall       ; Clock                                      ;
; Cn1       ; Clock                                      ; 7.999  ; 7.999  ; Fall       ; Clock                                      ;
; Cn3       ; Clock                                      ; 8.631  ; 8.631  ; Fall       ; Clock                                      ;
; a0        ; Clock                                      ; 15.806 ; 15.806 ; Fall       ; Clock                                      ;
; a1        ; Clock                                      ; 14.156 ; 14.156 ; Fall       ; Clock                                      ;
; a2        ; Clock                                      ; 13.352 ; 13.352 ; Fall       ; Clock                                      ;
; a3        ; Clock                                      ; 15.873 ; 15.873 ; Fall       ; Clock                                      ;
; b0        ; Clock                                      ; 17.053 ; 17.053 ; Fall       ; Clock                                      ;
; b1        ; Clock                                      ; 13.956 ; 13.956 ; Fall       ; Clock                                      ;
; b2        ; Clock                                      ; 15.065 ; 15.065 ; Fall       ; Clock                                      ;
; b3        ; Clock                                      ; 15.368 ; 15.368 ; Fall       ; Clock                                      ;
; c0        ; Clock                                      ; 15.631 ; 15.631 ; Fall       ; Clock                                      ;
; c1        ; Clock                                      ; 13.638 ; 13.638 ; Fall       ; Clock                                      ;
; c2        ; Clock                                      ; 14.563 ; 14.563 ; Fall       ; Clock                                      ;
; c3        ; Clock                                      ; 14.783 ; 14.783 ; Fall       ; Clock                                      ;
; d0        ; Clock                                      ; 15.866 ; 15.866 ; Fall       ; Clock                                      ;
; d1        ; Clock                                      ; 14.307 ; 14.307 ; Fall       ; Clock                                      ;
; d2        ; Clock                                      ; 13.569 ; 13.569 ; Fall       ; Clock                                      ;
; d3        ; Clock                                      ; 14.237 ; 14.237 ; Fall       ; Clock                                      ;
; e0        ; Clock                                      ; 17.445 ; 17.445 ; Fall       ; Clock                                      ;
; e1        ; Clock                                      ; 13.479 ; 13.479 ; Fall       ; Clock                                      ;
; e2        ; Clock                                      ; 15.440 ; 15.440 ; Fall       ; Clock                                      ;
; e3        ; Clock                                      ; 15.349 ; 15.349 ; Fall       ; Clock                                      ;
; f0        ; Clock                                      ; 18.191 ; 18.191 ; Fall       ; Clock                                      ;
; f1        ; Clock                                      ; 15.296 ; 15.296 ; Fall       ; Clock                                      ;
; f2        ; Clock                                      ; 16.012 ; 16.012 ; Fall       ; Clock                                      ;
; f3        ; Clock                                      ; 15.120 ; 15.120 ; Fall       ; Clock                                      ;
; g0        ; Clock                                      ; 16.790 ; 16.790 ; Fall       ; Clock                                      ;
; g1        ; Clock                                      ; 14.079 ; 14.079 ; Fall       ; Clock                                      ;
; g2        ; Clock                                      ; 12.672 ; 12.672 ; Fall       ; Clock                                      ;
; g3        ; Clock                                      ; 16.047 ; 16.047 ; Fall       ; Clock                                      ;
+-----------+--------------------------------------------+--------+--------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------+--------------------------------------------+--------+--------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+--------+--------+------------+--------------------------------------------+
; a0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 8.524  ; 8.524  ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; b0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 9.776  ; 9.776  ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; c0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 8.356  ; 8.356  ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; d0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 8.584  ; 8.584  ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; e0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 10.168 ; 10.168 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; f0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 10.880 ; 10.880 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; g0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 9.521  ; 9.521  ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; a0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 8.524  ; 8.524  ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; b0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 9.776  ; 9.776  ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; c0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 8.356  ; 8.356  ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; d0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 8.584  ; 8.584  ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; e0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 10.168 ; 10.168 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; f0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 10.880 ; 10.880 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; g0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 9.521  ; 9.521  ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; C7        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.856  ;        ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; Cn2       ; CU:inst1|triscFSM1:inst2|state.E           ; 4.781  ;        ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; a3        ; CU:inst1|triscFSM1:inst2|state.E           ; 11.383 ; 11.383 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; b3        ; CU:inst1|triscFSM1:inst2|state.E           ; 10.878 ; 10.878 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; c3        ; CU:inst1|triscFSM1:inst2|state.E           ; 10.293 ; 10.293 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; d3        ; CU:inst1|triscFSM1:inst2|state.E           ; 9.747  ; 9.747  ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; e3        ; CU:inst1|triscFSM1:inst2|state.E           ; 10.859 ; 10.859 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; f3        ; CU:inst1|triscFSM1:inst2|state.E           ; 10.630 ; 10.630 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; g3        ; CU:inst1|triscFSM1:inst2|state.E           ; 11.557 ; 11.557 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; C7        ; CU:inst1|triscFSM1:inst2|state.E           ;        ; 4.856  ; Fall       ; CU:inst1|triscFSM1:inst2|state.E           ;
; Cn2       ; CU:inst1|triscFSM1:inst2|state.E           ;        ; 4.781  ; Fall       ; CU:inst1|triscFSM1:inst2|state.E           ;
; C9        ; CU:inst1|triscFSM1:inst2|state.F           ; 4.288  ;        ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; a0        ; CU:inst1|triscFSM1:inst2|state.F           ; 8.656  ; 8.656  ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; b0        ; CU:inst1|triscFSM1:inst2|state.F           ; 9.905  ; 9.905  ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; c0        ; CU:inst1|triscFSM1:inst2|state.F           ; 8.484  ; 8.484  ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; d0        ; CU:inst1|triscFSM1:inst2|state.F           ; 8.716  ; 8.716  ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; e0        ; CU:inst1|triscFSM1:inst2|state.F           ; 10.296 ; 10.296 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; f0        ; CU:inst1|triscFSM1:inst2|state.F           ; 11.043 ; 11.043 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; g0        ; CU:inst1|triscFSM1:inst2|state.F           ; 9.647  ; 9.647  ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; C9        ; CU:inst1|triscFSM1:inst2|state.F           ;        ; 4.288  ; Fall       ; CU:inst1|triscFSM1:inst2|state.F           ;
; C14       ; CU:inst1|triscFSM1:inst2|state.S           ; 4.411  ;        ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; a0        ; CU:inst1|triscFSM1:inst2|state.S           ; 9.834  ; 9.834  ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; b0        ; CU:inst1|triscFSM1:inst2|state.S           ; 11.083 ; 11.083 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; c0        ; CU:inst1|triscFSM1:inst2|state.S           ; 9.662  ; 9.662  ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; d0        ; CU:inst1|triscFSM1:inst2|state.S           ; 9.894  ; 9.894  ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; e0        ; CU:inst1|triscFSM1:inst2|state.S           ; 11.474 ; 11.474 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; f0        ; CU:inst1|triscFSM1:inst2|state.S           ; 12.221 ; 12.221 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; g0        ; CU:inst1|triscFSM1:inst2|state.S           ; 10.825 ; 10.825 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; C14       ; CU:inst1|triscFSM1:inst2|state.S           ;        ; 4.411  ; Fall       ; CU:inst1|triscFSM1:inst2|state.S           ;
; C4        ; Clock                                      ; 8.300  ; 8.300  ; Fall       ; Clock                                      ;
; C5        ; Clock                                      ; 7.592  ; 7.592  ; Fall       ; Clock                                      ;
; C8        ; Clock                                      ; 7.725  ; 7.725  ; Fall       ; Clock                                      ;
; C10       ; Clock                                      ; 8.577  ; 8.577  ; Fall       ; Clock                                      ;
; C11       ; Clock                                      ; 9.000  ; 9.000  ; Fall       ; Clock                                      ;
; Cn0       ; Clock                                      ; 7.598  ; 7.598  ; Fall       ; Clock                                      ;
; Cn1       ; Clock                                      ; 7.999  ; 7.999  ; Fall       ; Clock                                      ;
; Cn3       ; Clock                                      ; 8.063  ; 8.063  ; Fall       ; Clock                                      ;
; a0        ; Clock                                      ; 11.530 ; 11.530 ; Fall       ; Clock                                      ;
; a1        ; Clock                                      ; 13.008 ; 13.008 ; Fall       ; Clock                                      ;
; a2        ; Clock                                      ; 12.995 ; 12.995 ; Fall       ; Clock                                      ;
; a3        ; Clock                                      ; 13.579 ; 13.579 ; Fall       ; Clock                                      ;
; b0        ; Clock                                      ; 12.779 ; 12.779 ; Fall       ; Clock                                      ;
; b1        ; Clock                                      ; 12.807 ; 12.807 ; Fall       ; Clock                                      ;
; b2        ; Clock                                      ; 14.715 ; 14.715 ; Fall       ; Clock                                      ;
; b3        ; Clock                                      ; 13.074 ; 13.074 ; Fall       ; Clock                                      ;
; c0        ; Clock                                      ; 11.358 ; 11.358 ; Fall       ; Clock                                      ;
; c1        ; Clock                                      ; 12.489 ; 12.489 ; Fall       ; Clock                                      ;
; c2        ; Clock                                      ; 14.235 ; 14.235 ; Fall       ; Clock                                      ;
; c3        ; Clock                                      ; 12.519 ; 12.519 ; Fall       ; Clock                                      ;
; d0        ; Clock                                      ; 11.590 ; 11.590 ; Fall       ; Clock                                      ;
; d1        ; Clock                                      ; 13.158 ; 13.158 ; Fall       ; Clock                                      ;
; d2        ; Clock                                      ; 13.209 ; 13.209 ; Fall       ; Clock                                      ;
; d3        ; Clock                                      ; 11.948 ; 11.948 ; Fall       ; Clock                                      ;
; e0        ; Clock                                      ; 13.170 ; 13.170 ; Fall       ; Clock                                      ;
; e1        ; Clock                                      ; 12.330 ; 12.330 ; Fall       ; Clock                                      ;
; e2        ; Clock                                      ; 15.088 ; 15.088 ; Fall       ; Clock                                      ;
; e3        ; Clock                                      ; 13.058 ; 13.058 ; Fall       ; Clock                                      ;
; f0        ; Clock                                      ; 13.917 ; 13.917 ; Fall       ; Clock                                      ;
; f1        ; Clock                                      ; 14.148 ; 14.148 ; Fall       ; Clock                                      ;
; f2        ; Clock                                      ; 15.654 ; 15.654 ; Fall       ; Clock                                      ;
; f3        ; Clock                                      ; 12.827 ; 12.827 ; Fall       ; Clock                                      ;
; g0        ; Clock                                      ; 12.521 ; 12.521 ; Fall       ; Clock                                      ;
; g1        ; Clock                                      ; 12.933 ; 12.933 ; Fall       ; Clock                                      ;
; g2        ; Clock                                      ; 12.311 ; 12.311 ; Fall       ; Clock                                      ;
; g3        ; Clock                                      ; 13.753 ; 13.753 ; Fall       ; Clock                                      ;
+-----------+--------------------------------------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------+
; Fast Model Setup Summary                                            ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CU:inst1|triscFSM1:inst2|state.S           ; -3.272 ; -10.770       ;
; CU:inst1|triscFSM1:inst2|state.F           ; -3.026 ; -9.494        ;
; CU:inst1|triscFSM1:inst2|state.E           ; -2.351 ; -16.931       ;
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; -1.944 ; -1.944        ;
; Clock                                      ; -1.460 ; -31.369       ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast Model Hold Summary                                             ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CU:inst1|triscFSM1:inst2|state.E           ; -1.888 ; -4.030        ;
; Clock                                      ; -1.373 ; -5.498        ;
; CU:inst1|triscFSM1:inst2|state.F           ; -0.650 ; -0.650        ;
; CU:inst1|triscFSM1:inst2|state.S           ; 0.085  ; 0.000         ;
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.438  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast Model Recovery Summary                                         ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CU:inst1|triscFSM1:inst2|state.F           ; -3.237 ; -10.435       ;
; CU:inst1|triscFSM1:inst2|state.E           ; -2.517 ; -8.435        ;
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; -2.155 ; -2.155        ;
; CU:inst1|triscFSM1:inst2|state.S           ; -1.277 ; -4.688        ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast Model Removal Summary                                         ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.822 ; 0.000         ;
; CU:inst1|triscFSM1:inst2|state.F           ; 0.877 ; 0.000         ;
; CU:inst1|triscFSM1:inst2|state.S           ; 1.947 ; 0.000         ;
; CU:inst1|triscFSM1:inst2|state.E           ; 2.117 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; -2.000 ; -158.222      ;
; CU:inst1|triscFSM1:inst2|state.E           ; -0.500 ; -8.000        ;
; CU:inst1|triscFSM1:inst2|state.F           ; -0.500 ; -4.000        ;
; CU:inst1|triscFSM1:inst2|state.S           ; -0.500 ; -4.000        ;
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; -0.500 ; -1.000        ;
+--------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CU:inst1|triscFSM1:inst2|state.S'                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                    ; Launch Clock                               ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+
; -3.272 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -2.287     ; 1.517      ;
; -2.826 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.434     ; 1.924      ;
; -2.797 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.434     ; 1.895      ;
; -2.698 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.434     ; 1.796      ;
; -2.660 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.434     ; 1.758      ;
; -2.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.434     ; 1.662      ;
; -2.532 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.434     ; 1.630      ;
; -2.498 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.326     ; 1.704      ;
; -2.340 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.326     ; 1.546      ;
; -2.313 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -1.326     ; 1.519      ;
; -2.239 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.887     ; 1.884      ;
; -2.226 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.887     ; 1.871      ;
; -2.134 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.846     ; 1.820      ;
; -2.090 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.928     ; 1.694      ;
; -2.027 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.887     ; 1.672      ;
; -2.019 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.887     ; 1.664      ;
; -1.968 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.846     ; 1.654      ;
; -1.865 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.779     ; 1.618      ;
; -1.857 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.928     ; 1.461      ;
; -1.857 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.779     ; 1.610      ;
; -1.806 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.738     ; 1.600      ;
; -1.707 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.779     ; 1.460      ;
; -1.699 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.779     ; 1.452      ;
; -1.648 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.738     ; 1.442      ;
; -1.637 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.820     ; 1.349      ;
; -1.498 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.820     ; 1.210      ;
; -0.968 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.822     ; 0.678      ;
; -0.746 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.108     ; 1.670      ;
; -0.615 ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.108     ; 1.539      ;
; -0.580 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.108     ; 1.504      ;
; -0.506 ; BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 0.000      ; 1.538      ;
; -0.449 ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.108     ; 1.373      ;
; -0.418 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 0.000      ; 1.450      ;
; -0.300 ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.285     ; 1.047      ;
; -0.273 ; BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 0.000      ; 1.305      ;
; -0.260 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 0.000      ; 1.292      ;
; -0.230 ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 0.000      ; 1.262      ;
; -0.176 ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.004     ; 1.204      ;
; -0.171 ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.164     ; 1.039      ;
; -0.106 ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 0.000      ; 1.138      ;
; -0.067 ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.285     ; 0.814      ;
; -0.010 ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.004     ; 1.038      ;
; -0.005 ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.164     ; 0.873      ;
; 0.062  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; 0.554      ; 1.024      ;
; 0.114  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.240     ; 0.678      ;
; 0.152  ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 0.104      ; 0.984      ;
; 0.214  ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; -0.056     ; 0.762      ;
; 0.295  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; 0.554      ; 0.791      ;
; 0.310  ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 0.104      ; 0.826      ;
; 0.562  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 0.554      ; 1.024      ;
; 0.795  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; 1.000        ; 0.554      ; 0.791      ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CU:inst1|triscFSM1:inst2|state.F'                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                            ; Launch Clock                               ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+
; -3.026 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -2.047     ; 1.511      ;
; -2.264 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.430     ; 1.366      ;
; -2.121 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.270     ; 1.383      ;
; -2.083 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.149     ; 1.466      ;
; -1.631 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.883     ; 1.280      ;
; -1.623 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.883     ; 1.272      ;
; -1.572 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.842     ; 1.262      ;
; -1.533 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.647     ; 1.418      ;
; -1.527 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.647     ; 1.412      ;
; -1.525 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.602     ; 1.455      ;
; -1.512 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.602     ; 1.442      ;
; -1.460 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.723     ; 1.269      ;
; -1.451 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.723     ; 1.260      ;
; -1.420 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.682     ; 1.270      ;
; -1.403 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.924     ; 1.011      ;
; -1.376 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.643     ; 1.265      ;
; -1.306 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.764     ; 1.074      ;
; -1.295 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.561     ; 1.266      ;
; -1.243 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.606     ; 1.169      ;
; -1.201 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.688     ; 1.045      ;
; -0.722 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.582     ; 0.672      ;
; -0.184 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; -0.104     ; 1.112      ;
; -0.038 ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.056      ; 1.126      ;
; 0.140  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.240      ; 1.132      ;
; 0.208  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.285      ; 1.109      ;
; 0.360  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.000      ; 0.672      ;
; 0.386  ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.000      ; 0.646      ;
; 0.406  ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.000      ; 0.626      ;
; 0.414  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.000      ; 0.618      ;
; 0.776  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; 0.839      ; 0.595      ;
; 1.276  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.839      ; 0.595      ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CU:inst1|triscFSM1:inst2|state.E'                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -2.351 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5] ; IR:inst2|RegisterPIPO75:inst|74175:inst|14        ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -2.112     ; 0.771      ;
; -2.299 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7] ; IR:inst2|RegisterPIPO75:inst|74175:inst|16        ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -2.112     ; 0.719      ;
; -2.293 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4] ; IR:inst2|RegisterPIPO75:inst|74175:inst|13        ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -2.112     ; 0.713      ;
; -2.207 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -1.800     ; 0.939      ;
; -2.201 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6] ; IR:inst2|RegisterPIPO75:inst|74175:inst|15        ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -2.112     ; 0.621      ;
; -1.941 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -1.262     ; 1.211      ;
; -1.621 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -1.083     ; 1.070      ;
; -1.565 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -1.081     ; 1.016      ;
; -1.408 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.715     ; 1.225      ;
; -1.363 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.751     ; 1.144      ;
; -1.202 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.570     ; 1.164      ;
; -1.190 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.400     ; 1.322      ;
; -1.136 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.536     ; 1.132      ;
; -1.136 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.534     ; 1.134      ;
; -1.035 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.436     ; 1.131      ;
; -1.013 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.572     ; 0.973      ;
; -0.453 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 0.850      ; 1.446      ;
; -0.261 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 0.886      ; 1.290      ;
; -0.252 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 0.886      ; 1.281      ;
; -0.148 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 0.927      ; 1.218      ;
; -0.055 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 0.845      ; 1.043      ;
; 0.101  ; CU:inst1|triscFSM1:inst2|state.O                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 0.920      ; 0.962      ;
; 0.383  ; CU:inst1|triscFSM1:inst2|state.J                                                            ; CU:inst1|triscFSM1:inst2|nextstate.K_675          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 0.885      ; 0.414      ;
; 0.403  ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated                                           ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; CU:inst1|triscFSM1:inst2|state.E ; CU:inst1|triscFSM1:inst2|state.E ; 1.000        ; 0.000      ; 0.629      ;
; 0.418  ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated                                           ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; CU:inst1|triscFSM1:inst2|state.E ; CU:inst1|triscFSM1:inst2|state.E ; 1.000        ; 0.000      ; 0.614      ;
; 0.434  ; CU:inst1|triscFSM1:inst2|state.K                                                            ; CU:inst1|triscFSM1:inst2|nextstate.L_656          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 0.888      ; 0.421      ;
; 0.452  ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated                                           ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.E ; CU:inst1|triscFSM1:inst2|state.E ; 1.000        ; 0.000      ; 0.580      ;
; 0.465  ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated                                           ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; CU:inst1|triscFSM1:inst2|state.E ; CU:inst1|triscFSM1:inst2|state.E ; 1.000        ; 0.000      ; 0.567      ;
; 0.496  ; CU:inst1|triscFSM1:inst2|state.B                                                            ; CU:inst1|triscFSM1:inst2|nextstate.C_815          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 0.935      ; 0.355      ;
; 0.508  ; CU:inst1|triscFSM1:inst2|state.C                                                            ; CU:inst1|triscFSM1:inst2|nextstate.D_796          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 0.934      ; 0.360      ;
; 0.544  ; CU:inst1|triscFSM1:inst2|state.Q                                                            ; CU:inst1|triscFSM1:inst2|nextstate.R_548          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 0.962      ; 0.355      ;
; 0.567  ; CU:inst1|triscFSM1:inst2|state.N                                                            ; CU:inst1|triscFSM1:inst2|nextstate.O_602          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 0.898      ; 0.409      ;
; 0.608  ; CU:inst1|triscFSM1:inst2|state.I                                                            ; CU:inst1|triscFSM1:inst2|nextstate.J_694          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 0.935      ; 0.350      ;
; 0.621  ; CU:inst1|triscFSM1:inst2|state.M                                                            ; CU:inst1|triscFSM1:inst2|nextstate.N_621          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 0.946      ; 0.358      ;
; 0.673  ; CU:inst1|triscFSM1:inst2|state.D                                                            ; CU:inst1|triscFSM1:inst2|nextstate.E_777          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 0.937      ; 0.363      ;
; 0.712  ; CU:inst1|triscFSM1:inst2|state.R                                                            ; CU:inst1|triscFSM1:inst2|nextstate.S_529          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 0.964      ; 0.356      ;
; 0.714  ; CU:inst1|triscFSM1:inst2|state.P                                                            ; CU:inst1|triscFSM1:inst2|nextstate.Q_567          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 0.963      ; 0.353      ;
; 0.733  ; CU:inst1|triscFSM1:inst2|state.T                                                            ; CU:inst1|triscFSM1:inst2|nextstate.U_491          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 0.964      ; 0.346      ;
; 1.441  ; CU:inst1|triscFSM1:inst2|state.F                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; CU:inst1|triscFSM1:inst2|state.F ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 2.327      ; 1.170      ;
; 1.941  ; CU:inst1|triscFSM1:inst2|state.F                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; CU:inst1|triscFSM1:inst2|state.F ; CU:inst1|triscFSM1:inst2|state.E ; 1.000        ; 2.327      ; 1.170      ;
; 2.030  ; CU:inst1|triscFSM1:inst2|state.S                                                            ; CU:inst1|triscFSM1:inst2|nextstate.T_510          ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; 2.306      ; 0.559      ;
; 2.530  ; CU:inst1|triscFSM1:inst2|state.S                                                            ; CU:inst1|triscFSM1:inst2|nextstate.T_510          ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.E ; 1.000        ; 2.306      ; 0.559      ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                            ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.944 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; -1.465     ; 1.511      ;
; -0.451 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; -0.065     ; 1.418      ;
; -0.445 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; -0.065     ; 1.412      ;
; -0.161 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; -0.024     ; 1.169      ;
; -0.119 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; -0.106     ; 1.045      ;
; 0.222  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.500        ; 0.822      ; 1.132      ;
; 0.360  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; 0.000      ; 0.672      ;
; 0.442  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.500        ; 0.582      ; 0.672      ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.460 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock                            ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock                            ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock                            ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock                            ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg1  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock                            ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg2  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock                            ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg3  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock                            ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg4  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock                            ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.150 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                            ; Clock       ; 1.000        ; -0.835     ; 1.314      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ; Clock                            ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.647 ; CU:inst1|triscFSM1:inst2|nextstate.S_529                                                                             ; CU:inst1|triscFSM1:inst2|state.S                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -0.964     ; 0.215      ;
; -0.646 ; CU:inst1|triscFSM1:inst2|nextstate.Q_567                                                                             ; CU:inst1|triscFSM1:inst2|state.Q                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -0.963     ; 0.215      ;
; -0.625 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                            ; Clock       ; 1.000        ; 0.017      ; 1.641      ;
; -0.621 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Clock                            ; Clock       ; 1.000        ; 0.017      ; 1.637      ;
; -0.581 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                            ; Clock       ; 1.000        ; 0.018      ; 1.598      ;
; -0.564 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                            ; Clock       ; 1.000        ; 0.018      ; 1.581      ;
; -0.549 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock                            ; Clock       ; 1.000        ; 0.017      ; 1.565      ;
; -0.524 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock                            ; Clock       ; 1.000        ; 0.017      ; 1.540      ;
; -0.474 ; CU:inst1|triscFSM1:inst2|nextstate.U_491                                                                             ; CU:inst1|triscFSM1:inst2|state.U                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -0.964     ; 0.042      ;
; -0.472 ; CU:inst1|triscFSM1:inst2|nextstate.R_548                                                                             ; CU:inst1|triscFSM1:inst2|state.R                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -0.962     ; 0.042      ;
; -0.464 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                            ; Clock       ; 1.000        ; 0.018      ; 1.481      ;
; -0.456 ; CU:inst1|triscFSM1:inst2|nextstate.N_621                                                                             ; CU:inst1|triscFSM1:inst2|state.N                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -0.946     ; 0.042      ;
; -0.447 ; CU:inst1|triscFSM1:inst2|nextstate.E_777                                                                             ; CU:inst1|triscFSM1:inst2|state.E                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -0.937     ; 0.042      ;
; -0.445 ; CU:inst1|triscFSM1:inst2|nextstate.J_694                                                                             ; CU:inst1|triscFSM1:inst2|state.J                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -0.935     ; 0.042      ;
; -0.445 ; CU:inst1|triscFSM1:inst2|nextstate.C_815                                                                             ; CU:inst1|triscFSM1:inst2|state.C                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -0.935     ; 0.042      ;
; -0.444 ; CU:inst1|triscFSM1:inst2|nextstate.D_796                                                                             ; CU:inst1|triscFSM1:inst2|state.D                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -0.934     ; 0.042      ;
; -0.416 ; CU:inst1|triscFSM1:inst2|nextstate.T_510                                                                             ; CU:inst1|triscFSM1:inst2|state.T                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -0.906     ; 0.042      ;
; -0.408 ; CU:inst1|triscFSM1:inst2|nextstate.O_602                                                                             ; CU:inst1|triscFSM1:inst2|state.O                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -0.898     ; 0.042      ;
; -0.398 ; CU:inst1|triscFSM1:inst2|nextstate.L_656                                                                             ; CU:inst1|triscFSM1:inst2|state.L                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -0.888     ; 0.042      ;
; -0.396 ; CU:inst1|triscFSM1:inst2|nextstate.B_834                                                                             ; CU:inst1|triscFSM1:inst2|state.B                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -0.886     ; 0.042      ;
; -0.395 ; CU:inst1|triscFSM1:inst2|nextstate.K_675                                                                             ; CU:inst1|triscFSM1:inst2|state.K                                                                                     ; CU:inst1|triscFSM1:inst2|state.E ; Clock       ; 0.500        ; -0.885     ; 0.042      ;
; -0.290 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                            ; Clock       ; 1.000        ; 0.018      ; 1.307      ;
; -0.133 ; CU:inst1|triscFSM1:inst2|state.A                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                            ; Clock       ; 1.000        ; 0.565      ; 1.697      ;
; -0.101 ; CU:inst1|triscFSM1:inst2|state.H                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                            ; Clock       ; 1.000        ; 0.529      ; 1.629      ;
; -0.079 ; CU:inst1|triscFSM1:inst2|state.A                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                            ; Clock       ; 1.000        ; 0.565      ; 1.643      ;
; -0.067 ; CU:inst1|triscFSM1:inst2|state.L                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                            ; Clock       ; 1.000        ; 0.564      ; 1.630      ;
; -0.054 ; CU:inst1|triscFSM1:inst2|state.K                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                            ; Clock       ; 1.000        ; 0.564      ; 1.617      ;
; -0.048 ; CU:inst1|triscFSM1:inst2|state.A                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                            ; Clock       ; 1.000        ; 0.565      ; 1.612      ;
; -0.035 ; CU:inst1|triscFSM1:inst2|state.A                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                            ; Clock       ; 1.000        ; 0.565      ; 1.599      ;
; -0.028 ; CU:inst1|triscFSM1:inst2|state.C                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                            ; Clock       ; 1.000        ; 0.565      ; 1.592      ;
; -0.025 ; CU:inst1|triscFSM1:inst2|state.C                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                            ; Clock       ; 1.000        ; 0.565      ; 1.589      ;
; -0.003 ; CU:inst1|triscFSM1:inst2|state.H                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                            ; Clock       ; 1.000        ; 0.529      ; 1.531      ;
; 0.022  ; CU:inst1|triscFSM1:inst2|state.H                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                            ; Clock       ; 1.000        ; 0.529      ; 1.506      ;
; 0.034  ; CU:inst1|triscFSM1:inst2|state.D                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                            ; Clock       ; 1.000        ; 0.565      ; 1.530      ;
; 0.037  ; CU:inst1|triscFSM1:inst2|state.D                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                            ; Clock       ; 1.000        ; 0.565      ; 1.527      ;
; 0.044  ; CU:inst1|triscFSM1:inst2|state.H                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                            ; Clock       ; 1.000        ; 0.529      ; 1.484      ;
; 0.082  ; CU:inst1|triscFSM1:inst2|state.G                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                            ; Clock       ; 1.000        ; 0.523      ; 1.440      ;
; 0.109  ; CU:inst1|triscFSM1:inst2|state.L                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock                            ; Clock       ; 1.000        ; 0.564      ; 1.454      ;
; 0.112  ; CU:inst1|triscFSM1:inst2|state.L                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock                            ; Clock       ; 1.000        ; 0.564      ; 1.451      ;
; 0.117  ; CU:inst1|triscFSM1:inst2|state.K                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock                            ; Clock       ; 1.000        ; 0.564      ; 1.446      ;
; 0.121  ; CU:inst1|triscFSM1:inst2|state.K                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock                            ; Clock       ; 1.000        ; 0.564      ; 1.442      ;
; 0.152  ; CU:inst1|triscFSM1:inst2|state.U                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock                            ; Clock       ; 1.000        ; 0.605      ; 1.452      ;
; 0.163  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                            ; Clock       ; 1.000        ; 0.871      ; 1.707      ;
; 0.163  ; CU:inst1|triscFSM1:inst2|state.U                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                            ; Clock       ; 1.000        ; 0.605      ; 1.441      ;
; 0.165  ; CU:inst1|triscFSM1:inst2|state.B                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                            ; Clock       ; 1.000        ; 0.565      ; 1.399      ;
; 0.168  ; CU:inst1|triscFSM1:inst2|state.U                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock                            ; Clock       ; 1.000        ; 0.605      ; 1.436      ;
; 0.168  ; CU:inst1|triscFSM1:inst2|state.B                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                            ; Clock       ; 1.000        ; 0.565      ; 1.396      ;
; 0.196  ; CU:inst1|triscFSM1:inst2|state.C                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                            ; Clock       ; 1.000        ; 0.565      ; 1.368      ;
; 0.196  ; CU:inst1|triscFSM1:inst2|state.C                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                            ; Clock       ; 1.000        ; 0.565      ; 1.368      ;
; 0.258  ; CU:inst1|triscFSM1:inst2|state.D                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                            ; Clock       ; 1.000        ; 0.565      ; 1.306      ;
; 0.258  ; CU:inst1|triscFSM1:inst2|state.D                                                                                     ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                            ; Clock       ; 1.000        ; 0.565      ; 1.306      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CU:inst1|triscFSM1:inst2|state.E'                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.888 ; CU:inst1|triscFSM1:inst2|state.S                                                            ; CU:inst1|triscFSM1:inst2|nextstate.T_510          ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.E ; 0.000        ; 2.306      ; 0.559      ;
; -1.388 ; CU:inst1|triscFSM1:inst2|state.S                                                            ; CU:inst1|triscFSM1:inst2|nextstate.T_510          ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 2.306      ; 0.559      ;
; -1.298 ; CU:inst1|triscFSM1:inst2|state.F                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; CU:inst1|triscFSM1:inst2|state.F ; CU:inst1|triscFSM1:inst2|state.E ; 0.000        ; 2.327      ; 1.170      ;
; -0.798 ; CU:inst1|triscFSM1:inst2|state.F                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; CU:inst1|triscFSM1:inst2|state.F ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 2.327      ; 1.170      ;
; -0.118 ; CU:inst1|triscFSM1:inst2|state.T                                                            ; CU:inst1|triscFSM1:inst2|nextstate.U_491          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 0.964      ; 0.346      ;
; -0.110 ; CU:inst1|triscFSM1:inst2|state.P                                                            ; CU:inst1|triscFSM1:inst2|nextstate.Q_567          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 0.963      ; 0.353      ;
; -0.108 ; CU:inst1|triscFSM1:inst2|state.R                                                            ; CU:inst1|triscFSM1:inst2|nextstate.S_529          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 0.964      ; 0.356      ;
; -0.107 ; CU:inst1|triscFSM1:inst2|state.Q                                                            ; CU:inst1|triscFSM1:inst2|nextstate.R_548          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 0.962      ; 0.355      ;
; -0.088 ; CU:inst1|triscFSM1:inst2|state.M                                                            ; CU:inst1|triscFSM1:inst2|nextstate.N_621          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 0.946      ; 0.358      ;
; -0.085 ; CU:inst1|triscFSM1:inst2|state.I                                                            ; CU:inst1|triscFSM1:inst2|nextstate.J_694          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 0.935      ; 0.350      ;
; -0.080 ; CU:inst1|triscFSM1:inst2|state.B                                                            ; CU:inst1|triscFSM1:inst2|nextstate.C_815          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 0.935      ; 0.355      ;
; -0.074 ; CU:inst1|triscFSM1:inst2|state.C                                                            ; CU:inst1|triscFSM1:inst2|nextstate.D_796          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 0.934      ; 0.360      ;
; -0.074 ; CU:inst1|triscFSM1:inst2|state.D                                                            ; CU:inst1|triscFSM1:inst2|nextstate.E_777          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 0.937      ; 0.363      ;
; 0.011  ; CU:inst1|triscFSM1:inst2|state.N                                                            ; CU:inst1|triscFSM1:inst2|nextstate.O_602          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 0.898      ; 0.409      ;
; 0.029  ; CU:inst1|triscFSM1:inst2|state.J                                                            ; CU:inst1|triscFSM1:inst2|nextstate.K_675          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 0.885      ; 0.414      ;
; 0.033  ; CU:inst1|triscFSM1:inst2|state.K                                                            ; CU:inst1|triscFSM1:inst2|nextstate.L_656          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 0.888      ; 0.421      ;
; 0.415  ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated                                           ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; CU:inst1|triscFSM1:inst2|state.E ; CU:inst1|triscFSM1:inst2|state.E ; 0.000        ; 0.000      ; 0.567      ;
; 0.428  ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated                                           ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.E ; CU:inst1|triscFSM1:inst2|state.E ; 0.000        ; 0.000      ; 0.580      ;
; 0.462  ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated                                           ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; CU:inst1|triscFSM1:inst2|state.E ; CU:inst1|triscFSM1:inst2|state.E ; 0.000        ; 0.000      ; 0.614      ;
; 0.477  ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated                                           ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; CU:inst1|triscFSM1:inst2|state.E ; CU:inst1|triscFSM1:inst2|state.E ; 0.000        ; 0.000      ; 0.629      ;
; 0.542  ; CU:inst1|triscFSM1:inst2|state.O                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 0.920      ; 0.962      ;
; 0.698  ; CU:inst1|triscFSM1:inst2|state.G                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 0.845      ; 1.043      ;
; 0.791  ; CU:inst1|triscFSM1:inst2|state.U                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 0.927      ; 1.218      ;
; 0.895  ; CU:inst1|triscFSM1:inst2|state.L                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 0.886      ; 1.281      ;
; 0.904  ; CU:inst1|triscFSM1:inst2|state.A                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 0.886      ; 1.290      ;
; 1.096  ; CU:inst1|triscFSM1:inst2|state.H                                                            ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; 0.850      ; 1.446      ;
; 1.827  ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.572     ; 0.907      ;
; 1.890  ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.436     ; 1.106      ;
; 2.013  ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.570     ; 1.095      ;
; 2.016  ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.536     ; 1.132      ;
; 2.016  ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.534     ; 1.134      ;
; 2.070  ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.400     ; 1.322      ;
; 2.149  ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.751     ; 1.050      ;
; 2.288  ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.715     ; 1.225      ;
; 2.380  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -1.081     ; 0.951      ;
; 2.397  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -1.083     ; 0.966      ;
; 2.750  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -1.262     ; 1.140      ;
; 3.037  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -1.800     ; 0.889      ;
; 3.081  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6] ; IR:inst2|RegisterPIPO75:inst|74175:inst|15        ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -2.112     ; 0.621      ;
; 3.173  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4] ; IR:inst2|RegisterPIPO75:inst|74175:inst|13        ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -2.112     ; 0.713      ;
; 3.179  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7] ; IR:inst2|RegisterPIPO75:inst|74175:inst|16        ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -2.112     ; 0.719      ;
; 3.231  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5] ; IR:inst2|RegisterPIPO75:inst|74175:inst|14        ; Clock                            ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -2.112     ; 0.771      ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                                                              ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.373 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Clock       ; 0.000        ; 2.005      ; 0.770      ;
; -0.904 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CU:inst1|triscFSM1:inst2|state.F           ; Clock       ; -0.500       ; 2.064      ; 0.798      ;
; -0.898 ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated                                           ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; 2.133      ; 0.873      ;
; -0.873 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Clock       ; -0.500       ; 2.005      ; 0.770      ;
; -0.822 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Clock       ; 0.000        ; 1.482      ; 0.798      ;
; -0.805 ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CU:inst1|triscFSM1:inst2|state.S           ; Clock       ; -0.500       ; 2.304      ; 1.137      ;
; -0.668 ; CU:inst1|triscFSM1:inst2|state.O                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_we_reg       ; Clock                                      ; Clock       ; 0.000        ; 1.452      ; 0.922      ;
; -0.508 ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated                                           ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; 1.818      ; 0.948      ;
; -0.388 ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated                                           ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; 1.954      ; 1.204      ;
; -0.377 ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated                                           ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; 1.952      ; 1.213      ;
; -0.348 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Clock                                      ; Clock       ; 0.000        ; 1.458      ; 1.248      ;
; -0.343 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Clock                                      ; Clock       ; 0.000        ; 1.376      ; 1.171      ;
; -0.302 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Clock                                      ; Clock       ; 0.000        ; 1.417      ; 1.253      ;
; -0.285 ; CU:inst1|triscFSM1:inst2|state.B                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 1.418      ; 1.271      ;
; -0.265 ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CU:inst1|triscFSM1:inst2|state.F           ; Clock       ; -0.500       ; 1.447      ; 0.820      ;
; -0.262 ; CU:inst1|triscFSM1:inst2|state.B                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 1.418      ; 1.294      ;
; -0.255 ; CU:inst1|triscFSM1:inst2|state.B                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 1.418      ; 1.301      ;
; -0.211 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 1.382      ; 1.309      ;
; -0.167 ; CU:inst1|triscFSM1:inst2|state.B                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 1.418      ; 1.389      ;
; -0.154 ; CU:inst1|triscFSM1:inst2|state.D                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 1.418      ; 1.402      ;
; -0.132 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Clock                                      ; Clock       ; 0.000        ; 1.417      ; 1.423      ;
; -0.131 ; CU:inst1|triscFSM1:inst2|state.D                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 1.418      ; 1.425      ;
; -0.124 ; CU:inst1|triscFSM1:inst2|state.D                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 1.418      ; 1.432      ;
; -0.117 ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated                                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CU:inst1|triscFSM1:inst2|state.F           ; Clock       ; -0.500       ; 1.287      ; 0.808      ;
; -0.092 ; CU:inst1|triscFSM1:inst2|state.C                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 1.418      ; 1.464      ;
; -0.087 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 0.871      ; 0.922      ;
; -0.072 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 1.418      ; 1.484      ;
; -0.069 ; CU:inst1|triscFSM1:inst2|state.C                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 1.418      ; 1.487      ;
; -0.062 ; CU:inst1|triscFSM1:inst2|state.C                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 1.418      ; 1.494      ;
; -0.046 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 1.382      ; 1.474      ;
; -0.036 ; CU:inst1|triscFSM1:inst2|state.D                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 1.418      ; 1.520      ;
; -0.011 ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated                                          ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CU:inst1|triscFSM1:inst2|state.F           ; Clock       ; -0.500       ; 1.166      ; 0.793      ;
; 0.024  ; CU:inst1|triscFSM1:inst2|state.H                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 1.382      ; 1.544      ;
; 0.026  ; CU:inst1|triscFSM1:inst2|state.C                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 1.418      ; 1.582      ;
; 0.060  ; CU:inst1|triscFSM1:inst2|state.O                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_we_reg       ; Clock                                      ; Clock       ; 0.000        ; 0.599      ; 0.797      ;
; 0.072  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CU:inst1|triscFSM1:inst2|state.S           ; Clock       ; -0.500       ; 1.451      ; 1.161      ;
; 0.083  ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated                                           ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; 1.280      ; 1.001      ;
; 0.097  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 0.871      ; 1.106      ;
; 0.123  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 0.871      ; 1.132      ;
; 0.134  ; CU:inst1|triscFSM1:inst2|state.A                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 1.418      ; 1.690      ;
; 0.159  ; CU:inst1|triscFSM1:inst2|state.H                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 1.382      ; 1.679      ;
; 0.162  ; CU:inst1|triscFSM1:inst2|state.A                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 1.418      ; 1.718      ;
; 0.200  ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CU:inst1|triscFSM1:inst2|state.S           ; Clock       ; -0.500       ; 1.343      ; 1.181      ;
; 0.206  ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CU:inst1|triscFSM1:inst2|state.S           ; Clock       ; -0.500       ; 1.343      ; 1.187      ;
; 0.213  ; CU:inst1|triscFSM1:inst2|state.A                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 1.418      ; 1.769      ;
; 0.339  ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated                                           ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; 1.101      ; 1.078      ;
; 0.352  ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated                                           ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; 0.965      ; 0.955      ;
; 0.357  ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated                                           ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; 1.099      ; 1.094      ;
; 0.377  ; CU:inst1|triscFSM1:inst2|state.L                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock                                      ; Clock       ; 0.000        ; 0.564      ; 1.079      ;
; 0.472  ; CU:inst1|triscFSM1:inst2|state.B                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 0.565      ; 1.175      ;
; 0.472  ; CU:inst1|triscFSM1:inst2|state.B                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 0.565      ; 1.175      ;
; 0.494  ; CU:inst1|triscFSM1:inst2|state.U                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                                      ; Clock       ; 0.000        ; 0.605      ; 1.237      ;
; 0.510  ; CU:inst1|triscFSM1:inst2|state.U                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock                                      ; Clock       ; 0.000        ; 0.605      ; 1.253      ;
; 0.513  ; CU:inst1|triscFSM1:inst2|state.L                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock                                      ; Clock       ; 0.000        ; 0.564      ; 1.215      ;
; 0.524  ; CU:inst1|triscFSM1:inst2|state.G                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock                                      ; Clock       ; 0.000        ; 0.523      ; 1.185      ;
; 0.595  ; CU:inst1|triscFSM1:inst2|state.G                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock                                      ; Clock       ; 0.000        ; 0.523      ; 1.256      ;
; 0.603  ; CU:inst1|triscFSM1:inst2|state.D                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 0.565      ; 1.306      ;
; 0.603  ; CU:inst1|triscFSM1:inst2|state.D                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 0.565      ; 1.306      ;
; 0.613  ; CU:inst1|triscFSM1:inst2|state.K                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock                                      ; Clock       ; 0.000        ; 0.564      ; 1.315      ;
; 0.628  ; CU:inst1|triscFSM1:inst2|state.L                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                                      ; Clock       ; 0.000        ; 0.564      ; 1.330      ;
; 0.634  ; CU:inst1|triscFSM1:inst2|state.U                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock                                      ; Clock       ; 0.000        ; 0.605      ; 1.377      ;
; 0.645  ; CU:inst1|triscFSM1:inst2|state.K                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock                                      ; Clock       ; 0.000        ; 0.564      ; 1.347      ;
; 0.665  ; CU:inst1|triscFSM1:inst2|state.C                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 0.565      ; 1.368      ;
; 0.665  ; CU:inst1|triscFSM1:inst2|state.C                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 0.565      ; 1.368      ;
; 0.693  ; CU:inst1|triscFSM1:inst2|state.B                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 0.565      ; 1.396      ;
; 0.696  ; CU:inst1|triscFSM1:inst2|state.B                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 0.565      ; 1.399      ;
; 0.751  ; CU:inst1|triscFSM1:inst2|state.H                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 0.529      ; 1.418      ;
; 0.770  ; CU:inst1|triscFSM1:inst2|state.H                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 0.529      ; 1.437      ;
; 0.779  ; CU:inst1|triscFSM1:inst2|state.G                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                                      ; Clock       ; 0.000        ; 0.523      ; 1.440      ;
; 0.792  ; CU:inst1|triscFSM1:inst2|state.K                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                                      ; Clock       ; 0.000        ; 0.564      ; 1.494      ;
; 0.814  ; CU:inst1|triscFSM1:inst2|state.H                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 0.529      ; 1.481      ;
; 0.824  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 0.018      ; 0.980      ;
; 0.824  ; CU:inst1|triscFSM1:inst2|state.D                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 0.565      ; 1.527      ;
; 0.827  ; CU:inst1|triscFSM1:inst2|state.D                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 0.565      ; 1.530      ;
; 0.841  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 0.018      ; 0.997      ;
; 0.857  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 0.018      ; 1.013      ;
; 0.886  ; CU:inst1|triscFSM1:inst2|state.C                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 0.565      ; 1.589      ;
; 0.889  ; CU:inst1|triscFSM1:inst2|state.C                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 0.565      ; 1.592      ;
; 0.893  ; CU:inst1|triscFSM1:inst2|state.H                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 0.529      ; 1.560      ;
; 0.894  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 0.018      ; 1.050      ;
; 0.896  ; CU:inst1|triscFSM1:inst2|state.A                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                      ; Clock       ; 0.000        ; 0.565      ; 1.599      ;
; 0.909  ; CU:inst1|triscFSM1:inst2|state.A                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                      ; Clock       ; 0.000        ; 0.565      ; 1.612      ;
; 0.940  ; CU:inst1|triscFSM1:inst2|state.A                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                      ; Clock       ; 0.000        ; 0.565      ; 1.643      ;
; 0.994  ; CU:inst1|triscFSM1:inst2|state.A                                                            ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                      ; Clock       ; 0.000        ; 0.565      ; 1.697      ;
; 1.275  ; CU:inst1|triscFSM1:inst2|nextstate.K_675                                                    ; CU:inst1|triscFSM1:inst2|state.K                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -0.885     ; 0.042      ;
; 1.276  ; CU:inst1|triscFSM1:inst2|nextstate.B_834                                                    ; CU:inst1|triscFSM1:inst2|state.B                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -0.886     ; 0.042      ;
; 1.278  ; CU:inst1|triscFSM1:inst2|nextstate.L_656                                                    ; CU:inst1|triscFSM1:inst2|state.L                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -0.888     ; 0.042      ;
; 1.283  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock                                      ; Clock       ; 0.000        ; 0.017      ; 1.438      ;
; 1.286  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock                                      ; Clock       ; 0.000        ; 0.017      ; 1.441      ;
; 1.288  ; CU:inst1|triscFSM1:inst2|nextstate.O_602                                                    ; CU:inst1|triscFSM1:inst2|state.O                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -0.898     ; 0.042      ;
; 1.296  ; CU:inst1|triscFSM1:inst2|nextstate.T_510                                                    ; CU:inst1|triscFSM1:inst2|state.T                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -0.906     ; 0.042      ;
; 1.324  ; CU:inst1|triscFSM1:inst2|nextstate.D_796                                                    ; CU:inst1|triscFSM1:inst2|state.D                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -0.934     ; 0.042      ;
; 1.325  ; CU:inst1|triscFSM1:inst2|nextstate.J_694                                                    ; CU:inst1|triscFSM1:inst2|state.J                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -0.935     ; 0.042      ;
; 1.325  ; CU:inst1|triscFSM1:inst2|nextstate.C_815                                                    ; CU:inst1|triscFSM1:inst2|state.C                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -0.935     ; 0.042      ;
; 1.327  ; CU:inst1|triscFSM1:inst2|nextstate.E_777                                                    ; CU:inst1|triscFSM1:inst2|state.E                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -0.937     ; 0.042      ;
; 1.336  ; CU:inst1|triscFSM1:inst2|nextstate.N_621                                                    ; CU:inst1|triscFSM1:inst2|state.N                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -0.946     ; 0.042      ;
; 1.352  ; CU:inst1|triscFSM1:inst2|nextstate.R_548                                                    ; CU:inst1|triscFSM1:inst2|state.R                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -0.962     ; 0.042      ;
; 1.354  ; CU:inst1|triscFSM1:inst2|nextstate.U_491                                                    ; CU:inst1|triscFSM1:inst2|state.U                                                                                     ; CU:inst1|triscFSM1:inst2|state.E           ; Clock       ; -0.500       ; -0.964     ; 0.042      ;
; 1.361  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Clock                                      ; Clock       ; 0.000        ; 0.017      ; 1.516      ;
; 1.363  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock                                      ; Clock       ; 0.000        ; 0.017      ; 1.518      ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CU:inst1|triscFSM1:inst2|state.F'                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                            ; Launch Clock                               ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+
; -0.650 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.839      ; 0.341      ;
; -0.150 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; 0.839      ; 0.341      ;
; 0.466  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.000      ; 0.618      ;
; 0.474  ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.000      ; 0.626      ;
; 0.494  ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.000      ; 0.646      ;
; 0.520  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.000      ; 0.672      ;
; 0.549  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.285      ; 0.986      ;
; 0.619  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.240      ; 1.011      ;
; 0.791  ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.056      ; 0.999      ;
; 0.965  ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; -0.104     ; 1.013      ;
; 1.602  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.582     ; 0.672      ;
; 1.968  ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.723     ; 0.897      ;
; 1.971  ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.561     ; 1.062      ;
; 2.076  ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.606     ; 1.122      ;
; 2.081  ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.688     ; 1.045      ;
; 2.101  ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.682     ; 1.071      ;
; 2.105  ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.602     ; 1.155      ;
; 2.122  ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.647     ; 1.127      ;
; 2.186  ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.764     ; 1.074      ;
; 2.204  ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.723     ; 1.133      ;
; 2.256  ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.643     ; 1.265      ;
; 2.269  ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.602     ; 1.319      ;
; 2.272  ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.883     ; 1.041      ;
; 2.283  ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.924     ; 1.011      ;
; 2.292  ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.647     ; 1.297      ;
; 2.393  ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.842     ; 1.203      ;
; 2.404  ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.883     ; 1.173      ;
; 2.840  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.149     ; 1.343      ;
; 2.874  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.270     ; 1.256      ;
; 3.045  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.430     ; 1.267      ;
; 3.785  ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -2.047     ; 1.390      ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CU:inst1|triscFSM1:inst2|state.S'                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                    ; Launch Clock                               ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.085 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 0.554      ; 0.791      ;
; 0.318 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 0.554      ; 1.024      ;
; 0.570 ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 0.104      ; 0.826      ;
; 0.585 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; 0.554      ; 0.791      ;
; 0.666 ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.056     ; 0.762      ;
; 0.728 ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 0.104      ; 0.984      ;
; 0.766 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.240     ; 0.678      ;
; 0.818 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; 0.554      ; 1.024      ;
; 0.865 ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 0.000      ; 1.017      ;
; 0.885 ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.164     ; 0.873      ;
; 0.890 ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.004     ; 1.038      ;
; 0.947 ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.285     ; 0.814      ;
; 0.983 ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 0.000      ; 1.135      ;
; 1.030 ; BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 0.000      ; 1.182      ;
; 1.041 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 0.000      ; 1.193      ;
; 1.051 ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.164     ; 1.039      ;
; 1.056 ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.004     ; 1.204      ;
; 1.180 ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.285     ; 1.047      ;
; 1.199 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 0.000      ; 1.351      ;
; 1.202 ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.108     ; 1.246      ;
; 1.263 ; BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; 0.000      ; 1.415      ;
; 1.361 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.108     ; 1.405      ;
; 1.368 ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.108     ; 1.412      ;
; 1.527 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S ; 0.000        ; -0.108     ; 1.571      ;
; 1.848 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.822     ; 0.678      ;
; 2.160 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.779     ; 1.033      ;
; 2.293 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.738     ; 1.207      ;
; 2.322 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.846     ; 1.128      ;
; 2.327 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.928     ; 1.051      ;
; 2.359 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.820     ; 1.191      ;
; 2.368 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.887     ; 1.133      ;
; 2.379 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.887     ; 1.144      ;
; 2.396 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.779     ; 1.269      ;
; 2.452 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.846     ; 1.258      ;
; 2.493 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.326     ; 0.819      ;
; 2.506 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.779     ; 1.379      ;
; 2.511 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.326     ; 0.837      ;
; 2.517 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.820     ; 1.349      ;
; 2.538 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.887     ; 1.303      ;
; 2.597 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.928     ; 1.321      ;
; 2.609 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.434     ; 0.827      ;
; 2.615 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.887     ; 1.380      ;
; 2.627 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.738     ; 1.541      ;
; 2.638 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.779     ; 1.511      ;
; 2.764 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.326     ; 1.090      ;
; 2.781 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.434     ; 0.999      ;
; 2.786 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.434     ; 1.004      ;
; 2.899 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.434     ; 1.117      ;
; 2.952 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.434     ; 1.170      ;
; 3.065 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -1.434     ; 1.283      ;
; 3.750 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -2.287     ; 1.115      ;
+-------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                            ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.438 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.F           ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; -0.500       ; 0.582      ; 0.672      ;
; 0.520 ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated                                          ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; 0.000      ; 0.672      ;
; 0.537 ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.S           ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; -0.500       ; 0.822      ; 1.011      ;
; 0.994 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; -0.024     ; 1.122      ;
; 0.999 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; -0.106     ; 1.045      ;
; 1.040 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; -0.065     ; 1.127      ;
; 1.210 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; -0.065     ; 1.297      ;
; 2.703 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; -1.465     ; 1.390      ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CU:inst1|triscFSM1:inst2|state.F'                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                            ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -3.237 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -2.047     ; 1.722      ;
; -2.499 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.430     ; 1.601      ;
; -2.358 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.270     ; 1.620      ;
; -2.341 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -1.149     ; 1.724      ;
; -1.866 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.883     ; 1.515      ;
; -1.858 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.883     ; 1.507      ;
; -1.814 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.842     ; 1.504      ;
; -1.783 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.602     ; 1.713      ;
; -1.770 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.602     ; 1.700      ;
; -1.744 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.647     ; 1.629      ;
; -1.738 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.647     ; 1.623      ;
; -1.697 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.723     ; 1.506      ;
; -1.688 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.723     ; 1.497      ;
; -1.657 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.682     ; 1.507      ;
; -1.638 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.924     ; 1.246      ;
; -1.634 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.643     ; 1.523      ;
; -1.631 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.764     ; 1.399      ;
; -1.553 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.561     ; 1.524      ;
; -1.486 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.688     ; 1.330      ;
; -1.481 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; 0.500        ; -0.606     ; 1.407      ;
; -0.419 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; -0.104     ; 1.347      ;
; -0.275 ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.056      ; 1.363      ;
; -0.071 ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.240      ; 1.343      ;
; -0.050 ; BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.F ; 1.000        ; 0.285      ; 1.367      ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CU:inst1|triscFSM1:inst2|state.E'                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                           ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -2.517 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -1.800     ; 1.249      ;
; -2.216 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -1.262     ; 1.486      ;
; -1.858 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -1.083     ; 1.307      ;
; -1.844 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -1.081     ; 1.295      ;
; -1.681 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.715     ; 1.498      ;
; -1.636 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.751     ; 1.417      ;
; -1.500 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.400     ; 1.632      ;
; -1.481 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.570     ; 1.443      ;
; -1.414 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.534     ; 1.412      ;
; -1.360 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.536     ; 1.356      ;
; -1.345 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.436     ; 1.441      ;
; -1.288 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; 0.500        ; -0.572     ; 1.248      ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                            ; Launch Clock                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+--------------------------------------------+--------------+------------+------------+
; -2.155 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; -1.465     ; 1.722      ;
; -0.662 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; -0.065     ; 1.629      ;
; -0.656 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; -0.065     ; 1.623      ;
; -0.404 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; -0.106     ; 1.330      ;
; -0.399 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 1.000        ; -0.024     ; 1.407      ;
; 0.011  ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.500        ; 0.822      ; 1.343      ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CU:inst1|triscFSM1:inst2|state.S'                                                                                                                           ;
+--------+----------------------------------+--------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                    ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -1.277 ; CU:inst1|triscFSM1:inst2|state.A ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock        ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.887     ; 0.922      ;
; -1.277 ; CU:inst1|triscFSM1:inst2|state.A ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock        ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.887     ; 0.922      ;
; -1.067 ; CU:inst1|triscFSM1:inst2|state.A ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock        ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.779     ; 0.820      ;
; -1.067 ; CU:inst1|triscFSM1:inst2|state.A ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock        ; CU:inst1|triscFSM1:inst2|state.S ; 0.500        ; -0.779     ; 0.820      ;
+--------+----------------------------------+--------------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                            ; Launch Clock                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.822 ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; -0.500       ; 0.822      ; 1.296      ;
; 1.252 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; -0.024     ; 1.380      ;
; 1.284 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; -0.106     ; 1.330      ;
; 1.325 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; -0.065     ; 1.412      ;
; 1.495 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; -0.065     ; 1.582      ;
; 2.988 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0.000        ; -1.465     ; 1.675      ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CU:inst1|triscFSM1:inst2|state.F'                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                            ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.877 ; BR:inst4|RegisterPIPO75:inst|74175:inst|15                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.285      ; 1.314      ;
; 0.904 ; BR:inst4|RegisterPIPO75:inst|74175:inst|16                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.240      ; 1.296      ;
; 1.116 ; BR:inst4|RegisterPIPO75:inst|74175:inst|14                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; 0.056      ; 1.324      ;
; 1.266 ; BR:inst4|RegisterPIPO75:inst|74175:inst|13                                                  ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.F ; 0.000        ; -0.104     ; 1.314      ;
; 2.293 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.723     ; 1.222      ;
; 2.299 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.561     ; 1.390      ;
; 2.334 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.606     ; 1.380      ;
; 2.366 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.688     ; 1.330      ;
; 2.395 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.602     ; 1.445      ;
; 2.407 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.647     ; 1.412      ;
; 2.426 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.682     ; 1.396      ;
; 2.511 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.764     ; 1.399      ;
; 2.514 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.643     ; 1.523      ;
; 2.518 ; CU:inst1|triscFSM1:inst2|state.G                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.924     ; 1.246      ;
; 2.529 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.723     ; 1.458      ;
; 2.573 ; CU:inst1|triscFSM1:inst2|state.L                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.883     ; 1.342      ;
; 2.577 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.647     ; 1.582      ;
; 2.597 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.602     ; 1.647      ;
; 2.687 ; CU:inst1|triscFSM1:inst2|state.U                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.842     ; 1.497      ;
; 2.705 ; CU:inst1|triscFSM1:inst2|state.K                                                            ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -0.883     ; 1.474      ;
; 3.168 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.149     ; 1.671      ;
; 3.199 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.270     ; 1.581      ;
; 3.346 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -1.430     ; 1.568      ;
; 4.070 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ; Clock                            ; CU:inst1|triscFSM1:inst2|state.F ; -0.500       ; -2.047     ; 1.675      ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CU:inst1|triscFSM1:inst2|state.S'                                                                                                                           ;
+-------+----------------------------------+--------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                    ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.947 ; CU:inst1|triscFSM1:inst2|state.A ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ; Clock        ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.779     ; 0.820      ;
; 1.947 ; CU:inst1|triscFSM1:inst2|state.A ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ; Clock        ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.779     ; 0.820      ;
; 2.157 ; CU:inst1|triscFSM1:inst2|state.A ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ; Clock        ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.887     ; 0.922      ;
; 2.157 ; CU:inst1|triscFSM1:inst2|state.A ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ; Clock        ; CU:inst1|triscFSM1:inst2|state.S ; -0.500       ; -0.887     ; 0.922      ;
+-------+----------------------------------+--------------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CU:inst1|triscFSM1:inst2|state.E'                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                           ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; 2.117 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.572     ; 1.197      ;
; 2.219 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.436     ; 1.435      ;
; 2.240 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.536     ; 1.356      ;
; 2.291 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.570     ; 1.373      ;
; 2.294 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.534     ; 1.412      ;
; 2.380 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.400     ; 1.632      ;
; 2.495 ; CU:inst1|triscFSM1:inst2|state.H                                                            ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.751     ; 1.396      ;
; 2.561 ; CU:inst1|triscFSM1:inst2|state.A                                                            ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -0.715     ; 1.498      ;
; 2.658 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -1.081     ; 1.229      ;
; 2.725 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -1.083     ; 1.294      ;
; 3.094 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -1.262     ; 1.484      ;
; 3.366 ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ; Clock        ; CU:inst1|triscFSM1:inst2|state.E ; -0.500       ; -1.800     ; 1.218      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Fall       ; TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.A                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.A                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.B                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.B                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.C                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.C                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.D                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.D                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.E                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.E                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.F                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.F                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.G                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.G                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.H                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.H                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.I                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.I                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.J                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.J                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.K                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.K                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.L                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.L                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.M                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.M                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.N                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.N                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.O                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.O                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; CU:inst1|triscFSM1:inst2|state.P                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CU:inst1|triscFSM1:inst2|state.E'                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; IR:inst2|RegisterPIPO75:inst|74175:inst|13        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; IR:inst2|RegisterPIPO75:inst|74175:inst|13        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; IR:inst2|RegisterPIPO75:inst|74175:inst|14        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; IR:inst2|RegisterPIPO75:inst|74175:inst|14        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; IR:inst2|RegisterPIPO75:inst|74175:inst|15        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; IR:inst2|RegisterPIPO75:inst|74175:inst|15        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; IR:inst2|RegisterPIPO75:inst|74175:inst|16        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; IR:inst2|RegisterPIPO75:inst|74175:inst|16        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; PC:inst6|4BitCounter:inst|74193:inst|23~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; PC:inst6|4BitCounter:inst|74193:inst|24~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; PC:inst6|4BitCounter:inst|74193:inst|25~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; PC:inst6|4BitCounter:inst|74193:inst|26~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.B_834          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.C_815          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.C_815          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.D_796          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.D_796          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.E_777          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.E_777          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.J_694          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.J_694          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.K_675          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.K_675          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.L_656          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.L_656          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.N_621          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.N_621          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.O_602          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.O_602          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.Q_567          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.Q_567          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.R_548          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.R_548          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.S_529          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.S_529          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.T_510          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.T_510          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.U_491          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; CU:inst1|triscFSM1:inst2|nextstate.U_491          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|Selector27~0clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|Selector27~0clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|Selector27~0clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|Selector27~0clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|Selector27~0|combout                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|Selector27~0|combout                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst1|inst2|Selector27~0|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst1|inst2|Selector27~0|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.B_834|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.B_834|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.C_815|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.C_815|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.D_796|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.D_796|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.E_777|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.E_777|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.J_694|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.J_694|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.K_675|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.K_675|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.L_656|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.L_656|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.N_621|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.N_621|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.O_602|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.O_602|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.Q_567|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.Q_567|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.R_548|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.R_548|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.S_529|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.S_529|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.T_510|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.T_510|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.U_491|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Fall       ; inst1|inst2|nextstate.U_491|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst1|inst2|state.E|regout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst1|inst2|state.E|regout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst2|inst|inst|13|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst2|inst|inst|13|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst2|inst|inst|14|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst2|inst|inst|14|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst2|inst|inst|15|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst2|inst|inst|15|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst2|inst|inst|16|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst2|inst|inst|16|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|21|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|21|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|21|datab                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|21|datab                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|23~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|23~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|24~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|24~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|25~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.E ; Rise       ; inst6|inst|inst|25~_emulated|clk                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CU:inst1|triscFSM1:inst2|state.F'                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|25~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|26~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst1|inst2|state.F|regout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst1|inst2|state.F|regout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|21|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|21|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|21|datac                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|21|datac                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|23~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|23~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|24~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|24~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|25~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|25~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|26~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|26~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|51|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|51|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|51|datad                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|51|datad                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|5|combout                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|5|combout                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|5|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.F ; Rise       ; inst5|inst|inst|5|datad                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CU:inst1|triscFSM1:inst2|state.S'                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; BR:inst4|RegisterPIPO75:inst|74175:inst|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; BR:inst4|RegisterPIPO75:inst|74175:inst|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; BR:inst4|RegisterPIPO75:inst|74175:inst|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; BR:inst4|RegisterPIPO75:inst|74175:inst|16 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst1|inst2|state.S|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst1|inst2|state.S|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst4|inst|inst|13|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst4|inst|inst|13|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst4|inst|inst|14|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst4|inst|inst|14|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst4|inst|inst|15|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst4|inst|inst|15|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst4|inst|inst|16|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CU:inst1|triscFSM1:inst2|state.S ; Rise       ; inst4|inst|inst|16|clk                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ACC:inst5|4BitCounter:inst|74193:inst|24~1'                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|23~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Fall       ; inst5|inst|inst|21|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Fall       ; inst5|inst|inst|21|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Rise       ; inst5|inst|inst|21|dataa                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Rise       ; inst5|inst|inst|21|dataa                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Fall       ; inst5|inst|inst|23~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Fall       ; inst5|inst|inst|23~_emulated|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Rise       ; inst5|inst|inst|24~1|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Rise       ; inst5|inst|inst|24~1|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Rise       ; inst5|inst|inst|24~2|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Rise       ; inst5|inst|inst|24~2|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Rise       ; inst5|inst|inst|24~2|dataa                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Rise       ; inst5|inst|inst|24~2|dataa                         ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; a0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.599 ; 3.599 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; b0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 4.149 ; 4.149 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; c0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.579 ; 3.579 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; d0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.649 ; 3.649 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; e0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 4.190 ; 4.190 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; f0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 4.646 ; 4.646 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; g0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.975 ; 3.975 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; a0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 4.918 ; 4.918 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; b0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 5.468 ; 5.468 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; c0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 4.892 ; 4.892 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; d0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 4.968 ; 4.968 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; e0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 5.506 ; 5.506 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; f0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 5.965 ; 5.965 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; g0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 5.285 ; 5.285 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; C7        ; CU:inst1|triscFSM1:inst2|state.E           ; 2.259 ;       ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; Cn2       ; CU:inst1|triscFSM1:inst2|state.E           ; 2.200 ;       ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; a3        ; CU:inst1|triscFSM1:inst2|state.E           ; 5.182 ; 5.182 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; b3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.992 ; 4.992 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; c3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.793 ; 4.793 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; d3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.489 ; 4.489 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; e3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.846 ; 4.846 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; f3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.820 ; 4.820 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; g3        ; CU:inst1|triscFSM1:inst2|state.E           ; 5.134 ; 5.134 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; C7        ; CU:inst1|triscFSM1:inst2|state.E           ;       ; 2.259 ; Fall       ; CU:inst1|triscFSM1:inst2|state.E           ;
; Cn2       ; CU:inst1|triscFSM1:inst2|state.E           ;       ; 2.200 ; Fall       ; CU:inst1|triscFSM1:inst2|state.E           ;
; C9        ; CU:inst1|triscFSM1:inst2|state.F           ; 1.978 ;       ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; a0        ; CU:inst1|triscFSM1:inst2|state.F           ; 4.461 ; 4.461 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; b0        ; CU:inst1|triscFSM1:inst2|state.F           ; 5.011 ; 5.011 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; c0        ; CU:inst1|triscFSM1:inst2|state.F           ; 4.441 ; 4.441 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; d0        ; CU:inst1|triscFSM1:inst2|state.F           ; 4.511 ; 4.511 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; e0        ; CU:inst1|triscFSM1:inst2|state.F           ; 5.052 ; 5.052 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; f0        ; CU:inst1|triscFSM1:inst2|state.F           ; 5.508 ; 5.508 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; g0        ; CU:inst1|triscFSM1:inst2|state.F           ; 4.837 ; 4.837 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; C9        ; CU:inst1|triscFSM1:inst2|state.F           ;       ; 1.978 ; Fall       ; CU:inst1|triscFSM1:inst2|state.F           ;
; C14       ; CU:inst1|triscFSM1:inst2|state.S           ; 2.059 ;       ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; a0        ; CU:inst1|triscFSM1:inst2|state.S           ; 4.783 ; 4.783 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; b0        ; CU:inst1|triscFSM1:inst2|state.S           ; 5.336 ; 5.336 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; c0        ; CU:inst1|triscFSM1:inst2|state.S           ; 4.760 ; 4.760 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; d0        ; CU:inst1|triscFSM1:inst2|state.S           ; 4.833 ; 4.833 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; e0        ; CU:inst1|triscFSM1:inst2|state.S           ; 5.374 ; 5.374 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; f0        ; CU:inst1|triscFSM1:inst2|state.S           ; 5.830 ; 5.830 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; g0        ; CU:inst1|triscFSM1:inst2|state.S           ; 5.158 ; 5.158 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; C14       ; CU:inst1|triscFSM1:inst2|state.S           ;       ; 2.059 ; Fall       ; CU:inst1|triscFSM1:inst2|state.S           ;
; C4        ; Clock                                      ; 4.383 ; 4.383 ; Fall       ; Clock                                      ;
; C5        ; Clock                                      ; 3.597 ; 3.597 ; Fall       ; Clock                                      ;
; C8        ; Clock                                      ; 3.672 ; 3.672 ; Fall       ; Clock                                      ;
; C10       ; Clock                                      ; 3.971 ; 3.971 ; Fall       ; Clock                                      ;
; C11       ; Clock                                      ; 4.112 ; 4.112 ; Fall       ; Clock                                      ;
; Cn0       ; Clock                                      ; 3.584 ; 3.584 ; Fall       ; Clock                                      ;
; Cn1       ; Clock                                      ; 3.770 ; 3.770 ; Fall       ; Clock                                      ;
; Cn3       ; Clock                                      ; 3.947 ; 3.947 ; Fall       ; Clock                                      ;
; a0        ; Clock                                      ; 7.222 ; 7.222 ; Fall       ; Clock                                      ;
; a1        ; Clock                                      ; 6.767 ; 6.767 ; Fall       ; Clock                                      ;
; a2        ; Clock                                      ; 6.396 ; 6.396 ; Fall       ; Clock                                      ;
; a3        ; Clock                                      ; 7.319 ; 7.319 ; Fall       ; Clock                                      ;
; b0        ; Clock                                      ; 7.772 ; 7.772 ; Fall       ; Clock                                      ;
; b1        ; Clock                                      ; 6.579 ; 6.579 ; Fall       ; Clock                                      ;
; b2        ; Clock                                      ; 7.080 ; 7.080 ; Fall       ; Clock                                      ;
; b3        ; Clock                                      ; 7.132 ; 7.132 ; Fall       ; Clock                                      ;
; c0        ; Clock                                      ; 7.196 ; 7.196 ; Fall       ; Clock                                      ;
; c1        ; Clock                                      ; 6.457 ; 6.457 ; Fall       ; Clock                                      ;
; c2        ; Clock                                      ; 6.937 ; 6.937 ; Fall       ; Clock                                      ;
; c3        ; Clock                                      ; 6.931 ; 6.931 ; Fall       ; Clock                                      ;
; d0        ; Clock                                      ; 7.272 ; 7.272 ; Fall       ; Clock                                      ;
; d1        ; Clock                                      ; 6.644 ; 6.644 ; Fall       ; Clock                                      ;
; d2        ; Clock                                      ; 6.463 ; 6.463 ; Fall       ; Clock                                      ;
; d3        ; Clock                                      ; 6.626 ; 6.626 ; Fall       ; Clock                                      ;
; e0        ; Clock                                      ; 7.810 ; 7.810 ; Fall       ; Clock                                      ;
; e1        ; Clock                                      ; 6.390 ; 6.390 ; Fall       ; Clock                                      ;
; e2        ; Clock                                      ; 7.198 ; 7.198 ; Fall       ; Clock                                      ;
; e3        ; Clock                                      ; 6.991 ; 6.991 ; Fall       ; Clock                                      ;
; f0        ; Clock                                      ; 8.269 ; 8.269 ; Fall       ; Clock                                      ;
; f1        ; Clock                                      ; 7.232 ; 7.232 ; Fall       ; Clock                                      ;
; f2        ; Clock                                      ; 7.497 ; 7.497 ; Fall       ; Clock                                      ;
; f3        ; Clock                                      ; 6.967 ; 6.967 ; Fall       ; Clock                                      ;
; g0        ; Clock                                      ; 7.589 ; 7.589 ; Fall       ; Clock                                      ;
; g1        ; Clock                                      ; 6.732 ; 6.732 ; Fall       ; Clock                                      ;
; g2        ; Clock                                      ; 6.137 ; 6.137 ; Fall       ; Clock                                      ;
; g3        ; Clock                                      ; 7.273 ; 7.273 ; Fall       ; Clock                                      ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; a0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.599 ; 3.599 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; b0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 4.149 ; 4.149 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; c0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.579 ; 3.579 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; d0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.649 ; 3.649 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; e0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 4.190 ; 4.190 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; f0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 4.646 ; 4.646 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; g0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.975 ; 3.975 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; a0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.599 ; 3.599 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; b0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 4.149 ; 4.149 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; c0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.579 ; 3.579 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; d0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.649 ; 3.649 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; e0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 4.190 ; 4.190 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; f0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 4.646 ; 4.646 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; g0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.975 ; 3.975 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; C7        ; CU:inst1|triscFSM1:inst2|state.E           ; 2.259 ;       ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; Cn2       ; CU:inst1|triscFSM1:inst2|state.E           ; 2.200 ;       ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; a3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.966 ; 4.966 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; b3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.775 ; 4.775 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; c3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.577 ; 4.577 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; d3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.271 ; 4.271 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; e3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.625 ; 4.625 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; f3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.608 ; 4.608 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; g3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.917 ; 4.917 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; C7        ; CU:inst1|triscFSM1:inst2|state.E           ;       ; 2.259 ; Fall       ; CU:inst1|triscFSM1:inst2|state.E           ;
; Cn2       ; CU:inst1|triscFSM1:inst2|state.E           ;       ; 2.200 ; Fall       ; CU:inst1|triscFSM1:inst2|state.E           ;
; C9        ; CU:inst1|triscFSM1:inst2|state.F           ; 1.978 ;       ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; a0        ; CU:inst1|triscFSM1:inst2|state.F           ; 3.859 ; 3.859 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; b0        ; CU:inst1|triscFSM1:inst2|state.F           ; 4.408 ; 4.408 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; c0        ; CU:inst1|triscFSM1:inst2|state.F           ; 3.830 ; 3.830 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; d0        ; CU:inst1|triscFSM1:inst2|state.F           ; 3.909 ; 3.909 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; e0        ; CU:inst1|triscFSM1:inst2|state.F           ; 4.447 ; 4.447 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; f0        ; CU:inst1|triscFSM1:inst2|state.F           ; 4.906 ; 4.906 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; g0        ; CU:inst1|triscFSM1:inst2|state.F           ; 4.231 ; 4.231 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; C9        ; CU:inst1|triscFSM1:inst2|state.F           ;       ; 1.978 ; Fall       ; CU:inst1|triscFSM1:inst2|state.F           ;
; C14       ; CU:inst1|triscFSM1:inst2|state.S           ; 2.059 ;       ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; a0        ; CU:inst1|triscFSM1:inst2|state.S           ; 4.330 ; 4.330 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; b0        ; CU:inst1|triscFSM1:inst2|state.S           ; 4.879 ; 4.879 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; c0        ; CU:inst1|triscFSM1:inst2|state.S           ; 4.301 ; 4.301 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; d0        ; CU:inst1|triscFSM1:inst2|state.S           ; 4.380 ; 4.380 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; e0        ; CU:inst1|triscFSM1:inst2|state.S           ; 4.918 ; 4.918 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; f0        ; CU:inst1|triscFSM1:inst2|state.S           ; 5.377 ; 5.377 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; g0        ; CU:inst1|triscFSM1:inst2|state.S           ; 4.702 ; 4.702 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; C14       ; CU:inst1|triscFSM1:inst2|state.S           ;       ; 2.059 ; Fall       ; CU:inst1|triscFSM1:inst2|state.S           ;
; C4        ; Clock                                      ; 3.829 ; 3.829 ; Fall       ; Clock                                      ;
; C5        ; Clock                                      ; 3.597 ; 3.597 ; Fall       ; Clock                                      ;
; C8        ; Clock                                      ; 3.672 ; 3.672 ; Fall       ; Clock                                      ;
; C10       ; Clock                                      ; 3.919 ; 3.919 ; Fall       ; Clock                                      ;
; C11       ; Clock                                      ; 4.106 ; 4.106 ; Fall       ; Clock                                      ;
; Cn0       ; Clock                                      ; 3.584 ; 3.584 ; Fall       ; Clock                                      ;
; Cn1       ; Clock                                      ; 3.770 ; 3.770 ; Fall       ; Clock                                      ;
; Cn3       ; Clock                                      ; 3.754 ; 3.754 ; Fall       ; Clock                                      ;
; a0        ; Clock                                      ; 5.137 ; 5.137 ; Fall       ; Clock                                      ;
; a1        ; Clock                                      ; 5.829 ; 5.829 ; Fall       ; Clock                                      ;
; a2        ; Clock                                      ; 6.278 ; 6.278 ; Fall       ; Clock                                      ;
; a3        ; Clock                                      ; 5.969 ; 5.969 ; Fall       ; Clock                                      ;
; b0        ; Clock                                      ; 5.686 ; 5.686 ; Fall       ; Clock                                      ;
; b1        ; Clock                                      ; 5.640 ; 5.640 ; Fall       ; Clock                                      ;
; b2        ; Clock                                      ; 6.972 ; 6.972 ; Fall       ; Clock                                      ;
; b3        ; Clock                                      ; 5.778 ; 5.778 ; Fall       ; Clock                                      ;
; c0        ; Clock                                      ; 5.108 ; 5.108 ; Fall       ; Clock                                      ;
; c1        ; Clock                                      ; 5.522 ; 5.522 ; Fall       ; Clock                                      ;
; c2        ; Clock                                      ; 6.823 ; 6.823 ; Fall       ; Clock                                      ;
; c3        ; Clock                                      ; 5.580 ; 5.580 ; Fall       ; Clock                                      ;
; d0        ; Clock                                      ; 5.187 ; 5.187 ; Fall       ; Clock                                      ;
; d1        ; Clock                                      ; 5.705 ; 5.705 ; Fall       ; Clock                                      ;
; d2        ; Clock                                      ; 6.349 ; 6.349 ; Fall       ; Clock                                      ;
; d3        ; Clock                                      ; 5.274 ; 5.274 ; Fall       ; Clock                                      ;
; e0        ; Clock                                      ; 5.725 ; 5.725 ; Fall       ; Clock                                      ;
; e1        ; Clock                                      ; 5.451 ; 5.451 ; Fall       ; Clock                                      ;
; e2        ; Clock                                      ; 7.084 ; 7.084 ; Fall       ; Clock                                      ;
; e3        ; Clock                                      ; 5.630 ; 5.630 ; Fall       ; Clock                                      ;
; f0        ; Clock                                      ; 6.184 ; 6.184 ; Fall       ; Clock                                      ;
; f1        ; Clock                                      ; 6.296 ; 6.296 ; Fall       ; Clock                                      ;
; f2        ; Clock                                      ; 7.385 ; 7.385 ; Fall       ; Clock                                      ;
; f3        ; Clock                                      ; 5.607 ; 5.607 ; Fall       ; Clock                                      ;
; g0        ; Clock                                      ; 5.509 ; 5.509 ; Fall       ; Clock                                      ;
; g1        ; Clock                                      ; 5.794 ; 5.794 ; Fall       ; Clock                                      ;
; g2        ; Clock                                      ; 6.023 ; 6.023 ; Fall       ; Clock                                      ;
; g3        ; Clock                                      ; 5.920 ; 5.920 ; Fall       ; Clock                                      ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+---------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                       ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                            ; -7.810   ; -3.610  ; -7.248   ; 0.822   ; -2.064              ;
;  ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; -4.752   ; 0.065   ; -4.889   ; 0.822   ; -0.611              ;
;  CU:inst1|triscFSM1:inst2|state.E           ; -5.498   ; -3.610  ; -5.864   ; 2.117   ; -0.611              ;
;  CU:inst1|triscFSM1:inst2|state.F           ; -7.111   ; -1.330  ; -7.248   ; 0.877   ; -0.611              ;
;  CU:inst1|triscFSM1:inst2|state.S           ; -7.810   ; 0.085   ; -3.272   ; 1.947   ; -0.611              ;
;  Clock                                      ; -3.340   ; -2.572  ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS                             ; -193.238 ; -21.02  ; -63.675  ; 0.0     ; -188.257            ;
;  ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; -4.752   ; 0.000   ; -4.889   ; 0.000   ; -1.222              ;
;  CU:inst1|triscFSM1:inst2|state.E           ; -42.345  ; -12.021 ; -20.797  ; 0.000   ; -9.776              ;
;  CU:inst1|triscFSM1:inst2|state.F           ; -25.007  ; -1.330  ; -26.005  ; 0.000   ; -4.888              ;
;  CU:inst1|triscFSM1:inst2|state.S           ; -28.448  ; 0.000   ; -11.984  ; 0.000   ; -4.888              ;
;  Clock                                      ; -92.686  ; -7.669  ; N/A      ; N/A     ; -167.483            ;
+---------------------------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+--------------------------------------------+--------+--------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+--------+--------+------------+--------------------------------------------+
; a0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 8.524  ; 8.524  ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; b0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 9.776  ; 9.776  ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; c0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 8.356  ; 8.356  ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; d0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 8.584  ; 8.584  ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; e0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 10.168 ; 10.168 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; f0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 10.880 ; 10.880 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; g0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 9.521  ; 9.521  ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; a0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 11.726 ; 11.726 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; b0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 12.973 ; 12.973 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; c0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 11.551 ; 11.551 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; d0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 11.786 ; 11.786 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; e0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 13.365 ; 13.365 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; f0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 14.111 ; 14.111 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; g0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 12.710 ; 12.710 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; C7        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.856  ;        ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; Cn2       ; CU:inst1|triscFSM1:inst2|state.E           ; 4.781  ;        ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; a3        ; CU:inst1|triscFSM1:inst2|state.E           ; 11.986 ; 11.986 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; b3        ; CU:inst1|triscFSM1:inst2|state.E           ; 11.486 ; 11.486 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; c3        ; CU:inst1|triscFSM1:inst2|state.E           ; 10.923 ; 10.923 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; d3        ; CU:inst1|triscFSM1:inst2|state.E           ; 10.357 ; 10.357 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; e3        ; CU:inst1|triscFSM1:inst2|state.E           ; 11.479 ; 11.479 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; f3        ; CU:inst1|triscFSM1:inst2|state.E           ; 11.245 ; 11.245 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; g3        ; CU:inst1|triscFSM1:inst2|state.E           ; 12.163 ; 12.163 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; C7        ; CU:inst1|triscFSM1:inst2|state.E           ;        ; 4.856  ; Fall       ; CU:inst1|triscFSM1:inst2|state.E           ;
; Cn2       ; CU:inst1|triscFSM1:inst2|state.E           ;        ; 4.781  ; Fall       ; CU:inst1|triscFSM1:inst2|state.E           ;
; C9        ; CU:inst1|triscFSM1:inst2|state.F           ; 4.288  ;        ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; a0        ; CU:inst1|triscFSM1:inst2|state.F           ; 10.343 ; 10.343 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; b0        ; CU:inst1|triscFSM1:inst2|state.F           ; 11.595 ; 11.595 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; c0        ; CU:inst1|triscFSM1:inst2|state.F           ; 10.175 ; 10.175 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; d0        ; CU:inst1|triscFSM1:inst2|state.F           ; 10.403 ; 10.403 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; e0        ; CU:inst1|triscFSM1:inst2|state.F           ; 11.987 ; 11.987 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; f0        ; CU:inst1|triscFSM1:inst2|state.F           ; 12.699 ; 12.699 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; g0        ; CU:inst1|triscFSM1:inst2|state.F           ; 11.340 ; 11.340 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; C9        ; CU:inst1|triscFSM1:inst2|state.F           ;        ; 4.288  ; Fall       ; CU:inst1|triscFSM1:inst2|state.F           ;
; C14       ; CU:inst1|triscFSM1:inst2|state.S           ; 4.411  ;        ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; a0        ; CU:inst1|triscFSM1:inst2|state.S           ; 11.160 ; 11.160 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; b0        ; CU:inst1|triscFSM1:inst2|state.S           ; 12.444 ; 12.444 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; c0        ; CU:inst1|triscFSM1:inst2|state.S           ; 11.025 ; 11.025 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; d0        ; CU:inst1|triscFSM1:inst2|state.S           ; 11.251 ; 11.251 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; e0        ; CU:inst1|triscFSM1:inst2|state.S           ; 12.801 ; 12.801 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; f0        ; CU:inst1|triscFSM1:inst2|state.S           ; 13.577 ; 13.577 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; g0        ; CU:inst1|triscFSM1:inst2|state.S           ; 12.190 ; 12.190 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; C14       ; CU:inst1|triscFSM1:inst2|state.S           ;        ; 4.411  ; Fall       ; CU:inst1|triscFSM1:inst2|state.S           ;
; C4        ; Clock                                      ; 9.853  ; 9.853  ; Fall       ; Clock                                      ;
; C5        ; Clock                                      ; 7.592  ; 7.592  ; Fall       ; Clock                                      ;
; C8        ; Clock                                      ; 7.725  ; 7.725  ; Fall       ; Clock                                      ;
; C10       ; Clock                                      ; 8.676  ; 8.676  ; Fall       ; Clock                                      ;
; C11       ; Clock                                      ; 9.009  ; 9.009  ; Fall       ; Clock                                      ;
; Cn0       ; Clock                                      ; 7.598  ; 7.598  ; Fall       ; Clock                                      ;
; Cn1       ; Clock                                      ; 7.999  ; 7.999  ; Fall       ; Clock                                      ;
; Cn3       ; Clock                                      ; 8.631  ; 8.631  ; Fall       ; Clock                                      ;
; a0        ; Clock                                      ; 15.806 ; 15.806 ; Fall       ; Clock                                      ;
; a1        ; Clock                                      ; 14.156 ; 14.156 ; Fall       ; Clock                                      ;
; a2        ; Clock                                      ; 13.352 ; 13.352 ; Fall       ; Clock                                      ;
; a3        ; Clock                                      ; 15.873 ; 15.873 ; Fall       ; Clock                                      ;
; b0        ; Clock                                      ; 17.053 ; 17.053 ; Fall       ; Clock                                      ;
; b1        ; Clock                                      ; 13.956 ; 13.956 ; Fall       ; Clock                                      ;
; b2        ; Clock                                      ; 15.065 ; 15.065 ; Fall       ; Clock                                      ;
; b3        ; Clock                                      ; 15.368 ; 15.368 ; Fall       ; Clock                                      ;
; c0        ; Clock                                      ; 15.631 ; 15.631 ; Fall       ; Clock                                      ;
; c1        ; Clock                                      ; 13.638 ; 13.638 ; Fall       ; Clock                                      ;
; c2        ; Clock                                      ; 14.563 ; 14.563 ; Fall       ; Clock                                      ;
; c3        ; Clock                                      ; 14.783 ; 14.783 ; Fall       ; Clock                                      ;
; d0        ; Clock                                      ; 15.866 ; 15.866 ; Fall       ; Clock                                      ;
; d1        ; Clock                                      ; 14.307 ; 14.307 ; Fall       ; Clock                                      ;
; d2        ; Clock                                      ; 13.569 ; 13.569 ; Fall       ; Clock                                      ;
; d3        ; Clock                                      ; 14.237 ; 14.237 ; Fall       ; Clock                                      ;
; e0        ; Clock                                      ; 17.445 ; 17.445 ; Fall       ; Clock                                      ;
; e1        ; Clock                                      ; 13.479 ; 13.479 ; Fall       ; Clock                                      ;
; e2        ; Clock                                      ; 15.440 ; 15.440 ; Fall       ; Clock                                      ;
; e3        ; Clock                                      ; 15.349 ; 15.349 ; Fall       ; Clock                                      ;
; f0        ; Clock                                      ; 18.191 ; 18.191 ; Fall       ; Clock                                      ;
; f1        ; Clock                                      ; 15.296 ; 15.296 ; Fall       ; Clock                                      ;
; f2        ; Clock                                      ; 16.012 ; 16.012 ; Fall       ; Clock                                      ;
; f3        ; Clock                                      ; 15.120 ; 15.120 ; Fall       ; Clock                                      ;
; g0        ; Clock                                      ; 16.790 ; 16.790 ; Fall       ; Clock                                      ;
; g1        ; Clock                                      ; 14.079 ; 14.079 ; Fall       ; Clock                                      ;
; g2        ; Clock                                      ; 12.672 ; 12.672 ; Fall       ; Clock                                      ;
; g3        ; Clock                                      ; 16.047 ; 16.047 ; Fall       ; Clock                                      ;
+-----------+--------------------------------------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; a0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.599 ; 3.599 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; b0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 4.149 ; 4.149 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; c0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.579 ; 3.579 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; d0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.649 ; 3.649 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; e0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 4.190 ; 4.190 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; f0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 4.646 ; 4.646 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; g0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.975 ; 3.975 ; Rise       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; a0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.599 ; 3.599 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; b0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 4.149 ; 4.149 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; c0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.579 ; 3.579 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; d0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.649 ; 3.649 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; e0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 4.190 ; 4.190 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; f0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 4.646 ; 4.646 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; g0        ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 3.975 ; 3.975 ; Fall       ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ;
; C7        ; CU:inst1|triscFSM1:inst2|state.E           ; 2.259 ;       ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; Cn2       ; CU:inst1|triscFSM1:inst2|state.E           ; 2.200 ;       ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; a3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.966 ; 4.966 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; b3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.775 ; 4.775 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; c3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.577 ; 4.577 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; d3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.271 ; 4.271 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; e3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.625 ; 4.625 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; f3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.608 ; 4.608 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; g3        ; CU:inst1|triscFSM1:inst2|state.E           ; 4.917 ; 4.917 ; Rise       ; CU:inst1|triscFSM1:inst2|state.E           ;
; C7        ; CU:inst1|triscFSM1:inst2|state.E           ;       ; 2.259 ; Fall       ; CU:inst1|triscFSM1:inst2|state.E           ;
; Cn2       ; CU:inst1|triscFSM1:inst2|state.E           ;       ; 2.200 ; Fall       ; CU:inst1|triscFSM1:inst2|state.E           ;
; C9        ; CU:inst1|triscFSM1:inst2|state.F           ; 1.978 ;       ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; a0        ; CU:inst1|triscFSM1:inst2|state.F           ; 3.859 ; 3.859 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; b0        ; CU:inst1|triscFSM1:inst2|state.F           ; 4.408 ; 4.408 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; c0        ; CU:inst1|triscFSM1:inst2|state.F           ; 3.830 ; 3.830 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; d0        ; CU:inst1|triscFSM1:inst2|state.F           ; 3.909 ; 3.909 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; e0        ; CU:inst1|triscFSM1:inst2|state.F           ; 4.447 ; 4.447 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; f0        ; CU:inst1|triscFSM1:inst2|state.F           ; 4.906 ; 4.906 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; g0        ; CU:inst1|triscFSM1:inst2|state.F           ; 4.231 ; 4.231 ; Rise       ; CU:inst1|triscFSM1:inst2|state.F           ;
; C9        ; CU:inst1|triscFSM1:inst2|state.F           ;       ; 1.978 ; Fall       ; CU:inst1|triscFSM1:inst2|state.F           ;
; C14       ; CU:inst1|triscFSM1:inst2|state.S           ; 2.059 ;       ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; a0        ; CU:inst1|triscFSM1:inst2|state.S           ; 4.330 ; 4.330 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; b0        ; CU:inst1|triscFSM1:inst2|state.S           ; 4.879 ; 4.879 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; c0        ; CU:inst1|triscFSM1:inst2|state.S           ; 4.301 ; 4.301 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; d0        ; CU:inst1|triscFSM1:inst2|state.S           ; 4.380 ; 4.380 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; e0        ; CU:inst1|triscFSM1:inst2|state.S           ; 4.918 ; 4.918 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; f0        ; CU:inst1|triscFSM1:inst2|state.S           ; 5.377 ; 5.377 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; g0        ; CU:inst1|triscFSM1:inst2|state.S           ; 4.702 ; 4.702 ; Rise       ; CU:inst1|triscFSM1:inst2|state.S           ;
; C14       ; CU:inst1|triscFSM1:inst2|state.S           ;       ; 2.059 ; Fall       ; CU:inst1|triscFSM1:inst2|state.S           ;
; C4        ; Clock                                      ; 3.829 ; 3.829 ; Fall       ; Clock                                      ;
; C5        ; Clock                                      ; 3.597 ; 3.597 ; Fall       ; Clock                                      ;
; C8        ; Clock                                      ; 3.672 ; 3.672 ; Fall       ; Clock                                      ;
; C10       ; Clock                                      ; 3.919 ; 3.919 ; Fall       ; Clock                                      ;
; C11       ; Clock                                      ; 4.106 ; 4.106 ; Fall       ; Clock                                      ;
; Cn0       ; Clock                                      ; 3.584 ; 3.584 ; Fall       ; Clock                                      ;
; Cn1       ; Clock                                      ; 3.770 ; 3.770 ; Fall       ; Clock                                      ;
; Cn3       ; Clock                                      ; 3.754 ; 3.754 ; Fall       ; Clock                                      ;
; a0        ; Clock                                      ; 5.137 ; 5.137 ; Fall       ; Clock                                      ;
; a1        ; Clock                                      ; 5.829 ; 5.829 ; Fall       ; Clock                                      ;
; a2        ; Clock                                      ; 6.278 ; 6.278 ; Fall       ; Clock                                      ;
; a3        ; Clock                                      ; 5.969 ; 5.969 ; Fall       ; Clock                                      ;
; b0        ; Clock                                      ; 5.686 ; 5.686 ; Fall       ; Clock                                      ;
; b1        ; Clock                                      ; 5.640 ; 5.640 ; Fall       ; Clock                                      ;
; b2        ; Clock                                      ; 6.972 ; 6.972 ; Fall       ; Clock                                      ;
; b3        ; Clock                                      ; 5.778 ; 5.778 ; Fall       ; Clock                                      ;
; c0        ; Clock                                      ; 5.108 ; 5.108 ; Fall       ; Clock                                      ;
; c1        ; Clock                                      ; 5.522 ; 5.522 ; Fall       ; Clock                                      ;
; c2        ; Clock                                      ; 6.823 ; 6.823 ; Fall       ; Clock                                      ;
; c3        ; Clock                                      ; 5.580 ; 5.580 ; Fall       ; Clock                                      ;
; d0        ; Clock                                      ; 5.187 ; 5.187 ; Fall       ; Clock                                      ;
; d1        ; Clock                                      ; 5.705 ; 5.705 ; Fall       ; Clock                                      ;
; d2        ; Clock                                      ; 6.349 ; 6.349 ; Fall       ; Clock                                      ;
; d3        ; Clock                                      ; 5.274 ; 5.274 ; Fall       ; Clock                                      ;
; e0        ; Clock                                      ; 5.725 ; 5.725 ; Fall       ; Clock                                      ;
; e1        ; Clock                                      ; 5.451 ; 5.451 ; Fall       ; Clock                                      ;
; e2        ; Clock                                      ; 7.084 ; 7.084 ; Fall       ; Clock                                      ;
; e3        ; Clock                                      ; 5.630 ; 5.630 ; Fall       ; Clock                                      ;
; f0        ; Clock                                      ; 6.184 ; 6.184 ; Fall       ; Clock                                      ;
; f1        ; Clock                                      ; 6.296 ; 6.296 ; Fall       ; Clock                                      ;
; f2        ; Clock                                      ; 7.385 ; 7.385 ; Fall       ; Clock                                      ;
; f3        ; Clock                                      ; 5.607 ; 5.607 ; Fall       ; Clock                                      ;
; g0        ; Clock                                      ; 5.509 ; 5.509 ; Fall       ; Clock                                      ;
; g1        ; Clock                                      ; 5.794 ; 5.794 ; Fall       ; Clock                                      ;
; g2        ; Clock                                      ; 6.023 ; 6.023 ; Fall       ; Clock                                      ;
; g3        ; Clock                                      ; 5.920 ; 5.920 ; Fall       ; Clock                                      ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0        ; 0        ; 0        ; 1        ;
; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0        ; 0        ; 0        ; 11       ;
; CU:inst1|triscFSM1:inst2|state.F           ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0        ; 0        ; 1        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.S           ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0        ; 0        ; 2        ; 0        ;
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Clock                                      ; 0        ; 0        ; 1        ; 2        ;
; Clock                                      ; Clock                                      ; 0        ; 0        ; 0        ; 166      ;
; CU:inst1|triscFSM1:inst2|state.E           ; Clock                                      ; 0        ; 0        ; 22       ; 0        ;
; CU:inst1|triscFSM1:inst2|state.F           ; Clock                                      ; 0        ; 0        ; 4        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.S           ; Clock                                      ; 0        ; 0        ; 8        ; 0        ;
; Clock                                      ; CU:inst1|triscFSM1:inst2|state.E           ; 0        ; 42       ; 0        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.E           ; CU:inst1|triscFSM1:inst2|state.E           ; 4        ; 0        ; 0        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.E           ; 1        ; 1        ; 0        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.E           ; 1        ; 1        ; 0        ; 0        ;
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.F           ; 2        ; 3        ; 0        ; 0        ;
; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F           ; 0        ; 44       ; 0        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.F           ; 4        ; 0        ; 0        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.F           ; 8        ; 0        ; 0        ; 0        ;
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S           ; 2        ; 3        ; 0        ; 0        ;
; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S           ; 0        ; 120      ; 0        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S           ; 10       ; 0        ; 0        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S           ; 20       ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0        ; 0        ; 0        ; 1        ;
; Clock                                      ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0        ; 0        ; 0        ; 11       ;
; CU:inst1|triscFSM1:inst2|state.F           ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0        ; 0        ; 1        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.S           ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0        ; 0        ; 2        ; 0        ;
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; Clock                                      ; 0        ; 0        ; 1        ; 2        ;
; Clock                                      ; Clock                                      ; 0        ; 0        ; 0        ; 166      ;
; CU:inst1|triscFSM1:inst2|state.E           ; Clock                                      ; 0        ; 0        ; 22       ; 0        ;
; CU:inst1|triscFSM1:inst2|state.F           ; Clock                                      ; 0        ; 0        ; 4        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.S           ; Clock                                      ; 0        ; 0        ; 8        ; 0        ;
; Clock                                      ; CU:inst1|triscFSM1:inst2|state.E           ; 0        ; 42       ; 0        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.E           ; CU:inst1|triscFSM1:inst2|state.E           ; 4        ; 0        ; 0        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.E           ; 1        ; 1        ; 0        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.E           ; 1        ; 1        ; 0        ; 0        ;
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.F           ; 2        ; 3        ; 0        ; 0        ;
; Clock                                      ; CU:inst1|triscFSM1:inst2|state.F           ; 0        ; 44       ; 0        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.F           ; 4        ; 0        ; 0        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.F           ; 8        ; 0        ; 0        ; 0        ;
; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; CU:inst1|triscFSM1:inst2|state.S           ; 2        ; 3        ; 0        ; 0        ;
; Clock                                      ; CU:inst1|triscFSM1:inst2|state.S           ; 0        ; 120      ; 0        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.F           ; CU:inst1|triscFSM1:inst2|state.S           ; 10       ; 0        ; 0        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.S           ; CU:inst1|triscFSM1:inst2|state.S           ; 20       ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                        ;
+----------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+--------------------------------------------+----------+----------+----------+----------+
; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0        ; 0        ; 0        ; 11       ;
; CU:inst1|triscFSM1:inst2|state.S ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0        ; 0        ; 2        ; 0        ;
; Clock                            ; CU:inst1|triscFSM1:inst2|state.E           ; 0        ; 20       ; 0        ; 0        ;
; Clock                            ; CU:inst1|triscFSM1:inst2|state.F           ; 0        ; 44       ; 0        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.F           ; 8        ; 0        ; 0        ; 0        ;
; Clock                            ; CU:inst1|triscFSM1:inst2|state.S           ; 0        ; 4        ; 0        ; 0        ;
+----------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                         ;
+----------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+--------------------------------------------+----------+----------+----------+----------+
; Clock                            ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0        ; 0        ; 0        ; 11       ;
; CU:inst1|triscFSM1:inst2|state.S ; ACC:inst5|4BitCounter:inst|74193:inst|24~1 ; 0        ; 0        ; 2        ; 0        ;
; Clock                            ; CU:inst1|triscFSM1:inst2|state.E           ; 0        ; 20       ; 0        ; 0        ;
; Clock                            ; CU:inst1|triscFSM1:inst2|state.F           ; 0        ; 44       ; 0        ; 0        ;
; CU:inst1|triscFSM1:inst2|state.S ; CU:inst1|triscFSM1:inst2|state.F           ; 8        ; 0        ; 0        ; 0        ;
; Clock                            ; CU:inst1|triscFSM1:inst2|state.S           ; 0        ; 4        ; 0        ; 0        ;
+----------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 21    ; 21   ;
; Unconstrained Output Ports      ; 40    ; 40   ;
; Unconstrained Output Port Paths ; 318   ; 318  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 30 22:57:17 2020
Info: Command: quartus_sta CSE2441Project -c CSE2441Project
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CSE2441Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
    Info (332105): create_clock -period 1.000 -name CU:inst1|triscFSM1:inst2|state.S CU:inst1|triscFSM1:inst2|state.S
    Info (332105): create_clock -period 1.000 -name CU:inst1|triscFSM1:inst2|state.E CU:inst1|triscFSM1:inst2|state.E
    Info (332105): create_clock -period 1.000 -name ACC:inst5|4BitCounter:inst|74193:inst|24~1 ACC:inst5|4BitCounter:inst|74193:inst|24~1
    Info (332105): create_clock -period 1.000 -name CU:inst1|triscFSM1:inst2|state.F CU:inst1|triscFSM1:inst2|state.F
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|inst|inst|24~2  from: dataa  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.810
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.810       -28.448 CU:inst1|triscFSM1:inst2|state.S 
    Info (332119):    -7.111       -25.007 CU:inst1|triscFSM1:inst2|state.F 
    Info (332119):    -5.498       -42.345 CU:inst1|triscFSM1:inst2|state.E 
    Info (332119):    -4.752        -4.752 ACC:inst5|4BitCounter:inst|74193:inst|24~1 
    Info (332119):    -3.340       -92.686 Clock 
Info (332146): Worst-case hold slack is -3.610
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.610       -12.021 CU:inst1|triscFSM1:inst2|state.E 
    Info (332119):    -2.572        -7.669 Clock 
    Info (332119):    -1.330        -1.330 CU:inst1|triscFSM1:inst2|state.F 
    Info (332119):     0.065         0.000 ACC:inst5|4BitCounter:inst|74193:inst|24~1 
    Info (332119):     0.800         0.000 CU:inst1|triscFSM1:inst2|state.S 
Info (332146): Worst-case recovery slack is -7.248
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.248       -26.005 CU:inst1|triscFSM1:inst2|state.F 
    Info (332119):    -5.864       -20.797 CU:inst1|triscFSM1:inst2|state.E 
    Info (332119):    -4.889        -4.889 ACC:inst5|4BitCounter:inst|74193:inst|24~1 
    Info (332119):    -3.272       -11.984 CU:inst1|triscFSM1:inst2|state.S 
Info (332146): Worst-case removal slack is 0.830
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.830         0.000 ACC:inst5|4BitCounter:inst|74193:inst|24~1 
    Info (332119):     2.000         0.000 CU:inst1|triscFSM1:inst2|state.F 
    Info (332119):     3.472         0.000 CU:inst1|triscFSM1:inst2|state.S 
    Info (332119):     3.937         0.000 CU:inst1|triscFSM1:inst2|state.E 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -167.483 Clock 
    Info (332119):    -0.611        -9.776 CU:inst1|triscFSM1:inst2|state.E 
    Info (332119):    -0.611        -4.888 CU:inst1|triscFSM1:inst2|state.F 
    Info (332119):    -0.611        -4.888 CU:inst1|triscFSM1:inst2|state.S 
    Info (332119):    -0.611        -1.222 ACC:inst5|4BitCounter:inst|74193:inst|24~1 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|inst|inst|24~2  from: dataa  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.272
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.272       -10.770 CU:inst1|triscFSM1:inst2|state.S 
    Info (332119):    -3.026        -9.494 CU:inst1|triscFSM1:inst2|state.F 
    Info (332119):    -2.351       -16.931 CU:inst1|triscFSM1:inst2|state.E 
    Info (332119):    -1.944        -1.944 ACC:inst5|4BitCounter:inst|74193:inst|24~1 
    Info (332119):    -1.460       -31.369 Clock 
Info (332146): Worst-case hold slack is -1.888
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.888        -4.030 CU:inst1|triscFSM1:inst2|state.E 
    Info (332119):    -1.373        -5.498 Clock 
    Info (332119):    -0.650        -0.650 CU:inst1|triscFSM1:inst2|state.F 
    Info (332119):     0.085         0.000 CU:inst1|triscFSM1:inst2|state.S 
    Info (332119):     0.438         0.000 ACC:inst5|4BitCounter:inst|74193:inst|24~1 
Info (332146): Worst-case recovery slack is -3.237
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.237       -10.435 CU:inst1|triscFSM1:inst2|state.F 
    Info (332119):    -2.517        -8.435 CU:inst1|triscFSM1:inst2|state.E 
    Info (332119):    -2.155        -2.155 ACC:inst5|4BitCounter:inst|74193:inst|24~1 
    Info (332119):    -1.277        -4.688 CU:inst1|triscFSM1:inst2|state.S 
Info (332146): Worst-case removal slack is 0.822
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.822         0.000 ACC:inst5|4BitCounter:inst|74193:inst|24~1 
    Info (332119):     0.877         0.000 CU:inst1|triscFSM1:inst2|state.F 
    Info (332119):     1.947         0.000 CU:inst1|triscFSM1:inst2|state.S 
    Info (332119):     2.117         0.000 CU:inst1|triscFSM1:inst2|state.E 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -158.222 Clock 
    Info (332119):    -0.500        -8.000 CU:inst1|triscFSM1:inst2|state.E 
    Info (332119):    -0.500        -4.000 CU:inst1|triscFSM1:inst2|state.F 
    Info (332119):    -0.500        -4.000 CU:inst1|triscFSM1:inst2|state.S 
    Info (332119):    -0.500        -1.000 ACC:inst5|4BitCounter:inst|74193:inst|24~1 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4540 megabytes
    Info: Processing ended: Mon Nov 30 22:57:18 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


