# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of 8_bit_counter.v was successful.
# Compile of 32_16x1_multi.v was successful.
# Compile of 2^16x32_Ram.v was successful.
# Compile of four_sixteen_decoder.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of mov_register.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of Testbench_adder.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_ALU.v was successful.
# 27 compiles, 0 failed with no errors.
# Compile of paremeter_rotate_right.v was successful.
# Compile of Testbench_ALU.v was successful.
vsim -gui work.Test_ALU
# vsim -gui work.Test_ALU 
# Start time: 16:16:37 on Nov 16,2021
# Loading work.Test_ALU
# Loading work.simple_ALU
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none4 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none6 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 34
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op14 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 40
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op16 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op24 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 48
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op26 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op34 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op36 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 58
run -all
#                    0S.=0,R1.=         5, R2.=         3, SR_control=000,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000001000
#                   10S.=0,R1.=         5, R2.=         2, SR_control=000,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                   20S.=0,R1.=         3, R2.=         2, SR_control=000,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000110
#                   30S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000011
#                   40S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000010
#                   50S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000001
#                   60S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                   70S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                   80S.=1,R1.=         3, R2.=         2, SR_control=001,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                   90S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  100S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  110S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  120S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000100011
#                  130S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=111111111111111111111111111100011
#                  140S.=1,R1.=         3, R2.=         2, SR_control=010,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000001100000
#                  150S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  160S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  170S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  180S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000100000000000000000000000000011
#                  190S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=111100000000000000000000000000011
#                  200S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=001100000000000000000000000000000
#                  210S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
#                  220S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  230S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
quit -sim
# End time: 16:18:35 on Nov 16,2021, Elapsed time: 0:01:58
# Errors: 0, Warnings: 12
vsim -gui work.Test_rotateright
# vsim -gui work.Test_rotateright 
# Start time: 16:19:46 on Nov 16,2021
# Loading work.Test_rotateright
# Loading work.rotate_right_register
run -all
#                    01stnum.=00000000000000000000000000000010,  Sum=00100000000000000000000000000000
#                   101stnum.=00000000000000000000000000010100,  Sum=01000000000000000000000000000001
#                   201stnum.=00000000000000000000000000111100,  Sum=11000000000000000000000000000011
#                   301stnum.=00000000000000000000000000110111,  Sum=01110000000000000000000000000011
quit -sim
# End time: 16:20:11 on Nov 16,2021, Elapsed time: 0:00:25
# Errors: 0, Warnings: 1
# Compile of mov_register.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of CMP.v failed with 1 errors.
# Compile of CMP.v failed with 1 errors.
# Compile of CMP.v failed with 1 errors.
# Compile of CMP.v failed with 1 errors.
# Compile of CMP.v failed with 1 errors.
# Compile of CMP.v was successful.
# Compile of CMP.v was successful.
# Compile of Simple_ALU.v failed with 4 errors.
# Compile of Simple_ALU.v failed with 1 errors.
# Compile of Simple_ALU.v failed with 1 errors.
# Compile of Simple_ALU.v failed with 1 errors.
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of 8_bit_counter.v was successful.
# Compile of 32_16x1_multi.v was successful.
# Compile of 2^16x32_Ram.v was successful.
# Compile of four_sixteen_decoder.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of mov_register.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of Testbench_adder.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of CMP.v was successful.
# 29 compiles, 0 failed with no errors.
# Compile of Testbench_ALU.v was successful.
vsim -gui work.simple_ALU
# vsim -gui work.simple_ALU 
# Start time: 16:52:13 on Nov 16,2021
# Loading work.simple_ALU
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /simple_ALU/none4 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /simple_ALU/none6 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 34
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /simple_ALU/op14 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /simple_ALU/op16 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /simple_ALU/op24 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 49
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /simple_ALU/op26 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /simple_ALU/op34 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /simple_ALU/op36 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 60
run -all
quit -sim
# End time: 16:52:35 on Nov 16,2021, Elapsed time: 0:00:22
# Errors: 0, Warnings: 29
vsim -gui work.Test_ALU
# vsim -gui work.Test_ALU 
# Start time: 16:52:44 on Nov 16,2021
# Loading work.Test_ALU
# Loading work.simple_ALU
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none4 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none6 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 34
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op14 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op16 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op24 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 49
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op26 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op34 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op36 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 60
run -all
#                    0S.=0,R1.=         5, R2.=         3, SR_control=000,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000001000
#                   10S.=0,R1.=         5, R2.=         2, SR_control=000,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=1000,OUT.=000000000000000000000000000000011
#                   20S.=0,R1.=         3, R2.=         2, SR_control=000,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000110
#                   30S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000011
#                   40S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000010
#                   50S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000001
#                   60S.=0,R1.=         3, R2.=         2, SR_control=000,op_code.=0110,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000001
#                   70S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                   80S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=1000,OUT.=000000000000000000000000000000011
#                   90S.=1,R1.=         3, R2.=         2, SR_control=001,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  100S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  110S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  120S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  130S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000100011
#                  140S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=1011,OUT.=111111111111111111111111111100011
#                  150S.=1,R1.=         3, R2.=         2, SR_control=010,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000001100000
#                  160S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  170S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  180S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  190S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000100000000000000000000000000011
#                  200S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=1011,OUT.=111100000000000000000000000000011
#                  210S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=001100000000000000000000000000000
#                  220S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
#                  230S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  240S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
quit -sim
# End time: 16:53:41 on Nov 16,2021, Elapsed time: 0:00:57
# Errors: 0, Warnings: 9
# Compile of Testbench_ALU.v was successful.
vsim -gui work.Test_ALU
# vsim -gui work.Test_ALU 
# Start time: 16:55:56 on Nov 16,2021
# Loading work.Test_ALU
# Loading work.simple_ALU
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none4 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none6 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 34
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op14 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op16 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op24 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 49
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op26 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op34 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op36 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 60
run -all
#                    0S.=0,R1.=         5, R2.=         3, SR_control=000,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000001000
#                   10S.=0,R1.=         5, R2.=         2, SR_control=000,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=1000,OUT.=000000000000000000000000000000011
#                   20S.=0,R1.=         3, R2.=         2, SR_control=000,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000110
#                   30S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000011
#                   40S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000010
#                   50S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000001
#                   60S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0110,Cond.=0000,Imm.=    8,FLG.=10zz,OUT.=z00000000000000000000000000000001
#                   70S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0111,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000001
#                   80S.=0,R1.=         3, R2.=         2, SR_control=000,op_code.=1000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000001
#                   90S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                  100S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=1000,OUT.=000000000000000000000000000000011
#                  110S.=1,R1.=         3, R2.=         2, SR_control=001,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  120S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  130S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  140S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  150S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000100011
#                  160S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=1011,OUT.=111111111111111111111111111100011
#                  170S.=1,R1.=         3, R2.=         2, SR_control=010,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000001100000
#                  180S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  190S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  200S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  210S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000100000000000000000000000000011
#                  220S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=1011,OUT.=111100000000000000000000000000011
#                  230S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=001100000000000000000000000000000
#                  240S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
#                  250S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  260S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
quit -sim
# End time: 16:56:54 on Nov 16,2021, Elapsed time: 0:00:58
# Errors: 0, Warnings: 10
# Compile of Simple_ALU.v was successful.
vsim -gui work.Test_ALU
# vsim -gui work.Test_ALU 
# Start time: 16:58:28 on Nov 16,2021
# Loading work.Test_ALU
# Loading work.simple_ALU
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none4 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none6 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 34
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op14 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op16 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op24 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 49
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op26 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op34 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op36 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 60
run -all
#                    0S.=0,R1.=         5, R2.=         3, SR_control=000,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000001000
#                   10S.=0,R1.=         5, R2.=         2, SR_control=000,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                   20S.=0,R1.=         3, R2.=         2, SR_control=000,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000110
#                   30S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000011
#                   40S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000010
#                   50S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000001
#                   60S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0110,Cond.=0000,Imm.=    8,FLG.=10zz,OUT.=z00000000000000000000000000000001
#                   70S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0111,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000001
#                   80S.=0,R1.=         3, R2.=         2, SR_control=000,op_code.=1000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000001
#                   90S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                  100S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                  110S.=1,R1.=         3, R2.=         2, SR_control=001,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  120S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  130S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  140S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  150S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000100011
#                  160S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=111111111111111111111111111100011
#                  170S.=1,R1.=         3, R2.=         2, SR_control=010,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000001100000
#                  180S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  190S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  200S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  210S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000100000000000000000000000000011
#                  220S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=111100000000000000000000000000011
#                  230S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=001100000000000000000000000000000
#                  240S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
#                  250S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  260S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
quit -sim
# End time: 16:59:13 on Nov 16,2021, Elapsed time: 0:00:45
# Errors: 0, Warnings: 10
# Compile of Simple_ALU.v was successful.
# Compile of Testbench_ALU.v was successful.
# Load canceled
# Compile of Simple_ALU.v failed with 1 errors.
# Compile of Simple_ALU.v was successful.
# Compile of Testbench_ALU.v was successful.
vsim -gui work.Test_ALU
# vsim -gui work.Test_ALU 
# Start time: 17:03:44 on Nov 16,2021
# Loading work.Test_ALU
# Loading work.simple_ALU
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/imed File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none4 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none6 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op14 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op16 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op24 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op26 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op34 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op36 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 61
run -all
#                    0S.=0,R1.=         5, R2.=         3, SR_control=000,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000001000
#                   10S.=0,R1.=         5, R2.=         2, SR_control=000,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                   20S.=0,R1.=         3, R2.=         2, SR_control=000,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000110
#                   30S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000011
#                   40S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000010
#                   50S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000001
#                   60S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                   70S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                   80S.=1,R1.=         3, R2.=         2, SR_control=001,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                   90S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  100S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  110S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  120S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000100011
#                  130S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=111111111111111111111111111100011
#                  140S.=1,R1.=         3, R2.=         2, SR_control=010,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000001100000
#                  150S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  160S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  170S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  180S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000100000000000000000000000000011
#                  190S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=111100000000000000000000000000011
#                  200S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=001100000000000000000000000000000
#                  210S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
#                  220S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  230S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
quit -sim
# End time: 17:04:19 on Nov 16,2021, Elapsed time: 0:00:35
# Errors: 0, Warnings: 15
# Compile of Testbench_ALU.v was successful.
vsim -gui work.Test_ALU
# vsim -gui work.Test_ALU 
# Start time: 17:05:17 on Nov 16,2021
# Loading work.Test_ALU
# Loading work.simple_ALU
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/imed File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none4 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none6 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op14 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op16 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op24 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op26 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op34 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op36 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 61
run -all
#                    0S.=0,R1.=         5, R2.=         3, SR_control=000,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000001000
#                   10S.=0,R1.=         5, R2.=         2, SR_control=000,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                   20S.=0,R1.=         3, R2.=         2, SR_control=000,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000110
#                   30S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000011
#                   40S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000010
#                   50S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000001
#                   60S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0110,Cond.=0000,Imm.=    5,FLG.=10zz,OUT.=z00000000000000000000000000000101
#                   70S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0111,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000010
#                   80S.=0,R1.=         3, R2.=         2, SR_control=000,op_code.=1000,Cond.=0000,Imm.=    0,FLG.=1000,OUT.=000000000000000000000000000000001
#                   90S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                  100S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                  110S.=1,R1.=         3, R2.=         2, SR_control=001,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  120S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  130S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  140S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  150S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000100011
#                  160S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=111111111111111111111111111100011
#                  170S.=1,R1.=         3, R2.=         2, SR_control=010,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000001100000
#                  180S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  190S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  200S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  210S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000100000000000000000000000000011
#                  220S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=111100000000000000000000000000011
#                  230S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=001100000000000000000000000000000
#                  240S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
#                  250S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  260S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
quit -sim
# End time: 17:05:56 on Nov 16,2021, Elapsed time: 0:00:39
# Errors: 0, Warnings: 11
# Compile of Simple_ALU.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of Testbench_ALU.v was successful.
vsim -gui work.Test_ALU
# vsim -gui work.Test_ALU 
# Start time: 19:06:48 on Nov 16,2021
# Loading work.Test_ALU
# Loading work.simple_ALU
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/imed File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none4 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none6 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op14 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op16 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op24 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op26 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op34 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op36 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 61
run -all
#                    0S.=0,R1.=         5, R2.=         3, SR_control=000,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000001000
#                   10S.=0,R1.=         5, R2.=         2, SR_control=000,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                   20S.=0,R1.=         3, R2.=         2, SR_control=000,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000110
#                   30S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0011,Cond.=0001,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000011
#                   40S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000010
#                   50S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000001
#                   60S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0110,Cond.=0000,Imm.=    5,FLG.=10zz,OUT.=z00000000000000000000000000000101
#                   70S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0111,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000010
#                   80S.=0,R1.=         3, R2.=         2, SR_control=000,op_code.=1000,Cond.=0000,Imm.=    0,FLG.=1000,OUT.=000000000000000000000000000000001
#                   90S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                  100S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                  110S.=1,R1.=         3, R2.=         2, SR_control=001,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  120S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  130S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  140S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  150S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000100011
#                  160S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=111111111111111111111111111100011
#                  170S.=1,R1.=         3, R2.=         2, SR_control=010,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000001100000
#                  180S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  190S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  200S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  210S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000100000000000000000000000000011
#                  220S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=111100000000000000000000000000011
#                  230S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=001100000000000000000000000000000
#                  240S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
#                  250S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  260S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
quit -sim
# End time: 19:07:34 on Nov 16,2021, Elapsed time: 0:00:46
# Errors: 0, Warnings: 13
# Compile of Testbench_ALU.v was successful.
vsim -gui work.Test_ALU
# vsim -gui work.Test_ALU 
# Start time: 19:09:14 on Nov 16,2021
# Loading work.Test_ALU
# Loading work.simple_ALU
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/imed File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none4 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none6 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op14 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op16 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op24 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op26 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op34 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op36 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 61
run -all
#                    0S.=0,R1.=         5, R2.=         3, SR_control=000,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000001000
#                   10S.=0,R1.=         5, R2.=         2, SR_control=000,op_code.=0001,Cond.=0001,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                   20S.=0,R1.=         3, R2.=         2, SR_control=000,op_code.=0010,Cond.=0001,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                   30S.=1,R1.=         3, R2.=         0, SR_control=000,op_code.=0011,Cond.=0001,Imm.=    0,FLG.=1000,OUT.=000000000000000000000000000000011
#                   40S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000010
#                   50S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0101,Cond.=0001,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000001
#                   60S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0110,Cond.=0001,Imm.=    5,FLG.=10zz,OUT.=z00000000000000000000000000000001
#                   70S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0111,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000010
#                   80S.=0,R1.=         3, R2.=         2, SR_control=000,op_code.=1000,Cond.=0000,Imm.=    0,FLG.=1000,OUT.=000000000000000000000000000000001
#                   90S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                  100S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                  110S.=1,R1.=         3, R2.=         2, SR_control=001,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  120S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  130S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  140S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  150S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000100011
#                  160S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=111111111111111111111111111100011
#                  170S.=1,R1.=         3, R2.=         2, SR_control=010,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000001100000
#                  180S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  190S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  200S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  210S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000100000000000000000000000000011
#                  220S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=111100000000000000000000000000011
#                  230S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=001100000000000000000000000000000
#                  240S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
#                  250S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  260S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
quit -sim
# End time: 19:10:30 on Nov 16,2021, Elapsed time: 0:01:16
# Errors: 0, Warnings: 11
# Compile of Testbench_ALU.v was successful.
vsim -gui work.Test_ALU
# vsim -gui work.Test_ALU 
# Start time: 19:11:03 on Nov 16,2021
# Loading work.Test_ALU
# Loading work.simple_ALU
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/imed File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none4 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none6 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op14 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op16 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op24 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op26 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op34 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op36 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 61
run -all
#                    0S.=0,R1.=         5, R2.=         3, SR_control=000,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000001000
#                   10S.=0,R1.=         5, R2.=         2, SR_control=000,op_code.=0001,Cond.=0001,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                   20S.=1,R1.=         3, R2.=         0, SR_control=000,op_code.=0010,Cond.=0001,Imm.=    0,FLG.=1000,OUT.=000000000000000000000000000000011
#                   30S.=1,R1.=         3, R2.=         0, SR_control=000,op_code.=0011,Cond.=0001,Imm.=    0,FLG.=1000,OUT.=000000000000000000000000000000011
#                   40S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000010
#                   50S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0101,Cond.=0001,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000001
#                   60S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0110,Cond.=0001,Imm.=    5,FLG.=10zz,OUT.=z00000000000000000000000000000001
#                   70S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0111,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000010
#                   80S.=0,R1.=         3, R2.=         2, SR_control=000,op_code.=1000,Cond.=0000,Imm.=    0,FLG.=1000,OUT.=000000000000000000000000000000001
#                   90S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                  100S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                  110S.=1,R1.=         3, R2.=         2, SR_control=001,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  120S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  130S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  140S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  150S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000100011
#                  160S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=111111111111111111111111111100011
#                  170S.=1,R1.=         3, R2.=         2, SR_control=010,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000001100000
#                  180S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  190S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  200S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  210S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000100000000000000000000000000011
#                  220S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=111100000000000000000000000000011
#                  230S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=001100000000000000000000000000000
#                  240S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
#                  250S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  260S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
quit -sim
# End time: 19:11:44 on Nov 16,2021, Elapsed time: 0:00:41
# Errors: 0, Warnings: 11
# Compile of Simple_ALU.v was successful.
# Compile of Testbench_ALU.v was successful.
vsim -gui work.Test_ALU
# vsim -gui work.Test_ALU 
# Start time: 19:12:50 on Nov 16,2021
# Loading work.Test_ALU
# Loading work.simple_ALU
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/imed File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none4 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none6 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op14 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op16 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op24 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op26 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op34 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op36 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 61
run -all
#                    0S.=0,R1.=         5, R2.=         3, SR_control=000,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000001000
#                   10S.=0,R1.=         5, R2.=         2, SR_control=000,op_code.=0001,Cond.=0001,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                   20S.=1,R1.=         3, R2.=         0, SR_control=000,op_code.=0010,Cond.=0001,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#############  Autofindloop Analysis  ###############
#############  Loop found at time 30 ps ###############
#   Active process: /Test_ALU/test/#IMPLICIT-WIRE(out)#53 @ sub-iteration 0
#     Source: C:/Users/keati/Documents/FourthYear/ENGR468/Testbench_ALU.v:53
#   Active process: /Test_ALU/test/#ASSIGN#106 @ sub-iteration 0
#     Source: C:/Users/keati/Documents/FourthYear/ENGR468/Testbench_ALU.v:53
#   Active process: /Test_ALU/test/#IMPLICIT-WIRE(out)#53 @ sub-iteration 2
#     Source: C:/Users/keati/Documents/FourthYear/ENGR468/Testbench_ALU.v:53
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 30 ps.
run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 30 ps.
quit -sim
# End time: 19:13:42 on Nov 16,2021, Elapsed time: 0:00:52
# Errors: 2, Warnings: 12
# Compile of Simple_ALU.v was successful.
vsim -gui work.Test_ALU
# vsim -gui work.Test_ALU 
# Start time: 19:14:08 on Nov 16,2021
# Loading work.Test_ALU
# Loading work.simple_ALU
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/imed File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none4 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none6 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op14 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op16 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op24 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op26 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op34 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op36 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 61
run -all
#                    0S.=0,R1.=         5, R2.=         3, SR_control=000,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000001000
#                   10S.=0,R1.=         5, R2.=         2, SR_control=000,op_code.=0001,Cond.=0001,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                   20S.=1,R1.=         3, R2.=         0, SR_control=000,op_code.=0010,Cond.=0001,Imm.=    0,FLG.=1000,OUT.=000000000000000000000000000000011
#                   30S.=1,R1.=         3, R2.=         0, SR_control=000,op_code.=0011,Cond.=0001,Imm.=    0,FLG.=1000,OUT.=000000000000000000000000000000011
#                   40S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000010
#                   50S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0101,Cond.=0001,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000001
#                   60S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0110,Cond.=0001,Imm.=    5,FLG.=10zz,OUT.=z00000000000000000000000000000001
#                   70S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0111,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000010
#                   80S.=0,R1.=         3, R2.=         2, SR_control=000,op_code.=1000,Cond.=0000,Imm.=    0,FLG.=1000,OUT.=000000000000000000000000000000001
#                   90S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                  100S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                  110S.=1,R1.=         3, R2.=         2, SR_control=001,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  120S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  130S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  140S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  150S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000100011
#                  160S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=111111111111111111111111111100011
#                  170S.=1,R1.=         3, R2.=         2, SR_control=010,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000001100000
#                  180S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  190S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  200S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  210S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000100000000000000000000000000011
#                  220S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=111100000000000000000000000000011
#                  230S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=001100000000000000000000000000000
#                  240S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
#                  250S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  260S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
quit -sim
# End time: 19:14:45 on Nov 16,2021, Elapsed time: 0:00:37
# Errors: 0, Warnings: 11
# Compile of Testbench_ALU.v was successful.
# Compile of Testbench_ALU.v was successful.
vsim -gui work.Test_ALU
# vsim -gui work.Test_ALU 
# Start time: 19:18:12 on Nov 16,2021
# Loading work.Test_ALU
# Loading work.simple_ALU
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/imed File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none4 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/none6 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op14 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op16 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op24 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op26 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op34 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/keati/Documents/FourthYear/ENGR468/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Test_ALU/test/op36 File: C:/Users/keati/Documents/FourthYear/ENGR468/Simple_ALU.v Line: 61
run -all
#                    0S.=0,R1.=         5, R2.=         3, SR_control=000,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000001000
#                   10S.=0,R1.=         5, R2.=         2, SR_control=000,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                   20S.=1,R1.=         3, R2.=         0, SR_control=000,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                   30S.=1,R1.=         3, R2.=         0, SR_control=000,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00000000000000000000000000000011
#                   40S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000010
#                   50S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0110,Cond.=0011,Imm.=    4,FLG.=00zz,OUT.=z00000000000000000000000000000100
#                   60S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0110,Cond.=0011,Imm.=    5,FLG.=00zz,OUT.=z00000000000000000000000000000100
#                   70S.=1,R1.=         3, R2.=         2, SR_control=000,op_code.=0111,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000010
#                   80S.=0,R1.=         3, R2.=         2, SR_control=000,op_code.=1000,Cond.=0000,Imm.=    0,FLG.=1000,OUT.=000000000000000000000000000000001
#                   90S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                  100S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000011
#                  110S.=1,R1.=         3, R2.=         2, SR_control=001,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  120S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  130S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  140S.=0,R1.=         3, R2.=         2, SR_control=001,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000000011
#                  150S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000100011
#                  160S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=111111111111111111111111111100011
#                  170S.=1,R1.=         3, R2.=         2, SR_control=010,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000001100000
#                  180S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  190S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000000000000000000000000000000000
#                  200S.=0,R1.=         3, R2.=         2, SR_control=010,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=z00000000000000000000000000100011
#                  210S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0000,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=000100000000000000000000000000011
#                  220S.=0,R1.=         3, R2.=         2, SR_control=011,op_code.=0001,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=111100000000000000000000000000011
#                  230S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0010,Cond.=0000,Imm.=    0,FLG.=0000,OUT.=001100000000000000000000000000000
#                  240S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0011,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
#                  250S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0100,Cond.=0000,Imm.=    0,FLG.=0100,OUT.=000000000000000000000000000000000
#                  260S.=1,R1.=         3, R2.=         2, SR_control=011,op_code.=0101,Cond.=0000,Imm.=    0,FLG.=10zz,OUT.=z00100000000000000000000000000011
quit -sim
# End time: 19:20:18 on Nov 16,2021, Elapsed time: 0:02:06
# Errors: 0, Warnings: 12
# Compile of Testbench_ALU.v was successful.
