read_verilog -sv /workspace/rtl/core/vixen_branch_predictor.sv; hierarchy -top vixen_branch_predictor; proc; opt; check
