{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716743351672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716743351672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 18:09:11 2024 " "Processing started: Sun May 26 18:09:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716743351672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716743351672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Forno -c Forno " "Command: quartus_map --read_settings_files=on --write_settings_files=off Forno -c Forno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716743351672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716743351849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716743351849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EndTimeRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EndTimeRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EndTimeRegister-Synchronous " "Found design unit 1: EndTimeRegister-Synchronous" {  } { { "EndTimeRegister.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/EndTimeRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716743360552 ""} { "Info" "ISGN_ENTITY_NAME" "1 EndTimeRegister " "Found entity 1: EndTimeRegister" {  } { { "EndTimeRegister.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/EndTimeRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716743360552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716743360552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GeneralClock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GeneralClock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeneralClock-Synchronous " "Found design unit 1: GeneralClock-Synchronous" {  } { { "GeneralClock.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/GeneralClock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716743360553 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeneralClock " "Found entity 1: GeneralClock" {  } { { "GeneralClock.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/GeneralClock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716743360553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716743360553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OvenTopLevel.vhd 0 0 " "Found 0 design units, including 0 entities, in source file OvenTopLevel.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716743360553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Heater.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Heater.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Heater-Behavioral " "Found design unit 1: Heater-Behavioral" {  } { { "Heater.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Heater.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716743360553 ""} { "Info" "ISGN_ENTITY_NAME" "1 Heater " "Found entity 1: Heater" {  } { { "Heater.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/Heater.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716743360553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716743360553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SinglePulseGenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SinglePulseGenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinglePulseGenerator-Synchronous " "Found design unit 1: SinglePulseGenerator-Synchronous" {  } { { "SinglePulseGenerator.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/SinglePulseGenerator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716743360554 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinglePulseGenerator " "Found entity 1: SinglePulseGenerator" {  } { { "SinglePulseGenerator.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/SinglePulseGenerator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716743360554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716743360554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterTime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterTime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterTime-Synchronous " "Found design unit 1: RegisterTime-Synchronous" {  } { { "RegisterTime.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/RegisterTime.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716743360555 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterTime " "Found entity 1: RegisterTime" {  } { { "RegisterTime.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/RegisterTime.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716743360555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716743360555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterTemperature.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterTemperature.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterTemperature-Synchronous " "Found design unit 1: RegisterTemperature-Synchronous" {  } { { "RegisterTemperature.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/RegisterTemperature.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716743360556 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterTemperature " "Found entity 1: RegisterTemperature" {  } { { "RegisterTemperature.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/RegisterTemperature.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716743360556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716743360556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FornoFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FornoFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FornoFSM-Behavioral " "Found design unit 1: FornoFSM-Behavioral" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716743360557 ""} { "Info" "ISGN_ENTITY_NAME" "1 FornoFSM " "Found entity 1: FornoFSM" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716743360557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716743360557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EndTimeRegister " "Elaborating entity \"EndTimeRegister\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716743360621 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716743361413 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716743362065 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716743362065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716743362128 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716743362128 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716743362128 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716743362128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716743362138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 18:09:22 2024 " "Processing ended: Sun May 26 18:09:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716743362138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716743362138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716743362138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716743362138 ""}
