Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat Mar  3 18:52:09 2018
| Host         : xarez-Aspire-V3-372 running 64-bit elementary OS 0.4.1 Loki
| Command      : report_timing_summary -max_paths 10 -file TopShell_timing_summary_routed.rpt -rpx TopShell_timing_summary_routed.rpx -warn_on_violation
| Design       : TopShell
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_divider/pulseOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.405        0.000                      0                   35        0.191        0.000                      0                   35        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.405        0.000                      0                   35        0.191        0.000                      0                   35        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 clk_divider/s_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.704ns (22.647%)  route 2.405ns (77.353%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.721     5.324    clk_divider/clk
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_divider/s_counter_reg[14]/Q
                         net (fo=3, routed)           0.870     6.650    clk_divider/s_counter_reg[14]
    SLICE_X87Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.774 r  clk_divider/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.797     7.571    clk_divider/s_counter[0]_i_4_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I2_O)        0.124     7.695 r  clk_divider/s_counter[0]_i_1/O
                         net (fo=17, routed)          0.737     8.432    clk_divider/s_counter[0]_i_1_n_0
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.604    15.027    clk_divider/clk
    SLICE_X86Y82         FDRE                                         r  clk_divider/s_counter_reg[16]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X86Y82         FDRE (Setup_fdre_C_R)       -0.429    14.837    clk_divider/s_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 clk_divider/s_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.704ns (23.673%)  route 2.270ns (76.327%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.721     5.324    clk_divider/clk
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_divider/s_counter_reg[14]/Q
                         net (fo=3, routed)           0.870     6.650    clk_divider/s_counter_reg[14]
    SLICE_X87Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.774 r  clk_divider/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.797     7.571    clk_divider/s_counter[0]_i_4_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I2_O)        0.124     7.695 r  clk_divider/s_counter[0]_i_1/O
                         net (fo=17, routed)          0.603     8.298    clk_divider/s_counter[0]_i_1_n_0
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.601    15.024    clk_divider/clk
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_counter_reg[4]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y79         FDRE (Setup_fdre_C_R)       -0.429    14.834    clk_divider/s_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 clk_divider/s_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.704ns (23.673%)  route 2.270ns (76.327%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.721     5.324    clk_divider/clk
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_divider/s_counter_reg[14]/Q
                         net (fo=3, routed)           0.870     6.650    clk_divider/s_counter_reg[14]
    SLICE_X87Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.774 r  clk_divider/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.797     7.571    clk_divider/s_counter[0]_i_4_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I2_O)        0.124     7.695 r  clk_divider/s_counter[0]_i_1/O
                         net (fo=17, routed)          0.603     8.298    clk_divider/s_counter[0]_i_1_n_0
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.601    15.024    clk_divider/clk
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_counter_reg[5]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y79         FDRE (Setup_fdre_C_R)       -0.429    14.834    clk_divider/s_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 clk_divider/s_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.704ns (23.673%)  route 2.270ns (76.327%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.721     5.324    clk_divider/clk
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_divider/s_counter_reg[14]/Q
                         net (fo=3, routed)           0.870     6.650    clk_divider/s_counter_reg[14]
    SLICE_X87Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.774 r  clk_divider/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.797     7.571    clk_divider/s_counter[0]_i_4_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I2_O)        0.124     7.695 r  clk_divider/s_counter[0]_i_1/O
                         net (fo=17, routed)          0.603     8.298    clk_divider/s_counter[0]_i_1_n_0
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.601    15.024    clk_divider/clk
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_counter_reg[6]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y79         FDRE (Setup_fdre_C_R)       -0.429    14.834    clk_divider/s_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 clk_divider/s_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.704ns (23.673%)  route 2.270ns (76.327%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.721     5.324    clk_divider/clk
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_divider/s_counter_reg[14]/Q
                         net (fo=3, routed)           0.870     6.650    clk_divider/s_counter_reg[14]
    SLICE_X87Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.774 r  clk_divider/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.797     7.571    clk_divider/s_counter[0]_i_4_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I2_O)        0.124     7.695 r  clk_divider/s_counter[0]_i_1/O
                         net (fo=17, routed)          0.603     8.298    clk_divider/s_counter[0]_i_1_n_0
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.601    15.024    clk_divider/clk
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_counter_reg[7]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y79         FDRE (Setup_fdre_C_R)       -0.429    14.834    clk_divider/s_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 clk_divider/s_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.704ns (23.702%)  route 2.266ns (76.298%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.721     5.324    clk_divider/clk
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_divider/s_counter_reg[14]/Q
                         net (fo=3, routed)           0.870     6.650    clk_divider/s_counter_reg[14]
    SLICE_X87Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.774 r  clk_divider/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.797     7.571    clk_divider/s_counter[0]_i_4_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I2_O)        0.124     7.695 r  clk_divider/s_counter[0]_i_1/O
                         net (fo=17, routed)          0.599     8.294    clk_divider/s_counter[0]_i_1_n_0
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.602    15.025    clk_divider/clk
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[12]/C
                         clock pessimism              0.299    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X86Y81         FDRE (Setup_fdre_C_R)       -0.429    14.859    clk_divider/s_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 clk_divider/s_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.704ns (23.702%)  route 2.266ns (76.298%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.721     5.324    clk_divider/clk
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_divider/s_counter_reg[14]/Q
                         net (fo=3, routed)           0.870     6.650    clk_divider/s_counter_reg[14]
    SLICE_X87Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.774 r  clk_divider/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.797     7.571    clk_divider/s_counter[0]_i_4_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I2_O)        0.124     7.695 r  clk_divider/s_counter[0]_i_1/O
                         net (fo=17, routed)          0.599     8.294    clk_divider/s_counter[0]_i_1_n_0
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.602    15.025    clk_divider/clk
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[13]/C
                         clock pessimism              0.299    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X86Y81         FDRE (Setup_fdre_C_R)       -0.429    14.859    clk_divider/s_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 clk_divider/s_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.704ns (23.702%)  route 2.266ns (76.298%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.721     5.324    clk_divider/clk
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_divider/s_counter_reg[14]/Q
                         net (fo=3, routed)           0.870     6.650    clk_divider/s_counter_reg[14]
    SLICE_X87Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.774 r  clk_divider/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.797     7.571    clk_divider/s_counter[0]_i_4_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I2_O)        0.124     7.695 r  clk_divider/s_counter[0]_i_1/O
                         net (fo=17, routed)          0.599     8.294    clk_divider/s_counter[0]_i_1_n_0
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.602    15.025    clk_divider/clk
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[14]/C
                         clock pessimism              0.299    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X86Y81         FDRE (Setup_fdre_C_R)       -0.429    14.859    clk_divider/s_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 clk_divider/s_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.704ns (23.702%)  route 2.266ns (76.298%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.721     5.324    clk_divider/clk
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_divider/s_counter_reg[14]/Q
                         net (fo=3, routed)           0.870     6.650    clk_divider/s_counter_reg[14]
    SLICE_X87Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.774 r  clk_divider/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.797     7.571    clk_divider/s_counter[0]_i_4_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I2_O)        0.124     7.695 r  clk_divider/s_counter[0]_i_1/O
                         net (fo=17, routed)          0.599     8.294    clk_divider/s_counter[0]_i_1_n_0
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.602    15.025    clk_divider/clk
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[15]/C
                         clock pessimism              0.299    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X86Y81         FDRE (Setup_fdre_C_R)       -0.429    14.859    clk_divider/s_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.586ns  (required time - arrival time)
  Source:                 clk_divider/s_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.704ns (24.073%)  route 2.220ns (75.927%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.721     5.324    clk_divider/clk
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  clk_divider/s_counter_reg[14]/Q
                         net (fo=3, routed)           0.870     6.650    clk_divider/s_counter_reg[14]
    SLICE_X87Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.774 r  clk_divider/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.797     7.571    clk_divider/s_counter[0]_i_4_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I2_O)        0.124     7.695 r  clk_divider/s_counter[0]_i_1/O
                         net (fo=17, routed)          0.553     8.248    clk_divider/s_counter[0]_i_1_n_0
    SLICE_X86Y80         FDRE                                         r  clk_divider/s_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.601    15.024    clk_divider/clk
    SLICE_X86Y80         FDRE                                         r  clk_divider/s_counter_reg[10]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y80         FDRE (Setup_fdre_C_R)       -0.429    14.834    clk_divider/s_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.248    
  -------------------------------------------------------------------
                         slack                                  6.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clk_divider/s_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/pulseOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.598     1.517    clk_divider/clk
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  clk_divider/s_counter_reg[4]/Q
                         net (fo=3, routed)           0.109     1.767    clk_divider/s_counter_reg[4]
    SLICE_X87Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.812 r  clk_divider/pulseOut_i_1/O
                         net (fo=1, routed)           0.000     1.812    clk_divider/s_pulseOut
    SLICE_X87Y79         FDRE                                         r  clk_divider/pulseOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.868     2.033    clk_divider/clk
    SLICE_X87Y79         FDRE                                         r  clk_divider/pulseOut_reg/C
                         clock pessimism             -0.502     1.530    
    SLICE_X87Y79         FDRE (Hold_fdre_C_D)         0.091     1.621    clk_divider/pulseOut_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_divider/s_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.599     1.518    clk_divider/clk
    SLICE_X86Y80         FDRE                                         r  clk_divider/s_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clk_divider/s_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.792    clk_divider/s_counter_reg[10]
    SLICE_X86Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  clk_divider/s_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    clk_divider/s_counter_reg[8]_i_1_n_5
    SLICE_X86Y80         FDRE                                         r  clk_divider/s_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.869     2.034    clk_divider/clk
    SLICE_X86Y80         FDRE                                         r  clk_divider/s_counter_reg[10]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X86Y80         FDRE (Hold_fdre_C_D)         0.105     1.623    clk_divider/s_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 clk_divider/s_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.600     1.519    clk_divider/clk
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  clk_divider/s_counter_reg[14]/Q
                         net (fo=3, routed)           0.144     1.805    clk_divider/s_counter_reg[14]
    SLICE_X86Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.916 r  clk_divider/s_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    clk_divider/s_counter_reg[12]_i_1_n_5
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.870     2.035    clk_divider/clk
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[14]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X86Y81         FDRE (Hold_fdre_C_D)         0.105     1.624    clk_divider/s_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clk_divider/s_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.598     1.517    clk_divider/clk
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  clk_divider/s_counter_reg[6]/Q
                         net (fo=3, routed)           0.145     1.803    clk_divider/s_counter_reg[6]
    SLICE_X86Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.914 r  clk_divider/s_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    clk_divider/s_counter_reg[4]_i_1_n_5
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.868     2.033    clk_divider/clk
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_counter_reg[6]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X86Y79         FDRE (Hold_fdre_C_D)         0.105     1.622    clk_divider/s_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_divider/s_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.599     1.518    clk_divider/clk
    SLICE_X86Y80         FDRE                                         r  clk_divider/s_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clk_divider/s_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.792    clk_divider/s_counter_reg[10]
    SLICE_X86Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.936 r  clk_divider/s_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    clk_divider/s_counter_reg[8]_i_1_n_4
    SLICE_X86Y80         FDRE                                         r  clk_divider/s_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.869     2.034    clk_divider/clk
    SLICE_X86Y80         FDRE                                         r  clk_divider/s_counter_reg[11]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X86Y80         FDRE (Hold_fdre_C_D)         0.105     1.623    clk_divider/s_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clk_divider/s_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.285ns (66.369%)  route 0.144ns (33.631%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.600     1.519    clk_divider/clk
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  clk_divider/s_counter_reg[14]/Q
                         net (fo=3, routed)           0.144     1.805    clk_divider/s_counter_reg[14]
    SLICE_X86Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.949 r  clk_divider/s_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    clk_divider/s_counter_reg[12]_i_1_n_4
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.870     2.035    clk_divider/clk
    SLICE_X86Y81         FDRE                                         r  clk_divider/s_counter_reg[15]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X86Y81         FDRE (Hold_fdre_C_D)         0.105     1.624    clk_divider/s_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 clk_divider/s_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.326%)  route 0.145ns (33.674%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.598     1.517    clk_divider/clk
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  clk_divider/s_counter_reg[6]/Q
                         net (fo=3, routed)           0.145     1.803    clk_divider/s_counter_reg[6]
    SLICE_X86Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.947 r  clk_divider/s_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    clk_divider/s_counter_reg[4]_i_1_n_4
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.868     2.033    clk_divider/clk
    SLICE_X86Y79         FDRE                                         r  clk_divider/s_counter_reg[7]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X86Y79         FDRE (Hold_fdre_C_D)         0.105     1.622    clk_divider/s_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 clk_divider/s_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.251ns (57.758%)  route 0.184ns (42.242%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.597     1.516    clk_divider/clk
    SLICE_X86Y78         FDRE                                         r  clk_divider/s_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y78         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  clk_divider/s_counter_reg[1]/Q
                         net (fo=3, routed)           0.184     1.841    clk_divider/s_counter_reg[1]
    SLICE_X86Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.951 r  clk_divider/s_counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.951    clk_divider/s_counter_reg[0]_i_2_n_6
    SLICE_X86Y78         FDRE                                         r  clk_divider/s_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.867     2.032    clk_divider/clk
    SLICE_X86Y78         FDRE                                         r  clk_divider/s_counter_reg[1]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X86Y78         FDRE (Hold_fdre_C_D)         0.105     1.621    clk_divider/s_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 clk_divider/s_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.597     1.516    clk_divider/clk
    SLICE_X86Y78         FDRE                                         r  clk_divider/s_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y78         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  clk_divider/s_counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.842    clk_divider/s_counter_reg[0]
    SLICE_X86Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  clk_divider/s_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.887    clk_divider/s_counter[0]_i_6_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.957 r  clk_divider/s_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.957    clk_divider/s_counter_reg[0]_i_2_n_7
    SLICE_X86Y78         FDRE                                         r  clk_divider/s_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.867     2.032    clk_divider/clk
    SLICE_X86Y78         FDRE                                         r  clk_divider/s_counter_reg[0]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X86Y78         FDRE (Hold_fdre_C_D)         0.105     1.621    clk_divider/s_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clk_divider/s_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.599     1.518    clk_divider/clk
    SLICE_X86Y80         FDRE                                         r  clk_divider/s_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clk_divider/s_counter_reg[9]/Q
                         net (fo=2, routed)           0.191     1.850    clk_divider/s_counter_reg[9]
    SLICE_X86Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.960 r  clk_divider/s_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.960    clk_divider/s_counter_reg[8]_i_1_n_6
    SLICE_X86Y80         FDRE                                         r  clk_divider/s_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.869     2.034    clk_divider/clk
    SLICE_X86Y80         FDRE                                         r  clk_divider/s_counter_reg[9]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X86Y80         FDRE (Hold_fdre_C_D)         0.105     1.623    clk_divider/s_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y79    clk_divider/pulseOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y78    clk_divider/s_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y80    clk_divider/s_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y80    clk_divider/s_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y81    clk_divider/s_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y81    clk_divider/s_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y81    clk_divider/s_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y81    clk_divider/s_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y82    clk_divider/s_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y79    clk_divider/pulseOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    clk_divider/s_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    clk_divider/s_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    clk_divider/s_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    clk_divider/s_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y82    clk_divider/s_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y79    clk_divider/pulseOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_divider/s_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y80    clk_divider/s_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y80    clk_divider/s_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y80    clk_divider/s_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y80    clk_divider/s_counter_reg[11]/C



