   1               		.file	"chcore.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__tmp_reg__ = 0
   6               	__zero_reg__ = 1
   7               		.text
   8               	.Ltext0:
   9               		.cfi_sections	.debug_frame
  10               		.file 1 "../../os/common/ports/AVR/chcore.c"
  11               		.section	.text._port_switch,"ax",@progbits
  12               		.weak	_port_switch
  14               	_port_switch:
  15               	.LVL0:
  16               	.LFB98:
   1:../../os/common/ports/AVR/chcore.c **** /*
   2:../../os/common/ports/AVR/chcore.c ****     ChibiOS - Copyright (C) 2006,2007,2008,2009,2010,2011,2012,2013,2014,
   3:../../os/common/ports/AVR/chcore.c ****               2015,2016,2017,2018,2019,2020,2021 Giovanni Di Sirio.
   4:../../os/common/ports/AVR/chcore.c **** 
   5:../../os/common/ports/AVR/chcore.c ****     This file is part of ChibiOS.
   6:../../os/common/ports/AVR/chcore.c **** 
   7:../../os/common/ports/AVR/chcore.c ****     ChibiOS is free software; you can redistribute it and/or modify
   8:../../os/common/ports/AVR/chcore.c ****     it under the terms of the GNU General Public License as published by
   9:../../os/common/ports/AVR/chcore.c ****     the Free Software Foundation version 3 of the License.
  10:../../os/common/ports/AVR/chcore.c **** 
  11:../../os/common/ports/AVR/chcore.c ****     ChibiOS is distributed in the hope that it will be useful,
  12:../../os/common/ports/AVR/chcore.c ****     but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:../../os/common/ports/AVR/chcore.c ****     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:../../os/common/ports/AVR/chcore.c ****     GNU General Public License for more details.
  15:../../os/common/ports/AVR/chcore.c **** 
  16:../../os/common/ports/AVR/chcore.c ****     You should have received a copy of the GNU General Public License
  17:../../os/common/ports/AVR/chcore.c ****     along with this program.  If not, see <http://www.gnu.org/licenses/>.
  18:../../os/common/ports/AVR/chcore.c **** */
  19:../../os/common/ports/AVR/chcore.c **** 
  20:../../os/common/ports/AVR/chcore.c **** /**
  21:../../os/common/ports/AVR/chcore.c ****  * @file    chcore.c
  22:../../os/common/ports/AVR/chcore.c ****  * @brief   AVR architecture port code.
  23:../../os/common/ports/AVR/chcore.c ****  *
  24:../../os/common/ports/AVR/chcore.c ****  * @addtogroup AVR_CORE
  25:../../os/common/ports/AVR/chcore.c ****  * @{
  26:../../os/common/ports/AVR/chcore.c ****  */
  27:../../os/common/ports/AVR/chcore.c **** 
  28:../../os/common/ports/AVR/chcore.c **** #include "ch.h"
  29:../../os/common/ports/AVR/chcore.c **** 
  30:../../os/common/ports/AVR/chcore.c **** /*===========================================================================*/
  31:../../os/common/ports/AVR/chcore.c **** /* Module local definitions.                                                 */
  32:../../os/common/ports/AVR/chcore.c **** /*===========================================================================*/
  33:../../os/common/ports/AVR/chcore.c **** 
  34:../../os/common/ports/AVR/chcore.c **** /*===========================================================================*/
  35:../../os/common/ports/AVR/chcore.c **** /* Module exported variables.                                                */
  36:../../os/common/ports/AVR/chcore.c **** /*===========================================================================*/
  37:../../os/common/ports/AVR/chcore.c **** 
  38:../../os/common/ports/AVR/chcore.c **** /* Executing-in-ISR global flag.*/
  39:../../os/common/ports/AVR/chcore.c **** bool __avr_in_isr;
  40:../../os/common/ports/AVR/chcore.c **** 
  41:../../os/common/ports/AVR/chcore.c **** /*===========================================================================*/
  42:../../os/common/ports/AVR/chcore.c **** /* Module local types.                                                       */
  43:../../os/common/ports/AVR/chcore.c **** /*===========================================================================*/
  44:../../os/common/ports/AVR/chcore.c **** 
  45:../../os/common/ports/AVR/chcore.c **** /*===========================================================================*/
  46:../../os/common/ports/AVR/chcore.c **** /* Module local variables.                                                   */
  47:../../os/common/ports/AVR/chcore.c **** /*===========================================================================*/
  48:../../os/common/ports/AVR/chcore.c **** 
  49:../../os/common/ports/AVR/chcore.c **** /*===========================================================================*/
  50:../../os/common/ports/AVR/chcore.c **** /* Module local functions.                                                   */
  51:../../os/common/ports/AVR/chcore.c **** /*===========================================================================*/
  52:../../os/common/ports/AVR/chcore.c **** 
  53:../../os/common/ports/AVR/chcore.c **** /*===========================================================================*/
  54:../../os/common/ports/AVR/chcore.c **** /* Module exported functions.                                                */
  55:../../os/common/ports/AVR/chcore.c **** /*===========================================================================*/
  56:../../os/common/ports/AVR/chcore.c **** 
  57:../../os/common/ports/AVR/chcore.c **** /**
  58:../../os/common/ports/AVR/chcore.c ****  * @brief   Performs a context switch between two threads.
  59:../../os/common/ports/AVR/chcore.c ****  * @details This is the most critical code in any port, this function
  60:../../os/common/ports/AVR/chcore.c ****  *          is responsible for the context switch between 2 threads.
  61:../../os/common/ports/AVR/chcore.c ****  * @note    The implementation of this code affects <b>directly</b> the context
  62:../../os/common/ports/AVR/chcore.c ****  *          switch performance so optimize here as much as you can.
  63:../../os/common/ports/AVR/chcore.c ****  *
  64:../../os/common/ports/AVR/chcore.c ****  * @param[in] ntp       the thread to be switched in
  65:../../os/common/ports/AVR/chcore.c ****  * @param[in] otp       the thread to be switched out
  66:../../os/common/ports/AVR/chcore.c ****  *
  67:../../os/common/ports/AVR/chcore.c ****  * @todo    Put into an asm module, use of naked attribute is problematic.
  68:../../os/common/ports/AVR/chcore.c ****  */
  69:../../os/common/ports/AVR/chcore.c **** #if !defined(__DOXYGEN__)
  70:../../os/common/ports/AVR/chcore.c **** __attribute__((naked, weak))
  71:../../os/common/ports/AVR/chcore.c **** #endif
  72:../../os/common/ports/AVR/chcore.c **** void _port_switch(thread_t *ntp, thread_t *otp) {
  17               		.loc 1 72 49 view -0
  18               		.cfi_startproc
  19               	/* prologue: naked */
  20               	/* frame size = 0 */
  21               	/* stack size = 0 */
  22               	.L__stack_usage = 0
  73:../../os/common/ports/AVR/chcore.c **** 
  74:../../os/common/ports/AVR/chcore.c ****   (void)ntp;
  23               		.loc 1 74 3 view .LVU1
  75:../../os/common/ports/AVR/chcore.c ****   (void)otp;
  24               		.loc 1 75 3 view .LVU2
  76:../../os/common/ports/AVR/chcore.c **** 
  77:../../os/common/ports/AVR/chcore.c ****   asm volatile ("push    r2");
  25               		.loc 1 77 3 view .LVU3
  26               	/* #APP */
  27               	 ;  77 "../../os/common/ports/AVR/chcore.c" 1
  28 0000 2F92      		push    r2
  29               	 ;  0 "" 2
  78:../../os/common/ports/AVR/chcore.c ****   asm volatile ("push    r3");
  30               		.loc 1 78 3 view .LVU4
  31               	 ;  78 "../../os/common/ports/AVR/chcore.c" 1
  32 0002 3F92      		push    r3
  33               	 ;  0 "" 2
  79:../../os/common/ports/AVR/chcore.c ****   asm volatile ("push    r4");
  34               		.loc 1 79 3 view .LVU5
  35               	 ;  79 "../../os/common/ports/AVR/chcore.c" 1
  36 0004 4F92      		push    r4
  37               	 ;  0 "" 2
  80:../../os/common/ports/AVR/chcore.c ****   asm volatile ("push    r5");
  38               		.loc 1 80 3 view .LVU6
  39               	 ;  80 "../../os/common/ports/AVR/chcore.c" 1
  40 0006 5F92      		push    r5
  41               	 ;  0 "" 2
  81:../../os/common/ports/AVR/chcore.c ****   asm volatile ("push    r6");
  42               		.loc 1 81 3 view .LVU7
  43               	 ;  81 "../../os/common/ports/AVR/chcore.c" 1
  44 0008 6F92      		push    r6
  45               	 ;  0 "" 2
  82:../../os/common/ports/AVR/chcore.c ****   asm volatile ("push    r7");
  46               		.loc 1 82 3 view .LVU8
  47               	 ;  82 "../../os/common/ports/AVR/chcore.c" 1
  48 000a 7F92      		push    r7
  49               	 ;  0 "" 2
  83:../../os/common/ports/AVR/chcore.c ****   asm volatile ("push    r8");
  50               		.loc 1 83 3 view .LVU9
  51               	 ;  83 "../../os/common/ports/AVR/chcore.c" 1
  52 000c 8F92      		push    r8
  53               	 ;  0 "" 2
  84:../../os/common/ports/AVR/chcore.c ****   asm volatile ("push    r9");
  54               		.loc 1 84 3 view .LVU10
  55               	 ;  84 "../../os/common/ports/AVR/chcore.c" 1
  56 000e 9F92      		push    r9
  57               	 ;  0 "" 2
  85:../../os/common/ports/AVR/chcore.c ****   asm volatile ("push    r10");
  58               		.loc 1 85 3 view .LVU11
  59               	 ;  85 "../../os/common/ports/AVR/chcore.c" 1
  60 0010 AF92      		push    r10
  61               	 ;  0 "" 2
  86:../../os/common/ports/AVR/chcore.c ****   asm volatile ("push    r11");
  62               		.loc 1 86 3 view .LVU12
  63               	 ;  86 "../../os/common/ports/AVR/chcore.c" 1
  64 0012 BF92      		push    r11
  65               	 ;  0 "" 2
  87:../../os/common/ports/AVR/chcore.c ****   asm volatile ("push    r12");
  66               		.loc 1 87 3 view .LVU13
  67               	 ;  87 "../../os/common/ports/AVR/chcore.c" 1
  68 0014 CF92      		push    r12
  69               	 ;  0 "" 2
  88:../../os/common/ports/AVR/chcore.c ****   asm volatile ("push    r13");
  70               		.loc 1 88 3 view .LVU14
  71               	 ;  88 "../../os/common/ports/AVR/chcore.c" 1
  72 0016 DF92      		push    r13
  73               	 ;  0 "" 2
  89:../../os/common/ports/AVR/chcore.c ****   asm volatile ("push    r14");
  74               		.loc 1 89 3 view .LVU15
  75               	 ;  89 "../../os/common/ports/AVR/chcore.c" 1
  76 0018 EF92      		push    r14
  77               	 ;  0 "" 2
  90:../../os/common/ports/AVR/chcore.c ****   asm volatile ("push    r15");
  78               		.loc 1 90 3 view .LVU16
  79               	 ;  90 "../../os/common/ports/AVR/chcore.c" 1
  80 001a FF92      		push    r15
  81               	 ;  0 "" 2
  91:../../os/common/ports/AVR/chcore.c ****   asm volatile ("push    r16");
  82               		.loc 1 91 3 view .LVU17
  83               	 ;  91 "../../os/common/ports/AVR/chcore.c" 1
  84 001c 0F93      		push    r16
  85               	 ;  0 "" 2
  92:../../os/common/ports/AVR/chcore.c ****   asm volatile ("push    r17");
  86               		.loc 1 92 3 view .LVU18
  87               	 ;  92 "../../os/common/ports/AVR/chcore.c" 1
  88 001e 1F93      		push    r17
  89               	 ;  0 "" 2
  93:../../os/common/ports/AVR/chcore.c ****   asm volatile ("push    r28");
  90               		.loc 1 93 3 view .LVU19
  91               	 ;  93 "../../os/common/ports/AVR/chcore.c" 1
  92 0020 CF93      		push    r28
  93               	 ;  0 "" 2
  94:../../os/common/ports/AVR/chcore.c ****   asm volatile ("push    r29");
  94               		.loc 1 94 3 view .LVU20
  95               	 ;  94 "../../os/common/ports/AVR/chcore.c" 1
  96 0022 DF93      		push    r29
  97               	 ;  0 "" 2
  95:../../os/common/ports/AVR/chcore.c **** 
  96:../../os/common/ports/AVR/chcore.c **** #if defined(__CHIBIOS_RT__)
  97:../../os/common/ports/AVR/chcore.c ****   asm volatile ("movw    r30, r22");
  98:../../os/common/ports/AVR/chcore.c ****   asm volatile ("in      r0, 0x3d");
  99:../../os/common/ports/AVR/chcore.c ****   asm volatile ("std     Z+5, r0");
 100:../../os/common/ports/AVR/chcore.c ****   asm volatile ("in      r0, 0x3e");
 101:../../os/common/ports/AVR/chcore.c ****   asm volatile ("std     Z+6, r0");
 102:../../os/common/ports/AVR/chcore.c **** 
 103:../../os/common/ports/AVR/chcore.c ****   asm volatile ("movw    r30, r24");
 104:../../os/common/ports/AVR/chcore.c ****   asm volatile ("ldd     r0, Z+5");
 105:../../os/common/ports/AVR/chcore.c ****   asm volatile ("out     0x3d, r0");
 106:../../os/common/ports/AVR/chcore.c ****   asm volatile ("ldd     r0, Z+6");
 107:../../os/common/ports/AVR/chcore.c ****   asm volatile ("out     0x3e, r0");
 108:../../os/common/ports/AVR/chcore.c **** #endif
 109:../../os/common/ports/AVR/chcore.c **** 
 110:../../os/common/ports/AVR/chcore.c **** #if defined(__CHIBIOS_NIL__)
 111:../../os/common/ports/AVR/chcore.c ****   asm volatile ("movw    r30, r22");
  98               		.loc 1 111 3 view .LVU21
  99               	 ;  111 "../../os/common/ports/AVR/chcore.c" 1
 100 0024 FB01      		movw    r30, r22
 101               	 ;  0 "" 2
 112:../../os/common/ports/AVR/chcore.c ****   asm volatile ("in      r0, 0x3d");
 102               		.loc 1 112 3 view .LVU22
 103               	 ;  112 "../../os/common/ports/AVR/chcore.c" 1
 104 0026 0DB6      		in      r0, 0x3d
 105               	 ;  0 "" 2
 113:../../os/common/ports/AVR/chcore.c ****   asm volatile ("std     Z+0, r0");
 106               		.loc 1 113 3 view .LVU23
 107               	 ;  113 "../../os/common/ports/AVR/chcore.c" 1
 108 0028 0082      		std     Z+0, r0
 109               	 ;  0 "" 2
 114:../../os/common/ports/AVR/chcore.c ****   asm volatile ("in      r0, 0x3e");
 110               		.loc 1 114 3 view .LVU24
 111               	 ;  114 "../../os/common/ports/AVR/chcore.c" 1
 112 002a 0EB6      		in      r0, 0x3e
 113               	 ;  0 "" 2
 115:../../os/common/ports/AVR/chcore.c ****   asm volatile ("std     Z+1, r0");
 114               		.loc 1 115 3 view .LVU25
 115               	 ;  115 "../../os/common/ports/AVR/chcore.c" 1
 116 002c 0182      		std     Z+1, r0
 117               	 ;  0 "" 2
 116:../../os/common/ports/AVR/chcore.c **** 
 117:../../os/common/ports/AVR/chcore.c ****   asm volatile ("movw    r30, r24");
 118               		.loc 1 117 3 view .LVU26
 119               	 ;  117 "../../os/common/ports/AVR/chcore.c" 1
 120 002e FC01      		movw    r30, r24
 121               	 ;  0 "" 2
 118:../../os/common/ports/AVR/chcore.c ****   asm volatile ("ldd     r0, Z+0");
 122               		.loc 1 118 3 view .LVU27
 123               	 ;  118 "../../os/common/ports/AVR/chcore.c" 1
 124 0030 0080      		ldd     r0, Z+0
 125               	 ;  0 "" 2
 119:../../os/common/ports/AVR/chcore.c ****   asm volatile ("out     0x3d, r0");
 126               		.loc 1 119 3 view .LVU28
 127               	 ;  119 "../../os/common/ports/AVR/chcore.c" 1
 128 0032 0DBE      		out     0x3d, r0
 129               	 ;  0 "" 2
 120:../../os/common/ports/AVR/chcore.c ****   asm volatile ("ldd     r0, Z+1");
 130               		.loc 1 120 3 view .LVU29
 131               	 ;  120 "../../os/common/ports/AVR/chcore.c" 1
 132 0034 0180      		ldd     r0, Z+1
 133               	 ;  0 "" 2
 121:../../os/common/ports/AVR/chcore.c ****   asm volatile ("out     0x3e, r0");
 134               		.loc 1 121 3 view .LVU30
 135               	 ;  121 "../../os/common/ports/AVR/chcore.c" 1
 136 0036 0EBE      		out     0x3e, r0
 137               	 ;  0 "" 2
 122:../../os/common/ports/AVR/chcore.c **** #endif
 123:../../os/common/ports/AVR/chcore.c **** 
 124:../../os/common/ports/AVR/chcore.c ****   asm volatile ("pop     r29");
 138               		.loc 1 124 3 view .LVU31
 139               	 ;  124 "../../os/common/ports/AVR/chcore.c" 1
 140 0038 DF91      		pop     r29
 141               	 ;  0 "" 2
 125:../../os/common/ports/AVR/chcore.c ****   asm volatile ("pop     r28");
 142               		.loc 1 125 3 view .LVU32
 143               	 ;  125 "../../os/common/ports/AVR/chcore.c" 1
 144 003a CF91      		pop     r28
 145               	 ;  0 "" 2
 126:../../os/common/ports/AVR/chcore.c ****   asm volatile ("pop     r17");
 146               		.loc 1 126 3 view .LVU33
 147               	 ;  126 "../../os/common/ports/AVR/chcore.c" 1
 148 003c 1F91      		pop     r17
 149               	 ;  0 "" 2
 127:../../os/common/ports/AVR/chcore.c ****   asm volatile ("pop     r16");
 150               		.loc 1 127 3 view .LVU34
 151               	 ;  127 "../../os/common/ports/AVR/chcore.c" 1
 152 003e 0F91      		pop     r16
 153               	 ;  0 "" 2
 128:../../os/common/ports/AVR/chcore.c ****   asm volatile ("pop     r15");
 154               		.loc 1 128 3 view .LVU35
 155               	 ;  128 "../../os/common/ports/AVR/chcore.c" 1
 156 0040 FF90      		pop     r15
 157               	 ;  0 "" 2
 129:../../os/common/ports/AVR/chcore.c ****   asm volatile ("pop     r14");
 158               		.loc 1 129 3 view .LVU36
 159               	 ;  129 "../../os/common/ports/AVR/chcore.c" 1
 160 0042 EF90      		pop     r14
 161               	 ;  0 "" 2
 130:../../os/common/ports/AVR/chcore.c ****   asm volatile ("pop     r13");
 162               		.loc 1 130 3 view .LVU37
 163               	 ;  130 "../../os/common/ports/AVR/chcore.c" 1
 164 0044 DF90      		pop     r13
 165               	 ;  0 "" 2
 131:../../os/common/ports/AVR/chcore.c ****   asm volatile ("pop     r12");
 166               		.loc 1 131 3 view .LVU38
 167               	 ;  131 "../../os/common/ports/AVR/chcore.c" 1
 168 0046 CF90      		pop     r12
 169               	 ;  0 "" 2
 132:../../os/common/ports/AVR/chcore.c ****   asm volatile ("pop     r11");
 170               		.loc 1 132 3 view .LVU39
 171               	 ;  132 "../../os/common/ports/AVR/chcore.c" 1
 172 0048 BF90      		pop     r11
 173               	 ;  0 "" 2
 133:../../os/common/ports/AVR/chcore.c ****   asm volatile ("pop     r10");
 174               		.loc 1 133 3 view .LVU40
 175               	 ;  133 "../../os/common/ports/AVR/chcore.c" 1
 176 004a AF90      		pop     r10
 177               	 ;  0 "" 2
 134:../../os/common/ports/AVR/chcore.c ****   asm volatile ("pop     r9");
 178               		.loc 1 134 3 view .LVU41
 179               	 ;  134 "../../os/common/ports/AVR/chcore.c" 1
 180 004c 9F90      		pop     r9
 181               	 ;  0 "" 2
 135:../../os/common/ports/AVR/chcore.c ****   asm volatile ("pop     r8");
 182               		.loc 1 135 3 view .LVU42
 183               	 ;  135 "../../os/common/ports/AVR/chcore.c" 1
 184 004e 8F90      		pop     r8
 185               	 ;  0 "" 2
 136:../../os/common/ports/AVR/chcore.c ****   asm volatile ("pop     r7");
 186               		.loc 1 136 3 view .LVU43
 187               	 ;  136 "../../os/common/ports/AVR/chcore.c" 1
 188 0050 7F90      		pop     r7
 189               	 ;  0 "" 2
 137:../../os/common/ports/AVR/chcore.c ****   asm volatile ("pop     r6");
 190               		.loc 1 137 3 view .LVU44
 191               	 ;  137 "../../os/common/ports/AVR/chcore.c" 1
 192 0052 6F90      		pop     r6
 193               	 ;  0 "" 2
 138:../../os/common/ports/AVR/chcore.c ****   asm volatile ("pop     r5");
 194               		.loc 1 138 3 view .LVU45
 195               	 ;  138 "../../os/common/ports/AVR/chcore.c" 1
 196 0054 5F90      		pop     r5
 197               	 ;  0 "" 2
 139:../../os/common/ports/AVR/chcore.c ****   asm volatile ("pop     r4");
 198               		.loc 1 139 3 view .LVU46
 199               	 ;  139 "../../os/common/ports/AVR/chcore.c" 1
 200 0056 4F90      		pop     r4
 201               	 ;  0 "" 2
 140:../../os/common/ports/AVR/chcore.c ****   asm volatile ("pop     r3");
 202               		.loc 1 140 3 view .LVU47
 203               	 ;  140 "../../os/common/ports/AVR/chcore.c" 1
 204 0058 3F90      		pop     r3
 205               	 ;  0 "" 2
 141:../../os/common/ports/AVR/chcore.c ****   asm volatile ("pop     r2");
 206               		.loc 1 141 3 view .LVU48
 207               	 ;  141 "../../os/common/ports/AVR/chcore.c" 1
 208 005a 2F90      		pop     r2
 209               	 ;  0 "" 2
 142:../../os/common/ports/AVR/chcore.c ****   asm volatile ("ret");
 210               		.loc 1 142 3 view .LVU49
 211               	 ;  142 "../../os/common/ports/AVR/chcore.c" 1
 212 005c 0895      		ret
 213               	 ;  0 "" 2
 214               	/* #NOAPP */
 215               	/* epilogue start */
 143:../../os/common/ports/AVR/chcore.c **** }
 216               		.loc 1 143 1 is_stmt 0 view .LVU50
 217               		.cfi_endproc
 218               	.LFE98:
 220               		.section	.text._port_thread_start,"ax",@progbits
 221               	.global	_port_thread_start
 223               	_port_thread_start:
 224               	.LFB99:
 144:../../os/common/ports/AVR/chcore.c **** 
 145:../../os/common/ports/AVR/chcore.c **** /**
 146:../../os/common/ports/AVR/chcore.c ****  * @brief   Start a thread by invoking its work function.
 147:../../os/common/ports/AVR/chcore.c ****  * @details If the work function returns @p chThdExit() is automatically
 148:../../os/common/ports/AVR/chcore.c ****  *          invoked.
 149:../../os/common/ports/AVR/chcore.c ****  */
 150:../../os/common/ports/AVR/chcore.c **** void _port_thread_start(void) {
 225               		.loc 1 150 31 is_stmt 1 view -0
 226               		.cfi_startproc
 227               	/* prologue: function */
 228               	/* frame size = 0 */
 229               	/* stack size = 0 */
 230               	.L__stack_usage = 0
 151:../../os/common/ports/AVR/chcore.c **** 
 152:../../os/common/ports/AVR/chcore.c ****   chSysUnlock();
 231               		.loc 1 152 3 view .LVU52
 232               		.loc 1 152 3 view .LVU53
 233               	.LBB4:
 234               	.LBI4:
 235               		.file 2 "../../os/common/ports/AVR/chcore.h"
   1:../../os/common/ports/AVR/chcore.h **** /*
   2:../../os/common/ports/AVR/chcore.h ****     ChibiOS - Copyright (C) 2006,2007,2008,2009,2010,2011,2012,2013,2014,
   3:../../os/common/ports/AVR/chcore.h ****               2015,2016,2017,2018,2019,2020,2021 Giovanni Di Sirio.
   4:../../os/common/ports/AVR/chcore.h **** 
   5:../../os/common/ports/AVR/chcore.h ****     This file is part of ChibiOS.
   6:../../os/common/ports/AVR/chcore.h **** 
   7:../../os/common/ports/AVR/chcore.h ****     ChibiOS is free software; you can redistribute it and/or modify
   8:../../os/common/ports/AVR/chcore.h ****     it under the terms of the GNU General Public License as published by
   9:../../os/common/ports/AVR/chcore.h ****     the Free Software Foundation version 3 of the License.
  10:../../os/common/ports/AVR/chcore.h **** 
  11:../../os/common/ports/AVR/chcore.h ****     ChibiOS is distributed in the hope that it will be useful,
  12:../../os/common/ports/AVR/chcore.h ****     but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:../../os/common/ports/AVR/chcore.h ****     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:../../os/common/ports/AVR/chcore.h ****     GNU General Public License for more details.
  15:../../os/common/ports/AVR/chcore.h **** 
  16:../../os/common/ports/AVR/chcore.h ****     You should have received a copy of the GNU General Public License
  17:../../os/common/ports/AVR/chcore.h ****     along with this program.  If not, see <http://www.gnu.org/licenses/>.
  18:../../os/common/ports/AVR/chcore.h **** */
  19:../../os/common/ports/AVR/chcore.h **** 
  20:../../os/common/ports/AVR/chcore.h **** /**
  21:../../os/common/ports/AVR/chcore.h ****  * @file    chcore.h
  22:../../os/common/ports/AVR/chcore.h ****  * @brief   AVR port macros and structures.
  23:../../os/common/ports/AVR/chcore.h ****  *
  24:../../os/common/ports/AVR/chcore.h ****  * @addtogroup AVR_CORE
  25:../../os/common/ports/AVR/chcore.h ****  * @{
  26:../../os/common/ports/AVR/chcore.h ****  */
  27:../../os/common/ports/AVR/chcore.h **** 
  28:../../os/common/ports/AVR/chcore.h **** #ifndef CHCORE_H
  29:../../os/common/ports/AVR/chcore.h **** #define CHCORE_H
  30:../../os/common/ports/AVR/chcore.h **** 
  31:../../os/common/ports/AVR/chcore.h **** #include <avr/io.h>
  32:../../os/common/ports/AVR/chcore.h **** #include <avr/interrupt.h>
  33:../../os/common/ports/AVR/chcore.h **** 
  34:../../os/common/ports/AVR/chcore.h **** extern bool __avr_in_isr;
  35:../../os/common/ports/AVR/chcore.h **** 
  36:../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
  37:../../os/common/ports/AVR/chcore.h **** /* Module constants.                                                         */
  38:../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
  39:../../os/common/ports/AVR/chcore.h **** 
  40:../../os/common/ports/AVR/chcore.h **** /**
  41:../../os/common/ports/AVR/chcore.h ****  * @name    Port Capabilities and Constants
  42:../../os/common/ports/AVR/chcore.h ****  * @{
  43:../../os/common/ports/AVR/chcore.h ****  */
  44:../../os/common/ports/AVR/chcore.h **** /**
  45:../../os/common/ports/AVR/chcore.h ****  * @brief   This port supports a realtime counter.
  46:../../os/common/ports/AVR/chcore.h ****  */
  47:../../os/common/ports/AVR/chcore.h **** #define PORT_SUPPORTS_RT                FALSE
  48:../../os/common/ports/AVR/chcore.h **** 
  49:../../os/common/ports/AVR/chcore.h **** /**
  50:../../os/common/ports/AVR/chcore.h ****  * @brief   Natural alignment constant.
  51:../../os/common/ports/AVR/chcore.h ****  * @note    It is the minimum alignment for pointer-size variables.
  52:../../os/common/ports/AVR/chcore.h ****  */
  53:../../os/common/ports/AVR/chcore.h **** #define PORT_NATURAL_ALIGN              1U
  54:../../os/common/ports/AVR/chcore.h **** 
  55:../../os/common/ports/AVR/chcore.h **** /**
  56:../../os/common/ports/AVR/chcore.h ****  * @brief   Stack alignment constant.
  57:../../os/common/ports/AVR/chcore.h ****  * @note    It is the alignment required for the stack pointer.
  58:../../os/common/ports/AVR/chcore.h ****  */
  59:../../os/common/ports/AVR/chcore.h **** #define PORT_STACK_ALIGN                1U
  60:../../os/common/ports/AVR/chcore.h **** 
  61:../../os/common/ports/AVR/chcore.h **** /**
  62:../../os/common/ports/AVR/chcore.h ****  * @brief   Working Areas alignment constant.
  63:../../os/common/ports/AVR/chcore.h ****  * @note    It is the alignment to be enforced for thread working areas.
  64:../../os/common/ports/AVR/chcore.h ****  */
  65:../../os/common/ports/AVR/chcore.h **** #define PORT_WORKING_AREA_ALIGN         1U
  66:../../os/common/ports/AVR/chcore.h **** /** @} */
  67:../../os/common/ports/AVR/chcore.h **** 
  68:../../os/common/ports/AVR/chcore.h **** /**
  69:../../os/common/ports/AVR/chcore.h ****  * @name    Architecture and Compiler
  70:../../os/common/ports/AVR/chcore.h ****  * @{
  71:../../os/common/ports/AVR/chcore.h ****  */
  72:../../os/common/ports/AVR/chcore.h **** /**
  73:../../os/common/ports/AVR/chcore.h ****  * @brief   Macro defining an AVR architecture.
  74:../../os/common/ports/AVR/chcore.h ****  */
  75:../../os/common/ports/AVR/chcore.h **** #define PORT_ARCHITECTURE_AVR
  76:../../os/common/ports/AVR/chcore.h **** 
  77:../../os/common/ports/AVR/chcore.h **** /**
  78:../../os/common/ports/AVR/chcore.h ****  * @brief   Macro defining the specific AVR architecture.
  79:../../os/common/ports/AVR/chcore.h ****  */
  80:../../os/common/ports/AVR/chcore.h **** #define PORT_ARCHITECTURE_AVR_MEGAAVR
  81:../../os/common/ports/AVR/chcore.h **** 
  82:../../os/common/ports/AVR/chcore.h **** /**
  83:../../os/common/ports/AVR/chcore.h ****  * @brief   Name of the implemented architecture.
  84:../../os/common/ports/AVR/chcore.h ****  */
  85:../../os/common/ports/AVR/chcore.h **** #define PORT_ARCHITECTURE_NAME          "AVR"
  86:../../os/common/ports/AVR/chcore.h **** 
  87:../../os/common/ports/AVR/chcore.h **** /**
  88:../../os/common/ports/AVR/chcore.h ****  * @brief   Name of the architecture variant.
  89:../../os/common/ports/AVR/chcore.h ****  */
  90:../../os/common/ports/AVR/chcore.h **** #define PORT_CORE_VARIANT_NAME          "MegaAVR"
  91:../../os/common/ports/AVR/chcore.h **** 
  92:../../os/common/ports/AVR/chcore.h **** /**
  93:../../os/common/ports/AVR/chcore.h ****  * @brief   Compiler name and version.
  94:../../os/common/ports/AVR/chcore.h ****  */
  95:../../os/common/ports/AVR/chcore.h **** #if defined(__GNUC__) || defined(__DOXYGEN__)
  96:../../os/common/ports/AVR/chcore.h **** #define PORT_COMPILER_NAME              "GCC " __VERSION__
  97:../../os/common/ports/AVR/chcore.h **** 
  98:../../os/common/ports/AVR/chcore.h **** #else
  99:../../os/common/ports/AVR/chcore.h **** #error "unsupported compiler"
 100:../../os/common/ports/AVR/chcore.h **** #endif
 101:../../os/common/ports/AVR/chcore.h **** 
 102:../../os/common/ports/AVR/chcore.h **** /**
 103:../../os/common/ports/AVR/chcore.h ****  * @brief   Port-specific information string.
 104:../../os/common/ports/AVR/chcore.h ****  */
 105:../../os/common/ports/AVR/chcore.h **** #define PORT_INFO                       "None"
 106:../../os/common/ports/AVR/chcore.h **** /** @} */
 107:../../os/common/ports/AVR/chcore.h **** 
 108:../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 109:../../os/common/ports/AVR/chcore.h **** /* Module pre-compile time settings.                                         */
 110:../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 111:../../os/common/ports/AVR/chcore.h **** 
 112:../../os/common/ports/AVR/chcore.h **** /**
 113:../../os/common/ports/AVR/chcore.h ****  * @brief   Stack size for the system idle thread.
 114:../../os/common/ports/AVR/chcore.h ****  * @details This size depends on the idle thread implementation, usually
 115:../../os/common/ports/AVR/chcore.h ****  *          the idle thread should take no more space than those reserved
 116:../../os/common/ports/AVR/chcore.h ****  *          by @p PORT_INT_REQUIRED_STACK.
 117:../../os/common/ports/AVR/chcore.h ****  */
 118:../../os/common/ports/AVR/chcore.h **** #if !defined(PORT_IDLE_THREAD_STACK_SIZE) || defined(__DOXYGEN__)
 119:../../os/common/ports/AVR/chcore.h **** #define PORT_IDLE_THREAD_STACK_SIZE     8
 120:../../os/common/ports/AVR/chcore.h **** #endif
 121:../../os/common/ports/AVR/chcore.h **** 
 122:../../os/common/ports/AVR/chcore.h **** /**
 123:../../os/common/ports/AVR/chcore.h ****  * @brief   Per-thread stack overhead for interrupts servicing.
 124:../../os/common/ports/AVR/chcore.h ****  * @details This constant is used in the calculation of the correct working
 125:../../os/common/ports/AVR/chcore.h ****  *          area size.
 126:../../os/common/ports/AVR/chcore.h ****  */
 127:../../os/common/ports/AVR/chcore.h **** #if !defined(PORT_INT_REQUIRED_STACK) || defined(__DOXYGEN__)
 128:../../os/common/ports/AVR/chcore.h **** #define PORT_INT_REQUIRED_STACK         32
 129:../../os/common/ports/AVR/chcore.h **** #endif
 130:../../os/common/ports/AVR/chcore.h **** 
 131:../../os/common/ports/AVR/chcore.h **** /**
 132:../../os/common/ports/AVR/chcore.h ****  * @brief   Enables a "wait for interrupt" instruction in the idle loop.
 133:../../os/common/ports/AVR/chcore.h ****  */
 134:../../os/common/ports/AVR/chcore.h **** #if !defined(PORT_AVR_WFI_SLEEP_IDLE) || defined(__DOXYGEN__)
 135:../../os/common/ports/AVR/chcore.h **** #define PORT_AVR_WFI_SLEEP_IDLE      FALSE
 136:../../os/common/ports/AVR/chcore.h **** #endif
 137:../../os/common/ports/AVR/chcore.h **** 
 138:../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 139:../../os/common/ports/AVR/chcore.h **** /* Derived constants and error checks.                                       */
 140:../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 141:../../os/common/ports/AVR/chcore.h **** 
 142:../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 143:../../os/common/ports/AVR/chcore.h **** /* Module data structures and types.                                         */
 144:../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 145:../../os/common/ports/AVR/chcore.h **** 
 146:../../os/common/ports/AVR/chcore.h **** /* The following code is not processed when the file is included from an
 147:../../os/common/ports/AVR/chcore.h ****    asm module.*/
 148:../../os/common/ports/AVR/chcore.h **** #if !defined(_FROM_ASM_)
 149:../../os/common/ports/AVR/chcore.h **** 
 150:../../os/common/ports/AVR/chcore.h **** /**
 151:../../os/common/ports/AVR/chcore.h ****  * @brief   Type of stack and memory alignment enforcement.
 152:../../os/common/ports/AVR/chcore.h ****  * @note    In this architecture the stack alignment is enforced to 8 bits.
 153:../../os/common/ports/AVR/chcore.h ****  */
 154:../../os/common/ports/AVR/chcore.h **** typedef uint8_t stkalign_t;
 155:../../os/common/ports/AVR/chcore.h **** 
 156:../../os/common/ports/AVR/chcore.h **** /**
 157:../../os/common/ports/AVR/chcore.h ****  * @brief   Interrupt saved context.
 158:../../os/common/ports/AVR/chcore.h ****  * @details This structure represents the stack frame saved during a
 159:../../os/common/ports/AVR/chcore.h ****  *          preemption-capable interrupt handler.
 160:../../os/common/ports/AVR/chcore.h ****  * @note    R2 and R13 are not saved because those are assumed to be immutable
 161:../../os/common/ports/AVR/chcore.h ****  *          during the system life cycle.
 162:../../os/common/ports/AVR/chcore.h ****  */
 163:../../os/common/ports/AVR/chcore.h **** struct port_extctx {
 164:../../os/common/ports/AVR/chcore.h ****   uint8_t       _next;
 165:../../os/common/ports/AVR/chcore.h ****   uint8_t       r31;
 166:../../os/common/ports/AVR/chcore.h ****   uint8_t       r30;
 167:../../os/common/ports/AVR/chcore.h ****   uint8_t       r27;
 168:../../os/common/ports/AVR/chcore.h ****   uint8_t       r26;
 169:../../os/common/ports/AVR/chcore.h ****   uint8_t       r25;
 170:../../os/common/ports/AVR/chcore.h ****   uint8_t       r24;
 171:../../os/common/ports/AVR/chcore.h ****   uint8_t       r23;
 172:../../os/common/ports/AVR/chcore.h ****   uint8_t       r22;
 173:../../os/common/ports/AVR/chcore.h ****   uint8_t       r21;
 174:../../os/common/ports/AVR/chcore.h ****   uint8_t       r20;
 175:../../os/common/ports/AVR/chcore.h ****   uint8_t       r19;
 176:../../os/common/ports/AVR/chcore.h ****   uint8_t       r18;
 177:../../os/common/ports/AVR/chcore.h ****   uint8_t       sr;
 178:../../os/common/ports/AVR/chcore.h ****   uint8_t       r1;
 179:../../os/common/ports/AVR/chcore.h ****   uint8_t       r0;
 180:../../os/common/ports/AVR/chcore.h **** #if defined(__AVR_3_BYTE_PC__)
 181:../../os/common/ports/AVR/chcore.h ****   uint8_t       pcx;
 182:../../os/common/ports/AVR/chcore.h **** #endif
 183:../../os/common/ports/AVR/chcore.h ****   uint16_t      pc;
 184:../../os/common/ports/AVR/chcore.h **** };
 185:../../os/common/ports/AVR/chcore.h **** 
 186:../../os/common/ports/AVR/chcore.h **** /**
 187:../../os/common/ports/AVR/chcore.h ****  * @brief   System saved context.
 188:../../os/common/ports/AVR/chcore.h ****  * @details This structure represents the inner stack frame during a context
 189:../../os/common/ports/AVR/chcore.h ****  *          switching.
 190:../../os/common/ports/AVR/chcore.h ****  * @note    R2 and R13 are not saved because those are assumed to be immutable
 191:../../os/common/ports/AVR/chcore.h ****  *          during the system life cycle.
 192:../../os/common/ports/AVR/chcore.h ****  * @note    LR is stored in the caller context so it is not present in this
 193:../../os/common/ports/AVR/chcore.h ****  *          structure.
 194:../../os/common/ports/AVR/chcore.h ****  */
 195:../../os/common/ports/AVR/chcore.h **** struct port_intctx {
 196:../../os/common/ports/AVR/chcore.h ****   uint8_t       _next;
 197:../../os/common/ports/AVR/chcore.h ****   uint8_t       r29;
 198:../../os/common/ports/AVR/chcore.h ****   uint8_t       r28;
 199:../../os/common/ports/AVR/chcore.h ****   uint8_t       r17;
 200:../../os/common/ports/AVR/chcore.h ****   uint8_t       r16;
 201:../../os/common/ports/AVR/chcore.h ****   uint8_t       r15;
 202:../../os/common/ports/AVR/chcore.h ****   uint8_t       r14;
 203:../../os/common/ports/AVR/chcore.h ****   uint8_t       r13;
 204:../../os/common/ports/AVR/chcore.h ****   uint8_t       r12;
 205:../../os/common/ports/AVR/chcore.h ****   uint8_t       r11;
 206:../../os/common/ports/AVR/chcore.h ****   uint8_t       r10;
 207:../../os/common/ports/AVR/chcore.h ****   uint8_t       r9;
 208:../../os/common/ports/AVR/chcore.h ****   uint8_t       r8;
 209:../../os/common/ports/AVR/chcore.h ****   uint8_t       r7;
 210:../../os/common/ports/AVR/chcore.h ****   uint8_t       r6;
 211:../../os/common/ports/AVR/chcore.h ****   uint8_t       r5;
 212:../../os/common/ports/AVR/chcore.h ****   uint8_t       r4;
 213:../../os/common/ports/AVR/chcore.h ****   uint8_t       r3;
 214:../../os/common/ports/AVR/chcore.h ****   uint8_t       r2;
 215:../../os/common/ports/AVR/chcore.h **** #if defined(__AVR_3_BYTE_PC__)
 216:../../os/common/ports/AVR/chcore.h ****   uint8_t       pcx;
 217:../../os/common/ports/AVR/chcore.h **** #endif
 218:../../os/common/ports/AVR/chcore.h ****   uint8_t       pcl;
 219:../../os/common/ports/AVR/chcore.h ****   uint8_t       pch;
 220:../../os/common/ports/AVR/chcore.h **** };
 221:../../os/common/ports/AVR/chcore.h **** 
 222:../../os/common/ports/AVR/chcore.h **** /**
 223:../../os/common/ports/AVR/chcore.h ****  * @brief   Platform dependent part of the @p thread_t structure.
 224:../../os/common/ports/AVR/chcore.h ****  * @details This structure usually contains just the saved stack pointer
 225:../../os/common/ports/AVR/chcore.h ****  *          defined as a pointer to a @p port_intctx structure.
 226:../../os/common/ports/AVR/chcore.h ****  */
 227:../../os/common/ports/AVR/chcore.h **** struct port_context {
 228:../../os/common/ports/AVR/chcore.h ****   struct port_intctx *sp;
 229:../../os/common/ports/AVR/chcore.h **** };
 230:../../os/common/ports/AVR/chcore.h **** 
 231:../../os/common/ports/AVR/chcore.h **** #endif /* !defined(_FROM_ASM_) */
 232:../../os/common/ports/AVR/chcore.h **** 
 233:../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 234:../../os/common/ports/AVR/chcore.h **** /* Module macros.                                                            */
 235:../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 236:../../os/common/ports/AVR/chcore.h **** 
 237:../../os/common/ports/AVR/chcore.h **** /**
 238:../../os/common/ports/AVR/chcore.h ****  * @brief   Platform dependent part of the @p chThdCreateI() API.
 239:../../os/common/ports/AVR/chcore.h ****  * @details This code usually setup the context switching frame represented
 240:../../os/common/ports/AVR/chcore.h ****  *          by an @p port_intctx structure.
 241:../../os/common/ports/AVR/chcore.h ****  */
 242:../../os/common/ports/AVR/chcore.h **** #if defined(__AVR_3_BYTE_PC__) || defined(__DOXYGEN__)
 243:../../os/common/ports/AVR/chcore.h **** #define PORT_SETUP_CONTEXT(tp, wbase, wtop, pf, arg) {                      \
 244:../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp = (struct port_intctx *)((uint8_t *)(wtop) -                   \
 245:../../os/common/ports/AVR/chcore.h ****                                       sizeof(struct port_intctx));          \
 246:../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->r2  = (uint8_t)(0xff & (uint16_t)pf);                         \
 247:../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->r3  = (uint8_t)((uint16_t)(pf) >> 8);                         \
 248:../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->r4  = (uint8_t)(0xff & (uint16_t)arg);                        \
 249:../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->r5  = (uint8_t)((uint16_t)(arg) >> 8);                        \
 250:../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->pcx = (uint8_t)0;                                             \
 251:../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->pcl = (uint16_t)_port_thread_start >> 8;                      \
 252:../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->pch = (uint8_t)(0xff & (uint16_t)_port_thread_start);         \
 253:../../os/common/ports/AVR/chcore.h **** }
 254:../../os/common/ports/AVR/chcore.h **** #else /* !__AVR_3_BYTE_PC__ */
 255:../../os/common/ports/AVR/chcore.h **** #define PORT_SETUP_CONTEXT(tp, wbase, wtop, pf, arg) {                      \
 256:../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp = (struct port_intctx *)((uint8_t *)(wtop) -                   \
 257:../../os/common/ports/AVR/chcore.h ****                                       sizeof(struct port_intctx));          \
 258:../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->r2  = (uint8_t)(0xff & (uint16_t)pf);                         \
 259:../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->r3  = (uint8_t)((uint16_t)(pf) >> 8);                         \
 260:../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->r4  = (uint8_t)(0xff & (uint16_t)arg);                        \
 261:../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->r5  = (uint8_t)((uint16_t)(arg) >> 8);                        \
 262:../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->pcl = (uint16_t)_port_thread_start >> 8;                      \
 263:../../os/common/ports/AVR/chcore.h ****   tp->ctx.sp->pch = (uint8_t)(0xff & (uint16_t)_port_thread_start);         \
 264:../../os/common/ports/AVR/chcore.h **** }
 265:../../os/common/ports/AVR/chcore.h **** #endif /* !__AVR_3_BYTE_PC__ */
 266:../../os/common/ports/AVR/chcore.h **** 
 267:../../os/common/ports/AVR/chcore.h **** /**
 268:../../os/common/ports/AVR/chcore.h ****  * @brief   Computes the thread working area global size.
 269:../../os/common/ports/AVR/chcore.h ****  * @note    There is no need to perform alignments in this macro.
 270:../../os/common/ports/AVR/chcore.h ****  */
 271:../../os/common/ports/AVR/chcore.h **** #define PORT_WA_SIZE(n) ((sizeof(struct port_intctx) - 1) +                \
 272:../../os/common/ports/AVR/chcore.h ****                          (sizeof(struct port_extctx) - 1) +                \
 273:../../os/common/ports/AVR/chcore.h ****                          ((size_t)(n)) + ((size_t)(PORT_INT_REQUIRED_STACK)))
 274:../../os/common/ports/AVR/chcore.h **** 
 275:../../os/common/ports/AVR/chcore.h **** /**
 276:../../os/common/ports/AVR/chcore.h ****  * @brief   Static working area allocation.
 277:../../os/common/ports/AVR/chcore.h ****  * @details This macro is used to allocate a static thread working area
 278:../../os/common/ports/AVR/chcore.h ****  *          aligned as both position and size.
 279:../../os/common/ports/AVR/chcore.h ****  *
 280:../../os/common/ports/AVR/chcore.h ****  * @param[in] s         the name to be assigned to the stack array
 281:../../os/common/ports/AVR/chcore.h ****  * @param[in] n         the stack size to be assigned to the thread
 282:../../os/common/ports/AVR/chcore.h ****  */
 283:../../os/common/ports/AVR/chcore.h **** #define PORT_WORKING_AREA(s, n)                                             \
 284:../../os/common/ports/AVR/chcore.h ****   stkalign_t s[THD_WORKING_AREA_SIZE(n) / sizeof (stkalign_t)]
 285:../../os/common/ports/AVR/chcore.h **** 
 286:../../os/common/ports/AVR/chcore.h **** /**
 287:../../os/common/ports/AVR/chcore.h ****  * @brief   Priority level verification macro.
 288:../../os/common/ports/AVR/chcore.h ****  */
 289:../../os/common/ports/AVR/chcore.h **** #define PORT_IRQ_IS_VALID_PRIORITY(n) false
 290:../../os/common/ports/AVR/chcore.h **** 
 291:../../os/common/ports/AVR/chcore.h **** /**
 292:../../os/common/ports/AVR/chcore.h ****  * @brief   Priority level verification macro.
 293:../../os/common/ports/AVR/chcore.h ****  */
 294:../../os/common/ports/AVR/chcore.h **** #define PORT_IRQ_IS_VALID_KERNEL_PRIORITY(n) false
 295:../../os/common/ports/AVR/chcore.h **** 
 296:../../os/common/ports/AVR/chcore.h **** /**
 297:../../os/common/ports/AVR/chcore.h ****  * @brief   IRQ prologue code.
 298:../../os/common/ports/AVR/chcore.h ****  * @details This macro must be inserted at the start of all IRQ handlers
 299:../../os/common/ports/AVR/chcore.h ****  *          enabled to invoke system APIs.
 300:../../os/common/ports/AVR/chcore.h ****  * @note    This code tricks the compiler to save all the specified registers
 301:../../os/common/ports/AVR/chcore.h ****  *          by "touching" them.
 302:../../os/common/ports/AVR/chcore.h ****  */
 303:../../os/common/ports/AVR/chcore.h **** #define PORT_IRQ_PROLOGUE() {                                               \
 304:../../os/common/ports/AVR/chcore.h ****   asm ("" : : : "r18", "r19", "r20", "r21", "r22", "r23", "r24",            \
 305:../../os/common/ports/AVR/chcore.h ****                 "r25", "r26", "r27", "r30", "r31");                         \
 306:../../os/common/ports/AVR/chcore.h ****   __avr_in_isr = true;                                                      \
 307:../../os/common/ports/AVR/chcore.h **** }
 308:../../os/common/ports/AVR/chcore.h **** 
 309:../../os/common/ports/AVR/chcore.h **** /**
 310:../../os/common/ports/AVR/chcore.h ****  * @brief   IRQ epilogue code.
 311:../../os/common/ports/AVR/chcore.h ****  * @details This macro must be inserted at the end of all IRQ handlers
 312:../../os/common/ports/AVR/chcore.h ****  *          enabled to invoke system APIs.
 313:../../os/common/ports/AVR/chcore.h ****  */
 314:../../os/common/ports/AVR/chcore.h **** #define PORT_IRQ_EPILOGUE() {                                               \
 315:../../os/common/ports/AVR/chcore.h ****   __avr_in_isr = false;                                                     \
 316:../../os/common/ports/AVR/chcore.h ****   __dbg_check_lock();                                                       \
 317:../../os/common/ports/AVR/chcore.h ****   if (chSchIsPreemptionRequired())                                          \
 318:../../os/common/ports/AVR/chcore.h ****     chSchDoPreemption();                                                    \
 319:../../os/common/ports/AVR/chcore.h ****   __dbg_check_unlock();                                                     \
 320:../../os/common/ports/AVR/chcore.h **** }
 321:../../os/common/ports/AVR/chcore.h **** 
 322:../../os/common/ports/AVR/chcore.h **** /**
 323:../../os/common/ports/AVR/chcore.h ****  * @brief   IRQ handler function declaration.
 324:../../os/common/ports/AVR/chcore.h ****  * @note    @p id can be a function name or a vector number depending on the
 325:../../os/common/ports/AVR/chcore.h ****  *          port implementation.
 326:../../os/common/ports/AVR/chcore.h ****  */
 327:../../os/common/ports/AVR/chcore.h **** #define PORT_IRQ_HANDLER(id) ISR(id)
 328:../../os/common/ports/AVR/chcore.h **** 
 329:../../os/common/ports/AVR/chcore.h **** /**
 330:../../os/common/ports/AVR/chcore.h ****  * @brief   Fast IRQ handler function declaration.
 331:../../os/common/ports/AVR/chcore.h ****  * @note    @p id can be a function name or a vector number depending on the
 332:../../os/common/ports/AVR/chcore.h ****  *          port implementation.
 333:../../os/common/ports/AVR/chcore.h ****  */
 334:../../os/common/ports/AVR/chcore.h **** #define PORT_FAST_IRQ_HANDLER(id) ISR(id)
 335:../../os/common/ports/AVR/chcore.h **** 
 336:../../os/common/ports/AVR/chcore.h **** /**
 337:../../os/common/ports/AVR/chcore.h ****  * @brief   Performs a context switch between two threads.
 338:../../os/common/ports/AVR/chcore.h ****  * @details This is the most critical code in any port, this function
 339:../../os/common/ports/AVR/chcore.h ****  *          is responsible for the context switch between 2 threads.
 340:../../os/common/ports/AVR/chcore.h ****  * @note    The implementation of this code affects <b>directly</b> the context
 341:../../os/common/ports/AVR/chcore.h ****  *          switch performance so optimize here as much as you can.
 342:../../os/common/ports/AVR/chcore.h ****  *
 343:../../os/common/ports/AVR/chcore.h ****  * @param[in] ntp       the thread to be switched in
 344:../../os/common/ports/AVR/chcore.h ****  * @param[in] otp       the thread to be switched out
 345:../../os/common/ports/AVR/chcore.h ****  */
 346:../../os/common/ports/AVR/chcore.h **** #define port_switch(ntp, otp) {                                             \
 347:../../os/common/ports/AVR/chcore.h ****   _port_switch(ntp, otp);                                                   \
 348:../../os/common/ports/AVR/chcore.h ****   asm volatile ("" : : : "memory");                                         \
 349:../../os/common/ports/AVR/chcore.h **** }
 350:../../os/common/ports/AVR/chcore.h **** 
 351:../../os/common/ports/AVR/chcore.h **** 
 352:../../os/common/ports/AVR/chcore.h **** /**
 353:../../os/common/ports/AVR/chcore.h ****  * @brief   Port-related initialization code.
 354:../../os/common/ports/AVR/chcore.h ****  * @note    This function is empty in this port.
 355:../../os/common/ports/AVR/chcore.h ****  */
 356:../../os/common/ports/AVR/chcore.h **** #define port_init(oip) {                                                    \
 357:../../os/common/ports/AVR/chcore.h ****   __avr_in_isr = true;                                                      \
 358:../../os/common/ports/AVR/chcore.h **** }
 359:../../os/common/ports/AVR/chcore.h **** 
 360:../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 361:../../os/common/ports/AVR/chcore.h **** /* External declarations.                                                    */
 362:../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 363:../../os/common/ports/AVR/chcore.h **** 
 364:../../os/common/ports/AVR/chcore.h **** /* The following code is not processed when the file is included from an
 365:../../os/common/ports/AVR/chcore.h ****    asm module.*/
 366:../../os/common/ports/AVR/chcore.h **** #if !defined(_FROM_ASM_)
 367:../../os/common/ports/AVR/chcore.h **** 
 368:../../os/common/ports/AVR/chcore.h **** #ifdef __cplusplus
 369:../../os/common/ports/AVR/chcore.h **** extern "C" {
 370:../../os/common/ports/AVR/chcore.h **** #endif
 371:../../os/common/ports/AVR/chcore.h ****   void _port_switch(thread_t *ntp, thread_t *otp);
 372:../../os/common/ports/AVR/chcore.h ****   void _port_thread_start(void);
 373:../../os/common/ports/AVR/chcore.h **** #ifdef __cplusplus
 374:../../os/common/ports/AVR/chcore.h **** }
 375:../../os/common/ports/AVR/chcore.h **** #endif
 376:../../os/common/ports/AVR/chcore.h **** 
 377:../../os/common/ports/AVR/chcore.h **** #endif /* !defined(_FROM_ASM_) */
 378:../../os/common/ports/AVR/chcore.h **** 
 379:../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 380:../../os/common/ports/AVR/chcore.h **** /* Module inline functions.                                                  */
 381:../../os/common/ports/AVR/chcore.h **** /*===========================================================================*/
 382:../../os/common/ports/AVR/chcore.h **** 
 383:../../os/common/ports/AVR/chcore.h **** /* The following code is not processed when the file is included from an
 384:../../os/common/ports/AVR/chcore.h ****    asm module.*/
 385:../../os/common/ports/AVR/chcore.h **** #if !defined(_FROM_ASM_)
 386:../../os/common/ports/AVR/chcore.h **** 
 387:../../os/common/ports/AVR/chcore.h **** /**
 388:../../os/common/ports/AVR/chcore.h ****  * @brief   Returns a word encoding the current interrupts status.
 389:../../os/common/ports/AVR/chcore.h ****  *
 390:../../os/common/ports/AVR/chcore.h ****  * @return              The interrupts status.
 391:../../os/common/ports/AVR/chcore.h ****  */
 392:../../os/common/ports/AVR/chcore.h **** static inline syssts_t port_get_irq_status(void) {
 393:../../os/common/ports/AVR/chcore.h **** 
 394:../../os/common/ports/AVR/chcore.h ****   return SREG;
 395:../../os/common/ports/AVR/chcore.h **** }
 396:../../os/common/ports/AVR/chcore.h **** 
 397:../../os/common/ports/AVR/chcore.h **** /**
 398:../../os/common/ports/AVR/chcore.h ****  * @brief   Checks the interrupt status.
 399:../../os/common/ports/AVR/chcore.h ****  *
 400:../../os/common/ports/AVR/chcore.h ****  * @param[in] sts       the interrupt status word
 401:../../os/common/ports/AVR/chcore.h ****  *
 402:../../os/common/ports/AVR/chcore.h ****  * @return              The interrupt status.
 403:../../os/common/ports/AVR/chcore.h ****  * @retval false        the word specified a disabled interrupts status.
 404:../../os/common/ports/AVR/chcore.h ****  * @retval true         the word specified an enabled interrupts status.
 405:../../os/common/ports/AVR/chcore.h ****  */
 406:../../os/common/ports/AVR/chcore.h **** static inline bool port_irq_enabled(syssts_t sts) {
 407:../../os/common/ports/AVR/chcore.h **** 
 408:../../os/common/ports/AVR/chcore.h ****   return (bool)((sts & 0x80) != 0);
 409:../../os/common/ports/AVR/chcore.h **** }
 410:../../os/common/ports/AVR/chcore.h **** 
 411:../../os/common/ports/AVR/chcore.h **** /**
 412:../../os/common/ports/AVR/chcore.h ****  * @brief   Determines the current execution context.
 413:../../os/common/ports/AVR/chcore.h ****  *
 414:../../os/common/ports/AVR/chcore.h ****  * @return              The execution context.
 415:../../os/common/ports/AVR/chcore.h ****  * @retval false        not running in ISR mode.
 416:../../os/common/ports/AVR/chcore.h ****  * @retval true         running in ISR mode.
 417:../../os/common/ports/AVR/chcore.h ****  */
 418:../../os/common/ports/AVR/chcore.h **** static inline bool port_is_isr_context(void) {
 419:../../os/common/ports/AVR/chcore.h **** 
 420:../../os/common/ports/AVR/chcore.h ****   return __avr_in_isr;
 421:../../os/common/ports/AVR/chcore.h **** }
 422:../../os/common/ports/AVR/chcore.h **** 
 423:../../os/common/ports/AVR/chcore.h **** /**
 424:../../os/common/ports/AVR/chcore.h ****  * @brief   Kernel-lock action.
 425:../../os/common/ports/AVR/chcore.h ****  * @details Usually this function just disables interrupts but may perform more
 426:../../os/common/ports/AVR/chcore.h ****  *          actions.
 427:../../os/common/ports/AVR/chcore.h ****  */
 428:../../os/common/ports/AVR/chcore.h **** static inline void port_lock(void) {
 429:../../os/common/ports/AVR/chcore.h **** 
 430:../../os/common/ports/AVR/chcore.h ****   asm volatile ("cli" : : : "memory");
 431:../../os/common/ports/AVR/chcore.h **** }
 432:../../os/common/ports/AVR/chcore.h **** 
 433:../../os/common/ports/AVR/chcore.h **** /**
 434:../../os/common/ports/AVR/chcore.h ****  * @brief   Kernel-unlock action.
 435:../../os/common/ports/AVR/chcore.h ****  * @details Usually this function just enables interrupts but may perform more
 436:../../os/common/ports/AVR/chcore.h ****  *          actions.
 437:../../os/common/ports/AVR/chcore.h ****  */
 438:../../os/common/ports/AVR/chcore.h **** static inline void port_unlock(void) {
 236               		.loc 2 438 20 view .LVU54
 237               	.LBB5:
 439:../../os/common/ports/AVR/chcore.h **** 
 440:../../os/common/ports/AVR/chcore.h ****   asm volatile ("sei" : : : "memory");
 238               		.loc 2 440 3 view .LVU55
 239               	/* #APP */
 240               	 ;  440 "../../os/common/ports/AVR/chcore.h" 1
 241 0000 7894      		sei
 242               	 ;  0 "" 2
 243               	/* #NOAPP */
 244               	.LBE5:
 245               	.LBE4:
 246               		.loc 1 152 16 discriminator 1 view .LVU56
 153:../../os/common/ports/AVR/chcore.c ****   asm volatile ("movw    r24, r4");
 247               		.loc 1 153 3 view .LVU57
 248               	/* #APP */
 249               	 ;  153 "../../os/common/ports/AVR/chcore.c" 1
 250 0002 C201      		movw    r24, r4
 251               	 ;  0 "" 2
 154:../../os/common/ports/AVR/chcore.c ****   asm volatile ("movw    r30, r2");
 252               		.loc 1 154 3 view .LVU58
 253               	 ;  154 "../../os/common/ports/AVR/chcore.c" 1
 254 0004 F101      		movw    r30, r2
 255               	 ;  0 "" 2
 155:../../os/common/ports/AVR/chcore.c ****   asm volatile ("icall");
 256               		.loc 1 155 3 view .LVU59
 257               	 ;  155 "../../os/common/ports/AVR/chcore.c" 1
 258 0006 0995      		icall
 259               	 ;  0 "" 2
 156:../../os/common/ports/AVR/chcore.c ****   asm volatile ("call    chThdExit");  /* Used for avr5 Architecture. */
 260               		.loc 1 156 3 view .LVU60
 261               	 ;  156 "../../os/common/ports/AVR/chcore.c" 1
 262 0008 0E94 0000 		call    chThdExit
 263               	 ;  0 "" 2
 264               	/* #NOAPP */
 265               	/* epilogue start */
 157:../../os/common/ports/AVR/chcore.c **** }
 266               		.loc 1 157 1 is_stmt 0 view .LVU61
 267 000c 0895      		ret
 268               		.cfi_endproc
 269               	.LFE99:
 271               	.global	__avr_in_isr
 272               		.section	.bss.__avr_in_isr,"aw",@nobits
 275               	__avr_in_isr:
 276 0000 00        		.zero	1
 277               		.text
 278               	.Letext0:
 279               		.file 3 "/usr/avr/include/stdint.h"
 280               		.file 4 "../../os/common/ports/AVR/compilers/GCC/chtypes.h"
 281               		.file 5 "../../os/nil/include/ch.h"
DEFINED SYMBOLS
                            *ABS*:00000000 chcore.c
     /tmp/ccgXLTf3.s:2      *ABS*:0000003e __SP_H__
     /tmp/ccgXLTf3.s:3      *ABS*:0000003d __SP_L__
     /tmp/ccgXLTf3.s:4      *ABS*:0000003f __SREG__
     /tmp/ccgXLTf3.s:5      *ABS*:00000000 __tmp_reg__
     /tmp/ccgXLTf3.s:6      *ABS*:00000001 __zero_reg__
     /tmp/ccgXLTf3.s:14     .text._port_switch:00000000 _port_switch
     /tmp/ccgXLTf3.s:17     .text._port_switch:00000000 .Loc.0
     /tmp/ccgXLTf3.s:18     .text._port_switch:00000000 L0
     /tmp/ccgXLTf3.s:23     .text._port_switch:00000000 .Loc.1
     /tmp/ccgXLTf3.s:24     .text._port_switch:00000000 .Loc.2
     /tmp/ccgXLTf3.s:25     .text._port_switch:00000000 .Loc.3
     /tmp/ccgXLTf3.s:30     .text._port_switch:00000002 .Loc.4
     /tmp/ccgXLTf3.s:34     .text._port_switch:00000004 .Loc.5
     /tmp/ccgXLTf3.s:38     .text._port_switch:00000006 .Loc.6
     /tmp/ccgXLTf3.s:42     .text._port_switch:00000008 .Loc.7
     /tmp/ccgXLTf3.s:46     .text._port_switch:0000000a .Loc.8
     /tmp/ccgXLTf3.s:50     .text._port_switch:0000000c .Loc.9
     /tmp/ccgXLTf3.s:54     .text._port_switch:0000000e .Loc.10
     /tmp/ccgXLTf3.s:58     .text._port_switch:00000010 .Loc.11
     /tmp/ccgXLTf3.s:62     .text._port_switch:00000012 .Loc.12
     /tmp/ccgXLTf3.s:66     .text._port_switch:00000014 .Loc.13
     /tmp/ccgXLTf3.s:70     .text._port_switch:00000016 .Loc.14
     /tmp/ccgXLTf3.s:74     .text._port_switch:00000018 .Loc.15
     /tmp/ccgXLTf3.s:78     .text._port_switch:0000001a .Loc.16
     /tmp/ccgXLTf3.s:82     .text._port_switch:0000001c .Loc.17
     /tmp/ccgXLTf3.s:86     .text._port_switch:0000001e .Loc.18
     /tmp/ccgXLTf3.s:90     .text._port_switch:00000020 .Loc.19
     /tmp/ccgXLTf3.s:94     .text._port_switch:00000022 .Loc.20
     /tmp/ccgXLTf3.s:98     .text._port_switch:00000024 .Loc.21
     /tmp/ccgXLTf3.s:102    .text._port_switch:00000026 .Loc.22
     /tmp/ccgXLTf3.s:106    .text._port_switch:00000028 .Loc.23
     /tmp/ccgXLTf3.s:110    .text._port_switch:0000002a .Loc.24
     /tmp/ccgXLTf3.s:114    .text._port_switch:0000002c .Loc.25
     /tmp/ccgXLTf3.s:118    .text._port_switch:0000002e .Loc.26
     /tmp/ccgXLTf3.s:122    .text._port_switch:00000030 .Loc.27
     /tmp/ccgXLTf3.s:126    .text._port_switch:00000032 .Loc.28
     /tmp/ccgXLTf3.s:130    .text._port_switch:00000034 .Loc.29
     /tmp/ccgXLTf3.s:134    .text._port_switch:00000036 .Loc.30
     /tmp/ccgXLTf3.s:138    .text._port_switch:00000038 .Loc.31
     /tmp/ccgXLTf3.s:142    .text._port_switch:0000003a .Loc.32
     /tmp/ccgXLTf3.s:146    .text._port_switch:0000003c .Loc.33
     /tmp/ccgXLTf3.s:150    .text._port_switch:0000003e .Loc.34
     /tmp/ccgXLTf3.s:154    .text._port_switch:00000040 .Loc.35
     /tmp/ccgXLTf3.s:158    .text._port_switch:00000042 .Loc.36
     /tmp/ccgXLTf3.s:162    .text._port_switch:00000044 .Loc.37
     /tmp/ccgXLTf3.s:166    .text._port_switch:00000046 .Loc.38
     /tmp/ccgXLTf3.s:170    .text._port_switch:00000048 .Loc.39
     /tmp/ccgXLTf3.s:174    .text._port_switch:0000004a .Loc.40
     /tmp/ccgXLTf3.s:178    .text._port_switch:0000004c .Loc.41
     /tmp/ccgXLTf3.s:182    .text._port_switch:0000004e .Loc.42
     /tmp/ccgXLTf3.s:186    .text._port_switch:00000050 .Loc.43
     /tmp/ccgXLTf3.s:190    .text._port_switch:00000052 .Loc.44
     /tmp/ccgXLTf3.s:194    .text._port_switch:00000054 .Loc.45
     /tmp/ccgXLTf3.s:198    .text._port_switch:00000056 .Loc.46
     /tmp/ccgXLTf3.s:202    .text._port_switch:00000058 .Loc.47
     /tmp/ccgXLTf3.s:206    .text._port_switch:0000005a .Loc.48
     /tmp/ccgXLTf3.s:210    .text._port_switch:0000005c .Loc.49
     /tmp/ccgXLTf3.s:216    .text._port_switch:0000005e .Loc.50
     /tmp/ccgXLTf3.s:217    .text._port_switch:0000005e L0
     /tmp/ccgXLTf3.s:223    .text._port_thread_start:00000000 _port_thread_start
     /tmp/ccgXLTf3.s:225    .text._port_thread_start:00000000 .Loc.51
     /tmp/ccgXLTf3.s:226    .text._port_thread_start:00000000 L0
     /tmp/ccgXLTf3.s:231    .text._port_thread_start:00000000 .Loc.52
     /tmp/ccgXLTf3.s:232    .text._port_thread_start:00000000 .Loc.53
     /tmp/ccgXLTf3.s:236    .text._port_thread_start:00000000 .Loc.54
     /tmp/ccgXLTf3.s:238    .text._port_thread_start:00000000 .Loc.55
     /tmp/ccgXLTf3.s:246    .text._port_thread_start:00000002 .Loc.56
     /tmp/ccgXLTf3.s:247    .text._port_thread_start:00000002 .Loc.57
     /tmp/ccgXLTf3.s:252    .text._port_thread_start:00000004 .Loc.58
     /tmp/ccgXLTf3.s:256    .text._port_thread_start:00000006 .Loc.59
     /tmp/ccgXLTf3.s:260    .text._port_thread_start:00000008 .Loc.60
     /tmp/ccgXLTf3.s:266    .text._port_thread_start:0000000c .Loc.61
     /tmp/ccgXLTf3.s:268    .text._port_thread_start:0000000e L0
     /tmp/ccgXLTf3.s:275    .bss.__avr_in_isr:00000000 __avr_in_isr
     /tmp/ccgXLTf3.s:220    .text._port_switch:0000005e L0
     /tmp/ccgXLTf3.s:272    .text._port_thread_start:0000000e L0
                     .debug_frame:00000000 L0
     /tmp/ccgXLTf3.s:955    .debug_abbrev:00000000 .Ldebug_abbrev0
     /tmp/ccgXLTf3.s:1349   .debug_ranges:00000000 .Ldebug_ranges0
     /tmp/ccgXLTf3.s:1357   .debug_line:00000000 .Ldebug_line0
     /tmp/ccgXLTf3.s:224    .text._port_thread_start:00000000 .LFB99
     /tmp/ccgXLTf3.s:269    .text._port_thread_start:0000000e .LFE99
     /tmp/ccgXLTf3.s:234    .text._port_thread_start:00000000 .LBI4
     /tmp/ccgXLTf3.s:233    .text._port_thread_start:00000000 .LBB4
     /tmp/ccgXLTf3.s:245    .text._port_thread_start:00000002 .LBE4
     /tmp/ccgXLTf3.s:16     .text._port_switch:00000000 .LFB98
     /tmp/ccgXLTf3.s:218    .text._port_switch:0000005e .LFE98
     /tmp/ccgXLTf3.s:283    .debug_info:00000000 .Ldebug_info0

UNDEFINED SYMBOLS
chThdExit
__do_clear_bss
