

================================================================
== Vitis HLS Report for 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2'
================================================================
* Date:           Tue Jul  2 15:30:40 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj_lenet5
* Solution:       zed (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   288017|   288017|  2.880 ms|  2.880 ms|  288017|  288017|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_64_1_VITIS_LOOP_68_2  |   288015|   288015|        22|          6|          1|  48000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 6, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.11>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 25 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 26 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 27 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %o"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 34 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.42ns)   --->   "%icmp_ln64 = icmp_eq  i16 %indvar_flatten_load, i16 48000" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 36 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.07ns)   --->   "%add_ln64 = add i16 %indvar_flatten_load, i16 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 37 'add' 'add_ln64' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %._crit_edge.loopexit.i, void %_ZN3dlr8Linear1dIfLi1ELi0ELj1036831949EEEvPT_PKS1_S4_S4_ttt.exit.preheader.preheader.exitStub" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 38 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 39 'load' 'i_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%o_load = load i7 %o" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 40 'load' 'o_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.87ns)   --->   "%o_2 = add i7 %o_load, i7 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 41 'add' 'o_2' <Predicate = (!icmp_ln64)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.66ns)   --->   "%icmp_ln68 = icmp_eq  i9 %i_load, i9 400" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 42 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln64)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.96ns)   --->   "%select_ln64_1 = select i1 %icmp_ln68, i9 0, i9 %i_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 43 'select' 'select_ln64_1' <Predicate = (!icmp_ln64)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.99ns)   --->   "%select_ln64_3 = select i1 %icmp_ln68, i7 %o_2, i7 %o_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 44 'select' 'select_ln64_3' <Predicate = (!icmp_ln64)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i7 %select_ln64_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 45 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 46 [3/3] (1.05ns) (grouped into DSP with root node add_ln70)   --->   "%mul_ln64 = mul i16 %zext_ln64_1, i16 400" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 46 'mul' 'mul_ln64' <Predicate = (!icmp_ln64)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i9 %select_ln64_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 47 'zext' 'zext_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%pX = getelementptr i32 %p2_out_data, i32 0, i32 %zext_ln68" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:69]   --->   Operation 48 'getelementptr' 'pX' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%pX_load = load i9 %pX" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 49 'load' 'pX_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 50 [1/1] (1.82ns)   --->   "%i_2 = add i9 %select_ln64_1, i9 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 50 'add' 'i_2' <Predicate = (!icmp_ln64)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.66ns)   --->   "%ifzero = icmp_eq  i9 %i_2, i9 400" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 51 'icmp' 'ifzero' <Predicate = (!icmp_ln64)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %ifzero, void %ifFalse, void %ifTrue" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 52 'br' 'br_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln64 = store i16 %add_ln64, i16 %indvar_flatten" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 53 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln64 = store i7 %select_ln64_3, i7 %o" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 54 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln68 = store i9 %i_2, i9 %i" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 55 'store' 'store_ln68' <Predicate = (!icmp_ln64)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 56 [2/3] (1.05ns) (grouped into DSP with root node add_ln70)   --->   "%mul_ln64 = mul i16 %zext_ln64_1, i16 400" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 56 'mul' 'mul_ln64' <Predicate = (!icmp_ln64)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/2] (3.25ns)   --->   "%pX_load = load i9 %pX" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 57 'load' 'pX_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 58 [1/3] (0.00ns) (grouped into DSP with root node add_ln70)   --->   "%mul_ln64 = mul i16 %zext_ln64_1, i16 400" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 58 'mul' 'mul_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i9 %select_ln64_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 59 'zext' 'zext_ln68_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln70 = add i16 %mul_ln64, i16 %zext_ln68_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:70]   --->   Operation 60 'add' 'add_ln70' <Predicate = (!icmp_ln64)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.35>
ST_4 : Operation 61 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln70 = add i16 %mul_ln64, i16 %zext_ln68_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:70]   --->   Operation 61 'add' 'add_ln70' <Predicate = (!icmp_ln64)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i16 %add_ln70" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:70]   --->   Operation 62 'zext' 'zext_ln70' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%pW = getelementptr i32 %fc1_weight, i32 0, i32 %zext_ln70" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:70]   --->   Operation 63 'getelementptr' 'pW' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (3.25ns)   --->   "%pW_load = load i16 %pW" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 64 'load' 'pW_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48000> <ROM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 65 [1/2] (3.25ns)   --->   "%pW_load = load i16 %pW" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 65 'load' 'pW_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48000> <ROM>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 66 [4/4] (5.70ns)   --->   "%mul20_i = fmul i32 %pX_load, i32 %pW_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 66 'fmul' 'mul20_i' <Predicate = (!icmp_ln64)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 67 [3/4] (5.70ns)   --->   "%mul20_i = fmul i32 %pX_load, i32 %pW_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 67 'fmul' 'mul20_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 68 [2/4] (5.70ns)   --->   "%mul20_i = fmul i32 %pX_load, i32 %pW_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 68 'fmul' 'mul20_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 69 'load' 'sum_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.69ns)   --->   "%select_ln64 = select i1 %icmp_ln68, i32 0, i32 %sum_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 70 'select' 'select_ln64' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 71 [1/4] (5.70ns)   --->   "%mul20_i = fmul i32 %pX_load, i32 %pW_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 71 'fmul' 'mul20_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 72 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln64, i32 %mul20_i" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 72 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 73 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln64, i32 %mul20_i" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 73 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 74 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln64, i32 %mul20_i" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 74 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i7 %select_ln64_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 75 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%fc1_bias_addr = getelementptr i32 %fc1_bias, i32 0, i32 %zext_ln64" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:67]   --->   Operation 76 'getelementptr' 'fc1_bias_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [2/2] (3.25ns)   --->   "%fc1_bias_load = load i7 %fc1_bias_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 77 'load' 'fc1_bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 120> <ROM>
ST_13 : Operation 78 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln64, i32 %mul20_i" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 78 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_64_1_VITIS_LOOP_68_2_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 48000, i64 48000, i64 48000"   --->   Operation 80 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/2] (3.25ns)   --->   "%fc1_bias_load = load i7 %fc1_bias_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 81 'load' 'fc1_bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 120> <ROM>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 82 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62]   --->   Operation 83 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln64, i32 %mul20_i" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 84 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 85 [5/5] (7.25ns)   --->   "%add22_i = fadd i32 %sum_1, i32 %fc1_bias_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74]   --->   Operation 85 'fadd' 'add22_i' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln71 = store i32 %sum_1, i32 %sum" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 86 'store' 'store_ln71' <Predicate = true> <Delay = 1.58>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 88 [4/5] (7.25ns)   --->   "%add22_i = fadd i32 %sum_1, i32 %fc1_bias_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74]   --->   Operation 88 'fadd' 'add22_i' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 89 [3/5] (7.25ns)   --->   "%add22_i = fadd i32 %sum_1, i32 %fc1_bias_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74]   --->   Operation 89 'fadd' 'add22_i' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 90 [2/5] (7.25ns)   --->   "%add22_i = fadd i32 %sum_1, i32 %fc1_bias_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74]   --->   Operation 90 'fadd' 'add22_i' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 91 [1/5] (7.25ns)   --->   "%add22_i = fadd i32 %sum_1, i32 %fc1_bias_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74]   --->   Operation 91 'fadd' 'add22_i' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.43>
ST_20 : Operation 92 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_ole  i32 %add22_i, i32 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74]   --->   Operation 92 'fcmp' 'tmp_1' <Predicate = (ifzero)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.40>
ST_21 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln74 = bitcast i32 %add22_i" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74]   --->   Operation 93 'bitcast' 'bitcast_ln74' <Predicate = (ifzero)> <Delay = 0.00>
ST_21 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln74, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74]   --->   Operation 94 'partselect' 'tmp' <Predicate = (ifzero)> <Delay = 0.00>
ST_21 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i32 %bitcast_ln74" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74]   --->   Operation 95 'trunc' 'trunc_ln74' <Predicate = (ifzero)> <Delay = 0.00>
ST_21 : Operation 96 [1/1] (1.55ns)   --->   "%icmp_ln74 = icmp_ne  i8 %tmp, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74]   --->   Operation 96 'icmp' 'icmp_ln74' <Predicate = (ifzero)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 97 [1/1] (2.44ns)   --->   "%icmp_ln74_1 = icmp_eq  i23 %trunc_ln74, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74]   --->   Operation 97 'icmp' 'icmp_ln74_1' <Predicate = (ifzero)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%or_ln74 = or i1 %icmp_ln74_1, i1 %icmp_ln74" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74]   --->   Operation 98 'or' 'or_ln74' <Predicate = (ifzero)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 99 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_ole  i32 %add22_i, i32 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74]   --->   Operation 99 'fcmp' 'tmp_1' <Predicate = (ifzero)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%and_ln74 = and i1 %or_ln74, i1 %tmp_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74]   --->   Operation 100 'and' 'and_ln74' <Predicate = (ifzero)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln74 = select i1 %and_ln74, i32 0, i32 %add22_i" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74]   --->   Operation 101 'select' 'select_ln74' <Predicate = (ifzero)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%pZ = getelementptr i32 %f1_out_data, i32 0, i32 %zext_ln64" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:66]   --->   Operation 102 'getelementptr' 'pZ' <Predicate = (ifzero)> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln74 = store i32 %select_ln74, i7 %pZ" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74]   --->   Operation 103 'store' 'store_ln74' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 104 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p2_out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ f1_out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fc1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_weight]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 01000000000000000000000]
sum                 (alloca           ) [ 01111111111111110000000]
o                   (alloca           ) [ 01000000000000000000000]
indvar_flatten      (alloca           ) [ 01000000000000000000000]
store_ln0           (store            ) [ 00000000000000000000000]
store_ln0           (store            ) [ 00000000000000000000000]
store_ln0           (store            ) [ 00000000000000000000000]
store_ln0           (store            ) [ 00000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000]
indvar_flatten_load (load             ) [ 00000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000000000000]
icmp_ln64           (icmp             ) [ 01111111111111111000000]
add_ln64            (add              ) [ 00000000000000000000000]
br_ln64             (br               ) [ 00000000000000000000000]
i_load              (load             ) [ 00000000000000000000000]
o_load              (load             ) [ 00000000000000000000000]
o_2                 (add              ) [ 00000000000000000000000]
icmp_ln68           (icmp             ) [ 01111111110000000000000]
select_ln64_1       (select           ) [ 00110000000000000000000]
select_ln64_3       (select           ) [ 01111111111111000000000]
zext_ln64_1         (zext             ) [ 00110000000000000000000]
zext_ln68           (zext             ) [ 00000000000000000000000]
pX                  (getelementptr    ) [ 00100000000000000000000]
i_2                 (add              ) [ 00000000000000000000000]
ifzero              (icmp             ) [ 01111111111111111111111]
br_ln68             (br               ) [ 00000000000000000000000]
store_ln64          (store            ) [ 00000000000000000000000]
store_ln64          (store            ) [ 00000000000000000000000]
store_ln68          (store            ) [ 00000000000000000000000]
pX_load             (load             ) [ 01111111110000000000000]
mul_ln64            (mul              ) [ 00001000000000000000000]
zext_ln68_2         (zext             ) [ 00001000000000000000000]
add_ln70            (add              ) [ 00000000000000000000000]
zext_ln70           (zext             ) [ 00000000000000000000000]
pW                  (getelementptr    ) [ 00000100000000000000000]
pW_load             (load             ) [ 01110011110000000000000]
sum_load            (load             ) [ 00000000000000000000000]
select_ln64         (select           ) [ 01101110001111100000000]
mul20_i             (fmul             ) [ 01101110001111100000000]
zext_ln64           (zext             ) [ 01111110000000111111111]
fc1_bias_addr       (getelementptr    ) [ 00100000000000100000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000000]
empty               (speclooptripcount) [ 00000000000000000000000]
fc1_bias_load       (load             ) [ 01011110000000011111000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000000000000]
specloopname_ln62   (specloopname     ) [ 00000000000000000000000]
sum_1               (fadd             ) [ 01011110000000011111000]
store_ln71          (store            ) [ 00000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000]
add22_i             (fadd             ) [ 00110000000000000000110]
bitcast_ln74        (bitcast          ) [ 00000000000000000000000]
tmp                 (partselect       ) [ 00000000000000000000000]
trunc_ln74          (trunc            ) [ 00000000000000000000000]
icmp_ln74           (icmp             ) [ 00000000000000000000000]
icmp_ln74_1         (icmp             ) [ 00000000000000000000000]
or_ln74             (or               ) [ 00000000000000000000000]
tmp_1               (fcmp             ) [ 00000000000000000000000]
and_ln74            (and              ) [ 00000000000000000000000]
select_ln74         (select           ) [ 00001000000000000000001]
pZ                  (getelementptr    ) [ 00000000000000000000000]
store_ln74          (store            ) [ 00000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000]
ret_ln0             (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p2_out_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p2_out_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f1_out_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f1_out_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fc1_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fc1_weight">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_64_1_VITIS_LOOP_68_2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sum_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="o_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="pX_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="9" slack="0"/>
<pin id="78" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pX/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="9" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_load/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="pW_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="16" slack="0"/>
<pin id="91" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pW/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pW_load/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="fc1_bias_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="7" slack="0"/>
<pin id="104" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_bias_addr/13 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_bias_load/13 "/>
</bind>
</comp>

<comp id="113" class="1004" name="pZ_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="7" slack="9"/>
<pin id="117" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pZ/22 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln74_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="1"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/22 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/10 add22_i/15 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="4"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul20_i/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/20 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="7" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="9" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="indvar_flatten_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln64_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln64_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="o_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_load/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="o_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln68_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln64_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="9" slack="0"/>
<pin id="196" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln64_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="7" slack="0"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64_3/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln64_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln68_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="ifzero_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln64_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln64_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="0" index="1" bw="7" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln68_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="0"/>
<pin id="241" dir="0" index="1" bw="9" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln68_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="2"/>
<pin id="246" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_2/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln70_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sum_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="8"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/9 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln64_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="8"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="258" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64/9 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln64_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="12"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/13 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln71_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="0" index="1" bw="32" slack="14"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/15 "/>
</bind>
</comp>

<comp id="269" class="1004" name="bitcast_ln74_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="2"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln74/21 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="0" index="3" bw="6" slack="0"/>
<pin id="277" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/21 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln74_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74/21 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln74_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/21 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln74_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="23" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74_1/21 "/>
</bind>
</comp>

<comp id="298" class="1004" name="or_ln74_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln74/21 "/>
</bind>
</comp>

<comp id="304" class="1004" name="and_ln74_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln74/21 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln74_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="32" slack="2"/>
<pin id="314" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln74/21 "/>
</bind>
</comp>

<comp id="317" class="1007" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="0" index="1" bw="9" slack="0"/>
<pin id="320" dir="0" index="2" bw="9" slack="0"/>
<pin id="321" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln64/1 add_ln70/3 "/>
</bind>
</comp>

<comp id="326" class="1005" name="i_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="333" class="1005" name="sum_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="340" class="1005" name="o_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="347" class="1005" name="indvar_flatten_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="354" class="1005" name="icmp_ln64_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="358" class="1005" name="icmp_ln68_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="8"/>
<pin id="360" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="363" class="1005" name="select_ln64_1_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="2"/>
<pin id="365" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="select_ln64_1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="select_ln64_3_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="12"/>
<pin id="370" dir="1" index="1" bw="7" slack="12"/>
</pin_list>
<bind>
<opset="select_ln64_3 "/>
</bind>
</comp>

<comp id="373" class="1005" name="zext_ln64_1_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="1"/>
<pin id="375" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln64_1 "/>
</bind>
</comp>

<comp id="378" class="1005" name="pX_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="1"/>
<pin id="380" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="pX "/>
</bind>
</comp>

<comp id="383" class="1005" name="ifzero_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="14"/>
<pin id="385" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="387" class="1005" name="pX_load_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="4"/>
<pin id="389" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="pX_load "/>
</bind>
</comp>

<comp id="392" class="1005" name="zext_ln68_2_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="1"/>
<pin id="394" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68_2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="pW_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="1"/>
<pin id="399" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pW "/>
</bind>
</comp>

<comp id="402" class="1005" name="pW_load_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pW_load "/>
</bind>
</comp>

<comp id="407" class="1005" name="select_ln64_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln64 "/>
</bind>
</comp>

<comp id="412" class="1005" name="mul20_i_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul20_i "/>
</bind>
</comp>

<comp id="417" class="1005" name="zext_ln64_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="9"/>
<pin id="419" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln64 "/>
</bind>
</comp>

<comp id="422" class="1005" name="fc1_bias_addr_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="1"/>
<pin id="424" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc1_bias_addr "/>
</bind>
</comp>

<comp id="427" class="1005" name="fc1_bias_load_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_bias_load "/>
</bind>
</comp>

<comp id="432" class="1005" name="sum_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="add22_i_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add22_i "/>
</bind>
</comp>

<comp id="445" class="1005" name="select_ln74_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln74 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="159" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="174" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="174" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="186" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="180" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="177" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="192" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="221"><net_src comp="192" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="168" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="200" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="217" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="251" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="278"><net_src comp="48" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="50" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="52" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="285"><net_src comp="269" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="272" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="282" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="56" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="286" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="134" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="14" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="208" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="34" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="244" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="325"><net_src comp="317" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="329"><net_src comp="58" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="336"><net_src comp="62" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="343"><net_src comp="66" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="350"><net_src comp="70" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="357"><net_src comp="162" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="186" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="366"><net_src comp="192" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="371"><net_src comp="200" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="376"><net_src comp="208" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="381"><net_src comp="74" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="386"><net_src comp="223" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="81" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="395"><net_src comp="244" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="400"><net_src comp="87" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="405"><net_src comp="94" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="410"><net_src comp="254" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="415"><net_src comp="130" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="420"><net_src comp="261" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="425"><net_src comp="100" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="430"><net_src comp="107" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="435"><net_src comp="126" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="441"><net_src comp="126" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="444"><net_src comp="438" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="448"><net_src comp="310" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="120" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: f1_out_data | {22 }
 - Input state : 
	Port: lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 : p2_out_data | {1 2 }
	Port: lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 : fc1_bias | {13 14 }
	Port: lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2 : fc1_weight | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln64 : 2
		add_ln64 : 2
		br_ln64 : 3
		i_load : 1
		o_load : 1
		o_2 : 2
		icmp_ln68 : 2
		select_ln64_1 : 3
		select_ln64_3 : 3
		zext_ln64_1 : 4
		mul_ln64 : 5
		zext_ln68 : 4
		pX : 5
		pX_load : 6
		i_2 : 4
		ifzero : 5
		br_ln68 : 6
		store_ln64 : 3
		store_ln64 : 4
		store_ln68 : 5
	State 2
	State 3
		add_ln70 : 1
	State 4
		zext_ln70 : 1
		pW : 2
		pW_load : 3
	State 5
	State 6
	State 7
	State 8
	State 9
		select_ln64 : 1
	State 10
	State 11
	State 12
	State 13
		fc1_bias_addr : 1
		fc1_bias_load : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		tmp : 1
		trunc_ln74 : 1
		icmp_ln74 : 2
		icmp_ln74_1 : 2
		or_ln74 : 3
		and_ln74 : 3
		select_ln74 : 3
	State 22
		store_ln74 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_126      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_130      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|          | select_ln64_1_fu_192 |    0    |    0    |    9    |
|  select  | select_ln64_3_fu_200 |    0    |    0    |    7    |
|          |  select_ln64_fu_254  |    0    |    0    |    32   |
|          |  select_ln74_fu_310  |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln64_fu_162   |    0    |    0    |    13   |
|          |   icmp_ln68_fu_186   |    0    |    0    |    11   |
|   icmp   |     ifzero_fu_223    |    0    |    0    |    11   |
|          |   icmp_ln74_fu_286   |    0    |    0    |    11   |
|          |  icmp_ln74_1_fu_292  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln64_fu_168   |    0    |    0    |    23   |
|    add   |      o_2_fu_180      |    0    |    0    |    14   |
|          |      i_2_fu_217      |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln74_fu_298    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln74_fu_304   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_317      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_134      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln64_1_fu_208  |    0    |    0    |    0    |
|          |   zext_ln68_fu_212   |    0    |    0    |    0    |
|   zext   |  zext_ln68_2_fu_244  |    0    |    0    |    0    |
|          |   zext_ln70_fu_247   |    0    |    0    |    0    |
|          |   zext_ln64_fu_261   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_272      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln74_fu_282  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    6    |   348   |   907   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    add22_i_reg_438   |   32   |
| fc1_bias_addr_reg_422|    7   |
| fc1_bias_load_reg_427|   32   |
|       i_reg_326      |    9   |
|   icmp_ln64_reg_354  |    1   |
|   icmp_ln68_reg_358  |    1   |
|    ifzero_reg_383    |    1   |
|indvar_flatten_reg_347|   16   |
|    mul20_i_reg_412   |   32   |
|       o_reg_340      |    7   |
|    pW_load_reg_402   |   32   |
|      pW_reg_397      |   16   |
|    pX_load_reg_387   |   32   |
|      pX_reg_378      |    9   |
| select_ln64_1_reg_363|    9   |
| select_ln64_3_reg_368|    7   |
|  select_ln64_reg_407 |   32   |
|  select_ln74_reg_445 |   32   |
|     sum_1_reg_432    |   32   |
|      sum_reg_333     |   32   |
|  zext_ln64_1_reg_373 |   16   |
|   zext_ln64_reg_417  |   32   |
|  zext_ln68_2_reg_392 |   16   |
+----------------------+--------+
|         Total        |   435  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_94 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_107 |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_126    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_126    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_317    |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_317    |  p1  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   224  ||  11.116 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   348  |   907  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   63   |
|  Register |    -   |    -   |   435  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   11   |   783  |   970  |
+-----------+--------+--------+--------+--------+
