
Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all+dmptf -debug_region+cell+encrypt' instead.


Warning-[DBGACC_DBG] Multiple debug options being used
  The debug switches '-debug_access' and '-debug_all' are being used together.
  For better performance, consider using only '-debug_access'.

Command: vcs -sverilog -kdb +v2k -debug_access+all -debug_all -full64 -timescale=1ns/1ns \
-l com.log -f /data/usr/xuemy/try/cache_v1/icache_v1_1008_release/icache_sim_filelist.f \
-R +WAVE
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Thu Oct 24 10:11:01 2024

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/toy_pack.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/cmn_lead_one.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/cmn_onehot2bin.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/mem/toy_mem_model_bit.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/icache_top.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/cmn_onehot2bin2.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/icache_req_arbiter.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/fix_priority_arb.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/icache_tag_array_ctrl.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/icache_prefetch_engine.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/icache_mshr_entry.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/icache_mshr_file.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/icache_data_array_ctrl.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/pre_allocate.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/vrp_arb.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/hazard_check.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/v_en_decode.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/v_en_decode1.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/cmn_real_mux_onehot.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/arb_vrp.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/arb_fp.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/fifo.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/testbench/interface.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/testbench/request.sv'

Warning-[SV-IIS] Illegal import statement.
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/testbench/request.sv, 2
$unit, "request"
  There is an import statement directly within the class request. 
  Although this is allowed in this version of VCS, it is illegal according to 
  the SystemVerilog LRM and can result in unexpected behavior.  It will not be
  supported in future VCS releases.

Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/testbench/checker.sv'

Warning-[SV-IIS] Illegal import statement.
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/testbench/checker.sv, 2
$unit, "scoreboard"
  There is an import statement directly within the class scoreboard. 
  Although this is allowed in this version of VCS, it is illegal according to 
  the SystemVerilog LRM and can result in unexpected behavior.  It will not be
  supported in future VCS releases.

Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/testbench/test.sv'
Parsing design file '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/testbench/icache_tb_top.sv'
Top Level Modules:
       fix_priority_arb
       icache_prefetch_engine
       hazard_check
       v_en_decode1
       fifo
       tb_top
TimeScale is 1 ns / 1 ns

Warning-[PCWM-W] Port connection width mismatch
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/icache_top.sv, 162
"icache_mshr_file u_icache_mshr_file( .clk (clk),  .rst_n (rst_n),  .prefetch_enable (prefetch_enable),  .pre_tag_req_vld (pre_tag_req_vld),  .pre_tag_req_pld (pre_tag_req_pld),  .tag_hit (tag_hit),  .tag_way0_hit (tag_way0_hit),  .tag_way1_hit (tag_way1_hit),  .tag_miss (tag_miss),  .lru_pick (lru_pick),  .mshr_update_en (mshr_update_en),  .mshr_update_pld (mshr_update_pld),  .alloc_vld (alloc_vld),  .alloc_rdy (alloc_rdy),  .alloc_index (alloc_index),  .mshr_stall (mshr_stall),  .pref_to_mshr_req_rdy (pref_to_mshr_req_rdy),  .dataram_rd_vld (dataram_rd_vld),  .dataram_rd_rdy (dataram_rd_rdy),  .dataram_rd_way (dataram_rd_way),  .dataram_rd_index (dataram_rd_index),  .dataram_rd_txnid (dataram_rd_txnid),  .downstream_txreq_vld (downstream_txreq_vld),  . ... "
  The following 4-bit expression is connected to 5-bit port 
  "entry_release_done_index" of module "icache_mshr_file", instance 
  "u_icache_mshr_file".
  Expression: entry_release_done_index
  Instantiated module defined at: 
  "/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/icache_mshr_file.sv", 1
  Use +lint=PCWM for more details.


Warning-[IWNF] Implicit wire has no fanin
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/testbench/icache_tb_top.sv, 65
  Implicit wire 'pref_to_mshr_req_rdy' does not have any driver, please make 
  sure this is intended.


Warning-[PCWM-W] Port connection width mismatch
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/testbench/icache_tb_top.sv, 39
"icache_top dut( .clk (clk),  .rst_n (rst_n),  .prefetch_enable (tb_top.vif.prefetch_enable),  .upstream_txdat_data (tb_top.vif.upstream_txdat_data),  .upstream_txdat_vld (tb_top.vif.upstream_txdat_vld),  .upstream_txdat_rdy (tb_top.vif.upstream_txdat_rdy),  .upstream_txdat_txnid (tb_top.vif.upstream_txdat_txnid),  .upstream_rxreq_vld (tb_top.vif.upstream_rxreq_vld),  .upstream_rxreq_rdy (tb_top.vif.upstream_rxreq_rdy),  .upstream_rxreq_pld (tb_top.vif.upstream_rxreq_pld),  .downstream_rxsnp_vld (tb_top.vif.downstream_rxsnp_vld),  .downstream_rxsnp_rdy (tb_top.vif.downstream_rxsnp_rdy),  .downstream_rxsnp_pld (tb_top.vif.downstream_rxsnp_pld),  .downstream_txreq_vld (tb_top.vif.downstream_txreq_vld),  .downstream_txreq_rdy (tb_top.vif.downstream_txreq_rd ... "
  The following 32-bit expression is connected to 42-bit port 
  "prefetch_req_pld" of module "icache_top", instance "dut".
  Expression: 'b0
  Instantiated module defined at: 
  "/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/icache_top.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/icache_mshr_file.sv, 142
"v_en_decode #(toy_pack::MSHR_ENTRY_NUM) u_linefill_done_dec( .enable (linefill_done),  .enable_index (linefill_ack_entry_idx),  .v_out_en (v_linefill_done));"
  The following 5-bit expression is connected to 4-bit port "enable_index" of 
  module "v_en_decode", instance "u_linefill_done_dec".
  Expression: linefill_ack_entry_idx
  Instantiated module defined at: 
  "/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/v_en_decode.sv", 1
  Use +lint=PCWM for more details.

Starting vcs inline pass...

17 modules and 0 UDP read.
recompiling package toy_pack
recompiling module toy_mem_model_bit
recompiling module icache_top
recompiling module fix_priority_arb
recompiling module icache_tag_array_ctrl
recompiling module icache_prefetch_engine
recompiling module icache_mshr_entry
recompiling module icache_mshr_file
recompiling module icache_data_array_ctrl
recompiling module vrp_arb
recompiling module hazard_check
recompiling module v_en_decode
recompiling module v_en_decode1
recompiling module arb_vrp
recompiling module fifo
recompiling module icache_if
recompiling module tb_top
All of 17 modules done
make[1]: Entering directory '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/work/rtl_new_sim/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv   -no-pie    -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/tools/software/synopsys/vcs/T-2022.06/linux64/lib -L/tools/software/synopsys/vcs/T-2022.06/linux64/lib \
-Wl,-rpath-link=./ -Wl,--no-as-needed   objs/amcQw_d.o   _292900_archive_1.so  SIM_l.o \
rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o        \
-lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative \
/tools/software/synopsys/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /tools/software/synopsys/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o \
/tools/software/synopsys/verdi/T-2022.06/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm \
-lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/work/rtl_new_sim/csrc' \

Command: /data/usr/xuemy/try/cache_v1/icache_v1_1008_release/work/rtl_new_sim/./simv +v2k -a com.log +WAVE
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Oct 24 10:11 2024
PC send 0 up req, receive 0 tx dat
PC send 0 tx req, receive 0 rx dat
------------------------------------TC PASSED------------------------------------
0 req hit, 0 req miss
Hit rate: -nan%
--------------------------------------------------------------------------------
$finish called from file "/data/usr/xuemy/try/cache_v1/icache_v1_1008_release/testbench/icache_tb_top.sv", line 36.
$finish at simulation time               300000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 300000 ns
CPU Time:      0.260 seconds;       Data structure size:   0.1Mb
Thu Oct 24 10:11:08 2024
CPU time: 1.254 seconds to compile + .366 seconds to elab + .331 seconds to link + .295 seconds in simulation
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
