// Seed: 3998918063
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always id_7 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  final @(id_1) id_4 <= 1'd0 == id_2;
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_2, id_2, id_5
  );
endmodule
