Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Procesador1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Procesador1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Procesador1"
Output Format                      : NGC
Target Device                      : xc3s100e-4-vq100

---- Source Options
Top Module Name                    : Procesador1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Davinson/Downloads/Procesador1-master/Sumador.vhd" in Library work.
Architecture behavioral of Entity sumador is up to date.
Compiling vhdl file "C:/Users/Davinson/Downloads/Procesador1-master/nPc.vhd" in Library work.
Architecture behavioral of Entity npc is up to date.
Compiling vhdl file "C:/Users/Davinson/Downloads/Procesador1-master/Pc.vhd" in Library work.
Architecture behavioral of Entity pc is up to date.
Compiling vhdl file "C:/Users/Davinson/Dropbox/Documentos/UTP/arquitectura/ProcesdrsArqitecra/Procesador1/InstructionMemory.vhd" in Library work.
Architecture behavioral of Entity instructionmemory is up to date.
Compiling vhdl file "C:/Users/Davinson/Downloads/Procesador1-master/UniCntrl.vhd" in Library work.
Architecture behavioral of Entity unicntrl is up to date.
Compiling vhdl file "C:/Users/Davinson/Dropbox/Documentos/UTP/arquitectura/ProcesdrsArqitecra/Procesador1/RegF.vhd" in Library work.
Architecture behavioral of Entity regf is up to date.
Compiling vhdl file "C:/Users/Davinson/Downloads/Procesador1-master/MuPlx.vhd" in Library work.
Architecture behavioral of Entity muplx is up to date.
Compiling vhdl file "C:/Users/Davinson/Downloads/Procesador1-master/UndExt.vhd" in Library work.
Architecture behavioral of Entity undext is up to date.
Compiling vhdl file "C:/Users/Davinson/Downloads/Procesador1-master/Alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/Davinson/Downloads/Procesador1-master/Procesador1.vhd" in Library work.
Architecture behavioral of Entity procesador1 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Procesador1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Sumador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <nPc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Pc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <InstructionMemory> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UniCntrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RegF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MuPlx> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UndExt> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Alu> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Procesador1> in library <work> (Architecture <behavioral>).
Entity <Procesador1> analyzed. Unit <Procesador1> generated.

Analyzing Entity <Sumador> in library <work> (Architecture <behavioral>).
Entity <Sumador> analyzed. Unit <Sumador> generated.

Analyzing Entity <nPc> in library <work> (Architecture <behavioral>).
Entity <nPc> analyzed. Unit <nPc> generated.

Analyzing Entity <Pc> in library <work> (Architecture <behavioral>).
Entity <Pc> analyzed. Unit <Pc> generated.

Analyzing Entity <InstructionMemory> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/Davinson/Dropbox/Documentos/UTP/arquitectura/ProcesdrsArqitecra/Procesador1/InstructionMemory.vhd" line 70: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <instructions> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <InstructionMemory> analyzed. Unit <InstructionMemory> generated.

Analyzing Entity <UniCntrl> in library <work> (Architecture <behavioral>).
Entity <UniCntrl> analyzed. Unit <UniCntrl> generated.

Analyzing Entity <RegF> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Davinson/Dropbox/Documentos/UTP/arquitectura/ProcesdrsArqitecra/Procesador1/RegF.vhd" line 49: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Regtr>
Entity <RegF> analyzed. Unit <RegF> generated.

Analyzing Entity <MuPlx> in library <work> (Architecture <behavioral>).
Entity <MuPlx> analyzed. Unit <MuPlx> generated.

Analyzing Entity <UndExt> in library <work> (Architecture <behavioral>).
Entity <UndExt> analyzed. Unit <UndExt> generated.

Analyzing Entity <Alu> in library <work> (Architecture <behavioral>).
Entity <Alu> analyzed. Unit <Alu> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <Regtr<0>> in unit <RegF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Sumador>.
    Related source file is "C:/Users/Davinson/Downloads/Procesador1-master/Sumador.vhd".
    Found 32-bit adder for signal <SalidaSumador>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Sumador> synthesized.


Synthesizing Unit <nPc>.
    Related source file is "C:/Users/Davinson/Downloads/Procesador1-master/nPc.vhd".
    Found 32-bit register for signal <salida_nPc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <nPc> synthesized.


Synthesizing Unit <Pc>.
    Related source file is "C:/Users/Davinson/Downloads/Procesador1-master/Pc.vhd".
    Found 32-bit register for signal <OutPc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Pc> synthesized.


Synthesizing Unit <InstructionMemory>.
    Related source file is "C:/Users/Davinson/Dropbox/Documentos/UTP/arquitectura/ProcesdrsArqitecra/Procesador1/InstructionMemory.vhd".
WARNING:Xst:647 - Input <address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 32-bit 3-to-1 multiplexer for signal <$varindex0000> created at line 70.
    Summary:
	inferred  32 Multiplexer(s).
Unit <InstructionMemory> synthesized.


Synthesizing Unit <UniCntrl>.
    Related source file is "C:/Users/Davinson/Downloads/Procesador1-master/UniCntrl.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <OutAlu>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <UniCntrl> synthesized.


Synthesizing Unit <RegF>.
    Related source file is "C:/Users/Davinson/Dropbox/Documentos/UTP/arquitectura/ProcesdrsArqitecra/Procesador1/RegF.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Regtr_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 58.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0001> created at line 59.
    Summary:
	inferred  64 Multiplexer(s).
Unit <RegF> synthesized.


Synthesizing Unit <MuPlx>.
    Related source file is "C:/Users/Davinson/Downloads/Procesador1-master/MuPlx.vhd".
Unit <MuPlx> synthesized.


Synthesizing Unit <UndExt>.
    Related source file is "C:/Users/Davinson/Downloads/Procesador1-master/UndExt.vhd".
Unit <UndExt> synthesized.


Synthesizing Unit <Alu>.
    Related source file is "C:/Users/Davinson/Downloads/Procesador1-master/Alu.vhd".
    Found 32-bit addsub for signal <OutDatRF$addsub0000>.
    Found 32-bit xor2 for signal <OutDatRF$xor0000> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Alu> synthesized.


Synthesizing Unit <Procesador1>.
    Related source file is "C:/Users/Davinson/Downloads/Procesador1-master/Procesador1.vhd".
Unit <Procesador1> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 2
 32-bit register                                       : 2
# Latches                                              : 32
 32-bit latch                                          : 31
 6-bit latch                                           : 1
# Multiplexers                                         : 3
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Latches                                              : 32
 32-bit latch                                          : 31
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <OutAlu_3> in Unit <UniCntrl> is equivalent to the following 2 FFs/Latches, which will be removed : <OutAlu_4> <OutAlu_5> 
WARNING:Xst:1710 - FF/Latch <OutAlu_0> (without init value) has a constant value of 0 in block <UniCntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <OutAlu_2> (without init value) has a constant value of 0 in block <UniCntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <OutAlu_3> (without init value) has a constant value of 0 in block <UniCntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Regtr_23_7> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_6> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_5> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_4> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_3> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_2> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_1> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_0> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_31> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_30> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_29> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_28> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_27> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_26> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_25> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_24> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_23> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_22> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_21> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_20> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_19> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_18> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_17> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_16> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_31> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_30> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_29> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_28> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_27> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_26> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_25> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_24> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_23> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_22> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_21> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_20> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_19> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_18> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_17> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_16> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_15> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_14> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_13> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_12> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_11> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_10> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_9> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_23_8> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_23> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_22> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_21> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_20> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_19> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_18> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_17> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_16> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_15> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_14> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_13> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_12> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_11> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_10> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_9> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_8> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_7> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_6> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_5> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_4> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_3> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_2> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_1> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_0> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_15> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_14> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_13> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_12> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_11> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_10> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_9> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_8> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_7> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_6> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_5> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_4> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_3> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_2> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_1> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_18_0> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_31> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_30> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_29> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_28> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_27> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_26> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_25> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_19_24> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_7> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_6> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_5> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_4> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_3> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_2> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_1> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_0> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_31> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_30> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_29> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_28> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_27> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_26> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_25> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_24> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_23> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_22> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_21> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_20> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_19> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_18> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_17> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_16> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_31> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_30> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_29> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_28> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_27> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_26> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_25> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_24> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_23> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_22> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_21> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_20> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_19> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_18> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_17> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_16> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_15> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_14> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_13> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_12> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_11> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_10> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_9> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_20_8> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_23> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_22> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_21> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_20> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_19> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_18> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_17> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_16> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_15> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_14> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_13> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_12> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_11> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_10> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_9> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_8> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_7> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_6> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_5> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_4> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_3> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_2> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_1> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_0> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_15> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_14> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_13> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_12> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_11> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_10> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_9> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_8> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_7> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_6> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_5> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_4> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_3> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_2> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_1> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_21_0> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_31> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_30> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_29> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_28> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_27> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_26> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_25> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_22_24> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_7> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_6> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_5> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_4> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_3> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_2> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_1> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_0> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_31> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_30> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_29> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_28> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_27> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_26> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_25> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_24> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_23> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_22> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_21> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_20> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_19> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_18> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_17> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_16> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_31> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_30> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_29> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_28> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_27> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_26> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_25> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_24> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_23> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_22> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_21> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_20> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_19> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_18> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_17> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_16> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_15> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_14> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_13> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_12> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_11> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_10> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_9> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_5_8> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_23> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_22> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_21> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_20> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_19> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_18> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_17> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_16> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_15> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_14> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_13> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_12> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_11> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_10> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_9> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_8> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_7> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_6> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_5> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_4> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_3> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_2> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_1> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_0> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_15> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_14> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_13> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_12> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_11> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_10> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_9> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_8> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_7> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_6> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_5> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_4> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_3> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_2> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_1> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_6_0> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_31> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_30> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_29> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_28> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_27> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_26> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_25> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_7_24> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_7> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_6> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_5> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_4> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_3> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_2> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_1> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_0> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_31> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_30> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_29> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_28> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_27> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_26> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_25> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_24> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_23> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_22> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_21> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_20> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_19> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_18> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_17> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_16> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_31> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_30> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_29> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_28> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_27> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_26> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_25> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_24> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_23> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_22> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_21> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_20> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_19> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_18> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_17> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_16> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_15> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_14> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_13> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_12> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_11> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_10> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_9> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_2_8> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_23> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_22> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_21> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_20> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_19> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_18> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_17> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_16> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_15> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_14> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_13> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_12> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_11> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_10> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_9> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_8> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_7> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_6> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_5> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_4> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_3> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_2> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_1> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_0> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_15> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_14> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_13> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_12> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_11> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_10> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_9> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_8> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_7> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_6> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_5> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_4> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_3> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_2> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_1> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_3_0> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_31> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_30> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_29> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_28> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_27> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_26> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_25> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Regtr_4_24> has a constant value of 0 in block <RegF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Regtr_9_0> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_1> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_2> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_3> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_4> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_5> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_6> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_7> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_8> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_9> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_10> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_11> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_12> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_13> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_14> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_15> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_16> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_17> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_18> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_19> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_20> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_21> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_22> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_23> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_24> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_25> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_26> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_27> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_28> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_29> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_30> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_9_31> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_0> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_1> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_2> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_3> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_4> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_5> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_6> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_7> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_8> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_9> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_10> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_11> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_12> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_13> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_14> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_15> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_16> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_17> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_18> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_19> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_20> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_21> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_22> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_23> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_24> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_25> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_26> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_27> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_28> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_29> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_30> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_8_31> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_0> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_1> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_2> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_3> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_4> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_5> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_6> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_7> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_8> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_9> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_10> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_11> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_12> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_13> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_14> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_15> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_16> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_17> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_18> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_19> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_20> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_21> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_22> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_23> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_24> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_25> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_26> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_27> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_28> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_29> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_30> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_29_31> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_0> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_1> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_2> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_3> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_4> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_5> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_6> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_7> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_8> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_9> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_10> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_11> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_12> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_13> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_14> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_15> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_16> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_17> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_18> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_19> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_20> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_21> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_22> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_23> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_24> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_25> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_26> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_27> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_28> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_29> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_30> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_28_31> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_0> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_1> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_2> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_3> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_4> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_5> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_6> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_7> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_8> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_9> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_10> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_11> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_12> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_13> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_14> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_15> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_16> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_17> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_18> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_19> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_20> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_21> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_22> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_23> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_24> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_25> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_26> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_27> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_28> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_29> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_30> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_27_31> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_0> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_1> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_2> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_3> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_4> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_5> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_6> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_7> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_8> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_9> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_10> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_11> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_12> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_13> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_14> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_15> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_16> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_17> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_18> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_19> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_20> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_21> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_22> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_23> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_24> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_25> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_26> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_27> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_28> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_29> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_30> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_26_31> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_0> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_1> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_2> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_3> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_4> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_5> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_6> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_7> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_8> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_9> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_10> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_11> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_12> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_13> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_14> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_15> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_16> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_17> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_18> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_19> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_20> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_21> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_22> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_23> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_24> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_25> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_26> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_27> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_28> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_29> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_30> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_31_31> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_0> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_1> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_2> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_3> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_4> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_5> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_6> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_7> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_8> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_9> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_10> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_11> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_12> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_13> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_14> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_15> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_16> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_17> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_18> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_19> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_20> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_21> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_22> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_23> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_24> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_25> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_26> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_27> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_28> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_29> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_30> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_25_31> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_0> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_1> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_2> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_3> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_4> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_5> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_6> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_7> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_8> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_9> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_10> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_11> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_12> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_13> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_14> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_15> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_16> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_17> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_18> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_19> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_20> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_21> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_22> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_23> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_24> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_25> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_26> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_27> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_28> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_29> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_30> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_30_31> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_0> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_1> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_2> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_3> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_4> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_5> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_6> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_7> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_8> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_9> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_10> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_11> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_12> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_13> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_14> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_15> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_16> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_17> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_18> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_19> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_20> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_21> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_22> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_23> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_24> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_25> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_26> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_27> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_28> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_29> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_30> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_24_31> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_0> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_1> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_2> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_3> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_4> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_5> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_6> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_7> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_8> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_9> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_10> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_11> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_12> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_13> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_14> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_15> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_16> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_17> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_18> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_19> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_20> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_21> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_22> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_23> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_24> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_25> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_26> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_27> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_28> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_29> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_30> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_15_31> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_0> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_1> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_2> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_3> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_4> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_5> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_6> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_7> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_8> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_9> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_10> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_11> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_12> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_13> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_14> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_15> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_16> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_17> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_18> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_19> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_20> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_21> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_22> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_23> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_24> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_25> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_26> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_27> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_28> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_29> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_30> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_14_31> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_0> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_1> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_2> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_3> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_4> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_5> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_6> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_7> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_8> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_9> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_10> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_11> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_12> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_13> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_14> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_15> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_16> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_17> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_18> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_19> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_20> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_21> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_22> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_23> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_24> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_25> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_26> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_27> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_28> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_29> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_30> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_13_31> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_0> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_1> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_2> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_3> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_4> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_5> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_6> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_7> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_8> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_9> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_10> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_11> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_12> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_13> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_14> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_15> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_16> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_17> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_18> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_19> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_20> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_21> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_22> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_23> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_24> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_25> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_26> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_27> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_28> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_29> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_30> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_12_31> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_0> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_1> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_2> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_3> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_4> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_5> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_6> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_7> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_8> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_9> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_10> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_11> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_12> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_13> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_14> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_15> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_16> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_17> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_18> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_19> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_20> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_21> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_22> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_23> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_24> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_25> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_26> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_27> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_28> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_29> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_30> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_11_31> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_0> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_1> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_2> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_3> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_4> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_5> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_6> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_7> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_8> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_9> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_10> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_11> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_12> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_13> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_14> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_15> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_16> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_17> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_18> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_19> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_20> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_21> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_22> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_23> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_24> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_25> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_26> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_27> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_28> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_29> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_30> of sequential type is unconnected in block <RegF>.
WARNING:Xst:2677 - Node <Regtr_10_31> of sequential type is unconnected in block <RegF>.

Optimizing unit <Procesador1> ...

Optimizing unit <nPc> ...

Optimizing unit <Pc> ...

Optimizing unit <Alu> ...

Optimizing unit <RegF> ...
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_31> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_30> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_29> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_28> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_27> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_26> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_25> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_24> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_23> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_22> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_21> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_20> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_19> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_18> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_17> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_16> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_15> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_14> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_13> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_12> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_11> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_10> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_9> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_8> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_7> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_6> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_5> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_4> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_3> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_2> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_31> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_30> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_29> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_28> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_27> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_26> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_25> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_24> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_23> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_22> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_21> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_20> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_19> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_18> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_17> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_16> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_15> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_14> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_13> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_12> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_11> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_10> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_9> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_8> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_7> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_6> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_5> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_4> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_3> of sequential type is unconnected in block <Procesador1>.
WARNING:Xst:2677 - Node <Inst_Pc/OutPc_2> of sequential type is unconnected in block <Procesador1>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Procesador1, actual ratio is 22.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Procesador1.ngr
Top Level Output File Name         : Procesador1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 285
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 1
#      LUT2                        : 3
#      LUT3                        : 84
#      LUT3_D                      : 5
#      LUT3_L                      : 5
#      LUT4                        : 52
#      LUT4_D                      : 11
#      LUT4_L                      : 9
#      MUXCY                       : 32
#      MUXF5                       : 23
#      MUXF6                       : 13
#      MUXF7                       : 9
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 69
#      FDC                         : 4
#      LD                          : 1
#      LDC                         : 64
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-4 

 Number of Slices:                      115  out of    960    11%  
 Number of Slice Flip Flops:             69  out of   1920     3%  
 Number of 4 input LUTs:                172  out of   1920     8%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of     66    51%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)         | Load  |
----------------------------------------------------------------+-------------------------------+-------+
reset                                                           | IBUF+BUFG                     | 1     |
clk                                                             | BUFGP                         | 4     |
Inst_RegF/Regtr_16_cmp_eq00001(Inst_RegF/Regtr_16_cmp_eq00001:O)| BUFG(*)(Inst_RegF/Regtr_16_31)| 32    |
ImToUc_Rf_Ue<1>1(Inst_RegF/Regtr_17_cmp_eq00001:O)              | BUFG(*)(Inst_RegF/Regtr_17_31)| 32    |
----------------------------------------------------------------+-------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 68    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.003ns (Maximum Frequency: 99.970MHz)
   Minimum input arrival time before clock: 13.659ns
   Maximum output required time after clock: 16.366ns
   Maximum combinational path delay: 17.154ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.581ns (frequency: 279.268MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               3.581ns (Levels of Logic = 2)
  Source:            Inst_Pc/OutPc_1 (FF)
  Destination:       Inst_nPc/salida_nPc_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_Pc/OutPc_1 to Inst_nPc/salida_nPc_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             75   0.591   1.451  Inst_Pc/OutPc_1 (Inst_Pc/OutPc_1)
     LUT1:I0->O            0   0.704   0.000  Inst_Sumador/Madd_SalidaSumador_xor<1>_rt (Inst_Sumador/Madd_SalidaSumador_xor<1>_rt)
     XORCY:LI->O           1   0.527   0.000  Inst_Sumador/Madd_SalidaSumador_xor<1> (SumadorToNpc<1>)
     FDC:D                     0.308          Inst_nPc/salida_nPc_1
    ----------------------------------------
    Total                      3.581ns (2.130ns logic, 1.451ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RegF/Regtr_16_cmp_eq00001'
  Clock period: 9.986ns (frequency: 100.140MHz)
  Total number of paths / destination ports: 1616 / 32
-------------------------------------------------------------------------
Delay:               9.986ns (Levels of Logic = 39)
  Source:            Inst_RegF/Regtr_16_0 (LATCH)
  Destination:       Inst_RegF/Regtr_16_31 (LATCH)
  Source Clock:      Inst_RegF/Regtr_16_cmp_eq00001 falling
  Destination Clock: Inst_RegF/Regtr_16_cmp_eq00001 falling

  Data Path: Inst_RegF/Regtr_16_0 to Inst_RegF/Regtr_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.482  Inst_RegF/Regtr_16_0 (Inst_RegF/Regtr_16_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegF/Mmux__varindex0001_7 (Inst_RegF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegF/Mmux__varindex0001_5_f5 (Inst_RegF/Mmux__varindex0001_5_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegF/Mmux__varindex0001_3_f6 (Inst_RegF/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegF/Mmux__varindex0001_2_f7 (Inst_RegF/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MuPlx/OutMpx<0>1 (MpxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_lut<0> (Inst_Alu/Maddsub_OutDatRF_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<0> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<1> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<2> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<3> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<4> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<5> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<6> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<7> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<8> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<9> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<10> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<11> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<12> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<13> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<14> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<15> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<16> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<17> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<18> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<19> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<20> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<21> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<22> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<23> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<24> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<25> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<26> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<27> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<28> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<29> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<30> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_OutDatRF_addsub0000_xor<31> (Inst_Alu/OutDatRF_addsub0000<31>)
     LUT4:I3->O            3   0.704   0.000  Inst_Alu/OutDatRF<31>1 (OutProcesador_31_OBUF)
     LDC:D                     0.308          Inst_RegF/Regtr_16_31
    ----------------------------------------
    Total                      9.986ns (8.201ns logic, 1.785ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ImToUc_Rf_Ue<1>1'
  Clock period: 10.003ns (frequency: 99.970MHz)
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Delay:               10.003ns (Levels of Logic = 39)
  Source:            Inst_RegF/Regtr_17_0 (LATCH)
  Destination:       Inst_RegF/Regtr_17_31 (LATCH)
  Source Clock:      ImToUc_Rf_Ue<1>1 falling
  Destination Clock: ImToUc_Rf_Ue<1>1 falling

  Data Path: Inst_RegF/Regtr_17_0 to Inst_RegF/Regtr_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.499  Inst_RegF/Regtr_17_0 (Inst_RegF/Regtr_17_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegF/Mmux__varindex0001_7 (Inst_RegF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegF/Mmux__varindex0001_5_f5 (Inst_RegF/Mmux__varindex0001_5_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegF/Mmux__varindex0001_3_f6 (Inst_RegF/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegF/Mmux__varindex0001_2_f7 (Inst_RegF/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MuPlx/OutMpx<0>1 (MpxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_lut<0> (Inst_Alu/Maddsub_OutDatRF_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<0> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<1> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<2> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<3> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<4> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<5> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<6> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<7> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<8> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<9> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<10> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<11> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<12> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<13> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<14> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<15> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<16> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<17> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<18> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<19> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<20> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<21> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<22> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<23> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<24> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<25> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<26> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<27> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<28> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<29> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<30> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_OutDatRF_addsub0000_xor<31> (Inst_Alu/OutDatRF_addsub0000<31>)
     LUT4:I3->O            3   0.704   0.000  Inst_Alu/OutDatRF<31>1 (OutProcesador_31_OBUF)
     LDC:D                     0.308          Inst_RegF/Regtr_17_31
    ----------------------------------------
    Total                     10.003ns (8.201ns logic, 1.802ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.606ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Inst_UniCntrl/OutAlu_1 (LATCH)
  Destination Clock: reset rising

  Data Path: reset to Inst_UniCntrl/OutAlu_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           143   1.218   1.376  reset_IBUF (reset_IBUF1)
     LUT2:I1->O           33   0.704   0.000  Inst_InstructionMemory/outInstruction<20>1 (ImToUc_Rf_Ue<13>)
     LD:D                      0.308          Inst_UniCntrl/OutAlu_1
    ----------------------------------------
    Total                      3.606ns (2.230ns logic, 1.376ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RegF/Regtr_16_cmp_eq00001'
  Total number of paths / destination ports: 3559 / 32
-------------------------------------------------------------------------
Offset:              13.659ns (Levels of Logic = 41)
  Source:            reset (PAD)
  Destination:       Inst_RegF/Regtr_16_31 (LATCH)
  Destination Clock: Inst_RegF/Regtr_16_cmp_eq00001 falling

  Data Path: reset to Inst_RegF/Regtr_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           143   1.218   1.472  reset_IBUF (reset_IBUF1)
     LUT3:I0->O           32   0.704   1.437  Inst_InstructionMemory/outInstruction<0>1 (ImToUc_Rf_Ue<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_RegF/Mmux__varindex0001_7 (Inst_RegF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegF/Mmux__varindex0001_5_f5 (Inst_RegF/Mmux__varindex0001_5_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegF/Mmux__varindex0001_3_f6 (Inst_RegF/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegF/Mmux__varindex0001_2_f7 (Inst_RegF/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MuPlx/OutMpx<0>1 (MpxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_lut<0> (Inst_Alu/Maddsub_OutDatRF_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<0> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<1> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<2> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<3> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<4> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<5> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<6> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<7> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<8> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<9> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<10> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<11> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<12> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<13> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<14> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<15> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<16> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<17> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<18> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<19> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<20> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<21> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<22> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<23> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<24> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<25> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<26> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<27> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<28> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<29> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<30> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_OutDatRF_addsub0000_xor<31> (Inst_Alu/OutDatRF_addsub0000<31>)
     LUT4:I3->O            3   0.704   0.000  Inst_Alu/OutDatRF<31>1 (OutProcesador_31_OBUF)
     LDC:D                     0.308          Inst_RegF/Regtr_16_31
    ----------------------------------------
    Total                     13.659ns (9.447ns logic, 4.212ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ImToUc_Rf_Ue<1>1'
  Total number of paths / destination ports: 3559 / 32
-------------------------------------------------------------------------
Offset:              13.659ns (Levels of Logic = 41)
  Source:            reset (PAD)
  Destination:       Inst_RegF/Regtr_17_31 (LATCH)
  Destination Clock: ImToUc_Rf_Ue<1>1 falling

  Data Path: reset to Inst_RegF/Regtr_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           143   1.218   1.472  reset_IBUF (reset_IBUF1)
     LUT3:I0->O           32   0.704   1.437  Inst_InstructionMemory/outInstruction<0>1 (ImToUc_Rf_Ue<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_RegF/Mmux__varindex0001_7 (Inst_RegF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegF/Mmux__varindex0001_5_f5 (Inst_RegF/Mmux__varindex0001_5_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegF/Mmux__varindex0001_3_f6 (Inst_RegF/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegF/Mmux__varindex0001_2_f7 (Inst_RegF/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MuPlx/OutMpx<0>1 (MpxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_lut<0> (Inst_Alu/Maddsub_OutDatRF_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<0> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<1> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<2> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<3> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<4> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<5> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<6> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<7> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<8> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<9> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<10> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<11> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<12> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<13> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<14> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<15> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<16> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<17> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<18> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<19> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<20> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<21> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<22> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<23> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<24> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<25> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<26> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<27> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<28> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<29> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<30> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_OutDatRF_addsub0000_xor<31> (Inst_Alu/OutDatRF_addsub0000<31>)
     LUT4:I3->O            3   0.704   0.000  Inst_Alu/OutDatRF<31>1 (OutProcesador_31_OBUF)
     LDC:D                     0.308          Inst_RegF/Regtr_17_31
    ----------------------------------------
    Total                     13.659ns (9.447ns logic, 4.212ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset'
  Total number of paths / destination ports: 623 / 32
-------------------------------------------------------------------------
Offset:              11.941ns (Levels of Logic = 35)
  Source:            Inst_UniCntrl/OutAlu_1 (LATCH)
  Destination:       OutProcesador<31> (PAD)
  Source Clock:      reset rising

  Data Path: Inst_UniCntrl/OutAlu_1 to OutProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              66   0.676   1.352  Inst_UniCntrl/OutAlu_1 (Inst_UniCntrl/OutAlu_1)
     LUT4:I1->O            1   0.704   0.595  Inst_MuPlx/OutMpx<1>2_SW0 (N15)
     LUT4:I0->O            1   0.704   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_lut<1> (Inst_Alu/Maddsub_OutDatRF_addsub0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<1> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<2> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<3> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<4> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<5> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<6> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<7> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<8> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<9> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<10> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<11> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<12> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<13> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<14> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<15> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<16> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<17> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<18> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<19> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<20> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<21> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<22> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<23> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<24> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<25> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<26> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<27> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<28> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<29> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<30> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_OutDatRF_addsub0000_xor<31> (Inst_Alu/OutDatRF_addsub0000<31>)
     LUT4:I3->O            3   0.704   0.531  Inst_Alu/OutDatRF<31>1 (OutProcesador_31_OBUF)
     OBUF:I->O                 3.272          OutProcesador_31_OBUF (OutProcesador<31>)
    ----------------------------------------
    Total                     11.941ns (9.039ns logic, 2.902ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4775 / 32
-------------------------------------------------------------------------
Offset:              16.366ns (Levels of Logic = 41)
  Source:            Inst_Pc/OutPc_1 (FF)
  Destination:       OutProcesador<31> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_Pc/OutPc_1 to OutProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             75   0.591   1.311  Inst_Pc/OutPc_1 (Inst_Pc/OutPc_1)
     LUT3:I2->O           32   0.704   1.437  Inst_InstructionMemory/outInstruction<0>1 (ImToUc_Rf_Ue<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_RegF/Mmux__varindex0001_7 (Inst_RegF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegF/Mmux__varindex0001_5_f5 (Inst_RegF/Mmux__varindex0001_5_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegF/Mmux__varindex0001_3_f6 (Inst_RegF/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegF/Mmux__varindex0001_2_f7 (Inst_RegF/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MuPlx/OutMpx<0>1 (MpxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_lut<0> (Inst_Alu/Maddsub_OutDatRF_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<0> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<1> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<2> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<3> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<4> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<5> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<6> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<7> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<8> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<9> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<10> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<11> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<12> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<13> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<14> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<15> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<16> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<17> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<18> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<19> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<20> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<21> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<22> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<23> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<24> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<25> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<26> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<27> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<28> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<29> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<30> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_OutDatRF_addsub0000_xor<31> (Inst_Alu/OutDatRF_addsub0000<31>)
     LUT4:I3->O            3   0.704   0.531  Inst_Alu/OutDatRF<31>1 (OutProcesador_31_OBUF)
     OBUF:I->O                 3.272          OutProcesador_31_OBUF (OutProcesador<31>)
    ----------------------------------------
    Total                     16.366ns (11.784ns logic, 4.582ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RegF/Regtr_16_cmp_eq00001'
  Total number of paths / destination ports: 1616 / 32
-------------------------------------------------------------------------
Offset:              13.481ns (Levels of Logic = 40)
  Source:            Inst_RegF/Regtr_16_0 (LATCH)
  Destination:       OutProcesador<31> (PAD)
  Source Clock:      Inst_RegF/Regtr_16_cmp_eq00001 falling

  Data Path: Inst_RegF/Regtr_16_0 to OutProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.482  Inst_RegF/Regtr_16_0 (Inst_RegF/Regtr_16_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RegF/Mmux__varindex0001_7 (Inst_RegF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegF/Mmux__varindex0001_5_f5 (Inst_RegF/Mmux__varindex0001_5_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegF/Mmux__varindex0001_3_f6 (Inst_RegF/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegF/Mmux__varindex0001_2_f7 (Inst_RegF/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MuPlx/OutMpx<0>1 (MpxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_lut<0> (Inst_Alu/Maddsub_OutDatRF_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<0> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<1> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<2> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<3> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<4> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<5> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<6> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<7> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<8> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<9> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<10> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<11> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<12> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<13> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<14> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<15> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<16> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<17> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<18> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<19> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<20> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<21> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<22> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<23> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<24> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<25> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<26> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<27> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<28> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<29> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<30> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_OutDatRF_addsub0000_xor<31> (Inst_Alu/OutDatRF_addsub0000<31>)
     LUT4:I3->O            3   0.704   0.531  Inst_Alu/OutDatRF<31>1 (OutProcesador_31_OBUF)
     OBUF:I->O                 3.272          OutProcesador_31_OBUF (OutProcesador<31>)
    ----------------------------------------
    Total                     13.481ns (11.165ns logic, 2.316ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ImToUc_Rf_Ue<1>1'
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Offset:              13.498ns (Levels of Logic = 40)
  Source:            Inst_RegF/Regtr_17_0 (LATCH)
  Destination:       OutProcesador<31> (PAD)
  Source Clock:      ImToUc_Rf_Ue<1>1 falling

  Data Path: Inst_RegF/Regtr_17_0 to OutProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.499  Inst_RegF/Regtr_17_0 (Inst_RegF/Regtr_17_0)
     LUT3:I1->O            1   0.704   0.000  Inst_RegF/Mmux__varindex0001_7 (Inst_RegF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegF/Mmux__varindex0001_5_f5 (Inst_RegF/Mmux__varindex0001_5_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegF/Mmux__varindex0001_3_f6 (Inst_RegF/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegF/Mmux__varindex0001_2_f7 (Inst_RegF/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MuPlx/OutMpx<0>1 (MpxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_lut<0> (Inst_Alu/Maddsub_OutDatRF_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<0> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<1> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<2> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<3> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<4> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<5> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<6> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<7> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<8> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<9> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<10> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<11> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<12> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<13> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<14> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<15> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<16> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<17> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<18> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<19> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<20> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<21> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<22> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<23> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<24> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<25> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<26> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<27> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<28> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<29> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<30> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_OutDatRF_addsub0000_xor<31> (Inst_Alu/OutDatRF_addsub0000<31>)
     LUT4:I3->O            3   0.704   0.531  Inst_Alu/OutDatRF<31>1 (OutProcesador_31_OBUF)
     OBUF:I->O                 3.272          OutProcesador_31_OBUF (OutProcesador<31>)
    ----------------------------------------
    Total                     13.498ns (11.165ns logic, 2.333ns route)
                                       (82.7% logic, 17.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3559 / 32
-------------------------------------------------------------------------
Delay:               17.154ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       OutProcesador<31> (PAD)

  Data Path: reset to OutProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           143   1.218   1.472  reset_IBUF (reset_IBUF1)
     LUT3:I0->O           32   0.704   1.437  Inst_InstructionMemory/outInstruction<0>1 (ImToUc_Rf_Ue<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_RegF/Mmux__varindex0001_7 (Inst_RegF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.321   0.000  Inst_RegF/Mmux__varindex0001_5_f5 (Inst_RegF/Mmux__varindex0001_5_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RegF/Mmux__varindex0001_3_f6 (Inst_RegF/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_RegF/Mmux__varindex0001_2_f7 (Inst_RegF/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MuPlx/OutMpx<0>1 (MpxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_lut<0> (Inst_Alu/Maddsub_OutDatRF_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<0> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<1> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<2> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<3> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<4> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<5> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<6> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<7> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<8> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<9> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<10> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<11> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<12> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<13> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<14> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<15> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<16> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<17> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<18> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<19> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<20> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<21> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<22> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<23> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<24> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<25> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<26> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<27> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<28> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<29> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<30> (Inst_Alu/Maddsub_OutDatRF_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_OutDatRF_addsub0000_xor<31> (Inst_Alu/OutDatRF_addsub0000<31>)
     LUT4:I3->O            3   0.704   0.531  Inst_Alu/OutDatRF<31>1 (OutProcesador_31_OBUF)
     OBUF:I->O                 3.272          OutProcesador_31_OBUF (OutProcesador<31>)
    ----------------------------------------
    Total                     17.154ns (12.411ns logic, 4.743ns route)
                                       (72.3% logic, 27.7% route)

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.05 secs
 
--> 

Total memory usage is 490112 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  995 (   0 filtered)
Number of infos    :    4 (   0 filtered)

