From ebb31191a50b23c5835b318fb7b989854354ab72 Mon Sep 17 00:00:00 2001
From: Loc Vu <loc.vu.zn@renesas.com>
Date: Tue, 6 Aug 2019 09:55:59 +0700
Subject: [PATCH 026/433] ARM: dts: r8a77470: Add clocks

Declare all core clocks and DIV6 clocks, as well as all MSTP clocks
currently used by r8a77470 boards.

Signed-off-by: thongsyho <thong.ho.px@rvc.renesas.com>
Signed-off-by: Loc vu <loc.vu.zn@renesas.com>
---
 arch/arm/boot/dts/r8a77470.dtsi | 69 +++++++++++++++++++++++++++++------------
 1 file changed, 49 insertions(+), 20 deletions(-)

diff --git a/arch/arm/boot/dts/r8a77470.dtsi b/arch/arm/boot/dts/r8a77470.dtsi
index 3bf1a45..0154022 100644
--- a/arch/arm/boot/dts/r8a77470.dtsi
+++ b/arch/arm/boot/dts/r8a77470.dtsi
@@ -58,6 +58,7 @@
 		#clock-cells = <0>;
 		/* This value must be overridden by the board. */
 		clock-frequency = <0>;
+		clock-output-names = "extal";
 	};
 
 	/* External SCIF clock */
@@ -760,6 +761,29 @@
 			#address-cells = <2>;
 			#size-cells = <2>;
 			ranges;
+			/*
+			 * The external audio clocks are configured as
+			 * 0 Hz fixed frequency clocks by default.
+			 * Boards providing audio clocks should override them.
+			 */
+			audio_clk_a: audio_clk_a {
+				compatible = "fixed-clock";
+				#clock-cells = <0>;
+				clock-frequency = <0>;
+				clock-output-names = "audio_clk_a";
+			};
+			audio_clk_b: audio_clk_b {
+				compatible = "fixed-clock";
+				#clock-cells = <0>;
+				clock-frequency = <0>;
+				clock-output-names = "audio_clk_b";
+			};
+			audio_clk_c: audio_clk_c {
+				compatible = "fixed-clock";
+				#clock-cells = <0>;
+				clock-frequency = <0>;
+				clock-output-names = "audio_clk_c";
+			};
 
 			/* Special CPG clocks */
 			cpg_clocks: cpg_clocks@e6150000 {
@@ -771,7 +795,7 @@
 				clock-output-names = "main", "pll0", "pll1",
 						     "pll3", "lb", "qspi",
 						     "sdh", "sd0", "sd1",
-						     "rcan";
+						     "z";
 				#power-domain-cells = <0>;
 			};
 
@@ -870,7 +894,7 @@
 				compatible = "fixed-factor-clock";
 				clocks = <&cpg_clocks R8A77470_CLK_PLL3>;
 				#clock-cells = <0>;
-				clock-div = <4>;
+				clock-div = <8>;
 				clock-mult = <1>;
 				clock-output-names = "zb3";
 			};
@@ -906,6 +930,14 @@
 				clock-mult = <1>;
 				clock-output-names = "oscclk";
 			};
+			acp_clk: acp_clk {
+				compatible = "fixed-factor-clock";
+				clocks = <&extal_clk>;
+				#clock-cells = <0>;
+				clock-div = <2>;
+				clock-mult = <1>;
+				clock-output-names = "acp";
+			};
 
 			/* Gate clocks */
 			mstp0_clks: mstp0_clks@e6150130 {
@@ -999,7 +1031,7 @@
 				compatible = "renesas,r8a77470-mstp-clocks",
 					     "renesas,cpg-mstp-clocks";
 				reg = <0 0xe6150144 0 4>, <0 0xe615003c 0 4>;
-				clocks = <&hp_clk>, <&p_clk>;
+				clocks = <&zs_clk>, <&p_clk>;
 				#clock-cells = <1>;
 				clock-indices = <
 					R8A77470_CLK_AUDIO_DMAC0
@@ -1015,7 +1047,8 @@
 					 <&hp_clk>, <&zs_clk>, <&p_clk>,
 					 <&p_clk>, <&zs_clk>, <&zs_clk>,
 					 <&p_clk>, <&p_clk>, <&p_clk>,
-					 <&p_clk>, <&zx_clk>, <&zx_clk>;
+					 <&p_clk>, <&zx_clk>, <&zx_clk>,
+					 <&zx_clk>, <&zx_clk>;
 				#clock-cells = <1>;
 				clock-indices = <
 					R8A77470_CLK_USB_EHCI_0
@@ -1027,25 +1060,30 @@
 					R8A77470_CLK_SCIF3 R8A77470_CLK_SCIF2
 					R8A77470_CLK_SCIF1 R8A77470_CLK_SCIF0
 					R8A77470_CLK_DU1 R8A77470_CLK_DU0
+					R8A77470_CLK_LVDS R8A77470_CLK_DVE
 				>;
 				clock-output-names =
 					"usb-ehci-0", "usbhs-0", "usb-ehci-1",
 					"usbhs-1", "hscif2", "scif5", "scif4",
 					"hscif1", "hscif0", "scif3", "scif2",
-					"scif1", "scif0", "du1", "du0";
+					"scif1", "scif0", "du1", "du0",
+					"lvds0", "dvenc";
 			};
 			mstp8_clks: mstp8_clks@e6150990 {
 				compatible = "renesas,r8a77470-mstp-clocks",
 					     "renesas,cpg-mstp-clocks";
 				reg = <0 0xe6150990 0 4>, <0 0xe61509a0 0 4>;
-				clocks = <&zx_clk>, <&hp_clk>, <&p_clk>;
+				clocks = <&zx_clk>, <&zx_clk>, <&zs_clk>,
+					 <&zs_clk>, <&hp_clk>, <&p_clk>;
 				#clock-cells = <1>;
 				clock-indices = <
-					R8A77470_CLK_IPMMU_SGX
+					R8A77470_CLK_IPMMU_SGX R8A77470_CLK_DVD
+					R8A77470_CLK_VIN1 R8A77470_CLK_VIN0
 					R8A77470_CLK_ETHERAVB R8A77470_CLK_ETHER
 				>;
 				clock-output-names =
-					"ipmmu-sgx", "etheravb", "ether";
+					"ipmmu-sgx", "dvdec", "vin1", "vin0",
+					"etheravb", "ether";
 			};
 			mstp9_clks: mstp9_clks@e6150994 {
 				compatible = "renesas,r8a77470-mstp-clocks",
@@ -1080,18 +1118,9 @@
 				compatible = "renesas,r8a77470-mstp-clocks",
 					     "renesas,cpg-mstp-clocks";
 				reg = <0 0xe6150998 0 4>, <0 0xe61509a8 0 4>;
-				clocks = <&p_clk>,
-					 <&mstp10_clks R8A77470_CLK_SSI_ALL>,
-					 <&mstp10_clks R8A77470_CLK_SSI_ALL>,
-					 <&mstp10_clks R8A77470_CLK_SSI_ALL>,
-					 <&mstp10_clks R8A77470_CLK_SSI_ALL>,
-					 <&mstp10_clks R8A77470_CLK_SSI_ALL>,
-					 <&mstp10_clks R8A77470_CLK_SSI_ALL>,
-					 <&mstp10_clks R8A77470_CLK_SSI_ALL>,
-					 <&mstp10_clks R8A77470_CLK_SSI_ALL>,
-					 <&mstp10_clks R8A77470_CLK_SSI_ALL>,
-					 <&mstp10_clks R8A77470_CLK_SSI_ALL>,
-					 <&p_clk>,
+				clocks = <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>,
+					 <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>,
+					 <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>,
 					 <&mstp10_clks R8A77470_CLK_SCU_ALL>,
 					 <&mstp10_clks R8A77470_CLK_SCU_ALL>,
 					 <&mstp10_clks R8A77470_CLK_SCU_ALL>,
-- 
2.7.4

