<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: tisci_msg_rm_udmap_flow_cfg_req Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structtisci__msg__rm__udmap__flow__cfg__req.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">tisci_msg_rm_udmap_flow_cfg_req Struct Reference<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__SCICLIENT__MODULE.html">APIs for SCI Client or SYSFW/DMSC FW</a> &raquo; <a class="el" href="group__TISCI.html">Texas Instruments System Controller Interface</a> &raquo; <a class="el" href="group__tisci__rm__udmap.html">tisci_rm_udmap</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Configures a Navigator Subsystem UDMAP receive flow. </p>
<p>Configures a Navigator Subsystem UDMAP receive flow's registers. Configuration does not include the flow registers which handle size-based free descriptor queue routing. The <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html">tisci_msg_rm_udmap_flow_size_thresh_cfg_req</a> message is used to configure register fields related to size based free descriptor queues.</p>
<p>The flow index must be assigned to the host defined in the TISCI header via the RM board configuration resource assignment range list.</p>
<p>It's the user's responsibility to make sure any receive channels using the flow are disabled when changing the receive flow configuration. Otherwise, unknown operation may occur.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">hdr</td><td>Standard TISCI header</td></tr>
    <tr><td class="paramname">valid_params</td><td>Bitfield defining validity of rx flow configuration parameters. The rx flow configuration fields are not valid, and will not be used for flow configuration, if their corresponding valid bit is zero. Valid bit usage: 0 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a50d2435fd8c1027a023c2ef41cdfd16e">tisci_msg_rm_udmap_flow_cfg_req::rx_einfo_present</a> 1 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a1c3fae08f63438cb0a073ead24bc5916">tisci_msg_rm_udmap_flow_cfg_req::rx_psinfo_present</a> 2 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#af006db4c4e9381fa152cbf1a5cf3a93a">tisci_msg_rm_udmap_flow_cfg_req::rx_error_handling</a> 3 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#acf29a15bc0b68085d9fa6e4d47f0bf78">tisci_msg_rm_udmap_flow_cfg_req::rx_desc_type</a> 4 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a63a25d30f6d311459c4fe7696bff485c">tisci_msg_rm_udmap_flow_cfg_req::rx_sop_offset</a> 5 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a0e43b498a05c4f3e35a8a0bdafc3c886">tisci_msg_rm_udmap_flow_cfg_req::rx_dest_qnum</a> 6 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a5922c0e0429ab1bc030c68cabd3695f2">tisci_msg_rm_udmap_flow_cfg_req::rx_src_tag_hi</a> 7 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#abd9780e48513b7825bdc26edb2d14427">tisci_msg_rm_udmap_flow_cfg_req::rx_src_tag_lo</a> 8 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a9469c6c7670092a91ef1f13a87f11f2f">tisci_msg_rm_udmap_flow_cfg_req::rx_dest_tag_hi</a> 9 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ae0c8b982acd324eed7598306d555e889">tisci_msg_rm_udmap_flow_cfg_req::rx_dest_tag_lo</a> 10 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#afd3f3bb2b54326ad87733357462da4dd">tisci_msg_rm_udmap_flow_cfg_req::rx_src_tag_hi_sel</a> 11 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a319feb8df26e4439bb67dba05950754c">tisci_msg_rm_udmap_flow_cfg_req::rx_src_tag_lo_sel</a> 12 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a976cad7120c7c35e7f624579d9073d9b">tisci_msg_rm_udmap_flow_cfg_req::rx_dest_tag_hi_sel</a> 13 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a6e2bd96b4829395a02c0ccfb1dea4782">tisci_msg_rm_udmap_flow_cfg_req::rx_dest_tag_lo_sel</a> 14 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ab63aa3155662cb0c09283e432c334bc1">tisci_msg_rm_udmap_flow_cfg_req::rx_fdq0_sz0_qnum</a> 15 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a41acdd00a12f06d4d58c907bb8688eea">tisci_msg_rm_udmap_flow_cfg_req::rx_fdq1_qnum</a> 16 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#aab157546ffec5e3c2fd7478d927339f8">tisci_msg_rm_udmap_flow_cfg_req::rx_fdq2_qnum</a> 17 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#af14e16953e3b6de77c8d55c50262b6c1">tisci_msg_rm_udmap_flow_cfg_req::rx_fdq3_qnum</a> 18 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a404c946a5d23f3e74639644d3a06ca83">tisci_msg_rm_udmap_flow_cfg_req::rx_ps_location</a></td></tr>
    <tr><td class="paramname">nav_id</td><td>SoC device ID of Navigator Subsystem from which the receive flow is allocated</td></tr>
    <tr><td class="paramname">flow_index</td><td>UDMAP receive flow index for non-optional configuration.</td></tr>
    <tr><td class="paramname">rx_einfo_present</td><td>UDMAP receive flow extended packet info present configuration to be programmed into the rx_einfo_present field of the flow's RFLOW_RFA register. Can be set to: <a class="el" href="group__tisci__rm__udmap.html#ga7bb07cd9d595ebad2049608df70fb65b">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_EINFO_NOT_PRESENT</a> <a class="el" href="group__tisci__rm__udmap.html#ga1b5525342b6988fbcce152766880cf30">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_EINFO_PRESENT</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gabedcf8767aa7a802b1730cedb72abe76">TISCI_MSG_VALUE_RM_UDMAP_FLOW_EINFO_PRESENT_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_psinfo_present</td><td>UDMAP receive flow PS words present configuration to be programmed into the rx_psinfo_present field of the flow's RFLOW_RFA register. Can be set to: <a class="el" href="group__tisci__rm__udmap.html#ga694f1c9172813d4ab920a2cccea7b74b">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_PSINFO_NOT_PRESENT</a> <a class="el" href="group__tisci__rm__udmap.html#ga2f120c5f0f348b2977615456048e1e6f">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_PSINFO_PRESENT</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gafea73f36741abe1d70c8dabcaf75dee5">TISCI_MSG_VALUE_RM_UDMAP_FLOW_PSINFO_PRESENT_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_error_handling</td><td>UDMAP receive flow error handling configuration to be programmed into the rx_error_handling field of the flow's RFLOW_RFA register. Can be set to: <a class="el" href="group__tisci__rm__udmap.html#ga4c5a91bf686c3c806978918e1038b267">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_ERR_DROP</a> <a class="el" href="group__tisci__rm__udmap.html#gaa8a3b96bb9d245b324e7eb0c86db1c03">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_ERR_RETRY</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gaa059d4e631c7328543393fc4baea221c">TISCI_MSG_VALUE_RM_UDMAP_FLOW_ERROR_HANDLING_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_desc_type</td><td>UDMAP receive flow descriptor type configuration to be programmed into the rx_desc_type field field of the flow's RFLOW_RFA register. Can be set to <a class="el" href="group__tisci__rm__udmap.html#ga4e27bc40d716bdf9a6ce2488db990e41">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DESC_HOST</a> <a class="el" href="group__tisci__rm__udmap.html#ga756a6f8a05d489f16f199b4541675eef">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DESC_MONO</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gae47839965238122d0a69df9a0c846534">TISCI_MSG_VALUE_RM_UDMAP_FLOW_DESC_TYPE_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_sop_offset</td><td>UDMAP receive flow start of packet offset configuration to be programmed into the rx_sop_offset field of the RFLOW_RFA register. See the UDMAP section of the TRM for more information on this setting. Valid values for this field are 0-255 bytes. The allocation request will be NACK'd if specified offset is greater than <a class="el" href="group__tisci__rm__udmap.html#ga86eee60fbb4f5e9b4dfbaa965b86162b">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SOP_MAX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gaacb5e2a4233271b056c0304eb7e5b20a">TISCI_MSG_VALUE_RM_UDMAP_FLOW_SOP_OFFSET_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_dest_qnum</td><td>UDMAP receive flow destination queue configuration to be programmed into the rx_dest_qnum field of the flow's RFLOW_RFA register. The specified destination queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, requesting allocation and configuration of the receive flow.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gad7e2097e5244cf0b1c92f54e92c892d1">TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_QNUM_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_src_tag_hi</td><td>UDMAP receive flow source tag high byte constant configuration to be programmed into the rx_src_tag_hi field of the flow's RFLOW_RFB register. See the UDMAP section of the TRM for more information on this setting.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga22f79fd4a7e2c3e6bab0b2d2bf9e337b">TISCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_HI_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_src_tag_lo</td><td>UDMAP receive flow source tag low byte constant configuration to be programmed into the rx_src_tag_lo field of the flow's RFLOW_RFB register. See the UDMAP section of the TRM for more information on this setting.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gaed1650b3a335dee0a2ba53225444ed2c">TISCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_LO_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_dest_tag_hi</td><td>UDMAP receive flow destination tag high byte constant configuration to be programmed into the rx_dest_tag_hi field of the flow's RFLOW_RFB register. See the UDMAP section of the TRM for more information on this setting.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gacdf7938edfb44f2a466502b4773fb53d">TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_HI_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_dest_tag_lo</td><td>UDMAP receive flow destination tag low byte constant configuration to be programmed into the rx_dest_tag_lo field of the flow's RFLOW_RFB register. See the UDMAP section of the TRM for more information on this setting.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga583f0da79c2988f3913526ee3cd560a8">TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_LO_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_src_tag_hi_sel</td><td>UDMAP receive flow source tag high byte selector configuration to be programmed into the rx_src_tag_hi_sel field of the RFLOW_RFC register. See the UDMAP section of the TRM for more information on this setting. Can be set to <a class="el" href="group__tisci__rm__udmap.html#ga20e41f5c9c5ae94650f2965f97a242db">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_NONE</a> <a class="el" href="group__tisci__rm__udmap.html#ga79cc008bc956be666c0c143be79d5397">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_CFG_TAG</a> <a class="el" href="group__tisci__rm__udmap.html#gae70ea93309cbcb4506cf90db62d23b19">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_FLOW_ID</a> <a class="el" href="group__tisci__rm__udmap.html#gabf55fa4f450348e8f7beb631b8be649f">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_SRC_TAG</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gaacb5c9f62adef90c6ca6073490c17768">TISCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_HI_SEL_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_src_tag_lo_sel</td><td>UDMAP receive flow source tag low byte selector configuration to be programmed into the rx_src_tag_lo_sel field of the RFLOW_RFC register. See the UDMAP section of the TRM for more information on this setting. Can be set to <a class="el" href="group__tisci__rm__udmap.html#ga20e41f5c9c5ae94650f2965f97a242db">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_NONE</a> <a class="el" href="group__tisci__rm__udmap.html#ga79cc008bc956be666c0c143be79d5397">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_CFG_TAG</a> <a class="el" href="group__tisci__rm__udmap.html#gae70ea93309cbcb4506cf90db62d23b19">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_FLOW_ID</a> <a class="el" href="group__tisci__rm__udmap.html#gabf55fa4f450348e8f7beb631b8be649f">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_SRC_TAG</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga2426478515d92f2de99e4f888f6f5f55">TISCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_LO_SEL_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_dest_tag_hi_sel</td><td>UDMAP receive flow destination tag high byte selector configuration to be programmed into the rx_dest_tag_hi_sel field of the RFLOW_RFC register. See the UDMAP section of the TRM for more information on this setting. Can be set to <a class="el" href="group__tisci__rm__udmap.html#ga43933715107c2fa645b26f89c28a7fb3">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_NONE</a> <a class="el" href="group__tisci__rm__udmap.html#gae85a9d09812ef45c5ea952f585095a28">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_CFG_TAG</a> <a class="el" href="group__tisci__rm__udmap.html#ga3378a6054de3dcfed701cf623641ac47">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_FLOW_ID</a> <a class="el" href="group__tisci__rm__udmap.html#gaff07294604dc878d7a91e6499656b974">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_DEST_TAG_LO</a> <a class="el" href="group__tisci__rm__udmap.html#ga67e0c6d4ea3b62169076f49b339b4f48">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_DEST_TAG_HI</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga9ddd03ee14c3055654ab8be65e57e25a">TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_HI_SEL_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_dest_tag_lo_sel</td><td>UDMAP receive flow destination tag low byte selector configuration to be programmed into the rx_dest_tag_lo_sel field of the RFLOW_RFC register. See the UDMAP section of the TRM for more information on this setting. Can be set to <a class="el" href="group__tisci__rm__udmap.html#ga43933715107c2fa645b26f89c28a7fb3">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_NONE</a> <a class="el" href="group__tisci__rm__udmap.html#gae85a9d09812ef45c5ea952f585095a28">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_CFG_TAG</a> <a class="el" href="group__tisci__rm__udmap.html#ga3378a6054de3dcfed701cf623641ac47">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_FLOW_ID</a> <a class="el" href="group__tisci__rm__udmap.html#gaff07294604dc878d7a91e6499656b974">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_DEST_TAG_LO</a> <a class="el" href="group__tisci__rm__udmap.html#ga67e0c6d4ea3b62169076f49b339b4f48">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_DEST_TAG_HI</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga0aa99371cd3287964b0a7cce08bf0e77">TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_LO_SEL_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_fdq0_sz0_qnum</td><td>UDMAP receive flow free descriptor queue 0 configuration to be programmed into the rx_fdq0_sz0_qnum field of the flow's RFLOW_RFD register. See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, requesting allocation and configuration of the receive flow.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga1936370c5616a7b3dbbbb1786ead6f4c">TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ0_QNUM_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_fdq1_qnum</td><td>UDMAP receive flow free descriptor queue 1 configuration to be programmed into the rx_fdq1_qnum field of the flow's RFLOW_RFD register. See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, requesting allocation and configuration of the receive flow.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga0b17ec9c19c0b3930e34efa66e6f4a3a">TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ1_QNUM_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_fdq2_qnum</td><td>UDMAP receive flow free descriptor queue 2 configuration to be programmed into the rx_fdq2_qnum field of the flow's RFLOW_RFE register. See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, requesting allocation and configuration of the receive flow.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga4027f9f72c115850c8a7235503c66910">TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ2_QNUM_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_fdq3_qnum</td><td>UDMAP receive flow free descriptor queue 3 configuration to be programmed into the rx_fdq3_qnum field of the flow's RFLOW_RFE register. See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, requesting allocation and configuration of the receive flow.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gade6a04b0d3a536c75d80e27079cbc945">TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ3_QNUM_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rx_ps_location</td><td>UDMAP receive flow PS words location configuration to be programmed into the rx_ps_location field of the flow's RFLOW_RFA register. Can be set to: <a class="el" href="group__tisci__rm__udmap.html#gaa49ec742a7a8bc82d7bcf57c194128df">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_PS_END_PD</a> <a class="el" href="group__tisci__rm__udmap.html#gac2fd3a4210ee63fa1536ea2be248450f">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_PS_BEGIN_DB</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga1f039e656e94ae8ff259560f1400117b">TISCI_MSG_VALUE_RM_UDMAP_FLOW_PS_LOCATION_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">tisci_msg_rm_udmap_flow_cfg_req::valid_params</a>. </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:afe001db76407e7b503b1a2dc916c0c52"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structtisci__header.html">tisci_header</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#afe001db76407e7b503b1a2dc916c0c52">hdr</a></td></tr>
<tr class="separator:afe001db76407e7b503b1a2dc916c0c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0de420532552f14e590b280490a252a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ac0de420532552f14e590b280490a252a">valid_params</a></td></tr>
<tr class="separator:ac0de420532552f14e590b280490a252a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb116c52e7a884a68d31e4fe06b142ee"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#acb116c52e7a884a68d31e4fe06b142ee">nav_id</a></td></tr>
<tr class="separator:acb116c52e7a884a68d31e4fe06b142ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec81fab37ffc1390fa94c412bed1b114"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#aec81fab37ffc1390fa94c412bed1b114">flow_index</a></td></tr>
<tr class="separator:aec81fab37ffc1390fa94c412bed1b114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50d2435fd8c1027a023c2ef41cdfd16e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a50d2435fd8c1027a023c2ef41cdfd16e">rx_einfo_present</a></td></tr>
<tr class="separator:a50d2435fd8c1027a023c2ef41cdfd16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c3fae08f63438cb0a073ead24bc5916"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a1c3fae08f63438cb0a073ead24bc5916">rx_psinfo_present</a></td></tr>
<tr class="separator:a1c3fae08f63438cb0a073ead24bc5916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af006db4c4e9381fa152cbf1a5cf3a93a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#af006db4c4e9381fa152cbf1a5cf3a93a">rx_error_handling</a></td></tr>
<tr class="separator:af006db4c4e9381fa152cbf1a5cf3a93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf29a15bc0b68085d9fa6e4d47f0bf78"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#acf29a15bc0b68085d9fa6e4d47f0bf78">rx_desc_type</a></td></tr>
<tr class="separator:acf29a15bc0b68085d9fa6e4d47f0bf78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a25d30f6d311459c4fe7696bff485c"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a63a25d30f6d311459c4fe7696bff485c">rx_sop_offset</a></td></tr>
<tr class="separator:a63a25d30f6d311459c4fe7696bff485c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e43b498a05c4f3e35a8a0bdafc3c886"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a0e43b498a05c4f3e35a8a0bdafc3c886">rx_dest_qnum</a></td></tr>
<tr class="separator:a0e43b498a05c4f3e35a8a0bdafc3c886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5922c0e0429ab1bc030c68cabd3695f2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a5922c0e0429ab1bc030c68cabd3695f2">rx_src_tag_hi</a></td></tr>
<tr class="separator:a5922c0e0429ab1bc030c68cabd3695f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9780e48513b7825bdc26edb2d14427"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#abd9780e48513b7825bdc26edb2d14427">rx_src_tag_lo</a></td></tr>
<tr class="separator:abd9780e48513b7825bdc26edb2d14427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9469c6c7670092a91ef1f13a87f11f2f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a9469c6c7670092a91ef1f13a87f11f2f">rx_dest_tag_hi</a></td></tr>
<tr class="separator:a9469c6c7670092a91ef1f13a87f11f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c8b982acd324eed7598306d555e889"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ae0c8b982acd324eed7598306d555e889">rx_dest_tag_lo</a></td></tr>
<tr class="separator:ae0c8b982acd324eed7598306d555e889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd3f3bb2b54326ad87733357462da4dd"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#afd3f3bb2b54326ad87733357462da4dd">rx_src_tag_hi_sel</a></td></tr>
<tr class="separator:afd3f3bb2b54326ad87733357462da4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a319feb8df26e4439bb67dba05950754c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a319feb8df26e4439bb67dba05950754c">rx_src_tag_lo_sel</a></td></tr>
<tr class="separator:a319feb8df26e4439bb67dba05950754c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976cad7120c7c35e7f624579d9073d9b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a976cad7120c7c35e7f624579d9073d9b">rx_dest_tag_hi_sel</a></td></tr>
<tr class="separator:a976cad7120c7c35e7f624579d9073d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2bd96b4829395a02c0ccfb1dea4782"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a6e2bd96b4829395a02c0ccfb1dea4782">rx_dest_tag_lo_sel</a></td></tr>
<tr class="separator:a6e2bd96b4829395a02c0ccfb1dea4782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab63aa3155662cb0c09283e432c334bc1"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#ab63aa3155662cb0c09283e432c334bc1">rx_fdq0_sz0_qnum</a></td></tr>
<tr class="separator:ab63aa3155662cb0c09283e432c334bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41acdd00a12f06d4d58c907bb8688eea"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a41acdd00a12f06d4d58c907bb8688eea">rx_fdq1_qnum</a></td></tr>
<tr class="separator:a41acdd00a12f06d4d58c907bb8688eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab157546ffec5e3c2fd7478d927339f8"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#aab157546ffec5e3c2fd7478d927339f8">rx_fdq2_qnum</a></td></tr>
<tr class="separator:aab157546ffec5e3c2fd7478d927339f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af14e16953e3b6de77c8d55c50262b6c1"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#af14e16953e3b6de77c8d55c50262b6c1">rx_fdq3_qnum</a></td></tr>
<tr class="separator:af14e16953e3b6de77c8d55c50262b6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a404c946a5d23f3e74639644d3a06ca83"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a404c946a5d23f3e74639644d3a06ca83">rx_ps_location</a></td></tr>
<tr class="separator:a404c946a5d23f3e74639644d3a06ca83"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="afe001db76407e7b503b1a2dc916c0c52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe001db76407e7b503b1a2dc916c0c52">&#9670;&nbsp;</a></span>hdr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structtisci__header.html">tisci_header</a> tisci_msg_rm_udmap_flow_cfg_req::hdr</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0de420532552f14e590b280490a252a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0de420532552f14e590b280490a252a">&#9670;&nbsp;</a></span>valid_params</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t tisci_msg_rm_udmap_flow_cfg_req::valid_params</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb116c52e7a884a68d31e4fe06b142ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb116c52e7a884a68d31e4fe06b142ee">&#9670;&nbsp;</a></span>nav_id</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_flow_cfg_req::nav_id</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec81fab37ffc1390fa94c412bed1b114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec81fab37ffc1390fa94c412bed1b114">&#9670;&nbsp;</a></span>flow_index</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_flow_cfg_req::flow_index</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50d2435fd8c1027a023c2ef41cdfd16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50d2435fd8c1027a023c2ef41cdfd16e">&#9670;&nbsp;</a></span>rx_einfo_present</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_flow_cfg_req::rx_einfo_present</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c3fae08f63438cb0a073ead24bc5916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c3fae08f63438cb0a073ead24bc5916">&#9670;&nbsp;</a></span>rx_psinfo_present</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_flow_cfg_req::rx_psinfo_present</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af006db4c4e9381fa152cbf1a5cf3a93a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af006db4c4e9381fa152cbf1a5cf3a93a">&#9670;&nbsp;</a></span>rx_error_handling</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_flow_cfg_req::rx_error_handling</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf29a15bc0b68085d9fa6e4d47f0bf78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf29a15bc0b68085d9fa6e4d47f0bf78">&#9670;&nbsp;</a></span>rx_desc_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_flow_cfg_req::rx_desc_type</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63a25d30f6d311459c4fe7696bff485c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63a25d30f6d311459c4fe7696bff485c">&#9670;&nbsp;</a></span>rx_sop_offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_flow_cfg_req::rx_sop_offset</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e43b498a05c4f3e35a8a0bdafc3c886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e43b498a05c4f3e35a8a0bdafc3c886">&#9670;&nbsp;</a></span>rx_dest_qnum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_flow_cfg_req::rx_dest_qnum</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5922c0e0429ab1bc030c68cabd3695f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5922c0e0429ab1bc030c68cabd3695f2">&#9670;&nbsp;</a></span>rx_src_tag_hi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_flow_cfg_req::rx_src_tag_hi</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd9780e48513b7825bdc26edb2d14427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd9780e48513b7825bdc26edb2d14427">&#9670;&nbsp;</a></span>rx_src_tag_lo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_flow_cfg_req::rx_src_tag_lo</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9469c6c7670092a91ef1f13a87f11f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9469c6c7670092a91ef1f13a87f11f2f">&#9670;&nbsp;</a></span>rx_dest_tag_hi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_flow_cfg_req::rx_dest_tag_hi</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0c8b982acd324eed7598306d555e889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0c8b982acd324eed7598306d555e889">&#9670;&nbsp;</a></span>rx_dest_tag_lo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_flow_cfg_req::rx_dest_tag_lo</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd3f3bb2b54326ad87733357462da4dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd3f3bb2b54326ad87733357462da4dd">&#9670;&nbsp;</a></span>rx_src_tag_hi_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_flow_cfg_req::rx_src_tag_hi_sel</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a319feb8df26e4439bb67dba05950754c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a319feb8df26e4439bb67dba05950754c">&#9670;&nbsp;</a></span>rx_src_tag_lo_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_flow_cfg_req::rx_src_tag_lo_sel</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a976cad7120c7c35e7f624579d9073d9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a976cad7120c7c35e7f624579d9073d9b">&#9670;&nbsp;</a></span>rx_dest_tag_hi_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_flow_cfg_req::rx_dest_tag_hi_sel</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e2bd96b4829395a02c0ccfb1dea4782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e2bd96b4829395a02c0ccfb1dea4782">&#9670;&nbsp;</a></span>rx_dest_tag_lo_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_flow_cfg_req::rx_dest_tag_lo_sel</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab63aa3155662cb0c09283e432c334bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab63aa3155662cb0c09283e432c334bc1">&#9670;&nbsp;</a></span>rx_fdq0_sz0_qnum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_flow_cfg_req::rx_fdq0_sz0_qnum</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41acdd00a12f06d4d58c907bb8688eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41acdd00a12f06d4d58c907bb8688eea">&#9670;&nbsp;</a></span>rx_fdq1_qnum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_flow_cfg_req::rx_fdq1_qnum</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab157546ffec5e3c2fd7478d927339f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab157546ffec5e3c2fd7478d927339f8">&#9670;&nbsp;</a></span>rx_fdq2_qnum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_flow_cfg_req::rx_fdq2_qnum</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af14e16953e3b6de77c8d55c50262b6c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af14e16953e3b6de77c8d55c50262b6c1">&#9670;&nbsp;</a></span>rx_fdq3_qnum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_flow_cfg_req::rx_fdq3_qnum</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a404c946a5d23f3e74639644d3a06ca83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a404c946a5d23f3e74639644d3a06ca83">&#9670;&nbsp;</a></span>rx_ps_location</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_flow_cfg_req::rx_ps_location</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html">tisci_msg_rm_udmap_flow_cfg_req</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
