
// Core RTL

+incdir+${COMMON_RTL}/axi4
${COMMON_RTL}/axi4/axi4_if.sv
${UNITS}/axi4_sram/axi4_sram.sv
${UNITS}/axi4_sram/axi4_sram_top.sv

${COMMON_RTL}/memory/generic_sram_byte_en_if.sv
${COMMON_RTL}/memory/generic_sram_byte_en_w.sv
${UNITS}/axi4_sram_bridges/axi4_generic_byte_en_sram_bridge.sv

