
I2C_Playground_N32G031.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046a4  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08004760  08004760  00005760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048b0  080048b0  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  080048b0  080048b0  000058b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080048b8  080048b8  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048b8  080048b8  000058b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080048bc  080048bc  000058bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  080048c0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b8  2000005c  0800491c  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000314  0800491c  00006314  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f1a9  00000000  00000000  00006084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000242e  00000000  00000000  0001522d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b78  00000000  00000000  00017660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008d7  00000000  00000000  000181d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000174ed  00000000  00000000  00018aaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000110af  00000000  00000000  0002ff9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008be5f  00000000  00000000  0004104b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cceaa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d10  00000000  00000000  000ccef0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  000cfc00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000005c 	.word	0x2000005c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004748 	.word	0x08004748

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000060 	.word	0x20000060
 8000100:	08004748 	.word	0x08004748

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			@ (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	0008      	movs	r0, r1
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	@ (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	@ (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			@ (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			@ (mov r8, r8)

08000270 <__udivmoddi4>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	4657      	mov	r7, sl
 8000274:	464e      	mov	r6, r9
 8000276:	4645      	mov	r5, r8
 8000278:	46de      	mov	lr, fp
 800027a:	b5e0      	push	{r5, r6, r7, lr}
 800027c:	0004      	movs	r4, r0
 800027e:	000d      	movs	r5, r1
 8000280:	4692      	mov	sl, r2
 8000282:	4699      	mov	r9, r3
 8000284:	b083      	sub	sp, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d830      	bhi.n	80002ec <__udivmoddi4+0x7c>
 800028a:	d02d      	beq.n	80002e8 <__udivmoddi4+0x78>
 800028c:	4649      	mov	r1, r9
 800028e:	4650      	mov	r0, sl
 8000290:	f000 fa82 	bl	8000798 <__clzdi2>
 8000294:	0029      	movs	r1, r5
 8000296:	0006      	movs	r6, r0
 8000298:	0020      	movs	r0, r4
 800029a:	f000 fa7d 	bl	8000798 <__clzdi2>
 800029e:	1a33      	subs	r3, r6, r0
 80002a0:	4698      	mov	r8, r3
 80002a2:	3b20      	subs	r3, #32
 80002a4:	d434      	bmi.n	8000310 <__udivmoddi4+0xa0>
 80002a6:	469b      	mov	fp, r3
 80002a8:	4653      	mov	r3, sl
 80002aa:	465a      	mov	r2, fp
 80002ac:	4093      	lsls	r3, r2
 80002ae:	4642      	mov	r2, r8
 80002b0:	001f      	movs	r7, r3
 80002b2:	4653      	mov	r3, sl
 80002b4:	4093      	lsls	r3, r2
 80002b6:	001e      	movs	r6, r3
 80002b8:	42af      	cmp	r7, r5
 80002ba:	d83b      	bhi.n	8000334 <__udivmoddi4+0xc4>
 80002bc:	42af      	cmp	r7, r5
 80002be:	d100      	bne.n	80002c2 <__udivmoddi4+0x52>
 80002c0:	e079      	b.n	80003b6 <__udivmoddi4+0x146>
 80002c2:	465b      	mov	r3, fp
 80002c4:	1ba4      	subs	r4, r4, r6
 80002c6:	41bd      	sbcs	r5, r7
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	da00      	bge.n	80002ce <__udivmoddi4+0x5e>
 80002cc:	e076      	b.n	80003bc <__udivmoddi4+0x14c>
 80002ce:	2200      	movs	r2, #0
 80002d0:	2300      	movs	r3, #0
 80002d2:	9200      	str	r2, [sp, #0]
 80002d4:	9301      	str	r3, [sp, #4]
 80002d6:	2301      	movs	r3, #1
 80002d8:	465a      	mov	r2, fp
 80002da:	4093      	lsls	r3, r2
 80002dc:	9301      	str	r3, [sp, #4]
 80002de:	2301      	movs	r3, #1
 80002e0:	4642      	mov	r2, r8
 80002e2:	4093      	lsls	r3, r2
 80002e4:	9300      	str	r3, [sp, #0]
 80002e6:	e029      	b.n	800033c <__udivmoddi4+0xcc>
 80002e8:	4282      	cmp	r2, r0
 80002ea:	d9cf      	bls.n	800028c <__udivmoddi4+0x1c>
 80002ec:	2200      	movs	r2, #0
 80002ee:	2300      	movs	r3, #0
 80002f0:	9200      	str	r2, [sp, #0]
 80002f2:	9301      	str	r3, [sp, #4]
 80002f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <__udivmoddi4+0x8e>
 80002fa:	601c      	str	r4, [r3, #0]
 80002fc:	605d      	str	r5, [r3, #4]
 80002fe:	9800      	ldr	r0, [sp, #0]
 8000300:	9901      	ldr	r1, [sp, #4]
 8000302:	b003      	add	sp, #12
 8000304:	bcf0      	pop	{r4, r5, r6, r7}
 8000306:	46bb      	mov	fp, r7
 8000308:	46b2      	mov	sl, r6
 800030a:	46a9      	mov	r9, r5
 800030c:	46a0      	mov	r8, r4
 800030e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000310:	4642      	mov	r2, r8
 8000312:	469b      	mov	fp, r3
 8000314:	2320      	movs	r3, #32
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	4652      	mov	r2, sl
 800031a:	40da      	lsrs	r2, r3
 800031c:	4641      	mov	r1, r8
 800031e:	0013      	movs	r3, r2
 8000320:	464a      	mov	r2, r9
 8000322:	408a      	lsls	r2, r1
 8000324:	0017      	movs	r7, r2
 8000326:	4642      	mov	r2, r8
 8000328:	431f      	orrs	r7, r3
 800032a:	4653      	mov	r3, sl
 800032c:	4093      	lsls	r3, r2
 800032e:	001e      	movs	r6, r3
 8000330:	42af      	cmp	r7, r5
 8000332:	d9c3      	bls.n	80002bc <__udivmoddi4+0x4c>
 8000334:	2200      	movs	r2, #0
 8000336:	2300      	movs	r3, #0
 8000338:	9200      	str	r2, [sp, #0]
 800033a:	9301      	str	r3, [sp, #4]
 800033c:	4643      	mov	r3, r8
 800033e:	2b00      	cmp	r3, #0
 8000340:	d0d8      	beq.n	80002f4 <__udivmoddi4+0x84>
 8000342:	07fb      	lsls	r3, r7, #31
 8000344:	0872      	lsrs	r2, r6, #1
 8000346:	431a      	orrs	r2, r3
 8000348:	4646      	mov	r6, r8
 800034a:	087b      	lsrs	r3, r7, #1
 800034c:	e00e      	b.n	800036c <__udivmoddi4+0xfc>
 800034e:	42ab      	cmp	r3, r5
 8000350:	d101      	bne.n	8000356 <__udivmoddi4+0xe6>
 8000352:	42a2      	cmp	r2, r4
 8000354:	d80c      	bhi.n	8000370 <__udivmoddi4+0x100>
 8000356:	1aa4      	subs	r4, r4, r2
 8000358:	419d      	sbcs	r5, r3
 800035a:	2001      	movs	r0, #1
 800035c:	1924      	adds	r4, r4, r4
 800035e:	416d      	adcs	r5, r5
 8000360:	2100      	movs	r1, #0
 8000362:	3e01      	subs	r6, #1
 8000364:	1824      	adds	r4, r4, r0
 8000366:	414d      	adcs	r5, r1
 8000368:	2e00      	cmp	r6, #0
 800036a:	d006      	beq.n	800037a <__udivmoddi4+0x10a>
 800036c:	42ab      	cmp	r3, r5
 800036e:	d9ee      	bls.n	800034e <__udivmoddi4+0xde>
 8000370:	3e01      	subs	r6, #1
 8000372:	1924      	adds	r4, r4, r4
 8000374:	416d      	adcs	r5, r5
 8000376:	2e00      	cmp	r6, #0
 8000378:	d1f8      	bne.n	800036c <__udivmoddi4+0xfc>
 800037a:	9800      	ldr	r0, [sp, #0]
 800037c:	9901      	ldr	r1, [sp, #4]
 800037e:	465b      	mov	r3, fp
 8000380:	1900      	adds	r0, r0, r4
 8000382:	4169      	adcs	r1, r5
 8000384:	2b00      	cmp	r3, #0
 8000386:	db24      	blt.n	80003d2 <__udivmoddi4+0x162>
 8000388:	002b      	movs	r3, r5
 800038a:	465a      	mov	r2, fp
 800038c:	4644      	mov	r4, r8
 800038e:	40d3      	lsrs	r3, r2
 8000390:	002a      	movs	r2, r5
 8000392:	40e2      	lsrs	r2, r4
 8000394:	001c      	movs	r4, r3
 8000396:	465b      	mov	r3, fp
 8000398:	0015      	movs	r5, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	db2a      	blt.n	80003f4 <__udivmoddi4+0x184>
 800039e:	0026      	movs	r6, r4
 80003a0:	409e      	lsls	r6, r3
 80003a2:	0033      	movs	r3, r6
 80003a4:	0026      	movs	r6, r4
 80003a6:	4647      	mov	r7, r8
 80003a8:	40be      	lsls	r6, r7
 80003aa:	0032      	movs	r2, r6
 80003ac:	1a80      	subs	r0, r0, r2
 80003ae:	4199      	sbcs	r1, r3
 80003b0:	9000      	str	r0, [sp, #0]
 80003b2:	9101      	str	r1, [sp, #4]
 80003b4:	e79e      	b.n	80002f4 <__udivmoddi4+0x84>
 80003b6:	42a3      	cmp	r3, r4
 80003b8:	d8bc      	bhi.n	8000334 <__udivmoddi4+0xc4>
 80003ba:	e782      	b.n	80002c2 <__udivmoddi4+0x52>
 80003bc:	4642      	mov	r2, r8
 80003be:	2320      	movs	r3, #32
 80003c0:	2100      	movs	r1, #0
 80003c2:	1a9b      	subs	r3, r3, r2
 80003c4:	2200      	movs	r2, #0
 80003c6:	9100      	str	r1, [sp, #0]
 80003c8:	9201      	str	r2, [sp, #4]
 80003ca:	2201      	movs	r2, #1
 80003cc:	40da      	lsrs	r2, r3
 80003ce:	9201      	str	r2, [sp, #4]
 80003d0:	e785      	b.n	80002de <__udivmoddi4+0x6e>
 80003d2:	4642      	mov	r2, r8
 80003d4:	2320      	movs	r3, #32
 80003d6:	1a9b      	subs	r3, r3, r2
 80003d8:	002a      	movs	r2, r5
 80003da:	4646      	mov	r6, r8
 80003dc:	409a      	lsls	r2, r3
 80003de:	0023      	movs	r3, r4
 80003e0:	40f3      	lsrs	r3, r6
 80003e2:	4644      	mov	r4, r8
 80003e4:	4313      	orrs	r3, r2
 80003e6:	002a      	movs	r2, r5
 80003e8:	40e2      	lsrs	r2, r4
 80003ea:	001c      	movs	r4, r3
 80003ec:	465b      	mov	r3, fp
 80003ee:	0015      	movs	r5, r2
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	dad4      	bge.n	800039e <__udivmoddi4+0x12e>
 80003f4:	4642      	mov	r2, r8
 80003f6:	002f      	movs	r7, r5
 80003f8:	2320      	movs	r3, #32
 80003fa:	0026      	movs	r6, r4
 80003fc:	4097      	lsls	r7, r2
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	40de      	lsrs	r6, r3
 8000402:	003b      	movs	r3, r7
 8000404:	4333      	orrs	r3, r6
 8000406:	e7cd      	b.n	80003a4 <__udivmoddi4+0x134>

08000408 <__aeabi_fmul>:
 8000408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800040a:	464f      	mov	r7, r9
 800040c:	4646      	mov	r6, r8
 800040e:	46d6      	mov	lr, sl
 8000410:	0243      	lsls	r3, r0, #9
 8000412:	0a5b      	lsrs	r3, r3, #9
 8000414:	0045      	lsls	r5, r0, #1
 8000416:	b5c0      	push	{r6, r7, lr}
 8000418:	4699      	mov	r9, r3
 800041a:	1c0f      	adds	r7, r1, #0
 800041c:	0e2d      	lsrs	r5, r5, #24
 800041e:	0fc6      	lsrs	r6, r0, #31
 8000420:	2d00      	cmp	r5, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_fmul+0x1e>
 8000424:	e088      	b.n	8000538 <__aeabi_fmul+0x130>
 8000426:	2dff      	cmp	r5, #255	@ 0xff
 8000428:	d100      	bne.n	800042c <__aeabi_fmul+0x24>
 800042a:	e08d      	b.n	8000548 <__aeabi_fmul+0x140>
 800042c:	2280      	movs	r2, #128	@ 0x80
 800042e:	00db      	lsls	r3, r3, #3
 8000430:	04d2      	lsls	r2, r2, #19
 8000432:	431a      	orrs	r2, r3
 8000434:	2300      	movs	r3, #0
 8000436:	4691      	mov	r9, r2
 8000438:	4698      	mov	r8, r3
 800043a:	469a      	mov	sl, r3
 800043c:	3d7f      	subs	r5, #127	@ 0x7f
 800043e:	027c      	lsls	r4, r7, #9
 8000440:	007b      	lsls	r3, r7, #1
 8000442:	0a64      	lsrs	r4, r4, #9
 8000444:	0e1b      	lsrs	r3, r3, #24
 8000446:	0fff      	lsrs	r7, r7, #31
 8000448:	2b00      	cmp	r3, #0
 800044a:	d068      	beq.n	800051e <__aeabi_fmul+0x116>
 800044c:	2bff      	cmp	r3, #255	@ 0xff
 800044e:	d021      	beq.n	8000494 <__aeabi_fmul+0x8c>
 8000450:	2280      	movs	r2, #128	@ 0x80
 8000452:	00e4      	lsls	r4, r4, #3
 8000454:	04d2      	lsls	r2, r2, #19
 8000456:	4314      	orrs	r4, r2
 8000458:	4642      	mov	r2, r8
 800045a:	3b7f      	subs	r3, #127	@ 0x7f
 800045c:	195b      	adds	r3, r3, r5
 800045e:	2100      	movs	r1, #0
 8000460:	1c5d      	adds	r5, r3, #1
 8000462:	2a0a      	cmp	r2, #10
 8000464:	dc2e      	bgt.n	80004c4 <__aeabi_fmul+0xbc>
 8000466:	407e      	eors	r6, r7
 8000468:	4642      	mov	r2, r8
 800046a:	2a02      	cmp	r2, #2
 800046c:	dc23      	bgt.n	80004b6 <__aeabi_fmul+0xae>
 800046e:	3a01      	subs	r2, #1
 8000470:	2a01      	cmp	r2, #1
 8000472:	d900      	bls.n	8000476 <__aeabi_fmul+0x6e>
 8000474:	e0bd      	b.n	80005f2 <__aeabi_fmul+0x1ea>
 8000476:	2902      	cmp	r1, #2
 8000478:	d06e      	beq.n	8000558 <__aeabi_fmul+0x150>
 800047a:	2901      	cmp	r1, #1
 800047c:	d12c      	bne.n	80004d8 <__aeabi_fmul+0xd0>
 800047e:	2000      	movs	r0, #0
 8000480:	2200      	movs	r2, #0
 8000482:	05c0      	lsls	r0, r0, #23
 8000484:	07f6      	lsls	r6, r6, #31
 8000486:	4310      	orrs	r0, r2
 8000488:	4330      	orrs	r0, r6
 800048a:	bce0      	pop	{r5, r6, r7}
 800048c:	46ba      	mov	sl, r7
 800048e:	46b1      	mov	r9, r6
 8000490:	46a8      	mov	r8, r5
 8000492:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000494:	002b      	movs	r3, r5
 8000496:	33ff      	adds	r3, #255	@ 0xff
 8000498:	2c00      	cmp	r4, #0
 800049a:	d065      	beq.n	8000568 <__aeabi_fmul+0x160>
 800049c:	2203      	movs	r2, #3
 800049e:	4641      	mov	r1, r8
 80004a0:	4311      	orrs	r1, r2
 80004a2:	0032      	movs	r2, r6
 80004a4:	3501      	adds	r5, #1
 80004a6:	4688      	mov	r8, r1
 80004a8:	407a      	eors	r2, r7
 80004aa:	35ff      	adds	r5, #255	@ 0xff
 80004ac:	290a      	cmp	r1, #10
 80004ae:	dd00      	ble.n	80004b2 <__aeabi_fmul+0xaa>
 80004b0:	e0d8      	b.n	8000664 <__aeabi_fmul+0x25c>
 80004b2:	0016      	movs	r6, r2
 80004b4:	2103      	movs	r1, #3
 80004b6:	4640      	mov	r0, r8
 80004b8:	2201      	movs	r2, #1
 80004ba:	4082      	lsls	r2, r0
 80004bc:	20a6      	movs	r0, #166	@ 0xa6
 80004be:	00c0      	lsls	r0, r0, #3
 80004c0:	4202      	tst	r2, r0
 80004c2:	d020      	beq.n	8000506 <__aeabi_fmul+0xfe>
 80004c4:	4653      	mov	r3, sl
 80004c6:	2b02      	cmp	r3, #2
 80004c8:	d046      	beq.n	8000558 <__aeabi_fmul+0x150>
 80004ca:	2b03      	cmp	r3, #3
 80004cc:	d100      	bne.n	80004d0 <__aeabi_fmul+0xc8>
 80004ce:	e0bb      	b.n	8000648 <__aeabi_fmul+0x240>
 80004d0:	4651      	mov	r1, sl
 80004d2:	464c      	mov	r4, r9
 80004d4:	2901      	cmp	r1, #1
 80004d6:	d0d2      	beq.n	800047e <__aeabi_fmul+0x76>
 80004d8:	002b      	movs	r3, r5
 80004da:	337f      	adds	r3, #127	@ 0x7f
 80004dc:	2b00      	cmp	r3, #0
 80004de:	dd70      	ble.n	80005c2 <__aeabi_fmul+0x1ba>
 80004e0:	0762      	lsls	r2, r4, #29
 80004e2:	d004      	beq.n	80004ee <__aeabi_fmul+0xe6>
 80004e4:	220f      	movs	r2, #15
 80004e6:	4022      	ands	r2, r4
 80004e8:	2a04      	cmp	r2, #4
 80004ea:	d000      	beq.n	80004ee <__aeabi_fmul+0xe6>
 80004ec:	3404      	adds	r4, #4
 80004ee:	0122      	lsls	r2, r4, #4
 80004f0:	d503      	bpl.n	80004fa <__aeabi_fmul+0xf2>
 80004f2:	4b63      	ldr	r3, [pc, #396]	@ (8000680 <__aeabi_fmul+0x278>)
 80004f4:	401c      	ands	r4, r3
 80004f6:	002b      	movs	r3, r5
 80004f8:	3380      	adds	r3, #128	@ 0x80
 80004fa:	2bfe      	cmp	r3, #254	@ 0xfe
 80004fc:	dc2c      	bgt.n	8000558 <__aeabi_fmul+0x150>
 80004fe:	01a2      	lsls	r2, r4, #6
 8000500:	0a52      	lsrs	r2, r2, #9
 8000502:	b2d8      	uxtb	r0, r3
 8000504:	e7bd      	b.n	8000482 <__aeabi_fmul+0x7a>
 8000506:	2090      	movs	r0, #144	@ 0x90
 8000508:	0080      	lsls	r0, r0, #2
 800050a:	4202      	tst	r2, r0
 800050c:	d127      	bne.n	800055e <__aeabi_fmul+0x156>
 800050e:	38b9      	subs	r0, #185	@ 0xb9
 8000510:	38ff      	subs	r0, #255	@ 0xff
 8000512:	4210      	tst	r0, r2
 8000514:	d06d      	beq.n	80005f2 <__aeabi_fmul+0x1ea>
 8000516:	003e      	movs	r6, r7
 8000518:	46a1      	mov	r9, r4
 800051a:	468a      	mov	sl, r1
 800051c:	e7d2      	b.n	80004c4 <__aeabi_fmul+0xbc>
 800051e:	2c00      	cmp	r4, #0
 8000520:	d141      	bne.n	80005a6 <__aeabi_fmul+0x19e>
 8000522:	2301      	movs	r3, #1
 8000524:	4642      	mov	r2, r8
 8000526:	431a      	orrs	r2, r3
 8000528:	4690      	mov	r8, r2
 800052a:	002b      	movs	r3, r5
 800052c:	4642      	mov	r2, r8
 800052e:	2101      	movs	r1, #1
 8000530:	1c5d      	adds	r5, r3, #1
 8000532:	2a0a      	cmp	r2, #10
 8000534:	dd97      	ble.n	8000466 <__aeabi_fmul+0x5e>
 8000536:	e7c5      	b.n	80004c4 <__aeabi_fmul+0xbc>
 8000538:	2b00      	cmp	r3, #0
 800053a:	d126      	bne.n	800058a <__aeabi_fmul+0x182>
 800053c:	2304      	movs	r3, #4
 800053e:	4698      	mov	r8, r3
 8000540:	3b03      	subs	r3, #3
 8000542:	2500      	movs	r5, #0
 8000544:	469a      	mov	sl, r3
 8000546:	e77a      	b.n	800043e <__aeabi_fmul+0x36>
 8000548:	2b00      	cmp	r3, #0
 800054a:	d118      	bne.n	800057e <__aeabi_fmul+0x176>
 800054c:	2308      	movs	r3, #8
 800054e:	4698      	mov	r8, r3
 8000550:	3b06      	subs	r3, #6
 8000552:	25ff      	movs	r5, #255	@ 0xff
 8000554:	469a      	mov	sl, r3
 8000556:	e772      	b.n	800043e <__aeabi_fmul+0x36>
 8000558:	20ff      	movs	r0, #255	@ 0xff
 800055a:	2200      	movs	r2, #0
 800055c:	e791      	b.n	8000482 <__aeabi_fmul+0x7a>
 800055e:	2280      	movs	r2, #128	@ 0x80
 8000560:	2600      	movs	r6, #0
 8000562:	20ff      	movs	r0, #255	@ 0xff
 8000564:	03d2      	lsls	r2, r2, #15
 8000566:	e78c      	b.n	8000482 <__aeabi_fmul+0x7a>
 8000568:	4641      	mov	r1, r8
 800056a:	2202      	movs	r2, #2
 800056c:	3501      	adds	r5, #1
 800056e:	4311      	orrs	r1, r2
 8000570:	4688      	mov	r8, r1
 8000572:	35ff      	adds	r5, #255	@ 0xff
 8000574:	290a      	cmp	r1, #10
 8000576:	dca5      	bgt.n	80004c4 <__aeabi_fmul+0xbc>
 8000578:	2102      	movs	r1, #2
 800057a:	407e      	eors	r6, r7
 800057c:	e774      	b.n	8000468 <__aeabi_fmul+0x60>
 800057e:	230c      	movs	r3, #12
 8000580:	4698      	mov	r8, r3
 8000582:	3b09      	subs	r3, #9
 8000584:	25ff      	movs	r5, #255	@ 0xff
 8000586:	469a      	mov	sl, r3
 8000588:	e759      	b.n	800043e <__aeabi_fmul+0x36>
 800058a:	0018      	movs	r0, r3
 800058c:	f000 f8e6 	bl	800075c <__clzsi2>
 8000590:	464a      	mov	r2, r9
 8000592:	1f43      	subs	r3, r0, #5
 8000594:	2576      	movs	r5, #118	@ 0x76
 8000596:	409a      	lsls	r2, r3
 8000598:	2300      	movs	r3, #0
 800059a:	426d      	negs	r5, r5
 800059c:	4691      	mov	r9, r2
 800059e:	4698      	mov	r8, r3
 80005a0:	469a      	mov	sl, r3
 80005a2:	1a2d      	subs	r5, r5, r0
 80005a4:	e74b      	b.n	800043e <__aeabi_fmul+0x36>
 80005a6:	0020      	movs	r0, r4
 80005a8:	f000 f8d8 	bl	800075c <__clzsi2>
 80005ac:	4642      	mov	r2, r8
 80005ae:	1f43      	subs	r3, r0, #5
 80005b0:	409c      	lsls	r4, r3
 80005b2:	1a2b      	subs	r3, r5, r0
 80005b4:	3b76      	subs	r3, #118	@ 0x76
 80005b6:	2100      	movs	r1, #0
 80005b8:	1c5d      	adds	r5, r3, #1
 80005ba:	2a0a      	cmp	r2, #10
 80005bc:	dc00      	bgt.n	80005c0 <__aeabi_fmul+0x1b8>
 80005be:	e752      	b.n	8000466 <__aeabi_fmul+0x5e>
 80005c0:	e780      	b.n	80004c4 <__aeabi_fmul+0xbc>
 80005c2:	2201      	movs	r2, #1
 80005c4:	1ad3      	subs	r3, r2, r3
 80005c6:	2b1b      	cmp	r3, #27
 80005c8:	dd00      	ble.n	80005cc <__aeabi_fmul+0x1c4>
 80005ca:	e758      	b.n	800047e <__aeabi_fmul+0x76>
 80005cc:	359e      	adds	r5, #158	@ 0x9e
 80005ce:	0022      	movs	r2, r4
 80005d0:	40ac      	lsls	r4, r5
 80005d2:	40da      	lsrs	r2, r3
 80005d4:	1e63      	subs	r3, r4, #1
 80005d6:	419c      	sbcs	r4, r3
 80005d8:	4322      	orrs	r2, r4
 80005da:	0753      	lsls	r3, r2, #29
 80005dc:	d004      	beq.n	80005e8 <__aeabi_fmul+0x1e0>
 80005de:	230f      	movs	r3, #15
 80005e0:	4013      	ands	r3, r2
 80005e2:	2b04      	cmp	r3, #4
 80005e4:	d000      	beq.n	80005e8 <__aeabi_fmul+0x1e0>
 80005e6:	3204      	adds	r2, #4
 80005e8:	0153      	lsls	r3, r2, #5
 80005ea:	d537      	bpl.n	800065c <__aeabi_fmul+0x254>
 80005ec:	2001      	movs	r0, #1
 80005ee:	2200      	movs	r2, #0
 80005f0:	e747      	b.n	8000482 <__aeabi_fmul+0x7a>
 80005f2:	0c21      	lsrs	r1, r4, #16
 80005f4:	464a      	mov	r2, r9
 80005f6:	0424      	lsls	r4, r4, #16
 80005f8:	0c24      	lsrs	r4, r4, #16
 80005fa:	0027      	movs	r7, r4
 80005fc:	0c10      	lsrs	r0, r2, #16
 80005fe:	0412      	lsls	r2, r2, #16
 8000600:	0c12      	lsrs	r2, r2, #16
 8000602:	4344      	muls	r4, r0
 8000604:	4357      	muls	r7, r2
 8000606:	4348      	muls	r0, r1
 8000608:	4351      	muls	r1, r2
 800060a:	0c3a      	lsrs	r2, r7, #16
 800060c:	1909      	adds	r1, r1, r4
 800060e:	1852      	adds	r2, r2, r1
 8000610:	4294      	cmp	r4, r2
 8000612:	d903      	bls.n	800061c <__aeabi_fmul+0x214>
 8000614:	2180      	movs	r1, #128	@ 0x80
 8000616:	0249      	lsls	r1, r1, #9
 8000618:	468c      	mov	ip, r1
 800061a:	4460      	add	r0, ip
 800061c:	043f      	lsls	r7, r7, #16
 800061e:	0411      	lsls	r1, r2, #16
 8000620:	0c3f      	lsrs	r7, r7, #16
 8000622:	19c9      	adds	r1, r1, r7
 8000624:	018c      	lsls	r4, r1, #6
 8000626:	1e67      	subs	r7, r4, #1
 8000628:	41bc      	sbcs	r4, r7
 800062a:	0c12      	lsrs	r2, r2, #16
 800062c:	0e89      	lsrs	r1, r1, #26
 800062e:	1812      	adds	r2, r2, r0
 8000630:	430c      	orrs	r4, r1
 8000632:	0192      	lsls	r2, r2, #6
 8000634:	4314      	orrs	r4, r2
 8000636:	0112      	lsls	r2, r2, #4
 8000638:	d50e      	bpl.n	8000658 <__aeabi_fmul+0x250>
 800063a:	2301      	movs	r3, #1
 800063c:	0862      	lsrs	r2, r4, #1
 800063e:	401c      	ands	r4, r3
 8000640:	4314      	orrs	r4, r2
 8000642:	e749      	b.n	80004d8 <__aeabi_fmul+0xd0>
 8000644:	003e      	movs	r6, r7
 8000646:	46a1      	mov	r9, r4
 8000648:	2280      	movs	r2, #128	@ 0x80
 800064a:	464b      	mov	r3, r9
 800064c:	03d2      	lsls	r2, r2, #15
 800064e:	431a      	orrs	r2, r3
 8000650:	0252      	lsls	r2, r2, #9
 8000652:	20ff      	movs	r0, #255	@ 0xff
 8000654:	0a52      	lsrs	r2, r2, #9
 8000656:	e714      	b.n	8000482 <__aeabi_fmul+0x7a>
 8000658:	001d      	movs	r5, r3
 800065a:	e73d      	b.n	80004d8 <__aeabi_fmul+0xd0>
 800065c:	0192      	lsls	r2, r2, #6
 800065e:	2000      	movs	r0, #0
 8000660:	0a52      	lsrs	r2, r2, #9
 8000662:	e70e      	b.n	8000482 <__aeabi_fmul+0x7a>
 8000664:	290f      	cmp	r1, #15
 8000666:	d1ed      	bne.n	8000644 <__aeabi_fmul+0x23c>
 8000668:	2280      	movs	r2, #128	@ 0x80
 800066a:	464b      	mov	r3, r9
 800066c:	03d2      	lsls	r2, r2, #15
 800066e:	4213      	tst	r3, r2
 8000670:	d0ea      	beq.n	8000648 <__aeabi_fmul+0x240>
 8000672:	4214      	tst	r4, r2
 8000674:	d1e8      	bne.n	8000648 <__aeabi_fmul+0x240>
 8000676:	003e      	movs	r6, r7
 8000678:	20ff      	movs	r0, #255	@ 0xff
 800067a:	4322      	orrs	r2, r4
 800067c:	e701      	b.n	8000482 <__aeabi_fmul+0x7a>
 800067e:	46c0      	nop			@ (mov r8, r8)
 8000680:	f7ffffff 	.word	0xf7ffffff

08000684 <__aeabi_f2iz>:
 8000684:	0241      	lsls	r1, r0, #9
 8000686:	0042      	lsls	r2, r0, #1
 8000688:	0fc3      	lsrs	r3, r0, #31
 800068a:	0a49      	lsrs	r1, r1, #9
 800068c:	2000      	movs	r0, #0
 800068e:	0e12      	lsrs	r2, r2, #24
 8000690:	2a7e      	cmp	r2, #126	@ 0x7e
 8000692:	dd03      	ble.n	800069c <__aeabi_f2iz+0x18>
 8000694:	2a9d      	cmp	r2, #157	@ 0x9d
 8000696:	dd02      	ble.n	800069e <__aeabi_f2iz+0x1a>
 8000698:	4a09      	ldr	r2, [pc, #36]	@ (80006c0 <__aeabi_f2iz+0x3c>)
 800069a:	1898      	adds	r0, r3, r2
 800069c:	4770      	bx	lr
 800069e:	2080      	movs	r0, #128	@ 0x80
 80006a0:	0400      	lsls	r0, r0, #16
 80006a2:	4301      	orrs	r1, r0
 80006a4:	2a95      	cmp	r2, #149	@ 0x95
 80006a6:	dc07      	bgt.n	80006b8 <__aeabi_f2iz+0x34>
 80006a8:	2096      	movs	r0, #150	@ 0x96
 80006aa:	1a82      	subs	r2, r0, r2
 80006ac:	40d1      	lsrs	r1, r2
 80006ae:	4248      	negs	r0, r1
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d1f3      	bne.n	800069c <__aeabi_f2iz+0x18>
 80006b4:	0008      	movs	r0, r1
 80006b6:	e7f1      	b.n	800069c <__aeabi_f2iz+0x18>
 80006b8:	3a96      	subs	r2, #150	@ 0x96
 80006ba:	4091      	lsls	r1, r2
 80006bc:	e7f7      	b.n	80006ae <__aeabi_f2iz+0x2a>
 80006be:	46c0      	nop			@ (mov r8, r8)
 80006c0:	7fffffff 	.word	0x7fffffff

080006c4 <__aeabi_i2f>:
 80006c4:	b570      	push	{r4, r5, r6, lr}
 80006c6:	2800      	cmp	r0, #0
 80006c8:	d013      	beq.n	80006f2 <__aeabi_i2f+0x2e>
 80006ca:	17c3      	asrs	r3, r0, #31
 80006cc:	18c5      	adds	r5, r0, r3
 80006ce:	405d      	eors	r5, r3
 80006d0:	0fc4      	lsrs	r4, r0, #31
 80006d2:	0028      	movs	r0, r5
 80006d4:	f000 f842 	bl	800075c <__clzsi2>
 80006d8:	239e      	movs	r3, #158	@ 0x9e
 80006da:	0001      	movs	r1, r0
 80006dc:	1a1b      	subs	r3, r3, r0
 80006de:	2b96      	cmp	r3, #150	@ 0x96
 80006e0:	dc0f      	bgt.n	8000702 <__aeabi_i2f+0x3e>
 80006e2:	2808      	cmp	r0, #8
 80006e4:	d034      	beq.n	8000750 <__aeabi_i2f+0x8c>
 80006e6:	3908      	subs	r1, #8
 80006e8:	408d      	lsls	r5, r1
 80006ea:	026d      	lsls	r5, r5, #9
 80006ec:	0a6d      	lsrs	r5, r5, #9
 80006ee:	b2d8      	uxtb	r0, r3
 80006f0:	e002      	b.n	80006f8 <__aeabi_i2f+0x34>
 80006f2:	2400      	movs	r4, #0
 80006f4:	2000      	movs	r0, #0
 80006f6:	2500      	movs	r5, #0
 80006f8:	05c0      	lsls	r0, r0, #23
 80006fa:	4328      	orrs	r0, r5
 80006fc:	07e4      	lsls	r4, r4, #31
 80006fe:	4320      	orrs	r0, r4
 8000700:	bd70      	pop	{r4, r5, r6, pc}
 8000702:	2b99      	cmp	r3, #153	@ 0x99
 8000704:	dc16      	bgt.n	8000734 <__aeabi_i2f+0x70>
 8000706:	1f42      	subs	r2, r0, #5
 8000708:	2805      	cmp	r0, #5
 800070a:	d000      	beq.n	800070e <__aeabi_i2f+0x4a>
 800070c:	4095      	lsls	r5, r2
 800070e:	002a      	movs	r2, r5
 8000710:	4811      	ldr	r0, [pc, #68]	@ (8000758 <__aeabi_i2f+0x94>)
 8000712:	4002      	ands	r2, r0
 8000714:	076e      	lsls	r6, r5, #29
 8000716:	d009      	beq.n	800072c <__aeabi_i2f+0x68>
 8000718:	260f      	movs	r6, #15
 800071a:	4035      	ands	r5, r6
 800071c:	2d04      	cmp	r5, #4
 800071e:	d005      	beq.n	800072c <__aeabi_i2f+0x68>
 8000720:	3204      	adds	r2, #4
 8000722:	0155      	lsls	r5, r2, #5
 8000724:	d502      	bpl.n	800072c <__aeabi_i2f+0x68>
 8000726:	239f      	movs	r3, #159	@ 0x9f
 8000728:	4002      	ands	r2, r0
 800072a:	1a5b      	subs	r3, r3, r1
 800072c:	0192      	lsls	r2, r2, #6
 800072e:	0a55      	lsrs	r5, r2, #9
 8000730:	b2d8      	uxtb	r0, r3
 8000732:	e7e1      	b.n	80006f8 <__aeabi_i2f+0x34>
 8000734:	2205      	movs	r2, #5
 8000736:	1a12      	subs	r2, r2, r0
 8000738:	0028      	movs	r0, r5
 800073a:	40d0      	lsrs	r0, r2
 800073c:	0002      	movs	r2, r0
 800073e:	0008      	movs	r0, r1
 8000740:	301b      	adds	r0, #27
 8000742:	4085      	lsls	r5, r0
 8000744:	0028      	movs	r0, r5
 8000746:	1e45      	subs	r5, r0, #1
 8000748:	41a8      	sbcs	r0, r5
 800074a:	4302      	orrs	r2, r0
 800074c:	0015      	movs	r5, r2
 800074e:	e7de      	b.n	800070e <__aeabi_i2f+0x4a>
 8000750:	026d      	lsls	r5, r5, #9
 8000752:	2096      	movs	r0, #150	@ 0x96
 8000754:	0a6d      	lsrs	r5, r5, #9
 8000756:	e7cf      	b.n	80006f8 <__aeabi_i2f+0x34>
 8000758:	fbffffff 	.word	0xfbffffff

0800075c <__clzsi2>:
 800075c:	211c      	movs	r1, #28
 800075e:	2301      	movs	r3, #1
 8000760:	041b      	lsls	r3, r3, #16
 8000762:	4298      	cmp	r0, r3
 8000764:	d301      	bcc.n	800076a <__clzsi2+0xe>
 8000766:	0c00      	lsrs	r0, r0, #16
 8000768:	3910      	subs	r1, #16
 800076a:	0a1b      	lsrs	r3, r3, #8
 800076c:	4298      	cmp	r0, r3
 800076e:	d301      	bcc.n	8000774 <__clzsi2+0x18>
 8000770:	0a00      	lsrs	r0, r0, #8
 8000772:	3908      	subs	r1, #8
 8000774:	091b      	lsrs	r3, r3, #4
 8000776:	4298      	cmp	r0, r3
 8000778:	d301      	bcc.n	800077e <__clzsi2+0x22>
 800077a:	0900      	lsrs	r0, r0, #4
 800077c:	3904      	subs	r1, #4
 800077e:	a202      	add	r2, pc, #8	@ (adr r2, 8000788 <__clzsi2+0x2c>)
 8000780:	5c10      	ldrb	r0, [r2, r0]
 8000782:	1840      	adds	r0, r0, r1
 8000784:	4770      	bx	lr
 8000786:	46c0      	nop			@ (mov r8, r8)
 8000788:	02020304 	.word	0x02020304
 800078c:	01010101 	.word	0x01010101
	...

08000798 <__clzdi2>:
 8000798:	b510      	push	{r4, lr}
 800079a:	2900      	cmp	r1, #0
 800079c:	d103      	bne.n	80007a6 <__clzdi2+0xe>
 800079e:	f7ff ffdd 	bl	800075c <__clzsi2>
 80007a2:	3020      	adds	r0, #32
 80007a4:	e002      	b.n	80007ac <__clzdi2+0x14>
 80007a6:	0008      	movs	r0, r1
 80007a8:	f7ff ffd8 	bl	800075c <__clzsi2>
 80007ac:	bd10      	pop	{r4, pc}
 80007ae:	46c0      	nop			@ (mov r8, r8)

080007b0 <debug_print>:
extern UART_HandleTypeDef huart2;

char tx_buf[TX_BUF_SIZE];

// Use this instead of printf()
void debug_print(char *format, ...) {
 80007b0:	b40f      	push	{r0, r1, r2, r3}
 80007b2:	b580      	push	{r7, lr}
 80007b4:	b082      	sub	sp, #8
 80007b6:	af00      	add	r7, sp, #0
	va_list args;
	va_start(args, format);
 80007b8:	2314      	movs	r3, #20
 80007ba:	18fb      	adds	r3, r7, r3
 80007bc:	603b      	str	r3, [r7, #0]

	uint16_t size = vsnprintf(tx_buf, TX_BUF_SIZE, format, args);
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	693a      	ldr	r2, [r7, #16]
 80007c2:	480a      	ldr	r0, [pc, #40]	@ (80007ec <debug_print+0x3c>)
 80007c4:	2164      	movs	r1, #100	@ 0x64
 80007c6:	f003 fb35 	bl	8003e34 <vsniprintf>
 80007ca:	0002      	movs	r2, r0
 80007cc:	1dbb      	adds	r3, r7, #6
 80007ce:	801a      	strh	r2, [r3, #0]

	//project_print_user_implementation(tx_buf, size);

	HAL_UART_Transmit(&huart2, (uint8_t*) tx_buf, size, 100);
 80007d0:	1dbb      	adds	r3, r7, #6
 80007d2:	881a      	ldrh	r2, [r3, #0]
 80007d4:	4905      	ldr	r1, [pc, #20]	@ (80007ec <debug_print+0x3c>)
 80007d6:	4806      	ldr	r0, [pc, #24]	@ (80007f0 <debug_print+0x40>)
 80007d8:	2364      	movs	r3, #100	@ 0x64
 80007da:	f002 fdaf 	bl	800333c <HAL_UART_Transmit>
}
 80007de:	46c0      	nop			@ (mov r8, r8)
 80007e0:	46bd      	mov	sp, r7
 80007e2:	b002      	add	sp, #8
 80007e4:	bc80      	pop	{r7}
 80007e6:	bc08      	pop	{r3}
 80007e8:	b004      	add	sp, #16
 80007ea:	4718      	bx	r3
 80007ec:	20000078 	.word	0x20000078
 80007f0:	20000130 	.word	0x20000130

080007f4 <LM75_Init>:

	return SUCCESS;
}

ErrorStatus LM75_Init(uint8_t device_addr)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	0002      	movs	r2, r0
 80007fc:	1dfb      	adds	r3, r7, #7
 80007fe:	701a      	strb	r2, [r3, #0]
	if (HAL_I2C_IsDeviceReady(&LM75_I2C_HANDLER, device_addr, 1, 20000) != HAL_OK)
 8000800:	1dfb      	adds	r3, r7, #7
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	b299      	uxth	r1, r3
 8000806:	4b07      	ldr	r3, [pc, #28]	@ (8000824 <LM75_Init+0x30>)
 8000808:	4807      	ldr	r0, [pc, #28]	@ (8000828 <LM75_Init+0x34>)
 800080a:	2201      	movs	r2, #1
 800080c:	f001 fbc8 	bl	8001fa0 <HAL_I2C_IsDeviceReady>
 8000810:	1e03      	subs	r3, r0, #0
 8000812:	d001      	beq.n	8000818 <LM75_Init+0x24>
	{
		// Return error
		return ERROR;
 8000814:	2301      	movs	r3, #1
 8000816:	e000      	b.n	800081a <LM75_Init+0x26>
	}

	return SUCCESS;
 8000818:	2300      	movs	r3, #0
}
 800081a:	0018      	movs	r0, r3
 800081c:	46bd      	mov	sp, r7
 800081e:	b002      	add	sp, #8
 8000820:	bd80      	pop	{r7, pc}
 8000822:	46c0      	nop			@ (mov r8, r8)
 8000824:	00004e20 	.word	0x00004e20
 8000828:	200000dc 	.word	0x200000dc

0800082c <LM75_Poll_Temperature>:

float LM75_Poll_Temperature(uint8_t device_addr)
{
 800082c:	b590      	push	{r4, r7, lr}
 800082e:	b089      	sub	sp, #36	@ 0x24
 8000830:	af02      	add	r7, sp, #8
 8000832:	0002      	movs	r2, r0
 8000834:	1dfb      	adds	r3, r7, #7
 8000836:	701a      	strb	r2, [r3, #0]
	uint8_t buf[5];
	int16_t raw_temperature;
	uint8_t negative;
	float temperature;

	buf[0] = LM75_TEMP_REG;
 8000838:	2408      	movs	r4, #8
 800083a:	193b      	adds	r3, r7, r4
 800083c:	2200      	movs	r2, #0
 800083e:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&LM75_I2C_HANDLER, device_addr, buf, 1, HAL_MAX_DELAY);
 8000840:	1dfb      	adds	r3, r7, #7
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	b299      	uxth	r1, r3
 8000846:	193a      	adds	r2, r7, r4
 8000848:	482b      	ldr	r0, [pc, #172]	@ (80008f8 <LM75_Poll_Temperature+0xcc>)
 800084a:	2301      	movs	r3, #1
 800084c:	425b      	negs	r3, r3
 800084e:	9300      	str	r3, [sp, #0]
 8000850:	2301      	movs	r3, #1
 8000852:	f001 f973 	bl	8001b3c <HAL_I2C_Master_Transmit>

	HAL_I2C_Master_Receive(&LM75_I2C_HANDLER, device_addr, buf, 2, HAL_MAX_DELAY);
 8000856:	1dfb      	adds	r3, r7, #7
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	b299      	uxth	r1, r3
 800085c:	193a      	adds	r2, r7, r4
 800085e:	4826      	ldr	r0, [pc, #152]	@ (80008f8 <LM75_Poll_Temperature+0xcc>)
 8000860:	2301      	movs	r3, #1
 8000862:	425b      	negs	r3, r3
 8000864:	9300      	str	r3, [sp, #0]
 8000866:	2302      	movs	r3, #2
 8000868:	f001 fa92 	bl	8001d90 <HAL_I2C_Master_Receive>

	negative = (buf[0] & 0x80) ? 1 : 0;
 800086c:	193b      	adds	r3, r7, r4
 800086e:	781a      	ldrb	r2, [r3, #0]
 8000870:	2313      	movs	r3, #19
 8000872:	18fb      	adds	r3, r7, r3
 8000874:	09d2      	lsrs	r2, r2, #7
 8000876:	701a      	strb	r2, [r3, #0]
	raw_temperature = (buf[0] << 3) | buf[1] >> 5;
 8000878:	193b      	adds	r3, r7, r4
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	00db      	lsls	r3, r3, #3
 800087e:	b219      	sxth	r1, r3
 8000880:	193b      	adds	r3, r7, r4
 8000882:	785b      	ldrb	r3, [r3, #1]
 8000884:	095b      	lsrs	r3, r3, #5
 8000886:	b2db      	uxtb	r3, r3
 8000888:	b21a      	sxth	r2, r3
 800088a:	2010      	movs	r0, #16
 800088c:	183b      	adds	r3, r7, r0
 800088e:	430a      	orrs	r2, r1
 8000890:	801a      	strh	r2, [r3, #0]

    if ((raw_temperature & 0x0400) != 0)                                                         /* check first bit */
 8000892:	0001      	movs	r1, r0
 8000894:	187b      	adds	r3, r7, r1
 8000896:	881b      	ldrh	r3, [r3, #0]
 8000898:	001a      	movs	r2, r3
 800089a:	2380      	movs	r3, #128	@ 0x80
 800089c:	00db      	lsls	r3, r3, #3
 800089e:	4013      	ands	r3, r2
 80008a0:	d015      	beq.n	80008ce <LM75_Poll_Temperature+0xa2>
    {
        raw_temperature = (raw_temperature) | 0xF800U;                                                        /* set negative part */
 80008a2:	187b      	adds	r3, r7, r1
 80008a4:	881b      	ldrh	r3, [r3, #0]
 80008a6:	4a15      	ldr	r2, [pc, #84]	@ (80008fc <LM75_Poll_Temperature+0xd0>)
 80008a8:	4313      	orrs	r3, r2
 80008aa:	b29a      	uxth	r2, r3
 80008ac:	187b      	adds	r3, r7, r1
 80008ae:	801a      	strh	r2, [r3, #0]
        temperature = (float)(-(~raw_temperature + 1)) * 0.125f;                                          /* if negative set convert temp */
 80008b0:	187b      	adds	r3, r7, r1
 80008b2:	2200      	movs	r2, #0
 80008b4:	5e9b      	ldrsh	r3, [r3, r2]
 80008b6:	0018      	movs	r0, r3
 80008b8:	f7ff ff04 	bl	80006c4 <__aeabi_i2f>
 80008bc:	1c03      	adds	r3, r0, #0
 80008be:	21f8      	movs	r1, #248	@ 0xf8
 80008c0:	0589      	lsls	r1, r1, #22
 80008c2:	1c18      	adds	r0, r3, #0
 80008c4:	f7ff fda0 	bl	8000408 <__aeabi_fmul>
 80008c8:	1c03      	adds	r3, r0, #0
 80008ca:	617b      	str	r3, [r7, #20]
 80008cc:	e00e      	b.n	80008ec <LM75_Poll_Temperature+0xc0>
    }
    else
    {
    	temperature = (float)raw_temperature * 0.125f;                                                    /* if positive set convert temp */
 80008ce:	2310      	movs	r3, #16
 80008d0:	18fb      	adds	r3, r7, r3
 80008d2:	2200      	movs	r2, #0
 80008d4:	5e9b      	ldrsh	r3, [r3, r2]
 80008d6:	0018      	movs	r0, r3
 80008d8:	f7ff fef4 	bl	80006c4 <__aeabi_i2f>
 80008dc:	1c03      	adds	r3, r0, #0
 80008de:	21f8      	movs	r1, #248	@ 0xf8
 80008e0:	0589      	lsls	r1, r1, #22
 80008e2:	1c18      	adds	r0, r3, #0
 80008e4:	f7ff fd90 	bl	8000408 <__aeabi_fmul>
 80008e8:	1c03      	adds	r3, r0, #0
 80008ea:	617b      	str	r3, [r7, #20]
    }

	return temperature;
 80008ec:	697b      	ldr	r3, [r7, #20]
}
 80008ee:	1c18      	adds	r0, r3, #0
 80008f0:	46bd      	mov	sp, r7
 80008f2:	b007      	add	sp, #28
 80008f4:	bd90      	pop	{r4, r7, pc}
 80008f6:	46c0      	nop			@ (mov r8, r8)
 80008f8:	200000dc 	.word	0x200000dc
 80008fc:	fffff800 	.word	0xfffff800

08000900 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000904:	f3bf 8f4f 	dsb	sy
}
 8000908:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800090a:	4b04      	ldr	r3, [pc, #16]	@ (800091c <__NVIC_SystemReset+0x1c>)
 800090c:	4a04      	ldr	r2, [pc, #16]	@ (8000920 <__NVIC_SystemReset+0x20>)
 800090e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000910:	f3bf 8f4f 	dsb	sy
}
 8000914:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000916:	46c0      	nop			@ (mov r8, r8)
 8000918:	e7fd      	b.n	8000916 <__NVIC_SystemReset+0x16>
 800091a:	46c0      	nop			@ (mov r8, r8)
 800091c:	e000ed00 	.word	0xe000ed00
 8000920:	05fa0004 	.word	0x05fa0004

08000924 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000924:	b590      	push	{r4, r7, lr}
 8000926:	b085      	sub	sp, #20
 8000928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	uint8_t address;
	uint8_t error;
	uint8_t led_p0 = 0;
 800092a:	230e      	movs	r3, #14
 800092c:	18fb      	adds	r3, r7, r3
 800092e:	2200      	movs	r2, #0
 8000930:	701a      	strb	r2, [r3, #0]
	uint8_t led_p1 = 0;
 8000932:	230d      	movs	r3, #13
 8000934:	18fb      	adds	r3, r7, r3
 8000936:	2200      	movs	r2, #0
 8000938:	701a      	strb	r2, [r3, #0]
	uint8_t led_p2 = 0;
 800093a:	230c      	movs	r3, #12
 800093c:	18fb      	adds	r3, r7, r3
 800093e:	2200      	movs	r2, #0
 8000940:	701a      	strb	r2, [r3, #0]
	uint8_t led_p3 = 0;
 8000942:	230b      	movs	r3, #11
 8000944:	18fb      	adds	r3, r7, r3
 8000946:	2200      	movs	r2, #0
 8000948:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800094a:	f000 fd55 	bl	80013f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800094e:	f000 f8f9 	bl	8000b44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000952:	f000 f9b3 	bl	8000cbc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000956:	f000 f97d 	bl	8000c54 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 800095a:	f000 f93b 	bl	8000bd4 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

	//vt52 Cursor home
	debug_print("\e[H");
 800095e:	4b6a      	ldr	r3, [pc, #424]	@ (8000b08 <main+0x1e4>)
 8000960:	0018      	movs	r0, r3
 8000962:	f7ff ff25 	bl	80007b0 <debug_print>

	//vt52 Clear Screen
	debug_print("\e[J");
 8000966:	4b69      	ldr	r3, [pc, #420]	@ (8000b0c <main+0x1e8>)
 8000968:	0018      	movs	r0, r3
 800096a:	f7ff ff21 	bl	80007b0 <debug_print>

	//vt52 Turn OFF cursor
	debug_print("\x1b[?25l");
 800096e:	4b68      	ldr	r3, [pc, #416]	@ (8000b10 <main+0x1ec>)
 8000970:	0018      	movs	r0, r3
 8000972:	f7ff ff1d 	bl	80007b0 <debug_print>

	debug_print("K23003 I2C Playground\n\r");
 8000976:	4b67      	ldr	r3, [pc, #412]	@ (8000b14 <main+0x1f0>)
 8000978:	0018      	movs	r0, r3
 800097a:	f7ff ff19 	bl	80007b0 <debug_print>

	for (address = 0; address < 127; address++) {
 800097e:	230f      	movs	r3, #15
 8000980:	18fb      	adds	r3, r7, r3
 8000982:	2200      	movs	r2, #0
 8000984:	701a      	strb	r2, [r3, #0]
 8000986:	e019      	b.n	80009bc <main+0x98>
		if (HAL_I2C_IsDeviceReady(&hi2c2, (uint16_t) (address << 1), 3, 100)
 8000988:	240f      	movs	r4, #15
 800098a:	193b      	adds	r3, r7, r4
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	b29b      	uxth	r3, r3
 8000990:	18db      	adds	r3, r3, r3
 8000992:	b299      	uxth	r1, r3
 8000994:	4860      	ldr	r0, [pc, #384]	@ (8000b18 <main+0x1f4>)
 8000996:	2364      	movs	r3, #100	@ 0x64
 8000998:	2203      	movs	r2, #3
 800099a:	f001 fb01 	bl	8001fa0 <HAL_I2C_IsDeviceReady>
 800099e:	1e03      	subs	r3, r0, #0
 80009a0:	d106      	bne.n	80009b0 <main+0x8c>
				== HAL_OK) {
			debug_print("\n\rI2C Address found: 0x%X", address);
 80009a2:	193b      	adds	r3, r7, r4
 80009a4:	781a      	ldrb	r2, [r3, #0]
 80009a6:	4b5d      	ldr	r3, [pc, #372]	@ (8000b1c <main+0x1f8>)
 80009a8:	0011      	movs	r1, r2
 80009aa:	0018      	movs	r0, r3
 80009ac:	f7ff ff00 	bl	80007b0 <debug_print>
	for (address = 0; address < 127; address++) {
 80009b0:	210f      	movs	r1, #15
 80009b2:	187b      	adds	r3, r7, r1
 80009b4:	781a      	ldrb	r2, [r3, #0]
 80009b6:	187b      	adds	r3, r7, r1
 80009b8:	3201      	adds	r2, #1
 80009ba:	701a      	strb	r2, [r3, #0]
 80009bc:	230f      	movs	r3, #15
 80009be:	18fb      	adds	r3, r7, r3
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	2b7e      	cmp	r3, #126	@ 0x7e
 80009c4:	d9e0      	bls.n	8000988 <main+0x64>
		}
	}

    debug_print("\e[11;0H");
 80009c6:	4b56      	ldr	r3, [pc, #344]	@ (8000b20 <main+0x1fc>)
 80009c8:	0018      	movs	r0, r3
 80009ca:	f7ff fef1 	bl	80007b0 <debug_print>
	debug_print("LM75 Temperature: ");
 80009ce:	4b55      	ldr	r3, [pc, #340]	@ (8000b24 <main+0x200>)
 80009d0:	0018      	movs	r0, r3
 80009d2:	f7ff feed 	bl	80007b0 <debug_print>
    debug_print("\e[12;0H");
 80009d6:	4b54      	ldr	r3, [pc, #336]	@ (8000b28 <main+0x204>)
 80009d8:	0018      	movs	r0, r3
 80009da:	f7ff fee9 	bl	80007b0 <debug_print>
	debug_print("ADC Val. (Count): ");
 80009de:	4b53      	ldr	r3, [pc, #332]	@ (8000b2c <main+0x208>)
 80009e0:	0018      	movs	r0, r3
 80009e2:	f7ff fee5 	bl	80007b0 <debug_print>

	LM75_Init(LM75_ADDR_0);
 80009e6:	2090      	movs	r0, #144	@ 0x90
 80009e8:	f7ff ff04 	bl	80007f4 <LM75_Init>

	TCA9534_Init(TCA9534A_ADDR_0, 0b11110000);
 80009ec:	21f0      	movs	r1, #240	@ 0xf0
 80009ee:	2070      	movs	r0, #112	@ 0x70
 80009f0:	f000 fb92 	bl	8001118 <TCA9534_Init>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (HAL_GPIO_ReadPin(RST_GPIO_Port, RST_Pin) == 0) {
 80009f4:	4b4e      	ldr	r3, [pc, #312]	@ (8000b30 <main+0x20c>)
 80009f6:	2104      	movs	r1, #4
 80009f8:	0018      	movs	r0, r3
 80009fa:	f000 ffbf 	bl	800197c <HAL_GPIO_ReadPin>
 80009fe:	1e03      	subs	r3, r0, #0
 8000a00:	d104      	bne.n	8000a0c <main+0xe8>
			HAL_Delay(100);
 8000a02:	2064      	movs	r0, #100	@ 0x64
 8000a04:	f000 fd7e 	bl	8001504 <HAL_Delay>
			NVIC_SystemReset();
 8000a08:	f7ff ff7a 	bl	8000900 <__NVIC_SystemReset>
		}


		// Readout and print temperature
		temperature = LM75_Poll_Temperature(LM75_ADDR_0);
 8000a0c:	2090      	movs	r0, #144	@ 0x90
 8000a0e:	f7ff ff0d 	bl	800082c <LM75_Poll_Temperature>
 8000a12:	1c03      	adds	r3, r0, #0
 8000a14:	607b      	str	r3, [r7, #4]
		temperature_dec = temperature;
 8000a16:	1cbc      	adds	r4, r7, #2
 8000a18:	6878      	ldr	r0, [r7, #4]
 8000a1a:	f7ff fe33 	bl	8000684 <__aeabi_f2iz>
 8000a1e:	0003      	movs	r3, r0
 8000a20:	8023      	strh	r3, [r4, #0]
	    debug_print("\e[11;20H");
 8000a22:	4b44      	ldr	r3, [pc, #272]	@ (8000b34 <main+0x210>)
 8000a24:	0018      	movs	r0, r3
 8000a26:	f7ff fec3 	bl	80007b0 <debug_print>
		debug_print("%d  ", temperature_dec);
 8000a2a:	1cbb      	adds	r3, r7, #2
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	5e9a      	ldrsh	r2, [r3, r2]
 8000a30:	4b41      	ldr	r3, [pc, #260]	@ (8000b38 <main+0x214>)
 8000a32:	0011      	movs	r1, r2
 8000a34:	0018      	movs	r0, r3
 8000a36:	f7ff febb 	bl	80007b0 <debug_print>

		// Readout ADC
		adc_value = MCP3021_Read_ADC_Counts(MCP3021_ADDR);
 8000a3a:	003c      	movs	r4, r7
 8000a3c:	209a      	movs	r0, #154	@ 0x9a
 8000a3e:	f000 fa05 	bl	8000e4c <MCP3021_Read_ADC_Counts>
 8000a42:	0003      	movs	r3, r0
 8000a44:	8023      	strh	r3, [r4, #0]
	    debug_print("\e[12;20H");
 8000a46:	4b3d      	ldr	r3, [pc, #244]	@ (8000b3c <main+0x218>)
 8000a48:	0018      	movs	r0, r3
 8000a4a:	f7ff feb1 	bl	80007b0 <debug_print>
		debug_print("%d   ", adc_value);
 8000a4e:	003b      	movs	r3, r7
 8000a50:	881a      	ldrh	r2, [r3, #0]
 8000a52:	4b3b      	ldr	r3, [pc, #236]	@ (8000b40 <main+0x21c>)
 8000a54:	0011      	movs	r1, r2
 8000a56:	0018      	movs	r0, r3
 8000a58:	f7ff feaa 	bl	80007b0 <debug_print>

		// IO Expander
		if(Read_INT() == 0)
 8000a5c:	f000 fc54 	bl	8001308 <Read_INT>
 8000a60:	1e03      	subs	r3, r0, #0
 8000a62:	d147      	bne.n	8000af4 <main+0x1d0>
		{
			if(Read_PB_P4() == 0)
 8000a64:	f000 fbfc 	bl	8001260 <Read_PB_P4>
 8000a68:	1e03      	subs	r3, r0, #0
 8000a6a:	d10d      	bne.n	8000a88 <main+0x164>
			{
				led_p0 = !led_p0;
 8000a6c:	210e      	movs	r1, #14
 8000a6e:	187b      	adds	r3, r7, r1
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	425a      	negs	r2, r3
 8000a74:	4153      	adcs	r3, r2
 8000a76:	b2da      	uxtb	r2, r3
 8000a78:	187b      	adds	r3, r7, r1
 8000a7a:	701a      	strb	r2, [r3, #0]

				Write_LED(led_p0, 0);
 8000a7c:	187b      	adds	r3, r7, r1
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	2100      	movs	r1, #0
 8000a82:	0018      	movs	r0, r3
 8000a84:	f000 fc4e 	bl	8001324 <Write_LED>
			}
			if(Read_PB_P5() == 0)
 8000a88:	f000 fbff 	bl	800128a <Read_PB_P5>
 8000a8c:	1e03      	subs	r3, r0, #0
 8000a8e:	d10d      	bne.n	8000aac <main+0x188>
			{
				led_p1 = !led_p1;
 8000a90:	210d      	movs	r1, #13
 8000a92:	187b      	adds	r3, r7, r1
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	425a      	negs	r2, r3
 8000a98:	4153      	adcs	r3, r2
 8000a9a:	b2da      	uxtb	r2, r3
 8000a9c:	187b      	adds	r3, r7, r1
 8000a9e:	701a      	strb	r2, [r3, #0]
				Write_LED(led_p1, 1);
 8000aa0:	187b      	adds	r3, r7, r1
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	2101      	movs	r1, #1
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f000 fc3c 	bl	8001324 <Write_LED>
			}
			if(Read_PB_P6() == 0)
 8000aac:	f000 fc02 	bl	80012b4 <Read_PB_P6>
 8000ab0:	1e03      	subs	r3, r0, #0
 8000ab2:	d10d      	bne.n	8000ad0 <main+0x1ac>
			{
				led_p2 = !led_p2;
 8000ab4:	210c      	movs	r1, #12
 8000ab6:	187b      	adds	r3, r7, r1
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	425a      	negs	r2, r3
 8000abc:	4153      	adcs	r3, r2
 8000abe:	b2da      	uxtb	r2, r3
 8000ac0:	187b      	adds	r3, r7, r1
 8000ac2:	701a      	strb	r2, [r3, #0]
				Write_LED(led_p2, 2);
 8000ac4:	187b      	adds	r3, r7, r1
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	2102      	movs	r1, #2
 8000aca:	0018      	movs	r0, r3
 8000acc:	f000 fc2a 	bl	8001324 <Write_LED>
			}
			if(Read_PB_P7() == 0)
 8000ad0:	f000 fc05 	bl	80012de <Read_PB_P7>
 8000ad4:	1e03      	subs	r3, r0, #0
 8000ad6:	d10d      	bne.n	8000af4 <main+0x1d0>
			{
				led_p3 = !led_p3;
 8000ad8:	210b      	movs	r1, #11
 8000ada:	187b      	adds	r3, r7, r1
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	425a      	negs	r2, r3
 8000ae0:	4153      	adcs	r3, r2
 8000ae2:	b2da      	uxtb	r2, r3
 8000ae4:	187b      	adds	r3, r7, r1
 8000ae6:	701a      	strb	r2, [r3, #0]
				Write_LED(led_p3, 3);
 8000ae8:	187b      	adds	r3, r7, r1
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	2103      	movs	r1, #3
 8000aee:	0018      	movs	r0, r3
 8000af0:	f000 fc18 	bl	8001324 <Write_LED>
			}
		}

		MCP4716_Write_DAC(MCP4716_ADDR_0, adc_value);
 8000af4:	003b      	movs	r3, r7
 8000af6:	881b      	ldrh	r3, [r3, #0]
 8000af8:	0019      	movs	r1, r3
 8000afa:	20c0      	movs	r0, #192	@ 0xc0
 8000afc:	f000 f9d0 	bl	8000ea0 <MCP4716_Write_DAC>

		// Toggle GPIO
		//HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
		HAL_Delay(10);
 8000b00:	200a      	movs	r0, #10
 8000b02:	f000 fcff 	bl	8001504 <HAL_Delay>
		if (HAL_GPIO_ReadPin(RST_GPIO_Port, RST_Pin) == 0) {
 8000b06:	e775      	b.n	80009f4 <main+0xd0>
 8000b08:	08004760 	.word	0x08004760
 8000b0c:	08004764 	.word	0x08004764
 8000b10:	08004768 	.word	0x08004768
 8000b14:	08004770 	.word	0x08004770
 8000b18:	200000dc 	.word	0x200000dc
 8000b1c:	08004788 	.word	0x08004788
 8000b20:	080047a4 	.word	0x080047a4
 8000b24:	080047ac 	.word	0x080047ac
 8000b28:	080047c0 	.word	0x080047c0
 8000b2c:	080047c8 	.word	0x080047c8
 8000b30:	50001400 	.word	0x50001400
 8000b34:	080047dc 	.word	0x080047dc
 8000b38:	080047e8 	.word	0x080047e8
 8000b3c:	080047f0 	.word	0x080047f0
 8000b40:	080047fc 	.word	0x080047fc

08000b44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b44:	b590      	push	{r4, r7, lr}
 8000b46:	b093      	sub	sp, #76	@ 0x4c
 8000b48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b4a:	2410      	movs	r4, #16
 8000b4c:	193b      	adds	r3, r7, r4
 8000b4e:	0018      	movs	r0, r3
 8000b50:	2338      	movs	r3, #56	@ 0x38
 8000b52:	001a      	movs	r2, r3
 8000b54:	2100      	movs	r1, #0
 8000b56:	f003 f979 	bl	8003e4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b5a:	003b      	movs	r3, r7
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	2310      	movs	r3, #16
 8000b60:	001a      	movs	r2, r3
 8000b62:	2100      	movs	r1, #0
 8000b64:	f003 f972 	bl	8003e4c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b68:	2380      	movs	r3, #128	@ 0x80
 8000b6a:	009b      	lsls	r3, r3, #2
 8000b6c:	0018      	movs	r0, r3
 8000b6e:	f001 fe7f 	bl	8002870 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b72:	193b      	adds	r3, r7, r4
 8000b74:	2202      	movs	r2, #2
 8000b76:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b78:	193b      	adds	r3, r7, r4
 8000b7a:	2280      	movs	r2, #128	@ 0x80
 8000b7c:	0052      	lsls	r2, r2, #1
 8000b7e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000b80:	193b      	adds	r3, r7, r4
 8000b82:	2200      	movs	r2, #0
 8000b84:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b86:	193b      	adds	r3, r7, r4
 8000b88:	2240      	movs	r2, #64	@ 0x40
 8000b8a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b8c:	193b      	adds	r3, r7, r4
 8000b8e:	2200      	movs	r2, #0
 8000b90:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b92:	193b      	adds	r3, r7, r4
 8000b94:	0018      	movs	r0, r3
 8000b96:	f001 feb7 	bl	8002908 <HAL_RCC_OscConfig>
 8000b9a:	1e03      	subs	r3, r0, #0
 8000b9c:	d001      	beq.n	8000ba2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000b9e:	f000 f94f 	bl	8000e40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ba2:	003b      	movs	r3, r7
 8000ba4:	2207      	movs	r2, #7
 8000ba6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ba8:	003b      	movs	r3, r7
 8000baa:	2200      	movs	r2, #0
 8000bac:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bae:	003b      	movs	r3, r7
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bb4:	003b      	movs	r3, r7
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000bba:	003b      	movs	r3, r7
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	f002 f9bc 	bl	8002f3c <HAL_RCC_ClockConfig>
 8000bc4:	1e03      	subs	r3, r0, #0
 8000bc6:	d001      	beq.n	8000bcc <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000bc8:	f000 f93a 	bl	8000e40 <Error_Handler>
  }
}
 8000bcc:	46c0      	nop			@ (mov r8, r8)
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	b013      	add	sp, #76	@ 0x4c
 8000bd2:	bd90      	pop	{r4, r7, pc}

08000bd4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000bda:	4a1c      	ldr	r2, [pc, #112]	@ (8000c4c <MX_I2C2_Init+0x78>)
 8000bdc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x0010061A;
 8000bde:	4b1a      	ldr	r3, [pc, #104]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000be0:	4a1b      	ldr	r2, [pc, #108]	@ (8000c50 <MX_I2C2_Init+0x7c>)
 8000be2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000be4:	4b18      	ldr	r3, [pc, #96]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bea:	4b17      	ldr	r3, [pc, #92]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000bec:	2201      	movs	r2, #1
 8000bee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bf0:	4b15      	ldr	r3, [pc, #84]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000bf6:	4b14      	ldr	r3, [pc, #80]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bfc:	4b12      	ldr	r3, [pc, #72]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c02:	4b11      	ldr	r3, [pc, #68]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c08:	4b0f      	ldr	r3, [pc, #60]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000c10:	0018      	movs	r0, r3
 8000c12:	f000 feed 	bl	80019f0 <HAL_I2C_Init>
 8000c16:	1e03      	subs	r3, r0, #0
 8000c18:	d001      	beq.n	8000c1e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000c1a:	f000 f911 	bl	8000e40 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000c20:	2100      	movs	r1, #0
 8000c22:	0018      	movs	r0, r3
 8000c24:	f001 fd8c 	bl	8002740 <HAL_I2CEx_ConfigAnalogFilter>
 8000c28:	1e03      	subs	r3, r0, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000c2c:	f000 f908 	bl	8000e40 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000c30:	4b05      	ldr	r3, [pc, #20]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000c32:	2100      	movs	r1, #0
 8000c34:	0018      	movs	r0, r3
 8000c36:	f001 fdcf 	bl	80027d8 <HAL_I2CEx_ConfigDigitalFilter>
 8000c3a:	1e03      	subs	r3, r0, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000c3e:	f000 f8ff 	bl	8000e40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000c42:	46c0      	nop			@ (mov r8, r8)
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	200000dc 	.word	0x200000dc
 8000c4c:	40005800 	.word	0x40005800
 8000c50:	0010061a 	.word	0x0010061a

08000c54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c58:	4b16      	ldr	r3, [pc, #88]	@ (8000cb4 <MX_USART2_UART_Init+0x60>)
 8000c5a:	4a17      	ldr	r2, [pc, #92]	@ (8000cb8 <MX_USART2_UART_Init+0x64>)
 8000c5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c5e:	4b15      	ldr	r3, [pc, #84]	@ (8000cb4 <MX_USART2_UART_Init+0x60>)
 8000c60:	22e1      	movs	r2, #225	@ 0xe1
 8000c62:	0252      	lsls	r2, r2, #9
 8000c64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c66:	4b13      	ldr	r3, [pc, #76]	@ (8000cb4 <MX_USART2_UART_Init+0x60>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c6c:	4b11      	ldr	r3, [pc, #68]	@ (8000cb4 <MX_USART2_UART_Init+0x60>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c72:	4b10      	ldr	r3, [pc, #64]	@ (8000cb4 <MX_USART2_UART_Init+0x60>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c78:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb4 <MX_USART2_UART_Init+0x60>)
 8000c7a:	220c      	movs	r2, #12
 8000c7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000cb4 <MX_USART2_UART_Init+0x60>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c84:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb4 <MX_USART2_UART_Init+0x60>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb4 <MX_USART2_UART_Init+0x60>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c90:	4b08      	ldr	r3, [pc, #32]	@ (8000cb4 <MX_USART2_UART_Init+0x60>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c96:	4b07      	ldr	r3, [pc, #28]	@ (8000cb4 <MX_USART2_UART_Init+0x60>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c9c:	4b05      	ldr	r3, [pc, #20]	@ (8000cb4 <MX_USART2_UART_Init+0x60>)
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	f002 faf6 	bl	8003290 <HAL_UART_Init>
 8000ca4:	1e03      	subs	r3, r0, #0
 8000ca6:	d001      	beq.n	8000cac <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000ca8:	f000 f8ca 	bl	8000e40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cac:	46c0      	nop			@ (mov r8, r8)
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	46c0      	nop			@ (mov r8, r8)
 8000cb4:	20000130 	.word	0x20000130
 8000cb8:	40004400 	.word	0x40004400

08000cbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cbc:	b590      	push	{r4, r7, lr}
 8000cbe:	b08b      	sub	sp, #44	@ 0x2c
 8000cc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc2:	2414      	movs	r4, #20
 8000cc4:	193b      	adds	r3, r7, r4
 8000cc6:	0018      	movs	r0, r3
 8000cc8:	2314      	movs	r3, #20
 8000cca:	001a      	movs	r2, r3
 8000ccc:	2100      	movs	r1, #0
 8000cce:	f003 f8bd 	bl	8003e4c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cd2:	4b57      	ldr	r3, [pc, #348]	@ (8000e30 <MX_GPIO_Init+0x174>)
 8000cd4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cd6:	4b56      	ldr	r3, [pc, #344]	@ (8000e30 <MX_GPIO_Init+0x174>)
 8000cd8:	2102      	movs	r1, #2
 8000cda:	430a      	orrs	r2, r1
 8000cdc:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cde:	4b54      	ldr	r3, [pc, #336]	@ (8000e30 <MX_GPIO_Init+0x174>)
 8000ce0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ce2:	2202      	movs	r2, #2
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	613b      	str	r3, [r7, #16]
 8000ce8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cea:	4b51      	ldr	r3, [pc, #324]	@ (8000e30 <MX_GPIO_Init+0x174>)
 8000cec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cee:	4b50      	ldr	r3, [pc, #320]	@ (8000e30 <MX_GPIO_Init+0x174>)
 8000cf0:	2104      	movs	r1, #4
 8000cf2:	430a      	orrs	r2, r1
 8000cf4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cf6:	4b4e      	ldr	r3, [pc, #312]	@ (8000e30 <MX_GPIO_Init+0x174>)
 8000cf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cfa:	2204      	movs	r2, #4
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	60fb      	str	r3, [r7, #12]
 8000d00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d02:	4b4b      	ldr	r3, [pc, #300]	@ (8000e30 <MX_GPIO_Init+0x174>)
 8000d04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d06:	4b4a      	ldr	r3, [pc, #296]	@ (8000e30 <MX_GPIO_Init+0x174>)
 8000d08:	2120      	movs	r1, #32
 8000d0a:	430a      	orrs	r2, r1
 8000d0c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d0e:	4b48      	ldr	r3, [pc, #288]	@ (8000e30 <MX_GPIO_Init+0x174>)
 8000d10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d12:	2220      	movs	r2, #32
 8000d14:	4013      	ands	r3, r2
 8000d16:	60bb      	str	r3, [r7, #8]
 8000d18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d1a:	4b45      	ldr	r3, [pc, #276]	@ (8000e30 <MX_GPIO_Init+0x174>)
 8000d1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d1e:	4b44      	ldr	r3, [pc, #272]	@ (8000e30 <MX_GPIO_Init+0x174>)
 8000d20:	2101      	movs	r1, #1
 8000d22:	430a      	orrs	r2, r1
 8000d24:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d26:	4b42      	ldr	r3, [pc, #264]	@ (8000e30 <MX_GPIO_Init+0x174>)
 8000d28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	607b      	str	r3, [r7, #4]
 8000d30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WP_GPIO_Port, WP_Pin, GPIO_PIN_RESET);
 8000d32:	2380      	movs	r3, #128	@ 0x80
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	483f      	ldr	r0, [pc, #252]	@ (8000e34 <MX_GPIO_Init+0x178>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	0019      	movs	r1, r3
 8000d3c:	f000 fe3b 	bl	80019b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000d40:	23a0      	movs	r3, #160	@ 0xa0
 8000d42:	05db      	lsls	r3, r3, #23
 8000d44:	2200      	movs	r2, #0
 8000d46:	2180      	movs	r1, #128	@ 0x80
 8000d48:	0018      	movs	r0, r3
 8000d4a:	f000 fe34 	bl	80019b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000d4e:	4b3a      	ldr	r3, [pc, #232]	@ (8000e38 <MX_GPIO_Init+0x17c>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	2140      	movs	r1, #64	@ 0x40
 8000d54:	0018      	movs	r0, r3
 8000d56:	f000 fe2e 	bl	80019b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : WP_Pin */
  GPIO_InitStruct.Pin = WP_Pin;
 8000d5a:	193b      	adds	r3, r7, r4
 8000d5c:	2280      	movs	r2, #128	@ 0x80
 8000d5e:	0092      	lsls	r2, r2, #2
 8000d60:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d62:	193b      	adds	r3, r7, r4
 8000d64:	2201      	movs	r2, #1
 8000d66:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d68:	193b      	adds	r3, r7, r4
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6e:	193b      	adds	r3, r7, r4
 8000d70:	2200      	movs	r2, #0
 8000d72:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(WP_GPIO_Port, &GPIO_InitStruct);
 8000d74:	193b      	adds	r3, r7, r4
 8000d76:	4a2f      	ldr	r2, [pc, #188]	@ (8000e34 <MX_GPIO_Init+0x178>)
 8000d78:	0019      	movs	r1, r3
 8000d7a:	0010      	movs	r0, r2
 8000d7c:	f000 fc9a 	bl	80016b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 8000d80:	193b      	adds	r3, r7, r4
 8000d82:	2204      	movs	r2, #4
 8000d84:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d86:	193b      	adds	r3, r7, r4
 8000d88:	2200      	movs	r2, #0
 8000d8a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d8c:	193b      	adds	r3, r7, r4
 8000d8e:	2201      	movs	r2, #1
 8000d90:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8000d92:	193b      	adds	r3, r7, r4
 8000d94:	4a29      	ldr	r2, [pc, #164]	@ (8000e3c <MX_GPIO_Init+0x180>)
 8000d96:	0019      	movs	r1, r3
 8000d98:	0010      	movs	r0, r2
 8000d9a:	f000 fc8b 	bl	80016b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000d9e:	193b      	adds	r3, r7, r4
 8000da0:	2280      	movs	r2, #128	@ 0x80
 8000da2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da4:	193b      	adds	r3, r7, r4
 8000da6:	2201      	movs	r2, #1
 8000da8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000daa:	193b      	adds	r3, r7, r4
 8000dac:	2200      	movs	r2, #0
 8000dae:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db0:	193b      	adds	r3, r7, r4
 8000db2:	2200      	movs	r2, #0
 8000db4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000db6:	193a      	adds	r2, r7, r4
 8000db8:	23a0      	movs	r3, #160	@ 0xa0
 8000dba:	05db      	lsls	r3, r3, #23
 8000dbc:	0011      	movs	r1, r2
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	f000 fc78 	bl	80016b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000dc4:	193b      	adds	r3, r7, r4
 8000dc6:	2240      	movs	r2, #64	@ 0x40
 8000dc8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dca:	193b      	adds	r3, r7, r4
 8000dcc:	2201      	movs	r2, #1
 8000dce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd0:	193b      	adds	r3, r7, r4
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd6:	193b      	adds	r3, r7, r4
 8000dd8:	2200      	movs	r2, #0
 8000dda:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000ddc:	193b      	adds	r3, r7, r4
 8000dde:	4a16      	ldr	r2, [pc, #88]	@ (8000e38 <MX_GPIO_Init+0x17c>)
 8000de0:	0019      	movs	r1, r3
 8000de2:	0010      	movs	r0, r2
 8000de4:	f000 fc66 	bl	80016b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_Pin */
  GPIO_InitStruct.Pin = INT_Pin;
 8000de8:	193b      	adds	r3, r7, r4
 8000dea:	2280      	movs	r2, #128	@ 0x80
 8000dec:	00d2      	lsls	r2, r2, #3
 8000dee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000df0:	193b      	adds	r3, r7, r4
 8000df2:	2200      	movs	r2, #0
 8000df4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000df6:	193b      	adds	r3, r7, r4
 8000df8:	2201      	movs	r2, #1
 8000dfa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 8000dfc:	193a      	adds	r2, r7, r4
 8000dfe:	23a0      	movs	r3, #160	@ 0xa0
 8000e00:	05db      	lsls	r3, r3, #23
 8000e02:	0011      	movs	r1, r2
 8000e04:	0018      	movs	r0, r3
 8000e06:	f000 fc55 	bl	80016b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OS_Pin */
  GPIO_InitStruct.Pin = OS_Pin;
 8000e0a:	193b      	adds	r3, r7, r4
 8000e0c:	2210      	movs	r2, #16
 8000e0e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e10:	193b      	adds	r3, r7, r4
 8000e12:	2200      	movs	r2, #0
 8000e14:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e16:	193b      	adds	r3, r7, r4
 8000e18:	2200      	movs	r2, #0
 8000e1a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(OS_GPIO_Port, &GPIO_InitStruct);
 8000e1c:	193b      	adds	r3, r7, r4
 8000e1e:	4a05      	ldr	r2, [pc, #20]	@ (8000e34 <MX_GPIO_Init+0x178>)
 8000e20:	0019      	movs	r1, r3
 8000e22:	0010      	movs	r0, r2
 8000e24:	f000 fc46 	bl	80016b4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e28:	46c0      	nop			@ (mov r8, r8)
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	b00b      	add	sp, #44	@ 0x2c
 8000e2e:	bd90      	pop	{r4, r7, pc}
 8000e30:	40021000 	.word	0x40021000
 8000e34:	50000400 	.word	0x50000400
 8000e38:	50000800 	.word	0x50000800
 8000e3c:	50001400 	.word	0x50001400

08000e40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000e44:	b672      	cpsid	i
}
 8000e46:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000e48:	46c0      	nop			@ (mov r8, r8)
 8000e4a:	e7fd      	b.n	8000e48 <Error_Handler+0x8>

08000e4c <MCP3021_Read_ADC_Counts>:

// Local Function Prototypes

// Functions
uint16_t MCP3021_Read_ADC_Counts(uint8_t device_addr)
{
 8000e4c:	b590      	push	{r4, r7, lr}
 8000e4e:	b087      	sub	sp, #28
 8000e50:	af02      	add	r7, sp, #8
 8000e52:	0002      	movs	r2, r0
 8000e54:	1dfb      	adds	r3, r7, #7
 8000e56:	701a      	strb	r2, [r3, #0]
	uint8_t buf[2];
	uint16_t adc_counts;

	HAL_I2C_Master_Receive(&MCP3021_I2C_HANDLER, device_addr, buf, 2, HAL_MAX_DELAY);
 8000e58:	1dfb      	adds	r3, r7, #7
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	b299      	uxth	r1, r3
 8000e5e:	240c      	movs	r4, #12
 8000e60:	193a      	adds	r2, r7, r4
 8000e62:	480e      	ldr	r0, [pc, #56]	@ (8000e9c <MCP3021_Read_ADC_Counts+0x50>)
 8000e64:	2301      	movs	r3, #1
 8000e66:	425b      	negs	r3, r3
 8000e68:	9300      	str	r3, [sp, #0]
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	f000 ff90 	bl	8001d90 <HAL_I2C_Master_Receive>

	adc_counts = (buf[0] << 6) | (buf[1] >> 2);
 8000e70:	0021      	movs	r1, r4
 8000e72:	187b      	adds	r3, r7, r1
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	019b      	lsls	r3, r3, #6
 8000e78:	b21a      	sxth	r2, r3
 8000e7a:	187b      	adds	r3, r7, r1
 8000e7c:	785b      	ldrb	r3, [r3, #1]
 8000e7e:	089b      	lsrs	r3, r3, #2
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	b21b      	sxth	r3, r3
 8000e84:	4313      	orrs	r3, r2
 8000e86:	b21a      	sxth	r2, r3
 8000e88:	210e      	movs	r1, #14
 8000e8a:	187b      	adds	r3, r7, r1
 8000e8c:	801a      	strh	r2, [r3, #0]

	return adc_counts;
 8000e8e:	187b      	adds	r3, r7, r1
 8000e90:	881b      	ldrh	r3, [r3, #0]
}
 8000e92:	0018      	movs	r0, r3
 8000e94:	46bd      	mov	sp, r7
 8000e96:	b005      	add	sp, #20
 8000e98:	bd90      	pop	{r4, r7, pc}
 8000e9a:	46c0      	nop			@ (mov r8, r8)
 8000e9c:	200000dc 	.word	0x200000dc

08000ea0 <MCP4716_Write_DAC>:
	uint8_t buf[5];

}

void MCP4716_Write_DAC(uint8_t device_addr, uint16_t value)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b086      	sub	sp, #24
 8000ea4:	af02      	add	r7, sp, #8
 8000ea6:	0002      	movs	r2, r0
 8000ea8:	1dfb      	adds	r3, r7, #7
 8000eaa:	701a      	strb	r2, [r3, #0]
 8000eac:	1d3b      	adds	r3, r7, #4
 8000eae:	1c0a      	adds	r2, r1, #0
 8000eb0:	801a      	strh	r2, [r3, #0]
	uint8_t buf[5];

	buf[0] = ((uint8_t) ((value>>4) & 0xFF));
 8000eb2:	1d3b      	adds	r3, r7, #4
 8000eb4:	881b      	ldrh	r3, [r3, #0]
 8000eb6:	091b      	lsrs	r3, r3, #4
 8000eb8:	b29b      	uxth	r3, r3
 8000eba:	b2da      	uxtb	r2, r3
 8000ebc:	2108      	movs	r1, #8
 8000ebe:	187b      	adds	r3, r7, r1
 8000ec0:	701a      	strb	r2, [r3, #0]
	buf[1] = ((uint8_t) ((value<<4) & 0xF0));
 8000ec2:	1d3b      	adds	r3, r7, #4
 8000ec4:	881b      	ldrh	r3, [r3, #0]
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	220f      	movs	r2, #15
 8000ecc:	4393      	bics	r3, r2
 8000ece:	b2da      	uxtb	r2, r3
 8000ed0:	0008      	movs	r0, r1
 8000ed2:	187b      	adds	r3, r7, r1
 8000ed4:	705a      	strb	r2, [r3, #1]

	HAL_I2C_Master_Transmit(&MCP4716_I2C_HANDLER, device_addr, buf, 2, HAL_MAX_DELAY);
 8000ed6:	1dfb      	adds	r3, r7, #7
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	b299      	uxth	r1, r3
 8000edc:	183a      	adds	r2, r7, r0
 8000ede:	4805      	ldr	r0, [pc, #20]	@ (8000ef4 <MCP4716_Write_DAC+0x54>)
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	425b      	negs	r3, r3
 8000ee4:	9300      	str	r3, [sp, #0]
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	f000 fe28 	bl	8001b3c <HAL_I2C_Master_Transmit>
}
 8000eec:	46c0      	nop			@ (mov r8, r8)
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	b004      	add	sp, #16
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	200000dc 	.word	0x200000dc

08000ef8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000efe:	4b0f      	ldr	r3, [pc, #60]	@ (8000f3c <HAL_MspInit+0x44>)
 8000f00:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f02:	4b0e      	ldr	r3, [pc, #56]	@ (8000f3c <HAL_MspInit+0x44>)
 8000f04:	2101      	movs	r1, #1
 8000f06:	430a      	orrs	r2, r1
 8000f08:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f3c <HAL_MspInit+0x44>)
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f0e:	2201      	movs	r2, #1
 8000f10:	4013      	ands	r3, r2
 8000f12:	607b      	str	r3, [r7, #4]
 8000f14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f16:	4b09      	ldr	r3, [pc, #36]	@ (8000f3c <HAL_MspInit+0x44>)
 8000f18:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f1a:	4b08      	ldr	r3, [pc, #32]	@ (8000f3c <HAL_MspInit+0x44>)
 8000f1c:	2180      	movs	r1, #128	@ 0x80
 8000f1e:	0549      	lsls	r1, r1, #21
 8000f20:	430a      	orrs	r2, r1
 8000f22:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000f24:	4b05      	ldr	r3, [pc, #20]	@ (8000f3c <HAL_MspInit+0x44>)
 8000f26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f28:	2380      	movs	r3, #128	@ 0x80
 8000f2a:	055b      	lsls	r3, r3, #21
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	603b      	str	r3, [r7, #0]
 8000f30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f32:	46c0      	nop			@ (mov r8, r8)
 8000f34:	46bd      	mov	sp, r7
 8000f36:	b002      	add	sp, #8
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	46c0      	nop			@ (mov r8, r8)
 8000f3c:	40021000 	.word	0x40021000

08000f40 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f40:	b590      	push	{r4, r7, lr}
 8000f42:	b08b      	sub	sp, #44	@ 0x2c
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f48:	2414      	movs	r4, #20
 8000f4a:	193b      	adds	r3, r7, r4
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	2314      	movs	r3, #20
 8000f50:	001a      	movs	r2, r3
 8000f52:	2100      	movs	r1, #0
 8000f54:	f002 ff7a 	bl	8003e4c <memset>
  if(hi2c->Instance==I2C2)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a1c      	ldr	r2, [pc, #112]	@ (8000fd0 <HAL_I2C_MspInit+0x90>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d131      	bne.n	8000fc6 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f62:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd4 <HAL_I2C_MspInit+0x94>)
 8000f64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f66:	4b1b      	ldr	r3, [pc, #108]	@ (8000fd4 <HAL_I2C_MspInit+0x94>)
 8000f68:	2101      	movs	r1, #1
 8000f6a:	430a      	orrs	r2, r1
 8000f6c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f6e:	4b19      	ldr	r3, [pc, #100]	@ (8000fd4 <HAL_I2C_MspInit+0x94>)
 8000f70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f72:	2201      	movs	r2, #1
 8000f74:	4013      	ands	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]
 8000f78:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PA11 [PA9]     ------> I2C2_SCL
    PA12 [PA10]     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000f7a:	193b      	adds	r3, r7, r4
 8000f7c:	22c0      	movs	r2, #192	@ 0xc0
 8000f7e:	0152      	lsls	r2, r2, #5
 8000f80:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f82:	0021      	movs	r1, r4
 8000f84:	187b      	adds	r3, r7, r1
 8000f86:	2212      	movs	r2, #18
 8000f88:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8a:	187b      	adds	r3, r7, r1
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f90:	187b      	adds	r3, r7, r1
 8000f92:	2200      	movs	r2, #0
 8000f94:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8000f96:	187b      	adds	r3, r7, r1
 8000f98:	2206      	movs	r2, #6
 8000f9a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f9c:	187a      	adds	r2, r7, r1
 8000f9e:	23a0      	movs	r3, #160	@ 0xa0
 8000fa0:	05db      	lsls	r3, r3, #23
 8000fa2:	0011      	movs	r1, r2
 8000fa4:	0018      	movs	r0, r3
 8000fa6:	f000 fb85 	bl	80016b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000faa:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd4 <HAL_I2C_MspInit+0x94>)
 8000fac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fae:	4b09      	ldr	r3, [pc, #36]	@ (8000fd4 <HAL_I2C_MspInit+0x94>)
 8000fb0:	2180      	movs	r1, #128	@ 0x80
 8000fb2:	03c9      	lsls	r1, r1, #15
 8000fb4:	430a      	orrs	r2, r1
 8000fb6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fb8:	4b06      	ldr	r3, [pc, #24]	@ (8000fd4 <HAL_I2C_MspInit+0x94>)
 8000fba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fbc:	2380      	movs	r3, #128	@ 0x80
 8000fbe:	03db      	lsls	r3, r3, #15
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	60fb      	str	r3, [r7, #12]
 8000fc4:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8000fc6:	46c0      	nop			@ (mov r8, r8)
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	b00b      	add	sp, #44	@ 0x2c
 8000fcc:	bd90      	pop	{r4, r7, pc}
 8000fce:	46c0      	nop			@ (mov r8, r8)
 8000fd0:	40005800 	.word	0x40005800
 8000fd4:	40021000 	.word	0x40021000

08000fd8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fd8:	b590      	push	{r4, r7, lr}
 8000fda:	b08b      	sub	sp, #44	@ 0x2c
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe0:	2414      	movs	r4, #20
 8000fe2:	193b      	adds	r3, r7, r4
 8000fe4:	0018      	movs	r0, r3
 8000fe6:	2314      	movs	r3, #20
 8000fe8:	001a      	movs	r2, r3
 8000fea:	2100      	movs	r1, #0
 8000fec:	f002 ff2e 	bl	8003e4c <memset>
  if(huart->Instance==USART2)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a1b      	ldr	r2, [pc, #108]	@ (8001064 <HAL_UART_MspInit+0x8c>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d130      	bne.n	800105c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ffa:	4b1b      	ldr	r3, [pc, #108]	@ (8001068 <HAL_UART_MspInit+0x90>)
 8000ffc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000ffe:	4b1a      	ldr	r3, [pc, #104]	@ (8001068 <HAL_UART_MspInit+0x90>)
 8001000:	2180      	movs	r1, #128	@ 0x80
 8001002:	0289      	lsls	r1, r1, #10
 8001004:	430a      	orrs	r2, r1
 8001006:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001008:	4b17      	ldr	r3, [pc, #92]	@ (8001068 <HAL_UART_MspInit+0x90>)
 800100a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800100c:	2380      	movs	r3, #128	@ 0x80
 800100e:	029b      	lsls	r3, r3, #10
 8001010:	4013      	ands	r3, r2
 8001012:	613b      	str	r3, [r7, #16]
 8001014:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001016:	4b14      	ldr	r3, [pc, #80]	@ (8001068 <HAL_UART_MspInit+0x90>)
 8001018:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800101a:	4b13      	ldr	r3, [pc, #76]	@ (8001068 <HAL_UART_MspInit+0x90>)
 800101c:	2101      	movs	r1, #1
 800101e:	430a      	orrs	r2, r1
 8001020:	635a      	str	r2, [r3, #52]	@ 0x34
 8001022:	4b11      	ldr	r3, [pc, #68]	@ (8001068 <HAL_UART_MspInit+0x90>)
 8001024:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001026:	2201      	movs	r2, #1
 8001028:	4013      	ands	r3, r2
 800102a:	60fb      	str	r3, [r7, #12]
 800102c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 800102e:	0021      	movs	r1, r4
 8001030:	187b      	adds	r3, r7, r1
 8001032:	220c      	movs	r2, #12
 8001034:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001036:	187b      	adds	r3, r7, r1
 8001038:	2202      	movs	r2, #2
 800103a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800103c:	187b      	adds	r3, r7, r1
 800103e:	2201      	movs	r2, #1
 8001040:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001042:	187b      	adds	r3, r7, r1
 8001044:	2200      	movs	r2, #0
 8001046:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001048:	187b      	adds	r3, r7, r1
 800104a:	2201      	movs	r2, #1
 800104c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800104e:	187a      	adds	r2, r7, r1
 8001050:	23a0      	movs	r3, #160	@ 0xa0
 8001052:	05db      	lsls	r3, r3, #23
 8001054:	0011      	movs	r1, r2
 8001056:	0018      	movs	r0, r3
 8001058:	f000 fb2c 	bl	80016b4 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800105c:	46c0      	nop			@ (mov r8, r8)
 800105e:	46bd      	mov	sp, r7
 8001060:	b00b      	add	sp, #44	@ 0x2c
 8001062:	bd90      	pop	{r4, r7, pc}
 8001064:	40004400 	.word	0x40004400
 8001068:	40021000 	.word	0x40021000

0800106c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8001070:	46c0      	nop			@ (mov r8, r8)
 8001072:	e7fd      	b.n	8001070 <NMI_Handler+0x4>

08001074 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001078:	46c0      	nop			@ (mov r8, r8)
 800107a:	e7fd      	b.n	8001078 <HardFault_Handler+0x4>

0800107c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001080:	46c0      	nop			@ (mov r8, r8)
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}

08001086 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800108a:	46c0      	nop			@ (mov r8, r8)
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}

08001090 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001094:	f000 fa1a 	bl	80014cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001098:	46c0      	nop			@ (mov r8, r8)
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
	...

080010a0 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b086      	sub	sp, #24
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 80010a8:	4a14      	ldr	r2, [pc, #80]	@ (80010fc <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 80010aa:	4b15      	ldr	r3, [pc, #84]	@ (8001100 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 80010b4:	4b13      	ldr	r3, [pc, #76]	@ (8001104 <_sbrk+0x64>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d102      	bne.n	80010c2 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 80010bc:	4b11      	ldr	r3, [pc, #68]	@ (8001104 <_sbrk+0x64>)
 80010be:	4a12      	ldr	r2, [pc, #72]	@ (8001108 <_sbrk+0x68>)
 80010c0:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 80010c2:	4b10      	ldr	r3, [pc, #64]	@ (8001104 <_sbrk+0x64>)
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	18d3      	adds	r3, r2, r3
 80010ca:	693a      	ldr	r2, [r7, #16]
 80010cc:	429a      	cmp	r2, r3
 80010ce:	d207      	bcs.n	80010e0 <_sbrk+0x40>
		errno = ENOMEM;
 80010d0:	f002 fec4 	bl	8003e5c <__errno>
 80010d4:	0003      	movs	r3, r0
 80010d6:	220c      	movs	r2, #12
 80010d8:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 80010da:	2301      	movs	r3, #1
 80010dc:	425b      	negs	r3, r3
 80010de:	e009      	b.n	80010f4 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 80010e0:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <_sbrk+0x64>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 80010e6:	4b07      	ldr	r3, [pc, #28]	@ (8001104 <_sbrk+0x64>)
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	18d2      	adds	r2, r2, r3
 80010ee:	4b05      	ldr	r3, [pc, #20]	@ (8001104 <_sbrk+0x64>)
 80010f0:	601a      	str	r2, [r3, #0]

	return (void*) prev_heap_end;
 80010f2:	68fb      	ldr	r3, [r7, #12]
}
 80010f4:	0018      	movs	r0, r3
 80010f6:	46bd      	mov	sp, r7
 80010f8:	b006      	add	sp, #24
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	20002000 	.word	0x20002000
 8001100:	00000400 	.word	0x00000400
 8001104:	200001c4 	.word	0x200001c4
 8001108:	20000318 	.word	0x20000318

0800110c <SystemInit>:
/**
 * @brief  Setup the microcontroller system.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001110:	46c0      	nop			@ (mov r8, r8)
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
	...

08001118 <TCA9534_Init>:

uint32_t bit_config(uint32_t word, uint32_t bit_number, uint32_t bit_value);

// Functions
ErrorStatus TCA9534_Init(uint8_t device_addr, uint8_t direction)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af02      	add	r7, sp, #8
 800111e:	0002      	movs	r2, r0
 8001120:	1dfb      	adds	r3, r7, #7
 8001122:	701a      	strb	r2, [r3, #0]
 8001124:	1dbb      	adds	r3, r7, #6
 8001126:	1c0a      	adds	r2, r1, #0
 8001128:	701a      	strb	r2, [r3, #0]
	uint8_t buf[2];

	if (HAL_I2C_IsDeviceReady(&TCA9534_I2C_HANDLER, device_addr, 3, 20000) != HAL_OK)
 800112a:	1dfb      	adds	r3, r7, #7
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	b299      	uxth	r1, r3
 8001130:	4b10      	ldr	r3, [pc, #64]	@ (8001174 <TCA9534_Init+0x5c>)
 8001132:	4811      	ldr	r0, [pc, #68]	@ (8001178 <TCA9534_Init+0x60>)
 8001134:	2203      	movs	r2, #3
 8001136:	f000 ff33 	bl	8001fa0 <HAL_I2C_IsDeviceReady>
 800113a:	1e03      	subs	r3, r0, #0
 800113c:	d001      	beq.n	8001142 <TCA9534_Init+0x2a>
	{
		// Return error
		return ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	e013      	b.n	800116a <TCA9534_Init+0x52>
	}

	buf[0] = TCA9534_CONFIG_REG;
 8001142:	200c      	movs	r0, #12
 8001144:	183b      	adds	r3, r7, r0
 8001146:	2203      	movs	r2, #3
 8001148:	701a      	strb	r2, [r3, #0]
	buf[1] = direction;
 800114a:	183b      	adds	r3, r7, r0
 800114c:	1dba      	adds	r2, r7, #6
 800114e:	7812      	ldrb	r2, [r2, #0]
 8001150:	705a      	strb	r2, [r3, #1]

	HAL_I2C_Master_Transmit(&TCA9534_I2C_HANDLER, device_addr, buf, 2, HAL_MAX_DELAY);
 8001152:	1dfb      	adds	r3, r7, #7
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	b299      	uxth	r1, r3
 8001158:	183a      	adds	r2, r7, r0
 800115a:	4807      	ldr	r0, [pc, #28]	@ (8001178 <TCA9534_Init+0x60>)
 800115c:	2301      	movs	r3, #1
 800115e:	425b      	negs	r3, r3
 8001160:	9300      	str	r3, [sp, #0]
 8001162:	2302      	movs	r3, #2
 8001164:	f000 fcea 	bl	8001b3c <HAL_I2C_Master_Transmit>

	return SUCCESS;
 8001168:	2300      	movs	r3, #0
}
 800116a:	0018      	movs	r0, r3
 800116c:	46bd      	mov	sp, r7
 800116e:	b004      	add	sp, #16
 8001170:	bd80      	pop	{r7, pc}
 8001172:	46c0      	nop			@ (mov r8, r8)
 8001174:	00004e20 	.word	0x00004e20
 8001178:	200000dc 	.word	0x200000dc

0800117c <TCA9534_Write_Output_Reg>:

void TCA9534_Write_Output_Reg(uint8_t device_addr, uint8_t byte)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b086      	sub	sp, #24
 8001180:	af02      	add	r7, sp, #8
 8001182:	0002      	movs	r2, r0
 8001184:	1dfb      	adds	r3, r7, #7
 8001186:	701a      	strb	r2, [r3, #0]
 8001188:	1dbb      	adds	r3, r7, #6
 800118a:	1c0a      	adds	r2, r1, #0
 800118c:	701a      	strb	r2, [r3, #0]
	uint8_t buf[2];

	buf[0] = TCA9534_OUTPUT_REG;
 800118e:	200c      	movs	r0, #12
 8001190:	183b      	adds	r3, r7, r0
 8001192:	2201      	movs	r2, #1
 8001194:	701a      	strb	r2, [r3, #0]
	buf[1] = byte;
 8001196:	183b      	adds	r3, r7, r0
 8001198:	1dba      	adds	r2, r7, #6
 800119a:	7812      	ldrb	r2, [r2, #0]
 800119c:	705a      	strb	r2, [r3, #1]

	HAL_I2C_Master_Transmit(&TCA9534_I2C_HANDLER, device_addr, buf, 2, HAL_MAX_DELAY);
 800119e:	1dfb      	adds	r3, r7, #7
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	b299      	uxth	r1, r3
 80011a4:	183a      	adds	r2, r7, r0
 80011a6:	4805      	ldr	r0, [pc, #20]	@ (80011bc <TCA9534_Write_Output_Reg+0x40>)
 80011a8:	2301      	movs	r3, #1
 80011aa:	425b      	negs	r3, r3
 80011ac:	9300      	str	r3, [sp, #0]
 80011ae:	2302      	movs	r3, #2
 80011b0:	f000 fcc4 	bl	8001b3c <HAL_I2C_Master_Transmit>
}
 80011b4:	46c0      	nop			@ (mov r8, r8)
 80011b6:	46bd      	mov	sp, r7
 80011b8:	b004      	add	sp, #16
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	200000dc 	.word	0x200000dc

080011c0 <TCA9534_Read_Input_Reg>:

uint8_t TCA9534_Read_Input_Reg(uint8_t device_addr)
{
 80011c0:	b590      	push	{r4, r7, lr}
 80011c2:	b087      	sub	sp, #28
 80011c4:	af02      	add	r7, sp, #8
 80011c6:	0002      	movs	r2, r0
 80011c8:	1dfb      	adds	r3, r7, #7
 80011ca:	701a      	strb	r2, [r3, #0]
	uint8_t buf[2];

	buf[0] = TCA9534_INPUT_REG;
 80011cc:	240c      	movs	r4, #12
 80011ce:	193b      	adds	r3, r7, r4
 80011d0:	2200      	movs	r2, #0
 80011d2:	701a      	strb	r2, [r3, #0]

	HAL_I2C_Master_Transmit(&TCA9534_I2C_HANDLER, device_addr, buf, 1, HAL_MAX_DELAY);
 80011d4:	1dfb      	adds	r3, r7, #7
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	b299      	uxth	r1, r3
 80011da:	193a      	adds	r2, r7, r4
 80011dc:	480b      	ldr	r0, [pc, #44]	@ (800120c <TCA9534_Read_Input_Reg+0x4c>)
 80011de:	2301      	movs	r3, #1
 80011e0:	425b      	negs	r3, r3
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	2301      	movs	r3, #1
 80011e6:	f000 fca9 	bl	8001b3c <HAL_I2C_Master_Transmit>

	HAL_I2C_Master_Receive(&TCA9534_I2C_HANDLER, device_addr, buf, 1, HAL_MAX_DELAY);
 80011ea:	1dfb      	adds	r3, r7, #7
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	b299      	uxth	r1, r3
 80011f0:	193a      	adds	r2, r7, r4
 80011f2:	4806      	ldr	r0, [pc, #24]	@ (800120c <TCA9534_Read_Input_Reg+0x4c>)
 80011f4:	2301      	movs	r3, #1
 80011f6:	425b      	negs	r3, r3
 80011f8:	9300      	str	r3, [sp, #0]
 80011fa:	2301      	movs	r3, #1
 80011fc:	f000 fdc8 	bl	8001d90 <HAL_I2C_Master_Receive>

	return buf[0];
 8001200:	193b      	adds	r3, r7, r4
 8001202:	781b      	ldrb	r3, [r3, #0]
}
 8001204:	0018      	movs	r0, r3
 8001206:	46bd      	mov	sp, r7
 8001208:	b005      	add	sp, #20
 800120a:	bd90      	pop	{r4, r7, pc}
 800120c:	200000dc 	.word	0x200000dc

08001210 <TCA9534_Read_Output_Reg>:

uint8_t TCA9534_Read_Output_Reg(uint8_t device_addr)
{
 8001210:	b590      	push	{r4, r7, lr}
 8001212:	b087      	sub	sp, #28
 8001214:	af02      	add	r7, sp, #8
 8001216:	0002      	movs	r2, r0
 8001218:	1dfb      	adds	r3, r7, #7
 800121a:	701a      	strb	r2, [r3, #0]
	uint8_t buf[2];

	buf[0] = TCA9534_OUTPUT_REG;
 800121c:	240c      	movs	r4, #12
 800121e:	193b      	adds	r3, r7, r4
 8001220:	2201      	movs	r2, #1
 8001222:	701a      	strb	r2, [r3, #0]

	HAL_I2C_Master_Transmit(&TCA9534_I2C_HANDLER, device_addr, buf, 1, HAL_MAX_DELAY);
 8001224:	1dfb      	adds	r3, r7, #7
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	b299      	uxth	r1, r3
 800122a:	193a      	adds	r2, r7, r4
 800122c:	480b      	ldr	r0, [pc, #44]	@ (800125c <TCA9534_Read_Output_Reg+0x4c>)
 800122e:	2301      	movs	r3, #1
 8001230:	425b      	negs	r3, r3
 8001232:	9300      	str	r3, [sp, #0]
 8001234:	2301      	movs	r3, #1
 8001236:	f000 fc81 	bl	8001b3c <HAL_I2C_Master_Transmit>

	HAL_I2C_Master_Receive(&TCA9534_I2C_HANDLER, device_addr, buf, 1, HAL_MAX_DELAY);
 800123a:	1dfb      	adds	r3, r7, #7
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	b299      	uxth	r1, r3
 8001240:	193a      	adds	r2, r7, r4
 8001242:	4806      	ldr	r0, [pc, #24]	@ (800125c <TCA9534_Read_Output_Reg+0x4c>)
 8001244:	2301      	movs	r3, #1
 8001246:	425b      	negs	r3, r3
 8001248:	9300      	str	r3, [sp, #0]
 800124a:	2301      	movs	r3, #1
 800124c:	f000 fda0 	bl	8001d90 <HAL_I2C_Master_Receive>

	return buf[0];
 8001250:	193b      	adds	r3, r7, r4
 8001252:	781b      	ldrb	r3, [r3, #0]
}
 8001254:	0018      	movs	r0, r3
 8001256:	46bd      	mov	sp, r7
 8001258:	b005      	add	sp, #20
 800125a:	bd90      	pop	{r4, r7, pc}
 800125c:	200000dc 	.word	0x200000dc

08001260 <Read_PB_P4>:

// #########################################################
// Board specific code
// #########################################################
uint8_t Read_PB_P4(void)
{
 8001260:	b590      	push	{r4, r7, lr}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
	uint8_t read_byte =	TCA9534_Read_Input_Reg(TCA9534A_ADDR_0);
 8001266:	1dfc      	adds	r4, r7, #7
 8001268:	2070      	movs	r0, #112	@ 0x70
 800126a:	f7ff ffa9 	bl	80011c0 <TCA9534_Read_Input_Reg>
 800126e:	0003      	movs	r3, r0
 8001270:	7023      	strb	r3, [r4, #0]

	read_byte = read_byte & 0b00010000;
 8001272:	1dfb      	adds	r3, r7, #7
 8001274:	1dfa      	adds	r2, r7, #7
 8001276:	7812      	ldrb	r2, [r2, #0]
 8001278:	2110      	movs	r1, #16
 800127a:	400a      	ands	r2, r1
 800127c:	701a      	strb	r2, [r3, #0]

	return read_byte;
 800127e:	1dfb      	adds	r3, r7, #7
 8001280:	781b      	ldrb	r3, [r3, #0]
}
 8001282:	0018      	movs	r0, r3
 8001284:	46bd      	mov	sp, r7
 8001286:	b003      	add	sp, #12
 8001288:	bd90      	pop	{r4, r7, pc}

0800128a <Read_PB_P5>:

uint8_t Read_PB_P5(void)
{
 800128a:	b590      	push	{r4, r7, lr}
 800128c:	b083      	sub	sp, #12
 800128e:	af00      	add	r7, sp, #0
	uint8_t read_byte =	TCA9534_Read_Input_Reg(TCA9534A_ADDR_0);
 8001290:	1dfc      	adds	r4, r7, #7
 8001292:	2070      	movs	r0, #112	@ 0x70
 8001294:	f7ff ff94 	bl	80011c0 <TCA9534_Read_Input_Reg>
 8001298:	0003      	movs	r3, r0
 800129a:	7023      	strb	r3, [r4, #0]

	read_byte = read_byte & 0b00100000;
 800129c:	1dfb      	adds	r3, r7, #7
 800129e:	1dfa      	adds	r2, r7, #7
 80012a0:	7812      	ldrb	r2, [r2, #0]
 80012a2:	2120      	movs	r1, #32
 80012a4:	400a      	ands	r2, r1
 80012a6:	701a      	strb	r2, [r3, #0]

	return read_byte;
 80012a8:	1dfb      	adds	r3, r7, #7
 80012aa:	781b      	ldrb	r3, [r3, #0]
}
 80012ac:	0018      	movs	r0, r3
 80012ae:	46bd      	mov	sp, r7
 80012b0:	b003      	add	sp, #12
 80012b2:	bd90      	pop	{r4, r7, pc}

080012b4 <Read_PB_P6>:

uint8_t Read_PB_P6(void)
{
 80012b4:	b590      	push	{r4, r7, lr}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
	uint8_t read_byte =	TCA9534_Read_Input_Reg(TCA9534A_ADDR_0);
 80012ba:	1dfc      	adds	r4, r7, #7
 80012bc:	2070      	movs	r0, #112	@ 0x70
 80012be:	f7ff ff7f 	bl	80011c0 <TCA9534_Read_Input_Reg>
 80012c2:	0003      	movs	r3, r0
 80012c4:	7023      	strb	r3, [r4, #0]

	read_byte = read_byte & 0b01000000;
 80012c6:	1dfb      	adds	r3, r7, #7
 80012c8:	1dfa      	adds	r2, r7, #7
 80012ca:	7812      	ldrb	r2, [r2, #0]
 80012cc:	2140      	movs	r1, #64	@ 0x40
 80012ce:	400a      	ands	r2, r1
 80012d0:	701a      	strb	r2, [r3, #0]

	return read_byte;
 80012d2:	1dfb      	adds	r3, r7, #7
 80012d4:	781b      	ldrb	r3, [r3, #0]
}
 80012d6:	0018      	movs	r0, r3
 80012d8:	46bd      	mov	sp, r7
 80012da:	b003      	add	sp, #12
 80012dc:	bd90      	pop	{r4, r7, pc}

080012de <Read_PB_P7>:

uint8_t Read_PB_P7(void)
{
 80012de:	b590      	push	{r4, r7, lr}
 80012e0:	b083      	sub	sp, #12
 80012e2:	af00      	add	r7, sp, #0
	uint8_t read_byte =	TCA9534_Read_Input_Reg(TCA9534A_ADDR_0);
 80012e4:	1dfc      	adds	r4, r7, #7
 80012e6:	2070      	movs	r0, #112	@ 0x70
 80012e8:	f7ff ff6a 	bl	80011c0 <TCA9534_Read_Input_Reg>
 80012ec:	0003      	movs	r3, r0
 80012ee:	7023      	strb	r3, [r4, #0]

	read_byte = read_byte & 0b10000000;
 80012f0:	1dfb      	adds	r3, r7, #7
 80012f2:	1dfa      	adds	r2, r7, #7
 80012f4:	7812      	ldrb	r2, [r2, #0]
 80012f6:	217f      	movs	r1, #127	@ 0x7f
 80012f8:	438a      	bics	r2, r1
 80012fa:	701a      	strb	r2, [r3, #0]

	return read_byte;
 80012fc:	1dfb      	adds	r3, r7, #7
 80012fe:	781b      	ldrb	r3, [r3, #0]
}
 8001300:	0018      	movs	r0, r3
 8001302:	46bd      	mov	sp, r7
 8001304:	b003      	add	sp, #12
 8001306:	bd90      	pop	{r4, r7, pc}

08001308 <Read_INT>:

uint8_t Read_INT(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(INT_GPIO_Port, INT_Pin);
 800130c:	2380      	movs	r3, #128	@ 0x80
 800130e:	00da      	lsls	r2, r3, #3
 8001310:	23a0      	movs	r3, #160	@ 0xa0
 8001312:	05db      	lsls	r3, r3, #23
 8001314:	0011      	movs	r1, r2
 8001316:	0018      	movs	r0, r3
 8001318:	f000 fb30 	bl	800197c <HAL_GPIO_ReadPin>
 800131c:	0003      	movs	r3, r0
}
 800131e:	0018      	movs	r0, r3
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <Write_LED>:

void Write_LED(uint8_t state, uint8_t led_number)
{
 8001324:	b5b0      	push	{r4, r5, r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	0002      	movs	r2, r0
 800132c:	1dfb      	adds	r3, r7, #7
 800132e:	701a      	strb	r2, [r3, #0]
 8001330:	1dbb      	adds	r3, r7, #6
 8001332:	1c0a      	adds	r2, r1, #0
 8001334:	701a      	strb	r2, [r3, #0]
	uint8_t reg_value = TCA9534_Read_Output_Reg(TCA9534A_ADDR_0);
 8001336:	250f      	movs	r5, #15
 8001338:	197c      	adds	r4, r7, r5
 800133a:	2070      	movs	r0, #112	@ 0x70
 800133c:	f7ff ff68 	bl	8001210 <TCA9534_Read_Output_Reg>
 8001340:	0003      	movs	r3, r0
 8001342:	7023      	strb	r3, [r4, #0]

	reg_value = bit_config(reg_value, led_number,state);
 8001344:	002c      	movs	r4, r5
 8001346:	193b      	adds	r3, r7, r4
 8001348:	7818      	ldrb	r0, [r3, #0]
 800134a:	1dbb      	adds	r3, r7, #6
 800134c:	7819      	ldrb	r1, [r3, #0]
 800134e:	1dfb      	adds	r3, r7, #7
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	001a      	movs	r2, r3
 8001354:	f000 f80d 	bl	8001372 <bit_config>
 8001358:	0002      	movs	r2, r0
 800135a:	193b      	adds	r3, r7, r4
 800135c:	701a      	strb	r2, [r3, #0]

	TCA9534_Write_Output_Reg(TCA9534A_ADDR_0, reg_value);
 800135e:	193b      	adds	r3, r7, r4
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	0019      	movs	r1, r3
 8001364:	2070      	movs	r0, #112	@ 0x70
 8001366:	f7ff ff09 	bl	800117c <TCA9534_Write_Output_Reg>
}
 800136a:	46c0      	nop			@ (mov r8, r8)
 800136c:	46bd      	mov	sp, r7
 800136e:	b004      	add	sp, #16
 8001370:	bdb0      	pop	{r4, r5, r7, pc}

08001372 <bit_config>:

uint32_t bit_config(uint32_t word, uint32_t bit_number, uint32_t bit_value)
{
 8001372:	b580      	push	{r7, lr}
 8001374:	b086      	sub	sp, #24
 8001376:	af00      	add	r7, sp, #0
 8001378:	60f8      	str	r0, [r7, #12]
 800137a:	60b9      	str	r1, [r7, #8]
 800137c:	607a      	str	r2, [r7, #4]
    uint32_t word_temp = word;
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	617b      	str	r3, [r7, #20]
    word_temp ^= (-bit_value ^ word_temp) & (1 << bit_number);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	425a      	negs	r2, r3
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	4053      	eors	r3, r2
 800138a:	2101      	movs	r1, #1
 800138c:	68ba      	ldr	r2, [r7, #8]
 800138e:	4091      	lsls	r1, r2
 8001390:	000a      	movs	r2, r1
 8001392:	4013      	ands	r3, r2
 8001394:	697a      	ldr	r2, [r7, #20]
 8001396:	4053      	eors	r3, r2
 8001398:	617b      	str	r3, [r7, #20]
    return word_temp;
 800139a:	697b      	ldr	r3, [r7, #20]
}
 800139c:	0018      	movs	r0, r3
 800139e:	46bd      	mov	sp, r7
 80013a0:	b006      	add	sp, #24
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80013a4:	480d      	ldr	r0, [pc, #52]	@ (80013dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80013a6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80013a8:	f7ff feb0 	bl	800110c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013ac:	480c      	ldr	r0, [pc, #48]	@ (80013e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80013ae:	490d      	ldr	r1, [pc, #52]	@ (80013e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013b0:	4a0d      	ldr	r2, [pc, #52]	@ (80013e8 <LoopForever+0xe>)
  movs r3, #0
 80013b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013b4:	e002      	b.n	80013bc <LoopCopyDataInit>

080013b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ba:	3304      	adds	r3, #4

080013bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013c0:	d3f9      	bcc.n	80013b6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013c2:	4a0a      	ldr	r2, [pc, #40]	@ (80013ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80013c4:	4c0a      	ldr	r4, [pc, #40]	@ (80013f0 <LoopForever+0x16>)
  movs r3, #0
 80013c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013c8:	e001      	b.n	80013ce <LoopFillZerobss>

080013ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013cc:	3204      	adds	r2, #4

080013ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013d0:	d3fb      	bcc.n	80013ca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80013d2:	f002 fd49 	bl	8003e68 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80013d6:	f7ff faa5 	bl	8000924 <main>

080013da <LoopForever>:

LoopForever:
  b LoopForever
 80013da:	e7fe      	b.n	80013da <LoopForever>
  ldr   r0, =_estack
 80013dc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80013e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013e4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80013e8:	080048c0 	.word	0x080048c0
  ldr r2, =_sbss
 80013ec:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80013f0:	20000314 	.word	0x20000314

080013f4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013f4:	e7fe      	b.n	80013f4 <ADC1_IRQHandler>
	...

080013f8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013fe:	1dfb      	adds	r3, r7, #7
 8001400:	2200      	movs	r2, #0
 8001402:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001404:	4b0b      	ldr	r3, [pc, #44]	@ (8001434 <HAL_Init+0x3c>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	4b0a      	ldr	r3, [pc, #40]	@ (8001434 <HAL_Init+0x3c>)
 800140a:	2180      	movs	r1, #128	@ 0x80
 800140c:	0049      	lsls	r1, r1, #1
 800140e:	430a      	orrs	r2, r1
 8001410:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001412:	2000      	movs	r0, #0
 8001414:	f000 f810 	bl	8001438 <HAL_InitTick>
 8001418:	1e03      	subs	r3, r0, #0
 800141a:	d003      	beq.n	8001424 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800141c:	1dfb      	adds	r3, r7, #7
 800141e:	2201      	movs	r2, #1
 8001420:	701a      	strb	r2, [r3, #0]
 8001422:	e001      	b.n	8001428 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001424:	f7ff fd68 	bl	8000ef8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001428:	1dfb      	adds	r3, r7, #7
 800142a:	781b      	ldrb	r3, [r3, #0]
}
 800142c:	0018      	movs	r0, r3
 800142e:	46bd      	mov	sp, r7
 8001430:	b002      	add	sp, #8
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40022000 	.word	0x40022000

08001438 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001438:	b590      	push	{r4, r7, lr}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001440:	230f      	movs	r3, #15
 8001442:	18fb      	adds	r3, r7, r3
 8001444:	2200      	movs	r2, #0
 8001446:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001448:	4b1d      	ldr	r3, [pc, #116]	@ (80014c0 <HAL_InitTick+0x88>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d02b      	beq.n	80014a8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001450:	4b1c      	ldr	r3, [pc, #112]	@ (80014c4 <HAL_InitTick+0x8c>)
 8001452:	681c      	ldr	r4, [r3, #0]
 8001454:	4b1a      	ldr	r3, [pc, #104]	@ (80014c0 <HAL_InitTick+0x88>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	0019      	movs	r1, r3
 800145a:	23fa      	movs	r3, #250	@ 0xfa
 800145c:	0098      	lsls	r0, r3, #2
 800145e:	f7fe fe5b 	bl	8000118 <__udivsi3>
 8001462:	0003      	movs	r3, r0
 8001464:	0019      	movs	r1, r3
 8001466:	0020      	movs	r0, r4
 8001468:	f7fe fe56 	bl	8000118 <__udivsi3>
 800146c:	0003      	movs	r3, r0
 800146e:	0018      	movs	r0, r3
 8001470:	f000 f913 	bl	800169a <HAL_SYSTICK_Config>
 8001474:	1e03      	subs	r3, r0, #0
 8001476:	d112      	bne.n	800149e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2b03      	cmp	r3, #3
 800147c:	d80a      	bhi.n	8001494 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800147e:	6879      	ldr	r1, [r7, #4]
 8001480:	2301      	movs	r3, #1
 8001482:	425b      	negs	r3, r3
 8001484:	2200      	movs	r2, #0
 8001486:	0018      	movs	r0, r3
 8001488:	f000 f8f2 	bl	8001670 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800148c:	4b0e      	ldr	r3, [pc, #56]	@ (80014c8 <HAL_InitTick+0x90>)
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	601a      	str	r2, [r3, #0]
 8001492:	e00d      	b.n	80014b0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001494:	230f      	movs	r3, #15
 8001496:	18fb      	adds	r3, r7, r3
 8001498:	2201      	movs	r2, #1
 800149a:	701a      	strb	r2, [r3, #0]
 800149c:	e008      	b.n	80014b0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800149e:	230f      	movs	r3, #15
 80014a0:	18fb      	adds	r3, r7, r3
 80014a2:	2201      	movs	r2, #1
 80014a4:	701a      	strb	r2, [r3, #0]
 80014a6:	e003      	b.n	80014b0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80014a8:	230f      	movs	r3, #15
 80014aa:	18fb      	adds	r3, r7, r3
 80014ac:	2201      	movs	r2, #1
 80014ae:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80014b0:	230f      	movs	r3, #15
 80014b2:	18fb      	adds	r3, r7, r3
 80014b4:	781b      	ldrb	r3, [r3, #0]
}
 80014b6:	0018      	movs	r0, r3
 80014b8:	46bd      	mov	sp, r7
 80014ba:	b005      	add	sp, #20
 80014bc:	bd90      	pop	{r4, r7, pc}
 80014be:	46c0      	nop			@ (mov r8, r8)
 80014c0:	20000008 	.word	0x20000008
 80014c4:	20000000 	.word	0x20000000
 80014c8:	20000004 	.word	0x20000004

080014cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014d0:	4b05      	ldr	r3, [pc, #20]	@ (80014e8 <HAL_IncTick+0x1c>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	001a      	movs	r2, r3
 80014d6:	4b05      	ldr	r3, [pc, #20]	@ (80014ec <HAL_IncTick+0x20>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	18d2      	adds	r2, r2, r3
 80014dc:	4b03      	ldr	r3, [pc, #12]	@ (80014ec <HAL_IncTick+0x20>)
 80014de:	601a      	str	r2, [r3, #0]
}
 80014e0:	46c0      	nop			@ (mov r8, r8)
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	46c0      	nop			@ (mov r8, r8)
 80014e8:	20000008 	.word	0x20000008
 80014ec:	200001c8 	.word	0x200001c8

080014f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  return uwTick;
 80014f4:	4b02      	ldr	r3, [pc, #8]	@ (8001500 <HAL_GetTick+0x10>)
 80014f6:	681b      	ldr	r3, [r3, #0]
}
 80014f8:	0018      	movs	r0, r3
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	46c0      	nop			@ (mov r8, r8)
 8001500:	200001c8 	.word	0x200001c8

08001504 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800150c:	f7ff fff0 	bl	80014f0 <HAL_GetTick>
 8001510:	0003      	movs	r3, r0
 8001512:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	3301      	adds	r3, #1
 800151c:	d005      	beq.n	800152a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800151e:	4b0a      	ldr	r3, [pc, #40]	@ (8001548 <HAL_Delay+0x44>)
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	001a      	movs	r2, r3
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	189b      	adds	r3, r3, r2
 8001528:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800152a:	46c0      	nop			@ (mov r8, r8)
 800152c:	f7ff ffe0 	bl	80014f0 <HAL_GetTick>
 8001530:	0002      	movs	r2, r0
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	68fa      	ldr	r2, [r7, #12]
 8001538:	429a      	cmp	r2, r3
 800153a:	d8f7      	bhi.n	800152c <HAL_Delay+0x28>
  {
  }
}
 800153c:	46c0      	nop			@ (mov r8, r8)
 800153e:	46c0      	nop			@ (mov r8, r8)
 8001540:	46bd      	mov	sp, r7
 8001542:	b004      	add	sp, #16
 8001544:	bd80      	pop	{r7, pc}
 8001546:	46c0      	nop			@ (mov r8, r8)
 8001548:	20000008 	.word	0x20000008

0800154c <__NVIC_SetPriority>:
{
 800154c:	b590      	push	{r4, r7, lr}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	0002      	movs	r2, r0
 8001554:	6039      	str	r1, [r7, #0]
 8001556:	1dfb      	adds	r3, r7, #7
 8001558:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800155a:	1dfb      	adds	r3, r7, #7
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001560:	d828      	bhi.n	80015b4 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001562:	4a2f      	ldr	r2, [pc, #188]	@ (8001620 <__NVIC_SetPriority+0xd4>)
 8001564:	1dfb      	adds	r3, r7, #7
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	b25b      	sxtb	r3, r3
 800156a:	089b      	lsrs	r3, r3, #2
 800156c:	33c0      	adds	r3, #192	@ 0xc0
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	589b      	ldr	r3, [r3, r2]
 8001572:	1dfa      	adds	r2, r7, #7
 8001574:	7812      	ldrb	r2, [r2, #0]
 8001576:	0011      	movs	r1, r2
 8001578:	2203      	movs	r2, #3
 800157a:	400a      	ands	r2, r1
 800157c:	00d2      	lsls	r2, r2, #3
 800157e:	21ff      	movs	r1, #255	@ 0xff
 8001580:	4091      	lsls	r1, r2
 8001582:	000a      	movs	r2, r1
 8001584:	43d2      	mvns	r2, r2
 8001586:	401a      	ands	r2, r3
 8001588:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	019b      	lsls	r3, r3, #6
 800158e:	22ff      	movs	r2, #255	@ 0xff
 8001590:	401a      	ands	r2, r3
 8001592:	1dfb      	adds	r3, r7, #7
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	0018      	movs	r0, r3
 8001598:	2303      	movs	r3, #3
 800159a:	4003      	ands	r3, r0
 800159c:	00db      	lsls	r3, r3, #3
 800159e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015a0:	481f      	ldr	r0, [pc, #124]	@ (8001620 <__NVIC_SetPriority+0xd4>)
 80015a2:	1dfb      	adds	r3, r7, #7
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	b25b      	sxtb	r3, r3
 80015a8:	089b      	lsrs	r3, r3, #2
 80015aa:	430a      	orrs	r2, r1
 80015ac:	33c0      	adds	r3, #192	@ 0xc0
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	501a      	str	r2, [r3, r0]
}
 80015b2:	e031      	b.n	8001618 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015b4:	4a1b      	ldr	r2, [pc, #108]	@ (8001624 <__NVIC_SetPriority+0xd8>)
 80015b6:	1dfb      	adds	r3, r7, #7
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	0019      	movs	r1, r3
 80015bc:	230f      	movs	r3, #15
 80015be:	400b      	ands	r3, r1
 80015c0:	3b08      	subs	r3, #8
 80015c2:	089b      	lsrs	r3, r3, #2
 80015c4:	3306      	adds	r3, #6
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	18d3      	adds	r3, r2, r3
 80015ca:	3304      	adds	r3, #4
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	1dfa      	adds	r2, r7, #7
 80015d0:	7812      	ldrb	r2, [r2, #0]
 80015d2:	0011      	movs	r1, r2
 80015d4:	2203      	movs	r2, #3
 80015d6:	400a      	ands	r2, r1
 80015d8:	00d2      	lsls	r2, r2, #3
 80015da:	21ff      	movs	r1, #255	@ 0xff
 80015dc:	4091      	lsls	r1, r2
 80015de:	000a      	movs	r2, r1
 80015e0:	43d2      	mvns	r2, r2
 80015e2:	401a      	ands	r2, r3
 80015e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	019b      	lsls	r3, r3, #6
 80015ea:	22ff      	movs	r2, #255	@ 0xff
 80015ec:	401a      	ands	r2, r3
 80015ee:	1dfb      	adds	r3, r7, #7
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	0018      	movs	r0, r3
 80015f4:	2303      	movs	r3, #3
 80015f6:	4003      	ands	r3, r0
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015fc:	4809      	ldr	r0, [pc, #36]	@ (8001624 <__NVIC_SetPriority+0xd8>)
 80015fe:	1dfb      	adds	r3, r7, #7
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	001c      	movs	r4, r3
 8001604:	230f      	movs	r3, #15
 8001606:	4023      	ands	r3, r4
 8001608:	3b08      	subs	r3, #8
 800160a:	089b      	lsrs	r3, r3, #2
 800160c:	430a      	orrs	r2, r1
 800160e:	3306      	adds	r3, #6
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	18c3      	adds	r3, r0, r3
 8001614:	3304      	adds	r3, #4
 8001616:	601a      	str	r2, [r3, #0]
}
 8001618:	46c0      	nop			@ (mov r8, r8)
 800161a:	46bd      	mov	sp, r7
 800161c:	b003      	add	sp, #12
 800161e:	bd90      	pop	{r4, r7, pc}
 8001620:	e000e100 	.word	0xe000e100
 8001624:	e000ed00 	.word	0xe000ed00

08001628 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	1e5a      	subs	r2, r3, #1
 8001634:	2380      	movs	r3, #128	@ 0x80
 8001636:	045b      	lsls	r3, r3, #17
 8001638:	429a      	cmp	r2, r3
 800163a:	d301      	bcc.n	8001640 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800163c:	2301      	movs	r3, #1
 800163e:	e010      	b.n	8001662 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001640:	4b0a      	ldr	r3, [pc, #40]	@ (800166c <SysTick_Config+0x44>)
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	3a01      	subs	r2, #1
 8001646:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001648:	2301      	movs	r3, #1
 800164a:	425b      	negs	r3, r3
 800164c:	2103      	movs	r1, #3
 800164e:	0018      	movs	r0, r3
 8001650:	f7ff ff7c 	bl	800154c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001654:	4b05      	ldr	r3, [pc, #20]	@ (800166c <SysTick_Config+0x44>)
 8001656:	2200      	movs	r2, #0
 8001658:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800165a:	4b04      	ldr	r3, [pc, #16]	@ (800166c <SysTick_Config+0x44>)
 800165c:	2207      	movs	r2, #7
 800165e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001660:	2300      	movs	r3, #0
}
 8001662:	0018      	movs	r0, r3
 8001664:	46bd      	mov	sp, r7
 8001666:	b002      	add	sp, #8
 8001668:	bd80      	pop	{r7, pc}
 800166a:	46c0      	nop			@ (mov r8, r8)
 800166c:	e000e010 	.word	0xe000e010

08001670 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	60b9      	str	r1, [r7, #8]
 8001678:	607a      	str	r2, [r7, #4]
 800167a:	210f      	movs	r1, #15
 800167c:	187b      	adds	r3, r7, r1
 800167e:	1c02      	adds	r2, r0, #0
 8001680:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001682:	68ba      	ldr	r2, [r7, #8]
 8001684:	187b      	adds	r3, r7, r1
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	b25b      	sxtb	r3, r3
 800168a:	0011      	movs	r1, r2
 800168c:	0018      	movs	r0, r3
 800168e:	f7ff ff5d 	bl	800154c <__NVIC_SetPriority>
}
 8001692:	46c0      	nop			@ (mov r8, r8)
 8001694:	46bd      	mov	sp, r7
 8001696:	b004      	add	sp, #16
 8001698:	bd80      	pop	{r7, pc}

0800169a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800169a:	b580      	push	{r7, lr}
 800169c:	b082      	sub	sp, #8
 800169e:	af00      	add	r7, sp, #0
 80016a0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	0018      	movs	r0, r3
 80016a6:	f7ff ffbf 	bl	8001628 <SysTick_Config>
 80016aa:	0003      	movs	r3, r0
}
 80016ac:	0018      	movs	r0, r3
 80016ae:	46bd      	mov	sp, r7
 80016b0:	b002      	add	sp, #8
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016be:	2300      	movs	r3, #0
 80016c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016c2:	e147      	b.n	8001954 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2101      	movs	r1, #1
 80016ca:	697a      	ldr	r2, [r7, #20]
 80016cc:	4091      	lsls	r1, r2
 80016ce:	000a      	movs	r2, r1
 80016d0:	4013      	ands	r3, r2
 80016d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d100      	bne.n	80016dc <HAL_GPIO_Init+0x28>
 80016da:	e138      	b.n	800194e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	2203      	movs	r2, #3
 80016e2:	4013      	ands	r3, r2
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d005      	beq.n	80016f4 <HAL_GPIO_Init+0x40>
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	2203      	movs	r2, #3
 80016ee:	4013      	ands	r3, r2
 80016f0:	2b02      	cmp	r3, #2
 80016f2:	d130      	bne.n	8001756 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	005b      	lsls	r3, r3, #1
 80016fe:	2203      	movs	r2, #3
 8001700:	409a      	lsls	r2, r3
 8001702:	0013      	movs	r3, r2
 8001704:	43da      	mvns	r2, r3
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	4013      	ands	r3, r2
 800170a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	68da      	ldr	r2, [r3, #12]
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	409a      	lsls	r2, r3
 8001716:	0013      	movs	r3, r2
 8001718:	693a      	ldr	r2, [r7, #16]
 800171a:	4313      	orrs	r3, r2
 800171c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	693a      	ldr	r2, [r7, #16]
 8001722:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800172a:	2201      	movs	r2, #1
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	409a      	lsls	r2, r3
 8001730:	0013      	movs	r3, r2
 8001732:	43da      	mvns	r2, r3
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	4013      	ands	r3, r2
 8001738:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	091b      	lsrs	r3, r3, #4
 8001740:	2201      	movs	r2, #1
 8001742:	401a      	ands	r2, r3
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	409a      	lsls	r2, r3
 8001748:	0013      	movs	r3, r2
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	4313      	orrs	r3, r2
 800174e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	2203      	movs	r2, #3
 800175c:	4013      	ands	r3, r2
 800175e:	2b03      	cmp	r3, #3
 8001760:	d017      	beq.n	8001792 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	68db      	ldr	r3, [r3, #12]
 8001766:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	005b      	lsls	r3, r3, #1
 800176c:	2203      	movs	r2, #3
 800176e:	409a      	lsls	r2, r3
 8001770:	0013      	movs	r3, r2
 8001772:	43da      	mvns	r2, r3
 8001774:	693b      	ldr	r3, [r7, #16]
 8001776:	4013      	ands	r3, r2
 8001778:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	689a      	ldr	r2, [r3, #8]
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	409a      	lsls	r2, r3
 8001784:	0013      	movs	r3, r2
 8001786:	693a      	ldr	r2, [r7, #16]
 8001788:	4313      	orrs	r3, r2
 800178a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	2203      	movs	r2, #3
 8001798:	4013      	ands	r3, r2
 800179a:	2b02      	cmp	r3, #2
 800179c:	d123      	bne.n	80017e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	08da      	lsrs	r2, r3, #3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	3208      	adds	r2, #8
 80017a6:	0092      	lsls	r2, r2, #2
 80017a8:	58d3      	ldr	r3, [r2, r3]
 80017aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	2207      	movs	r2, #7
 80017b0:	4013      	ands	r3, r2
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	220f      	movs	r2, #15
 80017b6:	409a      	lsls	r2, r3
 80017b8:	0013      	movs	r3, r2
 80017ba:	43da      	mvns	r2, r3
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	4013      	ands	r3, r2
 80017c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	691a      	ldr	r2, [r3, #16]
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	2107      	movs	r1, #7
 80017ca:	400b      	ands	r3, r1
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	409a      	lsls	r2, r3
 80017d0:	0013      	movs	r3, r2
 80017d2:	693a      	ldr	r2, [r7, #16]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	08da      	lsrs	r2, r3, #3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3208      	adds	r2, #8
 80017e0:	0092      	lsls	r2, r2, #2
 80017e2:	6939      	ldr	r1, [r7, #16]
 80017e4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	2203      	movs	r2, #3
 80017f2:	409a      	lsls	r2, r3
 80017f4:	0013      	movs	r3, r2
 80017f6:	43da      	mvns	r2, r3
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	4013      	ands	r3, r2
 80017fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	2203      	movs	r2, #3
 8001804:	401a      	ands	r2, r3
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	005b      	lsls	r3, r3, #1
 800180a:	409a      	lsls	r2, r3
 800180c:	0013      	movs	r3, r2
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	4313      	orrs	r3, r2
 8001812:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	685a      	ldr	r2, [r3, #4]
 800181e:	23c0      	movs	r3, #192	@ 0xc0
 8001820:	029b      	lsls	r3, r3, #10
 8001822:	4013      	ands	r3, r2
 8001824:	d100      	bne.n	8001828 <HAL_GPIO_Init+0x174>
 8001826:	e092      	b.n	800194e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001828:	4a50      	ldr	r2, [pc, #320]	@ (800196c <HAL_GPIO_Init+0x2b8>)
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	089b      	lsrs	r3, r3, #2
 800182e:	3318      	adds	r3, #24
 8001830:	009b      	lsls	r3, r3, #2
 8001832:	589b      	ldr	r3, [r3, r2]
 8001834:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	2203      	movs	r2, #3
 800183a:	4013      	ands	r3, r2
 800183c:	00db      	lsls	r3, r3, #3
 800183e:	220f      	movs	r2, #15
 8001840:	409a      	lsls	r2, r3
 8001842:	0013      	movs	r3, r2
 8001844:	43da      	mvns	r2, r3
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	4013      	ands	r3, r2
 800184a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	23a0      	movs	r3, #160	@ 0xa0
 8001850:	05db      	lsls	r3, r3, #23
 8001852:	429a      	cmp	r2, r3
 8001854:	d013      	beq.n	800187e <HAL_GPIO_Init+0x1ca>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4a45      	ldr	r2, [pc, #276]	@ (8001970 <HAL_GPIO_Init+0x2bc>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d00d      	beq.n	800187a <HAL_GPIO_Init+0x1c6>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a44      	ldr	r2, [pc, #272]	@ (8001974 <HAL_GPIO_Init+0x2c0>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d007      	beq.n	8001876 <HAL_GPIO_Init+0x1c2>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4a43      	ldr	r2, [pc, #268]	@ (8001978 <HAL_GPIO_Init+0x2c4>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d101      	bne.n	8001872 <HAL_GPIO_Init+0x1be>
 800186e:	2303      	movs	r3, #3
 8001870:	e006      	b.n	8001880 <HAL_GPIO_Init+0x1cc>
 8001872:	2305      	movs	r3, #5
 8001874:	e004      	b.n	8001880 <HAL_GPIO_Init+0x1cc>
 8001876:	2302      	movs	r3, #2
 8001878:	e002      	b.n	8001880 <HAL_GPIO_Init+0x1cc>
 800187a:	2301      	movs	r3, #1
 800187c:	e000      	b.n	8001880 <HAL_GPIO_Init+0x1cc>
 800187e:	2300      	movs	r3, #0
 8001880:	697a      	ldr	r2, [r7, #20]
 8001882:	2103      	movs	r1, #3
 8001884:	400a      	ands	r2, r1
 8001886:	00d2      	lsls	r2, r2, #3
 8001888:	4093      	lsls	r3, r2
 800188a:	693a      	ldr	r2, [r7, #16]
 800188c:	4313      	orrs	r3, r2
 800188e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001890:	4936      	ldr	r1, [pc, #216]	@ (800196c <HAL_GPIO_Init+0x2b8>)
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	089b      	lsrs	r3, r3, #2
 8001896:	3318      	adds	r3, #24
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	693a      	ldr	r2, [r7, #16]
 800189c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800189e:	4b33      	ldr	r3, [pc, #204]	@ (800196c <HAL_GPIO_Init+0x2b8>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	43da      	mvns	r2, r3
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	4013      	ands	r3, r2
 80018ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	685a      	ldr	r2, [r3, #4]
 80018b2:	2380      	movs	r3, #128	@ 0x80
 80018b4:	035b      	lsls	r3, r3, #13
 80018b6:	4013      	ands	r3, r2
 80018b8:	d003      	beq.n	80018c2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80018ba:	693a      	ldr	r2, [r7, #16]
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	4313      	orrs	r3, r2
 80018c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80018c2:	4b2a      	ldr	r3, [pc, #168]	@ (800196c <HAL_GPIO_Init+0x2b8>)
 80018c4:	693a      	ldr	r2, [r7, #16]
 80018c6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80018c8:	4b28      	ldr	r3, [pc, #160]	@ (800196c <HAL_GPIO_Init+0x2b8>)
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	43da      	mvns	r2, r3
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	4013      	ands	r3, r2
 80018d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685a      	ldr	r2, [r3, #4]
 80018dc:	2380      	movs	r3, #128	@ 0x80
 80018de:	039b      	lsls	r3, r3, #14
 80018e0:	4013      	ands	r3, r2
 80018e2:	d003      	beq.n	80018ec <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80018e4:	693a      	ldr	r2, [r7, #16]
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80018ec:	4b1f      	ldr	r3, [pc, #124]	@ (800196c <HAL_GPIO_Init+0x2b8>)
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80018f2:	4a1e      	ldr	r2, [pc, #120]	@ (800196c <HAL_GPIO_Init+0x2b8>)
 80018f4:	2384      	movs	r3, #132	@ 0x84
 80018f6:	58d3      	ldr	r3, [r2, r3]
 80018f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	43da      	mvns	r2, r3
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	4013      	ands	r3, r2
 8001902:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	685a      	ldr	r2, [r3, #4]
 8001908:	2380      	movs	r3, #128	@ 0x80
 800190a:	029b      	lsls	r3, r3, #10
 800190c:	4013      	ands	r3, r2
 800190e:	d003      	beq.n	8001918 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001910:	693a      	ldr	r2, [r7, #16]
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	4313      	orrs	r3, r2
 8001916:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001918:	4914      	ldr	r1, [pc, #80]	@ (800196c <HAL_GPIO_Init+0x2b8>)
 800191a:	2284      	movs	r2, #132	@ 0x84
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001920:	4a12      	ldr	r2, [pc, #72]	@ (800196c <HAL_GPIO_Init+0x2b8>)
 8001922:	2380      	movs	r3, #128	@ 0x80
 8001924:	58d3      	ldr	r3, [r2, r3]
 8001926:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	43da      	mvns	r2, r3
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	4013      	ands	r3, r2
 8001930:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685a      	ldr	r2, [r3, #4]
 8001936:	2380      	movs	r3, #128	@ 0x80
 8001938:	025b      	lsls	r3, r3, #9
 800193a:	4013      	ands	r3, r2
 800193c:	d003      	beq.n	8001946 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	4313      	orrs	r3, r2
 8001944:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001946:	4909      	ldr	r1, [pc, #36]	@ (800196c <HAL_GPIO_Init+0x2b8>)
 8001948:	2280      	movs	r2, #128	@ 0x80
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	3301      	adds	r3, #1
 8001952:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	40da      	lsrs	r2, r3
 800195c:	1e13      	subs	r3, r2, #0
 800195e:	d000      	beq.n	8001962 <HAL_GPIO_Init+0x2ae>
 8001960:	e6b0      	b.n	80016c4 <HAL_GPIO_Init+0x10>
  }
}
 8001962:	46c0      	nop			@ (mov r8, r8)
 8001964:	46c0      	nop			@ (mov r8, r8)
 8001966:	46bd      	mov	sp, r7
 8001968:	b006      	add	sp, #24
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40021800 	.word	0x40021800
 8001970:	50000400 	.word	0x50000400
 8001974:	50000800 	.word	0x50000800
 8001978:	50000c00 	.word	0x50000c00

0800197c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	000a      	movs	r2, r1
 8001986:	1cbb      	adds	r3, r7, #2
 8001988:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	691b      	ldr	r3, [r3, #16]
 800198e:	1cba      	adds	r2, r7, #2
 8001990:	8812      	ldrh	r2, [r2, #0]
 8001992:	4013      	ands	r3, r2
 8001994:	d004      	beq.n	80019a0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001996:	230f      	movs	r3, #15
 8001998:	18fb      	adds	r3, r7, r3
 800199a:	2201      	movs	r2, #1
 800199c:	701a      	strb	r2, [r3, #0]
 800199e:	e003      	b.n	80019a8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80019a0:	230f      	movs	r3, #15
 80019a2:	18fb      	adds	r3, r7, r3
 80019a4:	2200      	movs	r2, #0
 80019a6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80019a8:	230f      	movs	r3, #15
 80019aa:	18fb      	adds	r3, r7, r3
 80019ac:	781b      	ldrb	r3, [r3, #0]
}
 80019ae:	0018      	movs	r0, r3
 80019b0:	46bd      	mov	sp, r7
 80019b2:	b004      	add	sp, #16
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019b6:	b580      	push	{r7, lr}
 80019b8:	b082      	sub	sp, #8
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
 80019be:	0008      	movs	r0, r1
 80019c0:	0011      	movs	r1, r2
 80019c2:	1cbb      	adds	r3, r7, #2
 80019c4:	1c02      	adds	r2, r0, #0
 80019c6:	801a      	strh	r2, [r3, #0]
 80019c8:	1c7b      	adds	r3, r7, #1
 80019ca:	1c0a      	adds	r2, r1, #0
 80019cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019ce:	1c7b      	adds	r3, r7, #1
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d004      	beq.n	80019e0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80019d6:	1cbb      	adds	r3, r7, #2
 80019d8:	881a      	ldrh	r2, [r3, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80019de:	e003      	b.n	80019e8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80019e0:	1cbb      	adds	r3, r7, #2
 80019e2:	881a      	ldrh	r2, [r3, #0]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80019e8:	46c0      	nop			@ (mov r8, r8)
 80019ea:	46bd      	mov	sp, r7
 80019ec:	b002      	add	sp, #8
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d101      	bne.n	8001a02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	e08f      	b.n	8001b22 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2241      	movs	r2, #65	@ 0x41
 8001a06:	5c9b      	ldrb	r3, [r3, r2]
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d107      	bne.n	8001a1e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2240      	movs	r2, #64	@ 0x40
 8001a12:	2100      	movs	r1, #0
 8001a14:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	0018      	movs	r0, r3
 8001a1a:	f7ff fa91 	bl	8000f40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2241      	movs	r2, #65	@ 0x41
 8001a22:	2124      	movs	r1, #36	@ 0x24
 8001a24:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2101      	movs	r1, #1
 8001a32:	438a      	bics	r2, r1
 8001a34:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685a      	ldr	r2, [r3, #4]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	493b      	ldr	r1, [pc, #236]	@ (8001b2c <HAL_I2C_Init+0x13c>)
 8001a40:	400a      	ands	r2, r1
 8001a42:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	689a      	ldr	r2, [r3, #8]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4938      	ldr	r1, [pc, #224]	@ (8001b30 <HAL_I2C_Init+0x140>)
 8001a50:	400a      	ands	r2, r1
 8001a52:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d108      	bne.n	8001a6e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	689a      	ldr	r2, [r3, #8]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2180      	movs	r1, #128	@ 0x80
 8001a66:	0209      	lsls	r1, r1, #8
 8001a68:	430a      	orrs	r2, r1
 8001a6a:	609a      	str	r2, [r3, #8]
 8001a6c:	e007      	b.n	8001a7e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	689a      	ldr	r2, [r3, #8]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	2184      	movs	r1, #132	@ 0x84
 8001a78:	0209      	lsls	r1, r1, #8
 8001a7a:	430a      	orrs	r2, r1
 8001a7c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d109      	bne.n	8001a9a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	685a      	ldr	r2, [r3, #4]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2180      	movs	r1, #128	@ 0x80
 8001a92:	0109      	lsls	r1, r1, #4
 8001a94:	430a      	orrs	r2, r1
 8001a96:	605a      	str	r2, [r3, #4]
 8001a98:	e007      	b.n	8001aaa <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	685a      	ldr	r2, [r3, #4]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4923      	ldr	r1, [pc, #140]	@ (8001b34 <HAL_I2C_Init+0x144>)
 8001aa6:	400a      	ands	r2, r1
 8001aa8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	685a      	ldr	r2, [r3, #4]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4920      	ldr	r1, [pc, #128]	@ (8001b38 <HAL_I2C_Init+0x148>)
 8001ab6:	430a      	orrs	r2, r1
 8001ab8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	68da      	ldr	r2, [r3, #12]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	491a      	ldr	r1, [pc, #104]	@ (8001b30 <HAL_I2C_Init+0x140>)
 8001ac6:	400a      	ands	r2, r1
 8001ac8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	691a      	ldr	r2, [r3, #16]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	695b      	ldr	r3, [r3, #20]
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	699b      	ldr	r3, [r3, #24]
 8001ada:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	430a      	orrs	r2, r1
 8001ae2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	69d9      	ldr	r1, [r3, #28]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6a1a      	ldr	r2, [r3, #32]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	430a      	orrs	r2, r1
 8001af2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	2101      	movs	r1, #1
 8001b00:	430a      	orrs	r2, r1
 8001b02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2200      	movs	r2, #0
 8001b08:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2241      	movs	r2, #65	@ 0x41
 8001b0e:	2120      	movs	r1, #32
 8001b10:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2200      	movs	r2, #0
 8001b16:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2242      	movs	r2, #66	@ 0x42
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	0018      	movs	r0, r3
 8001b24:	46bd      	mov	sp, r7
 8001b26:	b002      	add	sp, #8
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	46c0      	nop			@ (mov r8, r8)
 8001b2c:	f0ffffff 	.word	0xf0ffffff
 8001b30:	ffff7fff 	.word	0xffff7fff
 8001b34:	fffff7ff 	.word	0xfffff7ff
 8001b38:	02008000 	.word	0x02008000

08001b3c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001b3c:	b590      	push	{r4, r7, lr}
 8001b3e:	b089      	sub	sp, #36	@ 0x24
 8001b40:	af02      	add	r7, sp, #8
 8001b42:	60f8      	str	r0, [r7, #12]
 8001b44:	0008      	movs	r0, r1
 8001b46:	607a      	str	r2, [r7, #4]
 8001b48:	0019      	movs	r1, r3
 8001b4a:	230a      	movs	r3, #10
 8001b4c:	18fb      	adds	r3, r7, r3
 8001b4e:	1c02      	adds	r2, r0, #0
 8001b50:	801a      	strh	r2, [r3, #0]
 8001b52:	2308      	movs	r3, #8
 8001b54:	18fb      	adds	r3, r7, r3
 8001b56:	1c0a      	adds	r2, r1, #0
 8001b58:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	2241      	movs	r2, #65	@ 0x41
 8001b5e:	5c9b      	ldrb	r3, [r3, r2]
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	2b20      	cmp	r3, #32
 8001b64:	d000      	beq.n	8001b68 <HAL_I2C_Master_Transmit+0x2c>
 8001b66:	e10a      	b.n	8001d7e <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2240      	movs	r2, #64	@ 0x40
 8001b6c:	5c9b      	ldrb	r3, [r3, r2]
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d101      	bne.n	8001b76 <HAL_I2C_Master_Transmit+0x3a>
 8001b72:	2302      	movs	r3, #2
 8001b74:	e104      	b.n	8001d80 <HAL_I2C_Master_Transmit+0x244>
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2240      	movs	r2, #64	@ 0x40
 8001b7a:	2101      	movs	r1, #1
 8001b7c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001b7e:	f7ff fcb7 	bl	80014f0 <HAL_GetTick>
 8001b82:	0003      	movs	r3, r0
 8001b84:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001b86:	2380      	movs	r3, #128	@ 0x80
 8001b88:	0219      	lsls	r1, r3, #8
 8001b8a:	68f8      	ldr	r0, [r7, #12]
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	9300      	str	r3, [sp, #0]
 8001b90:	2319      	movs	r3, #25
 8001b92:	2201      	movs	r2, #1
 8001b94:	f000 fb22 	bl	80021dc <I2C_WaitOnFlagUntilTimeout>
 8001b98:	1e03      	subs	r3, r0, #0
 8001b9a:	d001      	beq.n	8001ba0 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e0ef      	b.n	8001d80 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2241      	movs	r2, #65	@ 0x41
 8001ba4:	2121      	movs	r1, #33	@ 0x21
 8001ba6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	2242      	movs	r2, #66	@ 0x42
 8001bac:	2110      	movs	r1, #16
 8001bae:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	2208      	movs	r2, #8
 8001bc0:	18ba      	adds	r2, r7, r2
 8001bc2:	8812      	ldrh	r2, [r2, #0]
 8001bc4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bd0:	b29b      	uxth	r3, r3
 8001bd2:	2bff      	cmp	r3, #255	@ 0xff
 8001bd4:	d906      	bls.n	8001be4 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	22ff      	movs	r2, #255	@ 0xff
 8001bda:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001bdc:	2380      	movs	r3, #128	@ 0x80
 8001bde:	045b      	lsls	r3, r3, #17
 8001be0:	617b      	str	r3, [r7, #20]
 8001be2:	e007      	b.n	8001bf4 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001be8:	b29a      	uxth	r2, r3
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001bee:	2380      	movs	r3, #128	@ 0x80
 8001bf0:	049b      	lsls	r3, r3, #18
 8001bf2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d027      	beq.n	8001c4c <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c00:	781a      	ldrb	r2, [r3, #0]
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c0c:	1c5a      	adds	r2, r3, #1
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c16:	b29b      	uxth	r3, r3
 8001c18:	3b01      	subs	r3, #1
 8001c1a:	b29a      	uxth	r2, r3
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c24:	3b01      	subs	r3, #1
 8001c26:	b29a      	uxth	r2, r3
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	3301      	adds	r3, #1
 8001c34:	b2da      	uxtb	r2, r3
 8001c36:	697c      	ldr	r4, [r7, #20]
 8001c38:	230a      	movs	r3, #10
 8001c3a:	18fb      	adds	r3, r7, r3
 8001c3c:	8819      	ldrh	r1, [r3, #0]
 8001c3e:	68f8      	ldr	r0, [r7, #12]
 8001c40:	4b51      	ldr	r3, [pc, #324]	@ (8001d88 <HAL_I2C_Master_Transmit+0x24c>)
 8001c42:	9300      	str	r3, [sp, #0]
 8001c44:	0023      	movs	r3, r4
 8001c46:	f000 fd41 	bl	80026cc <I2C_TransferConfig>
 8001c4a:	e06f      	b.n	8001d2c <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	697c      	ldr	r4, [r7, #20]
 8001c54:	230a      	movs	r3, #10
 8001c56:	18fb      	adds	r3, r7, r3
 8001c58:	8819      	ldrh	r1, [r3, #0]
 8001c5a:	68f8      	ldr	r0, [r7, #12]
 8001c5c:	4b4a      	ldr	r3, [pc, #296]	@ (8001d88 <HAL_I2C_Master_Transmit+0x24c>)
 8001c5e:	9300      	str	r3, [sp, #0]
 8001c60:	0023      	movs	r3, r4
 8001c62:	f000 fd33 	bl	80026cc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001c66:	e061      	b.n	8001d2c <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c68:	693a      	ldr	r2, [r7, #16]
 8001c6a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	0018      	movs	r0, r3
 8001c70:	f000 fb0c 	bl	800228c <I2C_WaitOnTXISFlagUntilTimeout>
 8001c74:	1e03      	subs	r3, r0, #0
 8001c76:	d001      	beq.n	8001c7c <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e081      	b.n	8001d80 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c80:	781a      	ldrb	r2, [r3, #0]
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c8c:	1c5a      	adds	r2, r3, #1
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	3b01      	subs	r3, #1
 8001c9a:	b29a      	uxth	r2, r3
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ca4:	3b01      	subs	r3, #1
 8001ca6:	b29a      	uxth	r2, r3
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cb0:	b29b      	uxth	r3, r3
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d03a      	beq.n	8001d2c <HAL_I2C_Master_Transmit+0x1f0>
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d136      	bne.n	8001d2c <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001cbe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001cc0:	68f8      	ldr	r0, [r7, #12]
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	9300      	str	r3, [sp, #0]
 8001cc6:	0013      	movs	r3, r2
 8001cc8:	2200      	movs	r2, #0
 8001cca:	2180      	movs	r1, #128	@ 0x80
 8001ccc:	f000 fa86 	bl	80021dc <I2C_WaitOnFlagUntilTimeout>
 8001cd0:	1e03      	subs	r3, r0, #0
 8001cd2:	d001      	beq.n	8001cd8 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e053      	b.n	8001d80 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cdc:	b29b      	uxth	r3, r3
 8001cde:	2bff      	cmp	r3, #255	@ 0xff
 8001ce0:	d911      	bls.n	8001d06 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	22ff      	movs	r2, #255	@ 0xff
 8001ce6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cec:	b2da      	uxtb	r2, r3
 8001cee:	2380      	movs	r3, #128	@ 0x80
 8001cf0:	045c      	lsls	r4, r3, #17
 8001cf2:	230a      	movs	r3, #10
 8001cf4:	18fb      	adds	r3, r7, r3
 8001cf6:	8819      	ldrh	r1, [r3, #0]
 8001cf8:	68f8      	ldr	r0, [r7, #12]
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	9300      	str	r3, [sp, #0]
 8001cfe:	0023      	movs	r3, r4
 8001d00:	f000 fce4 	bl	80026cc <I2C_TransferConfig>
 8001d04:	e012      	b.n	8001d2c <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d0a:	b29a      	uxth	r2, r3
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d14:	b2da      	uxtb	r2, r3
 8001d16:	2380      	movs	r3, #128	@ 0x80
 8001d18:	049c      	lsls	r4, r3, #18
 8001d1a:	230a      	movs	r3, #10
 8001d1c:	18fb      	adds	r3, r7, r3
 8001d1e:	8819      	ldrh	r1, [r3, #0]
 8001d20:	68f8      	ldr	r0, [r7, #12]
 8001d22:	2300      	movs	r3, #0
 8001d24:	9300      	str	r3, [sp, #0]
 8001d26:	0023      	movs	r3, r4
 8001d28:	f000 fcd0 	bl	80026cc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d30:	b29b      	uxth	r3, r3
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d198      	bne.n	8001c68 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	0018      	movs	r0, r3
 8001d3e:	f000 faeb 	bl	8002318 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001d42:	1e03      	subs	r3, r0, #0
 8001d44:	d001      	beq.n	8001d4a <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e01a      	b.n	8001d80 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2220      	movs	r2, #32
 8001d50:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	685a      	ldr	r2, [r3, #4]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	490b      	ldr	r1, [pc, #44]	@ (8001d8c <HAL_I2C_Master_Transmit+0x250>)
 8001d5e:	400a      	ands	r2, r1
 8001d60:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	2241      	movs	r2, #65	@ 0x41
 8001d66:	2120      	movs	r1, #32
 8001d68:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2242      	movs	r2, #66	@ 0x42
 8001d6e:	2100      	movs	r1, #0
 8001d70:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2240      	movs	r2, #64	@ 0x40
 8001d76:	2100      	movs	r1, #0
 8001d78:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	e000      	b.n	8001d80 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8001d7e:	2302      	movs	r3, #2
  }
}
 8001d80:	0018      	movs	r0, r3
 8001d82:	46bd      	mov	sp, r7
 8001d84:	b007      	add	sp, #28
 8001d86:	bd90      	pop	{r4, r7, pc}
 8001d88:	80002000 	.word	0x80002000
 8001d8c:	fe00e800 	.word	0xfe00e800

08001d90 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001d90:	b590      	push	{r4, r7, lr}
 8001d92:	b089      	sub	sp, #36	@ 0x24
 8001d94:	af02      	add	r7, sp, #8
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	0008      	movs	r0, r1
 8001d9a:	607a      	str	r2, [r7, #4]
 8001d9c:	0019      	movs	r1, r3
 8001d9e:	230a      	movs	r3, #10
 8001da0:	18fb      	adds	r3, r7, r3
 8001da2:	1c02      	adds	r2, r0, #0
 8001da4:	801a      	strh	r2, [r3, #0]
 8001da6:	2308      	movs	r3, #8
 8001da8:	18fb      	adds	r3, r7, r3
 8001daa:	1c0a      	adds	r2, r1, #0
 8001dac:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	2241      	movs	r2, #65	@ 0x41
 8001db2:	5c9b      	ldrb	r3, [r3, r2]
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	2b20      	cmp	r3, #32
 8001db8:	d000      	beq.n	8001dbc <HAL_I2C_Master_Receive+0x2c>
 8001dba:	e0e8      	b.n	8001f8e <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2240      	movs	r2, #64	@ 0x40
 8001dc0:	5c9b      	ldrb	r3, [r3, r2]
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d101      	bne.n	8001dca <HAL_I2C_Master_Receive+0x3a>
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	e0e2      	b.n	8001f90 <HAL_I2C_Master_Receive+0x200>
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2240      	movs	r2, #64	@ 0x40
 8001dce:	2101      	movs	r1, #1
 8001dd0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001dd2:	f7ff fb8d 	bl	80014f0 <HAL_GetTick>
 8001dd6:	0003      	movs	r3, r0
 8001dd8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001dda:	2380      	movs	r3, #128	@ 0x80
 8001ddc:	0219      	lsls	r1, r3, #8
 8001dde:	68f8      	ldr	r0, [r7, #12]
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	9300      	str	r3, [sp, #0]
 8001de4:	2319      	movs	r3, #25
 8001de6:	2201      	movs	r2, #1
 8001de8:	f000 f9f8 	bl	80021dc <I2C_WaitOnFlagUntilTimeout>
 8001dec:	1e03      	subs	r3, r0, #0
 8001dee:	d001      	beq.n	8001df4 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	e0cd      	b.n	8001f90 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2241      	movs	r2, #65	@ 0x41
 8001df8:	2122      	movs	r1, #34	@ 0x22
 8001dfa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2242      	movs	r2, #66	@ 0x42
 8001e00:	2110      	movs	r1, #16
 8001e02:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	2200      	movs	r2, #0
 8001e08:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	2208      	movs	r2, #8
 8001e14:	18ba      	adds	r2, r7, r2
 8001e16:	8812      	ldrh	r2, [r2, #0]
 8001e18:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e24:	b29b      	uxth	r3, r3
 8001e26:	2bff      	cmp	r3, #255	@ 0xff
 8001e28:	d911      	bls.n	8001e4e <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	22ff      	movs	r2, #255	@ 0xff
 8001e2e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e34:	b2da      	uxtb	r2, r3
 8001e36:	2380      	movs	r3, #128	@ 0x80
 8001e38:	045c      	lsls	r4, r3, #17
 8001e3a:	230a      	movs	r3, #10
 8001e3c:	18fb      	adds	r3, r7, r3
 8001e3e:	8819      	ldrh	r1, [r3, #0]
 8001e40:	68f8      	ldr	r0, [r7, #12]
 8001e42:	4b55      	ldr	r3, [pc, #340]	@ (8001f98 <HAL_I2C_Master_Receive+0x208>)
 8001e44:	9300      	str	r3, [sp, #0]
 8001e46:	0023      	movs	r3, r4
 8001e48:	f000 fc40 	bl	80026cc <I2C_TransferConfig>
 8001e4c:	e076      	b.n	8001f3c <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e52:	b29a      	uxth	r2, r3
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e5c:	b2da      	uxtb	r2, r3
 8001e5e:	2380      	movs	r3, #128	@ 0x80
 8001e60:	049c      	lsls	r4, r3, #18
 8001e62:	230a      	movs	r3, #10
 8001e64:	18fb      	adds	r3, r7, r3
 8001e66:	8819      	ldrh	r1, [r3, #0]
 8001e68:	68f8      	ldr	r0, [r7, #12]
 8001e6a:	4b4b      	ldr	r3, [pc, #300]	@ (8001f98 <HAL_I2C_Master_Receive+0x208>)
 8001e6c:	9300      	str	r3, [sp, #0]
 8001e6e:	0023      	movs	r3, r4
 8001e70:	f000 fc2c 	bl	80026cc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001e74:	e062      	b.n	8001f3c <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e76:	697a      	ldr	r2, [r7, #20]
 8001e78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	0018      	movs	r0, r3
 8001e7e:	f000 fa8f 	bl	80023a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001e82:	1e03      	subs	r3, r0, #0
 8001e84:	d001      	beq.n	8001e8a <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e082      	b.n	8001f90 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e94:	b2d2      	uxtb	r2, r2
 8001e96:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e9c:	1c5a      	adds	r2, r3, #1
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ea6:	3b01      	subs	r3, #1
 8001ea8:	b29a      	uxth	r2, r3
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	3b01      	subs	r3, #1
 8001eb6:	b29a      	uxth	r2, r3
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ec0:	b29b      	uxth	r3, r3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d03a      	beq.n	8001f3c <HAL_I2C_Master_Receive+0x1ac>
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d136      	bne.n	8001f3c <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001ece:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ed0:	68f8      	ldr	r0, [r7, #12]
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	9300      	str	r3, [sp, #0]
 8001ed6:	0013      	movs	r3, r2
 8001ed8:	2200      	movs	r2, #0
 8001eda:	2180      	movs	r1, #128	@ 0x80
 8001edc:	f000 f97e 	bl	80021dc <I2C_WaitOnFlagUntilTimeout>
 8001ee0:	1e03      	subs	r3, r0, #0
 8001ee2:	d001      	beq.n	8001ee8 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e053      	b.n	8001f90 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	2bff      	cmp	r3, #255	@ 0xff
 8001ef0:	d911      	bls.n	8001f16 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	22ff      	movs	r2, #255	@ 0xff
 8001ef6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001efc:	b2da      	uxtb	r2, r3
 8001efe:	2380      	movs	r3, #128	@ 0x80
 8001f00:	045c      	lsls	r4, r3, #17
 8001f02:	230a      	movs	r3, #10
 8001f04:	18fb      	adds	r3, r7, r3
 8001f06:	8819      	ldrh	r1, [r3, #0]
 8001f08:	68f8      	ldr	r0, [r7, #12]
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	9300      	str	r3, [sp, #0]
 8001f0e:	0023      	movs	r3, r4
 8001f10:	f000 fbdc 	bl	80026cc <I2C_TransferConfig>
 8001f14:	e012      	b.n	8001f3c <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f1a:	b29a      	uxth	r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f24:	b2da      	uxtb	r2, r3
 8001f26:	2380      	movs	r3, #128	@ 0x80
 8001f28:	049c      	lsls	r4, r3, #18
 8001f2a:	230a      	movs	r3, #10
 8001f2c:	18fb      	adds	r3, r7, r3
 8001f2e:	8819      	ldrh	r1, [r3, #0]
 8001f30:	68f8      	ldr	r0, [r7, #12]
 8001f32:	2300      	movs	r3, #0
 8001f34:	9300      	str	r3, [sp, #0]
 8001f36:	0023      	movs	r3, r4
 8001f38:	f000 fbc8 	bl	80026cc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d197      	bne.n	8001e76 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f46:	697a      	ldr	r2, [r7, #20]
 8001f48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	0018      	movs	r0, r3
 8001f4e:	f000 f9e3 	bl	8002318 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f52:	1e03      	subs	r3, r0, #0
 8001f54:	d001      	beq.n	8001f5a <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e01a      	b.n	8001f90 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	2220      	movs	r2, #32
 8001f60:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	685a      	ldr	r2, [r3, #4]
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	490b      	ldr	r1, [pc, #44]	@ (8001f9c <HAL_I2C_Master_Receive+0x20c>)
 8001f6e:	400a      	ands	r2, r1
 8001f70:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2241      	movs	r2, #65	@ 0x41
 8001f76:	2120      	movs	r1, #32
 8001f78:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2242      	movs	r2, #66	@ 0x42
 8001f7e:	2100      	movs	r1, #0
 8001f80:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	2240      	movs	r2, #64	@ 0x40
 8001f86:	2100      	movs	r1, #0
 8001f88:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	e000      	b.n	8001f90 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8001f8e:	2302      	movs	r3, #2
  }
}
 8001f90:	0018      	movs	r0, r3
 8001f92:	46bd      	mov	sp, r7
 8001f94:	b007      	add	sp, #28
 8001f96:	bd90      	pop	{r4, r7, pc}
 8001f98:	80002400 	.word	0x80002400
 8001f9c:	fe00e800 	.word	0xfe00e800

08001fa0 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b08a      	sub	sp, #40	@ 0x28
 8001fa4:	af02      	add	r7, sp, #8
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	607a      	str	r2, [r7, #4]
 8001faa:	603b      	str	r3, [r7, #0]
 8001fac:	230a      	movs	r3, #10
 8001fae:	18fb      	adds	r3, r7, r3
 8001fb0:	1c0a      	adds	r2, r1, #0
 8001fb2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2241      	movs	r2, #65	@ 0x41
 8001fbc:	5c9b      	ldrb	r3, [r3, r2]
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	2b20      	cmp	r3, #32
 8001fc2:	d000      	beq.n	8001fc6 <HAL_I2C_IsDeviceReady+0x26>
 8001fc4:	e0df      	b.n	8002186 <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	699a      	ldr	r2, [r3, #24]
 8001fcc:	2380      	movs	r3, #128	@ 0x80
 8001fce:	021b      	lsls	r3, r3, #8
 8001fd0:	401a      	ands	r2, r3
 8001fd2:	2380      	movs	r3, #128	@ 0x80
 8001fd4:	021b      	lsls	r3, r3, #8
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d101      	bne.n	8001fde <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 8001fda:	2302      	movs	r3, #2
 8001fdc:	e0d4      	b.n	8002188 <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2240      	movs	r2, #64	@ 0x40
 8001fe2:	5c9b      	ldrb	r3, [r3, r2]
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d101      	bne.n	8001fec <HAL_I2C_IsDeviceReady+0x4c>
 8001fe8:	2302      	movs	r3, #2
 8001fea:	e0cd      	b.n	8002188 <HAL_I2C_IsDeviceReady+0x1e8>
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2240      	movs	r2, #64	@ 0x40
 8001ff0:	2101      	movs	r1, #1
 8001ff2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2241      	movs	r2, #65	@ 0x41
 8001ff8:	2124      	movs	r1, #36	@ 0x24
 8001ffa:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2200      	movs	r2, #0
 8002000:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	68db      	ldr	r3, [r3, #12]
 8002006:	2b01      	cmp	r3, #1
 8002008:	d107      	bne.n	800201a <HAL_I2C_IsDeviceReady+0x7a>
 800200a:	230a      	movs	r3, #10
 800200c:	18fb      	adds	r3, r7, r3
 800200e:	881b      	ldrh	r3, [r3, #0]
 8002010:	059b      	lsls	r3, r3, #22
 8002012:	0d9b      	lsrs	r3, r3, #22
 8002014:	4a5e      	ldr	r2, [pc, #376]	@ (8002190 <HAL_I2C_IsDeviceReady+0x1f0>)
 8002016:	431a      	orrs	r2, r3
 8002018:	e006      	b.n	8002028 <HAL_I2C_IsDeviceReady+0x88>
 800201a:	230a      	movs	r3, #10
 800201c:	18fb      	adds	r3, r7, r3
 800201e:	881b      	ldrh	r3, [r3, #0]
 8002020:	059b      	lsls	r3, r3, #22
 8002022:	0d9b      	lsrs	r3, r3, #22
 8002024:	4a5b      	ldr	r2, [pc, #364]	@ (8002194 <HAL_I2C_IsDeviceReady+0x1f4>)
 8002026:	431a      	orrs	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800202e:	f7ff fa5f 	bl	80014f0 <HAL_GetTick>
 8002032:	0003      	movs	r3, r0
 8002034:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	699b      	ldr	r3, [r3, #24]
 800203c:	2220      	movs	r2, #32
 800203e:	4013      	ands	r3, r2
 8002040:	3b20      	subs	r3, #32
 8002042:	425a      	negs	r2, r3
 8002044:	4153      	adcs	r3, r2
 8002046:	b2da      	uxtb	r2, r3
 8002048:	231f      	movs	r3, #31
 800204a:	18fb      	adds	r3, r7, r3
 800204c:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	699b      	ldr	r3, [r3, #24]
 8002054:	2210      	movs	r2, #16
 8002056:	4013      	ands	r3, r2
 8002058:	3b10      	subs	r3, #16
 800205a:	425a      	negs	r2, r3
 800205c:	4153      	adcs	r3, r2
 800205e:	b2da      	uxtb	r2, r3
 8002060:	231e      	movs	r3, #30
 8002062:	18fb      	adds	r3, r7, r3
 8002064:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002066:	e035      	b.n	80020d4 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	3301      	adds	r3, #1
 800206c:	d01a      	beq.n	80020a4 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800206e:	f7ff fa3f 	bl	80014f0 <HAL_GetTick>
 8002072:	0002      	movs	r2, r0
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	429a      	cmp	r2, r3
 800207c:	d302      	bcc.n	8002084 <HAL_I2C_IsDeviceReady+0xe4>
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d10f      	bne.n	80020a4 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2241      	movs	r2, #65	@ 0x41
 8002088:	2120      	movs	r1, #32
 800208a:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002090:	2220      	movs	r2, #32
 8002092:	431a      	orrs	r2, r3
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2240      	movs	r2, #64	@ 0x40
 800209c:	2100      	movs	r1, #0
 800209e:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	e071      	b.n	8002188 <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	699b      	ldr	r3, [r3, #24]
 80020aa:	2220      	movs	r2, #32
 80020ac:	4013      	ands	r3, r2
 80020ae:	3b20      	subs	r3, #32
 80020b0:	425a      	negs	r2, r3
 80020b2:	4153      	adcs	r3, r2
 80020b4:	b2da      	uxtb	r2, r3
 80020b6:	231f      	movs	r3, #31
 80020b8:	18fb      	adds	r3, r7, r3
 80020ba:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	699b      	ldr	r3, [r3, #24]
 80020c2:	2210      	movs	r2, #16
 80020c4:	4013      	ands	r3, r2
 80020c6:	3b10      	subs	r3, #16
 80020c8:	425a      	negs	r2, r3
 80020ca:	4153      	adcs	r3, r2
 80020cc:	b2da      	uxtb	r2, r3
 80020ce:	231e      	movs	r3, #30
 80020d0:	18fb      	adds	r3, r7, r3
 80020d2:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80020d4:	231f      	movs	r3, #31
 80020d6:	18fb      	adds	r3, r7, r3
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d104      	bne.n	80020e8 <HAL_I2C_IsDeviceReady+0x148>
 80020de:	231e      	movs	r3, #30
 80020e0:	18fb      	adds	r3, r7, r3
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d0bf      	beq.n	8002068 <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	699b      	ldr	r3, [r3, #24]
 80020ee:	2210      	movs	r2, #16
 80020f0:	4013      	ands	r3, r2
 80020f2:	2b10      	cmp	r3, #16
 80020f4:	d01a      	beq.n	800212c <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80020f6:	683a      	ldr	r2, [r7, #0]
 80020f8:	68f8      	ldr	r0, [r7, #12]
 80020fa:	69bb      	ldr	r3, [r7, #24]
 80020fc:	9300      	str	r3, [sp, #0]
 80020fe:	0013      	movs	r3, r2
 8002100:	2200      	movs	r2, #0
 8002102:	2120      	movs	r1, #32
 8002104:	f000 f86a 	bl	80021dc <I2C_WaitOnFlagUntilTimeout>
 8002108:	1e03      	subs	r3, r0, #0
 800210a:	d001      	beq.n	8002110 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e03b      	b.n	8002188 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	2220      	movs	r2, #32
 8002116:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2241      	movs	r2, #65	@ 0x41
 800211c:	2120      	movs	r1, #32
 800211e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2240      	movs	r2, #64	@ 0x40
 8002124:	2100      	movs	r1, #0
 8002126:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8002128:	2300      	movs	r3, #0
 800212a:	e02d      	b.n	8002188 <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800212c:	683a      	ldr	r2, [r7, #0]
 800212e:	68f8      	ldr	r0, [r7, #12]
 8002130:	69bb      	ldr	r3, [r7, #24]
 8002132:	9300      	str	r3, [sp, #0]
 8002134:	0013      	movs	r3, r2
 8002136:	2200      	movs	r2, #0
 8002138:	2120      	movs	r1, #32
 800213a:	f000 f84f 	bl	80021dc <I2C_WaitOnFlagUntilTimeout>
 800213e:	1e03      	subs	r3, r0, #0
 8002140:	d001      	beq.n	8002146 <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e020      	b.n	8002188 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2210      	movs	r2, #16
 800214c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	2220      	movs	r2, #32
 8002154:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	3301      	adds	r3, #1
 800215a:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	687a      	ldr	r2, [r7, #4]
 8002160:	429a      	cmp	r2, r3
 8002162:	d900      	bls.n	8002166 <HAL_I2C_IsDeviceReady+0x1c6>
 8002164:	e74d      	b.n	8002002 <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2241      	movs	r2, #65	@ 0x41
 800216a:	2120      	movs	r1, #32
 800216c:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002172:	2220      	movs	r2, #32
 8002174:	431a      	orrs	r2, r3
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2240      	movs	r2, #64	@ 0x40
 800217e:	2100      	movs	r1, #0
 8002180:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e000      	b.n	8002188 <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 8002186:	2302      	movs	r3, #2
  }
}
 8002188:	0018      	movs	r0, r3
 800218a:	46bd      	mov	sp, r7
 800218c:	b008      	add	sp, #32
 800218e:	bd80      	pop	{r7, pc}
 8002190:	02002000 	.word	0x02002000
 8002194:	02002800 	.word	0x02002800

08002198 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	699b      	ldr	r3, [r3, #24]
 80021a6:	2202      	movs	r2, #2
 80021a8:	4013      	ands	r3, r2
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d103      	bne.n	80021b6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	2200      	movs	r2, #0
 80021b4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	699b      	ldr	r3, [r3, #24]
 80021bc:	2201      	movs	r2, #1
 80021be:	4013      	ands	r3, r2
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d007      	beq.n	80021d4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	699a      	ldr	r2, [r3, #24]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2101      	movs	r1, #1
 80021d0:	430a      	orrs	r2, r1
 80021d2:	619a      	str	r2, [r3, #24]
  }
}
 80021d4:	46c0      	nop			@ (mov r8, r8)
 80021d6:	46bd      	mov	sp, r7
 80021d8:	b002      	add	sp, #8
 80021da:	bd80      	pop	{r7, pc}

080021dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	60f8      	str	r0, [r7, #12]
 80021e4:	60b9      	str	r1, [r7, #8]
 80021e6:	603b      	str	r3, [r7, #0]
 80021e8:	1dfb      	adds	r3, r7, #7
 80021ea:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021ec:	e03a      	b.n	8002264 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80021ee:	69ba      	ldr	r2, [r7, #24]
 80021f0:	6839      	ldr	r1, [r7, #0]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	0018      	movs	r0, r3
 80021f6:	f000 f971 	bl	80024dc <I2C_IsErrorOccurred>
 80021fa:	1e03      	subs	r3, r0, #0
 80021fc:	d001      	beq.n	8002202 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e040      	b.n	8002284 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	3301      	adds	r3, #1
 8002206:	d02d      	beq.n	8002264 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002208:	f7ff f972 	bl	80014f0 <HAL_GetTick>
 800220c:	0002      	movs	r2, r0
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	683a      	ldr	r2, [r7, #0]
 8002214:	429a      	cmp	r2, r3
 8002216:	d302      	bcc.n	800221e <I2C_WaitOnFlagUntilTimeout+0x42>
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d122      	bne.n	8002264 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	68ba      	ldr	r2, [r7, #8]
 8002226:	4013      	ands	r3, r2
 8002228:	68ba      	ldr	r2, [r7, #8]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	425a      	negs	r2, r3
 800222e:	4153      	adcs	r3, r2
 8002230:	b2db      	uxtb	r3, r3
 8002232:	001a      	movs	r2, r3
 8002234:	1dfb      	adds	r3, r7, #7
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	429a      	cmp	r2, r3
 800223a:	d113      	bne.n	8002264 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002240:	2220      	movs	r2, #32
 8002242:	431a      	orrs	r2, r3
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2241      	movs	r2, #65	@ 0x41
 800224c:	2120      	movs	r1, #32
 800224e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2242      	movs	r2, #66	@ 0x42
 8002254:	2100      	movs	r1, #0
 8002256:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2240      	movs	r2, #64	@ 0x40
 800225c:	2100      	movs	r1, #0
 800225e:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e00f      	b.n	8002284 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	699b      	ldr	r3, [r3, #24]
 800226a:	68ba      	ldr	r2, [r7, #8]
 800226c:	4013      	ands	r3, r2
 800226e:	68ba      	ldr	r2, [r7, #8]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	425a      	negs	r2, r3
 8002274:	4153      	adcs	r3, r2
 8002276:	b2db      	uxtb	r3, r3
 8002278:	001a      	movs	r2, r3
 800227a:	1dfb      	adds	r3, r7, #7
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	429a      	cmp	r2, r3
 8002280:	d0b5      	beq.n	80021ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002282:	2300      	movs	r3, #0
}
 8002284:	0018      	movs	r0, r3
 8002286:	46bd      	mov	sp, r7
 8002288:	b004      	add	sp, #16
 800228a:	bd80      	pop	{r7, pc}

0800228c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	60b9      	str	r1, [r7, #8]
 8002296:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002298:	e032      	b.n	8002300 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	68b9      	ldr	r1, [r7, #8]
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	0018      	movs	r0, r3
 80022a2:	f000 f91b 	bl	80024dc <I2C_IsErrorOccurred>
 80022a6:	1e03      	subs	r3, r0, #0
 80022a8:	d001      	beq.n	80022ae <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e030      	b.n	8002310 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	3301      	adds	r3, #1
 80022b2:	d025      	beq.n	8002300 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022b4:	f7ff f91c 	bl	80014f0 <HAL_GetTick>
 80022b8:	0002      	movs	r2, r0
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	68ba      	ldr	r2, [r7, #8]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d302      	bcc.n	80022ca <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d11a      	bne.n	8002300 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	2202      	movs	r2, #2
 80022d2:	4013      	ands	r3, r2
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d013      	beq.n	8002300 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022dc:	2220      	movs	r2, #32
 80022de:	431a      	orrs	r2, r3
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2241      	movs	r2, #65	@ 0x41
 80022e8:	2120      	movs	r1, #32
 80022ea:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2242      	movs	r2, #66	@ 0x42
 80022f0:	2100      	movs	r1, #0
 80022f2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2240      	movs	r2, #64	@ 0x40
 80022f8:	2100      	movs	r1, #0
 80022fa:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e007      	b.n	8002310 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	699b      	ldr	r3, [r3, #24]
 8002306:	2202      	movs	r2, #2
 8002308:	4013      	ands	r3, r2
 800230a:	2b02      	cmp	r3, #2
 800230c:	d1c5      	bne.n	800229a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800230e:	2300      	movs	r3, #0
}
 8002310:	0018      	movs	r0, r3
 8002312:	46bd      	mov	sp, r7
 8002314:	b004      	add	sp, #16
 8002316:	bd80      	pop	{r7, pc}

08002318 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002324:	e02f      	b.n	8002386 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	68b9      	ldr	r1, [r7, #8]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	0018      	movs	r0, r3
 800232e:	f000 f8d5 	bl	80024dc <I2C_IsErrorOccurred>
 8002332:	1e03      	subs	r3, r0, #0
 8002334:	d001      	beq.n	800233a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e02d      	b.n	8002396 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800233a:	f7ff f8d9 	bl	80014f0 <HAL_GetTick>
 800233e:	0002      	movs	r2, r0
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	68ba      	ldr	r2, [r7, #8]
 8002346:	429a      	cmp	r2, r3
 8002348:	d302      	bcc.n	8002350 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d11a      	bne.n	8002386 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	699b      	ldr	r3, [r3, #24]
 8002356:	2220      	movs	r2, #32
 8002358:	4013      	ands	r3, r2
 800235a:	2b20      	cmp	r3, #32
 800235c:	d013      	beq.n	8002386 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002362:	2220      	movs	r2, #32
 8002364:	431a      	orrs	r2, r3
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2241      	movs	r2, #65	@ 0x41
 800236e:	2120      	movs	r1, #32
 8002370:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2242      	movs	r2, #66	@ 0x42
 8002376:	2100      	movs	r1, #0
 8002378:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2240      	movs	r2, #64	@ 0x40
 800237e:	2100      	movs	r1, #0
 8002380:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e007      	b.n	8002396 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	2220      	movs	r2, #32
 800238e:	4013      	ands	r3, r2
 8002390:	2b20      	cmp	r3, #32
 8002392:	d1c8      	bne.n	8002326 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002394:	2300      	movs	r3, #0
}
 8002396:	0018      	movs	r0, r3
 8002398:	46bd      	mov	sp, r7
 800239a:	b004      	add	sp, #16
 800239c:	bd80      	pop	{r7, pc}
	...

080023a0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b086      	sub	sp, #24
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	60f8      	str	r0, [r7, #12]
 80023a8:	60b9      	str	r1, [r7, #8]
 80023aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023ac:	2317      	movs	r3, #23
 80023ae:	18fb      	adds	r3, r7, r3
 80023b0:	2200      	movs	r2, #0
 80023b2:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80023b4:	e07b      	b.n	80024ae <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80023b6:	687a      	ldr	r2, [r7, #4]
 80023b8:	68b9      	ldr	r1, [r7, #8]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	0018      	movs	r0, r3
 80023be:	f000 f88d 	bl	80024dc <I2C_IsErrorOccurred>
 80023c2:	1e03      	subs	r3, r0, #0
 80023c4:	d003      	beq.n	80023ce <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 80023c6:	2317      	movs	r3, #23
 80023c8:	18fb      	adds	r3, r7, r3
 80023ca:	2201      	movs	r2, #1
 80023cc:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	699b      	ldr	r3, [r3, #24]
 80023d4:	2220      	movs	r2, #32
 80023d6:	4013      	ands	r3, r2
 80023d8:	2b20      	cmp	r3, #32
 80023da:	d140      	bne.n	800245e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 80023dc:	2117      	movs	r1, #23
 80023de:	187b      	adds	r3, r7, r1
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d13b      	bne.n	800245e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	699b      	ldr	r3, [r3, #24]
 80023ec:	2204      	movs	r2, #4
 80023ee:	4013      	ands	r3, r2
 80023f0:	2b04      	cmp	r3, #4
 80023f2:	d106      	bne.n	8002402 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d002      	beq.n	8002402 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80023fc:	187b      	adds	r3, r7, r1
 80023fe:	2200      	movs	r2, #0
 8002400:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	699b      	ldr	r3, [r3, #24]
 8002408:	2210      	movs	r2, #16
 800240a:	4013      	ands	r3, r2
 800240c:	2b10      	cmp	r3, #16
 800240e:	d123      	bne.n	8002458 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2210      	movs	r2, #16
 8002416:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2204      	movs	r2, #4
 800241c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2220      	movs	r2, #32
 8002424:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	685a      	ldr	r2, [r3, #4]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4929      	ldr	r1, [pc, #164]	@ (80024d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8002432:	400a      	ands	r2, r1
 8002434:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2241      	movs	r2, #65	@ 0x41
 800243a:	2120      	movs	r1, #32
 800243c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2242      	movs	r2, #66	@ 0x42
 8002442:	2100      	movs	r1, #0
 8002444:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2240      	movs	r2, #64	@ 0x40
 800244a:	2100      	movs	r1, #0
 800244c:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 800244e:	2317      	movs	r3, #23
 8002450:	18fb      	adds	r3, r7, r3
 8002452:	2201      	movs	r2, #1
 8002454:	701a      	strb	r2, [r3, #0]
 8002456:	e002      	b.n	800245e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2200      	movs	r2, #0
 800245c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800245e:	f7ff f847 	bl	80014f0 <HAL_GetTick>
 8002462:	0002      	movs	r2, r0
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	68ba      	ldr	r2, [r7, #8]
 800246a:	429a      	cmp	r2, r3
 800246c:	d302      	bcc.n	8002474 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d11c      	bne.n	80024ae <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8002474:	2017      	movs	r0, #23
 8002476:	183b      	adds	r3, r7, r0
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d117      	bne.n	80024ae <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	699b      	ldr	r3, [r3, #24]
 8002484:	2204      	movs	r2, #4
 8002486:	4013      	ands	r3, r2
 8002488:	2b04      	cmp	r3, #4
 800248a:	d010      	beq.n	80024ae <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002490:	2220      	movs	r2, #32
 8002492:	431a      	orrs	r2, r3
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2241      	movs	r2, #65	@ 0x41
 800249c:	2120      	movs	r1, #32
 800249e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2240      	movs	r2, #64	@ 0x40
 80024a4:	2100      	movs	r1, #0
 80024a6:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80024a8:	183b      	adds	r3, r7, r0
 80024aa:	2201      	movs	r2, #1
 80024ac:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	2204      	movs	r2, #4
 80024b6:	4013      	ands	r3, r2
 80024b8:	2b04      	cmp	r3, #4
 80024ba:	d005      	beq.n	80024c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80024bc:	2317      	movs	r3, #23
 80024be:	18fb      	adds	r3, r7, r3
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d100      	bne.n	80024c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80024c6:	e776      	b.n	80023b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 80024c8:	2317      	movs	r3, #23
 80024ca:	18fb      	adds	r3, r7, r3
 80024cc:	781b      	ldrb	r3, [r3, #0]
}
 80024ce:	0018      	movs	r0, r3
 80024d0:	46bd      	mov	sp, r7
 80024d2:	b006      	add	sp, #24
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	46c0      	nop			@ (mov r8, r8)
 80024d8:	fe00e800 	.word	0xfe00e800

080024dc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b08a      	sub	sp, #40	@ 0x28
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	60f8      	str	r0, [r7, #12]
 80024e4:	60b9      	str	r1, [r7, #8]
 80024e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024e8:	2327      	movs	r3, #39	@ 0x27
 80024ea:	18fb      	adds	r3, r7, r3
 80024ec:	2200      	movs	r2, #0
 80024ee:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	699b      	ldr	r3, [r3, #24]
 80024f6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80024f8:	2300      	movs	r3, #0
 80024fa:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	2210      	movs	r2, #16
 8002504:	4013      	ands	r3, r2
 8002506:	d100      	bne.n	800250a <I2C_IsErrorOccurred+0x2e>
 8002508:	e079      	b.n	80025fe <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	2210      	movs	r2, #16
 8002510:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002512:	e057      	b.n	80025c4 <I2C_IsErrorOccurred+0xe8>
 8002514:	2227      	movs	r2, #39	@ 0x27
 8002516:	18bb      	adds	r3, r7, r2
 8002518:	18ba      	adds	r2, r7, r2
 800251a:	7812      	ldrb	r2, [r2, #0]
 800251c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	3301      	adds	r3, #1
 8002522:	d04f      	beq.n	80025c4 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002524:	f7fe ffe4 	bl	80014f0 <HAL_GetTick>
 8002528:	0002      	movs	r2, r0
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	68ba      	ldr	r2, [r7, #8]
 8002530:	429a      	cmp	r2, r3
 8002532:	d302      	bcc.n	800253a <I2C_IsErrorOccurred+0x5e>
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d144      	bne.n	80025c4 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	685a      	ldr	r2, [r3, #4]
 8002540:	2380      	movs	r3, #128	@ 0x80
 8002542:	01db      	lsls	r3, r3, #7
 8002544:	4013      	ands	r3, r2
 8002546:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002548:	2013      	movs	r0, #19
 800254a:	183b      	adds	r3, r7, r0
 800254c:	68fa      	ldr	r2, [r7, #12]
 800254e:	2142      	movs	r1, #66	@ 0x42
 8002550:	5c52      	ldrb	r2, [r2, r1]
 8002552:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	699a      	ldr	r2, [r3, #24]
 800255a:	2380      	movs	r3, #128	@ 0x80
 800255c:	021b      	lsls	r3, r3, #8
 800255e:	401a      	ands	r2, r3
 8002560:	2380      	movs	r3, #128	@ 0x80
 8002562:	021b      	lsls	r3, r3, #8
 8002564:	429a      	cmp	r2, r3
 8002566:	d126      	bne.n	80025b6 <I2C_IsErrorOccurred+0xda>
 8002568:	697a      	ldr	r2, [r7, #20]
 800256a:	2380      	movs	r3, #128	@ 0x80
 800256c:	01db      	lsls	r3, r3, #7
 800256e:	429a      	cmp	r2, r3
 8002570:	d021      	beq.n	80025b6 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8002572:	183b      	adds	r3, r7, r0
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	2b20      	cmp	r3, #32
 8002578:	d01d      	beq.n	80025b6 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	685a      	ldr	r2, [r3, #4]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2180      	movs	r1, #128	@ 0x80
 8002586:	01c9      	lsls	r1, r1, #7
 8002588:	430a      	orrs	r2, r1
 800258a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800258c:	f7fe ffb0 	bl	80014f0 <HAL_GetTick>
 8002590:	0003      	movs	r3, r0
 8002592:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002594:	e00f      	b.n	80025b6 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002596:	f7fe ffab 	bl	80014f0 <HAL_GetTick>
 800259a:	0002      	movs	r2, r0
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	2b19      	cmp	r3, #25
 80025a2:	d908      	bls.n	80025b6 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80025a4:	6a3b      	ldr	r3, [r7, #32]
 80025a6:	2220      	movs	r2, #32
 80025a8:	4313      	orrs	r3, r2
 80025aa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80025ac:	2327      	movs	r3, #39	@ 0x27
 80025ae:	18fb      	adds	r3, r7, r3
 80025b0:	2201      	movs	r2, #1
 80025b2:	701a      	strb	r2, [r3, #0]

              break;
 80025b4:	e006      	b.n	80025c4 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	2220      	movs	r2, #32
 80025be:	4013      	ands	r3, r2
 80025c0:	2b20      	cmp	r3, #32
 80025c2:	d1e8      	bne.n	8002596 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	2220      	movs	r2, #32
 80025cc:	4013      	ands	r3, r2
 80025ce:	2b20      	cmp	r3, #32
 80025d0:	d004      	beq.n	80025dc <I2C_IsErrorOccurred+0x100>
 80025d2:	2327      	movs	r3, #39	@ 0x27
 80025d4:	18fb      	adds	r3, r7, r3
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d09b      	beq.n	8002514 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80025dc:	2327      	movs	r3, #39	@ 0x27
 80025de:	18fb      	adds	r3, r7, r3
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d103      	bne.n	80025ee <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2220      	movs	r2, #32
 80025ec:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80025ee:	6a3b      	ldr	r3, [r7, #32]
 80025f0:	2204      	movs	r2, #4
 80025f2:	4313      	orrs	r3, r2
 80025f4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80025f6:	2327      	movs	r3, #39	@ 0x27
 80025f8:	18fb      	adds	r3, r7, r3
 80025fa:	2201      	movs	r2, #1
 80025fc:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002606:	69ba      	ldr	r2, [r7, #24]
 8002608:	2380      	movs	r3, #128	@ 0x80
 800260a:	005b      	lsls	r3, r3, #1
 800260c:	4013      	ands	r3, r2
 800260e:	d00c      	beq.n	800262a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002610:	6a3b      	ldr	r3, [r7, #32]
 8002612:	2201      	movs	r2, #1
 8002614:	4313      	orrs	r3, r2
 8002616:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2280      	movs	r2, #128	@ 0x80
 800261e:	0052      	lsls	r2, r2, #1
 8002620:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002622:	2327      	movs	r3, #39	@ 0x27
 8002624:	18fb      	adds	r3, r7, r3
 8002626:	2201      	movs	r2, #1
 8002628:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800262a:	69ba      	ldr	r2, [r7, #24]
 800262c:	2380      	movs	r3, #128	@ 0x80
 800262e:	00db      	lsls	r3, r3, #3
 8002630:	4013      	ands	r3, r2
 8002632:	d00c      	beq.n	800264e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002634:	6a3b      	ldr	r3, [r7, #32]
 8002636:	2208      	movs	r2, #8
 8002638:	4313      	orrs	r3, r2
 800263a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2280      	movs	r2, #128	@ 0x80
 8002642:	00d2      	lsls	r2, r2, #3
 8002644:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002646:	2327      	movs	r3, #39	@ 0x27
 8002648:	18fb      	adds	r3, r7, r3
 800264a:	2201      	movs	r2, #1
 800264c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	2380      	movs	r3, #128	@ 0x80
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	4013      	ands	r3, r2
 8002656:	d00c      	beq.n	8002672 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002658:	6a3b      	ldr	r3, [r7, #32]
 800265a:	2202      	movs	r2, #2
 800265c:	4313      	orrs	r3, r2
 800265e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2280      	movs	r2, #128	@ 0x80
 8002666:	0092      	lsls	r2, r2, #2
 8002668:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800266a:	2327      	movs	r3, #39	@ 0x27
 800266c:	18fb      	adds	r3, r7, r3
 800266e:	2201      	movs	r2, #1
 8002670:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002672:	2327      	movs	r3, #39	@ 0x27
 8002674:	18fb      	adds	r3, r7, r3
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d01d      	beq.n	80026b8 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	0018      	movs	r0, r3
 8002680:	f7ff fd8a 	bl	8002198 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	685a      	ldr	r2, [r3, #4]
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	490e      	ldr	r1, [pc, #56]	@ (80026c8 <I2C_IsErrorOccurred+0x1ec>)
 8002690:	400a      	ands	r2, r1
 8002692:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002698:	6a3b      	ldr	r3, [r7, #32]
 800269a:	431a      	orrs	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2241      	movs	r2, #65	@ 0x41
 80026a4:	2120      	movs	r1, #32
 80026a6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2242      	movs	r2, #66	@ 0x42
 80026ac:	2100      	movs	r1, #0
 80026ae:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2240      	movs	r2, #64	@ 0x40
 80026b4:	2100      	movs	r1, #0
 80026b6:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80026b8:	2327      	movs	r3, #39	@ 0x27
 80026ba:	18fb      	adds	r3, r7, r3
 80026bc:	781b      	ldrb	r3, [r3, #0]
}
 80026be:	0018      	movs	r0, r3
 80026c0:	46bd      	mov	sp, r7
 80026c2:	b00a      	add	sp, #40	@ 0x28
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	46c0      	nop			@ (mov r8, r8)
 80026c8:	fe00e800 	.word	0xfe00e800

080026cc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80026cc:	b590      	push	{r4, r7, lr}
 80026ce:	b087      	sub	sp, #28
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	0008      	movs	r0, r1
 80026d6:	0011      	movs	r1, r2
 80026d8:	607b      	str	r3, [r7, #4]
 80026da:	240a      	movs	r4, #10
 80026dc:	193b      	adds	r3, r7, r4
 80026de:	1c02      	adds	r2, r0, #0
 80026e0:	801a      	strh	r2, [r3, #0]
 80026e2:	2009      	movs	r0, #9
 80026e4:	183b      	adds	r3, r7, r0
 80026e6:	1c0a      	adds	r2, r1, #0
 80026e8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80026ea:	193b      	adds	r3, r7, r4
 80026ec:	881b      	ldrh	r3, [r3, #0]
 80026ee:	059b      	lsls	r3, r3, #22
 80026f0:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80026f2:	183b      	adds	r3, r7, r0
 80026f4:	781b      	ldrb	r3, [r3, #0]
 80026f6:	0419      	lsls	r1, r3, #16
 80026f8:	23ff      	movs	r3, #255	@ 0xff
 80026fa:	041b      	lsls	r3, r3, #16
 80026fc:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80026fe:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002706:	4313      	orrs	r3, r2
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	085b      	lsrs	r3, r3, #1
 800270c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002716:	0d51      	lsrs	r1, r2, #21
 8002718:	2280      	movs	r2, #128	@ 0x80
 800271a:	00d2      	lsls	r2, r2, #3
 800271c:	400a      	ands	r2, r1
 800271e:	4907      	ldr	r1, [pc, #28]	@ (800273c <I2C_TransferConfig+0x70>)
 8002720:	430a      	orrs	r2, r1
 8002722:	43d2      	mvns	r2, r2
 8002724:	401a      	ands	r2, r3
 8002726:	0011      	movs	r1, r2
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	697a      	ldr	r2, [r7, #20]
 800272e:	430a      	orrs	r2, r1
 8002730:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002732:	46c0      	nop			@ (mov r8, r8)
 8002734:	46bd      	mov	sp, r7
 8002736:	b007      	add	sp, #28
 8002738:	bd90      	pop	{r4, r7, pc}
 800273a:	46c0      	nop			@ (mov r8, r8)
 800273c:	03ff63ff 	.word	0x03ff63ff

08002740 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2241      	movs	r2, #65	@ 0x41
 800274e:	5c9b      	ldrb	r3, [r3, r2]
 8002750:	b2db      	uxtb	r3, r3
 8002752:	2b20      	cmp	r3, #32
 8002754:	d138      	bne.n	80027c8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2240      	movs	r2, #64	@ 0x40
 800275a:	5c9b      	ldrb	r3, [r3, r2]
 800275c:	2b01      	cmp	r3, #1
 800275e:	d101      	bne.n	8002764 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002760:	2302      	movs	r3, #2
 8002762:	e032      	b.n	80027ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2240      	movs	r2, #64	@ 0x40
 8002768:	2101      	movs	r1, #1
 800276a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2241      	movs	r2, #65	@ 0x41
 8002770:	2124      	movs	r1, #36	@ 0x24
 8002772:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2101      	movs	r1, #1
 8002780:	438a      	bics	r2, r1
 8002782:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4911      	ldr	r1, [pc, #68]	@ (80027d4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002790:	400a      	ands	r2, r1
 8002792:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	6819      	ldr	r1, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	683a      	ldr	r2, [r7, #0]
 80027a0:	430a      	orrs	r2, r1
 80027a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2101      	movs	r1, #1
 80027b0:	430a      	orrs	r2, r1
 80027b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2241      	movs	r2, #65	@ 0x41
 80027b8:	2120      	movs	r1, #32
 80027ba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2240      	movs	r2, #64	@ 0x40
 80027c0:	2100      	movs	r1, #0
 80027c2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80027c4:	2300      	movs	r3, #0
 80027c6:	e000      	b.n	80027ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80027c8:	2302      	movs	r3, #2
  }
}
 80027ca:	0018      	movs	r0, r3
 80027cc:	46bd      	mov	sp, r7
 80027ce:	b002      	add	sp, #8
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	46c0      	nop			@ (mov r8, r8)
 80027d4:	ffffefff 	.word	0xffffefff

080027d8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2241      	movs	r2, #65	@ 0x41
 80027e6:	5c9b      	ldrb	r3, [r3, r2]
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2b20      	cmp	r3, #32
 80027ec:	d139      	bne.n	8002862 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2240      	movs	r2, #64	@ 0x40
 80027f2:	5c9b      	ldrb	r3, [r3, r2]
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d101      	bne.n	80027fc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80027f8:	2302      	movs	r3, #2
 80027fa:	e033      	b.n	8002864 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2240      	movs	r2, #64	@ 0x40
 8002800:	2101      	movs	r1, #1
 8002802:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2241      	movs	r2, #65	@ 0x41
 8002808:	2124      	movs	r1, #36	@ 0x24
 800280a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	2101      	movs	r1, #1
 8002818:	438a      	bics	r2, r1
 800281a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	4a11      	ldr	r2, [pc, #68]	@ (800286c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002828:	4013      	ands	r3, r2
 800282a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	021b      	lsls	r3, r3, #8
 8002830:	68fa      	ldr	r2, [r7, #12]
 8002832:	4313      	orrs	r3, r2
 8002834:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	68fa      	ldr	r2, [r7, #12]
 800283c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2101      	movs	r1, #1
 800284a:	430a      	orrs	r2, r1
 800284c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2241      	movs	r2, #65	@ 0x41
 8002852:	2120      	movs	r1, #32
 8002854:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2240      	movs	r2, #64	@ 0x40
 800285a:	2100      	movs	r1, #0
 800285c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800285e:	2300      	movs	r3, #0
 8002860:	e000      	b.n	8002864 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002862:	2302      	movs	r3, #2
  }
}
 8002864:	0018      	movs	r0, r3
 8002866:	46bd      	mov	sp, r7
 8002868:	b004      	add	sp, #16
 800286a:	bd80      	pop	{r7, pc}
 800286c:	fffff0ff 	.word	0xfffff0ff

08002870 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002878:	4b19      	ldr	r3, [pc, #100]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a19      	ldr	r2, [pc, #100]	@ (80028e4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800287e:	4013      	ands	r3, r2
 8002880:	0019      	movs	r1, r3
 8002882:	4b17      	ldr	r3, [pc, #92]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	430a      	orrs	r2, r1
 8002888:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	2380      	movs	r3, #128	@ 0x80
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	429a      	cmp	r2, r3
 8002892:	d11f      	bne.n	80028d4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002894:	4b14      	ldr	r3, [pc, #80]	@ (80028e8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	0013      	movs	r3, r2
 800289a:	005b      	lsls	r3, r3, #1
 800289c:	189b      	adds	r3, r3, r2
 800289e:	005b      	lsls	r3, r3, #1
 80028a0:	4912      	ldr	r1, [pc, #72]	@ (80028ec <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80028a2:	0018      	movs	r0, r3
 80028a4:	f7fd fc38 	bl	8000118 <__udivsi3>
 80028a8:	0003      	movs	r3, r0
 80028aa:	3301      	adds	r3, #1
 80028ac:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028ae:	e008      	b.n	80028c2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d003      	beq.n	80028be <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	3b01      	subs	r3, #1
 80028ba:	60fb      	str	r3, [r7, #12]
 80028bc:	e001      	b.n	80028c2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e009      	b.n	80028d6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028c2:	4b07      	ldr	r3, [pc, #28]	@ (80028e0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80028c4:	695a      	ldr	r2, [r3, #20]
 80028c6:	2380      	movs	r3, #128	@ 0x80
 80028c8:	00db      	lsls	r3, r3, #3
 80028ca:	401a      	ands	r2, r3
 80028cc:	2380      	movs	r3, #128	@ 0x80
 80028ce:	00db      	lsls	r3, r3, #3
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d0ed      	beq.n	80028b0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80028d4:	2300      	movs	r3, #0
}
 80028d6:	0018      	movs	r0, r3
 80028d8:	46bd      	mov	sp, r7
 80028da:	b004      	add	sp, #16
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	46c0      	nop			@ (mov r8, r8)
 80028e0:	40007000 	.word	0x40007000
 80028e4:	fffff9ff 	.word	0xfffff9ff
 80028e8:	20000000 	.word	0x20000000
 80028ec:	000f4240 	.word	0x000f4240

080028f0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80028f4:	4b03      	ldr	r3, [pc, #12]	@ (8002904 <LL_RCC_GetAPB1Prescaler+0x14>)
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	23e0      	movs	r3, #224	@ 0xe0
 80028fa:	01db      	lsls	r3, r3, #7
 80028fc:	4013      	ands	r3, r2
}
 80028fe:	0018      	movs	r0, r3
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	40021000 	.word	0x40021000

08002908 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b088      	sub	sp, #32
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d101      	bne.n	800291a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e2fe      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2201      	movs	r2, #1
 8002920:	4013      	ands	r3, r2
 8002922:	d100      	bne.n	8002926 <HAL_RCC_OscConfig+0x1e>
 8002924:	e07c      	b.n	8002a20 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002926:	4bc3      	ldr	r3, [pc, #780]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	2238      	movs	r2, #56	@ 0x38
 800292c:	4013      	ands	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002930:	4bc0      	ldr	r3, [pc, #768]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	2203      	movs	r2, #3
 8002936:	4013      	ands	r3, r2
 8002938:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800293a:	69bb      	ldr	r3, [r7, #24]
 800293c:	2b10      	cmp	r3, #16
 800293e:	d102      	bne.n	8002946 <HAL_RCC_OscConfig+0x3e>
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	2b03      	cmp	r3, #3
 8002944:	d002      	beq.n	800294c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	2b08      	cmp	r3, #8
 800294a:	d10b      	bne.n	8002964 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800294c:	4bb9      	ldr	r3, [pc, #740]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	2380      	movs	r3, #128	@ 0x80
 8002952:	029b      	lsls	r3, r3, #10
 8002954:	4013      	ands	r3, r2
 8002956:	d062      	beq.n	8002a1e <HAL_RCC_OscConfig+0x116>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d15e      	bne.n	8002a1e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e2d9      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	685a      	ldr	r2, [r3, #4]
 8002968:	2380      	movs	r3, #128	@ 0x80
 800296a:	025b      	lsls	r3, r3, #9
 800296c:	429a      	cmp	r2, r3
 800296e:	d107      	bne.n	8002980 <HAL_RCC_OscConfig+0x78>
 8002970:	4bb0      	ldr	r3, [pc, #704]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	4baf      	ldr	r3, [pc, #700]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002976:	2180      	movs	r1, #128	@ 0x80
 8002978:	0249      	lsls	r1, r1, #9
 800297a:	430a      	orrs	r2, r1
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	e020      	b.n	80029c2 <HAL_RCC_OscConfig+0xba>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	685a      	ldr	r2, [r3, #4]
 8002984:	23a0      	movs	r3, #160	@ 0xa0
 8002986:	02db      	lsls	r3, r3, #11
 8002988:	429a      	cmp	r2, r3
 800298a:	d10e      	bne.n	80029aa <HAL_RCC_OscConfig+0xa2>
 800298c:	4ba9      	ldr	r3, [pc, #676]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	4ba8      	ldr	r3, [pc, #672]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002992:	2180      	movs	r1, #128	@ 0x80
 8002994:	02c9      	lsls	r1, r1, #11
 8002996:	430a      	orrs	r2, r1
 8002998:	601a      	str	r2, [r3, #0]
 800299a:	4ba6      	ldr	r3, [pc, #664]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	4ba5      	ldr	r3, [pc, #660]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 80029a0:	2180      	movs	r1, #128	@ 0x80
 80029a2:	0249      	lsls	r1, r1, #9
 80029a4:	430a      	orrs	r2, r1
 80029a6:	601a      	str	r2, [r3, #0]
 80029a8:	e00b      	b.n	80029c2 <HAL_RCC_OscConfig+0xba>
 80029aa:	4ba2      	ldr	r3, [pc, #648]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	4ba1      	ldr	r3, [pc, #644]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 80029b0:	49a1      	ldr	r1, [pc, #644]	@ (8002c38 <HAL_RCC_OscConfig+0x330>)
 80029b2:	400a      	ands	r2, r1
 80029b4:	601a      	str	r2, [r3, #0]
 80029b6:	4b9f      	ldr	r3, [pc, #636]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	4b9e      	ldr	r3, [pc, #632]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 80029bc:	499f      	ldr	r1, [pc, #636]	@ (8002c3c <HAL_RCC_OscConfig+0x334>)
 80029be:	400a      	ands	r2, r1
 80029c0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d014      	beq.n	80029f4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ca:	f7fe fd91 	bl	80014f0 <HAL_GetTick>
 80029ce:	0003      	movs	r3, r0
 80029d0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029d2:	e008      	b.n	80029e6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029d4:	f7fe fd8c 	bl	80014f0 <HAL_GetTick>
 80029d8:	0002      	movs	r2, r0
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b64      	cmp	r3, #100	@ 0x64
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e298      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029e6:	4b93      	ldr	r3, [pc, #588]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	2380      	movs	r3, #128	@ 0x80
 80029ec:	029b      	lsls	r3, r3, #10
 80029ee:	4013      	ands	r3, r2
 80029f0:	d0f0      	beq.n	80029d4 <HAL_RCC_OscConfig+0xcc>
 80029f2:	e015      	b.n	8002a20 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f4:	f7fe fd7c 	bl	80014f0 <HAL_GetTick>
 80029f8:	0003      	movs	r3, r0
 80029fa:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029fc:	e008      	b.n	8002a10 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029fe:	f7fe fd77 	bl	80014f0 <HAL_GetTick>
 8002a02:	0002      	movs	r2, r0
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b64      	cmp	r3, #100	@ 0x64
 8002a0a:	d901      	bls.n	8002a10 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e283      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a10:	4b88      	ldr	r3, [pc, #544]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	2380      	movs	r3, #128	@ 0x80
 8002a16:	029b      	lsls	r3, r3, #10
 8002a18:	4013      	ands	r3, r2
 8002a1a:	d1f0      	bne.n	80029fe <HAL_RCC_OscConfig+0xf6>
 8002a1c:	e000      	b.n	8002a20 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a1e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2202      	movs	r2, #2
 8002a26:	4013      	ands	r3, r2
 8002a28:	d100      	bne.n	8002a2c <HAL_RCC_OscConfig+0x124>
 8002a2a:	e099      	b.n	8002b60 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a2c:	4b81      	ldr	r3, [pc, #516]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	2238      	movs	r2, #56	@ 0x38
 8002a32:	4013      	ands	r3, r2
 8002a34:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a36:	4b7f      	ldr	r3, [pc, #508]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	2203      	movs	r2, #3
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	2b10      	cmp	r3, #16
 8002a44:	d102      	bne.n	8002a4c <HAL_RCC_OscConfig+0x144>
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d002      	beq.n	8002a52 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d135      	bne.n	8002abe <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a52:	4b78      	ldr	r3, [pc, #480]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	2380      	movs	r3, #128	@ 0x80
 8002a58:	00db      	lsls	r3, r3, #3
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	d005      	beq.n	8002a6a <HAL_RCC_OscConfig+0x162>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e256      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a6a:	4b72      	ldr	r3, [pc, #456]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	4a74      	ldr	r2, [pc, #464]	@ (8002c40 <HAL_RCC_OscConfig+0x338>)
 8002a70:	4013      	ands	r3, r2
 8002a72:	0019      	movs	r1, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	695b      	ldr	r3, [r3, #20]
 8002a78:	021a      	lsls	r2, r3, #8
 8002a7a:	4b6e      	ldr	r3, [pc, #440]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002a7c:	430a      	orrs	r2, r1
 8002a7e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d112      	bne.n	8002aac <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002a86:	4b6b      	ldr	r3, [pc, #428]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a6e      	ldr	r2, [pc, #440]	@ (8002c44 <HAL_RCC_OscConfig+0x33c>)
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	0019      	movs	r1, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	691a      	ldr	r2, [r3, #16]
 8002a94:	4b67      	ldr	r3, [pc, #412]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002a96:	430a      	orrs	r2, r1
 8002a98:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002a9a:	4b66      	ldr	r3, [pc, #408]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	0adb      	lsrs	r3, r3, #11
 8002aa0:	2207      	movs	r2, #7
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	4a68      	ldr	r2, [pc, #416]	@ (8002c48 <HAL_RCC_OscConfig+0x340>)
 8002aa6:	40da      	lsrs	r2, r3
 8002aa8:	4b68      	ldr	r3, [pc, #416]	@ (8002c4c <HAL_RCC_OscConfig+0x344>)
 8002aaa:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002aac:	4b68      	ldr	r3, [pc, #416]	@ (8002c50 <HAL_RCC_OscConfig+0x348>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	0018      	movs	r0, r3
 8002ab2:	f7fe fcc1 	bl	8001438 <HAL_InitTick>
 8002ab6:	1e03      	subs	r3, r0, #0
 8002ab8:	d051      	beq.n	8002b5e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e22c      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	68db      	ldr	r3, [r3, #12]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d030      	beq.n	8002b28 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002ac6:	4b5b      	ldr	r3, [pc, #364]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a5e      	ldr	r2, [pc, #376]	@ (8002c44 <HAL_RCC_OscConfig+0x33c>)
 8002acc:	4013      	ands	r3, r2
 8002ace:	0019      	movs	r1, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	691a      	ldr	r2, [r3, #16]
 8002ad4:	4b57      	ldr	r3, [pc, #348]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002ada:	4b56      	ldr	r3, [pc, #344]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	4b55      	ldr	r3, [pc, #340]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002ae0:	2180      	movs	r1, #128	@ 0x80
 8002ae2:	0049      	lsls	r1, r1, #1
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae8:	f7fe fd02 	bl	80014f0 <HAL_GetTick>
 8002aec:	0003      	movs	r3, r0
 8002aee:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002af0:	e008      	b.n	8002b04 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002af2:	f7fe fcfd 	bl	80014f0 <HAL_GetTick>
 8002af6:	0002      	movs	r2, r0
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d901      	bls.n	8002b04 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002b00:	2303      	movs	r3, #3
 8002b02:	e209      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b04:	4b4b      	ldr	r3, [pc, #300]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	2380      	movs	r3, #128	@ 0x80
 8002b0a:	00db      	lsls	r3, r3, #3
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	d0f0      	beq.n	8002af2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b10:	4b48      	ldr	r3, [pc, #288]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	4a4a      	ldr	r2, [pc, #296]	@ (8002c40 <HAL_RCC_OscConfig+0x338>)
 8002b16:	4013      	ands	r3, r2
 8002b18:	0019      	movs	r1, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	695b      	ldr	r3, [r3, #20]
 8002b1e:	021a      	lsls	r2, r3, #8
 8002b20:	4b44      	ldr	r3, [pc, #272]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002b22:	430a      	orrs	r2, r1
 8002b24:	605a      	str	r2, [r3, #4]
 8002b26:	e01b      	b.n	8002b60 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002b28:	4b42      	ldr	r3, [pc, #264]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	4b41      	ldr	r3, [pc, #260]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002b2e:	4949      	ldr	r1, [pc, #292]	@ (8002c54 <HAL_RCC_OscConfig+0x34c>)
 8002b30:	400a      	ands	r2, r1
 8002b32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b34:	f7fe fcdc 	bl	80014f0 <HAL_GetTick>
 8002b38:	0003      	movs	r3, r0
 8002b3a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b3c:	e008      	b.n	8002b50 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b3e:	f7fe fcd7 	bl	80014f0 <HAL_GetTick>
 8002b42:	0002      	movs	r2, r0
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d901      	bls.n	8002b50 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e1e3      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b50:	4b38      	ldr	r3, [pc, #224]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	2380      	movs	r3, #128	@ 0x80
 8002b56:	00db      	lsls	r3, r3, #3
 8002b58:	4013      	ands	r3, r2
 8002b5a:	d1f0      	bne.n	8002b3e <HAL_RCC_OscConfig+0x236>
 8002b5c:	e000      	b.n	8002b60 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b5e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2208      	movs	r2, #8
 8002b66:	4013      	ands	r3, r2
 8002b68:	d047      	beq.n	8002bfa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002b6a:	4b32      	ldr	r3, [pc, #200]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	2238      	movs	r2, #56	@ 0x38
 8002b70:	4013      	ands	r3, r2
 8002b72:	2b18      	cmp	r3, #24
 8002b74:	d10a      	bne.n	8002b8c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002b76:	4b2f      	ldr	r3, [pc, #188]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002b78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b7a:	2202      	movs	r2, #2
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	d03c      	beq.n	8002bfa <HAL_RCC_OscConfig+0x2f2>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d138      	bne.n	8002bfa <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e1c5      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d019      	beq.n	8002bc8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002b94:	4b27      	ldr	r3, [pc, #156]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002b96:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002b98:	4b26      	ldr	r3, [pc, #152]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002b9a:	2101      	movs	r1, #1
 8002b9c:	430a      	orrs	r2, r1
 8002b9e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba0:	f7fe fca6 	bl	80014f0 <HAL_GetTick>
 8002ba4:	0003      	movs	r3, r0
 8002ba6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ba8:	e008      	b.n	8002bbc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002baa:	f7fe fca1 	bl	80014f0 <HAL_GetTick>
 8002bae:	0002      	movs	r2, r0
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d901      	bls.n	8002bbc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	e1ad      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002bbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bc0:	2202      	movs	r2, #2
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	d0f1      	beq.n	8002baa <HAL_RCC_OscConfig+0x2a2>
 8002bc6:	e018      	b.n	8002bfa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002bca:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002bcc:	4b19      	ldr	r3, [pc, #100]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002bce:	2101      	movs	r1, #1
 8002bd0:	438a      	bics	r2, r1
 8002bd2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd4:	f7fe fc8c 	bl	80014f0 <HAL_GetTick>
 8002bd8:	0003      	movs	r3, r0
 8002bda:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bdc:	e008      	b.n	8002bf0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bde:	f7fe fc87 	bl	80014f0 <HAL_GetTick>
 8002be2:	0002      	movs	r2, r0
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d901      	bls.n	8002bf0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002bec:	2303      	movs	r3, #3
 8002bee:	e193      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bf0:	4b10      	ldr	r3, [pc, #64]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002bf2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bf4:	2202      	movs	r2, #2
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	d1f1      	bne.n	8002bde <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	2204      	movs	r2, #4
 8002c00:	4013      	ands	r3, r2
 8002c02:	d100      	bne.n	8002c06 <HAL_RCC_OscConfig+0x2fe>
 8002c04:	e0c6      	b.n	8002d94 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c06:	231f      	movs	r3, #31
 8002c08:	18fb      	adds	r3, r7, r3
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002c0e:	4b09      	ldr	r3, [pc, #36]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	2238      	movs	r2, #56	@ 0x38
 8002c14:	4013      	ands	r3, r2
 8002c16:	2b20      	cmp	r3, #32
 8002c18:	d11e      	bne.n	8002c58 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002c1a:	4b06      	ldr	r3, [pc, #24]	@ (8002c34 <HAL_RCC_OscConfig+0x32c>)
 8002c1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c1e:	2202      	movs	r2, #2
 8002c20:	4013      	ands	r3, r2
 8002c22:	d100      	bne.n	8002c26 <HAL_RCC_OscConfig+0x31e>
 8002c24:	e0b6      	b.n	8002d94 <HAL_RCC_OscConfig+0x48c>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d000      	beq.n	8002c30 <HAL_RCC_OscConfig+0x328>
 8002c2e:	e0b1      	b.n	8002d94 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e171      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
 8002c34:	40021000 	.word	0x40021000
 8002c38:	fffeffff 	.word	0xfffeffff
 8002c3c:	fffbffff 	.word	0xfffbffff
 8002c40:	ffff80ff 	.word	0xffff80ff
 8002c44:	ffffc7ff 	.word	0xffffc7ff
 8002c48:	00f42400 	.word	0x00f42400
 8002c4c:	20000000 	.word	0x20000000
 8002c50:	20000004 	.word	0x20000004
 8002c54:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c58:	4bb1      	ldr	r3, [pc, #708]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002c5a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c5c:	2380      	movs	r3, #128	@ 0x80
 8002c5e:	055b      	lsls	r3, r3, #21
 8002c60:	4013      	ands	r3, r2
 8002c62:	d101      	bne.n	8002c68 <HAL_RCC_OscConfig+0x360>
 8002c64:	2301      	movs	r3, #1
 8002c66:	e000      	b.n	8002c6a <HAL_RCC_OscConfig+0x362>
 8002c68:	2300      	movs	r3, #0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d011      	beq.n	8002c92 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002c6e:	4bac      	ldr	r3, [pc, #688]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002c70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c72:	4bab      	ldr	r3, [pc, #684]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002c74:	2180      	movs	r1, #128	@ 0x80
 8002c76:	0549      	lsls	r1, r1, #21
 8002c78:	430a      	orrs	r2, r1
 8002c7a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c7c:	4ba8      	ldr	r3, [pc, #672]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002c7e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c80:	2380      	movs	r3, #128	@ 0x80
 8002c82:	055b      	lsls	r3, r3, #21
 8002c84:	4013      	ands	r3, r2
 8002c86:	60fb      	str	r3, [r7, #12]
 8002c88:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002c8a:	231f      	movs	r3, #31
 8002c8c:	18fb      	adds	r3, r7, r3
 8002c8e:	2201      	movs	r2, #1
 8002c90:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c92:	4ba4      	ldr	r3, [pc, #656]	@ (8002f24 <HAL_RCC_OscConfig+0x61c>)
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	2380      	movs	r3, #128	@ 0x80
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	d11a      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c9e:	4ba1      	ldr	r3, [pc, #644]	@ (8002f24 <HAL_RCC_OscConfig+0x61c>)
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	4ba0      	ldr	r3, [pc, #640]	@ (8002f24 <HAL_RCC_OscConfig+0x61c>)
 8002ca4:	2180      	movs	r1, #128	@ 0x80
 8002ca6:	0049      	lsls	r1, r1, #1
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002cac:	f7fe fc20 	bl	80014f0 <HAL_GetTick>
 8002cb0:	0003      	movs	r3, r0
 8002cb2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cb4:	e008      	b.n	8002cc8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cb6:	f7fe fc1b 	bl	80014f0 <HAL_GetTick>
 8002cba:	0002      	movs	r2, r0
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	1ad3      	subs	r3, r2, r3
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d901      	bls.n	8002cc8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	e127      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cc8:	4b96      	ldr	r3, [pc, #600]	@ (8002f24 <HAL_RCC_OscConfig+0x61c>)
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	2380      	movs	r3, #128	@ 0x80
 8002cce:	005b      	lsls	r3, r3, #1
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	d0f0      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d106      	bne.n	8002cea <HAL_RCC_OscConfig+0x3e2>
 8002cdc:	4b90      	ldr	r3, [pc, #576]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002cde:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ce0:	4b8f      	ldr	r3, [pc, #572]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002ce2:	2101      	movs	r1, #1
 8002ce4:	430a      	orrs	r2, r1
 8002ce6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002ce8:	e01c      	b.n	8002d24 <HAL_RCC_OscConfig+0x41c>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	2b05      	cmp	r3, #5
 8002cf0:	d10c      	bne.n	8002d0c <HAL_RCC_OscConfig+0x404>
 8002cf2:	4b8b      	ldr	r3, [pc, #556]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002cf4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cf6:	4b8a      	ldr	r3, [pc, #552]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002cf8:	2104      	movs	r1, #4
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002cfe:	4b88      	ldr	r3, [pc, #544]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002d00:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002d02:	4b87      	ldr	r3, [pc, #540]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002d04:	2101      	movs	r1, #1
 8002d06:	430a      	orrs	r2, r1
 8002d08:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d0a:	e00b      	b.n	8002d24 <HAL_RCC_OscConfig+0x41c>
 8002d0c:	4b84      	ldr	r3, [pc, #528]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002d0e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002d10:	4b83      	ldr	r3, [pc, #524]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002d12:	2101      	movs	r1, #1
 8002d14:	438a      	bics	r2, r1
 8002d16:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d18:	4b81      	ldr	r3, [pc, #516]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002d1a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002d1c:	4b80      	ldr	r3, [pc, #512]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002d1e:	2104      	movs	r1, #4
 8002d20:	438a      	bics	r2, r1
 8002d22:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d014      	beq.n	8002d56 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d2c:	f7fe fbe0 	bl	80014f0 <HAL_GetTick>
 8002d30:	0003      	movs	r3, r0
 8002d32:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d34:	e009      	b.n	8002d4a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d36:	f7fe fbdb 	bl	80014f0 <HAL_GetTick>
 8002d3a:	0002      	movs	r2, r0
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	4a79      	ldr	r2, [pc, #484]	@ (8002f28 <HAL_RCC_OscConfig+0x620>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d901      	bls.n	8002d4a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e0e6      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d4a:	4b75      	ldr	r3, [pc, #468]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002d4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d4e:	2202      	movs	r2, #2
 8002d50:	4013      	ands	r3, r2
 8002d52:	d0f0      	beq.n	8002d36 <HAL_RCC_OscConfig+0x42e>
 8002d54:	e013      	b.n	8002d7e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d56:	f7fe fbcb 	bl	80014f0 <HAL_GetTick>
 8002d5a:	0003      	movs	r3, r0
 8002d5c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d5e:	e009      	b.n	8002d74 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d60:	f7fe fbc6 	bl	80014f0 <HAL_GetTick>
 8002d64:	0002      	movs	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	4a6f      	ldr	r2, [pc, #444]	@ (8002f28 <HAL_RCC_OscConfig+0x620>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d901      	bls.n	8002d74 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002d70:	2303      	movs	r3, #3
 8002d72:	e0d1      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d74:	4b6a      	ldr	r3, [pc, #424]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002d76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d78:	2202      	movs	r2, #2
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	d1f0      	bne.n	8002d60 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002d7e:	231f      	movs	r3, #31
 8002d80:	18fb      	adds	r3, r7, r3
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d105      	bne.n	8002d94 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002d88:	4b65      	ldr	r3, [pc, #404]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002d8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d8c:	4b64      	ldr	r3, [pc, #400]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002d8e:	4967      	ldr	r1, [pc, #412]	@ (8002f2c <HAL_RCC_OscConfig+0x624>)
 8002d90:	400a      	ands	r2, r1
 8002d92:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	69db      	ldr	r3, [r3, #28]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d100      	bne.n	8002d9e <HAL_RCC_OscConfig+0x496>
 8002d9c:	e0bb      	b.n	8002f16 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d9e:	4b60      	ldr	r3, [pc, #384]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	2238      	movs	r2, #56	@ 0x38
 8002da4:	4013      	ands	r3, r2
 8002da6:	2b10      	cmp	r3, #16
 8002da8:	d100      	bne.n	8002dac <HAL_RCC_OscConfig+0x4a4>
 8002daa:	e07b      	b.n	8002ea4 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	69db      	ldr	r3, [r3, #28]
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	d156      	bne.n	8002e62 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002db4:	4b5a      	ldr	r3, [pc, #360]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	4b59      	ldr	r3, [pc, #356]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002dba:	495d      	ldr	r1, [pc, #372]	@ (8002f30 <HAL_RCC_OscConfig+0x628>)
 8002dbc:	400a      	ands	r2, r1
 8002dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc0:	f7fe fb96 	bl	80014f0 <HAL_GetTick>
 8002dc4:	0003      	movs	r3, r0
 8002dc6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dc8:	e008      	b.n	8002ddc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dca:	f7fe fb91 	bl	80014f0 <HAL_GetTick>
 8002dce:	0002      	movs	r2, r0
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e09d      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ddc:	4b50      	ldr	r3, [pc, #320]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	2380      	movs	r3, #128	@ 0x80
 8002de2:	049b      	lsls	r3, r3, #18
 8002de4:	4013      	ands	r3, r2
 8002de6:	d1f0      	bne.n	8002dca <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002de8:	4b4d      	ldr	r3, [pc, #308]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	4a51      	ldr	r2, [pc, #324]	@ (8002f34 <HAL_RCC_OscConfig+0x62c>)
 8002dee:	4013      	ands	r3, r2
 8002df0:	0019      	movs	r1, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a1a      	ldr	r2, [r3, #32]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dfa:	431a      	orrs	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e00:	021b      	lsls	r3, r3, #8
 8002e02:	431a      	orrs	r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e08:	431a      	orrs	r2, r3
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0e:	431a      	orrs	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e14:	431a      	orrs	r2, r3
 8002e16:	4b42      	ldr	r3, [pc, #264]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e1c:	4b40      	ldr	r3, [pc, #256]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	4b3f      	ldr	r3, [pc, #252]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002e22:	2180      	movs	r1, #128	@ 0x80
 8002e24:	0449      	lsls	r1, r1, #17
 8002e26:	430a      	orrs	r2, r1
 8002e28:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002e2a:	4b3d      	ldr	r3, [pc, #244]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002e2c:	68da      	ldr	r2, [r3, #12]
 8002e2e:	4b3c      	ldr	r3, [pc, #240]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002e30:	2180      	movs	r1, #128	@ 0x80
 8002e32:	0549      	lsls	r1, r1, #21
 8002e34:	430a      	orrs	r2, r1
 8002e36:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e38:	f7fe fb5a 	bl	80014f0 <HAL_GetTick>
 8002e3c:	0003      	movs	r3, r0
 8002e3e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e40:	e008      	b.n	8002e54 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e42:	f7fe fb55 	bl	80014f0 <HAL_GetTick>
 8002e46:	0002      	movs	r2, r0
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	2b02      	cmp	r3, #2
 8002e4e:	d901      	bls.n	8002e54 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e061      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e54:	4b32      	ldr	r3, [pc, #200]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	2380      	movs	r3, #128	@ 0x80
 8002e5a:	049b      	lsls	r3, r3, #18
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	d0f0      	beq.n	8002e42 <HAL_RCC_OscConfig+0x53a>
 8002e60:	e059      	b.n	8002f16 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e62:	4b2f      	ldr	r3, [pc, #188]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	4b2e      	ldr	r3, [pc, #184]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002e68:	4931      	ldr	r1, [pc, #196]	@ (8002f30 <HAL_RCC_OscConfig+0x628>)
 8002e6a:	400a      	ands	r2, r1
 8002e6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e6e:	f7fe fb3f 	bl	80014f0 <HAL_GetTick>
 8002e72:	0003      	movs	r3, r0
 8002e74:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e76:	e008      	b.n	8002e8a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e78:	f7fe fb3a 	bl	80014f0 <HAL_GetTick>
 8002e7c:	0002      	movs	r2, r0
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d901      	bls.n	8002e8a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e046      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e8a:	4b25      	ldr	r3, [pc, #148]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	2380      	movs	r3, #128	@ 0x80
 8002e90:	049b      	lsls	r3, r3, #18
 8002e92:	4013      	ands	r3, r2
 8002e94:	d1f0      	bne.n	8002e78 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002e96:	4b22      	ldr	r3, [pc, #136]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002e98:	68da      	ldr	r2, [r3, #12]
 8002e9a:	4b21      	ldr	r3, [pc, #132]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002e9c:	4926      	ldr	r1, [pc, #152]	@ (8002f38 <HAL_RCC_OscConfig+0x630>)
 8002e9e:	400a      	ands	r2, r1
 8002ea0:	60da      	str	r2, [r3, #12]
 8002ea2:	e038      	b.n	8002f16 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	69db      	ldr	r3, [r3, #28]
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d101      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e033      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002eb0:	4b1b      	ldr	r3, [pc, #108]	@ (8002f20 <HAL_RCC_OscConfig+0x618>)
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	2203      	movs	r2, #3
 8002eba:	401a      	ands	r2, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a1b      	ldr	r3, [r3, #32]
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d126      	bne.n	8002f12 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	2270      	movs	r2, #112	@ 0x70
 8002ec8:	401a      	ands	r2, r3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d11f      	bne.n	8002f12 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ed2:	697a      	ldr	r2, [r7, #20]
 8002ed4:	23fe      	movs	r3, #254	@ 0xfe
 8002ed6:	01db      	lsls	r3, r3, #7
 8002ed8:	401a      	ands	r2, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ede:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d116      	bne.n	8002f12 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002ee4:	697a      	ldr	r2, [r7, #20]
 8002ee6:	23f8      	movs	r3, #248	@ 0xf8
 8002ee8:	039b      	lsls	r3, r3, #14
 8002eea:	401a      	ands	r2, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d10e      	bne.n	8002f12 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002ef4:	697a      	ldr	r2, [r7, #20]
 8002ef6:	23e0      	movs	r3, #224	@ 0xe0
 8002ef8:	051b      	lsls	r3, r3, #20
 8002efa:	401a      	ands	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d106      	bne.n	8002f12 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	0f5b      	lsrs	r3, r3, #29
 8002f08:	075a      	lsls	r2, r3, #29
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d001      	beq.n	8002f16 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e000      	b.n	8002f18 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8002f16:	2300      	movs	r3, #0
}
 8002f18:	0018      	movs	r0, r3
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	b008      	add	sp, #32
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	40021000 	.word	0x40021000
 8002f24:	40007000 	.word	0x40007000
 8002f28:	00001388 	.word	0x00001388
 8002f2c:	efffffff 	.word	0xefffffff
 8002f30:	feffffff 	.word	0xfeffffff
 8002f34:	11c1808c 	.word	0x11c1808c
 8002f38:	eefefffc 	.word	0xeefefffc

08002f3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d101      	bne.n	8002f50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e0e9      	b.n	8003124 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f50:	4b76      	ldr	r3, [pc, #472]	@ (800312c <HAL_RCC_ClockConfig+0x1f0>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2207      	movs	r2, #7
 8002f56:	4013      	ands	r3, r2
 8002f58:	683a      	ldr	r2, [r7, #0]
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d91e      	bls.n	8002f9c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f5e:	4b73      	ldr	r3, [pc, #460]	@ (800312c <HAL_RCC_ClockConfig+0x1f0>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2207      	movs	r2, #7
 8002f64:	4393      	bics	r3, r2
 8002f66:	0019      	movs	r1, r3
 8002f68:	4b70      	ldr	r3, [pc, #448]	@ (800312c <HAL_RCC_ClockConfig+0x1f0>)
 8002f6a:	683a      	ldr	r2, [r7, #0]
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002f70:	f7fe fabe 	bl	80014f0 <HAL_GetTick>
 8002f74:	0003      	movs	r3, r0
 8002f76:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f78:	e009      	b.n	8002f8e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f7a:	f7fe fab9 	bl	80014f0 <HAL_GetTick>
 8002f7e:	0002      	movs	r2, r0
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	4a6a      	ldr	r2, [pc, #424]	@ (8003130 <HAL_RCC_ClockConfig+0x1f4>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e0ca      	b.n	8003124 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f8e:	4b67      	ldr	r3, [pc, #412]	@ (800312c <HAL_RCC_ClockConfig+0x1f0>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	2207      	movs	r2, #7
 8002f94:	4013      	ands	r3, r2
 8002f96:	683a      	ldr	r2, [r7, #0]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d1ee      	bne.n	8002f7a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2202      	movs	r2, #2
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	d015      	beq.n	8002fd2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	2204      	movs	r2, #4
 8002fac:	4013      	ands	r3, r2
 8002fae:	d006      	beq.n	8002fbe <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002fb0:	4b60      	ldr	r3, [pc, #384]	@ (8003134 <HAL_RCC_ClockConfig+0x1f8>)
 8002fb2:	689a      	ldr	r2, [r3, #8]
 8002fb4:	4b5f      	ldr	r3, [pc, #380]	@ (8003134 <HAL_RCC_ClockConfig+0x1f8>)
 8002fb6:	21e0      	movs	r1, #224	@ 0xe0
 8002fb8:	01c9      	lsls	r1, r1, #7
 8002fba:	430a      	orrs	r2, r1
 8002fbc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fbe:	4b5d      	ldr	r3, [pc, #372]	@ (8003134 <HAL_RCC_ClockConfig+0x1f8>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	4a5d      	ldr	r2, [pc, #372]	@ (8003138 <HAL_RCC_ClockConfig+0x1fc>)
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	0019      	movs	r1, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	689a      	ldr	r2, [r3, #8]
 8002fcc:	4b59      	ldr	r3, [pc, #356]	@ (8003134 <HAL_RCC_ClockConfig+0x1f8>)
 8002fce:	430a      	orrs	r2, r1
 8002fd0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	4013      	ands	r3, r2
 8002fda:	d057      	beq.n	800308c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d107      	bne.n	8002ff4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fe4:	4b53      	ldr	r3, [pc, #332]	@ (8003134 <HAL_RCC_ClockConfig+0x1f8>)
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	2380      	movs	r3, #128	@ 0x80
 8002fea:	029b      	lsls	r3, r3, #10
 8002fec:	4013      	ands	r3, r2
 8002fee:	d12b      	bne.n	8003048 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e097      	b.n	8003124 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d107      	bne.n	800300c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ffc:	4b4d      	ldr	r3, [pc, #308]	@ (8003134 <HAL_RCC_ClockConfig+0x1f8>)
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	2380      	movs	r3, #128	@ 0x80
 8003002:	049b      	lsls	r3, r3, #18
 8003004:	4013      	ands	r3, r2
 8003006:	d11f      	bne.n	8003048 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e08b      	b.n	8003124 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d107      	bne.n	8003024 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003014:	4b47      	ldr	r3, [pc, #284]	@ (8003134 <HAL_RCC_ClockConfig+0x1f8>)
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	2380      	movs	r3, #128	@ 0x80
 800301a:	00db      	lsls	r3, r3, #3
 800301c:	4013      	ands	r3, r2
 800301e:	d113      	bne.n	8003048 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e07f      	b.n	8003124 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	2b03      	cmp	r3, #3
 800302a:	d106      	bne.n	800303a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800302c:	4b41      	ldr	r3, [pc, #260]	@ (8003134 <HAL_RCC_ClockConfig+0x1f8>)
 800302e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003030:	2202      	movs	r2, #2
 8003032:	4013      	ands	r3, r2
 8003034:	d108      	bne.n	8003048 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e074      	b.n	8003124 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800303a:	4b3e      	ldr	r3, [pc, #248]	@ (8003134 <HAL_RCC_ClockConfig+0x1f8>)
 800303c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800303e:	2202      	movs	r2, #2
 8003040:	4013      	ands	r3, r2
 8003042:	d101      	bne.n	8003048 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	e06d      	b.n	8003124 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003048:	4b3a      	ldr	r3, [pc, #232]	@ (8003134 <HAL_RCC_ClockConfig+0x1f8>)
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	2207      	movs	r2, #7
 800304e:	4393      	bics	r3, r2
 8003050:	0019      	movs	r1, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685a      	ldr	r2, [r3, #4]
 8003056:	4b37      	ldr	r3, [pc, #220]	@ (8003134 <HAL_RCC_ClockConfig+0x1f8>)
 8003058:	430a      	orrs	r2, r1
 800305a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800305c:	f7fe fa48 	bl	80014f0 <HAL_GetTick>
 8003060:	0003      	movs	r3, r0
 8003062:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003064:	e009      	b.n	800307a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003066:	f7fe fa43 	bl	80014f0 <HAL_GetTick>
 800306a:	0002      	movs	r2, r0
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	4a2f      	ldr	r2, [pc, #188]	@ (8003130 <HAL_RCC_ClockConfig+0x1f4>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d901      	bls.n	800307a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e054      	b.n	8003124 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800307a:	4b2e      	ldr	r3, [pc, #184]	@ (8003134 <HAL_RCC_ClockConfig+0x1f8>)
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	2238      	movs	r2, #56	@ 0x38
 8003080:	401a      	ands	r2, r3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	00db      	lsls	r3, r3, #3
 8003088:	429a      	cmp	r2, r3
 800308a:	d1ec      	bne.n	8003066 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800308c:	4b27      	ldr	r3, [pc, #156]	@ (800312c <HAL_RCC_ClockConfig+0x1f0>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	2207      	movs	r2, #7
 8003092:	4013      	ands	r3, r2
 8003094:	683a      	ldr	r2, [r7, #0]
 8003096:	429a      	cmp	r2, r3
 8003098:	d21e      	bcs.n	80030d8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800309a:	4b24      	ldr	r3, [pc, #144]	@ (800312c <HAL_RCC_ClockConfig+0x1f0>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	2207      	movs	r2, #7
 80030a0:	4393      	bics	r3, r2
 80030a2:	0019      	movs	r1, r3
 80030a4:	4b21      	ldr	r3, [pc, #132]	@ (800312c <HAL_RCC_ClockConfig+0x1f0>)
 80030a6:	683a      	ldr	r2, [r7, #0]
 80030a8:	430a      	orrs	r2, r1
 80030aa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80030ac:	f7fe fa20 	bl	80014f0 <HAL_GetTick>
 80030b0:	0003      	movs	r3, r0
 80030b2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80030b4:	e009      	b.n	80030ca <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030b6:	f7fe fa1b 	bl	80014f0 <HAL_GetTick>
 80030ba:	0002      	movs	r2, r0
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	4a1b      	ldr	r2, [pc, #108]	@ (8003130 <HAL_RCC_ClockConfig+0x1f4>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d901      	bls.n	80030ca <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80030c6:	2303      	movs	r3, #3
 80030c8:	e02c      	b.n	8003124 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80030ca:	4b18      	ldr	r3, [pc, #96]	@ (800312c <HAL_RCC_ClockConfig+0x1f0>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2207      	movs	r2, #7
 80030d0:	4013      	ands	r3, r2
 80030d2:	683a      	ldr	r2, [r7, #0]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d1ee      	bne.n	80030b6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2204      	movs	r2, #4
 80030de:	4013      	ands	r3, r2
 80030e0:	d009      	beq.n	80030f6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80030e2:	4b14      	ldr	r3, [pc, #80]	@ (8003134 <HAL_RCC_ClockConfig+0x1f8>)
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	4a15      	ldr	r2, [pc, #84]	@ (800313c <HAL_RCC_ClockConfig+0x200>)
 80030e8:	4013      	ands	r3, r2
 80030ea:	0019      	movs	r1, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	68da      	ldr	r2, [r3, #12]
 80030f0:	4b10      	ldr	r3, [pc, #64]	@ (8003134 <HAL_RCC_ClockConfig+0x1f8>)
 80030f2:	430a      	orrs	r2, r1
 80030f4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80030f6:	f000 f829 	bl	800314c <HAL_RCC_GetSysClockFreq>
 80030fa:	0001      	movs	r1, r0
 80030fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003134 <HAL_RCC_ClockConfig+0x1f8>)
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	0a1b      	lsrs	r3, r3, #8
 8003102:	220f      	movs	r2, #15
 8003104:	401a      	ands	r2, r3
 8003106:	4b0e      	ldr	r3, [pc, #56]	@ (8003140 <HAL_RCC_ClockConfig+0x204>)
 8003108:	0092      	lsls	r2, r2, #2
 800310a:	58d3      	ldr	r3, [r2, r3]
 800310c:	221f      	movs	r2, #31
 800310e:	4013      	ands	r3, r2
 8003110:	000a      	movs	r2, r1
 8003112:	40da      	lsrs	r2, r3
 8003114:	4b0b      	ldr	r3, [pc, #44]	@ (8003144 <HAL_RCC_ClockConfig+0x208>)
 8003116:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003118:	4b0b      	ldr	r3, [pc, #44]	@ (8003148 <HAL_RCC_ClockConfig+0x20c>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	0018      	movs	r0, r3
 800311e:	f7fe f98b 	bl	8001438 <HAL_InitTick>
 8003122:	0003      	movs	r3, r0
}
 8003124:	0018      	movs	r0, r3
 8003126:	46bd      	mov	sp, r7
 8003128:	b004      	add	sp, #16
 800312a:	bd80      	pop	{r7, pc}
 800312c:	40022000 	.word	0x40022000
 8003130:	00001388 	.word	0x00001388
 8003134:	40021000 	.word	0x40021000
 8003138:	fffff0ff 	.word	0xfffff0ff
 800313c:	ffff8fff 	.word	0xffff8fff
 8003140:	08004804 	.word	0x08004804
 8003144:	20000000 	.word	0x20000000
 8003148:	20000004 	.word	0x20000004

0800314c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003152:	4b3c      	ldr	r3, [pc, #240]	@ (8003244 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	2238      	movs	r2, #56	@ 0x38
 8003158:	4013      	ands	r3, r2
 800315a:	d10f      	bne.n	800317c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800315c:	4b39      	ldr	r3, [pc, #228]	@ (8003244 <HAL_RCC_GetSysClockFreq+0xf8>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	0adb      	lsrs	r3, r3, #11
 8003162:	2207      	movs	r2, #7
 8003164:	4013      	ands	r3, r2
 8003166:	2201      	movs	r2, #1
 8003168:	409a      	lsls	r2, r3
 800316a:	0013      	movs	r3, r2
 800316c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800316e:	6839      	ldr	r1, [r7, #0]
 8003170:	4835      	ldr	r0, [pc, #212]	@ (8003248 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003172:	f7fc ffd1 	bl	8000118 <__udivsi3>
 8003176:	0003      	movs	r3, r0
 8003178:	613b      	str	r3, [r7, #16]
 800317a:	e05d      	b.n	8003238 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800317c:	4b31      	ldr	r3, [pc, #196]	@ (8003244 <HAL_RCC_GetSysClockFreq+0xf8>)
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	2238      	movs	r2, #56	@ 0x38
 8003182:	4013      	ands	r3, r2
 8003184:	2b08      	cmp	r3, #8
 8003186:	d102      	bne.n	800318e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003188:	4b30      	ldr	r3, [pc, #192]	@ (800324c <HAL_RCC_GetSysClockFreq+0x100>)
 800318a:	613b      	str	r3, [r7, #16]
 800318c:	e054      	b.n	8003238 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800318e:	4b2d      	ldr	r3, [pc, #180]	@ (8003244 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	2238      	movs	r2, #56	@ 0x38
 8003194:	4013      	ands	r3, r2
 8003196:	2b10      	cmp	r3, #16
 8003198:	d138      	bne.n	800320c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800319a:	4b2a      	ldr	r3, [pc, #168]	@ (8003244 <HAL_RCC_GetSysClockFreq+0xf8>)
 800319c:	68db      	ldr	r3, [r3, #12]
 800319e:	2203      	movs	r2, #3
 80031a0:	4013      	ands	r3, r2
 80031a2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031a4:	4b27      	ldr	r3, [pc, #156]	@ (8003244 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	091b      	lsrs	r3, r3, #4
 80031aa:	2207      	movs	r2, #7
 80031ac:	4013      	ands	r3, r2
 80031ae:	3301      	adds	r3, #1
 80031b0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2b03      	cmp	r3, #3
 80031b6:	d10d      	bne.n	80031d4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80031b8:	68b9      	ldr	r1, [r7, #8]
 80031ba:	4824      	ldr	r0, [pc, #144]	@ (800324c <HAL_RCC_GetSysClockFreq+0x100>)
 80031bc:	f7fc ffac 	bl	8000118 <__udivsi3>
 80031c0:	0003      	movs	r3, r0
 80031c2:	0019      	movs	r1, r3
 80031c4:	4b1f      	ldr	r3, [pc, #124]	@ (8003244 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	0a1b      	lsrs	r3, r3, #8
 80031ca:	227f      	movs	r2, #127	@ 0x7f
 80031cc:	4013      	ands	r3, r2
 80031ce:	434b      	muls	r3, r1
 80031d0:	617b      	str	r3, [r7, #20]
        break;
 80031d2:	e00d      	b.n	80031f0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80031d4:	68b9      	ldr	r1, [r7, #8]
 80031d6:	481c      	ldr	r0, [pc, #112]	@ (8003248 <HAL_RCC_GetSysClockFreq+0xfc>)
 80031d8:	f7fc ff9e 	bl	8000118 <__udivsi3>
 80031dc:	0003      	movs	r3, r0
 80031de:	0019      	movs	r1, r3
 80031e0:	4b18      	ldr	r3, [pc, #96]	@ (8003244 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	0a1b      	lsrs	r3, r3, #8
 80031e6:	227f      	movs	r2, #127	@ 0x7f
 80031e8:	4013      	ands	r3, r2
 80031ea:	434b      	muls	r3, r1
 80031ec:	617b      	str	r3, [r7, #20]
        break;
 80031ee:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80031f0:	4b14      	ldr	r3, [pc, #80]	@ (8003244 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	0f5b      	lsrs	r3, r3, #29
 80031f6:	2207      	movs	r2, #7
 80031f8:	4013      	ands	r3, r2
 80031fa:	3301      	adds	r3, #1
 80031fc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80031fe:	6879      	ldr	r1, [r7, #4]
 8003200:	6978      	ldr	r0, [r7, #20]
 8003202:	f7fc ff89 	bl	8000118 <__udivsi3>
 8003206:	0003      	movs	r3, r0
 8003208:	613b      	str	r3, [r7, #16]
 800320a:	e015      	b.n	8003238 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800320c:	4b0d      	ldr	r3, [pc, #52]	@ (8003244 <HAL_RCC_GetSysClockFreq+0xf8>)
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	2238      	movs	r2, #56	@ 0x38
 8003212:	4013      	ands	r3, r2
 8003214:	2b20      	cmp	r3, #32
 8003216:	d103      	bne.n	8003220 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003218:	2380      	movs	r3, #128	@ 0x80
 800321a:	021b      	lsls	r3, r3, #8
 800321c:	613b      	str	r3, [r7, #16]
 800321e:	e00b      	b.n	8003238 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003220:	4b08      	ldr	r3, [pc, #32]	@ (8003244 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	2238      	movs	r2, #56	@ 0x38
 8003226:	4013      	ands	r3, r2
 8003228:	2b18      	cmp	r3, #24
 800322a:	d103      	bne.n	8003234 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800322c:	23fa      	movs	r3, #250	@ 0xfa
 800322e:	01db      	lsls	r3, r3, #7
 8003230:	613b      	str	r3, [r7, #16]
 8003232:	e001      	b.n	8003238 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003234:	2300      	movs	r3, #0
 8003236:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003238:	693b      	ldr	r3, [r7, #16]
}
 800323a:	0018      	movs	r0, r3
 800323c:	46bd      	mov	sp, r7
 800323e:	b006      	add	sp, #24
 8003240:	bd80      	pop	{r7, pc}
 8003242:	46c0      	nop			@ (mov r8, r8)
 8003244:	40021000 	.word	0x40021000
 8003248:	00f42400 	.word	0x00f42400
 800324c:	007a1200 	.word	0x007a1200

08003250 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003254:	4b02      	ldr	r3, [pc, #8]	@ (8003260 <HAL_RCC_GetHCLKFreq+0x10>)
 8003256:	681b      	ldr	r3, [r3, #0]
}
 8003258:	0018      	movs	r0, r3
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	46c0      	nop			@ (mov r8, r8)
 8003260:	20000000 	.word	0x20000000

08003264 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003264:	b5b0      	push	{r4, r5, r7, lr}
 8003266:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003268:	f7ff fff2 	bl	8003250 <HAL_RCC_GetHCLKFreq>
 800326c:	0004      	movs	r4, r0
 800326e:	f7ff fb3f 	bl	80028f0 <LL_RCC_GetAPB1Prescaler>
 8003272:	0003      	movs	r3, r0
 8003274:	0b1a      	lsrs	r2, r3, #12
 8003276:	4b05      	ldr	r3, [pc, #20]	@ (800328c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003278:	0092      	lsls	r2, r2, #2
 800327a:	58d3      	ldr	r3, [r2, r3]
 800327c:	221f      	movs	r2, #31
 800327e:	4013      	ands	r3, r2
 8003280:	40dc      	lsrs	r4, r3
 8003282:	0023      	movs	r3, r4
}
 8003284:	0018      	movs	r0, r3
 8003286:	46bd      	mov	sp, r7
 8003288:	bdb0      	pop	{r4, r5, r7, pc}
 800328a:	46c0      	nop			@ (mov r8, r8)
 800328c:	08004844 	.word	0x08004844

08003290 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d101      	bne.n	80032a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e046      	b.n	8003330 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2288      	movs	r2, #136	@ 0x88
 80032a6:	589b      	ldr	r3, [r3, r2]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d107      	bne.n	80032bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2284      	movs	r2, #132	@ 0x84
 80032b0:	2100      	movs	r1, #0
 80032b2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	0018      	movs	r0, r3
 80032b8:	f7fd fe8e 	bl	8000fd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2288      	movs	r2, #136	@ 0x88
 80032c0:	2124      	movs	r1, #36	@ 0x24
 80032c2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2101      	movs	r1, #1
 80032d0:	438a      	bics	r2, r1
 80032d2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d003      	beq.n	80032e4 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	0018      	movs	r0, r3
 80032e0:	f000 fb48 	bl	8003974 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	0018      	movs	r0, r3
 80032e8:	f000 f8cc 	bl	8003484 <UART_SetConfig>
 80032ec:	0003      	movs	r3, r0
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d101      	bne.n	80032f6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e01c      	b.n	8003330 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	685a      	ldr	r2, [r3, #4]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	490d      	ldr	r1, [pc, #52]	@ (8003338 <HAL_UART_Init+0xa8>)
 8003302:	400a      	ands	r2, r1
 8003304:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	689a      	ldr	r2, [r3, #8]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	212a      	movs	r1, #42	@ 0x2a
 8003312:	438a      	bics	r2, r1
 8003314:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2101      	movs	r1, #1
 8003322:	430a      	orrs	r2, r1
 8003324:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	0018      	movs	r0, r3
 800332a:	f000 fbd7 	bl	8003adc <UART_CheckIdleState>
 800332e:	0003      	movs	r3, r0
}
 8003330:	0018      	movs	r0, r3
 8003332:	46bd      	mov	sp, r7
 8003334:	b002      	add	sp, #8
 8003336:	bd80      	pop	{r7, pc}
 8003338:	ffffb7ff 	.word	0xffffb7ff

0800333c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b08a      	sub	sp, #40	@ 0x28
 8003340:	af02      	add	r7, sp, #8
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	603b      	str	r3, [r7, #0]
 8003348:	1dbb      	adds	r3, r7, #6
 800334a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2288      	movs	r2, #136	@ 0x88
 8003350:	589b      	ldr	r3, [r3, r2]
 8003352:	2b20      	cmp	r3, #32
 8003354:	d000      	beq.n	8003358 <HAL_UART_Transmit+0x1c>
 8003356:	e090      	b.n	800347a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d003      	beq.n	8003366 <HAL_UART_Transmit+0x2a>
 800335e:	1dbb      	adds	r3, r7, #6
 8003360:	881b      	ldrh	r3, [r3, #0]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e088      	b.n	800347c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	689a      	ldr	r2, [r3, #8]
 800336e:	2380      	movs	r3, #128	@ 0x80
 8003370:	015b      	lsls	r3, r3, #5
 8003372:	429a      	cmp	r2, r3
 8003374:	d109      	bne.n	800338a <HAL_UART_Transmit+0x4e>
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	691b      	ldr	r3, [r3, #16]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d105      	bne.n	800338a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	2201      	movs	r2, #1
 8003382:	4013      	ands	r3, r2
 8003384:	d001      	beq.n	800338a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e078      	b.n	800347c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2290      	movs	r2, #144	@ 0x90
 800338e:	2100      	movs	r1, #0
 8003390:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2288      	movs	r2, #136	@ 0x88
 8003396:	2121      	movs	r1, #33	@ 0x21
 8003398:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800339a:	f7fe f8a9 	bl	80014f0 <HAL_GetTick>
 800339e:	0003      	movs	r3, r0
 80033a0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	1dba      	adds	r2, r7, #6
 80033a6:	2154      	movs	r1, #84	@ 0x54
 80033a8:	8812      	ldrh	r2, [r2, #0]
 80033aa:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	1dba      	adds	r2, r7, #6
 80033b0:	2156      	movs	r1, #86	@ 0x56
 80033b2:	8812      	ldrh	r2, [r2, #0]
 80033b4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	689a      	ldr	r2, [r3, #8]
 80033ba:	2380      	movs	r3, #128	@ 0x80
 80033bc:	015b      	lsls	r3, r3, #5
 80033be:	429a      	cmp	r2, r3
 80033c0:	d108      	bne.n	80033d4 <HAL_UART_Transmit+0x98>
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	691b      	ldr	r3, [r3, #16]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d104      	bne.n	80033d4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80033ca:	2300      	movs	r3, #0
 80033cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	61bb      	str	r3, [r7, #24]
 80033d2:	e003      	b.n	80033dc <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033d8:	2300      	movs	r3, #0
 80033da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80033dc:	e030      	b.n	8003440 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	68f8      	ldr	r0, [r7, #12]
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	9300      	str	r3, [sp, #0]
 80033e6:	0013      	movs	r3, r2
 80033e8:	2200      	movs	r2, #0
 80033ea:	2180      	movs	r1, #128	@ 0x80
 80033ec:	f000 fc20 	bl	8003c30 <UART_WaitOnFlagUntilTimeout>
 80033f0:	1e03      	subs	r3, r0, #0
 80033f2:	d005      	beq.n	8003400 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2288      	movs	r2, #136	@ 0x88
 80033f8:	2120      	movs	r1, #32
 80033fa:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	e03d      	b.n	800347c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d10b      	bne.n	800341e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003406:	69bb      	ldr	r3, [r7, #24]
 8003408:	881b      	ldrh	r3, [r3, #0]
 800340a:	001a      	movs	r2, r3
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	05d2      	lsls	r2, r2, #23
 8003412:	0dd2      	lsrs	r2, r2, #23
 8003414:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003416:	69bb      	ldr	r3, [r7, #24]
 8003418:	3302      	adds	r3, #2
 800341a:	61bb      	str	r3, [r7, #24]
 800341c:	e007      	b.n	800342e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	781a      	ldrb	r2, [r3, #0]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	3301      	adds	r3, #1
 800342c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2256      	movs	r2, #86	@ 0x56
 8003432:	5a9b      	ldrh	r3, [r3, r2]
 8003434:	b29b      	uxth	r3, r3
 8003436:	3b01      	subs	r3, #1
 8003438:	b299      	uxth	r1, r3
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2256      	movs	r2, #86	@ 0x56
 800343e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2256      	movs	r2, #86	@ 0x56
 8003444:	5a9b      	ldrh	r3, [r3, r2]
 8003446:	b29b      	uxth	r3, r3
 8003448:	2b00      	cmp	r3, #0
 800344a:	d1c8      	bne.n	80033de <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800344c:	697a      	ldr	r2, [r7, #20]
 800344e:	68f8      	ldr	r0, [r7, #12]
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	9300      	str	r3, [sp, #0]
 8003454:	0013      	movs	r3, r2
 8003456:	2200      	movs	r2, #0
 8003458:	2140      	movs	r1, #64	@ 0x40
 800345a:	f000 fbe9 	bl	8003c30 <UART_WaitOnFlagUntilTimeout>
 800345e:	1e03      	subs	r3, r0, #0
 8003460:	d005      	beq.n	800346e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2288      	movs	r2, #136	@ 0x88
 8003466:	2120      	movs	r1, #32
 8003468:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e006      	b.n	800347c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2288      	movs	r2, #136	@ 0x88
 8003472:	2120      	movs	r1, #32
 8003474:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003476:	2300      	movs	r3, #0
 8003478:	e000      	b.n	800347c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800347a:	2302      	movs	r3, #2
  }
}
 800347c:	0018      	movs	r0, r3
 800347e:	46bd      	mov	sp, r7
 8003480:	b008      	add	sp, #32
 8003482:	bd80      	pop	{r7, pc}

08003484 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003484:	b5b0      	push	{r4, r5, r7, lr}
 8003486:	b090      	sub	sp, #64	@ 0x40
 8003488:	af00      	add	r7, sp, #0
 800348a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800348c:	231a      	movs	r3, #26
 800348e:	2220      	movs	r2, #32
 8003490:	189b      	adds	r3, r3, r2
 8003492:	19db      	adds	r3, r3, r7
 8003494:	2200      	movs	r2, #0
 8003496:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349a:	689a      	ldr	r2, [r3, #8]
 800349c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349e:	691b      	ldr	r3, [r3, #16]
 80034a0:	431a      	orrs	r2, r3
 80034a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a4:	695b      	ldr	r3, [r3, #20]
 80034a6:	431a      	orrs	r2, r3
 80034a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034aa:	69db      	ldr	r3, [r3, #28]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4ac4      	ldr	r2, [pc, #784]	@ (80037c8 <UART_SetConfig+0x344>)
 80034b8:	4013      	ands	r3, r2
 80034ba:	0019      	movs	r1, r3
 80034bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034c2:	430b      	orrs	r3, r1
 80034c4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	4abf      	ldr	r2, [pc, #764]	@ (80037cc <UART_SetConfig+0x348>)
 80034ce:	4013      	ands	r3, r2
 80034d0:	0018      	movs	r0, r3
 80034d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d4:	68d9      	ldr	r1, [r3, #12]
 80034d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	0003      	movs	r3, r0
 80034dc:	430b      	orrs	r3, r1
 80034de:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80034e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e2:	699b      	ldr	r3, [r3, #24]
 80034e4:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80034e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4ab9      	ldr	r2, [pc, #740]	@ (80037d0 <UART_SetConfig+0x34c>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d004      	beq.n	80034fa <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80034f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f2:	6a1b      	ldr	r3, [r3, #32]
 80034f4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80034f6:	4313      	orrs	r3, r2
 80034f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80034fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	4ab4      	ldr	r2, [pc, #720]	@ (80037d4 <UART_SetConfig+0x350>)
 8003502:	4013      	ands	r3, r2
 8003504:	0019      	movs	r1, r3
 8003506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800350c:	430b      	orrs	r3, r1
 800350e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003516:	220f      	movs	r2, #15
 8003518:	4393      	bics	r3, r2
 800351a:	0018      	movs	r0, r3
 800351c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800351e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	0003      	movs	r3, r0
 8003526:	430b      	orrs	r3, r1
 8003528:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800352a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4aaa      	ldr	r2, [pc, #680]	@ (80037d8 <UART_SetConfig+0x354>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d131      	bne.n	8003598 <UART_SetConfig+0x114>
 8003534:	4ba9      	ldr	r3, [pc, #676]	@ (80037dc <UART_SetConfig+0x358>)
 8003536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003538:	2203      	movs	r2, #3
 800353a:	4013      	ands	r3, r2
 800353c:	2b03      	cmp	r3, #3
 800353e:	d01d      	beq.n	800357c <UART_SetConfig+0xf8>
 8003540:	d823      	bhi.n	800358a <UART_SetConfig+0x106>
 8003542:	2b02      	cmp	r3, #2
 8003544:	d00c      	beq.n	8003560 <UART_SetConfig+0xdc>
 8003546:	d820      	bhi.n	800358a <UART_SetConfig+0x106>
 8003548:	2b00      	cmp	r3, #0
 800354a:	d002      	beq.n	8003552 <UART_SetConfig+0xce>
 800354c:	2b01      	cmp	r3, #1
 800354e:	d00e      	beq.n	800356e <UART_SetConfig+0xea>
 8003550:	e01b      	b.n	800358a <UART_SetConfig+0x106>
 8003552:	231b      	movs	r3, #27
 8003554:	2220      	movs	r2, #32
 8003556:	189b      	adds	r3, r3, r2
 8003558:	19db      	adds	r3, r3, r7
 800355a:	2200      	movs	r2, #0
 800355c:	701a      	strb	r2, [r3, #0]
 800355e:	e071      	b.n	8003644 <UART_SetConfig+0x1c0>
 8003560:	231b      	movs	r3, #27
 8003562:	2220      	movs	r2, #32
 8003564:	189b      	adds	r3, r3, r2
 8003566:	19db      	adds	r3, r3, r7
 8003568:	2202      	movs	r2, #2
 800356a:	701a      	strb	r2, [r3, #0]
 800356c:	e06a      	b.n	8003644 <UART_SetConfig+0x1c0>
 800356e:	231b      	movs	r3, #27
 8003570:	2220      	movs	r2, #32
 8003572:	189b      	adds	r3, r3, r2
 8003574:	19db      	adds	r3, r3, r7
 8003576:	2204      	movs	r2, #4
 8003578:	701a      	strb	r2, [r3, #0]
 800357a:	e063      	b.n	8003644 <UART_SetConfig+0x1c0>
 800357c:	231b      	movs	r3, #27
 800357e:	2220      	movs	r2, #32
 8003580:	189b      	adds	r3, r3, r2
 8003582:	19db      	adds	r3, r3, r7
 8003584:	2208      	movs	r2, #8
 8003586:	701a      	strb	r2, [r3, #0]
 8003588:	e05c      	b.n	8003644 <UART_SetConfig+0x1c0>
 800358a:	231b      	movs	r3, #27
 800358c:	2220      	movs	r2, #32
 800358e:	189b      	adds	r3, r3, r2
 8003590:	19db      	adds	r3, r3, r7
 8003592:	2210      	movs	r2, #16
 8003594:	701a      	strb	r2, [r3, #0]
 8003596:	e055      	b.n	8003644 <UART_SetConfig+0x1c0>
 8003598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a90      	ldr	r2, [pc, #576]	@ (80037e0 <UART_SetConfig+0x35c>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d106      	bne.n	80035b0 <UART_SetConfig+0x12c>
 80035a2:	231b      	movs	r3, #27
 80035a4:	2220      	movs	r2, #32
 80035a6:	189b      	adds	r3, r3, r2
 80035a8:	19db      	adds	r3, r3, r7
 80035aa:	2200      	movs	r2, #0
 80035ac:	701a      	strb	r2, [r3, #0]
 80035ae:	e049      	b.n	8003644 <UART_SetConfig+0x1c0>
 80035b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a86      	ldr	r2, [pc, #536]	@ (80037d0 <UART_SetConfig+0x34c>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d13e      	bne.n	8003638 <UART_SetConfig+0x1b4>
 80035ba:	4b88      	ldr	r3, [pc, #544]	@ (80037dc <UART_SetConfig+0x358>)
 80035bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80035be:	23c0      	movs	r3, #192	@ 0xc0
 80035c0:	011b      	lsls	r3, r3, #4
 80035c2:	4013      	ands	r3, r2
 80035c4:	22c0      	movs	r2, #192	@ 0xc0
 80035c6:	0112      	lsls	r2, r2, #4
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d027      	beq.n	800361c <UART_SetConfig+0x198>
 80035cc:	22c0      	movs	r2, #192	@ 0xc0
 80035ce:	0112      	lsls	r2, r2, #4
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d82a      	bhi.n	800362a <UART_SetConfig+0x1a6>
 80035d4:	2280      	movs	r2, #128	@ 0x80
 80035d6:	0112      	lsls	r2, r2, #4
 80035d8:	4293      	cmp	r3, r2
 80035da:	d011      	beq.n	8003600 <UART_SetConfig+0x17c>
 80035dc:	2280      	movs	r2, #128	@ 0x80
 80035de:	0112      	lsls	r2, r2, #4
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d822      	bhi.n	800362a <UART_SetConfig+0x1a6>
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d004      	beq.n	80035f2 <UART_SetConfig+0x16e>
 80035e8:	2280      	movs	r2, #128	@ 0x80
 80035ea:	00d2      	lsls	r2, r2, #3
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d00e      	beq.n	800360e <UART_SetConfig+0x18a>
 80035f0:	e01b      	b.n	800362a <UART_SetConfig+0x1a6>
 80035f2:	231b      	movs	r3, #27
 80035f4:	2220      	movs	r2, #32
 80035f6:	189b      	adds	r3, r3, r2
 80035f8:	19db      	adds	r3, r3, r7
 80035fa:	2200      	movs	r2, #0
 80035fc:	701a      	strb	r2, [r3, #0]
 80035fe:	e021      	b.n	8003644 <UART_SetConfig+0x1c0>
 8003600:	231b      	movs	r3, #27
 8003602:	2220      	movs	r2, #32
 8003604:	189b      	adds	r3, r3, r2
 8003606:	19db      	adds	r3, r3, r7
 8003608:	2202      	movs	r2, #2
 800360a:	701a      	strb	r2, [r3, #0]
 800360c:	e01a      	b.n	8003644 <UART_SetConfig+0x1c0>
 800360e:	231b      	movs	r3, #27
 8003610:	2220      	movs	r2, #32
 8003612:	189b      	adds	r3, r3, r2
 8003614:	19db      	adds	r3, r3, r7
 8003616:	2204      	movs	r2, #4
 8003618:	701a      	strb	r2, [r3, #0]
 800361a:	e013      	b.n	8003644 <UART_SetConfig+0x1c0>
 800361c:	231b      	movs	r3, #27
 800361e:	2220      	movs	r2, #32
 8003620:	189b      	adds	r3, r3, r2
 8003622:	19db      	adds	r3, r3, r7
 8003624:	2208      	movs	r2, #8
 8003626:	701a      	strb	r2, [r3, #0]
 8003628:	e00c      	b.n	8003644 <UART_SetConfig+0x1c0>
 800362a:	231b      	movs	r3, #27
 800362c:	2220      	movs	r2, #32
 800362e:	189b      	adds	r3, r3, r2
 8003630:	19db      	adds	r3, r3, r7
 8003632:	2210      	movs	r2, #16
 8003634:	701a      	strb	r2, [r3, #0]
 8003636:	e005      	b.n	8003644 <UART_SetConfig+0x1c0>
 8003638:	231b      	movs	r3, #27
 800363a:	2220      	movs	r2, #32
 800363c:	189b      	adds	r3, r3, r2
 800363e:	19db      	adds	r3, r3, r7
 8003640:	2210      	movs	r2, #16
 8003642:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a61      	ldr	r2, [pc, #388]	@ (80037d0 <UART_SetConfig+0x34c>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d000      	beq.n	8003650 <UART_SetConfig+0x1cc>
 800364e:	e092      	b.n	8003776 <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003650:	231b      	movs	r3, #27
 8003652:	2220      	movs	r2, #32
 8003654:	189b      	adds	r3, r3, r2
 8003656:	19db      	adds	r3, r3, r7
 8003658:	781b      	ldrb	r3, [r3, #0]
 800365a:	2b08      	cmp	r3, #8
 800365c:	d015      	beq.n	800368a <UART_SetConfig+0x206>
 800365e:	dc18      	bgt.n	8003692 <UART_SetConfig+0x20e>
 8003660:	2b04      	cmp	r3, #4
 8003662:	d00d      	beq.n	8003680 <UART_SetConfig+0x1fc>
 8003664:	dc15      	bgt.n	8003692 <UART_SetConfig+0x20e>
 8003666:	2b00      	cmp	r3, #0
 8003668:	d002      	beq.n	8003670 <UART_SetConfig+0x1ec>
 800366a:	2b02      	cmp	r3, #2
 800366c:	d005      	beq.n	800367a <UART_SetConfig+0x1f6>
 800366e:	e010      	b.n	8003692 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003670:	f7ff fdf8 	bl	8003264 <HAL_RCC_GetPCLK1Freq>
 8003674:	0003      	movs	r3, r0
 8003676:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003678:	e014      	b.n	80036a4 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800367a:	4b5a      	ldr	r3, [pc, #360]	@ (80037e4 <UART_SetConfig+0x360>)
 800367c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800367e:	e011      	b.n	80036a4 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003680:	f7ff fd64 	bl	800314c <HAL_RCC_GetSysClockFreq>
 8003684:	0003      	movs	r3, r0
 8003686:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003688:	e00c      	b.n	80036a4 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800368a:	2380      	movs	r3, #128	@ 0x80
 800368c:	021b      	lsls	r3, r3, #8
 800368e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003690:	e008      	b.n	80036a4 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8003692:	2300      	movs	r3, #0
 8003694:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003696:	231a      	movs	r3, #26
 8003698:	2220      	movs	r2, #32
 800369a:	189b      	adds	r3, r3, r2
 800369c:	19db      	adds	r3, r3, r7
 800369e:	2201      	movs	r2, #1
 80036a0:	701a      	strb	r2, [r3, #0]
        break;
 80036a2:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80036a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d100      	bne.n	80036ac <UART_SetConfig+0x228>
 80036aa:	e147      	b.n	800393c <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80036ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80036b0:	4b4d      	ldr	r3, [pc, #308]	@ (80037e8 <UART_SetConfig+0x364>)
 80036b2:	0052      	lsls	r2, r2, #1
 80036b4:	5ad3      	ldrh	r3, [r2, r3]
 80036b6:	0019      	movs	r1, r3
 80036b8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80036ba:	f7fc fd2d 	bl	8000118 <__udivsi3>
 80036be:	0003      	movs	r3, r0
 80036c0:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80036c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c4:	685a      	ldr	r2, [r3, #4]
 80036c6:	0013      	movs	r3, r2
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	189b      	adds	r3, r3, r2
 80036cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d305      	bcc.n	80036de <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80036d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80036d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80036da:	429a      	cmp	r2, r3
 80036dc:	d906      	bls.n	80036ec <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 80036de:	231a      	movs	r3, #26
 80036e0:	2220      	movs	r2, #32
 80036e2:	189b      	adds	r3, r3, r2
 80036e4:	19db      	adds	r3, r3, r7
 80036e6:	2201      	movs	r2, #1
 80036e8:	701a      	strb	r2, [r3, #0]
 80036ea:	e127      	b.n	800393c <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80036ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036ee:	61bb      	str	r3, [r7, #24]
 80036f0:	2300      	movs	r3, #0
 80036f2:	61fb      	str	r3, [r7, #28]
 80036f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80036f8:	4b3b      	ldr	r3, [pc, #236]	@ (80037e8 <UART_SetConfig+0x364>)
 80036fa:	0052      	lsls	r2, r2, #1
 80036fc:	5ad3      	ldrh	r3, [r2, r3]
 80036fe:	613b      	str	r3, [r7, #16]
 8003700:	2300      	movs	r3, #0
 8003702:	617b      	str	r3, [r7, #20]
 8003704:	693a      	ldr	r2, [r7, #16]
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	69b8      	ldr	r0, [r7, #24]
 800370a:	69f9      	ldr	r1, [r7, #28]
 800370c:	f7fc fd90 	bl	8000230 <__aeabi_uldivmod>
 8003710:	0002      	movs	r2, r0
 8003712:	000b      	movs	r3, r1
 8003714:	0e11      	lsrs	r1, r2, #24
 8003716:	021d      	lsls	r5, r3, #8
 8003718:	430d      	orrs	r5, r1
 800371a:	0214      	lsls	r4, r2, #8
 800371c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	085b      	lsrs	r3, r3, #1
 8003722:	60bb      	str	r3, [r7, #8]
 8003724:	2300      	movs	r3, #0
 8003726:	60fb      	str	r3, [r7, #12]
 8003728:	68b8      	ldr	r0, [r7, #8]
 800372a:	68f9      	ldr	r1, [r7, #12]
 800372c:	1900      	adds	r0, r0, r4
 800372e:	4169      	adcs	r1, r5
 8003730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	603b      	str	r3, [r7, #0]
 8003736:	2300      	movs	r3, #0
 8003738:	607b      	str	r3, [r7, #4]
 800373a:	683a      	ldr	r2, [r7, #0]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f7fc fd77 	bl	8000230 <__aeabi_uldivmod>
 8003742:	0002      	movs	r2, r0
 8003744:	000b      	movs	r3, r1
 8003746:	0013      	movs	r3, r2
 8003748:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800374a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800374c:	23c0      	movs	r3, #192	@ 0xc0
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	429a      	cmp	r2, r3
 8003752:	d309      	bcc.n	8003768 <UART_SetConfig+0x2e4>
 8003754:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003756:	2380      	movs	r3, #128	@ 0x80
 8003758:	035b      	lsls	r3, r3, #13
 800375a:	429a      	cmp	r2, r3
 800375c:	d204      	bcs.n	8003768 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 800375e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003764:	60da      	str	r2, [r3, #12]
 8003766:	e0e9      	b.n	800393c <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8003768:	231a      	movs	r3, #26
 800376a:	2220      	movs	r2, #32
 800376c:	189b      	adds	r3, r3, r2
 800376e:	19db      	adds	r3, r3, r7
 8003770:	2201      	movs	r2, #1
 8003772:	701a      	strb	r2, [r3, #0]
 8003774:	e0e2      	b.n	800393c <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003778:	69da      	ldr	r2, [r3, #28]
 800377a:	2380      	movs	r3, #128	@ 0x80
 800377c:	021b      	lsls	r3, r3, #8
 800377e:	429a      	cmp	r2, r3
 8003780:	d000      	beq.n	8003784 <UART_SetConfig+0x300>
 8003782:	e083      	b.n	800388c <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8003784:	231b      	movs	r3, #27
 8003786:	2220      	movs	r2, #32
 8003788:	189b      	adds	r3, r3, r2
 800378a:	19db      	adds	r3, r3, r7
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	2b08      	cmp	r3, #8
 8003790:	d015      	beq.n	80037be <UART_SetConfig+0x33a>
 8003792:	dc2b      	bgt.n	80037ec <UART_SetConfig+0x368>
 8003794:	2b04      	cmp	r3, #4
 8003796:	d00d      	beq.n	80037b4 <UART_SetConfig+0x330>
 8003798:	dc28      	bgt.n	80037ec <UART_SetConfig+0x368>
 800379a:	2b00      	cmp	r3, #0
 800379c:	d002      	beq.n	80037a4 <UART_SetConfig+0x320>
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d005      	beq.n	80037ae <UART_SetConfig+0x32a>
 80037a2:	e023      	b.n	80037ec <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037a4:	f7ff fd5e 	bl	8003264 <HAL_RCC_GetPCLK1Freq>
 80037a8:	0003      	movs	r3, r0
 80037aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80037ac:	e027      	b.n	80037fe <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037ae:	4b0d      	ldr	r3, [pc, #52]	@ (80037e4 <UART_SetConfig+0x360>)
 80037b0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80037b2:	e024      	b.n	80037fe <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037b4:	f7ff fcca 	bl	800314c <HAL_RCC_GetSysClockFreq>
 80037b8:	0003      	movs	r3, r0
 80037ba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80037bc:	e01f      	b.n	80037fe <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037be:	2380      	movs	r3, #128	@ 0x80
 80037c0:	021b      	lsls	r3, r3, #8
 80037c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80037c4:	e01b      	b.n	80037fe <UART_SetConfig+0x37a>
 80037c6:	46c0      	nop			@ (mov r8, r8)
 80037c8:	cfff69f3 	.word	0xcfff69f3
 80037cc:	ffffcfff 	.word	0xffffcfff
 80037d0:	40008000 	.word	0x40008000
 80037d4:	11fff4ff 	.word	0x11fff4ff
 80037d8:	40013800 	.word	0x40013800
 80037dc:	40021000 	.word	0x40021000
 80037e0:	40004400 	.word	0x40004400
 80037e4:	00f42400 	.word	0x00f42400
 80037e8:	08004864 	.word	0x08004864
      default:
        pclk = 0U;
 80037ec:	2300      	movs	r3, #0
 80037ee:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80037f0:	231a      	movs	r3, #26
 80037f2:	2220      	movs	r2, #32
 80037f4:	189b      	adds	r3, r3, r2
 80037f6:	19db      	adds	r3, r3, r7
 80037f8:	2201      	movs	r2, #1
 80037fa:	701a      	strb	r2, [r3, #0]
        break;
 80037fc:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80037fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003800:	2b00      	cmp	r3, #0
 8003802:	d100      	bne.n	8003806 <UART_SetConfig+0x382>
 8003804:	e09a      	b.n	800393c <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003808:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800380a:	4b58      	ldr	r3, [pc, #352]	@ (800396c <UART_SetConfig+0x4e8>)
 800380c:	0052      	lsls	r2, r2, #1
 800380e:	5ad3      	ldrh	r3, [r2, r3]
 8003810:	0019      	movs	r1, r3
 8003812:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003814:	f7fc fc80 	bl	8000118 <__udivsi3>
 8003818:	0003      	movs	r3, r0
 800381a:	005a      	lsls	r2, r3, #1
 800381c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	085b      	lsrs	r3, r3, #1
 8003822:	18d2      	adds	r2, r2, r3
 8003824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	0019      	movs	r1, r3
 800382a:	0010      	movs	r0, r2
 800382c:	f7fc fc74 	bl	8000118 <__udivsi3>
 8003830:	0003      	movs	r3, r0
 8003832:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003836:	2b0f      	cmp	r3, #15
 8003838:	d921      	bls.n	800387e <UART_SetConfig+0x3fa>
 800383a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800383c:	2380      	movs	r3, #128	@ 0x80
 800383e:	025b      	lsls	r3, r3, #9
 8003840:	429a      	cmp	r2, r3
 8003842:	d21c      	bcs.n	800387e <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003846:	b29a      	uxth	r2, r3
 8003848:	200e      	movs	r0, #14
 800384a:	2420      	movs	r4, #32
 800384c:	1903      	adds	r3, r0, r4
 800384e:	19db      	adds	r3, r3, r7
 8003850:	210f      	movs	r1, #15
 8003852:	438a      	bics	r2, r1
 8003854:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003858:	085b      	lsrs	r3, r3, #1
 800385a:	b29b      	uxth	r3, r3
 800385c:	2207      	movs	r2, #7
 800385e:	4013      	ands	r3, r2
 8003860:	b299      	uxth	r1, r3
 8003862:	1903      	adds	r3, r0, r4
 8003864:	19db      	adds	r3, r3, r7
 8003866:	1902      	adds	r2, r0, r4
 8003868:	19d2      	adds	r2, r2, r7
 800386a:	8812      	ldrh	r2, [r2, #0]
 800386c:	430a      	orrs	r2, r1
 800386e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	1902      	adds	r2, r0, r4
 8003876:	19d2      	adds	r2, r2, r7
 8003878:	8812      	ldrh	r2, [r2, #0]
 800387a:	60da      	str	r2, [r3, #12]
 800387c:	e05e      	b.n	800393c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 800387e:	231a      	movs	r3, #26
 8003880:	2220      	movs	r2, #32
 8003882:	189b      	adds	r3, r3, r2
 8003884:	19db      	adds	r3, r3, r7
 8003886:	2201      	movs	r2, #1
 8003888:	701a      	strb	r2, [r3, #0]
 800388a:	e057      	b.n	800393c <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800388c:	231b      	movs	r3, #27
 800388e:	2220      	movs	r2, #32
 8003890:	189b      	adds	r3, r3, r2
 8003892:	19db      	adds	r3, r3, r7
 8003894:	781b      	ldrb	r3, [r3, #0]
 8003896:	2b08      	cmp	r3, #8
 8003898:	d015      	beq.n	80038c6 <UART_SetConfig+0x442>
 800389a:	dc18      	bgt.n	80038ce <UART_SetConfig+0x44a>
 800389c:	2b04      	cmp	r3, #4
 800389e:	d00d      	beq.n	80038bc <UART_SetConfig+0x438>
 80038a0:	dc15      	bgt.n	80038ce <UART_SetConfig+0x44a>
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d002      	beq.n	80038ac <UART_SetConfig+0x428>
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d005      	beq.n	80038b6 <UART_SetConfig+0x432>
 80038aa:	e010      	b.n	80038ce <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038ac:	f7ff fcda 	bl	8003264 <HAL_RCC_GetPCLK1Freq>
 80038b0:	0003      	movs	r3, r0
 80038b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80038b4:	e014      	b.n	80038e0 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80038b6:	4b2e      	ldr	r3, [pc, #184]	@ (8003970 <UART_SetConfig+0x4ec>)
 80038b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80038ba:	e011      	b.n	80038e0 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038bc:	f7ff fc46 	bl	800314c <HAL_RCC_GetSysClockFreq>
 80038c0:	0003      	movs	r3, r0
 80038c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80038c4:	e00c      	b.n	80038e0 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038c6:	2380      	movs	r3, #128	@ 0x80
 80038c8:	021b      	lsls	r3, r3, #8
 80038ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80038cc:	e008      	b.n	80038e0 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 80038ce:	2300      	movs	r3, #0
 80038d0:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80038d2:	231a      	movs	r3, #26
 80038d4:	2220      	movs	r2, #32
 80038d6:	189b      	adds	r3, r3, r2
 80038d8:	19db      	adds	r3, r3, r7
 80038da:	2201      	movs	r2, #1
 80038dc:	701a      	strb	r2, [r3, #0]
        break;
 80038de:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80038e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d02a      	beq.n	800393c <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80038e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038ea:	4b20      	ldr	r3, [pc, #128]	@ (800396c <UART_SetConfig+0x4e8>)
 80038ec:	0052      	lsls	r2, r2, #1
 80038ee:	5ad3      	ldrh	r3, [r2, r3]
 80038f0:	0019      	movs	r1, r3
 80038f2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80038f4:	f7fc fc10 	bl	8000118 <__udivsi3>
 80038f8:	0003      	movs	r3, r0
 80038fa:	001a      	movs	r2, r3
 80038fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	085b      	lsrs	r3, r3, #1
 8003902:	18d2      	adds	r2, r2, r3
 8003904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	0019      	movs	r1, r3
 800390a:	0010      	movs	r0, r2
 800390c:	f7fc fc04 	bl	8000118 <__udivsi3>
 8003910:	0003      	movs	r3, r0
 8003912:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003916:	2b0f      	cmp	r3, #15
 8003918:	d90a      	bls.n	8003930 <UART_SetConfig+0x4ac>
 800391a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800391c:	2380      	movs	r3, #128	@ 0x80
 800391e:	025b      	lsls	r3, r3, #9
 8003920:	429a      	cmp	r2, r3
 8003922:	d205      	bcs.n	8003930 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003926:	b29a      	uxth	r2, r3
 8003928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	60da      	str	r2, [r3, #12]
 800392e:	e005      	b.n	800393c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8003930:	231a      	movs	r3, #26
 8003932:	2220      	movs	r2, #32
 8003934:	189b      	adds	r3, r3, r2
 8003936:	19db      	adds	r3, r3, r7
 8003938:	2201      	movs	r2, #1
 800393a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800393c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800393e:	226a      	movs	r2, #106	@ 0x6a
 8003940:	2101      	movs	r1, #1
 8003942:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003946:	2268      	movs	r2, #104	@ 0x68
 8003948:	2101      	movs	r1, #1
 800394a:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800394c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800394e:	2200      	movs	r2, #0
 8003950:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003954:	2200      	movs	r2, #0
 8003956:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003958:	231a      	movs	r3, #26
 800395a:	2220      	movs	r2, #32
 800395c:	189b      	adds	r3, r3, r2
 800395e:	19db      	adds	r3, r3, r7
 8003960:	781b      	ldrb	r3, [r3, #0]
}
 8003962:	0018      	movs	r0, r3
 8003964:	46bd      	mov	sp, r7
 8003966:	b010      	add	sp, #64	@ 0x40
 8003968:	bdb0      	pop	{r4, r5, r7, pc}
 800396a:	46c0      	nop			@ (mov r8, r8)
 800396c:	08004864 	.word	0x08004864
 8003970:	00f42400 	.word	0x00f42400

08003974 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003980:	2208      	movs	r2, #8
 8003982:	4013      	ands	r3, r2
 8003984:	d00b      	beq.n	800399e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	4a4a      	ldr	r2, [pc, #296]	@ (8003ab8 <UART_AdvFeatureConfig+0x144>)
 800398e:	4013      	ands	r3, r2
 8003990:	0019      	movs	r1, r3
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	430a      	orrs	r2, r1
 800399c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a2:	2201      	movs	r2, #1
 80039a4:	4013      	ands	r3, r2
 80039a6:	d00b      	beq.n	80039c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	4a43      	ldr	r2, [pc, #268]	@ (8003abc <UART_AdvFeatureConfig+0x148>)
 80039b0:	4013      	ands	r3, r2
 80039b2:	0019      	movs	r1, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	430a      	orrs	r2, r1
 80039be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c4:	2202      	movs	r2, #2
 80039c6:	4013      	ands	r3, r2
 80039c8:	d00b      	beq.n	80039e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	4a3b      	ldr	r2, [pc, #236]	@ (8003ac0 <UART_AdvFeatureConfig+0x14c>)
 80039d2:	4013      	ands	r3, r2
 80039d4:	0019      	movs	r1, r3
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	430a      	orrs	r2, r1
 80039e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e6:	2204      	movs	r2, #4
 80039e8:	4013      	ands	r3, r2
 80039ea:	d00b      	beq.n	8003a04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	4a34      	ldr	r2, [pc, #208]	@ (8003ac4 <UART_AdvFeatureConfig+0x150>)
 80039f4:	4013      	ands	r3, r2
 80039f6:	0019      	movs	r1, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	430a      	orrs	r2, r1
 8003a02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a08:	2210      	movs	r2, #16
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	d00b      	beq.n	8003a26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	4a2c      	ldr	r2, [pc, #176]	@ (8003ac8 <UART_AdvFeatureConfig+0x154>)
 8003a16:	4013      	ands	r3, r2
 8003a18:	0019      	movs	r1, r3
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	430a      	orrs	r2, r1
 8003a24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a2a:	2220      	movs	r2, #32
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	d00b      	beq.n	8003a48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	4a25      	ldr	r2, [pc, #148]	@ (8003acc <UART_AdvFeatureConfig+0x158>)
 8003a38:	4013      	ands	r3, r2
 8003a3a:	0019      	movs	r1, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	430a      	orrs	r2, r1
 8003a46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a4c:	2240      	movs	r2, #64	@ 0x40
 8003a4e:	4013      	ands	r3, r2
 8003a50:	d01d      	beq.n	8003a8e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	4a1d      	ldr	r2, [pc, #116]	@ (8003ad0 <UART_AdvFeatureConfig+0x15c>)
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	0019      	movs	r1, r3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	430a      	orrs	r2, r1
 8003a68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a6e:	2380      	movs	r3, #128	@ 0x80
 8003a70:	035b      	lsls	r3, r3, #13
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d10b      	bne.n	8003a8e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	4a15      	ldr	r2, [pc, #84]	@ (8003ad4 <UART_AdvFeatureConfig+0x160>)
 8003a7e:	4013      	ands	r3, r2
 8003a80:	0019      	movs	r1, r3
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	430a      	orrs	r2, r1
 8003a8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a92:	2280      	movs	r2, #128	@ 0x80
 8003a94:	4013      	ands	r3, r2
 8003a96:	d00b      	beq.n	8003ab0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	4a0e      	ldr	r2, [pc, #56]	@ (8003ad8 <UART_AdvFeatureConfig+0x164>)
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	0019      	movs	r1, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	430a      	orrs	r2, r1
 8003aae:	605a      	str	r2, [r3, #4]
  }
}
 8003ab0:	46c0      	nop			@ (mov r8, r8)
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	b002      	add	sp, #8
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	ffff7fff 	.word	0xffff7fff
 8003abc:	fffdffff 	.word	0xfffdffff
 8003ac0:	fffeffff 	.word	0xfffeffff
 8003ac4:	fffbffff 	.word	0xfffbffff
 8003ac8:	ffffefff 	.word	0xffffefff
 8003acc:	ffffdfff 	.word	0xffffdfff
 8003ad0:	ffefffff 	.word	0xffefffff
 8003ad4:	ff9fffff 	.word	0xff9fffff
 8003ad8:	fff7ffff 	.word	0xfff7ffff

08003adc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b092      	sub	sp, #72	@ 0x48
 8003ae0:	af02      	add	r7, sp, #8
 8003ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2290      	movs	r2, #144	@ 0x90
 8003ae8:	2100      	movs	r1, #0
 8003aea:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003aec:	f7fd fd00 	bl	80014f0 <HAL_GetTick>
 8003af0:	0003      	movs	r3, r0
 8003af2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2208      	movs	r2, #8
 8003afc:	4013      	ands	r3, r2
 8003afe:	2b08      	cmp	r3, #8
 8003b00:	d12d      	bne.n	8003b5e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b04:	2280      	movs	r2, #128	@ 0x80
 8003b06:	0391      	lsls	r1, r2, #14
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	4a47      	ldr	r2, [pc, #284]	@ (8003c28 <UART_CheckIdleState+0x14c>)
 8003b0c:	9200      	str	r2, [sp, #0]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f000 f88e 	bl	8003c30 <UART_WaitOnFlagUntilTimeout>
 8003b14:	1e03      	subs	r3, r0, #0
 8003b16:	d022      	beq.n	8003b5e <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b18:	f3ef 8310 	mrs	r3, PRIMASK
 8003b1c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003b20:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003b22:	2301      	movs	r3, #1
 8003b24:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b28:	f383 8810 	msr	PRIMASK, r3
}
 8003b2c:	46c0      	nop			@ (mov r8, r8)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	2180      	movs	r1, #128	@ 0x80
 8003b3a:	438a      	bics	r2, r1
 8003b3c:	601a      	str	r2, [r3, #0]
 8003b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b44:	f383 8810 	msr	PRIMASK, r3
}
 8003b48:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2288      	movs	r2, #136	@ 0x88
 8003b4e:	2120      	movs	r1, #32
 8003b50:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2284      	movs	r2, #132	@ 0x84
 8003b56:	2100      	movs	r1, #0
 8003b58:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e060      	b.n	8003c20 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2204      	movs	r2, #4
 8003b66:	4013      	ands	r3, r2
 8003b68:	2b04      	cmp	r3, #4
 8003b6a:	d146      	bne.n	8003bfa <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b6e:	2280      	movs	r2, #128	@ 0x80
 8003b70:	03d1      	lsls	r1, r2, #15
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	4a2c      	ldr	r2, [pc, #176]	@ (8003c28 <UART_CheckIdleState+0x14c>)
 8003b76:	9200      	str	r2, [sp, #0]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f000 f859 	bl	8003c30 <UART_WaitOnFlagUntilTimeout>
 8003b7e:	1e03      	subs	r3, r0, #0
 8003b80:	d03b      	beq.n	8003bfa <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b82:	f3ef 8310 	mrs	r3, PRIMASK
 8003b86:	60fb      	str	r3, [r7, #12]
  return(result);
 8003b88:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003b8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	f383 8810 	msr	PRIMASK, r3
}
 8003b96:	46c0      	nop			@ (mov r8, r8)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4922      	ldr	r1, [pc, #136]	@ (8003c2c <UART_CheckIdleState+0x150>)
 8003ba4:	400a      	ands	r2, r1
 8003ba6:	601a      	str	r2, [r3, #0]
 8003ba8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003baa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	f383 8810 	msr	PRIMASK, r3
}
 8003bb2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bb4:	f3ef 8310 	mrs	r3, PRIMASK
 8003bb8:	61bb      	str	r3, [r7, #24]
  return(result);
 8003bba:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bbc:	633b      	str	r3, [r7, #48]	@ 0x30
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	f383 8810 	msr	PRIMASK, r3
}
 8003bc8:	46c0      	nop			@ (mov r8, r8)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	689a      	ldr	r2, [r3, #8]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2101      	movs	r1, #1
 8003bd6:	438a      	bics	r2, r1
 8003bd8:	609a      	str	r2, [r3, #8]
 8003bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bdc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bde:	6a3b      	ldr	r3, [r7, #32]
 8003be0:	f383 8810 	msr	PRIMASK, r3
}
 8003be4:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	228c      	movs	r2, #140	@ 0x8c
 8003bea:	2120      	movs	r1, #32
 8003bec:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2284      	movs	r2, #132	@ 0x84
 8003bf2:	2100      	movs	r1, #0
 8003bf4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e012      	b.n	8003c20 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2288      	movs	r2, #136	@ 0x88
 8003bfe:	2120      	movs	r1, #32
 8003c00:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	228c      	movs	r2, #140	@ 0x8c
 8003c06:	2120      	movs	r1, #32
 8003c08:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2284      	movs	r2, #132	@ 0x84
 8003c1a:	2100      	movs	r1, #0
 8003c1c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c1e:	2300      	movs	r3, #0
}
 8003c20:	0018      	movs	r0, r3
 8003c22:	46bd      	mov	sp, r7
 8003c24:	b010      	add	sp, #64	@ 0x40
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	01ffffff 	.word	0x01ffffff
 8003c2c:	fffffedf 	.word	0xfffffedf

08003c30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	60f8      	str	r0, [r7, #12]
 8003c38:	60b9      	str	r1, [r7, #8]
 8003c3a:	603b      	str	r3, [r7, #0]
 8003c3c:	1dfb      	adds	r3, r7, #7
 8003c3e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c40:	e051      	b.n	8003ce6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	3301      	adds	r3, #1
 8003c46:	d04e      	beq.n	8003ce6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c48:	f7fd fc52 	bl	80014f0 <HAL_GetTick>
 8003c4c:	0002      	movs	r2, r0
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	69ba      	ldr	r2, [r7, #24]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d302      	bcc.n	8003c5e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003c58:	69bb      	ldr	r3, [r7, #24]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e051      	b.n	8003d06 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2204      	movs	r2, #4
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	d03b      	beq.n	8003ce6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	2b80      	cmp	r3, #128	@ 0x80
 8003c72:	d038      	beq.n	8003ce6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	2b40      	cmp	r3, #64	@ 0x40
 8003c78:	d035      	beq.n	8003ce6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	69db      	ldr	r3, [r3, #28]
 8003c80:	2208      	movs	r2, #8
 8003c82:	4013      	ands	r3, r2
 8003c84:	2b08      	cmp	r3, #8
 8003c86:	d111      	bne.n	8003cac <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	2208      	movs	r2, #8
 8003c8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	0018      	movs	r0, r3
 8003c94:	f000 f83c 	bl	8003d10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2290      	movs	r2, #144	@ 0x90
 8003c9c:	2108      	movs	r1, #8
 8003c9e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2284      	movs	r2, #132	@ 0x84
 8003ca4:	2100      	movs	r1, #0
 8003ca6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e02c      	b.n	8003d06 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	69da      	ldr	r2, [r3, #28]
 8003cb2:	2380      	movs	r3, #128	@ 0x80
 8003cb4:	011b      	lsls	r3, r3, #4
 8003cb6:	401a      	ands	r2, r3
 8003cb8:	2380      	movs	r3, #128	@ 0x80
 8003cba:	011b      	lsls	r3, r3, #4
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d112      	bne.n	8003ce6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2280      	movs	r2, #128	@ 0x80
 8003cc6:	0112      	lsls	r2, r2, #4
 8003cc8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	0018      	movs	r0, r3
 8003cce:	f000 f81f 	bl	8003d10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2290      	movs	r2, #144	@ 0x90
 8003cd6:	2120      	movs	r1, #32
 8003cd8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2284      	movs	r2, #132	@ 0x84
 8003cde:	2100      	movs	r1, #0
 8003ce0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e00f      	b.n	8003d06 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	69db      	ldr	r3, [r3, #28]
 8003cec:	68ba      	ldr	r2, [r7, #8]
 8003cee:	4013      	ands	r3, r2
 8003cf0:	68ba      	ldr	r2, [r7, #8]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	425a      	negs	r2, r3
 8003cf6:	4153      	adcs	r3, r2
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	001a      	movs	r2, r3
 8003cfc:	1dfb      	adds	r3, r7, #7
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d09e      	beq.n	8003c42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d04:	2300      	movs	r3, #0
}
 8003d06:	0018      	movs	r0, r3
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	b004      	add	sp, #16
 8003d0c:	bd80      	pop	{r7, pc}
	...

08003d10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b08e      	sub	sp, #56	@ 0x38
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d18:	f3ef 8310 	mrs	r3, PRIMASK
 8003d1c:	617b      	str	r3, [r7, #20]
  return(result);
 8003d1e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003d20:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d22:	2301      	movs	r3, #1
 8003d24:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d26:	69bb      	ldr	r3, [r7, #24]
 8003d28:	f383 8810 	msr	PRIMASK, r3
}
 8003d2c:	46c0      	nop			@ (mov r8, r8)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4926      	ldr	r1, [pc, #152]	@ (8003dd4 <UART_EndRxTransfer+0xc4>)
 8003d3a:	400a      	ands	r2, r1
 8003d3c:	601a      	str	r2, [r3, #0]
 8003d3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d40:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	f383 8810 	msr	PRIMASK, r3
}
 8003d48:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d4a:	f3ef 8310 	mrs	r3, PRIMASK
 8003d4e:	623b      	str	r3, [r7, #32]
  return(result);
 8003d50:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003d52:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d54:	2301      	movs	r3, #1
 8003d56:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5a:	f383 8810 	msr	PRIMASK, r3
}
 8003d5e:	46c0      	nop			@ (mov r8, r8)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	689a      	ldr	r2, [r3, #8]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	491b      	ldr	r1, [pc, #108]	@ (8003dd8 <UART_EndRxTransfer+0xc8>)
 8003d6c:	400a      	ands	r2, r1
 8003d6e:	609a      	str	r2, [r3, #8]
 8003d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d72:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d76:	f383 8810 	msr	PRIMASK, r3
}
 8003d7a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d118      	bne.n	8003db6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d84:	f3ef 8310 	mrs	r3, PRIMASK
 8003d88:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d8a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d8e:	2301      	movs	r3, #1
 8003d90:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	f383 8810 	msr	PRIMASK, r3
}
 8003d98:	46c0      	nop			@ (mov r8, r8)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	2110      	movs	r1, #16
 8003da6:	438a      	bics	r2, r1
 8003da8:	601a      	str	r2, [r3, #0]
 8003daa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	f383 8810 	msr	PRIMASK, r3
}
 8003db4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	228c      	movs	r2, #140	@ 0x8c
 8003dba:	2120      	movs	r1, #32
 8003dbc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003dca:	46c0      	nop			@ (mov r8, r8)
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	b00e      	add	sp, #56	@ 0x38
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	46c0      	nop			@ (mov r8, r8)
 8003dd4:	fffffedf 	.word	0xfffffedf
 8003dd8:	effffffe 	.word	0xeffffffe

08003ddc <_vsniprintf_r>:
 8003ddc:	b530      	push	{r4, r5, lr}
 8003dde:	0014      	movs	r4, r2
 8003de0:	0005      	movs	r5, r0
 8003de2:	001a      	movs	r2, r3
 8003de4:	b09b      	sub	sp, #108	@ 0x6c
 8003de6:	2c00      	cmp	r4, #0
 8003de8:	da05      	bge.n	8003df6 <_vsniprintf_r+0x1a>
 8003dea:	238b      	movs	r3, #139	@ 0x8b
 8003dec:	6003      	str	r3, [r0, #0]
 8003dee:	2001      	movs	r0, #1
 8003df0:	4240      	negs	r0, r0
 8003df2:	b01b      	add	sp, #108	@ 0x6c
 8003df4:	bd30      	pop	{r4, r5, pc}
 8003df6:	2382      	movs	r3, #130	@ 0x82
 8003df8:	4668      	mov	r0, sp
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	8183      	strh	r3, [r0, #12]
 8003dfe:	2300      	movs	r3, #0
 8003e00:	9100      	str	r1, [sp, #0]
 8003e02:	9104      	str	r1, [sp, #16]
 8003e04:	429c      	cmp	r4, r3
 8003e06:	d000      	beq.n	8003e0a <_vsniprintf_r+0x2e>
 8003e08:	1e63      	subs	r3, r4, #1
 8003e0a:	9302      	str	r3, [sp, #8]
 8003e0c:	9305      	str	r3, [sp, #20]
 8003e0e:	2301      	movs	r3, #1
 8003e10:	4669      	mov	r1, sp
 8003e12:	425b      	negs	r3, r3
 8003e14:	81cb      	strh	r3, [r1, #14]
 8003e16:	0028      	movs	r0, r5
 8003e18:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8003e1a:	f000 f9a7 	bl	800416c <_svfiprintf_r>
 8003e1e:	1c43      	adds	r3, r0, #1
 8003e20:	da01      	bge.n	8003e26 <_vsniprintf_r+0x4a>
 8003e22:	238b      	movs	r3, #139	@ 0x8b
 8003e24:	602b      	str	r3, [r5, #0]
 8003e26:	2c00      	cmp	r4, #0
 8003e28:	d0e3      	beq.n	8003df2 <_vsniprintf_r+0x16>
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	9b00      	ldr	r3, [sp, #0]
 8003e2e:	701a      	strb	r2, [r3, #0]
 8003e30:	e7df      	b.n	8003df2 <_vsniprintf_r+0x16>
	...

08003e34 <vsniprintf>:
 8003e34:	b513      	push	{r0, r1, r4, lr}
 8003e36:	4c04      	ldr	r4, [pc, #16]	@ (8003e48 <vsniprintf+0x14>)
 8003e38:	9300      	str	r3, [sp, #0]
 8003e3a:	0013      	movs	r3, r2
 8003e3c:	000a      	movs	r2, r1
 8003e3e:	0001      	movs	r1, r0
 8003e40:	6820      	ldr	r0, [r4, #0]
 8003e42:	f7ff ffcb 	bl	8003ddc <_vsniprintf_r>
 8003e46:	bd16      	pop	{r1, r2, r4, pc}
 8003e48:	2000000c 	.word	0x2000000c

08003e4c <memset>:
 8003e4c:	0003      	movs	r3, r0
 8003e4e:	1882      	adds	r2, r0, r2
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d100      	bne.n	8003e56 <memset+0xa>
 8003e54:	4770      	bx	lr
 8003e56:	7019      	strb	r1, [r3, #0]
 8003e58:	3301      	adds	r3, #1
 8003e5a:	e7f9      	b.n	8003e50 <memset+0x4>

08003e5c <__errno>:
 8003e5c:	4b01      	ldr	r3, [pc, #4]	@ (8003e64 <__errno+0x8>)
 8003e5e:	6818      	ldr	r0, [r3, #0]
 8003e60:	4770      	bx	lr
 8003e62:	46c0      	nop			@ (mov r8, r8)
 8003e64:	2000000c 	.word	0x2000000c

08003e68 <__libc_init_array>:
 8003e68:	b570      	push	{r4, r5, r6, lr}
 8003e6a:	2600      	movs	r6, #0
 8003e6c:	4c0c      	ldr	r4, [pc, #48]	@ (8003ea0 <__libc_init_array+0x38>)
 8003e6e:	4d0d      	ldr	r5, [pc, #52]	@ (8003ea4 <__libc_init_array+0x3c>)
 8003e70:	1b64      	subs	r4, r4, r5
 8003e72:	10a4      	asrs	r4, r4, #2
 8003e74:	42a6      	cmp	r6, r4
 8003e76:	d109      	bne.n	8003e8c <__libc_init_array+0x24>
 8003e78:	2600      	movs	r6, #0
 8003e7a:	f000 fc65 	bl	8004748 <_init>
 8003e7e:	4c0a      	ldr	r4, [pc, #40]	@ (8003ea8 <__libc_init_array+0x40>)
 8003e80:	4d0a      	ldr	r5, [pc, #40]	@ (8003eac <__libc_init_array+0x44>)
 8003e82:	1b64      	subs	r4, r4, r5
 8003e84:	10a4      	asrs	r4, r4, #2
 8003e86:	42a6      	cmp	r6, r4
 8003e88:	d105      	bne.n	8003e96 <__libc_init_array+0x2e>
 8003e8a:	bd70      	pop	{r4, r5, r6, pc}
 8003e8c:	00b3      	lsls	r3, r6, #2
 8003e8e:	58eb      	ldr	r3, [r5, r3]
 8003e90:	4798      	blx	r3
 8003e92:	3601      	adds	r6, #1
 8003e94:	e7ee      	b.n	8003e74 <__libc_init_array+0xc>
 8003e96:	00b3      	lsls	r3, r6, #2
 8003e98:	58eb      	ldr	r3, [r5, r3]
 8003e9a:	4798      	blx	r3
 8003e9c:	3601      	adds	r6, #1
 8003e9e:	e7f2      	b.n	8003e86 <__libc_init_array+0x1e>
 8003ea0:	080048b8 	.word	0x080048b8
 8003ea4:	080048b8 	.word	0x080048b8
 8003ea8:	080048bc 	.word	0x080048bc
 8003eac:	080048b8 	.word	0x080048b8

08003eb0 <__retarget_lock_acquire_recursive>:
 8003eb0:	4770      	bx	lr

08003eb2 <__retarget_lock_release_recursive>:
 8003eb2:	4770      	bx	lr

08003eb4 <_free_r>:
 8003eb4:	b570      	push	{r4, r5, r6, lr}
 8003eb6:	0005      	movs	r5, r0
 8003eb8:	1e0c      	subs	r4, r1, #0
 8003eba:	d010      	beq.n	8003ede <_free_r+0x2a>
 8003ebc:	3c04      	subs	r4, #4
 8003ebe:	6823      	ldr	r3, [r4, #0]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	da00      	bge.n	8003ec6 <_free_r+0x12>
 8003ec4:	18e4      	adds	r4, r4, r3
 8003ec6:	0028      	movs	r0, r5
 8003ec8:	f000 f8e0 	bl	800408c <__malloc_lock>
 8003ecc:	4a1d      	ldr	r2, [pc, #116]	@ (8003f44 <_free_r+0x90>)
 8003ece:	6813      	ldr	r3, [r2, #0]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d105      	bne.n	8003ee0 <_free_r+0x2c>
 8003ed4:	6063      	str	r3, [r4, #4]
 8003ed6:	6014      	str	r4, [r2, #0]
 8003ed8:	0028      	movs	r0, r5
 8003eda:	f000 f8df 	bl	800409c <__malloc_unlock>
 8003ede:	bd70      	pop	{r4, r5, r6, pc}
 8003ee0:	42a3      	cmp	r3, r4
 8003ee2:	d908      	bls.n	8003ef6 <_free_r+0x42>
 8003ee4:	6820      	ldr	r0, [r4, #0]
 8003ee6:	1821      	adds	r1, r4, r0
 8003ee8:	428b      	cmp	r3, r1
 8003eea:	d1f3      	bne.n	8003ed4 <_free_r+0x20>
 8003eec:	6819      	ldr	r1, [r3, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	1809      	adds	r1, r1, r0
 8003ef2:	6021      	str	r1, [r4, #0]
 8003ef4:	e7ee      	b.n	8003ed4 <_free_r+0x20>
 8003ef6:	001a      	movs	r2, r3
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d001      	beq.n	8003f02 <_free_r+0x4e>
 8003efe:	42a3      	cmp	r3, r4
 8003f00:	d9f9      	bls.n	8003ef6 <_free_r+0x42>
 8003f02:	6811      	ldr	r1, [r2, #0]
 8003f04:	1850      	adds	r0, r2, r1
 8003f06:	42a0      	cmp	r0, r4
 8003f08:	d10b      	bne.n	8003f22 <_free_r+0x6e>
 8003f0a:	6820      	ldr	r0, [r4, #0]
 8003f0c:	1809      	adds	r1, r1, r0
 8003f0e:	1850      	adds	r0, r2, r1
 8003f10:	6011      	str	r1, [r2, #0]
 8003f12:	4283      	cmp	r3, r0
 8003f14:	d1e0      	bne.n	8003ed8 <_free_r+0x24>
 8003f16:	6818      	ldr	r0, [r3, #0]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	1841      	adds	r1, r0, r1
 8003f1c:	6011      	str	r1, [r2, #0]
 8003f1e:	6053      	str	r3, [r2, #4]
 8003f20:	e7da      	b.n	8003ed8 <_free_r+0x24>
 8003f22:	42a0      	cmp	r0, r4
 8003f24:	d902      	bls.n	8003f2c <_free_r+0x78>
 8003f26:	230c      	movs	r3, #12
 8003f28:	602b      	str	r3, [r5, #0]
 8003f2a:	e7d5      	b.n	8003ed8 <_free_r+0x24>
 8003f2c:	6820      	ldr	r0, [r4, #0]
 8003f2e:	1821      	adds	r1, r4, r0
 8003f30:	428b      	cmp	r3, r1
 8003f32:	d103      	bne.n	8003f3c <_free_r+0x88>
 8003f34:	6819      	ldr	r1, [r3, #0]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	1809      	adds	r1, r1, r0
 8003f3a:	6021      	str	r1, [r4, #0]
 8003f3c:	6063      	str	r3, [r4, #4]
 8003f3e:	6054      	str	r4, [r2, #4]
 8003f40:	e7ca      	b.n	8003ed8 <_free_r+0x24>
 8003f42:	46c0      	nop			@ (mov r8, r8)
 8003f44:	20000310 	.word	0x20000310

08003f48 <sbrk_aligned>:
 8003f48:	b570      	push	{r4, r5, r6, lr}
 8003f4a:	4e0f      	ldr	r6, [pc, #60]	@ (8003f88 <sbrk_aligned+0x40>)
 8003f4c:	000d      	movs	r5, r1
 8003f4e:	6831      	ldr	r1, [r6, #0]
 8003f50:	0004      	movs	r4, r0
 8003f52:	2900      	cmp	r1, #0
 8003f54:	d102      	bne.n	8003f5c <sbrk_aligned+0x14>
 8003f56:	f000 fb99 	bl	800468c <_sbrk_r>
 8003f5a:	6030      	str	r0, [r6, #0]
 8003f5c:	0029      	movs	r1, r5
 8003f5e:	0020      	movs	r0, r4
 8003f60:	f000 fb94 	bl	800468c <_sbrk_r>
 8003f64:	1c43      	adds	r3, r0, #1
 8003f66:	d103      	bne.n	8003f70 <sbrk_aligned+0x28>
 8003f68:	2501      	movs	r5, #1
 8003f6a:	426d      	negs	r5, r5
 8003f6c:	0028      	movs	r0, r5
 8003f6e:	bd70      	pop	{r4, r5, r6, pc}
 8003f70:	2303      	movs	r3, #3
 8003f72:	1cc5      	adds	r5, r0, #3
 8003f74:	439d      	bics	r5, r3
 8003f76:	42a8      	cmp	r0, r5
 8003f78:	d0f8      	beq.n	8003f6c <sbrk_aligned+0x24>
 8003f7a:	1a29      	subs	r1, r5, r0
 8003f7c:	0020      	movs	r0, r4
 8003f7e:	f000 fb85 	bl	800468c <_sbrk_r>
 8003f82:	3001      	adds	r0, #1
 8003f84:	d1f2      	bne.n	8003f6c <sbrk_aligned+0x24>
 8003f86:	e7ef      	b.n	8003f68 <sbrk_aligned+0x20>
 8003f88:	2000030c 	.word	0x2000030c

08003f8c <_malloc_r>:
 8003f8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f8e:	2203      	movs	r2, #3
 8003f90:	1ccb      	adds	r3, r1, #3
 8003f92:	4393      	bics	r3, r2
 8003f94:	3308      	adds	r3, #8
 8003f96:	0005      	movs	r5, r0
 8003f98:	001f      	movs	r7, r3
 8003f9a:	2b0c      	cmp	r3, #12
 8003f9c:	d234      	bcs.n	8004008 <_malloc_r+0x7c>
 8003f9e:	270c      	movs	r7, #12
 8003fa0:	42b9      	cmp	r1, r7
 8003fa2:	d833      	bhi.n	800400c <_malloc_r+0x80>
 8003fa4:	0028      	movs	r0, r5
 8003fa6:	f000 f871 	bl	800408c <__malloc_lock>
 8003faa:	4e37      	ldr	r6, [pc, #220]	@ (8004088 <_malloc_r+0xfc>)
 8003fac:	6833      	ldr	r3, [r6, #0]
 8003fae:	001c      	movs	r4, r3
 8003fb0:	2c00      	cmp	r4, #0
 8003fb2:	d12f      	bne.n	8004014 <_malloc_r+0x88>
 8003fb4:	0039      	movs	r1, r7
 8003fb6:	0028      	movs	r0, r5
 8003fb8:	f7ff ffc6 	bl	8003f48 <sbrk_aligned>
 8003fbc:	0004      	movs	r4, r0
 8003fbe:	1c43      	adds	r3, r0, #1
 8003fc0:	d15f      	bne.n	8004082 <_malloc_r+0xf6>
 8003fc2:	6834      	ldr	r4, [r6, #0]
 8003fc4:	9400      	str	r4, [sp, #0]
 8003fc6:	9b00      	ldr	r3, [sp, #0]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d14a      	bne.n	8004062 <_malloc_r+0xd6>
 8003fcc:	2c00      	cmp	r4, #0
 8003fce:	d052      	beq.n	8004076 <_malloc_r+0xea>
 8003fd0:	6823      	ldr	r3, [r4, #0]
 8003fd2:	0028      	movs	r0, r5
 8003fd4:	18e3      	adds	r3, r4, r3
 8003fd6:	9900      	ldr	r1, [sp, #0]
 8003fd8:	9301      	str	r3, [sp, #4]
 8003fda:	f000 fb57 	bl	800468c <_sbrk_r>
 8003fde:	9b01      	ldr	r3, [sp, #4]
 8003fe0:	4283      	cmp	r3, r0
 8003fe2:	d148      	bne.n	8004076 <_malloc_r+0xea>
 8003fe4:	6823      	ldr	r3, [r4, #0]
 8003fe6:	0028      	movs	r0, r5
 8003fe8:	1aff      	subs	r7, r7, r3
 8003fea:	0039      	movs	r1, r7
 8003fec:	f7ff ffac 	bl	8003f48 <sbrk_aligned>
 8003ff0:	3001      	adds	r0, #1
 8003ff2:	d040      	beq.n	8004076 <_malloc_r+0xea>
 8003ff4:	6823      	ldr	r3, [r4, #0]
 8003ff6:	19db      	adds	r3, r3, r7
 8003ff8:	6023      	str	r3, [r4, #0]
 8003ffa:	6833      	ldr	r3, [r6, #0]
 8003ffc:	685a      	ldr	r2, [r3, #4]
 8003ffe:	2a00      	cmp	r2, #0
 8004000:	d133      	bne.n	800406a <_malloc_r+0xde>
 8004002:	9b00      	ldr	r3, [sp, #0]
 8004004:	6033      	str	r3, [r6, #0]
 8004006:	e019      	b.n	800403c <_malloc_r+0xb0>
 8004008:	2b00      	cmp	r3, #0
 800400a:	dac9      	bge.n	8003fa0 <_malloc_r+0x14>
 800400c:	230c      	movs	r3, #12
 800400e:	602b      	str	r3, [r5, #0]
 8004010:	2000      	movs	r0, #0
 8004012:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004014:	6821      	ldr	r1, [r4, #0]
 8004016:	1bc9      	subs	r1, r1, r7
 8004018:	d420      	bmi.n	800405c <_malloc_r+0xd0>
 800401a:	290b      	cmp	r1, #11
 800401c:	d90a      	bls.n	8004034 <_malloc_r+0xa8>
 800401e:	19e2      	adds	r2, r4, r7
 8004020:	6027      	str	r7, [r4, #0]
 8004022:	42a3      	cmp	r3, r4
 8004024:	d104      	bne.n	8004030 <_malloc_r+0xa4>
 8004026:	6032      	str	r2, [r6, #0]
 8004028:	6863      	ldr	r3, [r4, #4]
 800402a:	6011      	str	r1, [r2, #0]
 800402c:	6053      	str	r3, [r2, #4]
 800402e:	e005      	b.n	800403c <_malloc_r+0xb0>
 8004030:	605a      	str	r2, [r3, #4]
 8004032:	e7f9      	b.n	8004028 <_malloc_r+0x9c>
 8004034:	6862      	ldr	r2, [r4, #4]
 8004036:	42a3      	cmp	r3, r4
 8004038:	d10e      	bne.n	8004058 <_malloc_r+0xcc>
 800403a:	6032      	str	r2, [r6, #0]
 800403c:	0028      	movs	r0, r5
 800403e:	f000 f82d 	bl	800409c <__malloc_unlock>
 8004042:	0020      	movs	r0, r4
 8004044:	2207      	movs	r2, #7
 8004046:	300b      	adds	r0, #11
 8004048:	1d23      	adds	r3, r4, #4
 800404a:	4390      	bics	r0, r2
 800404c:	1ac2      	subs	r2, r0, r3
 800404e:	4298      	cmp	r0, r3
 8004050:	d0df      	beq.n	8004012 <_malloc_r+0x86>
 8004052:	1a1b      	subs	r3, r3, r0
 8004054:	50a3      	str	r3, [r4, r2]
 8004056:	e7dc      	b.n	8004012 <_malloc_r+0x86>
 8004058:	605a      	str	r2, [r3, #4]
 800405a:	e7ef      	b.n	800403c <_malloc_r+0xb0>
 800405c:	0023      	movs	r3, r4
 800405e:	6864      	ldr	r4, [r4, #4]
 8004060:	e7a6      	b.n	8003fb0 <_malloc_r+0x24>
 8004062:	9c00      	ldr	r4, [sp, #0]
 8004064:	6863      	ldr	r3, [r4, #4]
 8004066:	9300      	str	r3, [sp, #0]
 8004068:	e7ad      	b.n	8003fc6 <_malloc_r+0x3a>
 800406a:	001a      	movs	r2, r3
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	42a3      	cmp	r3, r4
 8004070:	d1fb      	bne.n	800406a <_malloc_r+0xde>
 8004072:	2300      	movs	r3, #0
 8004074:	e7da      	b.n	800402c <_malloc_r+0xa0>
 8004076:	230c      	movs	r3, #12
 8004078:	0028      	movs	r0, r5
 800407a:	602b      	str	r3, [r5, #0]
 800407c:	f000 f80e 	bl	800409c <__malloc_unlock>
 8004080:	e7c6      	b.n	8004010 <_malloc_r+0x84>
 8004082:	6007      	str	r7, [r0, #0]
 8004084:	e7da      	b.n	800403c <_malloc_r+0xb0>
 8004086:	46c0      	nop			@ (mov r8, r8)
 8004088:	20000310 	.word	0x20000310

0800408c <__malloc_lock>:
 800408c:	b510      	push	{r4, lr}
 800408e:	4802      	ldr	r0, [pc, #8]	@ (8004098 <__malloc_lock+0xc>)
 8004090:	f7ff ff0e 	bl	8003eb0 <__retarget_lock_acquire_recursive>
 8004094:	bd10      	pop	{r4, pc}
 8004096:	46c0      	nop			@ (mov r8, r8)
 8004098:	20000308 	.word	0x20000308

0800409c <__malloc_unlock>:
 800409c:	b510      	push	{r4, lr}
 800409e:	4802      	ldr	r0, [pc, #8]	@ (80040a8 <__malloc_unlock+0xc>)
 80040a0:	f7ff ff07 	bl	8003eb2 <__retarget_lock_release_recursive>
 80040a4:	bd10      	pop	{r4, pc}
 80040a6:	46c0      	nop			@ (mov r8, r8)
 80040a8:	20000308 	.word	0x20000308

080040ac <__ssputs_r>:
 80040ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040ae:	688e      	ldr	r6, [r1, #8]
 80040b0:	b085      	sub	sp, #20
 80040b2:	001f      	movs	r7, r3
 80040b4:	000c      	movs	r4, r1
 80040b6:	680b      	ldr	r3, [r1, #0]
 80040b8:	9002      	str	r0, [sp, #8]
 80040ba:	9203      	str	r2, [sp, #12]
 80040bc:	42be      	cmp	r6, r7
 80040be:	d830      	bhi.n	8004122 <__ssputs_r+0x76>
 80040c0:	210c      	movs	r1, #12
 80040c2:	5e62      	ldrsh	r2, [r4, r1]
 80040c4:	2190      	movs	r1, #144	@ 0x90
 80040c6:	00c9      	lsls	r1, r1, #3
 80040c8:	420a      	tst	r2, r1
 80040ca:	d028      	beq.n	800411e <__ssputs_r+0x72>
 80040cc:	2003      	movs	r0, #3
 80040ce:	6921      	ldr	r1, [r4, #16]
 80040d0:	1a5b      	subs	r3, r3, r1
 80040d2:	9301      	str	r3, [sp, #4]
 80040d4:	6963      	ldr	r3, [r4, #20]
 80040d6:	4343      	muls	r3, r0
 80040d8:	9801      	ldr	r0, [sp, #4]
 80040da:	0fdd      	lsrs	r5, r3, #31
 80040dc:	18ed      	adds	r5, r5, r3
 80040de:	1c7b      	adds	r3, r7, #1
 80040e0:	181b      	adds	r3, r3, r0
 80040e2:	106d      	asrs	r5, r5, #1
 80040e4:	42ab      	cmp	r3, r5
 80040e6:	d900      	bls.n	80040ea <__ssputs_r+0x3e>
 80040e8:	001d      	movs	r5, r3
 80040ea:	0552      	lsls	r2, r2, #21
 80040ec:	d528      	bpl.n	8004140 <__ssputs_r+0x94>
 80040ee:	0029      	movs	r1, r5
 80040f0:	9802      	ldr	r0, [sp, #8]
 80040f2:	f7ff ff4b 	bl	8003f8c <_malloc_r>
 80040f6:	1e06      	subs	r6, r0, #0
 80040f8:	d02c      	beq.n	8004154 <__ssputs_r+0xa8>
 80040fa:	9a01      	ldr	r2, [sp, #4]
 80040fc:	6921      	ldr	r1, [r4, #16]
 80040fe:	f000 fae2 	bl	80046c6 <memcpy>
 8004102:	89a2      	ldrh	r2, [r4, #12]
 8004104:	4b18      	ldr	r3, [pc, #96]	@ (8004168 <__ssputs_r+0xbc>)
 8004106:	401a      	ands	r2, r3
 8004108:	2380      	movs	r3, #128	@ 0x80
 800410a:	4313      	orrs	r3, r2
 800410c:	81a3      	strh	r3, [r4, #12]
 800410e:	9b01      	ldr	r3, [sp, #4]
 8004110:	6126      	str	r6, [r4, #16]
 8004112:	18f6      	adds	r6, r6, r3
 8004114:	6026      	str	r6, [r4, #0]
 8004116:	003e      	movs	r6, r7
 8004118:	6165      	str	r5, [r4, #20]
 800411a:	1aed      	subs	r5, r5, r3
 800411c:	60a5      	str	r5, [r4, #8]
 800411e:	42be      	cmp	r6, r7
 8004120:	d900      	bls.n	8004124 <__ssputs_r+0x78>
 8004122:	003e      	movs	r6, r7
 8004124:	0032      	movs	r2, r6
 8004126:	9903      	ldr	r1, [sp, #12]
 8004128:	6820      	ldr	r0, [r4, #0]
 800412a:	f000 fa9b 	bl	8004664 <memmove>
 800412e:	2000      	movs	r0, #0
 8004130:	68a3      	ldr	r3, [r4, #8]
 8004132:	1b9b      	subs	r3, r3, r6
 8004134:	60a3      	str	r3, [r4, #8]
 8004136:	6823      	ldr	r3, [r4, #0]
 8004138:	199b      	adds	r3, r3, r6
 800413a:	6023      	str	r3, [r4, #0]
 800413c:	b005      	add	sp, #20
 800413e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004140:	002a      	movs	r2, r5
 8004142:	9802      	ldr	r0, [sp, #8]
 8004144:	f000 fac8 	bl	80046d8 <_realloc_r>
 8004148:	1e06      	subs	r6, r0, #0
 800414a:	d1e0      	bne.n	800410e <__ssputs_r+0x62>
 800414c:	6921      	ldr	r1, [r4, #16]
 800414e:	9802      	ldr	r0, [sp, #8]
 8004150:	f7ff feb0 	bl	8003eb4 <_free_r>
 8004154:	230c      	movs	r3, #12
 8004156:	2001      	movs	r0, #1
 8004158:	9a02      	ldr	r2, [sp, #8]
 800415a:	4240      	negs	r0, r0
 800415c:	6013      	str	r3, [r2, #0]
 800415e:	89a2      	ldrh	r2, [r4, #12]
 8004160:	3334      	adds	r3, #52	@ 0x34
 8004162:	4313      	orrs	r3, r2
 8004164:	81a3      	strh	r3, [r4, #12]
 8004166:	e7e9      	b.n	800413c <__ssputs_r+0x90>
 8004168:	fffffb7f 	.word	0xfffffb7f

0800416c <_svfiprintf_r>:
 800416c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800416e:	b0a1      	sub	sp, #132	@ 0x84
 8004170:	9003      	str	r0, [sp, #12]
 8004172:	001d      	movs	r5, r3
 8004174:	898b      	ldrh	r3, [r1, #12]
 8004176:	000f      	movs	r7, r1
 8004178:	0016      	movs	r6, r2
 800417a:	061b      	lsls	r3, r3, #24
 800417c:	d511      	bpl.n	80041a2 <_svfiprintf_r+0x36>
 800417e:	690b      	ldr	r3, [r1, #16]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d10e      	bne.n	80041a2 <_svfiprintf_r+0x36>
 8004184:	2140      	movs	r1, #64	@ 0x40
 8004186:	f7ff ff01 	bl	8003f8c <_malloc_r>
 800418a:	6038      	str	r0, [r7, #0]
 800418c:	6138      	str	r0, [r7, #16]
 800418e:	2800      	cmp	r0, #0
 8004190:	d105      	bne.n	800419e <_svfiprintf_r+0x32>
 8004192:	230c      	movs	r3, #12
 8004194:	9a03      	ldr	r2, [sp, #12]
 8004196:	6013      	str	r3, [r2, #0]
 8004198:	2001      	movs	r0, #1
 800419a:	4240      	negs	r0, r0
 800419c:	e0cf      	b.n	800433e <_svfiprintf_r+0x1d2>
 800419e:	2340      	movs	r3, #64	@ 0x40
 80041a0:	617b      	str	r3, [r7, #20]
 80041a2:	2300      	movs	r3, #0
 80041a4:	ac08      	add	r4, sp, #32
 80041a6:	6163      	str	r3, [r4, #20]
 80041a8:	3320      	adds	r3, #32
 80041aa:	7663      	strb	r3, [r4, #25]
 80041ac:	3310      	adds	r3, #16
 80041ae:	76a3      	strb	r3, [r4, #26]
 80041b0:	9507      	str	r5, [sp, #28]
 80041b2:	0035      	movs	r5, r6
 80041b4:	782b      	ldrb	r3, [r5, #0]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d001      	beq.n	80041be <_svfiprintf_r+0x52>
 80041ba:	2b25      	cmp	r3, #37	@ 0x25
 80041bc:	d148      	bne.n	8004250 <_svfiprintf_r+0xe4>
 80041be:	1bab      	subs	r3, r5, r6
 80041c0:	9305      	str	r3, [sp, #20]
 80041c2:	42b5      	cmp	r5, r6
 80041c4:	d00b      	beq.n	80041de <_svfiprintf_r+0x72>
 80041c6:	0032      	movs	r2, r6
 80041c8:	0039      	movs	r1, r7
 80041ca:	9803      	ldr	r0, [sp, #12]
 80041cc:	f7ff ff6e 	bl	80040ac <__ssputs_r>
 80041d0:	3001      	adds	r0, #1
 80041d2:	d100      	bne.n	80041d6 <_svfiprintf_r+0x6a>
 80041d4:	e0ae      	b.n	8004334 <_svfiprintf_r+0x1c8>
 80041d6:	6963      	ldr	r3, [r4, #20]
 80041d8:	9a05      	ldr	r2, [sp, #20]
 80041da:	189b      	adds	r3, r3, r2
 80041dc:	6163      	str	r3, [r4, #20]
 80041de:	782b      	ldrb	r3, [r5, #0]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d100      	bne.n	80041e6 <_svfiprintf_r+0x7a>
 80041e4:	e0a6      	b.n	8004334 <_svfiprintf_r+0x1c8>
 80041e6:	2201      	movs	r2, #1
 80041e8:	2300      	movs	r3, #0
 80041ea:	4252      	negs	r2, r2
 80041ec:	6062      	str	r2, [r4, #4]
 80041ee:	a904      	add	r1, sp, #16
 80041f0:	3254      	adds	r2, #84	@ 0x54
 80041f2:	1852      	adds	r2, r2, r1
 80041f4:	1c6e      	adds	r6, r5, #1
 80041f6:	6023      	str	r3, [r4, #0]
 80041f8:	60e3      	str	r3, [r4, #12]
 80041fa:	60a3      	str	r3, [r4, #8]
 80041fc:	7013      	strb	r3, [r2, #0]
 80041fe:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004200:	4b54      	ldr	r3, [pc, #336]	@ (8004354 <_svfiprintf_r+0x1e8>)
 8004202:	2205      	movs	r2, #5
 8004204:	0018      	movs	r0, r3
 8004206:	7831      	ldrb	r1, [r6, #0]
 8004208:	9305      	str	r3, [sp, #20]
 800420a:	f000 fa51 	bl	80046b0 <memchr>
 800420e:	1c75      	adds	r5, r6, #1
 8004210:	2800      	cmp	r0, #0
 8004212:	d11f      	bne.n	8004254 <_svfiprintf_r+0xe8>
 8004214:	6822      	ldr	r2, [r4, #0]
 8004216:	06d3      	lsls	r3, r2, #27
 8004218:	d504      	bpl.n	8004224 <_svfiprintf_r+0xb8>
 800421a:	2353      	movs	r3, #83	@ 0x53
 800421c:	a904      	add	r1, sp, #16
 800421e:	185b      	adds	r3, r3, r1
 8004220:	2120      	movs	r1, #32
 8004222:	7019      	strb	r1, [r3, #0]
 8004224:	0713      	lsls	r3, r2, #28
 8004226:	d504      	bpl.n	8004232 <_svfiprintf_r+0xc6>
 8004228:	2353      	movs	r3, #83	@ 0x53
 800422a:	a904      	add	r1, sp, #16
 800422c:	185b      	adds	r3, r3, r1
 800422e:	212b      	movs	r1, #43	@ 0x2b
 8004230:	7019      	strb	r1, [r3, #0]
 8004232:	7833      	ldrb	r3, [r6, #0]
 8004234:	2b2a      	cmp	r3, #42	@ 0x2a
 8004236:	d016      	beq.n	8004266 <_svfiprintf_r+0xfa>
 8004238:	0035      	movs	r5, r6
 800423a:	2100      	movs	r1, #0
 800423c:	200a      	movs	r0, #10
 800423e:	68e3      	ldr	r3, [r4, #12]
 8004240:	782a      	ldrb	r2, [r5, #0]
 8004242:	1c6e      	adds	r6, r5, #1
 8004244:	3a30      	subs	r2, #48	@ 0x30
 8004246:	2a09      	cmp	r2, #9
 8004248:	d950      	bls.n	80042ec <_svfiprintf_r+0x180>
 800424a:	2900      	cmp	r1, #0
 800424c:	d111      	bne.n	8004272 <_svfiprintf_r+0x106>
 800424e:	e017      	b.n	8004280 <_svfiprintf_r+0x114>
 8004250:	3501      	adds	r5, #1
 8004252:	e7af      	b.n	80041b4 <_svfiprintf_r+0x48>
 8004254:	9b05      	ldr	r3, [sp, #20]
 8004256:	6822      	ldr	r2, [r4, #0]
 8004258:	1ac0      	subs	r0, r0, r3
 800425a:	2301      	movs	r3, #1
 800425c:	4083      	lsls	r3, r0
 800425e:	4313      	orrs	r3, r2
 8004260:	002e      	movs	r6, r5
 8004262:	6023      	str	r3, [r4, #0]
 8004264:	e7cc      	b.n	8004200 <_svfiprintf_r+0x94>
 8004266:	9b07      	ldr	r3, [sp, #28]
 8004268:	1d19      	adds	r1, r3, #4
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	9107      	str	r1, [sp, #28]
 800426e:	2b00      	cmp	r3, #0
 8004270:	db01      	blt.n	8004276 <_svfiprintf_r+0x10a>
 8004272:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004274:	e004      	b.n	8004280 <_svfiprintf_r+0x114>
 8004276:	425b      	negs	r3, r3
 8004278:	60e3      	str	r3, [r4, #12]
 800427a:	2302      	movs	r3, #2
 800427c:	4313      	orrs	r3, r2
 800427e:	6023      	str	r3, [r4, #0]
 8004280:	782b      	ldrb	r3, [r5, #0]
 8004282:	2b2e      	cmp	r3, #46	@ 0x2e
 8004284:	d10c      	bne.n	80042a0 <_svfiprintf_r+0x134>
 8004286:	786b      	ldrb	r3, [r5, #1]
 8004288:	2b2a      	cmp	r3, #42	@ 0x2a
 800428a:	d134      	bne.n	80042f6 <_svfiprintf_r+0x18a>
 800428c:	9b07      	ldr	r3, [sp, #28]
 800428e:	3502      	adds	r5, #2
 8004290:	1d1a      	adds	r2, r3, #4
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	9207      	str	r2, [sp, #28]
 8004296:	2b00      	cmp	r3, #0
 8004298:	da01      	bge.n	800429e <_svfiprintf_r+0x132>
 800429a:	2301      	movs	r3, #1
 800429c:	425b      	negs	r3, r3
 800429e:	9309      	str	r3, [sp, #36]	@ 0x24
 80042a0:	4e2d      	ldr	r6, [pc, #180]	@ (8004358 <_svfiprintf_r+0x1ec>)
 80042a2:	2203      	movs	r2, #3
 80042a4:	0030      	movs	r0, r6
 80042a6:	7829      	ldrb	r1, [r5, #0]
 80042a8:	f000 fa02 	bl	80046b0 <memchr>
 80042ac:	2800      	cmp	r0, #0
 80042ae:	d006      	beq.n	80042be <_svfiprintf_r+0x152>
 80042b0:	2340      	movs	r3, #64	@ 0x40
 80042b2:	1b80      	subs	r0, r0, r6
 80042b4:	4083      	lsls	r3, r0
 80042b6:	6822      	ldr	r2, [r4, #0]
 80042b8:	3501      	adds	r5, #1
 80042ba:	4313      	orrs	r3, r2
 80042bc:	6023      	str	r3, [r4, #0]
 80042be:	7829      	ldrb	r1, [r5, #0]
 80042c0:	2206      	movs	r2, #6
 80042c2:	4826      	ldr	r0, [pc, #152]	@ (800435c <_svfiprintf_r+0x1f0>)
 80042c4:	1c6e      	adds	r6, r5, #1
 80042c6:	7621      	strb	r1, [r4, #24]
 80042c8:	f000 f9f2 	bl	80046b0 <memchr>
 80042cc:	2800      	cmp	r0, #0
 80042ce:	d038      	beq.n	8004342 <_svfiprintf_r+0x1d6>
 80042d0:	4b23      	ldr	r3, [pc, #140]	@ (8004360 <_svfiprintf_r+0x1f4>)
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d122      	bne.n	800431c <_svfiprintf_r+0x1b0>
 80042d6:	2207      	movs	r2, #7
 80042d8:	9b07      	ldr	r3, [sp, #28]
 80042da:	3307      	adds	r3, #7
 80042dc:	4393      	bics	r3, r2
 80042de:	3308      	adds	r3, #8
 80042e0:	9307      	str	r3, [sp, #28]
 80042e2:	6963      	ldr	r3, [r4, #20]
 80042e4:	9a04      	ldr	r2, [sp, #16]
 80042e6:	189b      	adds	r3, r3, r2
 80042e8:	6163      	str	r3, [r4, #20]
 80042ea:	e762      	b.n	80041b2 <_svfiprintf_r+0x46>
 80042ec:	4343      	muls	r3, r0
 80042ee:	0035      	movs	r5, r6
 80042f0:	2101      	movs	r1, #1
 80042f2:	189b      	adds	r3, r3, r2
 80042f4:	e7a4      	b.n	8004240 <_svfiprintf_r+0xd4>
 80042f6:	2300      	movs	r3, #0
 80042f8:	200a      	movs	r0, #10
 80042fa:	0019      	movs	r1, r3
 80042fc:	3501      	adds	r5, #1
 80042fe:	6063      	str	r3, [r4, #4]
 8004300:	782a      	ldrb	r2, [r5, #0]
 8004302:	1c6e      	adds	r6, r5, #1
 8004304:	3a30      	subs	r2, #48	@ 0x30
 8004306:	2a09      	cmp	r2, #9
 8004308:	d903      	bls.n	8004312 <_svfiprintf_r+0x1a6>
 800430a:	2b00      	cmp	r3, #0
 800430c:	d0c8      	beq.n	80042a0 <_svfiprintf_r+0x134>
 800430e:	9109      	str	r1, [sp, #36]	@ 0x24
 8004310:	e7c6      	b.n	80042a0 <_svfiprintf_r+0x134>
 8004312:	4341      	muls	r1, r0
 8004314:	0035      	movs	r5, r6
 8004316:	2301      	movs	r3, #1
 8004318:	1889      	adds	r1, r1, r2
 800431a:	e7f1      	b.n	8004300 <_svfiprintf_r+0x194>
 800431c:	aa07      	add	r2, sp, #28
 800431e:	9200      	str	r2, [sp, #0]
 8004320:	0021      	movs	r1, r4
 8004322:	003a      	movs	r2, r7
 8004324:	4b0f      	ldr	r3, [pc, #60]	@ (8004364 <_svfiprintf_r+0x1f8>)
 8004326:	9803      	ldr	r0, [sp, #12]
 8004328:	e000      	b.n	800432c <_svfiprintf_r+0x1c0>
 800432a:	bf00      	nop
 800432c:	9004      	str	r0, [sp, #16]
 800432e:	9b04      	ldr	r3, [sp, #16]
 8004330:	3301      	adds	r3, #1
 8004332:	d1d6      	bne.n	80042e2 <_svfiprintf_r+0x176>
 8004334:	89bb      	ldrh	r3, [r7, #12]
 8004336:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004338:	065b      	lsls	r3, r3, #25
 800433a:	d500      	bpl.n	800433e <_svfiprintf_r+0x1d2>
 800433c:	e72c      	b.n	8004198 <_svfiprintf_r+0x2c>
 800433e:	b021      	add	sp, #132	@ 0x84
 8004340:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004342:	aa07      	add	r2, sp, #28
 8004344:	9200      	str	r2, [sp, #0]
 8004346:	0021      	movs	r1, r4
 8004348:	003a      	movs	r2, r7
 800434a:	4b06      	ldr	r3, [pc, #24]	@ (8004364 <_svfiprintf_r+0x1f8>)
 800434c:	9803      	ldr	r0, [sp, #12]
 800434e:	f000 f87b 	bl	8004448 <_printf_i>
 8004352:	e7eb      	b.n	800432c <_svfiprintf_r+0x1c0>
 8004354:	0800487c 	.word	0x0800487c
 8004358:	08004882 	.word	0x08004882
 800435c:	08004886 	.word	0x08004886
 8004360:	00000000 	.word	0x00000000
 8004364:	080040ad 	.word	0x080040ad

08004368 <_printf_common>:
 8004368:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800436a:	0016      	movs	r6, r2
 800436c:	9301      	str	r3, [sp, #4]
 800436e:	688a      	ldr	r2, [r1, #8]
 8004370:	690b      	ldr	r3, [r1, #16]
 8004372:	000c      	movs	r4, r1
 8004374:	9000      	str	r0, [sp, #0]
 8004376:	4293      	cmp	r3, r2
 8004378:	da00      	bge.n	800437c <_printf_common+0x14>
 800437a:	0013      	movs	r3, r2
 800437c:	0022      	movs	r2, r4
 800437e:	6033      	str	r3, [r6, #0]
 8004380:	3243      	adds	r2, #67	@ 0x43
 8004382:	7812      	ldrb	r2, [r2, #0]
 8004384:	2a00      	cmp	r2, #0
 8004386:	d001      	beq.n	800438c <_printf_common+0x24>
 8004388:	3301      	adds	r3, #1
 800438a:	6033      	str	r3, [r6, #0]
 800438c:	6823      	ldr	r3, [r4, #0]
 800438e:	069b      	lsls	r3, r3, #26
 8004390:	d502      	bpl.n	8004398 <_printf_common+0x30>
 8004392:	6833      	ldr	r3, [r6, #0]
 8004394:	3302      	adds	r3, #2
 8004396:	6033      	str	r3, [r6, #0]
 8004398:	6822      	ldr	r2, [r4, #0]
 800439a:	2306      	movs	r3, #6
 800439c:	0015      	movs	r5, r2
 800439e:	401d      	ands	r5, r3
 80043a0:	421a      	tst	r2, r3
 80043a2:	d027      	beq.n	80043f4 <_printf_common+0x8c>
 80043a4:	0023      	movs	r3, r4
 80043a6:	3343      	adds	r3, #67	@ 0x43
 80043a8:	781b      	ldrb	r3, [r3, #0]
 80043aa:	1e5a      	subs	r2, r3, #1
 80043ac:	4193      	sbcs	r3, r2
 80043ae:	6822      	ldr	r2, [r4, #0]
 80043b0:	0692      	lsls	r2, r2, #26
 80043b2:	d430      	bmi.n	8004416 <_printf_common+0xae>
 80043b4:	0022      	movs	r2, r4
 80043b6:	9901      	ldr	r1, [sp, #4]
 80043b8:	9800      	ldr	r0, [sp, #0]
 80043ba:	9d08      	ldr	r5, [sp, #32]
 80043bc:	3243      	adds	r2, #67	@ 0x43
 80043be:	47a8      	blx	r5
 80043c0:	3001      	adds	r0, #1
 80043c2:	d025      	beq.n	8004410 <_printf_common+0xa8>
 80043c4:	2206      	movs	r2, #6
 80043c6:	6823      	ldr	r3, [r4, #0]
 80043c8:	2500      	movs	r5, #0
 80043ca:	4013      	ands	r3, r2
 80043cc:	2b04      	cmp	r3, #4
 80043ce:	d105      	bne.n	80043dc <_printf_common+0x74>
 80043d0:	6833      	ldr	r3, [r6, #0]
 80043d2:	68e5      	ldr	r5, [r4, #12]
 80043d4:	1aed      	subs	r5, r5, r3
 80043d6:	43eb      	mvns	r3, r5
 80043d8:	17db      	asrs	r3, r3, #31
 80043da:	401d      	ands	r5, r3
 80043dc:	68a3      	ldr	r3, [r4, #8]
 80043de:	6922      	ldr	r2, [r4, #16]
 80043e0:	4293      	cmp	r3, r2
 80043e2:	dd01      	ble.n	80043e8 <_printf_common+0x80>
 80043e4:	1a9b      	subs	r3, r3, r2
 80043e6:	18ed      	adds	r5, r5, r3
 80043e8:	2600      	movs	r6, #0
 80043ea:	42b5      	cmp	r5, r6
 80043ec:	d120      	bne.n	8004430 <_printf_common+0xc8>
 80043ee:	2000      	movs	r0, #0
 80043f0:	e010      	b.n	8004414 <_printf_common+0xac>
 80043f2:	3501      	adds	r5, #1
 80043f4:	68e3      	ldr	r3, [r4, #12]
 80043f6:	6832      	ldr	r2, [r6, #0]
 80043f8:	1a9b      	subs	r3, r3, r2
 80043fa:	42ab      	cmp	r3, r5
 80043fc:	ddd2      	ble.n	80043a4 <_printf_common+0x3c>
 80043fe:	0022      	movs	r2, r4
 8004400:	2301      	movs	r3, #1
 8004402:	9901      	ldr	r1, [sp, #4]
 8004404:	9800      	ldr	r0, [sp, #0]
 8004406:	9f08      	ldr	r7, [sp, #32]
 8004408:	3219      	adds	r2, #25
 800440a:	47b8      	blx	r7
 800440c:	3001      	adds	r0, #1
 800440e:	d1f0      	bne.n	80043f2 <_printf_common+0x8a>
 8004410:	2001      	movs	r0, #1
 8004412:	4240      	negs	r0, r0
 8004414:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004416:	2030      	movs	r0, #48	@ 0x30
 8004418:	18e1      	adds	r1, r4, r3
 800441a:	3143      	adds	r1, #67	@ 0x43
 800441c:	7008      	strb	r0, [r1, #0]
 800441e:	0021      	movs	r1, r4
 8004420:	1c5a      	adds	r2, r3, #1
 8004422:	3145      	adds	r1, #69	@ 0x45
 8004424:	7809      	ldrb	r1, [r1, #0]
 8004426:	18a2      	adds	r2, r4, r2
 8004428:	3243      	adds	r2, #67	@ 0x43
 800442a:	3302      	adds	r3, #2
 800442c:	7011      	strb	r1, [r2, #0]
 800442e:	e7c1      	b.n	80043b4 <_printf_common+0x4c>
 8004430:	0022      	movs	r2, r4
 8004432:	2301      	movs	r3, #1
 8004434:	9901      	ldr	r1, [sp, #4]
 8004436:	9800      	ldr	r0, [sp, #0]
 8004438:	9f08      	ldr	r7, [sp, #32]
 800443a:	321a      	adds	r2, #26
 800443c:	47b8      	blx	r7
 800443e:	3001      	adds	r0, #1
 8004440:	d0e6      	beq.n	8004410 <_printf_common+0xa8>
 8004442:	3601      	adds	r6, #1
 8004444:	e7d1      	b.n	80043ea <_printf_common+0x82>
	...

08004448 <_printf_i>:
 8004448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800444a:	b08b      	sub	sp, #44	@ 0x2c
 800444c:	9206      	str	r2, [sp, #24]
 800444e:	000a      	movs	r2, r1
 8004450:	3243      	adds	r2, #67	@ 0x43
 8004452:	9307      	str	r3, [sp, #28]
 8004454:	9005      	str	r0, [sp, #20]
 8004456:	9203      	str	r2, [sp, #12]
 8004458:	7e0a      	ldrb	r2, [r1, #24]
 800445a:	000c      	movs	r4, r1
 800445c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800445e:	2a78      	cmp	r2, #120	@ 0x78
 8004460:	d809      	bhi.n	8004476 <_printf_i+0x2e>
 8004462:	2a62      	cmp	r2, #98	@ 0x62
 8004464:	d80b      	bhi.n	800447e <_printf_i+0x36>
 8004466:	2a00      	cmp	r2, #0
 8004468:	d100      	bne.n	800446c <_printf_i+0x24>
 800446a:	e0bc      	b.n	80045e6 <_printf_i+0x19e>
 800446c:	497b      	ldr	r1, [pc, #492]	@ (800465c <_printf_i+0x214>)
 800446e:	9104      	str	r1, [sp, #16]
 8004470:	2a58      	cmp	r2, #88	@ 0x58
 8004472:	d100      	bne.n	8004476 <_printf_i+0x2e>
 8004474:	e090      	b.n	8004598 <_printf_i+0x150>
 8004476:	0025      	movs	r5, r4
 8004478:	3542      	adds	r5, #66	@ 0x42
 800447a:	702a      	strb	r2, [r5, #0]
 800447c:	e022      	b.n	80044c4 <_printf_i+0x7c>
 800447e:	0010      	movs	r0, r2
 8004480:	3863      	subs	r0, #99	@ 0x63
 8004482:	2815      	cmp	r0, #21
 8004484:	d8f7      	bhi.n	8004476 <_printf_i+0x2e>
 8004486:	f7fb fe3d 	bl	8000104 <__gnu_thumb1_case_shi>
 800448a:	0016      	.short	0x0016
 800448c:	fff6001f 	.word	0xfff6001f
 8004490:	fff6fff6 	.word	0xfff6fff6
 8004494:	001ffff6 	.word	0x001ffff6
 8004498:	fff6fff6 	.word	0xfff6fff6
 800449c:	fff6fff6 	.word	0xfff6fff6
 80044a0:	003600a1 	.word	0x003600a1
 80044a4:	fff60080 	.word	0xfff60080
 80044a8:	00b2fff6 	.word	0x00b2fff6
 80044ac:	0036fff6 	.word	0x0036fff6
 80044b0:	fff6fff6 	.word	0xfff6fff6
 80044b4:	0084      	.short	0x0084
 80044b6:	0025      	movs	r5, r4
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	3542      	adds	r5, #66	@ 0x42
 80044bc:	1d11      	adds	r1, r2, #4
 80044be:	6019      	str	r1, [r3, #0]
 80044c0:	6813      	ldr	r3, [r2, #0]
 80044c2:	702b      	strb	r3, [r5, #0]
 80044c4:	2301      	movs	r3, #1
 80044c6:	e0a0      	b.n	800460a <_printf_i+0x1c2>
 80044c8:	6818      	ldr	r0, [r3, #0]
 80044ca:	6809      	ldr	r1, [r1, #0]
 80044cc:	1d02      	adds	r2, r0, #4
 80044ce:	060d      	lsls	r5, r1, #24
 80044d0:	d50b      	bpl.n	80044ea <_printf_i+0xa2>
 80044d2:	6806      	ldr	r6, [r0, #0]
 80044d4:	601a      	str	r2, [r3, #0]
 80044d6:	2e00      	cmp	r6, #0
 80044d8:	da03      	bge.n	80044e2 <_printf_i+0x9a>
 80044da:	232d      	movs	r3, #45	@ 0x2d
 80044dc:	9a03      	ldr	r2, [sp, #12]
 80044de:	4276      	negs	r6, r6
 80044e0:	7013      	strb	r3, [r2, #0]
 80044e2:	4b5e      	ldr	r3, [pc, #376]	@ (800465c <_printf_i+0x214>)
 80044e4:	270a      	movs	r7, #10
 80044e6:	9304      	str	r3, [sp, #16]
 80044e8:	e018      	b.n	800451c <_printf_i+0xd4>
 80044ea:	6806      	ldr	r6, [r0, #0]
 80044ec:	601a      	str	r2, [r3, #0]
 80044ee:	0649      	lsls	r1, r1, #25
 80044f0:	d5f1      	bpl.n	80044d6 <_printf_i+0x8e>
 80044f2:	b236      	sxth	r6, r6
 80044f4:	e7ef      	b.n	80044d6 <_printf_i+0x8e>
 80044f6:	6808      	ldr	r0, [r1, #0]
 80044f8:	6819      	ldr	r1, [r3, #0]
 80044fa:	c940      	ldmia	r1!, {r6}
 80044fc:	0605      	lsls	r5, r0, #24
 80044fe:	d402      	bmi.n	8004506 <_printf_i+0xbe>
 8004500:	0640      	lsls	r0, r0, #25
 8004502:	d500      	bpl.n	8004506 <_printf_i+0xbe>
 8004504:	b2b6      	uxth	r6, r6
 8004506:	6019      	str	r1, [r3, #0]
 8004508:	4b54      	ldr	r3, [pc, #336]	@ (800465c <_printf_i+0x214>)
 800450a:	270a      	movs	r7, #10
 800450c:	9304      	str	r3, [sp, #16]
 800450e:	2a6f      	cmp	r2, #111	@ 0x6f
 8004510:	d100      	bne.n	8004514 <_printf_i+0xcc>
 8004512:	3f02      	subs	r7, #2
 8004514:	0023      	movs	r3, r4
 8004516:	2200      	movs	r2, #0
 8004518:	3343      	adds	r3, #67	@ 0x43
 800451a:	701a      	strb	r2, [r3, #0]
 800451c:	6863      	ldr	r3, [r4, #4]
 800451e:	60a3      	str	r3, [r4, #8]
 8004520:	2b00      	cmp	r3, #0
 8004522:	db03      	blt.n	800452c <_printf_i+0xe4>
 8004524:	2104      	movs	r1, #4
 8004526:	6822      	ldr	r2, [r4, #0]
 8004528:	438a      	bics	r2, r1
 800452a:	6022      	str	r2, [r4, #0]
 800452c:	2e00      	cmp	r6, #0
 800452e:	d102      	bne.n	8004536 <_printf_i+0xee>
 8004530:	9d03      	ldr	r5, [sp, #12]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00c      	beq.n	8004550 <_printf_i+0x108>
 8004536:	9d03      	ldr	r5, [sp, #12]
 8004538:	0030      	movs	r0, r6
 800453a:	0039      	movs	r1, r7
 800453c:	f7fb fe72 	bl	8000224 <__aeabi_uidivmod>
 8004540:	9b04      	ldr	r3, [sp, #16]
 8004542:	3d01      	subs	r5, #1
 8004544:	5c5b      	ldrb	r3, [r3, r1]
 8004546:	702b      	strb	r3, [r5, #0]
 8004548:	0033      	movs	r3, r6
 800454a:	0006      	movs	r6, r0
 800454c:	429f      	cmp	r7, r3
 800454e:	d9f3      	bls.n	8004538 <_printf_i+0xf0>
 8004550:	2f08      	cmp	r7, #8
 8004552:	d109      	bne.n	8004568 <_printf_i+0x120>
 8004554:	6823      	ldr	r3, [r4, #0]
 8004556:	07db      	lsls	r3, r3, #31
 8004558:	d506      	bpl.n	8004568 <_printf_i+0x120>
 800455a:	6862      	ldr	r2, [r4, #4]
 800455c:	6923      	ldr	r3, [r4, #16]
 800455e:	429a      	cmp	r2, r3
 8004560:	dc02      	bgt.n	8004568 <_printf_i+0x120>
 8004562:	2330      	movs	r3, #48	@ 0x30
 8004564:	3d01      	subs	r5, #1
 8004566:	702b      	strb	r3, [r5, #0]
 8004568:	9b03      	ldr	r3, [sp, #12]
 800456a:	1b5b      	subs	r3, r3, r5
 800456c:	6123      	str	r3, [r4, #16]
 800456e:	9b07      	ldr	r3, [sp, #28]
 8004570:	0021      	movs	r1, r4
 8004572:	9300      	str	r3, [sp, #0]
 8004574:	9805      	ldr	r0, [sp, #20]
 8004576:	9b06      	ldr	r3, [sp, #24]
 8004578:	aa09      	add	r2, sp, #36	@ 0x24
 800457a:	f7ff fef5 	bl	8004368 <_printf_common>
 800457e:	3001      	adds	r0, #1
 8004580:	d148      	bne.n	8004614 <_printf_i+0x1cc>
 8004582:	2001      	movs	r0, #1
 8004584:	4240      	negs	r0, r0
 8004586:	b00b      	add	sp, #44	@ 0x2c
 8004588:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800458a:	2220      	movs	r2, #32
 800458c:	6809      	ldr	r1, [r1, #0]
 800458e:	430a      	orrs	r2, r1
 8004590:	6022      	str	r2, [r4, #0]
 8004592:	2278      	movs	r2, #120	@ 0x78
 8004594:	4932      	ldr	r1, [pc, #200]	@ (8004660 <_printf_i+0x218>)
 8004596:	9104      	str	r1, [sp, #16]
 8004598:	0021      	movs	r1, r4
 800459a:	3145      	adds	r1, #69	@ 0x45
 800459c:	700a      	strb	r2, [r1, #0]
 800459e:	6819      	ldr	r1, [r3, #0]
 80045a0:	6822      	ldr	r2, [r4, #0]
 80045a2:	c940      	ldmia	r1!, {r6}
 80045a4:	0610      	lsls	r0, r2, #24
 80045a6:	d402      	bmi.n	80045ae <_printf_i+0x166>
 80045a8:	0650      	lsls	r0, r2, #25
 80045aa:	d500      	bpl.n	80045ae <_printf_i+0x166>
 80045ac:	b2b6      	uxth	r6, r6
 80045ae:	6019      	str	r1, [r3, #0]
 80045b0:	07d3      	lsls	r3, r2, #31
 80045b2:	d502      	bpl.n	80045ba <_printf_i+0x172>
 80045b4:	2320      	movs	r3, #32
 80045b6:	4313      	orrs	r3, r2
 80045b8:	6023      	str	r3, [r4, #0]
 80045ba:	2e00      	cmp	r6, #0
 80045bc:	d001      	beq.n	80045c2 <_printf_i+0x17a>
 80045be:	2710      	movs	r7, #16
 80045c0:	e7a8      	b.n	8004514 <_printf_i+0xcc>
 80045c2:	2220      	movs	r2, #32
 80045c4:	6823      	ldr	r3, [r4, #0]
 80045c6:	4393      	bics	r3, r2
 80045c8:	6023      	str	r3, [r4, #0]
 80045ca:	e7f8      	b.n	80045be <_printf_i+0x176>
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	680d      	ldr	r5, [r1, #0]
 80045d0:	1d10      	adds	r0, r2, #4
 80045d2:	6949      	ldr	r1, [r1, #20]
 80045d4:	6018      	str	r0, [r3, #0]
 80045d6:	6813      	ldr	r3, [r2, #0]
 80045d8:	062e      	lsls	r6, r5, #24
 80045da:	d501      	bpl.n	80045e0 <_printf_i+0x198>
 80045dc:	6019      	str	r1, [r3, #0]
 80045de:	e002      	b.n	80045e6 <_printf_i+0x19e>
 80045e0:	066d      	lsls	r5, r5, #25
 80045e2:	d5fb      	bpl.n	80045dc <_printf_i+0x194>
 80045e4:	8019      	strh	r1, [r3, #0]
 80045e6:	2300      	movs	r3, #0
 80045e8:	9d03      	ldr	r5, [sp, #12]
 80045ea:	6123      	str	r3, [r4, #16]
 80045ec:	e7bf      	b.n	800456e <_printf_i+0x126>
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	1d11      	adds	r1, r2, #4
 80045f2:	6019      	str	r1, [r3, #0]
 80045f4:	6815      	ldr	r5, [r2, #0]
 80045f6:	2100      	movs	r1, #0
 80045f8:	0028      	movs	r0, r5
 80045fa:	6862      	ldr	r2, [r4, #4]
 80045fc:	f000 f858 	bl	80046b0 <memchr>
 8004600:	2800      	cmp	r0, #0
 8004602:	d001      	beq.n	8004608 <_printf_i+0x1c0>
 8004604:	1b40      	subs	r0, r0, r5
 8004606:	6060      	str	r0, [r4, #4]
 8004608:	6863      	ldr	r3, [r4, #4]
 800460a:	6123      	str	r3, [r4, #16]
 800460c:	2300      	movs	r3, #0
 800460e:	9a03      	ldr	r2, [sp, #12]
 8004610:	7013      	strb	r3, [r2, #0]
 8004612:	e7ac      	b.n	800456e <_printf_i+0x126>
 8004614:	002a      	movs	r2, r5
 8004616:	6923      	ldr	r3, [r4, #16]
 8004618:	9906      	ldr	r1, [sp, #24]
 800461a:	9805      	ldr	r0, [sp, #20]
 800461c:	9d07      	ldr	r5, [sp, #28]
 800461e:	47a8      	blx	r5
 8004620:	3001      	adds	r0, #1
 8004622:	d0ae      	beq.n	8004582 <_printf_i+0x13a>
 8004624:	6823      	ldr	r3, [r4, #0]
 8004626:	079b      	lsls	r3, r3, #30
 8004628:	d415      	bmi.n	8004656 <_printf_i+0x20e>
 800462a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800462c:	68e0      	ldr	r0, [r4, #12]
 800462e:	4298      	cmp	r0, r3
 8004630:	daa9      	bge.n	8004586 <_printf_i+0x13e>
 8004632:	0018      	movs	r0, r3
 8004634:	e7a7      	b.n	8004586 <_printf_i+0x13e>
 8004636:	0022      	movs	r2, r4
 8004638:	2301      	movs	r3, #1
 800463a:	9906      	ldr	r1, [sp, #24]
 800463c:	9805      	ldr	r0, [sp, #20]
 800463e:	9e07      	ldr	r6, [sp, #28]
 8004640:	3219      	adds	r2, #25
 8004642:	47b0      	blx	r6
 8004644:	3001      	adds	r0, #1
 8004646:	d09c      	beq.n	8004582 <_printf_i+0x13a>
 8004648:	3501      	adds	r5, #1
 800464a:	68e3      	ldr	r3, [r4, #12]
 800464c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800464e:	1a9b      	subs	r3, r3, r2
 8004650:	42ab      	cmp	r3, r5
 8004652:	dcf0      	bgt.n	8004636 <_printf_i+0x1ee>
 8004654:	e7e9      	b.n	800462a <_printf_i+0x1e2>
 8004656:	2500      	movs	r5, #0
 8004658:	e7f7      	b.n	800464a <_printf_i+0x202>
 800465a:	46c0      	nop			@ (mov r8, r8)
 800465c:	0800488d 	.word	0x0800488d
 8004660:	0800489e 	.word	0x0800489e

08004664 <memmove>:
 8004664:	b510      	push	{r4, lr}
 8004666:	4288      	cmp	r0, r1
 8004668:	d806      	bhi.n	8004678 <memmove+0x14>
 800466a:	2300      	movs	r3, #0
 800466c:	429a      	cmp	r2, r3
 800466e:	d008      	beq.n	8004682 <memmove+0x1e>
 8004670:	5ccc      	ldrb	r4, [r1, r3]
 8004672:	54c4      	strb	r4, [r0, r3]
 8004674:	3301      	adds	r3, #1
 8004676:	e7f9      	b.n	800466c <memmove+0x8>
 8004678:	188b      	adds	r3, r1, r2
 800467a:	4298      	cmp	r0, r3
 800467c:	d2f5      	bcs.n	800466a <memmove+0x6>
 800467e:	3a01      	subs	r2, #1
 8004680:	d200      	bcs.n	8004684 <memmove+0x20>
 8004682:	bd10      	pop	{r4, pc}
 8004684:	5c8b      	ldrb	r3, [r1, r2]
 8004686:	5483      	strb	r3, [r0, r2]
 8004688:	e7f9      	b.n	800467e <memmove+0x1a>
	...

0800468c <_sbrk_r>:
 800468c:	2300      	movs	r3, #0
 800468e:	b570      	push	{r4, r5, r6, lr}
 8004690:	4d06      	ldr	r5, [pc, #24]	@ (80046ac <_sbrk_r+0x20>)
 8004692:	0004      	movs	r4, r0
 8004694:	0008      	movs	r0, r1
 8004696:	602b      	str	r3, [r5, #0]
 8004698:	f7fc fd02 	bl	80010a0 <_sbrk>
 800469c:	1c43      	adds	r3, r0, #1
 800469e:	d103      	bne.n	80046a8 <_sbrk_r+0x1c>
 80046a0:	682b      	ldr	r3, [r5, #0]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d000      	beq.n	80046a8 <_sbrk_r+0x1c>
 80046a6:	6023      	str	r3, [r4, #0]
 80046a8:	bd70      	pop	{r4, r5, r6, pc}
 80046aa:	46c0      	nop			@ (mov r8, r8)
 80046ac:	20000304 	.word	0x20000304

080046b0 <memchr>:
 80046b0:	b2c9      	uxtb	r1, r1
 80046b2:	1882      	adds	r2, r0, r2
 80046b4:	4290      	cmp	r0, r2
 80046b6:	d101      	bne.n	80046bc <memchr+0xc>
 80046b8:	2000      	movs	r0, #0
 80046ba:	4770      	bx	lr
 80046bc:	7803      	ldrb	r3, [r0, #0]
 80046be:	428b      	cmp	r3, r1
 80046c0:	d0fb      	beq.n	80046ba <memchr+0xa>
 80046c2:	3001      	adds	r0, #1
 80046c4:	e7f6      	b.n	80046b4 <memchr+0x4>

080046c6 <memcpy>:
 80046c6:	2300      	movs	r3, #0
 80046c8:	b510      	push	{r4, lr}
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d100      	bne.n	80046d0 <memcpy+0xa>
 80046ce:	bd10      	pop	{r4, pc}
 80046d0:	5ccc      	ldrb	r4, [r1, r3]
 80046d2:	54c4      	strb	r4, [r0, r3]
 80046d4:	3301      	adds	r3, #1
 80046d6:	e7f8      	b.n	80046ca <memcpy+0x4>

080046d8 <_realloc_r>:
 80046d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046da:	0006      	movs	r6, r0
 80046dc:	000c      	movs	r4, r1
 80046de:	0015      	movs	r5, r2
 80046e0:	2900      	cmp	r1, #0
 80046e2:	d105      	bne.n	80046f0 <_realloc_r+0x18>
 80046e4:	0011      	movs	r1, r2
 80046e6:	f7ff fc51 	bl	8003f8c <_malloc_r>
 80046ea:	0004      	movs	r4, r0
 80046ec:	0020      	movs	r0, r4
 80046ee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80046f0:	2a00      	cmp	r2, #0
 80046f2:	d103      	bne.n	80046fc <_realloc_r+0x24>
 80046f4:	f7ff fbde 	bl	8003eb4 <_free_r>
 80046f8:	2400      	movs	r4, #0
 80046fa:	e7f7      	b.n	80046ec <_realloc_r+0x14>
 80046fc:	f000 f81b 	bl	8004736 <_malloc_usable_size_r>
 8004700:	0007      	movs	r7, r0
 8004702:	4285      	cmp	r5, r0
 8004704:	d802      	bhi.n	800470c <_realloc_r+0x34>
 8004706:	0843      	lsrs	r3, r0, #1
 8004708:	42ab      	cmp	r3, r5
 800470a:	d3ef      	bcc.n	80046ec <_realloc_r+0x14>
 800470c:	0029      	movs	r1, r5
 800470e:	0030      	movs	r0, r6
 8004710:	f7ff fc3c 	bl	8003f8c <_malloc_r>
 8004714:	9001      	str	r0, [sp, #4]
 8004716:	2800      	cmp	r0, #0
 8004718:	d0ee      	beq.n	80046f8 <_realloc_r+0x20>
 800471a:	002a      	movs	r2, r5
 800471c:	42bd      	cmp	r5, r7
 800471e:	d900      	bls.n	8004722 <_realloc_r+0x4a>
 8004720:	003a      	movs	r2, r7
 8004722:	0021      	movs	r1, r4
 8004724:	9801      	ldr	r0, [sp, #4]
 8004726:	f7ff ffce 	bl	80046c6 <memcpy>
 800472a:	0021      	movs	r1, r4
 800472c:	0030      	movs	r0, r6
 800472e:	f7ff fbc1 	bl	8003eb4 <_free_r>
 8004732:	9c01      	ldr	r4, [sp, #4]
 8004734:	e7da      	b.n	80046ec <_realloc_r+0x14>

08004736 <_malloc_usable_size_r>:
 8004736:	1f0b      	subs	r3, r1, #4
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	1f18      	subs	r0, r3, #4
 800473c:	2b00      	cmp	r3, #0
 800473e:	da01      	bge.n	8004744 <_malloc_usable_size_r+0xe>
 8004740:	580b      	ldr	r3, [r1, r0]
 8004742:	18c0      	adds	r0, r0, r3
 8004744:	4770      	bx	lr
	...

08004748 <_init>:
 8004748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800474a:	46c0      	nop			@ (mov r8, r8)
 800474c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800474e:	bc08      	pop	{r3}
 8004750:	469e      	mov	lr, r3
 8004752:	4770      	bx	lr

08004754 <_fini>:
 8004754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004756:	46c0      	nop			@ (mov r8, r8)
 8004758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800475a:	bc08      	pop	{r3}
 800475c:	469e      	mov	lr, r3
 800475e:	4770      	bx	lr
