EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# ARM-JTAG-20
#
DEF ARM-JTAG-20 CON 0 40 Y Y 1 F N
F0 "CON" 0 600 40 H V C CNN
F1 "ARM-JTAG-20" 0 -600 40 H V C CNN
F2 "IDC-20" 0 -650 35 H V C CIN
F3 "" 4250 50 35 H I C CNN
DRAW
T 0 -175 -415 25 0 0 0 DBGACK/NC  Normal 0 L B
T 0 -75 -300 25 0 0 0 DBGRQ/NC  Normal 0 C C
T 0 80 -415 25 0 0 0 GND  Normal 0 L B
T 0 80 -315 25 0 0 0 GND  Normal 0 L B
T 0 80 -215 25 0 0 0 GND  Normal 0 L B
T 0 80 -115 25 0 0 0 GND  Normal 0 L B
T 0 80 -15 25 0 0 0 GND  Normal 0 L B
T 0 80 85 25 0 0 0 GND  Normal 0 L B
T 0 80 285 25 0 0 0 GND  Normal 0 L B
T 0 80 385 25 0 0 0 GND  Normal 0 L B
T 0 120 200 25 0 0 0 GND  Normal 0 C C
T 0 -160 -215 25 0 0 0 nRST  Normal 0 L B
T 0 -75 400 25 0 0 0 nTRST  Normal 0 R C
T 0 -160 -15 25 0 0 0 RTCK  Normal 0 L B
T 0 -200 85 25 0 0 0 TCK/SWDCLK  Normal 0 L B
T 0 -175 285 25 0 0 0 TDI/NC  Normal 0 L B
T 0 -175 -115 25 0 0 0 TDO/SWO  Normal 0 L B
T 0 -90 200 25 0 0 0 TMS/SWDIO  Normal 0 C C
T 0 -160 485 25 0 0 0 VTG  Normal 0 L B
T 0 90 485 25 0 0 0 VTG  Normal 0 L B
C -50 -350 25 1 0 10 N
C -50 -150 25 1 0 10 N
C -50 -50 25 1 0 10 N
C -50 50 25 1 0 10 N
C 50 -350 25 1 0 10 N
C 50 -150 25 1 0 10 N
C 50 -50 25 1 0 10 N
C 50 50 25 1 0 10 N
P 2 1 0 0  -75 -350  -200 -350 N
P 2 1 0 0  -75 -150  -200 -150 N
P 2 1 0 0  -75 -50  -200 -50 N
P 2 1 0 0  -75 50  -200 50 N
P 2 1 0 0  75 -350  200 -350 N
P 2 1 0 0  75 -150  200 -150 N
P 2 1 0 0  75 -50  200 -50 N
P 2 1 0 0  75 50  200 50 N
C -50 -450 25 0 1 10 N
C -50 -250 25 0 1 10 N
C -50 150 25 0 1 10 N
C -50 250 25 0 1 10 N
C -50 350 25 0 1 10 N
C -50 450 25 0 1 10 N
C 50 -450 25 0 1 10 N
C 50 -250 25 0 1 10 N
C 50 150 25 0 1 10 N
C 50 250 25 0 1 10 N
C 50 350 25 0 1 10 N
C 50 450 25 0 1 10 N
P 2 0 1 0  -75 -450  -200 -450 N
P 2 0 1 0  -75 -250  -200 -250 N
P 2 0 1 0  -75 150  -200 150 N
P 2 0 1 0  -75 250  -200 250 N
P 2 0 1 0  -75 350  -200 350 N
P 2 0 1 0  -75 450  -200 450 N
P 2 0 1 0  75 150  200 150 N
P 2 0 1 0  200 -450  75 -450 N
P 2 0 1 0  200 -250  75 -250 N
P 2 0 1 0  200 250  75 250 N
P 2 0 1 0  200 350  75 350 N
P 2 0 1 0  200 450  75 450 N
P 6 0 1 15  -200 75  -200 550  200 550  200 -550  -200 -550  -200 -75 f
X ~ 1 -300 450 100 R 40 40 1 1 w
X ~ 2 300 450 100 L 40 40 1 1 w
X ~ 3 -300 350 100 R 40 40 1 1 O
X ~ 4 300 350 100 L 40 40 1 1 W
X ~ 5 -300 250 100 R 40 40 1 1 O
X ~ 6 300 250 100 L 40 40 1 1 W
X ~ 7 -300 150 100 R 40 40 1 1 O
X ~ 8 300 150 100 L 40 40 1 1 W
X ~ 9 -300 50 100 R 40 40 1 1 O
X ~ 10 300 50 100 L 40 40 1 1 W
X ~ 20 300 -450 100 L 40 40 1 1 W
X ~ 11 -300 -50 100 R 40 40 1 1 I
X ~ 12 300 -50 100 L 40 40 1 1 W
X ~ 13 -300 -150 100 R 40 40 1 1 I
X ~ 14 300 -150 100 L 40 40 1 1 W
X ~ 15 -300 -250 100 R 40 40 1 1 B
X ~ 16 300 -250 100 L 40 40 1 1 W
X ~ 17 -300 -350 100 R 40 40 1 1 O
X ~ 18 300 -350 100 L 40 40 1 1 W
X ~ 19 -300 -450 100 R 40 40 1 1 O
ENDDRAW
ENDDEF
#
# MKE02Z64VFM4
#
DEF MKE02Z64VFM4 U 0 40 Y Y 1 F N
F0 "U" -1650 950 40 H V L CNN
F1 "MKE02Z64VFM4" 1650 950 40 H V R CNN
F2 "QFN-32-1EP" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKE02Z32VFM4 MKE02Z16VFM4
$FPLIST
 QFN*
$ENDFPLIST
DRAW
S -1650 900 1650 -850 0 1 10 f
X PTD1/SPI1_MOSI/FTM2_CH3/KBI1_P1 1 -1800 -150 150 R 40 40 1 1 B
X PTD0/SPI1_SCK/FTM2_CH2/KBI1_P0 2 -1800 -50 150 R 40 40 1 1 B
X VDD 3 -100 1050 150 D 40 40 1 1 W
X VREFH/VDDA 4 100 1050 150 D 40 40 1 1 W
X VREFL 5 100 -1000 150 U 40 40 1 1 W
X VSS/VSSA 6 -100 -1000 150 U 40 40 1 1 W
X EXTAL/I2C0_SCL/PTB7 7 1800 -750 150 L 40 40 1 1 B
X XTAL/I2C0_SDA/PTB6 8 1800 -650 150 L 40 40 1 1 B
X FTM2_CH5/SPI0_PCS0/ACMP1_OUT/PTB5 9 1800 -550 150 L 40 40 1 1 B
X FTM2_CH4/SPI0_MISO/~NMI~/ACMP1_IN2/PTB4 10 1800 -450 150 L 40 40 1 1 B
X FTM2_FLT1/ACMP1_IN0/ADC_SE2/PTA6 20 1800 200 150 L 40 40 1 1 B
X PTC4/RTCO/FTM1_CH0/ACMP0_IN2/SWD_CLK 30 -1800 400 150 R 40 40 1 1 B
X PTC3/ADC0_SE11/FTM2_CH3 11 -1800 500 150 R 40 40 1 1 B
X PTD3/KBI1_P3/SPI1_PCS0 21 -1800 -350 150 R 40 40 1 1 B
X ~RESET~/IRQ/FTM0_CLK/PTA5 31 1800 300 150 L 40 40 1 1 B
X PTC2/ADC0_SE10/FTM2_CH2 12 -1800 600 150 R 40 40 1 1 B
X PTD2/KBI1_P2/SPI1_MISO 22 -1800 -250 150 R 40 40 1 1 I
X SWD_DIO/ACMP0_OUT/PTA4 32 1800 400 150 L 40 40 1 1 B
X PTC1/ADC0_SE9/FTM2_CH1 13 -1800 700 150 R 40 40 1 1 B
X KBI0_P3/UART_TX/I2C_SCL/PTA3 23 1800 500 150 L 40 40 1 1 B
X PTC0/ADC0_SE8/FTM2_CH0 14 -1800 800 150 R 40 40 1 1 B
X KBI0_P2/UART_RX/I2C0_SDA/PTA2 24 1800 600 150 L 40 40 1 1 B
X KBI0_P7/SPI0_MOSI/FTM0_CH1/ADC0_SE7/PTB3 15 1800 -350 150 L 40 40 1 1 B
X KBI0_P1/FTM0_CH1/ACMP0_IN1/ADC0_SE1/PTA1 25 1800 700 150 L 40 40 1 1 B
X KBI0_P6/SPI0_SCK/FTM0_CH0/ADC0_SE6/PTB2 16 1800 -250 150 L 40 40 1 1 B
X KBI0_P0/FTM0_CH0/ACMP0_IN0/ADC0_SE0/PTA0 26 1800 800 150 L 40 40 1 1 B
X KBI0_P5/UART_TX/ADC0_SE5/PTB1 17 1800 -150 150 L 40 40 1 1 B
X PTC7/UART1_TX 27 -1800 100 150 R 40 40 1 1 B
X KBI0_P4/UART_RX/ADC0_SE4/PTB0 18 1800 -50 150 L 40 40 1 1 B
X PTC6/UART1_RX 28 -1800 200 150 R 40 40 1 1 B
X FTM2_FLT2/ACMP1_IN1/ADC0_SE3/PTA7 19 1800 100 150 L 40 40 1 1 B
X PTC5/FTM_CH1/RTCO 29 -1800 300 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKE02Z64VLC2
#
DEF MKE02Z64VLC2 U 0 40 Y Y 1 F N
F0 "U" -1650 950 40 H V L CNN
F1 "MKE02Z64VLC2" 1650 950 40 H V R CNN
F2 "LQFP-32" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKE02Z32VLC2 MKE02Z16VLC2
$FPLIST
 LQFP*
$ENDFPLIST
DRAW
S -1650 900 1650 -850 0 1 10 f
X PTD1/SPI1_MOSI/FTM2_CH3/KBI1_P1 1 -1800 -150 150 R 40 40 1 1 B
X PTD0/SPI1_SCK/FTM2_CH2/KBI1_P0 2 -1800 -50 150 R 40 40 1 1 B
X VDD 3 -100 1050 150 D 40 40 1 1 W
X VREFH/VDDA 4 100 1050 150 D 40 40 1 1 W
X VREFL 5 100 -1000 150 U 40 40 1 1 W
X VSS/VSSA 6 -100 -1000 150 U 40 40 1 1 W
X EXTAL/I2C0_SCL/PTB7 7 1800 -750 150 L 40 40 1 1 B
X XTAL/I2C0_SDA/PTB6 8 1800 -650 150 L 40 40 1 1 B
X FTM2_CH5/SPI0_PCS0/ACMP1_OUT/PTB5 9 1800 -550 150 L 40 40 1 1 B
X FTM2_CH4/SPI0_MISO/~NMI~/ACMP1_IN2/PTB4 10 1800 -450 150 L 40 40 1 1 B
X FTM2_FLT1/ACMP1_IN0/ADC_SE2/PTA6 20 1800 200 150 L 40 40 1 1 B
X PTC4/RTCO/FTM1_CH0/ACMP0_IN2/SWD_CLK 30 -1800 400 150 R 40 40 1 1 B
X PTC3/ADC0_SE11/FTM2_CH3 11 -1800 500 150 R 40 40 1 1 B
X PTD3/KBI1_P3/SPI1_PCS0 21 -1800 -350 150 R 40 40 1 1 B
X ~RESET~/IRQ/FTM0_CLK/PTA5 31 1800 300 150 L 40 40 1 1 B
X PTC2/ADC0_SE10/FTM2_CH2 12 -1800 600 150 R 40 40 1 1 B
X PTD2/KBI1_P2/SPI1_MISO 22 -1800 -250 150 R 40 40 1 1 I
X SWD_DIO/ACMP0_OUT/PTA4 32 1800 400 150 L 40 40 1 1 B
X PTC1/ADC0_SE9/FTM2_CH1 13 -1800 700 150 R 40 40 1 1 B
X KBI0_P3/UART_TX/I2C_SCL/PTA3 23 1800 500 150 L 40 40 1 1 B
X PTC0/ADC0_SE8/FTM2_CH0 14 -1800 800 150 R 40 40 1 1 B
X KBI0_P2/UART_RX/I2C0_SDA/PTA2 24 1800 600 150 L 40 40 1 1 B
X KBI0_P7/SPI0_MOSI/FTM0_CH1/ADC0_SE7/PTB3 15 1800 -350 150 L 40 40 1 1 B
X KBI0_P1/FTM0_CH1/ACMP0_IN1/ADC0_SE1/PTA1 25 1800 700 150 L 40 40 1 1 B
X KBI0_P6/SPI0_SCK/FTM0_CH0/ADC0_SE6/PTB2 16 1800 -250 150 L 40 40 1 1 B
X KBI0_P0/FTM0_CH0/ACMP0_IN0/ADC0_SE0/PTA0 26 1800 800 150 L 40 40 1 1 B
X KBI0_P5/UART_TX/ADC0_SE5/PTB1 17 1800 -150 150 L 40 40 1 1 B
X PTC7/UART1_TX 27 -1800 100 150 R 40 40 1 1 B
X KBI0_P4/UART_RX/ADC0_SE4/PTB0 18 1800 -50 150 L 40 40 1 1 B
X PTC6/UART1_RX 28 -1800 200 150 R 40 40 1 1 B
X FTM2_FLT2/ACMP1_IN1/ADC0_SE3/PTA7 19 1800 100 150 L 40 40 1 1 B
X PTC5/FTM_CH1/RTCO 29 -1800 300 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKE02Z64VLC4
#
DEF MKE02Z64VLC4 U 0 40 Y Y 1 F N
F0 "U" -1650 950 40 H V L CNN
F1 "MKE02Z64VLC4" 1650 950 40 H V R CNN
F2 "LQFP-32" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKE02Z32VLC4 MKE02Z16VLC4
$FPLIST
 LQFP*
$ENDFPLIST
DRAW
S -1650 900 1650 -850 0 1 10 f
X PTD1/SPI1_MOSI/FTM2_CH3/KBI1_P1 1 -1800 -150 150 R 40 40 1 1 B
X PTD0/SPI1_SCK/FTM2_CH2/KBI1_P0 2 -1800 -50 150 R 40 40 1 1 B
X VDD 3 -100 1050 150 D 40 40 1 1 W
X VREFH/VDDA 4 100 1050 150 D 40 40 1 1 W
X VREFL 5 100 -1000 150 U 40 40 1 1 W
X VSS/VSSA 6 -100 -1000 150 U 40 40 1 1 W
X EXTAL/I2C0_SCL/PTB7 7 1800 -750 150 L 40 40 1 1 B
X XTAL/I2C0_SDA/PTB6 8 1800 -650 150 L 40 40 1 1 B
X FTM2_CH5/SPI0_PCS0/ACMP1_OUT/PTB5 9 1800 -550 150 L 40 40 1 1 B
X FTM2_CH4/SPI0_MISO/~NMI~/ACMP1_IN2/PTB4 10 1800 -450 150 L 40 40 1 1 B
X FTM2_FLT1/ACMP1_IN0/ADC_SE2/PTA6 20 1800 200 150 L 40 40 1 1 B
X PTC4/RTCO/FTM1_CH0/ACMP0_IN2/SWD_CLK 30 -1800 400 150 R 40 40 1 1 B
X PTC3/ADC0_SE11/FTM2_CH3 11 -1800 500 150 R 40 40 1 1 B
X PTD3/KBI1_P3/SPI1_PCS0 21 -1800 -350 150 R 40 40 1 1 B
X ~RESET~/IRQ/FTM0_CLK/PTA5 31 1800 300 150 L 40 40 1 1 B
X PTC2/ADC0_SE10/FTM2_CH2 12 -1800 600 150 R 40 40 1 1 B
X PTD2/KBI1_P2/SPI1_MISO 22 -1800 -250 150 R 40 40 1 1 I
X SWD_DIO/ACMP0_OUT/PTA4 32 1800 400 150 L 40 40 1 1 B
X PTC1/ADC0_SE9/FTM2_CH1 13 -1800 700 150 R 40 40 1 1 B
X KBI0_P3/UART_TX/I2C_SCL/PTA3 23 1800 500 150 L 40 40 1 1 B
X PTC0/ADC0_SE8/FTM2_CH0 14 -1800 800 150 R 40 40 1 1 B
X KBI0_P2/UART_RX/I2C0_SDA/PTA2 24 1800 600 150 L 40 40 1 1 B
X KBI0_P7/SPI0_MOSI/FTM0_CH1/ADC0_SE7/PTB3 15 1800 -350 150 L 40 40 1 1 B
X KBI0_P1/FTM0_CH1/ACMP0_IN1/ADC0_SE1/PTA1 25 1800 700 150 L 40 40 1 1 B
X KBI0_P6/SPI0_SCK/FTM0_CH0/ADC0_SE6/PTB2 16 1800 -250 150 L 40 40 1 1 B
X KBI0_P0/FTM0_CH0/ACMP0_IN0/ADC0_SE0/PTA0 26 1800 800 150 L 40 40 1 1 B
X KBI0_P5/UART_TX/ADC0_SE5/PTB1 17 1800 -150 150 L 40 40 1 1 B
X PTC7/UART1_TX 27 -1800 100 150 R 40 40 1 1 B
X KBI0_P4/UART_RX/ADC0_SE4/PTB0 18 1800 -50 150 L 40 40 1 1 B
X PTC6/UART1_RX 28 -1800 200 150 R 40 40 1 1 B
X FTM2_FLT2/ACMP1_IN1/ADC0_SE3/PTA7 19 1800 100 150 L 40 40 1 1 B
X PTC5/FTM_CH1/RTCO 29 -1800 300 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKE02Z64VLD2
#
DEF MKE02Z64VLD2 U 0 40 Y Y 1 F N
F0 "U" -1650 1350 40 H V L CNN
F1 "MKE02Z64VLD2" 1650 1350 40 H V R CNN
F2 "LQFP-44" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKE02Z32VLD2 MKE02Z16VLD2
$FPLIST
 LQFP*
$ENDFPLIST
DRAW
S -1650 1300 1650 -1300 0 1 10 f
X PTD1/KBI1_P1/SPI1_MOSI/FTM2_CH3 1 -1800 1100 150 R 40 40 1 1 B
X PTD0/KBI1_P0/SPI1_SCK/FTM2_CH2 2 -1800 1200 150 R 40 40 1 1 B
X PTE7/FTM2_CLK/FTM1_CH1 3 -1800 50 150 R 40 40 1 1 B
X PTH2/BUSOUT/FTM1_CH0 4 -1800 -100 150 R 40 40 1 1 B
X VDD 5 -200 1450 150 D 40 40 1 1 W
X VREFH/VDDA 6 100 1450 150 D 40 40 1 1 W
X VREFL 7 200 -1450 150 U 40 40 1 1 W
X VSS/VSSA 8 100 -1450 150 U 40 40 1 1 W
X EXTAL/I2C0_SCL/PTB7 9 1800 -350 150 L 40 40 1 1 B
X XTAL/I2C0_SDA/PTB6 10 1800 -250 150 L 40 40 1 1 B
X FTM2_CH0/ADC0_SE8/PTC0 20 1800 -500 150 L 40 40 1 1 B
X PTD3/KBI1_P3/SPI1_PCS0 30 -1800 900 150 R 40 40 1 1 B
X PTE0/SPI0_SCK/FTM1_CLK 40 -1800 350 150 R 40 40 1 1 B
X VSS 11 -200 -1450 150 U 40 40 1 1 W
X KBI0_P7/SPI0_MOSI/FTM0_CH1/ADC0_SE7/PTB3 21 1800 50 150 L 40 40 1 1 B
X PTD2/KBI1_P2/SPI1_MISO 31 -1800 1000 150 R 40 40 1 1 I
X FTM_CH1/RTCO/PTC5 41 1800 -1000 150 L 40 40 1 1 B
X FTM2_CH5/SPI0_PCS0/ACMP1_OUT/PTB5 12 1800 -150 150 L 40 40 1 1 B
X KBI0_P6/SPI0_SCK/FTM0_CH0/ADC0_SE6/PTB2 22 1800 150 150 L 40 40 1 1 B
X KBI0_P3/UART_TX/I2C_SCL/PTA3 32 1800 900 150 L 40 40 1 1 B
X SWD_CLK/RTCO/FTM1_CH0/ACMP0_IN2/PTC4 42 1800 -900 150 L 40 40 1 1 B
X FTM2_CH4/SPI0_MISO/~NMI~/ACMP1_IN2/PTB4 13 1800 -50 150 L 40 40 1 1 B
X KBI0_P5/UART_TX/ADC0_SE5/PTB1 23 1800 250 150 L 40 40 1 1 B
X KBI0_P2/UART_RX/I2C0_SDA/PTA2 33 1800 1000 150 L 40 40 1 1 B
X ~RESET~/IRQ/FTM0_CLK/PTA5 43 1800 700 150 L 40 40 1 1 B
X FTM2_CH3/ADC0_SE11/PTC3 14 1800 -800 150 L 40 40 1 1 B
X KBI0_P4/UART_RX/ADC0_SE4/PTB0 24 1800 350 150 L 40 40 1 1 B
X KBI0_P1/FTM0_CH1/ACMP0_IN1/ADC0_SE1/PTA1 34 1800 1100 150 L 40 40 1 1 B
X SWD_DIO/ACMP0_OUT/PTA4 44 1800 800 150 L 40 40 1 1 B
X FTM2_CH2/ADC0_SE10/PTC2 15 1800 -700 150 L 40 40 1 1 B
X FTM2_FLT2/ACMP1_IN1/ADC0_SE3/PTA7 25 1800 500 150 L 40 40 1 1 B
X KBI0_P0/FTM0_CH0/ACMP0_IN0/ADC0_SE0/PTA0 35 1800 1200 150 L 40 40 1 1 B
X PTD7/KBI1_P7/UART2_TX 16 -1800 500 150 R 40 40 1 1 B
X FTM2_FLT1/ACMP1_IN0/ADC0_SE2/PTA6 26 1800 600 150 L 40 40 1 1 B
X UART1_TX/PTC7 36 1800 -1200 150 L 40 40 1 1 B
X PTD6/KBI1_P6/UART2_RX 17 -1800 600 150 R 40 40 1 1 B
X VSS 27 -100 -1450 150 U 40 40 1 1 W
X UART1_RX/PTC6 37 1800 -1100 150 L 40 40 1 1 B
X PTD5/KBI1_P5 18 -1800 700 150 R 40 40 1 1 B
X VDD 28 -100 1450 150 D 40 40 1 1 W
X PTE2/SPI0_MISO 38 -1800 150 150 R 40 40 1 1 B
X FTM2_CH1/ADC0_SE9/PTC1 19 1800 -600 150 L 40 40 1 1 B
X PTD4/KBI1_P4 29 -1800 800 150 R 40 40 1 1 B
X PTE1/SPI0_MOSI 39 -1800 250 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKE02Z64VLD4
#
DEF MKE02Z64VLD4 U 0 40 Y Y 1 F N
F0 "U" -1650 1350 40 H V L CNN
F1 "MKE02Z64VLD4" 1650 1350 40 H V R CNN
F2 "LQFP-44" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKE02Z32VLD4 MKE02Z16VLD4
$FPLIST
 LQFP*
$ENDFPLIST
DRAW
S -1650 1300 1650 -1300 0 1 10 f
X PTD1/KBI1_P1/SPI1_MOSI/FTM2_CH3 1 -1800 1100 150 R 40 40 1 1 B
X PTD0/KBI1_P0/SPI1_SCK/FTM2_CH2 2 -1800 1200 150 R 40 40 1 1 B
X PTE7/FTM2_CLK/FTM1_CH1 3 -1800 50 150 R 40 40 1 1 B
X PTH2/BUSOUT/FTM1_CH0 4 -1800 -100 150 R 40 40 1 1 B
X VDD 5 -200 1450 150 D 40 40 1 1 W
X VREFH/VDDA 6 100 1450 150 D 40 40 1 1 W
X VREFL 7 200 -1450 150 U 40 40 1 1 W
X VSS/VSSA 8 100 -1450 150 U 40 40 1 1 W
X EXTAL/I2C0_SCL/PTB7 9 1800 -350 150 L 40 40 1 1 B
X XTAL/I2C0_SDA/PTB6 10 1800 -250 150 L 40 40 1 1 B
X FTM2_CH0/ADC0_SE8/PTC0 20 1800 -500 150 L 40 40 1 1 B
X PTD3/KBI1_P3/SPI1_PCS0 30 -1800 900 150 R 40 40 1 1 B
X PTE0/SPI0_SCK/FTM1_CLK 40 -1800 350 150 R 40 40 1 1 B
X VSS 11 -200 -1450 150 U 40 40 1 1 W
X KBI0_P7/SPI0_MOSI/FTM0_CH1/ADC0_SE7/PTB3 21 1800 50 150 L 40 40 1 1 B
X PTD2/KBI1_P2/SPI1_MISO 31 -1800 1000 150 R 40 40 1 1 I
X FTM_CH1/RTCO/PTC5 41 1800 -1000 150 L 40 40 1 1 B
X FTM2_CH5/SPI0_PCS0/ACMP1_OUT/PTB5 12 1800 -150 150 L 40 40 1 1 B
X KBI0_P6/SPI0_SCK/FTM0_CH0/ADC0_SE6/PTB2 22 1800 150 150 L 40 40 1 1 B
X KBI0_P3/UART_TX/I2C_SCL/PTA3 32 1800 900 150 L 40 40 1 1 B
X SWD_CLK/RTCO/FTM1_CH0/ACMP0_IN2/PTC4 42 1800 -900 150 L 40 40 1 1 B
X FTM2_CH4/SPI0_MISO/~NMI~/ACMP1_IN2/PTB4 13 1800 -50 150 L 40 40 1 1 B
X KBI0_P5/UART_TX/ADC0_SE5/PTB1 23 1800 250 150 L 40 40 1 1 B
X KBI0_P2/UART_RX/I2C0_SDA/PTA2 33 1800 1000 150 L 40 40 1 1 B
X ~RESET~/IRQ/FTM0_CLK/PTA5 43 1800 700 150 L 40 40 1 1 B
X FTM2_CH3/ADC0_SE11/PTC3 14 1800 -800 150 L 40 40 1 1 B
X KBI0_P4/UART_RX/ADC0_SE4/PTB0 24 1800 350 150 L 40 40 1 1 B
X KBI0_P1/FTM0_CH1/ACMP0_IN1/ADC0_SE1/PTA1 34 1800 1100 150 L 40 40 1 1 B
X SWD_DIO/ACMP0_OUT/PTA4 44 1800 800 150 L 40 40 1 1 B
X FTM2_CH2/ADC0_SE10/PTC2 15 1800 -700 150 L 40 40 1 1 B
X FTM2_FLT2/ACMP1_IN1/ADC0_SE3/PTA7 25 1800 500 150 L 40 40 1 1 B
X KBI0_P0/FTM0_CH0/ACMP0_IN0/ADC0_SE0/PTA0 35 1800 1200 150 L 40 40 1 1 B
X PTD7/KBI1_P7/UART2_TX 16 -1800 500 150 R 40 40 1 1 B
X FTM2_FLT1/ACMP1_IN0/ADC0_SE2/PTA6 26 1800 600 150 L 40 40 1 1 B
X UART1_TX/PTC7 36 1800 -1200 150 L 40 40 1 1 B
X PTD6/KBI1_P6/UART2_RX 17 -1800 600 150 R 40 40 1 1 B
X VSS 27 -100 -1450 150 U 40 40 1 1 W
X UART1_RX/PTC6 37 1800 -1100 150 L 40 40 1 1 B
X PTD5/KBI1_P5 18 -1800 700 150 R 40 40 1 1 B
X VDD 28 -100 1450 150 D 40 40 1 1 W
X PTE2/SPI0_MISO 38 -1800 150 150 R 40 40 1 1 B
X FTM2_CH1/ADC0_SE9/PTC1 19 1800 -600 150 L 40 40 1 1 B
X PTD4/KBI1_P4 29 -1800 800 150 R 40 40 1 1 B
X PTE1/SPI0_MOSI 39 -1800 250 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKE02Z64VLH2
#
DEF MKE02Z64VLH2 U 0 40 Y Y 1 F N
F0 "U" -1650 1800 40 H V L CNN
F1 "MKE02Z64VLH2" 1650 1800 40 H V R CNN
F2 "LQFP-64" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKE02Z32VLH2
$FPLIST
 LQFP*
$ENDFPLIST
DRAW
S -1650 1750 1650 -1700 0 1 10 f
X KBI1_P1/FTM2_CH3/SPI1_MOSI/PTD1 1 1800 -1000 150 L 40 40 1 1 B
X KBI1_P0/FTM2_CH2/SPI1_SCK/PTD0 2 1800 -900 150 L 40 40 1 1 B
X PTH7 3 -1800 -900 150 R 40 40 1 1 B
X PTH6 4 -1800 -800 150 R 40 40 1 1 B
X PTE7/FTM2_CLK/FTM1_CH1 5 -1800 950 150 R 40 40 1 1 B
X PTH2/BUSOUT/FTM1_CH0 6 -1800 -700 150 R 40 40 1 1 B
X VDD 7 -200 1900 150 D 40 40 1 1 W
X VREFH/VDDA 8 100 1900 150 D 40 40 1 1 W
X VREFL 9 200 -1850 150 U 40 40 1 1 W
X VSS/VSSA 10 100 -1850 150 U 40 40 1 1 W
X FTM2_CH3/ADC0_SE11/PTC3 20 1800 -350 150 L 40 40 1 1 B
X PTF4/ADC0_SE12 30 -1800 400 150 R 40 40 1 1 B
X VSS 40 -100 -1850 150 U 40 40 1 1 W
X KBI0_P0/FTM0_CH0/ACMP0_IN0/ADC0_SE0/PTA0 50 1800 1650 150 L 40 40 1 1 B
X PTE0/SPI0_SCK/FTM1_CLK 60 -1800 1650 150 R 40 40 1 1 B
X EXTAL/I2C0_SCL/PTB7 11 1800 100 150 L 40 40 1 1 B
X FTM2_CH2/ADC0_SE10/PTC2 21 1800 -250 150 L 40 40 1 1 B
X KBI0_P7/SPI0_MOSI/FTM0_CH1/ADC0_SE7/PTB3 31 1800 500 150 L 40 40 1 1 B
X VDD 41 -100 1900 150 D 40 40 1 1 W
X UART1_TX/PTC7 51 1800 -750 150 L 40 40 1 1 B
X FTM1_CH1/RTC0/PTC5 61 1800 -550 150 L 40 40 1 1 B
X XTAL/I2C0_SDA/PTB6 12 1800 200 150 L 40 40 1 1 B
X KBI1_P7/UART2_TX/PTD7 22 1800 -1600 150 L 40 40 1 1 B
X KBI0_P6/SPI0_SCK/FTM0_CH0/ADC0_SE6/PTB2 32 1800 600 150 L 40 40 1 1 B
X PTF1 42 -1800 700 150 R 40 40 1 1 B
X UART1_RX/PTC6 52 1800 -650 150 L 40 40 1 1 B
X SWD_CLK/RTCO/FTM1_CH0/ACMP0_IN2/PTC4 62 1800 -450 150 L 40 40 1 1 B
X VSS 13 -200 -1850 150 U 40 40 1 1 W
X KBI1_P6/UART2_RX/PTD6 23 1800 -1500 150 L 40 40 1 1 B
X KBI0_P5/UART0_TX/ADC0_SE5/PTB1 33 1800 700 150 L 40 40 1 1 B
X PTF0 43 -1800 800 150 R 40 40 1 1 B
X PTE3/SPI0_PCS0 53 -1800 1350 150 R 40 40 1 1 B
X ~RESET~/IRQ/FTM0_CLK/PTA5 63 1800 1150 150 L 40 40 1 1 B
X PTH1/FTM2_CH1 14 -1800 -600 150 R 40 40 1 1 B
X KBI1_P5/PTD5 24 1800 -1400 150 L 40 40 1 1 B
X KBI0_P4/UART0_RX/ADC0_SE4/PTB0 34 1800 800 150 L 40 40 1 1 B
X KBI1_P4/PTD4 44 1800 -1300 150 L 40 40 1 1 B
X PTE2/SPI0_MISO 54 -1800 1450 150 R 40 40 1 1 B
X SWD_DIO/ACMP0_OUT/PTA4 64 1800 1250 150 L 40 40 1 1 B
X PTH0/FTM2_CH0 15 -1800 -500 150 R 40 40 1 1 B
X FTM2_CH1/ADC0_SE9/PTC1 25 1800 -150 150 L 40 40 1 1 B
X PTF3 35 -1800 500 150 R 40 40 1 1 B
X KBI1_P3/SPI1_PCS0/PTD3 45 1800 -1200 150 L 40 40 1 1 B
X PTG3 55 -1800 -350 150 R 40 40 1 1 B
X PTE6 16 -1800 1050 150 R 40 40 1 1 B
X FTM2_CH0/ADC0_SE8/PTC0 26 1800 -50 150 L 40 40 1 1 B
X PTF2 36 -1800 600 150 R 40 40 1 1 B
X KBI1_P2/SPI1_MISO/PTD2 46 1800 -1100 150 L 40 40 1 1 I
X PTG2 56 -1800 -250 150 R 40 40 1 1 B
X PTE5 17 -1800 1150 150 R 40 40 1 1 B
X PTF7/ADC0_SE15 27 -1800 100 150 R 40 40 1 1 B
X FTM2_FLT2/ACMP1_IN1/ADC0_DE3/PTA7 37 1800 950 150 L 40 40 1 1 B
X KBI0_P3/UART0_TX/I2C0_SCL/PTA3 47 1800 1350 150 L 40 40 1 1 B
X PTG1 57 -1800 -150 150 R 40 40 1 1 B
X FTM2_CH5/SPI0_PCS0/ACMP1_OUT/PTB5 18 1800 300 150 L 40 40 1 1 B
X PTF6/ADC0_SE14 28 -1800 200 150 R 40 40 1 1 B
X FTM2_FLT1/ACMP1_IN0/ADC0_SE2/PTA6 38 1800 1050 150 L 40 40 1 1 B
X KBI0_P2/UART0_RX/I2C0_SDA/PTA2 48 1800 1450 150 L 40 40 1 1 B
X PTG0 58 -1800 -50 150 R 40 40 1 1 B
X FTM2_CH4/SPI0_MISO/~NMI~/ACMP1_IN2/PTB4 19 1800 400 150 L 40 40 1 1 B
X PTF5/ADC0_SE13 29 -1800 300 150 R 40 40 1 1 B
X PTE4 39 -1800 1250 150 R 40 40 1 1 B
X KBI0_P1/FTM0_CH1/ACMP0_IN1/ADC0_SE1/PTA1 49 1800 1550 150 L 40 40 1 1 B
X PTE1/SPI0_MOSI 59 -1800 1550 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKE02Z64VLH4
#
DEF MKE02Z64VLH4 U 0 40 Y Y 1 F N
F0 "U" -1650 1800 40 H V L CNN
F1 "MKE02Z64VLH4" 1650 1800 40 H V R CNN
F2 "LQFP-64" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKE02Z32VLH4
$FPLIST
 LQFP*
$ENDFPLIST
DRAW
S -1650 1750 1650 -1700 0 1 10 f
X KBI1_P1/FTM2_CH3/SPI1_MOSI/PTD1 1 1800 -1000 150 L 40 40 1 1 B
X KBI1_P0/FTM2_CH2/SPI1_SCK/PTD0 2 1800 -900 150 L 40 40 1 1 B
X PTH7 3 -1800 -900 150 R 40 40 1 1 B
X PTH6 4 -1800 -800 150 R 40 40 1 1 B
X PTE7/FTM2_CLK/FTM1_CH1 5 -1800 950 150 R 40 40 1 1 B
X PTH2/BUSOUT/FTM1_CH0 6 -1800 -700 150 R 40 40 1 1 B
X VDD 7 -200 1900 150 D 40 40 1 1 W
X VREFH/VDDA 8 100 1900 150 D 40 40 1 1 W
X VREFL 9 200 -1850 150 U 40 40 1 1 W
X VSS/VSSA 10 100 -1850 150 U 40 40 1 1 W
X FTM2_CH3/ADC0_SE11/PTC3 20 1800 -350 150 L 40 40 1 1 B
X PTF4/ADC0_SE12 30 -1800 400 150 R 40 40 1 1 B
X VSS 40 -100 -1850 150 U 40 40 1 1 W
X KBI0_P0/FTM0_CH0/ACMP0_IN0/ADC0_SE0/PTA0 50 1800 1650 150 L 40 40 1 1 B
X PTE0/SPI0_SCK/FTM1_CLK 60 -1800 1650 150 R 40 40 1 1 B
X EXTAL/I2C0_SCL/PTB7 11 1800 100 150 L 40 40 1 1 B
X FTM2_CH2/ADC0_SE10/PTC2 21 1800 -250 150 L 40 40 1 1 B
X KBI0_P7/SPI0_MOSI/FTM0_CH1/ADC0_SE7/PTB3 31 1800 500 150 L 40 40 1 1 B
X VDD 41 -100 1900 150 D 40 40 1 1 W
X UART1_TX/PTC7 51 1800 -750 150 L 40 40 1 1 B
X FTM1_CH1/RTC0/PTC5 61 1800 -550 150 L 40 40 1 1 B
X XTAL/I2C0_SDA/PTB6 12 1800 200 150 L 40 40 1 1 B
X KBI1_P7/UART2_TX/PTD7 22 1800 -1600 150 L 40 40 1 1 B
X KBI0_P6/SPI0_SCK/FTM0_CH0/ADC0_SE6/PTB2 32 1800 600 150 L 40 40 1 1 B
X PTF1 42 -1800 700 150 R 40 40 1 1 B
X UART1_RX/PTC6 52 1800 -650 150 L 40 40 1 1 B
X SWD_CLK/RTCO/FTM1_CH0/ACMP0_IN2/PTC4 62 1800 -450 150 L 40 40 1 1 B
X VSS 13 -200 -1850 150 U 40 40 1 1 W
X KBI1_P6/UART2_RX/PTD6 23 1800 -1500 150 L 40 40 1 1 B
X KBI0_P5/UART0_TX/ADC0_SE5/PTB1 33 1800 700 150 L 40 40 1 1 B
X PTF0 43 -1800 800 150 R 40 40 1 1 B
X PTE3/SPI0_PCS0 53 -1800 1350 150 R 40 40 1 1 B
X ~RESET~/IRQ/FTM0_CLK/PTA5 63 1800 1150 150 L 40 40 1 1 B
X PTH1/FTM2_CH1 14 -1800 -600 150 R 40 40 1 1 B
X KBI1_P5/PTD5 24 1800 -1400 150 L 40 40 1 1 B
X KBI0_P4/UART0_RX/ADC0_SE4/PTB0 34 1800 800 150 L 40 40 1 1 B
X KBI1_P4/PTD4 44 1800 -1300 150 L 40 40 1 1 B
X PTE2/SPI0_MISO 54 -1800 1450 150 R 40 40 1 1 B
X SWD_DIO/ACMP0_OUT/PTA4 64 1800 1250 150 L 40 40 1 1 B
X PTH0/FTM2_CH0 15 -1800 -500 150 R 40 40 1 1 B
X FTM2_CH1/ADC0_SE9/PTC1 25 1800 -150 150 L 40 40 1 1 B
X PTF3 35 -1800 500 150 R 40 40 1 1 B
X KBI1_P3/SPI1_PCS0/PTD3 45 1800 -1200 150 L 40 40 1 1 B
X PTG3 55 -1800 -350 150 R 40 40 1 1 B
X PTE6 16 -1800 1050 150 R 40 40 1 1 B
X FTM2_CH0/ADC0_SE8/PTC0 26 1800 -50 150 L 40 40 1 1 B
X PTF2 36 -1800 600 150 R 40 40 1 1 B
X KBI1_P2/SPI1_MISO/PTD2 46 1800 -1100 150 L 40 40 1 1 I
X PTG2 56 -1800 -250 150 R 40 40 1 1 B
X PTE5 17 -1800 1150 150 R 40 40 1 1 B
X PTF7/ADC0_SE15 27 -1800 100 150 R 40 40 1 1 B
X FTM2_FLT2/ACMP1_IN1/ADC0_DE3/PTA7 37 1800 950 150 L 40 40 1 1 B
X KBI0_P3/UART0_TX/I2C0_SCL/PTA3 47 1800 1350 150 L 40 40 1 1 B
X PTG1 57 -1800 -150 150 R 40 40 1 1 B
X FTM2_CH5/SPI0_PCS0/ACMP1_OUT/PTB5 18 1800 300 150 L 40 40 1 1 B
X PTF6/ADC0_SE14 28 -1800 200 150 R 40 40 1 1 B
X FTM2_FLT1/ACMP1_IN0/ADC0_SE2/PTA6 38 1800 1050 150 L 40 40 1 1 B
X KBI0_P2/UART0_RX/I2C0_SDA/PTA2 48 1800 1450 150 L 40 40 1 1 B
X PTG0 58 -1800 -50 150 R 40 40 1 1 B
X FTM2_CH4/SPI0_MISO/~NMI~/ACMP1_IN2/PTB4 19 1800 400 150 L 40 40 1 1 B
X PTF5/ADC0_SE13 29 -1800 300 150 R 40 40 1 1 B
X PTE4 39 -1800 1250 150 R 40 40 1 1 B
X KBI0_P1/FTM0_CH1/ACMP0_IN1/ADC0_SE1/PTA1 49 1800 1550 150 L 40 40 1 1 B
X PTE1/SPI0_MOSI 59 -1800 1550 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKE02Z64VQH2
#
DEF MKE02Z64VQH2 U 0 40 Y Y 1 F N
F0 "U" -1650 1800 40 H V L CNN
F1 "MKE02Z64VQH2" 1650 1800 40 H V R CNN
F2 "TQFP-64" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKE02Z32VQH2
$FPLIST
 TQFP*
$ENDFPLIST
DRAW
S -1650 1750 1650 -1700 0 1 10 f
X KBI1_P1/FTM2_CH3/SPI1_MOSI/PTD1 1 1800 -1000 150 L 40 40 1 1 B
X KBI1_P0/FTM2_CH2/SPI1_SCK/PTD0 2 1800 -900 150 L 40 40 1 1 B
X PTH7 3 -1800 -900 150 R 40 40 1 1 B
X PTH6 4 -1800 -800 150 R 40 40 1 1 B
X PTE7/FTM2_CLK/FTM1_CH1 5 -1800 950 150 R 40 40 1 1 B
X PTH2/BUSOUT/FTM1_CH0 6 -1800 -700 150 R 40 40 1 1 B
X VDD 7 -200 1900 150 D 40 40 1 1 W
X VREFH/VDDA 8 100 1900 150 D 40 40 1 1 W
X VREFL 9 200 -1850 150 U 40 40 1 1 W
X VSS/VSSA 10 100 -1850 150 U 40 40 1 1 W
X FTM2_CH3/ADC0_SE11/PTC3 20 1800 -350 150 L 40 40 1 1 B
X PTF4/ADC0_SE12 30 -1800 400 150 R 40 40 1 1 B
X VSS 40 -100 -1850 150 U 40 40 1 1 W
X KBI0_P0/FTM0_CH0/ACMP0_IN0/ADC0_SE0/PTA0 50 1800 1650 150 L 40 40 1 1 B
X PTE0/SPI0_SCK/FTM1_CLK 60 -1800 1650 150 R 40 40 1 1 B
X EXTAL/I2C0_SCL/PTB7 11 1800 100 150 L 40 40 1 1 B
X FTM2_CH2/ADC0_SE10/PTC2 21 1800 -250 150 L 40 40 1 1 B
X KBI0_P7/SPI0_MOSI/FTM0_CH1/ADC0_SE7/PTB3 31 1800 500 150 L 40 40 1 1 B
X VDD 41 -100 1900 150 D 40 40 1 1 W
X UART1_TX/PTC7 51 1800 -750 150 L 40 40 1 1 B
X FTM1_CH1/RTC0/PTC5 61 1800 -550 150 L 40 40 1 1 B
X XTAL/I2C0_SDA/PTB6 12 1800 200 150 L 40 40 1 1 B
X KBI1_P7/UART2_TX/PTD7 22 1800 -1600 150 L 40 40 1 1 B
X KBI0_P6/SPI0_SCK/FTM0_CH0/ADC0_SE6/PTB2 32 1800 600 150 L 40 40 1 1 B
X PTF1 42 -1800 700 150 R 40 40 1 1 B
X UART1_RX/PTC6 52 1800 -650 150 L 40 40 1 1 B
X SWD_CLK/RTCO/FTM1_CH0/ACMP0_IN2/PTC4 62 1800 -450 150 L 40 40 1 1 B
X VSS 13 -200 -1850 150 U 40 40 1 1 W
X KBI1_P6/UART2_RX/PTD6 23 1800 -1500 150 L 40 40 1 1 B
X KBI0_P5/UART0_TX/ADC0_SE5/PTB1 33 1800 700 150 L 40 40 1 1 B
X PTF0 43 -1800 800 150 R 40 40 1 1 B
X PTE3/SPI0_PCS0 53 -1800 1350 150 R 40 40 1 1 B
X ~RESET~/IRQ/FTM0_CLK/PTA5 63 1800 1150 150 L 40 40 1 1 B
X PTH1/FTM2_CH1 14 -1800 -600 150 R 40 40 1 1 B
X KBI1_P5/PTD5 24 1800 -1400 150 L 40 40 1 1 B
X KBI0_P4/UART0_RX/ADC0_SE4/PTB0 34 1800 800 150 L 40 40 1 1 B
X KBI1_P4/PTD4 44 1800 -1300 150 L 40 40 1 1 B
X PTE2/SPI0_MISO 54 -1800 1450 150 R 40 40 1 1 B
X SWD_DIO/ACMP0_OUT/PTA4 64 1800 1250 150 L 40 40 1 1 B
X PTH0/FTM2_CH0 15 -1800 -500 150 R 40 40 1 1 B
X FTM2_CH1/ADC0_SE9/PTC1 25 1800 -150 150 L 40 40 1 1 B
X PTF3 35 -1800 500 150 R 40 40 1 1 B
X KBI1_P3/SPI1_PCS0/PTD3 45 1800 -1200 150 L 40 40 1 1 B
X PTG3 55 -1800 -350 150 R 40 40 1 1 B
X PTE6 16 -1800 1050 150 R 40 40 1 1 B
X FTM2_CH0/ADC0_SE8/PTC0 26 1800 -50 150 L 40 40 1 1 B
X PTF2 36 -1800 600 150 R 40 40 1 1 B
X KBI1_P2/SPI1_MISO/PTD2 46 1800 -1100 150 L 40 40 1 1 I
X PTG2 56 -1800 -250 150 R 40 40 1 1 B
X PTE5 17 -1800 1150 150 R 40 40 1 1 B
X PTF7/ADC0_SE15 27 -1800 100 150 R 40 40 1 1 B
X FTM2_FLT2/ACMP1_IN1/ADC0_DE3/PTA7 37 1800 950 150 L 40 40 1 1 B
X KBI0_P3/UART0_TX/I2C0_SCL/PTA3 47 1800 1350 150 L 40 40 1 1 B
X PTG1 57 -1800 -150 150 R 40 40 1 1 B
X FTM2_CH5/SPI0_PCS0/ACMP1_OUT/PTB5 18 1800 300 150 L 40 40 1 1 B
X PTF6/ADC0_SE14 28 -1800 200 150 R 40 40 1 1 B
X FTM2_FLT1/ACMP1_IN0/ADC0_SE2/PTA6 38 1800 1050 150 L 40 40 1 1 B
X KBI0_P2/UART0_RX/I2C0_SDA/PTA2 48 1800 1450 150 L 40 40 1 1 B
X PTG0 58 -1800 -50 150 R 40 40 1 1 B
X FTM2_CH4/SPI0_MISO/~NMI~/ACMP1_IN2/PTB4 19 1800 400 150 L 40 40 1 1 B
X PTF5/ADC0_SE13 29 -1800 300 150 R 40 40 1 1 B
X PTE4 39 -1800 1250 150 R 40 40 1 1 B
X KBI0_P1/FTM0_CH1/ACMP0_IN1/ADC0_SE1/PTA1 49 1800 1550 150 L 40 40 1 1 B
X PTE1/SPI0_MOSI 59 -1800 1550 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKE02Z64VQH4
#
DEF MKE02Z64VQH4 U 0 40 Y Y 1 F N
F0 "U" -1650 1800 40 H V L CNN
F1 "MKE02Z64VQH4" 1650 1800 40 H V R CNN
F2 "TQFP-64" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKE02Z32VQH4
$FPLIST
 TQFP*
$ENDFPLIST
DRAW
S -1650 1750 1650 -1700 0 1 10 f
X KBI1_P1/FTM2_CH3/SPI1_MOSI/PTD1 1 1800 -1000 150 L 40 40 1 1 B
X KBI1_P0/FTM2_CH2/SPI1_SCK/PTD0 2 1800 -900 150 L 40 40 1 1 B
X PTH7 3 -1800 -900 150 R 40 40 1 1 B
X PTH6 4 -1800 -800 150 R 40 40 1 1 B
X PTE7/FTM2_CLK/FTM1_CH1 5 -1800 950 150 R 40 40 1 1 B
X PTH2/BUSOUT/FTM1_CH0 6 -1800 -700 150 R 40 40 1 1 B
X VDD 7 -200 1900 150 D 40 40 1 1 W
X VREFH/VDDA 8 100 1900 150 D 40 40 1 1 W
X VREFL 9 200 -1850 150 U 40 40 1 1 W
X VSS/VSSA 10 100 -1850 150 U 40 40 1 1 W
X FTM2_CH3/ADC0_SE11/PTC3 20 1800 -350 150 L 40 40 1 1 B
X PTF4/ADC0_SE12 30 -1800 400 150 R 40 40 1 1 B
X VSS 40 -100 -1850 150 U 40 40 1 1 W
X KBI0_P0/FTM0_CH0/ACMP0_IN0/ADC0_SE0/PTA0 50 1800 1650 150 L 40 40 1 1 B
X PTE0/SPI0_SCK/FTM1_CLK 60 -1800 1650 150 R 40 40 1 1 B
X EXTAL/I2C0_SCL/PTB7 11 1800 100 150 L 40 40 1 1 B
X FTM2_CH2/ADC0_SE10/PTC2 21 1800 -250 150 L 40 40 1 1 B
X KBI0_P7/SPI0_MOSI/FTM0_CH1/ADC0_SE7/PTB3 31 1800 500 150 L 40 40 1 1 B
X VDD 41 -100 1900 150 D 40 40 1 1 W
X UART1_TX/PTC7 51 1800 -750 150 L 40 40 1 1 B
X FTM1_CH1/RTC0/PTC5 61 1800 -550 150 L 40 40 1 1 B
X XTAL/I2C0_SDA/PTB6 12 1800 200 150 L 40 40 1 1 B
X KBI1_P7/UART2_TX/PTD7 22 1800 -1600 150 L 40 40 1 1 B
X KBI0_P6/SPI0_SCK/FTM0_CH0/ADC0_SE6/PTB2 32 1800 600 150 L 40 40 1 1 B
X PTF1 42 -1800 700 150 R 40 40 1 1 B
X UART1_RX/PTC6 52 1800 -650 150 L 40 40 1 1 B
X SWD_CLK/RTCO/FTM1_CH0/ACMP0_IN2/PTC4 62 1800 -450 150 L 40 40 1 1 B
X VSS 13 -200 -1850 150 U 40 40 1 1 W
X KBI1_P6/UART2_RX/PTD6 23 1800 -1500 150 L 40 40 1 1 B
X KBI0_P5/UART0_TX/ADC0_SE5/PTB1 33 1800 700 150 L 40 40 1 1 B
X PTF0 43 -1800 800 150 R 40 40 1 1 B
X PTE3/SPI0_PCS0 53 -1800 1350 150 R 40 40 1 1 B
X ~RESET~/IRQ/FTM0_CLK/PTA5 63 1800 1150 150 L 40 40 1 1 B
X PTH1/FTM2_CH1 14 -1800 -600 150 R 40 40 1 1 B
X KBI1_P5/PTD5 24 1800 -1400 150 L 40 40 1 1 B
X KBI0_P4/UART0_RX/ADC0_SE4/PTB0 34 1800 800 150 L 40 40 1 1 B
X KBI1_P4/PTD4 44 1800 -1300 150 L 40 40 1 1 B
X PTE2/SPI0_MISO 54 -1800 1450 150 R 40 40 1 1 B
X SWD_DIO/ACMP0_OUT/PTA4 64 1800 1250 150 L 40 40 1 1 B
X PTH0/FTM2_CH0 15 -1800 -500 150 R 40 40 1 1 B
X FTM2_CH1/ADC0_SE9/PTC1 25 1800 -150 150 L 40 40 1 1 B
X PTF3 35 -1800 500 150 R 40 40 1 1 B
X KBI1_P3/SPI1_PCS0/PTD3 45 1800 -1200 150 L 40 40 1 1 B
X PTG3 55 -1800 -350 150 R 40 40 1 1 B
X PTE6 16 -1800 1050 150 R 40 40 1 1 B
X FTM2_CH0/ADC0_SE8/PTC0 26 1800 -50 150 L 40 40 1 1 B
X PTF2 36 -1800 600 150 R 40 40 1 1 B
X KBI1_P2/SPI1_MISO/PTD2 46 1800 -1100 150 L 40 40 1 1 I
X PTG2 56 -1800 -250 150 R 40 40 1 1 B
X PTE5 17 -1800 1150 150 R 40 40 1 1 B
X PTF7/ADC0_SE15 27 -1800 100 150 R 40 40 1 1 B
X FTM2_FLT2/ACMP1_IN1/ADC0_DE3/PTA7 37 1800 950 150 L 40 40 1 1 B
X KBI0_P3/UART0_TX/I2C0_SCL/PTA3 47 1800 1350 150 L 40 40 1 1 B
X PTG1 57 -1800 -150 150 R 40 40 1 1 B
X FTM2_CH5/SPI0_PCS0/ACMP1_OUT/PTB5 18 1800 300 150 L 40 40 1 1 B
X PTF6/ADC0_SE14 28 -1800 200 150 R 40 40 1 1 B
X FTM2_FLT1/ACMP1_IN0/ADC0_SE2/PTA6 38 1800 1050 150 L 40 40 1 1 B
X KBI0_P2/UART0_RX/I2C0_SDA/PTA2 48 1800 1450 150 L 40 40 1 1 B
X PTG0 58 -1800 -50 150 R 40 40 1 1 B
X FTM2_CH4/SPI0_MISO/~NMI~/ACMP1_IN2/PTB4 19 1800 400 150 L 40 40 1 1 B
X PTF5/ADC0_SE13 29 -1800 300 150 R 40 40 1 1 B
X PTE4 39 -1800 1250 150 R 40 40 1 1 B
X KBI0_P1/FTM0_CH1/ACMP0_IN1/ADC0_SE1/PTA1 49 1800 1550 150 L 40 40 1 1 B
X PTE1/SPI0_MOSI 59 -1800 1550 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKL02Z32CAF4R
#
DEF MKL02Z32CAF4R U 0 40 Y Y 1 F N
F0 "U" -1950 650 40 H V L CNN
F1 "MKL02Z32CAF4R" 1950 650 40 H V R CNN
F2 "WLCSP-20" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
$FPLIST
 WLCSP*
$ENDFPLIST
DRAW
S -1950 600 1950 -600 0 1 10 f
X IRQ_13/CMP0_IN0/LPTMR0_ALT2/TPM_CLKIN0/TPM1_CH0/ADC0_SE0/PTA12 A1 2100 -500 150 L 40 40 1 1 B
X PTB3/I2C0_SCL/UART0_TX/IRQ_10 B1 -2100 200 150 R 40 40 1 1 B
X I2C1_SDA/ADC0_SE2/PTA9 C1 2100 -400 150 L 40 40 1 1 B
X I2C1_SCL/ADC0_SE3/PTA8 D1 2100 -300 150 L 40 40 1 1 B
X IRQ_4/SPI0_MOSI/SPI0_MISO/ADC0_SE7/PTA7 E1 2100 -200 150 L 40 40 1 1 B
X PTB13/ADC0_SE13/TPM1_CH1 A2 -2100 -100 150 R 40 40 1 1 B
X PTB5/ADC0_SE1/~NMI~/TPM1_CH1/CMP_IN1/IRQ_12 B2 -2100 0 150 R 40 40 1 1 B
X PTB4/I2C0_SDA/UART0_RX/IRQ_11 C2 -2100 100 150 R 40 40 1 1 B
X PTB2/ADC0_SE4/UART0_RX/UART0_TX/IRQ_7 D2 -2100 300 150 R 40 40 1 1 B
X PTB0/ADC0_SE6/EXTRG_IN/SPI0_SCK/IRQ_5 E2 -2100 500 150 R 40 40 1 1 B
X SWD_CLK/IRQ_0/CMP0_IN2/TPM1_CH0/ADC0_SE12/PTA0 A3 2100 500 150 L 40 40 1 1 B
X TPM0_CH1/~SPI0_SS~/PTA5 A3 2100 0 150 L 40 40 1 1 B
X SWD_DIO/CMP0_OUT/PTA2 B3 2100 300 150 L 40 40 1 1 B
X VSS/VREFL C3 0 -750 150 U 40 40 1 1 W
X PTB1/ADC0_SE5/UART0_TX/UART0_RX/CMP0_IN3/IRQ_6 D3 -2100 400 150 R 40 40 1 1 B
X ~RESET~/IRQ_1/TPM_CLKIN0/LPTMR0_ALT1/PTA1 A4 2100 400 150 L 40 40 1 1 B
X VREFH/VDD B4 0 750 150 D 40 40 1 1 W
X EXTAL0/I2C0_SCL/I2C1_SDA/PTA3 C4 2100 200 150 L 40 40 1 1 B
X XTAL0/I2C0_SDA/I2C1_SCL/PTA4 D4 2100 100 150 L 40 40 1 1 B
X TPM0_CH0/SPI0_MISO/PTA6 E4 2100 -100 150 L 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKL02Z32VFG4
#
DEF MKL02Z32VFG4 U 0 40 Y Y 1 F N
F0 "U" -1850 500 40 H V L CNN
F1 "MKL02Z32VFG4" 1850 500 40 H V R CNN
F2 "QFN-16-1EP" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKL02Z32VFG4R MKL02Z16VFG4 MKL02Z16VFG4R MKL02Z8VFG4 MKL02Z8VFG4R
$FPLIST
 QFN*
$ENDFPLIST
DRAW
S -1850 450 1850 -450 0 1 10 f
X VREFH/VDD 1 0 600 150 D 40 40 1 1 W
X VSS/VREFL 2 0 -600 150 U 40 40 1 1 W
X EXTAL0/I2C0_SCL/I2C1_SDA/PTA3 3 2000 50 150 L 40 40 1 1 B
X XTAL0/I2C0_SDA/I2C1_SCL/PTA4 4 2000 -50 150 L 40 40 1 1 B
X TPM0_CH1/~SPI0_SS~/PTA5 5 2000 -150 150 L 40 40 1 1 B
X TPM0_CH0/SPI0_MISO/PTA6 6 2000 -250 150 L 40 40 1 1 B
X IRQ_4/SPI0_MISO/SPI0_MOSI/ADC0_SE7/PTA7 7 2000 -350 150 L 40 40 1 1 B
X PTB0/ADC0_SE6/SPI0_SCK/EXTRG_IN/IRQ_5 8 -2000 350 150 R 40 40 1 1 B
X PTB1/ADC0_SE5/UART0_RX/UART0_TX/CMP0_IN3/IRQ_6 9 -2000 250 150 R 40 40 1 1 B
X PTB2/ADC0_SE4/UART0_TX/UART0_RX/IRQ_7 10 -2000 150 150 R 40 40 1 1 B
X PTB3/UART0_TX/I2C0_SCL/IRQ_10 11 -2000 50 150 R 40 40 1 1 B
X PTB4/UART0_RX/I2C0_SDA/IRQ_11 12 -2000 -50 150 R 40 40 1 1 B
X PTB5/ADC0_SE0/~NMI~/TPM1_CH1/CMOP0_IN1/IRQ_12 13 -2000 -150 150 R 40 40 1 1 B
X SWD_CLK/IRQ_0/CMP0_IN2/TPM1_CH0/ADC0_SE12/PTA0 14 2000 350 150 L 40 40 1 1 B
X ~RESET~/IRQ_1/LPTMR0_ALT1/TPM_CLKIN0/PTA1 15 2000 250 150 L 40 40 1 1 B
X SWD_DIO/CMP0_OUT/PTA2 16 2000 150 150 L 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKL02Z32VFK4
#
DEF MKL02Z32VFK4 U 0 40 Y Y 1 F N
F0 "U" -1850 650 40 H V L CNN
F1 "MKL02Z32VFK4" 1850 650 40 H V R CNN
F2 "QFN-24-1EP" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKL02Z32VFK4R MKL02Z16VFK4
$FPLIST
 QFN*
$ENDFPLIST
DRAW
S -1850 600 1850 -600 0 1 10 f
X PTB6/LTPMR0_ALT3/TPM_CH1/TPM_CLKIN1/IRQ_2 1 -2000 -100 150 R 40 40 1 1 B
X PTB7/TPM1_CH0/IRQ_3 2 -2000 -200 150 R 40 40 1 1 B
X VREFH/VDD 3 0 750 150 D 40 40 1 1 W
X VSS/VREFL 4 0 -750 150 U 40 40 1 1 W
X EXTAL0/I2C0_SCL/I2C1_SDA/PTA3 5 2000 200 150 L 40 40 1 1 B
X XTAL0/I2C0_SDA/I2C1_SCL/PTA4 6 2000 100 150 L 40 40 1 1 B
X TPM0_CH1/~SPI0_SS~/PTA5 7 2000 0 150 L 40 40 1 1 B
X TPM0_CH0/SPI0_MISO/PTA6 8 2000 -100 150 L 40 40 1 1 B
X PTB10/ADC0_SE9/TPM0_CH1 9 -2000 -300 150 R 40 40 1 1 B
X PTB11/ADC0_SE8/TPM0_CH0 10 -2000 -400 150 R 40 40 1 1 B
X IRQ_13/CMP0_IN0/LPTMR0_ALT2/TPM_CLKIN0/TPM1_CH0/ADC0_SE0/PTA12 20 2000 -500 150 L 40 40 1 1 B
X IRQ_4/SPI0_MOSI/SPI0_MISO/ADC0_SE7/PTA7 11 2000 -200 150 L 40 40 1 1 B
X PTB13/ADC0_SE13/TPM1_CH1 21 -2000 -500 150 R 40 40 1 1 B
X PTB0/ADC0_SE6/EXTRG_IN/SPI0_SCK/IRQ_5 12 -2000 500 150 R 40 40 1 1 B
X SWD_CLK/IRQ_0/CMP0_IN2/TPM1_CH0/ADC0_SE12/PTA0 22 2000 500 150 L 40 40 1 1 B
X PTB1/ADC0_SE5/UART0_TX/UART0_RX/CMP0_IN3/IRQ_6 13 -2000 400 150 R 40 40 1 1 B
X ~RESET~/IRQ_1/TPM_CLKIN0/LPTMR0_ALT1/PTA1 23 2000 400 150 L 40 40 1 1 B
X PTB2/ADC0_SE4/UART0_RX/UART0_TX/IRQ_7 14 -2000 300 150 R 40 40 1 1 B
X SWD_DIO/CMP0_OUT/PTA2 24 2000 300 150 L 40 40 1 1 B
X I2C1_SCL/ADC0_SE3/PTA8 15 2000 -300 150 L 40 40 1 1 B
X I2C1_SDA/ADC0_SE2/PTA9 16 2000 -400 150 L 40 40 1 1 B
X PTB3/I2C0_SCL/UART0_TX/IRQ_10 17 -2000 200 150 R 40 40 1 1 B
X PTB4/I2C0_SDA/UART0_RX/IRQ_11 18 -2000 100 150 R 40 40 1 1 B
X PTB5/ADC0_SE1/~NMI~/TPM1_CH1/CMP_IN1/IRQ_12 19 -2000 0 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKL03Z32VFG4
#
DEF MKL03Z32VFG4 U 0 40 Y Y 1 F N
F0 "U" -2100 500 40 H V L CNN
F1 "MKL03Z32VFG4" 2100 500 40 H V R CNN
F2 "QFN-16-1EP" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKL03Z16VFG4 MKL03Z8VFG4 MKL03Z8VFG4R
$FPLIST
 QFN*
$ENDFPLIST
DRAW
S -2100 450 2100 -450 0 1 10 f
X VREFH/VDD 1 0 600 150 D 40 40 1 1 W
X VSS/VREFL 2 0 -600 150 U 40 40 1 1 W
X EXTAL0/LPUART0_TX/I2C0_SCL/I2C0_SDA/PTA3 3 2250 50 150 L 40 40 1 1 B
X XTAL0/CLKOUT/LPUART0_RX/I2C0_SDA/I2C0_SCL/PTA4 4 2250 -50 150 L 40 40 1 1 B
X RTC_CLK_IN/TPM0_CH1/~SPI0_SS~/PTA5 5 2250 -150 150 L 40 40 1 1 B
X TPM0_CH0/SPI0_MISO/PTA6 6 2250 -250 150 L 40 40 1 1 B
X IRQ_4/SPI0_MISO/SPI0_MOSI/PTA7 7 2250 -350 150 L 40 40 1 1 B
X PTB0/ADC0_SE9/SPI0_SCK/EXTRG_IN/I2C0_SCL/LLWU_P4/IRQ_5 8 -2250 350 150 R 40 40 1 1 B
X PTB1/ADC0_SE8/LPUART0_RX/LPUART0_TX/CMP0_IN3/IRQ_6 9 -2250 250 150 R 40 40 1 1 B
X PTB2/VREF_OUT/LPUART0_TX/LPUART0_RX/CMP0_IN5/IRQ_7 10 -2250 150 150 R 40 40 1 1 B
X PTB3/LPUART0_TX/I2C0_SCL/IRQ_10 11 -2250 50 150 R 40 40 1 1 B
X PTB4/LPUART0_RX/I2C0_SDA/IRQ_11 12 -2250 -50 150 R 40 40 1 1 B
X PTB5/ADC0_SE1/~NMI~/TPM1_CH1/CMOP0_IN1/IRQ_12 13 -2250 -150 150 R 40 40 1 1 B
X SWD_CLK/IRQ_0/CMP0_IN2/TPM1_CH0/LLWU_P7/ADC0_SE15/PTA0 14 2250 350 150 L 40 40 1 1 B
X ~RESET~/IRQ_1/LPTMR0_ALT1/TPM_CLKIN0/PTA1 15 2250 250 150 L 40 40 1 1 B
X SWD_DIO/CMP0_OUT/PTA2 16 2250 150 150 L 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKL03Z32VFK4
#
DEF MKL03Z32VFK4 U 0 40 Y Y 1 F N
F0 "U" -2250 650 40 H V L CNN
F1 "MKL03Z32VFK4" 2250 650 40 H V R CNN
F2 "QFN-24-1EP" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKL03Z16VFK4 MKL03Z8VFK4
$FPLIST
 QFN*
$ENDFPLIST
DRAW
S -2250 600 2250 -600 0 1 10 f
X PTB6/LPTMR0_ALT3/TPM1_CH1/TPM_CLKIN1/IRQ_2 1 -2400 -100 150 R 40 40 1 1 B
X PTB7/TPM1_CH0/IRQ_3 2 -2400 -200 150 R 40 40 1 1 B
X VREFH/VDD 3 0 750 150 D 40 40 1 1 W
X VSS/VREFL 4 0 -750 150 U 40 40 1 1 W
X EXTAL0/LPUART0_TX/I2C0_SDA/I2C0_SCL/PTA3 5 2400 200 150 L 40 40 1 1 B
X XTAL0/CLKOUT/LPUART0_RX/I2C0_SCL/I2C0_SDA/PTA4 6 2400 100 150 L 40 40 1 1 B
X RTC_CLK_IN/~SPI0_SS~/TPM0_CH1/PTA5 7 2400 0 150 L 40 40 1 1 B
X SPI0_MISO/TPM0_CH0/PTA6 8 2400 -100 150 L 40 40 1 1 B
X PTB10/TPM0_CH1/~SPI0_SS~ 9 -2400 -300 150 R 40 40 1 1 B
X PTB11/TPM0_CH0/SPI0_MISO 10 -2400 -400 150 R 40 40 1 1 B
X IRQ_13/CMP0_IN0/LPTM0_ALT2/TMP1_CH0/TPM_CLKIN0/CKOUT/ADC0_SE0/PTA12 20 2400 -500 150 L 40 40 1 1 B
X IRQ_4/SPI0_MOSI/SPI0_MISO/PTA7 11 2400 -200 150 L 40 40 1 1 B
X PTB13/TPM1_CH1/RTC_CLKOUT/CLKOUT32K 21 -2400 -500 150 R 40 40 1 1 B
X PTB0/ADC0_SE9/LLWU_P4/EXTRG_IN/SPI0_SCK/I2C0_SCL/IRQ_5 12 -2400 500 150 R 40 40 1 1 B
X SWD_CLK/IRQ_0/CMP0_IN2/LLWU_P7/TMP1_CH0/ADC0_SE15/PTA0 22 2400 500 150 L 40 40 1 1 B
X PTB1/ADC0_SE8/LPUART0_TX/LPUART0_RX/I2C0_SDA/CMP0_IN3/IRQ_6 13 -2400 400 150 R 40 40 1 1 B
X ~RESET~/IRQ_1/LPTRM0_ALT1/TPM_CLKIN0/PTA1 23 2400 400 150 L 40 40 1 1 B
X PTB2/VREF_OUT/LPUART0_RX/LPUART0_TX/CMP0_IN5/IRQ_7 14 -2400 300 150 R 40 40 1 1 B
X SWD_DIO/CMP0_OUT/PTA2 24 2400 300 150 L 40 40 1 1 B
X SPI0_MOSI/I2C0_SCL/ADC0_SE3/PTA8 15 2400 -300 150 L 40 40 1 1 B
X SPI0_SCK/I2C0_SDA/ADC0_SE2/PTA9 16 2400 -400 150 L 40 40 1 1 B
X PTB3/I2C0_SCL/LPUART0_TX/IRQ_10 17 -2400 200 150 R 40 40 1 1 B
X PTB4/I2C0_SDA/LPUART0_RX/IRQ_11 18 -2400 100 150 R 40 40 1 1 B
X PTB5/ADC0_SE1/~NMI~/TPM1_CH1/CMP0_IN1/IRQ_12 19 -2400 0 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKL04Z32VFK4
#
DEF MKL04Z32VFK4 U 0 40 Y Y 1 F N
F0 "U" -2150 650 40 H V L CNN
F1 "MKL04Z32VFK4" 2150 650 40 H V R CNN
F2 "QFN-24-1EP" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKL04Z32VFK4R MKL04Z16VFK4 MKL04Z8VFK4
$FPLIST
 QFN*
$ENDFPLIST
DRAW
S -2150 600 2150 -600 0 1 10 f
X PTB6/LPTMR0_ALT3/TPM0_CH3/TPM_CLKIN1/IRQ_2 1 -2300 -100 150 R 40 40 1 1 B
X PTB7/TPM0_CH2/IRQ_3 2 -2300 -200 150 R 40 40 1 1 B
X VREFH/VDD 3 0 750 150 D 40 40 1 1 W
X VSS/VREFL 4 0 -750 150 U 40 40 1 1 W
X EXTAL0/I2C0_SDA/I2C0_SCL/PTA3 5 2300 200 150 L 40 40 1 1 B
X XTAL0/I2C0_SCL/I2C0_SDA/LLWU_P0/PTA4 6 2300 100 150 L 40 40 1 1 B
X RTC_CLK_IN/~SPI0_SS~/TPM0_CH5/LLWU_P1/PTA5 7 2300 0 150 L 40 40 1 1 B
X SPI0_MISO/TPM0_CH4/LLWU_P2/PTA6 8 2300 -100 150 L 40 40 1 1 B
X PTB10/ADC0_SE9/TPM0_CH1 9 -2300 -300 150 R 40 40 1 1 B
X PTB11/ADC0_SE7/LLWU_P3/SPI0_MISO/SPI0_MOSI/IRQ_7 10 -2300 -400 150 R 40 40 1 1 B
X IRQ_17/CMP0_IN0/LPTMR0_AL3/TPM1_CH0/TPM_CKLIN0/ADC0_SE0/PTA12 20 2300 -500 150 L 40 40 1 1 B
X IRQ_7/SPI0_MOSI/SPI0_MISO/LLWU_P3/ADC0_SE7/PTA7 11 2300 -200 150 L 40 40 1 1 B
X PTB13/ADC0_SE13/TPM1_CH1/RTC_CLKOUT 21 -2300 -500 150 R 40 40 1 1 B
X PTB0/ADC0_SE6/LLWU_P4/EXTRG_IN/SPI0_SCK/IRQ_8 12 -2300 500 150 R 40 40 1 1 B
X SWD_CLK/IRQ_0/CMP0_IN2/TPM1_CH0/LLWU_P7/ADC0_SE12/PTA0 22 2300 500 150 L 40 40 1 1 B
X PTB1/ADC0_SE5/UART0_TX/UART0_RX/CMP0_IN3/IRQ_9 13 -2300 400 150 R 40 40 1 1 B
X ~RESET~/IRQ_1/TPM_CLKIN0/LPTMR0_ALT1/PTA1 23 2300 400 150 L 40 40 1 1 B
X PTB2/ADC0_SE4/LLWU_P5/UART0_RX/UART0_TX/IRQ_10 14 -2300 300 150 R 40 40 1 1 B
X SWD_DIO/CMP0_OUT/PTA2 24 2300 300 150 L 40 40 1 1 B
X ADC0_SE3/PTA8 15 2300 -300 150 L 40 40 1 1 B
X ADC0_SE2/PTA9 16 2300 -400 150 L 40 40 1 1 B
X PTB3/I2C0_SCL/UART0_TX/IRQ_14 17 -2300 200 150 R 40 40 1 1 B
X PTB4/LLWU_P6/I2C0_SDA/UART0_RX/IRQ_15 18 -2300 100 150 R 40 40 1 1 B
X PTB5/ADC0_SE1/~NMI~/TPM1_CH1/CMP0_IN1/IRQ_16 19 -2300 0 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKL04Z32VFM4
#
DEF MKL04Z32VFM4 U 0 40 Y Y 1 F N
F0 "U" -2100 950 40 H V L CNN
F1 "MKL04Z32VFM4" 2100 950 40 H V R CNN
F2 "QFN-32-1EP" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKL04Z32VFM4R MKL04Z16VFM4 MKL04Z8VFM4
$FPLIST
 QFN*
$ENDFPLIST
DRAW
S -2100 900 2100 -850 0 1 10 f
X PTB6/TPM_CLKIN1/TPM0_CH3/IRQ_2 1 -2250 200 150 R 40 40 1 1 B
X PTB7/TPM0_CH2/IRQ_3 2 -2250 100 150 R 40 40 1 1 B
X VDD 3 0 1050 150 D 40 40 1 1 W
X VREFH 4 2250 -650 150 L 40 40 1 1 W
X VREFL 5 2250 -750 150 L 40 40 1 1 W
X VSS 6 0 -1000 150 U 40 40 1 1 W
X I2C0_SDA/I2C0_SCL/EXTAL0/PTA3 7 2250 500 150 L 40 40 1 1 B
X I2C0_SCL/I2C0_SDA/LLWU_P0/XTAL0/PTA4 8 2250 400 150 L 40 40 1 1 B
X ~SPI0_SS~/TPM0_CH5/RTC_CLK_IN/LLWU_P1/PTA5 9 2250 300 150 L 40 40 1 1 B
X SPIO_MISO/TPM0_CH4/LLWU_P2/PTA6 10 2250 200 150 L 40 40 1 1 B
X ADC0_SE2/PTA9 20 2250 -100 150 L 40 40 1 1 B
X SWD_CLK/IRQ_0/TPM1_CH0/CMP0_IN2/LLWU_P7/ADC0_SE12/PTA0 30 2250 800 150 L 40 40 1 1 B
X PTB8/ADC0_SE11/TPM0_CH3 11 -2250 0 150 R 40 40 1 1 B
X IRQ_12/PTA10 21 2250 -200 150 L 40 40 1 1 B
X ~RESET~/IRQ_1/TPM_CLKIN0/LPTMR0_ALT1/PTA1 31 2250 700 150 L 40 40 1 1 B
X PTB9/ADC0_SE10/TPM0_CH2 12 -2250 -100 150 R 40 40 1 1 B
X IRQ_13/PTA11 22 2250 -300 150 L 40 40 1 1 B
X SWD_DIO/CMP0_OUT/PTA2 32 2250 600 150 L 40 40 1 1 B
X PTB10/ADC0_SE9/TPM0_CH1 13 -2250 -200 150 R 40 40 1 1 B
X PTB3/UART0_TX/I2C0_SCL/IRQ_14 23 -2250 500 150 R 40 40 1 1 B
X PTB11/ADC0_SE8/TPM0_CH0 14 -2250 -300 150 R 40 40 1 1 B
X PTB4/UART0_RX/I2C0_SDA/LLWU_P6/IRQ_15 24 -2250 400 150 R 40 40 1 1 B
X IRQ_7/SPI0_MOSI/SPI0_MISO/LLWU_P3/ADC0_SE7/PTA7 15 2250 100 150 L 40 40 1 1 B
X PTB5/ADC0_SE1/~NMI~/TPM1_CH1/CMP0_IN1/IRQ_16 25 -2250 300 150 R 40 40 1 1 B
X PTB0/ADC0_SE6/SPI0_SCK/EXTRG_IN/LLWU_P4/IRQ_8 16 -2250 800 150 R 40 40 1 1 B
X IRQ_17/TPM_CLKIN0/TPM1_CH0/CMP0_IN0/LPTMR0_ALT2/ADC0_SE0/PTA12 26 2250 -400 150 L 40 40 1 1 B
X PTB1/ADC0_SE5/UART0_RX/UART0_TX/CMP0_IN3/IRQ_9 17 -2250 700 150 R 40 40 1 1 B
X PTA13 27 2250 -500 150 L 40 40 1 1 B
X PTB2/ADC0_SE4/UART0_TX/UART0_RX/LLWU_P5/IRQ_10 18 -2250 600 150 R 40 40 1 1 B
X PTB12 28 -2250 -400 150 R 40 40 1 1 B
X ADC0_SE3/PTA8 19 2250 0 150 L 40 40 1 1 B
X PTB13/ADC0_SE13/RTC_CLKOUT/TPM1_CH1 29 -2250 -500 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKL04Z32VLC4
#
DEF MKL04Z32VLC4 U 0 40 Y Y 1 F N
F0 "U" -2100 950 40 H V L CNN
F1 "MKL04Z32VLC4" 2100 950 40 H V R CNN
F2 "LQFP-32" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKL04Z32VLC4R MKL04Z16VLC4 MKL04Z16VLC4R MKL04Z8VLC4 MKL04Z8VLC4R
$FPLIST
 LQFP*
$ENDFPLIST
DRAW
S -2100 900 2100 -850 0 1 10 f
X PTB6/TPM_CLKIN1/TPM0_CH3/IRQ_2 1 -2250 200 150 R 40 40 1 1 B
X PTB7/TPM0_CH2/IRQ_3 2 -2250 100 150 R 40 40 1 1 B
X VDD 3 0 1050 150 D 40 40 1 1 W
X VREFH 4 2250 -650 150 L 40 40 1 1 W
X VREFL 5 2250 -750 150 L 40 40 1 1 W
X VSS 6 0 -1000 150 U 40 40 1 1 W
X I2C0_SDA/I2C0_SCL/EXTAL0/PTA3 7 2250 500 150 L 40 40 1 1 B
X I2C0_SCL/I2C0_SDA/LLWU_P0/XTAL0/PTA4 8 2250 400 150 L 40 40 1 1 B
X ~SPI0_SS~/TPM0_CH5/RTC_CLK_IN/LLWU_P1/PTA5 9 2250 300 150 L 40 40 1 1 B
X SPIO_MISO/TPM0_CH4/LLWU_P2/PTA6 10 2250 200 150 L 40 40 1 1 B
X ADC0_SE2/PTA9 20 2250 -100 150 L 40 40 1 1 B
X SWD_CLK/IRQ_0/TPM1_CH0/CMP0_IN2/LLWU_P7/ADC0_SE12/PTA0 30 2250 800 150 L 40 40 1 1 B
X PTB8/ADC0_SE11/TPM0_CH3 11 -2250 0 150 R 40 40 1 1 B
X IRQ_12/PTA10 21 2250 -200 150 L 40 40 1 1 B
X ~RESET~/IRQ_1/TPM_CLKIN0/LPTMR0_ALT1/PTA1 31 2250 700 150 L 40 40 1 1 B
X PTB9/ADC0_SE10/TPM0_CH2 12 -2250 -100 150 R 40 40 1 1 B
X IRQ_13/PTA11 22 2250 -300 150 L 40 40 1 1 B
X SWD_DIO/CMP0_OUT/PTA2 32 2250 600 150 L 40 40 1 1 B
X PTB10/ADC0_SE9/TPM0_CH1 13 -2250 -200 150 R 40 40 1 1 B
X PTB3/UART0_TX/I2C0_SCL/IRQ_14 23 -2250 500 150 R 40 40 1 1 B
X PTB11/ADC0_SE8/TPM0_CH0 14 -2250 -300 150 R 40 40 1 1 B
X PTB4/UART0_RX/I2C0_SDA/LLWU_P6/IRQ_15 24 -2250 400 150 R 40 40 1 1 B
X IRQ_7/SPI0_MOSI/SPI0_MISO/LLWU_P3/ADC0_SE7/PTA7 15 2250 100 150 L 40 40 1 1 B
X PTB5/ADC0_SE1/~NMI~/TPM1_CH1/CMP0_IN1/IRQ_16 25 -2250 300 150 R 40 40 1 1 B
X PTB0/ADC0_SE6/SPI0_SCK/EXTRG_IN/LLWU_P4/IRQ_8 16 -2250 800 150 R 40 40 1 1 B
X IRQ_17/TPM_CLKIN0/TPM1_CH0/CMP0_IN0/LPTMR0_ALT2/ADC0_SE0/PTA12 26 2250 -400 150 L 40 40 1 1 B
X PTB1/ADC0_SE5/UART0_RX/UART0_TX/CMP0_IN3/IRQ_9 17 -2250 700 150 R 40 40 1 1 B
X PTA13 27 2250 -500 150 L 40 40 1 1 B
X PTB2/ADC0_SE4/UART0_TX/UART0_RX/LLWU_P5/IRQ_10 18 -2250 600 150 R 40 40 1 1 B
X PTB12 28 -2250 -400 150 R 40 40 1 1 B
X ADC0_SE3/PTA8 19 2250 0 150 L 40 40 1 1 B
X PTB13/ADC0_SE13/RTC_CLKOUT/TPM1_CH1 29 -2250 -500 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKL04Z32VLF4
#
DEF MKL04Z32VLF4 U 0 40 Y Y 1 F N
F0 "U" -2150 1250 40 H V L CNN
F1 "MKL04Z32VLF4" 2150 1250 40 H V R CNN
F2 "LQFP-48" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKL04Z32VLF4R MKL04Z16VLF4
$FPLIST
 LQFP*
$ENDFPLIST
DRAW
S -2150 1200 2150 -1150 0 1 10 f
X PTB6/TPM_CLKIN1/TPM0_CH3/IRQ_2 1 -2300 500 150 R 40 40 1 1 B
X PTB7/TPM0_CH2/IRQ_3 2 -2300 400 150 R 40 40 1 1 B
X TMP_CLKIN0/PTA14 3 2300 -300 150 L 40 40 1 1 B
X CLKOUT/PTA15 4 2300 -400 150 L 40 40 1 1 B
X VDD 5 -50 1350 150 D 40 40 1 1 W
X VREFH 6 2300 -950 150 L 40 40 1 1 W
X VREFL 7 2300 -1050 150 L 40 40 1 1 W
X VSS 8 -100 -1300 150 U 40 40 1 1 W
X I2C0_SDA/I2C0_SCL/EXTAL0/PTA3 9 2300 800 150 L 40 40 1 1 B
X I2C0_SCL/I2C0_SDA/LLWU_P0/XTAL0/PTA4 10 2300 700 150 L 40 40 1 1 B
X IRQ_6/PTA18 20 2300 -700 150 L 40 40 1 1 B
X VSS 30 100 -1300 150 U 40 40 1 1 W
X PTB12 40 -2300 -100 150 R 40 40 1 1 B
X VSS 11 0 -1300 150 U 40 40 1 1 W
X PTB10/ADC0_SE9/TPM0_CH1 21 -2300 100 150 R 40 40 1 1 B
X VDD 31 50 1350 150 D 40 40 1 1 W
X ~SPIO_SS~/PTA19 41 2300 -800 150 L 40 40 1 1 B
X PTB18 12 -2300 -700 150 R 40 40 1 1 B
X PTB11/ADC0_SE8/TPM0_CH0 22 -2300 0 150 R 40 40 1 1 B
X PTB14/EXTRG_IN/IRQ_11 32 -2300 -300 150 R 40 40 1 1 B
X PTB15/SPI0_MOSI/SPI0_MISO 42 -2300 -400 150 R 40 40 1 1 B
X PTB19 13 -2300 -800 150 R 40 40 1 1 B
X IRQ_7/SPI0_MOSI/SPI0_MISO/LLWU_P3/ADC0_SE7/PTA7 23 2300 400 150 L 40 40 1 1 B
X IRQ_12/PTA10 33 2300 100 150 L 40 40 1 1 B
X PTB16/SPI0_MISO/SPI0_MOSI 43 -2300 -500 150 R 40 40 1 1 I
X ~SPI0_SS~/TPM0_CH5/RTC_CLK_IN/LLWU_P1/PTA5 14 2300 600 150 L 40 40 1 1 B
X PTB0/ADC0_SE6/SPI0_SCK/EXTRG_IN/LLWU_P4/IRQ_8 24 -2300 1100 150 R 40 40 1 1 B
X IRQ_13/PTA11 34 2300 0 150 L 40 40 1 1 B
X PTB17/TPM_CLKIN1/SPI0_SCK 44 -2300 -600 150 R 40 40 1 1 B
X SPIO_MISO/TPM0_CH4/LLWU_P2/PTA6 15 2300 500 150 L 40 40 1 1 B
X PTB1/ADC0_SE5/UART0_RX/UART0_TX/CMP0_IN3/IRQ_9 25 -2300 1000 150 R 40 40 1 1 B
X PTB3/UART0_TX/I2C0_SCL/IRQ_14 35 -2300 800 150 R 40 40 1 1 B
X PTB13/ADC0_SE13/RTC_CLKOUT/TPM1_CH1 45 -2300 -200 150 R 40 40 1 1 B
X PTB8/ADC0_SE11/TPM0_CH3 16 -2300 300 150 R 40 40 1 1 B
X PTB2/ADC0_SE4/UART0_TX/UART0_RX/LLWU_P5/IRQ_10 26 -2300 900 150 R 40 40 1 1 B
X PTB4/UART0_RX/I2C0_SDA/LLWU_P6/IRQ_15 36 -2300 700 150 R 40 40 1 1 B
X SWD_CLK/IRQ_0/TPM1_CH0/CMP0_IN2/LLWU_P7/ADC0_SE12/PTA0 46 2300 1100 150 L 40 40 1 1 B
X PTB9/ADC0_SE10/TPM0_CH2 17 -2300 200 150 R 40 40 1 1 B
X ADC0_SE3/PTA8 27 2300 300 150 L 40 40 1 1 B
X PTB5/ADC0_SE1/~NMI~/TPM1_CH1/CMP0_IN1/IRQ_16 37 -2300 600 150 R 40 40 1 1 B
X ~RESET~/IRQ_1/TPM_CLKIN0/LPTMR0_ALT1/PTA1 47 2300 1000 150 L 40 40 1 1 B
X IRQ_4/PTA16 18 2300 -500 150 L 40 40 1 1 B
X ADC0_SE2/PTA9 28 2300 200 150 L 40 40 1 1 B
X IRQ_17/TPM_CLKIN0/TPM1_CH0/CMP0_IN0/LPTMR0_ALT2/ADC0_SE0/PTA12 38 2300 -100 150 L 40 40 1 1 B
X SWD_DIO/CMP0_OUT/PTA2 48 2300 900 150 L 40 40 1 1 B
X IRQ_5/PTA17 19 2300 -600 150 L 40 40 1 1 B
X PTB20 29 -2300 -900 150 R 40 40 1 1 B
X PTA13 39 2300 -200 150 L 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKL05Z32VFK4
#
DEF MKL05Z32VFK4 U 0 40 Y Y 1 F N
F0 "U" -2350 650 40 H V L CNN
F1 "MKL05Z32VFK4" 2350 650 40 H V R CNN
F2 "QFN-24-1EP" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKL05Z16VFK4 MKL05Z8VFK4
$FPLIST
 QFN*
$ENDFPLIST
DRAW
S -2350 600 2350 -600 0 1 10 f
X PTB6/LPTMR0_ALT3/TPM_CLKIN1/TPM0_CH3/IRQ_2 1 -2500 -100 150 R 40 40 1 1 B
X PTB7/TPM0_CH2/IRQ_3 2 -2500 -200 150 R 40 40 1 1 B
X VREFH/VDD 3 0 750 150 D 40 40 1 1 W
X VSS/VREFL 4 0 -750 150 U 40 40 1 1 W
X EXTAL0/I2C0_SDA/I2C0_SCL/PTA3 5 2500 200 150 L 40 40 1 1 B
X XTAL0/I2C0_SCL/I2C0_SDA/LLWU_P0/PTA4 6 2500 100 150 L 40 40 1 1 B
X RTC_CLK_IN/~SPI0_SS~/TPM0_CH5/LLWU_P1/PTA5 7 2500 0 150 L 40 40 1 1 B
X SPI0_MISO/TPM0_CH4/LLWU_P2/PTA6 8 2500 -100 150 L 40 40 1 1 B
X PTB10/ADC0_SE9/TPM0_CH1/TSI0_IN7 9 -2500 -300 150 R 40 40 1 1 B
X PTB11/ADC0_SE8/TMP0_CH0/TSI0_IN6 10 -2500 -400 150 R 40 40 1 1 B
X IRQ_17/LPTMR0_ALT2/CMP0_IN0/TPM1_CH0/TMP_CLKIN0/ADC0_SE0/PTA12 20 2500 -500 150 L 40 40 1 1 B
X IRQ_7/TSI0_IN5/SPI0_MOSI/SPI0_MISO/LLWU_P3/ADC0_SE7/PTA7 11 2500 -200 150 L 40 40 1 1 B
X PTB13/ADC0_SE13/TPM1_CH1/RTC_CLKOUT 21 -2500 -500 150 R 40 40 1 1 B
X PTB0/ADC0_SE6/SPI0_SCK/LLWU_P4/EXTRG_IN/TSI0_IN4/IRQ_8 12 -2500 500 150 R 40 40 1 1 B
X SWD_CLK/IRQ_0/CMP0_IN2/TPM1_CH0/LLWU_P7/ADC0_SE12/PTA0 22 2500 500 150 L 40 40 1 1 B
X PTB1/ADC0_SE5/DAC0_OUT/UART0_TX/UART0_RX/TSI0_IN3/CMP0_IN3/IRQ_9 13 -2500 400 150 R 40 40 1 1 B
X ~RESET~/IRQ_1/TPM_CLKIN0/LPTMR0_ALT1/PTA1 23 2500 400 150 L 40 40 1 1 B
X PTB2/ADC0_SE4/LLWU_P5/UART0_RX/UART0_TX/TSI0_IN2/IRQ_10 14 -2500 300 150 R 40 40 1 1 B
X SWD_DIO/CMP0_OUT/PTA2 24 2500 300 150 L 40 40 1 1 B
X TSI0_IN1/ADC0_SE3/PTA8 15 2500 -300 150 L 40 40 1 1 B
X TSI0_IN0/ADC0_SE2/PTA9 16 2500 -400 150 L 40 40 1 1 B
X PTB3/I2C0_SCL/UART0_TX/IRQ_14 17 -2500 200 150 R 40 40 1 1 B
X PTB4/LLWU_P6/I2C0_SDA/UART0_RX/IRQ_15 18 -2500 100 150 R 40 40 1 1 B
X PTB5/ADC0_SE1/~NMI~/TPM1_CH1/CMP0_IN1/IRQ_16 19 -2500 0 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKL05Z32VFM4
#
DEF MKL05Z32VFM4 U 0 40 Y Y 1 F N
F0 "U" -2250 950 40 H V L CNN
F1 "MKL05Z32VFM4" 2250 950 40 H V R CNN
F2 "QFN-32-1EP" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKL05Z32VFM4R MKL05Z16VFM4 MKL05Z8VFM4
$FPLIST
 QFN*
$ENDFPLIST
DRAW
S -2250 900 2250 -850 0 1 10 f
X PTB6/LPTMR0_ALT3/TPM_CLKIN1/TPM0_CH3/IRQ_2 1 -2400 200 150 R 40 40 1 1 B
X PTB7/TPM0_CH2/IRQ_3 2 -2400 100 150 R 40 40 1 1 B
X VDD 3 0 1050 150 D 40 40 1 1 W
X VREFH 4 2400 -650 150 L 40 40 1 1 W
X VREFL 5 2400 -750 150 L 40 40 1 1 W
X VSS 6 0 -1000 150 U 40 40 1 1 W
X EXTAL0/I2C0_SDA/I2C0_SCL/PTA3 7 2400 500 150 L 40 40 1 1 B
X XTAL0/I2C0_SCL/I2C0_SDA/LLWU_P0/PTA4 8 2400 400 150 L 40 40 1 1 B
X RTC_CLK_IN/~SPI0_SS~/TPM0_CH5/LLWU_P1/PTA5 9 2400 300 150 L 40 40 1 1 B
X SPI0_MISO/TPM0_CH4/LLWU_P2/PTA6 10 2400 200 150 L 40 40 1 1 B
X TSI0_IN0/ADC0_SE2/PTA9 20 2400 -100 150 L 40 40 1 1 B
X SWD_CLK/IRQ_0/CMP0_IN2/TPM1_CH0/LLWU_P7/ADC0_SE12/PTA0 30 2400 800 150 L 40 40 1 1 B
X PTB8/ADC0_SE11/TMP0_CH3 11 -2400 0 150 R 40 40 1 1 B
X IRQ_12/TSI0_IN11/PTA10 21 2400 -200 150 L 40 40 1 1 B
X ~RESET~/IRQ_1/TPM_CLKIN0/LPTMR0_ALT1/PTA1 31 2400 700 150 L 40 40 1 1 B
X PTB9/ADC0_SE10/TPM0_CH2 12 -2400 -100 150 R 40 40 1 1 B
X IRQ_13/TSI0_IN10/PTA11 22 2400 -300 150 L 40 40 1 1 B
X SWD_DIO/CMP0_OUT/PTA2 32 2400 600 150 L 40 40 1 1 B
X PTB10/ADC0_SE9/TPM0_CH1/TSI0_IN7 13 -2400 -200 150 R 40 40 1 1 B
X PTB3/I2C0_SCL/UART0_TX/IRQ_14 23 -2400 500 150 R 40 40 1 1 B
X PTB11/ADC0_SE8/TMP0_CH0/TSI0_IN6 14 -2400 -300 150 R 40 40 1 1 B
X PTB4/LLWU_P6/I2C0_SDA/UART0_RX/IRQ_15 24 -2400 400 150 R 40 40 1 1 B
X IRQ_7/TSI0_IN5/SPI0_MOSI/SPI0_MISO/LLWU_P3/ADC0_SE7/PTA7 15 2400 100 150 L 40 40 1 1 B
X PTB5/ADC0_SE1/~NMI~/TPM1_CH1/CMP0_IN1/IRQ_16 25 -2400 300 150 R 40 40 1 1 B
X PTB0/ADC0_SE6/SPI0_SCK/LLWU_P4/EXTRG_IN/TSI0_IN4/IRQ_8 16 -2400 800 150 R 40 40 1 1 B
X IRQ_17/LPTMR0_ALT2/CMP0_IN0/TPM1_CH0/TMP_CLKIN0/ADC0_SE0/PTA12 26 2400 -400 150 L 40 40 1 1 B
X PTB1/ADC0_SE5/DAC0_OUT/UART0_TX/UART0_RX/TSI0_IN3/CMP0_IN3/IRQ_9 17 -2400 700 150 R 40 40 1 1 B
X TSI0_IN9/PTA13 27 2400 -500 150 L 40 40 1 1 B
X PTB2/ADC0_SE4/LLWU_P5/UART0_RX/UART0_TX/TSI0_IN2/IRQ_10 18 -2400 600 150 R 40 40 1 1 B
X PTB12/TSI0_IN8 28 -2400 -400 150 R 40 40 1 1 B
X TSI0_IN1/ADC0_SE3/PTA8 19 2400 0 150 L 40 40 1 1 B
X PTB13/ADC0_SE13/TPM1_CH1/RTC_CLKOUT 29 -2400 -500 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKL05Z32VLC4
#
DEF MKL05Z32VLC4 U 0 40 Y Y 1 F N
F0 "U" -2250 950 40 H V L CNN
F1 "MKL05Z32VLC4" 2250 950 40 H V R CNN
F2 "LQFP-32" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKL05Z32VLC4R MKL05Z16VLC4 MKL05Z8VLC4
$FPLIST
 LQFP*
$ENDFPLIST
DRAW
S -2250 900 2250 -850 0 1 10 f
X PTB6/LPTMR0_ALT3/TPM_CLKIN1/TPM0_CH3/IRQ_2 1 -2400 200 150 R 40 40 1 1 B
X PTB7/TPM0_CH2/IRQ_3 2 -2400 100 150 R 40 40 1 1 B
X VDD 3 0 1050 150 D 40 40 1 1 W
X VREFH 4 2400 -650 150 L 40 40 1 1 W
X VREFL 5 2400 -750 150 L 40 40 1 1 W
X VSS 6 0 -1000 150 U 40 40 1 1 W
X EXTAL0/I2C0_SDA/I2C0_SCL/PTA3 7 2400 500 150 L 40 40 1 1 B
X XTAL0/I2C0_SCL/I2C0_SDA/LLWU_P0/PTA4 8 2400 400 150 L 40 40 1 1 B
X RTC_CLK_IN/~SPI0_SS~/TPM0_CH5/LLWU_P1/PTA5 9 2400 300 150 L 40 40 1 1 B
X SPI0_MISO/TPM0_CH4/LLWU_P2/PTA6 10 2400 200 150 L 40 40 1 1 B
X TSI0_IN0/ADC0_SE2/PTA9 20 2400 -100 150 L 40 40 1 1 B
X SWD_CLK/IRQ_0/CMP0_IN2/TPM1_CH0/LLWU_P7/ADC0_SE12/PTA0 30 2400 800 150 L 40 40 1 1 B
X PTB8/ADC0_SE11/TMP0_CH3 11 -2400 0 150 R 40 40 1 1 B
X IRQ_12/TSI0_IN11/PTA10 21 2400 -200 150 L 40 40 1 1 B
X ~RESET~/IRQ_1/TPM_CLKIN0/LPTMR0_ALT1/PTA1 31 2400 700 150 L 40 40 1 1 B
X PTB9/ADC0_SE10/TPM0_CH2 12 -2400 -100 150 R 40 40 1 1 B
X IRQ_13/TSI0_IN10/PTA11 22 2400 -300 150 L 40 40 1 1 B
X SWD_DIO/CMP0_OUT/PTA2 32 2400 600 150 L 40 40 1 1 B
X PTB10/ADC0_SE9/TPM0_CH1/TSI0_IN7 13 -2400 -200 150 R 40 40 1 1 B
X PTB3/I2C0_SCL/UART0_TX/IRQ_14 23 -2400 500 150 R 40 40 1 1 B
X PTB11/ADC0_SE8/TMP0_CH0/TSI0_IN6 14 -2400 -300 150 R 40 40 1 1 B
X PTB4/LLWU_P6/I2C0_SDA/UART0_RX/IRQ_15 24 -2400 400 150 R 40 40 1 1 B
X IRQ_7/TSI0_IN5/SPI0_MOSI/SPI0_MISO/LLWU_P3/ADC0_SE7/PTA7 15 2400 100 150 L 40 40 1 1 B
X PTB5/ADC0_SE1/~NMI~/TPM1_CH1/CMP0_IN1/IRQ_16 25 -2400 300 150 R 40 40 1 1 B
X PTB0/ADC0_SE6/SPI0_SCK/LLWU_P4/EXTRG_IN/TSI0_IN4/IRQ_8 16 -2400 800 150 R 40 40 1 1 B
X IRQ_17/LPTMR0_ALT2/CMP0_IN0/TPM1_CH0/TMP_CLKIN0/ADC0_SE0/PTA12 26 2400 -400 150 L 40 40 1 1 B
X PTB1/ADC0_SE5/DAC0_OUT/UART0_TX/UART0_RX/TSI0_IN3/CMP0_IN3/IRQ_9 17 -2400 700 150 R 40 40 1 1 B
X TSI0_IN9/PTA13 27 2400 -500 150 L 40 40 1 1 B
X PTB2/ADC0_SE4/LLWU_P5/UART0_RX/UART0_TX/TSI0_IN2/IRQ_10 18 -2400 600 150 R 40 40 1 1 B
X PTB12/TSI0_IN8 28 -2400 -400 150 R 40 40 1 1 B
X TSI0_IN1/ADC0_SE3/PTA8 19 2400 0 150 L 40 40 1 1 B
X PTB13/ADC0_SE13/TPM1_CH1/RTC_CLKOUT 29 -2400 -500 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKL05Z32VLF4
#
DEF MKL05Z32VLF4 U 0 40 Y Y 1 F N
F0 "U" -2250 1250 40 H V L CNN
F1 "MKL05Z32VLF4" 2250 1250 40 H V R CNN
F2 "LQFP-48" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKL05Z32VLF4R MKL05Z16VLF4
$FPLIST
 LQFP*
$ENDFPLIST
DRAW
S -2250 1200 2250 -1150 0 1 10 f
X PTB6/LPTMR0_ALT3/TPM_CLKIN1/TPM0_CH3/IRQ_2 1 -2400 500 150 R 40 40 1 1 B
X PTB7/TPM0_CH2/IRQ_3 2 -2400 400 150 R 40 40 1 1 B
X TPM_CLKIN0/PTA14 3 2400 -300 150 L 40 40 1 1 B
X CLKOUT/PTA15 4 2400 -400 150 L 40 40 1 1 B
X VDD 5 -50 1350 150 D 40 40 1 1 W
X VREFH 6 2400 -950 150 L 40 40 1 1 W
X VREFL 7 2400 -1050 150 L 40 40 1 1 W
X VSS 8 -100 -1300 150 U 40 40 1 1 W
X EXTAL0/I2C0_SDA/I2C0_SCL/PTA3 9 2400 800 150 L 40 40 1 1 B
X XTAL0/I2C0_SCL/I2C0_SDA/LLWU_P0/PTA4 10 2400 700 150 L 40 40 1 1 B
X IRQ_6/PTA18 20 2400 -700 150 L 40 40 1 1 B
X VSS 30 100 -1300 150 U 40 40 1 1 W
X PTB12/TSI0_IN8 40 -2400 -100 150 R 40 40 1 1 B
X VSS 11 0 -1300 150 U 40 40 1 1 W
X PTB10/ADC0_SE9/TPM0_CH1/TSI0_IN7 21 -2400 100 150 R 40 40 1 1 B
X VDD 31 50 1350 150 D 40 40 1 1 W
X ~SPI0_SS~/PTA19 41 2400 -800 150 L 40 40 1 1 B
X PTB18 12 -2400 -700 150 R 40 40 1 1 B
X PTB11/ADC0_SE8/TMP0_CH0/TSI0_IN6 22 -2400 0 150 R 40 40 1 1 B
X PTB14/EXTRG_IN/IRQ_11 32 -2400 -300 150 R 40 40 1 1 B
X PTB15/SPI0_MOSI/SPI0_MISO 42 -2400 -400 150 R 40 40 1 1 B
X PTB19 13 -2400 -800 150 R 40 40 1 1 B
X IRQ_7/TSI0_IN5/SPI0_MOSI/SPI0_MISO/LLWU_P3/ADC0_SE7/PTA7 23 2400 400 150 L 40 40 1 1 B
X IRQ_12/TSI0_IN11/PTA10 33 2400 100 150 L 40 40 1 1 B
X PTB16/SPI0_MISO/SPI0_MOSI 43 -2400 -500 150 R 40 40 1 1 I
X RTC_CLK_IN/~SPI0_SS~/TPM0_CH5/LLWU_P1/PTA5 14 2400 600 150 L 40 40 1 1 B
X PTB0/ADC0_SE6/SPI0_SCK/LLWU_P4/EXTRG_IN/TSI0_IN4/IRQ_8 24 -2400 1100 150 R 40 40 1 1 B
X IRQ_13/TSI0_IN10/PTA11 34 2400 0 150 L 40 40 1 1 B
X PTB17/SPI0_SCK/TPM_CLKIN1 44 -2400 -600 150 R 40 40 1 1 B
X SPI0_MISO/TPM0_CH4/LLWU_P2/PTA6 15 2400 500 150 L 40 40 1 1 B
X PTB1/ADC0_SE5/DAC0_OUT/UART0_TX/UART0_RX/TSI0_IN3/CMP0_IN3/IRQ_9 25 -2400 1000 150 R 40 40 1 1 B
X PTB3/I2C0_SCL/UART0_TX/IRQ_14 35 -2400 800 150 R 40 40 1 1 B
X PTB13/ADC0_SE13/TPM1_CH1/RTC_CLKOUT 45 -2400 -200 150 R 40 40 1 1 B
X PTB8/ADC0_SE11/TMP0_CH3 16 -2400 300 150 R 40 40 1 1 B
X PTB2/ADC0_SE4/LLWU_P5/UART0_RX/UART0_TX/TSI0_IN2/IRQ_10 26 -2400 900 150 R 40 40 1 1 B
X PTB4/LLWU_P6/I2C0_SDA/UART0_RX/IRQ_15 36 -2400 700 150 R 40 40 1 1 B
X SWD_CLK/IRQ_0/CMP0_IN2/TPM1_CH0/LLWU_P7/ADC0_SE12/PTA0 46 2400 1100 150 L 40 40 1 1 B
X PTB9/ADC0_SE10/TPM0_CH2 17 -2400 200 150 R 40 40 1 1 B
X TSI0_IN1/ADC0_SE3/PTA8 27 2400 300 150 L 40 40 1 1 B
X PTB5/ADC0_SE1/~NMI~/TPM1_CH1/CMP0_IN1/IRQ_16 37 -2400 600 150 R 40 40 1 1 B
X ~RESET~/IRQ_1/TPM_CLKIN0/LPTMR0_ALT1/PTA1 47 2400 1000 150 L 40 40 1 1 B
X IRQ_4/PTA16 18 2400 -500 150 L 40 40 1 1 B
X TSI0_IN0/ADC0_SE2/PTA9 28 2400 200 150 L 40 40 1 1 B
X IRQ_17/LPTMR0_ALT2/CMP0_IN0/TPM1_CH0/TMP_CLKIN0/ADC0_SE0/PTA12 38 2400 -100 150 L 40 40 1 1 B
X SWD_DIO/CMP0_OUT/PTA2 48 2400 900 150 L 40 40 1 1 B
X IRQ_5/PTA17 19 2400 -600 150 L 40 40 1 1 B
X PTB20 29 -2400 -900 150 R 40 40 1 1 B
X TSI0_IN9/PTA13 39 2400 -200 150 L 40 40 1 1 B
ENDDRAW
ENDDEF
#
#End Library
