{"Source Block": ["hdl/projects/fmcomms6/zc706/system_top.v@167:192@HdlStmProcess", "  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n\n  // pack-unpack place holder\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_1, adc_enable_0})\n      2'b10: begin\n        adc_dwr <= ~adc_dwr;\n        adc_ddata <= {adc_data_1, adc_ddata[31:16]};\n      end\n      2'b01: begin\n        adc_dwr <= ~adc_dwr;\n        adc_ddata <= {adc_data_0, adc_ddata[31:16]};\n      end\n      default: begin\n        adc_dwr <= 1'b1;\n        adc_ddata <= {adc_data_1, adc_data_0};\n      end\n    endcase\n  end\n\n  // spi\n\n  assign spi_clk = spi0_clk;\n  assign spi_ad9517_csn = spi0_csn[0];\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[172, "  always @(posedge adc_clk) begin\n"], [173, "    case ({adc_enable_1, adc_enable_0})\n"], [174, "      2'b10: begin\n"], [175, "        adc_dwr <= ~adc_dwr;\n"], [176, "        adc_ddata <= {adc_data_1, adc_ddata[31:16]};\n"], [177, "      end\n"], [178, "      2'b01: begin\n"], [179, "        adc_dwr <= ~adc_dwr;\n"], [180, "        adc_ddata <= {adc_data_0, adc_ddata[31:16]};\n"], [181, "      end\n"], [182, "      default: begin\n"], [183, "        adc_dwr <= 1'b1;\n"], [184, "        adc_ddata <= {adc_data_1, adc_data_0};\n"], [185, "      end\n"], [186, "    endcase\n"], [187, "  end\n"]], "Add": []}}