INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/CECS/CECS201/labs/lab1/lab1-v0/lab1-v0.srcs/sources_1/new/add_beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_beh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/CECS/CECS201/labs/lab1/lab1-v0/lab1-v0.srcs/sim_1/new/add_beh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_beh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/CECS/CECS201/labs/lab1/lab1-v0/lab1-v0.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
