(pcb C:\Users\Ronald\Documents\sampler\sampler\PCB\sampler.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.6")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  88900 -46990  90170 -46990  90170 -140970  214630 -140970
            214630 -46990  88900 -46990  88900 -46990)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_SMD:C_0805
      (place C1 181610 -107950 front 0 (PN 0.1uF))
      (place C2 179070 -96520 front 0 (PN 0.1uF))
      (place C3 172720 -91440 front 0 (PN 0.1uF))
      (place C4 179070 -101600 front 0 (PN 0.1uF))
    )
    (component Capacitors_SMD:C_0603
      (place C5 185420 -99060 front 0 (PN 10uF))
    )
    (component Socket_Strips:Socket_Strip_Straight_2x15_Pitch2.54mm_SMD
      (place J1 134620 -105410 front 0 (PN CONN_02X15))
    )
    (component "Housings_SSOP:SSOP-28_5.3x10.2mm_Pitch0.65mm"
      (place U1 158750 -105410 back 180 (PN AD9200JRSZ))
    )
  )
  (library
    (image Capacitors_SMD:C_0805
      (outline (path signal 100  -1000 -620  -1000 620))
      (outline (path signal 100  1000 -620  -1000 -620))
      (outline (path signal 100  1000 620  1000 -620))
      (outline (path signal 100  -1000 620  1000 620))
      (outline (path signal 120  500 850  -500 850))
      (outline (path signal 120  -500 -850  500 -850))
      (outline (path signal 50  -1750 880  1750 880))
      (outline (path signal 50  -1750 880  -1750 -870))
      (outline (path signal 50  1750 -870  1750 880))
      (outline (path signal 50  1750 -870  -1750 -870))
      (pin Rect[T]Pad_1000x1250_um 1 -1000 0)
      (pin Rect[T]Pad_1000x1250_um 2 1000 0)
    )
    (image Capacitors_SMD:C_0603
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 120  -350 600  350 600))
      (outline (path signal 120  350 -600  -350 -600))
      (outline (path signal 50  -1400 650  1400 650))
      (outline (path signal 50  -1400 650  -1400 -650))
      (outline (path signal 50  1400 -650  1400 650))
      (outline (path signal 50  1400 -650  -1400 -650))
      (pin Rect[T]Pad_800x750_um 1 -750 0)
      (pin Rect[T]Pad_800x750_um 2 750 0)
    )
    (image Socket_Strips:Socket_Strip_Straight_2x15_Pitch2.54mm_SMD
      (outline (path signal 100  -2540 19050  -2540 -19050))
      (outline (path signal 100  -2540 -19050  2540 -19050))
      (outline (path signal 100  2540 -19050  2540 19050))
      (outline (path signal 100  2540 19050  -2540 19050))
      (outline (path signal 100  -2540 18100  -2540 17460))
      (outline (path signal 100  -2540 17460  -3920 17460))
      (outline (path signal 100  -3920 17460  -3920 18100))
      (outline (path signal 100  -3920 18100  -2540 18100))
      (outline (path signal 100  2540 18100  2540 17460))
      (outline (path signal 100  2540 17460  3920 17460))
      (outline (path signal 100  3920 17460  3920 18100))
      (outline (path signal 100  3920 18100  2540 18100))
      (outline (path signal 100  -2540 15560  -2540 14920))
      (outline (path signal 100  -2540 14920  -3920 14920))
      (outline (path signal 100  -3920 14920  -3920 15560))
      (outline (path signal 100  -3920 15560  -2540 15560))
      (outline (path signal 100  2540 15560  2540 14920))
      (outline (path signal 100  2540 14920  3920 14920))
      (outline (path signal 100  3920 14920  3920 15560))
      (outline (path signal 100  3920 15560  2540 15560))
      (outline (path signal 100  -2540 13020  -2540 12380))
      (outline (path signal 100  -2540 12380  -3920 12380))
      (outline (path signal 100  -3920 12380  -3920 13020))
      (outline (path signal 100  -3920 13020  -2540 13020))
      (outline (path signal 100  2540 13020  2540 12380))
      (outline (path signal 100  2540 12380  3920 12380))
      (outline (path signal 100  3920 12380  3920 13020))
      (outline (path signal 100  3920 13020  2540 13020))
      (outline (path signal 100  -2540 10480  -2540 9840))
      (outline (path signal 100  -2540 9840  -3920 9840))
      (outline (path signal 100  -3920 9840  -3920 10480))
      (outline (path signal 100  -3920 10480  -2540 10480))
      (outline (path signal 100  2540 10480  2540 9840))
      (outline (path signal 100  2540 9840  3920 9840))
      (outline (path signal 100  3920 9840  3920 10480))
      (outline (path signal 100  3920 10480  2540 10480))
      (outline (path signal 100  -2540 7940  -2540 7300))
      (outline (path signal 100  -2540 7300  -3920 7300))
      (outline (path signal 100  -3920 7300  -3920 7940))
      (outline (path signal 100  -3920 7940  -2540 7940))
      (outline (path signal 100  2540 7940  2540 7300))
      (outline (path signal 100  2540 7300  3920 7300))
      (outline (path signal 100  3920 7300  3920 7940))
      (outline (path signal 100  3920 7940  2540 7940))
      (outline (path signal 100  -2540 5400  -2540 4760))
      (outline (path signal 100  -2540 4760  -3920 4760))
      (outline (path signal 100  -3920 4760  -3920 5400))
      (outline (path signal 100  -3920 5400  -2540 5400))
      (outline (path signal 100  2540 5400  2540 4760))
      (outline (path signal 100  2540 4760  3920 4760))
      (outline (path signal 100  3920 4760  3920 5400))
      (outline (path signal 100  3920 5400  2540 5400))
      (outline (path signal 100  -2540 2860  -2540 2220))
      (outline (path signal 100  -2540 2220  -3920 2220))
      (outline (path signal 100  -3920 2220  -3920 2860))
      (outline (path signal 100  -3920 2860  -2540 2860))
      (outline (path signal 100  2540 2860  2540 2220))
      (outline (path signal 100  2540 2220  3920 2220))
      (outline (path signal 100  3920 2220  3920 2860))
      (outline (path signal 100  3920 2860  2540 2860))
      (outline (path signal 100  -2540 320  -2540 -320))
      (outline (path signal 100  -2540 -320  -3920 -320))
      (outline (path signal 100  -3920 -320  -3920 320))
      (outline (path signal 100  -3920 320  -2540 320))
      (outline (path signal 100  2540 320  2540 -320))
      (outline (path signal 100  2540 -320  3920 -320))
      (outline (path signal 100  3920 -320  3920 320))
      (outline (path signal 100  3920 320  2540 320))
      (outline (path signal 100  -2540 -2220  -2540 -2860))
      (outline (path signal 100  -2540 -2860  -3920 -2860))
      (outline (path signal 100  -3920 -2860  -3920 -2220))
      (outline (path signal 100  -3920 -2220  -2540 -2220))
      (outline (path signal 100  2540 -2220  2540 -2860))
      (outline (path signal 100  2540 -2860  3920 -2860))
      (outline (path signal 100  3920 -2860  3920 -2220))
      (outline (path signal 100  3920 -2220  2540 -2220))
      (outline (path signal 100  -2540 -4760  -2540 -5400))
      (outline (path signal 100  -2540 -5400  -3920 -5400))
      (outline (path signal 100  -3920 -5400  -3920 -4760))
      (outline (path signal 100  -3920 -4760  -2540 -4760))
      (outline (path signal 100  2540 -4760  2540 -5400))
      (outline (path signal 100  2540 -5400  3920 -5400))
      (outline (path signal 100  3920 -5400  3920 -4760))
      (outline (path signal 100  3920 -4760  2540 -4760))
      (outline (path signal 100  -2540 -7300  -2540 -7940))
      (outline (path signal 100  -2540 -7940  -3920 -7940))
      (outline (path signal 100  -3920 -7940  -3920 -7300))
      (outline (path signal 100  -3920 -7300  -2540 -7300))
      (outline (path signal 100  2540 -7300  2540 -7940))
      (outline (path signal 100  2540 -7940  3920 -7940))
      (outline (path signal 100  3920 -7940  3920 -7300))
      (outline (path signal 100  3920 -7300  2540 -7300))
      (outline (path signal 100  -2540 -9840  -2540 -10480))
      (outline (path signal 100  -2540 -10480  -3920 -10480))
      (outline (path signal 100  -3920 -10480  -3920 -9840))
      (outline (path signal 100  -3920 -9840  -2540 -9840))
      (outline (path signal 100  2540 -9840  2540 -10480))
      (outline (path signal 100  2540 -10480  3920 -10480))
      (outline (path signal 100  3920 -10480  3920 -9840))
      (outline (path signal 100  3920 -9840  2540 -9840))
      (outline (path signal 100  -2540 -12380  -2540 -13020))
      (outline (path signal 100  -2540 -13020  -3920 -13020))
      (outline (path signal 100  -3920 -13020  -3920 -12380))
      (outline (path signal 100  -3920 -12380  -2540 -12380))
      (outline (path signal 100  2540 -12380  2540 -13020))
      (outline (path signal 100  2540 -13020  3920 -13020))
      (outline (path signal 100  3920 -13020  3920 -12380))
      (outline (path signal 100  3920 -12380  2540 -12380))
      (outline (path signal 100  -2540 -14920  -2540 -15560))
      (outline (path signal 100  -2540 -15560  -3920 -15560))
      (outline (path signal 100  -3920 -15560  -3920 -14920))
      (outline (path signal 100  -3920 -14920  -2540 -14920))
      (outline (path signal 100  2540 -14920  2540 -15560))
      (outline (path signal 100  2540 -15560  3920 -15560))
      (outline (path signal 100  3920 -15560  3920 -14920))
      (outline (path signal 100  3920 -14920  2540 -14920))
      (outline (path signal 100  -2540 -17460  -2540 -18100))
      (outline (path signal 100  -2540 -18100  -3920 -18100))
      (outline (path signal 100  -3920 -18100  -3920 -17460))
      (outline (path signal 100  -3920 -17460  -2540 -17460))
      (outline (path signal 100  2540 -17460  2540 -18100))
      (outline (path signal 100  2540 -18100  3920 -18100))
      (outline (path signal 100  3920 -18100  3920 -17460))
      (outline (path signal 100  3920 -17460  2540 -17460))
      (outline (path signal 120  -2600 18580  -2600 19110))
      (outline (path signal 120  -2600 19110  2600 19110))
      (outline (path signal 120  2600 19110  2600 18580))
      (outline (path signal 120  -2600 -18580  -2600 -19110))
      (outline (path signal 120  -2600 -19110  2600 -19110))
      (outline (path signal 120  2600 -19110  2600 -18580))
      (outline (path signal 120  4020 18580  2600 18580))
      (outline (path signal 50  -4550 19600  -4550 -19600))
      (outline (path signal 50  -4550 -19600  4550 -19600))
      (outline (path signal 50  4550 -19600  4550 19600))
      (outline (path signal 50  4550 19600  -4550 19600))
      (pin Rect[T]Pad_3000x1000_um 1 2520 17780)
      (pin Rect[T]Pad_3000x1000_um 2 -2520 17780)
      (pin Rect[T]Pad_3000x1000_um 3 2520 15240)
      (pin Rect[T]Pad_3000x1000_um 4 -2520 15240)
      (pin Rect[T]Pad_3000x1000_um 5 2520 12700)
      (pin Rect[T]Pad_3000x1000_um 6 -2520 12700)
      (pin Rect[T]Pad_3000x1000_um 7 2520 10160)
      (pin Rect[T]Pad_3000x1000_um 8 -2520 10160)
      (pin Rect[T]Pad_3000x1000_um 9 2520 7620)
      (pin Rect[T]Pad_3000x1000_um 10 -2520 7620)
      (pin Rect[T]Pad_3000x1000_um 11 2520 5080)
      (pin Rect[T]Pad_3000x1000_um 12 -2520 5080)
      (pin Rect[T]Pad_3000x1000_um 13 2520 2540)
      (pin Rect[T]Pad_3000x1000_um 14 -2520 2540)
      (pin Rect[T]Pad_3000x1000_um 15 2520 0)
      (pin Rect[T]Pad_3000x1000_um 16 -2520 0)
      (pin Rect[T]Pad_3000x1000_um 17 2520 -2540)
      (pin Rect[T]Pad_3000x1000_um 18 -2520 -2540)
      (pin Rect[T]Pad_3000x1000_um 19 2520 -5080)
      (pin Rect[T]Pad_3000x1000_um 20 -2520 -5080)
      (pin Rect[T]Pad_3000x1000_um 21 2520 -7620)
      (pin Rect[T]Pad_3000x1000_um 22 -2520 -7620)
      (pin Rect[T]Pad_3000x1000_um 23 2520 -10160)
      (pin Rect[T]Pad_3000x1000_um 24 -2520 -10160)
      (pin Rect[T]Pad_3000x1000_um 25 2520 -12700)
      (pin Rect[T]Pad_3000x1000_um 26 -2520 -12700)
      (pin Rect[T]Pad_3000x1000_um 27 2520 -15240)
      (pin Rect[T]Pad_3000x1000_um 28 -2520 -15240)
      (pin Rect[T]Pad_3000x1000_um 29 2520 -17780)
      (pin Rect[T]Pad_3000x1000_um 30 -2520 -17780)
    )
    (image "Housings_SSOP:SSOP-28_5.3x10.2mm_Pitch0.65mm"
      (outline (path signal 150  -1650 5100  2650 5100))
      (outline (path signal 150  2650 5100  2650 -5100))
      (outline (path signal 150  2650 -5100  -2650 -5100))
      (outline (path signal 150  -2650 -5100  -2650 4100))
      (outline (path signal 150  -2650 4100  -1650 5100))
      (outline (path signal 50  -4750 5500  -4750 -5500))
      (outline (path signal 50  4750 5500  4750 -5500))
      (outline (path signal 50  -4750 5500  4750 5500))
      (outline (path signal 50  -4750 -5500  4750 -5500))
      (outline (path signal 150  -2875 5325  -2875 4750))
      (outline (path signal 150  2875 5325  2875 4675))
      (outline (path signal 150  2875 -5325  2875 -4675))
      (outline (path signal 150  -2875 -5325  -2875 -4675))
      (outline (path signal 150  -2875 5325  2875 5325))
      (outline (path signal 150  -2875 -5325  2875 -5325))
      (outline (path signal 150  -2875 4750  -4475 4750))
      (pin Rect[T]Pad_1750x450_um 1 -3600 4225)
      (pin Rect[T]Pad_1750x450_um 2 -3600 3575)
      (pin Rect[T]Pad_1750x450_um 3 -3600 2925)
      (pin Rect[T]Pad_1750x450_um 4 -3600 2275)
      (pin Rect[T]Pad_1750x450_um 5 -3600 1625)
      (pin Rect[T]Pad_1750x450_um 6 -3600 975)
      (pin Rect[T]Pad_1750x450_um 7 -3600 325)
      (pin Rect[T]Pad_1750x450_um 8 -3600 -325)
      (pin Rect[T]Pad_1750x450_um 9 -3600 -975)
      (pin Rect[T]Pad_1750x450_um 10 -3600 -1625)
      (pin Rect[T]Pad_1750x450_um 11 -3600 -2275)
      (pin Rect[T]Pad_1750x450_um 12 -3600 -2925)
      (pin Rect[T]Pad_1750x450_um 13 -3600 -3575)
      (pin Rect[T]Pad_1750x450_um 14 -3600 -4225)
      (pin Rect[T]Pad_1750x450_um 15 3600 -4225)
      (pin Rect[T]Pad_1750x450_um 16 3600 -3575)
      (pin Rect[T]Pad_1750x450_um 17 3600 -2925)
      (pin Rect[T]Pad_1750x450_um 18 3600 -2275)
      (pin Rect[T]Pad_1750x450_um 19 3600 -1625)
      (pin Rect[T]Pad_1750x450_um 20 3600 -975)
      (pin Rect[T]Pad_1750x450_um 21 3600 -325)
      (pin Rect[T]Pad_1750x450_um 22 3600 325)
      (pin Rect[T]Pad_1750x450_um 23 3600 975)
      (pin Rect[T]Pad_1750x450_um 24 3600 1625)
      (pin Rect[T]Pad_1750x450_um 25 3600 2275)
      (pin Rect[T]Pad_1750x450_um 26 3600 2925)
      (pin Rect[T]Pad_1750x450_um 27 3600 3575)
      (pin Rect[T]Pad_1750x450_um 28 3600 4225)
    )
    (padstack Rect[T]Pad_3000x1000_um
      (shape (rect F.Cu -1500 -500 1500 500))
      (attach off)
    )
    (padstack Rect[T]Pad_800x750_um
      (shape (rect F.Cu -400 -375 400 375))
      (attach off)
    )
    (padstack Rect[T]Pad_1000x1250_um
      (shape (rect F.Cu -500 -625 500 625))
      (attach off)
    )
    (padstack Rect[T]Pad_1750x450_um
      (shape (rect F.Cu -875 -225 875 225))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 U1-26)
    )
    (net "/analog-ground"
      (pins C1-2 C2-2 C4-2 J1-2 J1-5 J1-7 J1-9 J1-13 J1-15 U1-1)
    )
    (net "/lower-ref-V"
      (pins C2-1 C3-1 C5-1 J1-30 U1-24 U1-25)
    )
    (net "/upper-ref-V"
      (pins C3-2 C4-1 C5-2 J1-29 U1-21 U1-22)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1 U1-28)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3 U1-27)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4 U1-2)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6 U1-3)
    )
    (net "Net-(J1-Pad8)"
      (pins J1-8 U1-4)
    )
    (net "Net-(J1-Pad10)"
      (pins J1-10 U1-5)
    )
    (net "Net-(J1-Pad11)"
      (pins J1-11 U1-23)
    )
    (net "Net-(J1-Pad12)"
      (pins J1-12 U1-6)
    )
    (net "Net-(J1-Pad14)"
      (pins J1-14 U1-7)
    )
    (net "Net-(J1-Pad16)"
      (pins J1-16 U1-8)
    )
    (net "Net-(J1-Pad17)"
      (pins J1-17 U1-20)
    )
    (net "Net-(J1-Pad18)"
      (pins J1-18 U1-9)
    )
    (net "Net-(J1-Pad19)"
      (pins J1-19 U1-19)
    )
    (net "Net-(J1-Pad20)"
      (pins J1-20 U1-10)
    )
    (net "Net-(J1-Pad21)"
      (pins J1-21 U1-18)
    )
    (net "Net-(J1-Pad22)"
      (pins J1-22 U1-11)
    )
    (net "Net-(J1-Pad23)"
      (pins J1-23 U1-17)
    )
    (net "Net-(J1-Pad24)"
      (pins J1-24 U1-12)
    )
    (net "Net-(J1-Pad25)"
      (pins J1-25 U1-16)
    )
    (net "Net-(J1-Pad26)"
      (pins J1-26 U1-13)
    )
    (net "Net-(J1-Pad27)"
      (pins J1-27 U1-15)
    )
    (net "Net-(J1-Pad28)"
      (pins J1-28 U1-14)
    )
    (class kicad_default "" "/analog-ground" "/lower-ref-V" "/upper-ref-V"
      "Net-(C1-Pad1)" "Net-(J1-Pad1)" "Net-(J1-Pad10)" "Net-(J1-Pad11)" "Net-(J1-Pad12)"
      "Net-(J1-Pad14)" "Net-(J1-Pad16)" "Net-(J1-Pad17)" "Net-(J1-Pad18)"
      "Net-(J1-Pad19)" "Net-(J1-Pad20)" "Net-(J1-Pad21)" "Net-(J1-Pad22)"
      "Net-(J1-Pad23)" "Net-(J1-Pad24)" "Net-(J1-Pad25)" "Net-(J1-Pad26)"
      "Net-(J1-Pad27)" "Net-(J1-Pad28)" "Net-(J1-Pad3)" "Net-(J1-Pad4)" "Net-(J1-Pad6)"
      "Net-(J1-Pad8)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
