Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Oct  8 21:43:58 2025
| Host         : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -file reports/hls_7_3_timing.rpt
| Design       : myproject
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 115 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.270        0.000                      0                22327        0.085        0.000                      0                22327        2.100        0.000                       0                 10917  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.270        0.000                      0                22327        0.085        0.000                      0                22327        2.100        0.000                       0                 10917  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 layer14_out_1_V_reg_4085_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 1.248ns (26.668%)  route 3.432ns (73.332%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns = ( 9.057 - 5.000 ) 
    Source Clock Delay      (SCD):    4.443ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU28                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=10916, routed)       1.450     4.443    ap_clk_IBUF_BUFG
    SLICE_X4Y284         FDRE                                         r  layer14_out_1_V_reg_4085_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y284         FDRE (Prop_fdre_C_Q)         0.204     4.647 r  layer14_out_1_V_reg_4085_reg[0]/Q
                         net (fo=6, routed)           0.547     5.194    grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516_reg[5]_i_7_0[0]
    SLICE_X5Y284         LUT4 (Prop_lut4_I0_O)        0.123     5.317 r  grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516[5]_i_39/O
                         net (fo=1, routed)           0.000     5.317    grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516[5]_i_39_n_0
    SLICE_X5Y284         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.576 r  grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516_reg[5]_i_7/CO[3]
                         net (fo=21, routed)          0.531     6.108    grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516_reg[5]_i_7_n_0
    SLICE_X6Y285         LUT3 (Prop_lut3_I2_O)        0.043     6.151 f  grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516[2]_i_3/O
                         net (fo=2, routed)           0.434     6.585    grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_fu_154_p3__0[2]
    SLICE_X2Y285         LUT6 (Prop_lut6_I3_O)        0.043     6.628 r  grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516[5]_i_10/O
                         net (fo=1, routed)           0.301     6.929    grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516[5]_i_10_n_0
    SLICE_X3Y285         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     7.179 r  grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516_reg[5]_i_4/CO[3]
                         net (fo=20, routed)          0.422     7.601    grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516_reg[5]_i_4_n_0
    SLICE_X2Y285         LUT4 (Prop_lut4_I0_O)        0.043     7.644 r  grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516[5]_i_44/O
                         net (fo=2, routed)           0.453     8.097    grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516[5]_i_44_n_0
    SLICE_X2Y286         LUT6 (Prop_lut6_I1_O)        0.043     8.140 r  grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516[5]_i_17/O
                         net (fo=1, routed)           0.280     8.420    grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516[5]_i_17_n_0
    SLICE_X0Y286         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     8.617 r  grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516_reg[5]_i_5/CO[3]
                         net (fo=6, routed)           0.462     9.079    grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516_reg[5]_i_5_n_0
    SLICE_X0Y287         LUT5 (Prop_lut5_I4_O)        0.043     9.122 r  grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516[1]_i_1/O
                         net (fo=1, routed)           0.000     9.122    grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_fu_204_p3[1]
    SLICE_X0Y287         FDRE                                         r  grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AU28                                              0.000     5.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     5.000    ap_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     5.521 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     7.666    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.749 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=10916, routed)       1.308     9.057    grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/CLK
    SLICE_X0Y287         FDRE                                         r  grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516_reg[1]/C
                         clock pessimism              0.336     9.394    
                         clock uncertainty           -0.035     9.358    
    SLICE_X0Y287         FDRE (Setup_fdre_C_D)        0.034     9.392    grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/select_ln66_3_reg_516_reg[1]
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  0.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_171/ap_return_3_int_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            layer2_out_3_V_reg_2175_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU28                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=10916, routed)       0.677     1.904    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_171/CLK
    SLICE_X19Y222        FDRE                                         r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_171/ap_return_3_int_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y222        FDRE (Prop_fdre_C_Q)         0.100     2.004 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_171/ap_return_3_int_reg_reg[4]/Q
                         net (fo=1, routed)           0.055     2.059    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_171/ap_return_3_int_reg[4]
    SLICE_X18Y222        LUT3 (Prop_lut3_I2_O)        0.028     2.087 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_171/layer2_out_3_V_reg_2175[4]_i_1/O
                         net (fo=1, routed)           0.000     2.087    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_171_ap_return_3[4]
    SLICE_X18Y222        FDRE                                         r  layer2_out_3_V_reg_2175_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU28                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=10916, routed)       0.879     2.349    ap_clk_IBUF_BUFG
    SLICE_X18Y222        FDRE                                         r  layer2_out_3_V_reg_2175_reg[4]/C
                         clock pessimism             -0.433     1.915    
    SLICE_X18Y222        FDRE (Hold_fdre_C_D)         0.087     2.002    layer2_out_3_V_reg_2175_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X1Y114   grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/mul_ln1118_2_reg_629_reg/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.500       2.100      SLICE_X32Y258  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_103/ap_return_23_int_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X6Y289   ap_enable_reg_pp0_iter16_reg/C



