// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Thu Nov 27 19:16:40 2025
// Host        : Azat running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               c:/Users/azati/Downloads/Own_IR_Standard/FPGA_Part/Own_IR_transmitter/Own_IR_transmitter.gen/sources_1/bd/design_1/ip/design_1_IR_transmission_0_1/design_1_IR_transmission_0_1_stub.v
// Design      : design_1_IR_transmission_0_1
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "IR_transmission,Vivado 2020.2" *)
module design_1_IR_transmission_0_1(clk, code, addr, send, ir_out)
/* synthesis syn_black_box black_box_pad_pin="clk,code[7:0],addr[3:0],send,ir_out" */;
  input clk;
  input [7:0]code;
  input [3:0]addr;
  input send;
  output ir_out;
endmodule
