$date
	Tue Apr 23 15:45:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sample_tb $end
$var wire 1 ! o $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! o $end
$var wire 1 % w $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#2
1$
#4
1%
1#
0$
#6
1!
1$
#8
0!
1"
0#
0$
#10
1!
1$
#12
0!
1#
0$
#14
1!
1$
#20
