#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jun 25 16:37:45 2025
# Process ID: 138224
# Current directory: D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent72988 D:\ASUS-PC\Desktop\temporary\lwip_tcp_server_perf\lwip_tcp_server_perf.xpr
# Log file: D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/vivado.log
# Journal file: D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/ASUS-PC/Desktop/Sim_ad_data_gen.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx2021/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd}
Reading block design file <D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:user:ps_pl_axi4:1.0 - ps_pl_axi4_0
Adding component instance block -- xilinx.com:module_ref:Sim_ad_data_gen:1.0 - Sim_ad_data_gen_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Successfully read diagram <system> from block design file <D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.srcs/sources_1/bd/system/system.bd>
validate_bd_design -force
CRITICAL WARNING: [BD 41-967] AXI interface pin /Sim_ad_data_gen_0/m_axis is not associated to any clock pin. It may not work correctly.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /axi_mem_intercon/S00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /axi_mem_intercon/S00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /axi_mem_intercon/S00_AXI'
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-9] /axi_dma_0
                   ########################################################### 
                   Interface connected to S_AXIS_S2MM does not have TLAST port
                   ###########################################################
