# TCL File Generated by Component Editor 13.1
# Mon Dec 25 22:32:43 CST 2017
# DO NOT MODIFY


# 
# read_sdram "read_sdram" v1.0
#  2017.12.25.22:32:43
# 
# 

# 
# request TCL package from ACDS 13.1
# 
package require -exact qsys 13.1


# 
# module read_sdram
# 
set_module_property DESCRIPTION ""
set_module_property NAME read_sdram
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME read_sdram
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL READ_SDRAM
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file READ_SDRAM_MOD.v VERILOG PATH READ_SDRAM_MOD.v TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter IDLE STD_LOGIC_VECTOR 0
set_parameter_property IDLE DEFAULT_VALUE 0
set_parameter_property IDLE DISPLAY_NAME IDLE
set_parameter_property IDLE TYPE STD_LOGIC_VECTOR
set_parameter_property IDLE UNITS None
set_parameter_property IDLE ALLOWED_RANGES 0:15
set_parameter_property IDLE HDL_PARAMETER true
add_parameter START STD_LOGIC_VECTOR 1
set_parameter_property START DEFAULT_VALUE 1
set_parameter_property START DISPLAY_NAME START
set_parameter_property START TYPE STD_LOGIC_VECTOR
set_parameter_property START UNITS None
set_parameter_property START ALLOWED_RANGES 0:15
set_parameter_property START HDL_PARAMETER true
add_parameter READING STD_LOGIC_VECTOR 2
set_parameter_property READING DEFAULT_VALUE 2
set_parameter_property READING DISPLAY_NAME READING
set_parameter_property READING TYPE STD_LOGIC_VECTOR
set_parameter_property READING UNITS None
set_parameter_property READING ALLOWED_RANGES 0:15
set_parameter_property READING HDL_PARAMETER true
add_parameter FINISH STD_LOGIC_VECTOR 3
set_parameter_property FINISH DEFAULT_VALUE 3
set_parameter_property FINISH DISPLAY_NAME FINISH
set_parameter_property FINISH TYPE STD_LOGIC_VECTOR
set_parameter_property FINISH UNITS None
set_parameter_property FINISH ALLOWED_RANGES 0:15
set_parameter_property FINISH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point conduit_end
# 
add_interface conduit_end conduit end
set_interface_property conduit_end associatedClock clock
set_interface_property conduit_end associatedReset reset
set_interface_property conduit_end ENABLED true
set_interface_property conduit_end EXPORT_OF ""
set_interface_property conduit_end PORT_NAME_MAP ""
set_interface_property conduit_end CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end SVD_ADDRESS_GROUP ""

add_interface_port conduit_end read_en export Input 1
add_interface_port conduit_end data export Output 16
add_interface_port conduit_end addr export Input 32
add_interface_port conduit_end dev_idle export Output 1
add_interface_port conduit_end data_avalid export Output 1


# 
# connection point avalon_master
# 
add_interface avalon_master avalon start
set_interface_property avalon_master addressUnits SYMBOLS
set_interface_property avalon_master associatedClock clock
set_interface_property avalon_master associatedReset reset
set_interface_property avalon_master bitsPerSymbol 8
set_interface_property avalon_master burstOnBurstBoundariesOnly false
set_interface_property avalon_master burstcountUnits WORDS
set_interface_property avalon_master doStreamReads false
set_interface_property avalon_master doStreamWrites false
set_interface_property avalon_master holdTime 0
set_interface_property avalon_master linewrapBursts false
set_interface_property avalon_master maximumPendingReadTransactions 0
set_interface_property avalon_master readLatency 0
set_interface_property avalon_master readWaitTime 1
set_interface_property avalon_master setupTime 0
set_interface_property avalon_master timingUnits Cycles
set_interface_property avalon_master writeWaitTime 0
set_interface_property avalon_master ENABLED true
set_interface_property avalon_master EXPORT_OF ""
set_interface_property avalon_master PORT_NAME_MAP ""
set_interface_property avalon_master CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master SVD_ADDRESS_GROUP ""

add_interface_port avalon_master master_waitequest waitrequest Input 1
add_interface_port avalon_master master_readdata readdata Input 64
add_interface_port avalon_master master_readdatavalid readdatavalid Input 1
add_interface_port avalon_master master_address address Output 32
add_interface_port avalon_master master_byteenable byteenable Output 8
add_interface_port avalon_master master_read read Output 1

