\doxysection{AES\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structAES__TypeDef}{}\label{structAES__TypeDef}\index{AES\_TypeDef@{AES\_TypeDef}}


AES hardware accelerator.  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_ab8f0cee9139bdd013384279b5ca7b7a8}{DINR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_a727638bfa712935b7bb81674486d6458}{DOUTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_a540a2334c5f7b36d267cd204ebe73863}{KEYR0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_a381c81d7df10a15903b09ddddfdda154}{KEYR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_a74329f3ed3d4cd96916a562b8c0fbfb6}{KEYR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_acc956c181c904baaa08f4de7e62bc647}{KEYR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_a6f1a00c7ee672e33574cf2798d10b4fb}{IVR0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_a3d3462f0fc544ffe52d4f7d0103a6f59}{IVR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_a2d71bb740b9ea915f05427623b40ab55}{IVR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_a4dc6b5708d56b1870c970c45e5314916}{IVR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_afa7abf06fa1b34ac6cd58415abe0e256}{KEYR4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_a8e00ebc68e69a9527059120798e48af6}{KEYR5}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_af66276e9e3c3d852d7aef38688158f79}{KEYR6}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_afc0767a0bb1c1169de50f70962af0ddb}{KEYR7}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_ab2845d8a28f022e11db9203ae4f10e52}{SUSP0R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_a77bc88f5d51f276b4b65504e8026d637}{SUSP1R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_ab232392610ee61f18af8b2054610e0f2}{SUSP2R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_a2042d25f011691711cc4613771bdc5d6}{SUSP3R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_af1e6d5f1aff2946fa3dc78f83cdbd6f8}{SUSP4R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_a68a69835e932e0ec40d4f1ee68fdf81e}{SUSP5R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_ab08b7a0ae06a0c3b4b8e0287fa64eefc}{SUSP6R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structAES__TypeDef_a36453d9986d0f2b0e777ef3f5dca8908}{SUSP7R}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
AES hardware accelerator. 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00263}{263}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structAES__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}\label{structAES__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{AES\_TypeDef@{AES\_TypeDef}!CR@{CR}}
\index{CR@{CR}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

AES control register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00265}{265}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_ab8f0cee9139bdd013384279b5ca7b7a8}\label{structAES__TypeDef_ab8f0cee9139bdd013384279b5ca7b7a8} 
\index{AES\_TypeDef@{AES\_TypeDef}!DINR@{DINR}}
\index{DINR@{DINR}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DINR}{DINR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DINR}

AES data input register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00267}{267}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_a727638bfa712935b7bb81674486d6458}\label{structAES__TypeDef_a727638bfa712935b7bb81674486d6458} 
\index{AES\_TypeDef@{AES\_TypeDef}!DOUTR@{DOUTR}}
\index{DOUTR@{DOUTR}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DOUTR}{DOUTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DOUTR}

AES data output register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00268}{268}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_a6f1a00c7ee672e33574cf2798d10b4fb}\label{structAES__TypeDef_a6f1a00c7ee672e33574cf2798d10b4fb} 
\index{AES\_TypeDef@{AES\_TypeDef}!IVR0@{IVR0}}
\index{IVR0@{IVR0}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IVR0}{IVR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IVR0}

AES initialization vector register 0, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00273}{273}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_a3d3462f0fc544ffe52d4f7d0103a6f59}\label{structAES__TypeDef_a3d3462f0fc544ffe52d4f7d0103a6f59} 
\index{AES\_TypeDef@{AES\_TypeDef}!IVR1@{IVR1}}
\index{IVR1@{IVR1}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IVR1}{IVR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IVR1}

AES initialization vector register 1, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00274}{274}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_a2d71bb740b9ea915f05427623b40ab55}\label{structAES__TypeDef_a2d71bb740b9ea915f05427623b40ab55} 
\index{AES\_TypeDef@{AES\_TypeDef}!IVR2@{IVR2}}
\index{IVR2@{IVR2}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IVR2}{IVR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IVR2}

AES initialization vector register 2, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00275}{275}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_a4dc6b5708d56b1870c970c45e5314916}\label{structAES__TypeDef_a4dc6b5708d56b1870c970c45e5314916} 
\index{AES\_TypeDef@{AES\_TypeDef}!IVR3@{IVR3}}
\index{IVR3@{IVR3}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IVR3}{IVR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IVR3}

AES initialization vector register 3, Address offset\+: 0x2C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00276}{276}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_a540a2334c5f7b36d267cd204ebe73863}\label{structAES__TypeDef_a540a2334c5f7b36d267cd204ebe73863} 
\index{AES\_TypeDef@{AES\_TypeDef}!KEYR0@{KEYR0}}
\index{KEYR0@{KEYR0}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KEYR0}{KEYR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t KEYR0}

AES key register 0, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00269}{269}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_a381c81d7df10a15903b09ddddfdda154}\label{structAES__TypeDef_a381c81d7df10a15903b09ddddfdda154} 
\index{AES\_TypeDef@{AES\_TypeDef}!KEYR1@{KEYR1}}
\index{KEYR1@{KEYR1}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KEYR1}{KEYR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t KEYR1}

AES key register 1, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00270}{270}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_a74329f3ed3d4cd96916a562b8c0fbfb6}\label{structAES__TypeDef_a74329f3ed3d4cd96916a562b8c0fbfb6} 
\index{AES\_TypeDef@{AES\_TypeDef}!KEYR2@{KEYR2}}
\index{KEYR2@{KEYR2}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KEYR2}{KEYR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t KEYR2}

AES key register 2, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00271}{271}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_acc956c181c904baaa08f4de7e62bc647}\label{structAES__TypeDef_acc956c181c904baaa08f4de7e62bc647} 
\index{AES\_TypeDef@{AES\_TypeDef}!KEYR3@{KEYR3}}
\index{KEYR3@{KEYR3}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KEYR3}{KEYR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t KEYR3}

AES key register 3, Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00272}{272}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_afa7abf06fa1b34ac6cd58415abe0e256}\label{structAES__TypeDef_afa7abf06fa1b34ac6cd58415abe0e256} 
\index{AES\_TypeDef@{AES\_TypeDef}!KEYR4@{KEYR4}}
\index{KEYR4@{KEYR4}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KEYR4}{KEYR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t KEYR4}

AES key register 4, Address offset\+: 0x30 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00277}{277}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_a8e00ebc68e69a9527059120798e48af6}\label{structAES__TypeDef_a8e00ebc68e69a9527059120798e48af6} 
\index{AES\_TypeDef@{AES\_TypeDef}!KEYR5@{KEYR5}}
\index{KEYR5@{KEYR5}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KEYR5}{KEYR5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t KEYR5}

AES key register 5, Address offset\+: 0x34 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00278}{278}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_af66276e9e3c3d852d7aef38688158f79}\label{structAES__TypeDef_af66276e9e3c3d852d7aef38688158f79} 
\index{AES\_TypeDef@{AES\_TypeDef}!KEYR6@{KEYR6}}
\index{KEYR6@{KEYR6}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KEYR6}{KEYR6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t KEYR6}

AES key register 6, Address offset\+: 0x38 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00279}{279}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_afc0767a0bb1c1169de50f70962af0ddb}\label{structAES__TypeDef_afc0767a0bb1c1169de50f70962af0ddb} 
\index{AES\_TypeDef@{AES\_TypeDef}!KEYR7@{KEYR7}}
\index{KEYR7@{KEYR7}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KEYR7}{KEYR7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t KEYR7}

AES key register 7, Address offset\+: 0x3C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00280}{280}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}\label{structAES__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360} 
\index{AES\_TypeDef@{AES\_TypeDef}!SR@{SR}}
\index{SR@{SR}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

AES status register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00266}{266}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_ab2845d8a28f022e11db9203ae4f10e52}\label{structAES__TypeDef_ab2845d8a28f022e11db9203ae4f10e52} 
\index{AES\_TypeDef@{AES\_TypeDef}!SUSP0R@{SUSP0R}}
\index{SUSP0R@{SUSP0R}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SUSP0R}{SUSP0R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SUSP0R}

AES Suspend register 0, Address offset\+: 0x40 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00281}{281}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_a77bc88f5d51f276b4b65504e8026d637}\label{structAES__TypeDef_a77bc88f5d51f276b4b65504e8026d637} 
\index{AES\_TypeDef@{AES\_TypeDef}!SUSP1R@{SUSP1R}}
\index{SUSP1R@{SUSP1R}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SUSP1R}{SUSP1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SUSP1R}

AES Suspend register 1, Address offset\+: 0x44 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00282}{282}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_ab232392610ee61f18af8b2054610e0f2}\label{structAES__TypeDef_ab232392610ee61f18af8b2054610e0f2} 
\index{AES\_TypeDef@{AES\_TypeDef}!SUSP2R@{SUSP2R}}
\index{SUSP2R@{SUSP2R}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SUSP2R}{SUSP2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SUSP2R}

AES Suspend register 2, Address offset\+: 0x48 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00283}{283}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_a2042d25f011691711cc4613771bdc5d6}\label{structAES__TypeDef_a2042d25f011691711cc4613771bdc5d6} 
\index{AES\_TypeDef@{AES\_TypeDef}!SUSP3R@{SUSP3R}}
\index{SUSP3R@{SUSP3R}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SUSP3R}{SUSP3R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SUSP3R}

AES Suspend register 3, Address offset\+: 0x4C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00284}{284}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_af1e6d5f1aff2946fa3dc78f83cdbd6f8}\label{structAES__TypeDef_af1e6d5f1aff2946fa3dc78f83cdbd6f8} 
\index{AES\_TypeDef@{AES\_TypeDef}!SUSP4R@{SUSP4R}}
\index{SUSP4R@{SUSP4R}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SUSP4R}{SUSP4R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SUSP4R}

AES Suspend register 4, Address offset\+: 0x50 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00285}{285}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_a68a69835e932e0ec40d4f1ee68fdf81e}\label{structAES__TypeDef_a68a69835e932e0ec40d4f1ee68fdf81e} 
\index{AES\_TypeDef@{AES\_TypeDef}!SUSP5R@{SUSP5R}}
\index{SUSP5R@{SUSP5R}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SUSP5R}{SUSP5R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SUSP5R}

AES Suspend register 5, Address offset\+: 0x54 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00286}{286}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_ab08b7a0ae06a0c3b4b8e0287fa64eefc}\label{structAES__TypeDef_ab08b7a0ae06a0c3b4b8e0287fa64eefc} 
\index{AES\_TypeDef@{AES\_TypeDef}!SUSP6R@{SUSP6R}}
\index{SUSP6R@{SUSP6R}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SUSP6R}{SUSP6R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SUSP6R}

AES Suspend register 6, Address offset\+: 0x58 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00287}{287}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structAES__TypeDef_a36453d9986d0f2b0e777ef3f5dca8908}\label{structAES__TypeDef_a36453d9986d0f2b0e777ef3f5dca8908} 
\index{AES\_TypeDef@{AES\_TypeDef}!SUSP7R@{SUSP7R}}
\index{SUSP7R@{SUSP7R}!AES\_TypeDef@{AES\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SUSP7R}{SUSP7R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SUSP7R}

AES Suspend register 7, Address offset\+: 0x6C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00288}{288}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
