

================================================================
== Vitis HLS Report for 'fft2dProc'
================================================================
* Date:           Thu Jan 27 12:45:14 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.086 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%l_transBlkMatrixStream = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:101]   --->   Operation 17 'alloca' 'l_transBlkMatrixStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%l_rowProcOutStream = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:106]   --->   Operation 18 'alloca' 'l_rowProcOutStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%l_invTranspBlkMatrixStream = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:112]   --->   Operation 19 'alloca' 'l_invTranspBlkMatrixStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%l_transpMatrixStream = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:117]   --->   Operation 20 'alloca' 'l_transpMatrixStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%l_transpBlkMatrixStream2 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:122]   --->   Operation 21 'alloca' 'l_transpBlkMatrixStream2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%l_colProcOutStream = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:127]   --->   Operation 22 'alloca' 'l_colProcOutStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%l_invTranspBlkMatrixStream2 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:132]   --->   Operation 23 'alloca' 'l_invTranspBlkMatrixStream2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln149 = call void @transpWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> > >, i512 %fftInStrm, i512 %l_transBlkMatrixStream" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:149]   --->   Operation 24 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln149 = call void @transpWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> > >, i512 %fftInStrm, i512 %l_transBlkMatrixStream" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:149]   --->   Operation 25 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln153 = call void @sliceProcessor.1, i512 %l_transBlkMatrixStream, i512 %l_rowProcOutStream, i2 %control_count_V_7, i2 %control_bits_V_7, i2 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i45 %delayline_Array_14, i45 %delayline_Array_16, i45 %delayline_Array_19, i32 %control_delayline_Array_17, i32 %control_delayline_Array_2, i32 %control_delayline_Array_18, i45 %delayline_Array_12, i45 %delayline_Array_15, i45 %delayline_Array_17, i18 %twiddleObj_twiddleTable_M_imag_V_2, i2 %control_count_V_6, i2 %control_bits_V_6, i2 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i51 %delayline_Array_4, i51 %delayline_Array_8, i51 %delayline_Array_10, i32 %control_delayline_Array_14, i32 %control_delayline_Array_15, i32 %control_delayline_Array_16, i51 %delayline_Array_3, i51 %delayline_Array_7, i51 %delayline_Array_9, i2 %control_count_V_2, i2 %control_bits_V_2, i2 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i45 %delayline_Array_29, i45 %delayline_Array_32, i45 %delayline_Array_34, i32 %control_delayline_Array_23, i32 %control_delayline_Array_1, i32 %control_delayline_Array_3, i45 %delayline_Array_28, i45 %delayline_Array_31, i45 %delayline_Array_33, i18 %twiddleObj_twiddleTable_M_imag_V_3, i2 %control_count_V_1, i2 %control_bits_V_1, i2 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i51 %delayline_Array_21, i51 %delayline_Array_23, i51 %delayline_Array_27, i32 %control_delayline_Array_19, i32 %control_delayline_Array_20, i32 %control_delayline_Array_22, i51 %delayline_Array_20, i51 %delayline_Array_22, i51 %delayline_Array_26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:153]   --->   Operation 26 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln153 = call void @sliceProcessor.1, i512 %l_transBlkMatrixStream, i512 %l_rowProcOutStream, i2 %control_count_V_7, i2 %control_bits_V_7, i2 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i45 %delayline_Array_14, i45 %delayline_Array_16, i45 %delayline_Array_19, i32 %control_delayline_Array_17, i32 %control_delayline_Array_2, i32 %control_delayline_Array_18, i45 %delayline_Array_12, i45 %delayline_Array_15, i45 %delayline_Array_17, i18 %twiddleObj_twiddleTable_M_imag_V_2, i2 %control_count_V_6, i2 %control_bits_V_6, i2 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i51 %delayline_Array_4, i51 %delayline_Array_8, i51 %delayline_Array_10, i32 %control_delayline_Array_14, i32 %control_delayline_Array_15, i32 %control_delayline_Array_16, i51 %delayline_Array_3, i51 %delayline_Array_7, i51 %delayline_Array_9, i2 %control_count_V_2, i2 %control_bits_V_2, i2 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i45 %delayline_Array_29, i45 %delayline_Array_32, i45 %delayline_Array_34, i32 %control_delayline_Array_23, i32 %control_delayline_Array_1, i32 %control_delayline_Array_3, i45 %delayline_Array_28, i45 %delayline_Array_31, i45 %delayline_Array_33, i18 %twiddleObj_twiddleTable_M_imag_V_3, i2 %control_count_V_1, i2 %control_bits_V_1, i2 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i51 %delayline_Array_21, i51 %delayline_Array_23, i51 %delayline_Array_27, i32 %control_delayline_Array_19, i32 %control_delayline_Array_20, i32 %control_delayline_Array_22, i51 %delayline_Array_20, i51 %delayline_Array_22, i51 %delayline_Array_26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:153]   --->   Operation 27 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln156 = call void @invTranspWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i512 %l_rowProcOutStream, i512 %l_invTranspBlkMatrixStream" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:156]   --->   Operation 28 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln156 = call void @invTranspWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i512 %l_rowProcOutStream, i512 %l_invTranspBlkMatrixStream" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:156]   --->   Operation 29 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln160 = call void @transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i512 %l_invTranspBlkMatrixStream, i512 %l_transpMatrixStream" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:160]   --->   Operation 30 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln160 = call void @transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i512 %l_invTranspBlkMatrixStream, i512 %l_transpMatrixStream" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:160]   --->   Operation 31 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln164 = call void @transpWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i512 %l_transpMatrixStream, i512 %l_transpBlkMatrixStream2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:164]   --->   Operation 32 'call' 'call_ln164' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln164 = call void @transpWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i512 %l_transpMatrixStream, i512 %l_transpBlkMatrixStream2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:164]   --->   Operation 33 'call' 'call_ln164' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln168 = call void @sliceProcessor, i512 %l_transpBlkMatrixStream2, i512 %l_colProcOutStream, i2 %control_count_V_3, i2 %control_bits_V_3, i2 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i55 %delayline_Array_38, i55 %delayline_Array_40, i55 %delayline_Array_18, i32 %control_delayline_Array_4, i32 %control_delayline_Array_5, i32 %control_delayline_Array_7, i55 %delayline_Array_37, i55 %delayline_Array_39, i55 %delayline_Array_6, i18 %twiddleObj_twiddleTable_M_imag_V, i2 %control_count_V, i2 %control_bits_V, i2 %sample_in_read_count_V, i1 %delay_line_stall, i61 %delayline_Array_1, i61 %delayline_Array_11, i61 %delayline_Array_36, i32 %control_delayline_Array, i32 %control_delayline_Array_6, i32 %control_delayline_Array_21, i61 %delayline_Array, i61 %delayline_Array_45, i61 %delayline_Array_25, i2 %control_count_V_5, i2 %control_bits_V_5, i2 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i55 %delayline_Array_35, i55 %delayline_Array_47, i55 %delayline_Array_2, i32 %control_delayline_Array_13, i32 %control_delayline_Array_11, i32 %control_delayline_Array_12, i55 %delayline_Array_24, i55 %delayline_Array_46, i55 %delayline_Array_5, i18 %twiddleObj_twiddleTable_M_imag_V_1, i2 %control_count_V_4, i2 %control_bits_V_4, i2 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i61 %delayline_Array_41, i61 %delayline_Array_43, i61 %delayline_Array_13, i32 %control_delayline_Array_8, i32 %control_delayline_Array_9, i32 %control_delayline_Array_10, i61 %delayline_Array_30, i61 %delayline_Array_42, i61 %delayline_Array_44" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:168]   --->   Operation 34 'call' 'call_ln168' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln168 = call void @sliceProcessor, i512 %l_transpBlkMatrixStream2, i512 %l_colProcOutStream, i2 %control_count_V_3, i2 %control_bits_V_3, i2 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i55 %delayline_Array_38, i55 %delayline_Array_40, i55 %delayline_Array_18, i32 %control_delayline_Array_4, i32 %control_delayline_Array_5, i32 %control_delayline_Array_7, i55 %delayline_Array_37, i55 %delayline_Array_39, i55 %delayline_Array_6, i18 %twiddleObj_twiddleTable_M_imag_V, i2 %control_count_V, i2 %control_bits_V, i2 %sample_in_read_count_V, i1 %delay_line_stall, i61 %delayline_Array_1, i61 %delayline_Array_11, i61 %delayline_Array_36, i32 %control_delayline_Array, i32 %control_delayline_Array_6, i32 %control_delayline_Array_21, i61 %delayline_Array, i61 %delayline_Array_45, i61 %delayline_Array_25, i2 %control_count_V_5, i2 %control_bits_V_5, i2 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i55 %delayline_Array_35, i55 %delayline_Array_47, i55 %delayline_Array_2, i32 %control_delayline_Array_13, i32 %control_delayline_Array_11, i32 %control_delayline_Array_12, i55 %delayline_Array_24, i55 %delayline_Array_46, i55 %delayline_Array_5, i18 %twiddleObj_twiddleTable_M_imag_V_1, i2 %control_count_V_4, i2 %control_bits_V_4, i2 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i61 %delayline_Array_41, i61 %delayline_Array_43, i61 %delayline_Array_13, i32 %control_delayline_Array_8, i32 %control_delayline_Array_9, i32 %control_delayline_Array_10, i61 %delayline_Array_30, i61 %delayline_Array_42, i61 %delayline_Array_44" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:168]   --->   Operation 35 'call' 'call_ln168' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln171 = call void @invTranspWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<32, 18, 5, 3, 0> > >, i512 %l_colProcOutStream, i512 %l_invTranspBlkMatrixStream2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:171]   --->   Operation 36 'call' 'call_ln171' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln171 = call void @invTranspWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<32, 18, 5, 3, 0> > >, i512 %l_colProcOutStream, i512 %l_invTranspBlkMatrixStream2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:171]   --->   Operation 37 'call' 'call_ln171' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln175 = call void @transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<32, 18, 5, 3, 0> > >, i512 %l_invTranspBlkMatrixStream2, i512 %fftOutStrm" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:175]   --->   Operation 38 'call' 'call_ln175' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 39 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13"   --->   Operation 39 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fftOutStrm, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fftInStrm, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 42 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @l_transBlkMatrixStream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %l_transBlkMatrixStream, i512 %l_transBlkMatrixStream"   --->   Operation 42 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln103 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_transBlkMatrixStream, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:103]   --->   Operation 43 'specmemcore' 'specmemcore_ln103' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_transBlkMatrixStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 45 [1/1] (0.00ns)   --->   "%empty_365 = specchannel i32 @_ssdm_op_SpecChannel, void @l_rowProcOutStream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %l_rowProcOutStream, i512 %l_rowProcOutStream"   --->   Operation 45 'specchannel' 'empty_365' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln108 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_rowProcOutStream, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:108]   --->   Operation 46 'specmemcore' 'specmemcore_ln108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_rowProcOutStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 48 [1/1] (0.00ns)   --->   "%empty_366 = specchannel i32 @_ssdm_op_SpecChannel, void @l_invTranspBlkMatrixStream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %l_invTranspBlkMatrixStream, i512 %l_invTranspBlkMatrixStream"   --->   Operation 48 'specchannel' 'empty_366' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln114 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_invTranspBlkMatrixStream, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:114]   --->   Operation 49 'specmemcore' 'specmemcore_ln114' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_invTranspBlkMatrixStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 51 [1/1] (0.00ns)   --->   "%empty_367 = specchannel i32 @_ssdm_op_SpecChannel, void @l_transpMatrixStream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %l_transpMatrixStream, i512 %l_transpMatrixStream"   --->   Operation 51 'specchannel' 'empty_367' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln119 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_transpMatrixStream, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:119]   --->   Operation 52 'specmemcore' 'specmemcore_ln119' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_transpMatrixStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 54 [1/1] (0.00ns)   --->   "%empty_368 = specchannel i32 @_ssdm_op_SpecChannel, void @l_transpBlkMatrixStream2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %l_transpBlkMatrixStream2, i512 %l_transpBlkMatrixStream2"   --->   Operation 54 'specchannel' 'empty_368' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln124 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_transpBlkMatrixStream2, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:124]   --->   Operation 55 'specmemcore' 'specmemcore_ln124' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_transpBlkMatrixStream2, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 57 [1/1] (0.00ns)   --->   "%empty_369 = specchannel i32 @_ssdm_op_SpecChannel, void @l_colProcOutStream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %l_colProcOutStream, i512 %l_colProcOutStream"   --->   Operation 57 'specchannel' 'empty_369' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_colProcOutStream, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:129]   --->   Operation 58 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_colProcOutStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 60 [1/1] (0.00ns)   --->   "%empty_370 = specchannel i32 @_ssdm_op_SpecChannel, void @l_invTranspBlkMatrixStream2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %l_invTranspBlkMatrixStream2, i512 %l_invTranspBlkMatrixStream2"   --->   Operation 60 'specchannel' 'empty_370' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln134 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_invTranspBlkMatrixStream2, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:134]   --->   Operation 61 'specmemcore' 'specmemcore_ln134' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_invTranspBlkMatrixStream2, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln175 = call void @transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<32, 18, 5, 3, 0> > >, i512 %l_invTranspBlkMatrixStream2, i512 %fftOutStrm" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:175]   --->   Operation 63 'call' 'call_ln175' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln177 = ret" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:177]   --->   Operation 64 'ret' 'ret_ln177' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
