Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Aug 24 18:57:54 2018
| Host         : benjamin-VirtualBox running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file lab_9_control_sets_placed.rpt
| Design       : lab_9
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           23 |
| No           | No                    | Yes                    |              18 |            5 |
| No           | Yes                   | No                     |              21 |            8 |
| Yes          | No                    | No                     |              35 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------------------+----------------------------------+------------------+----------------+
|          Clock Signal         |             Enable Signal            |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------------+--------------------------------------+----------------------------------+------------------+----------------+
|  ins/inst/clk_out1            | uart_/baud8_tick_blk/acc[18]         |                                  |                2 |              3 |
|  ins/inst/clk_out1            | video_input_port/ret_bg              |                                  |                2 |              8 |
|  ins/inst/clk_out1            | video_input_port/ret_br              |                                  |                2 |              8 |
|  ins/inst/clk_out1            | video_input_port/ret_bb              |                                  |                2 |              8 |
|  ins/inst/clk_out1            | uart_/uart_rx_blk/rx_data[7]_i_1_n_0 |                                  |                3 |              8 |
|  ins/inst/clk_out2            |                                      | nolabel_line105/VGA_COLOR_reg[0] |                4 |              9 |
|  ins/inst/clk_out2            | nolabel_line105/vc[11]_i_2_n_0       | nolabel_line105/vc[11]_i_1_n_0   |                3 |             11 |
|  ins/inst/clk_out2            |                                      | nolabel_line105/hc[11]_i_1_n_0   |                4 |             12 |
|  video_input_port/rx_ready_12 |                                      | reset_addra                      |                5 |             18 |
|  ins/inst/clk_out2            |                                      |                                  |               12 |             18 |
|  ins/inst/clk_out1            |                                      |                                  |               11 |             33 |
+-------------------------------+--------------------------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 8      |                     4 |
| 9      |                     1 |
| 11     |                     1 |
| 12     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


