Info: Starting: Create simulation model
Info: qsys-generate /home/ismael/wiphy-build/bladeRF-wiphy/fpga/ip/altera/viterbi_decoder/viterbi_decoder.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/ismael/wiphy-build/bladeRF-wiphy/fpga/ip/altera/viterbi_decoder/viterbi_decoder/simulation --family="Cyclone V" --part=Unknown
Progress: Loading viterbi_decoder/viterbi_decoder.qsys
Progress: Reading input file
Progress: Adding viterbi_ii_0 [altera_viterbi_ii 19.1]
Warning: viterbi_ii_0: Used altera_viterbi_ii 20.1 (instead of 19.1)
Progress: Parameterizing module viterbi_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: viterbi_decoder.viterbi_ii_0: Input data list:   {eras_sym[1:0]   } {rr[15:0]   }
Info: viterbi_decoder.viterbi_ii_0: Output data list: {normalizations[7:0]   } {decbit[0:0]   }
Info: viterbi_decoder: Generating viterbi_decoder "viterbi_decoder" for SIM_VERILOG
Info: viterbi_ii_0: "viterbi_decoder" instantiated altera_viterbi_ii "viterbi_ii_0"
Info: viterbi_decoder: Done "viterbi_decoder" with 2 modules, 78 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/ismael/wiphy-build/bladeRF-wiphy/fpga/ip/altera/viterbi_decoder/viterbi_decoder/viterbi_decoder.spd --output-directory=/home/ismael/wiphy-build/bladeRF-wiphy/fpga/ip/altera/viterbi_decoder/viterbi_decoder/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/ismael/wiphy-build/bladeRF-wiphy/fpga/ip/altera/viterbi_decoder/viterbi_decoder/viterbi_decoder.spd --output-directory=/home/ismael/wiphy-build/bladeRF-wiphy/fpga/ip/altera/viterbi_decoder/viterbi_decoder/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/ismael/wiphy-build/bladeRF-wiphy/fpga/ip/altera/viterbi_decoder/viterbi_decoder/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in /home/ismael/wiphy-build/bladeRF-wiphy/fpga/ip/altera/viterbi_decoder/viterbi_decoder/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/ismael/wiphy-build/bladeRF-wiphy/fpga/ip/altera/viterbi_decoder/viterbi_decoder/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/ismael/wiphy-build/bladeRF-wiphy/fpga/ip/altera/viterbi_decoder/viterbi_decoder/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/ismael/wiphy-build/bladeRF-wiphy/fpga/ip/altera/viterbi_decoder/viterbi_decoder/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ismael/wiphy-build/bladeRF-wiphy/fpga/ip/altera/viterbi_decoder/viterbi_decoder.qsys --synthesis=VHDL --output-directory=/home/ismael/wiphy-build/bladeRF-wiphy/fpga/ip/altera/viterbi_decoder/viterbi_decoder/synthesis --family="Cyclone V" --part=Unknown
Progress: Loading viterbi_decoder/viterbi_decoder.qsys
Progress: Reading input file
Progress: Adding viterbi_ii_0 [altera_viterbi_ii 19.1]
Warning: viterbi_ii_0: Used altera_viterbi_ii 20.1 (instead of 19.1)
Progress: Parameterizing module viterbi_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: viterbi_decoder.viterbi_ii_0: Input data list:   {eras_sym[1:0]   } {rr[15:0]   }
Info: viterbi_decoder.viterbi_ii_0: Output data list: {normalizations[7:0]   } {decbit[0:0]   }
Info: viterbi_decoder: Generating viterbi_decoder "viterbi_decoder" for QUARTUS_SYNTH
Info: viterbi_ii_0: "viterbi_decoder" instantiated altera_viterbi_ii "viterbi_ii_0"
Info: viterbi_decoder: Done "viterbi_decoder" with 2 modules, 24 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
