export PATH=C:/Xilinx/SDx/2017.1/Vivado/bin;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/gcc/bin;C:/Xilinx/SDx/2017.1/Vivado_HLS/msys/bin;C:/Xilinx/SDx/2017.1/Vivado_HLS/bin;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/bin;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/bin;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/clang/bin;C:/Xilinx/SDx/2017.1/Vivado_HLS/bin;C:/Xilinx/SDx/2017.1/Vivado_HLS/lib/win64.o;C:/Xilinx/SDx/2017.1/Vivado_HLS/tps/win64/jre/bin/server;C:/Xilinx/SDx/2017.1/Vivado_HLS/tps/win64/jre/bin;C:/Xilinx/SDx/2017.1/SDK/bin;C:\Xilinx\SDx\2017.1\Vivado_HLS\bin\..\msys\bin;C:/Xilinx/SDx/2017.1/Vivado/bin;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/gcc/bin;C:/Xilinx/SDx/2017.1/Vivado_HLS/msys/bin;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/bin;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/bin;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/clang/bin;C:\ProgramData\Anaconda3;C:\ProgramData\Anaconda3\Library\mingw-w64\bin;C:\ProgramData\Anaconda3\Library\usr\bin;C:\ProgramData\Anaconda3\Library\bin;C:\ProgramData\Anaconda3\Scripts;C:\ProgramData\Anaconda2;C:\ProgramData\Anaconda2\Library\mingw-w64\bin;C:\ProgramData\Anaconda2\Library\usr\bin;C:\ProgramData\Anaconda2\Library\bin;C:\ProgramData\Anaconda2\Scripts;C:\WINDOWS\system32;C:\WINDOWS;C:\WINDOWS\System32\Wbem;C:\WINDOWS\System32\WindowsPowerShell\v1.0\;C:\Program Files\MATLAB\R2016b\bin;C:\Program Files (x86)\NVIDIA Corporation\PhysX\Common;C:\Program Files\Git\cmd;C:\Program Files\MiKTeX 2.9\miktex\bin\x64\;C:\Program Files (x86)\Pandoc\;C:\Program Files\MiKTeX 2.9\miktex\bin\x64\xelatex.exe;C:\WINDOWS\System32\OpenSSH\;C:\Program Files\dotnet\;C:\Program Files\PuTTY\;C:\Users\Jack\AppData\Local\Programs\Python\Python36-32\Scripts\;C:\Users\Jack\AppData\Local\Programs\Python\Python36-32\;C:\Users\Jack\AppData\Local\Microsoft\WindowsApps;;C:\intelFPGA_lite\17.0\modelsim_ase\win32aloem;C:\Program Files (x86)\Nmap;C:/Xilinx/SDx/2017.1/Vivado_HLS\tps\mingw\6.2.0\win64.o\nt\bin;C:/Xilinx/SDx/2017.1/Vivado_HLS\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/fpo_v6_1;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/fpo_v7_0;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/fft_v9_0;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/opencv;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/fir_v7_0;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/dds_v6_0;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/fpo_v6_1;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/fpo_v7_0;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/fft_v9_0;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/opencv;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/fir_v7_0;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/dds_v6_0
export LD_LIBRARY_PATH=C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/graphviz/lib;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/bin;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/graphviz/lib;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/bin;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/fpo_v6_1;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/fpo_v7_0;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/fft_v9_0;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/opencv;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/fir_v7_0;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/dds_v6_0;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/gdb_v7_2;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/fpo_v6_1;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/fpo_v7_0;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/fft_v9_0;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/opencv;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/fir_v7_0;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/dds_v6_0;C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/gdb_v7_2
export HDI_APPROOT=C:/Xilinx/SDx/2017.1/Vivado_HLS
export XILINX_OPENCL_CLANG=C:/Xilinx/SDx/2017.1/Vivado_HLS/win64/tools/clang
export RDI_PLATFORM=win64
bugpoint -mlimit=32000  --load libhls_support.so  --load libhls_bugpoint.so  -hls -strip  -function-uniquify -auto-function-inline -globaldce  -ptrArgReplace -mem2reg -instcombine -dce  -reset-lda  -loop-simplify -indvars -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-flatten -gvn -instcombine -dce  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -array-burst -promote-global-argument -dce  -axi4-lower -array-seg-normalize  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm  -inst-simplify -dce  -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine  -dce   -deadargelim -doublePtrSimplify  -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr  -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -global-constprop -gvn -mem2reg -instcombine -dce  -loop-bound  -loop-merge -dce  -bitwidthmin  -deadargelim -dce  -canonicalize-dataflow -dce  -scalar-propagation -deadargelim -globaldce -mem2reg   -interface-preproc -interface-gen  -deadargelim -directive-preproc -inst-simplify -dce  -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -bitop-raise  -inst-simplify -inst-rectify -instcombine -adce -deadargelim  -loop-simplify -phi-opt -bitop-raise  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -loop-simplify  -mergereturn -inst-simplify -inst-rectify  -dce -bitop-lower  -loop-rewind -pointer-simplify -dce -cfgopt  -read-loop-dep -dce -bitwidth -loop-dep -check-stream -norm-name -legalize  -validate-dataflow  C:/Users/Jack/Desktop/FPGA_DeconvAcc/mnist/STDD/fpga_syn/5.13/fpga_syn/solution1/.autopilot/db/a.o.2.bc
llvm-dis bugpoint-reduced-simplified.bc 
