

================================================================
== Vitis HLS Report for 'fc3_layer'
================================================================
* Date:           Mon Apr  7 23:44:51 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        lenet_proj
* Solution:       lenet (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.60 ns | 9.198 ns |   3.40 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1219|     1219| 15.359 us | 15.359 us |  1219|  1219|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_187_1  |     1189|     1189|       434|         84|          2|    10|    yes   |
        |- VITIS_LOOP_197_3  |       19|       19|         3|          2|          2|     9|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 84, depth = 434
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 447
* Pipeline : 2
  Pipeline-0 : II = 84, D = 434, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 }
  Pipeline-1 : II = 2, D = 3, States = { 438 439 440 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 436 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 2 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 441 440 
440 --> 438 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32, i32, void @empty_24, i32, i32, void @empty_24, void @empty_24, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_24"   --->   Operation 448 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%predicted_class_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %predicted_class"   --->   Operation 449 'read' 'predicted_class_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%fc3_input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %fc3_input"   --->   Operation 450 'read' 'fc3_input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%logits = alloca i64" [lenet_proj/lenet_support.cpp:178]   --->   Operation 451 'alloca' 'logits' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %fc3_input_read, i32, i32" [lenet_proj/lenet_support.cpp:190]   --->   Operation 452 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln190 = sext i62 %trunc_ln" [lenet_proj/lenet_support.cpp:190]   --->   Operation 453 'sext' 'sext_ln190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln190" [lenet_proj/lenet_support.cpp:190]   --->   Operation 454 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (1.76ns)   --->   "%br_ln187 = br void %bb19" [lenet_proj/lenet_support.cpp:187]   --->   Operation 455 'br' 'br_ln187' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.23>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%i = phi i4 %add_ln187, void %bb19.split4, i4, void" [lenet_proj/lenet_support.cpp:187]   --->   Operation 456 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 %add_ln191_56, void %bb19.split4, i8, void" [lenet_proj/lenet_support.cpp:191]   --->   Operation 457 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%phi_urem = phi i4 %select_ln191, void %bb19.split4, i4, void" [lenet_proj/lenet_support.cpp:191]   --->   Operation 458 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (1.30ns)   --->   "%icmp_ln187 = icmp_eq  i4 %i, i4" [lenet_proj/lenet_support.cpp:187]   --->   Operation 459 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 460 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (1.73ns)   --->   "%add_ln187 = add i4 %i, i4" [lenet_proj/lenet_support.cpp:187]   --->   Operation 461 'add' 'add_ln187' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %bb19.split, void %bb16" [lenet_proj/lenet_support.cpp:187]   --->   Operation 462 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i4 %i" [lenet_proj/lenet_support.cpp:187]   --->   Operation 463 'zext' 'zext_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%fc3_biases_addr = getelementptr i32 %fc3_biases, i64, i64 %zext_ln187" [lenet_proj/lenet_support.cpp:189]   --->   Operation 464 'getelementptr' 'fc3_biases_addr' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 465 [2/2] (2.32ns)   --->   "%fc3_biases_load = load i4 %fc3_biases_addr" [lenet_proj/lenet_support.cpp:189]   --->   Operation 465 'load' 'fc3_biases_load' <Predicate = (!icmp_ln187)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%logits_addr_1 = getelementptr i32 %logits, i64, i64 %zext_ln187" [lenet_proj/lenet_support.cpp:189]   --->   Operation 466 'getelementptr' 'logits_addr_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul, i32, i32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 467 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i4 %phi_urem" [lenet_proj/lenet_support.cpp:191]   --->   Operation 468 'zext' 'zext_ln191' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191" [lenet_proj/lenet_support.cpp:191]   --->   Operation 469 'getelementptr' 'fc3_weights_0_addr' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191" [lenet_proj/lenet_support.cpp:191]   --->   Operation 470 'getelementptr' 'fc3_weights_1_addr' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191" [lenet_proj/lenet_support.cpp:191]   --->   Operation 471 'getelementptr' 'fc3_weights_2_addr' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split917, i2, void %branch332, i2, void %branch333, i2, void %branch334" [lenet_proj/lenet_support.cpp:191]   --->   Operation 472 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 473 [2/2] (3.25ns)   --->   "%fc3_weights_2_load = load i8 %fc3_weights_2_addr" [lenet_proj/lenet_support.cpp:191]   --->   Operation 473 'load' 'fc3_weights_2_load' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_2 : Operation 474 [2/2] (3.25ns)   --->   "%fc3_weights_1_load = load i8 %fc3_weights_1_addr" [lenet_proj/lenet_support.cpp:191]   --->   Operation 474 'load' 'fc3_weights_1_load' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_2 : Operation 475 [2/2] (3.25ns)   --->   "%fc3_weights_0_load = load i8 %fc3_weights_0_addr" [lenet_proj/lenet_support.cpp:191]   --->   Operation 475 'load' 'fc3_weights_0_load' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_2 : Operation 476 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split906, i2, void %branch328, i2, void %branch329, i2, void %branch330" [lenet_proj/lenet_support.cpp:191]   --->   Operation 476 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 477 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split895, i2, void %branch324, i2, void %branch325, i2, void %branch326" [lenet_proj/lenet_support.cpp:191]   --->   Operation 477 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 478 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split884, i2, void %branch320, i2, void %branch321, i2, void %branch322" [lenet_proj/lenet_support.cpp:191]   --->   Operation 478 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 479 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split873, i2, void %branch316, i2, void %branch317, i2, void %branch318" [lenet_proj/lenet_support.cpp:191]   --->   Operation 479 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 480 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split862, i2, void %branch312, i2, void %branch313, i2, void %branch314" [lenet_proj/lenet_support.cpp:191]   --->   Operation 480 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 481 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split851, i2, void %branch308, i2, void %branch309, i2, void %branch310" [lenet_proj/lenet_support.cpp:191]   --->   Operation 481 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 482 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split840, i2, void %branch304, i2, void %branch305, i2, void %branch306" [lenet_proj/lenet_support.cpp:191]   --->   Operation 482 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 483 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split829, i2, void %branch300, i2, void %branch301, i2, void %branch302" [lenet_proj/lenet_support.cpp:191]   --->   Operation 483 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 484 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split818, i2, void %branch296, i2, void %branch297, i2, void %branch298" [lenet_proj/lenet_support.cpp:191]   --->   Operation 484 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 485 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split807, i2, void %branch292, i2, void %branch293, i2, void %branch294" [lenet_proj/lenet_support.cpp:191]   --->   Operation 485 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 486 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split796, i2, void %branch288, i2, void %branch289, i2, void %branch290" [lenet_proj/lenet_support.cpp:191]   --->   Operation 486 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 487 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split785, i2, void %branch284, i2, void %branch285, i2, void %branch286" [lenet_proj/lenet_support.cpp:191]   --->   Operation 487 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 488 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split774, i2, void %branch280, i2, void %branch281, i2, void %branch282" [lenet_proj/lenet_support.cpp:191]   --->   Operation 488 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 489 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split763, i2, void %branch276, i2, void %branch277, i2, void %branch278" [lenet_proj/lenet_support.cpp:191]   --->   Operation 489 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 490 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split752, i2, void %branch272, i2, void %branch273, i2, void %branch274" [lenet_proj/lenet_support.cpp:191]   --->   Operation 490 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 491 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split741, i2, void %branch268, i2, void %branch269, i2, void %branch270" [lenet_proj/lenet_support.cpp:191]   --->   Operation 491 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 492 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split730, i2, void %branch264, i2, void %branch265, i2, void %branch266" [lenet_proj/lenet_support.cpp:191]   --->   Operation 492 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 493 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split719, i2, void %branch260, i2, void %branch261, i2, void %branch262" [lenet_proj/lenet_support.cpp:191]   --->   Operation 493 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 494 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split708, i2, void %branch256, i2, void %branch257, i2, void %branch258" [lenet_proj/lenet_support.cpp:191]   --->   Operation 494 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 495 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split697, i2, void %branch252, i2, void %branch253, i2, void %branch254" [lenet_proj/lenet_support.cpp:191]   --->   Operation 495 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 496 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split686, i2, void %branch248, i2, void %branch249, i2, void %branch250" [lenet_proj/lenet_support.cpp:191]   --->   Operation 496 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 497 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split675, i2, void %branch244, i2, void %branch245, i2, void %branch246" [lenet_proj/lenet_support.cpp:191]   --->   Operation 497 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 498 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split664, i2, void %branch240, i2, void %branch241, i2, void %branch242" [lenet_proj/lenet_support.cpp:191]   --->   Operation 498 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 499 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split653, i2, void %branch236, i2, void %branch237, i2, void %branch238" [lenet_proj/lenet_support.cpp:191]   --->   Operation 499 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 500 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split642, i2, void %branch232, i2, void %branch233, i2, void %branch234" [lenet_proj/lenet_support.cpp:191]   --->   Operation 500 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 501 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split631, i2, void %branch228, i2, void %branch229, i2, void %branch230" [lenet_proj/lenet_support.cpp:191]   --->   Operation 501 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 502 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split620, i2, void %branch224, i2, void %branch225, i2, void %branch226" [lenet_proj/lenet_support.cpp:191]   --->   Operation 502 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 503 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split609, i2, void %branch220, i2, void %branch221, i2, void %branch222" [lenet_proj/lenet_support.cpp:191]   --->   Operation 503 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 504 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split598, i2, void %branch216, i2, void %branch217, i2, void %branch218" [lenet_proj/lenet_support.cpp:191]   --->   Operation 504 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 505 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split587, i2, void %branch212, i2, void %branch213, i2, void %branch214" [lenet_proj/lenet_support.cpp:191]   --->   Operation 505 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 506 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split576, i2, void %branch208, i2, void %branch209, i2, void %branch210" [lenet_proj/lenet_support.cpp:191]   --->   Operation 506 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 507 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split565, i2, void %branch204, i2, void %branch205, i2, void %branch206" [lenet_proj/lenet_support.cpp:191]   --->   Operation 507 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 508 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split554, i2, void %branch200, i2, void %branch201, i2, void %branch202" [lenet_proj/lenet_support.cpp:191]   --->   Operation 508 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 509 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split543, i2, void %branch196, i2, void %branch197, i2, void %branch198" [lenet_proj/lenet_support.cpp:191]   --->   Operation 509 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 510 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split532, i2, void %branch192, i2, void %branch193, i2, void %branch194" [lenet_proj/lenet_support.cpp:191]   --->   Operation 510 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 511 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split521, i2, void %branch188, i2, void %branch189, i2, void %branch190" [lenet_proj/lenet_support.cpp:191]   --->   Operation 511 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 512 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split510, i2, void %branch184, i2, void %branch185, i2, void %branch186" [lenet_proj/lenet_support.cpp:191]   --->   Operation 512 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 513 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split499, i2, void %branch180, i2, void %branch181, i2, void %branch182" [lenet_proj/lenet_support.cpp:191]   --->   Operation 513 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 514 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split488, i2, void %branch176, i2, void %branch177, i2, void %branch178" [lenet_proj/lenet_support.cpp:191]   --->   Operation 514 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 515 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split477, i2, void %branch172, i2, void %branch173, i2, void %branch174" [lenet_proj/lenet_support.cpp:191]   --->   Operation 515 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 516 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split466, i2, void %branch168, i2, void %branch169, i2, void %branch170" [lenet_proj/lenet_support.cpp:191]   --->   Operation 516 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 517 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split455, i2, void %branch164, i2, void %branch165, i2, void %branch166" [lenet_proj/lenet_support.cpp:191]   --->   Operation 517 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 518 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split444, i2, void %branch160, i2, void %branch161, i2, void %branch162" [lenet_proj/lenet_support.cpp:191]   --->   Operation 518 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 519 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split433, i2, void %branch156, i2, void %branch157, i2, void %branch158" [lenet_proj/lenet_support.cpp:191]   --->   Operation 519 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 520 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split422, i2, void %branch152, i2, void %branch153, i2, void %branch154" [lenet_proj/lenet_support.cpp:191]   --->   Operation 520 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 521 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split411, i2, void %branch148, i2, void %branch149, i2, void %branch150" [lenet_proj/lenet_support.cpp:191]   --->   Operation 521 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 522 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split400, i2, void %branch144, i2, void %branch145, i2, void %branch146" [lenet_proj/lenet_support.cpp:191]   --->   Operation 522 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 523 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split389, i2, void %branch140, i2, void %branch141, i2, void %branch142" [lenet_proj/lenet_support.cpp:191]   --->   Operation 523 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 524 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split378, i2, void %branch136, i2, void %branch137, i2, void %branch138" [lenet_proj/lenet_support.cpp:191]   --->   Operation 524 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 525 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split367, i2, void %branch132, i2, void %branch133, i2, void %branch134" [lenet_proj/lenet_support.cpp:191]   --->   Operation 525 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 526 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split356, i2, void %branch128, i2, void %branch129, i2, void %branch130" [lenet_proj/lenet_support.cpp:191]   --->   Operation 526 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 527 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split345, i2, void %branch124, i2, void %branch125, i2, void %branch126" [lenet_proj/lenet_support.cpp:191]   --->   Operation 527 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 528 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split334, i2, void %branch120, i2, void %branch121, i2, void %branch122" [lenet_proj/lenet_support.cpp:191]   --->   Operation 528 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 529 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split323, i2, void %branch116, i2, void %branch117, i2, void %branch118" [lenet_proj/lenet_support.cpp:191]   --->   Operation 529 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 530 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split312, i2, void %branch112, i2, void %branch113, i2, void %branch114" [lenet_proj/lenet_support.cpp:191]   --->   Operation 530 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 531 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split301, i2, void %branch108, i2, void %branch109, i2, void %branch110" [lenet_proj/lenet_support.cpp:191]   --->   Operation 531 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 532 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split290, i2, void %branch104, i2, void %branch105, i2, void %branch106" [lenet_proj/lenet_support.cpp:191]   --->   Operation 532 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 533 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split279, i2, void %branch100, i2, void %branch101, i2, void %branch102" [lenet_proj/lenet_support.cpp:191]   --->   Operation 533 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 534 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split268, i2, void %branch96, i2, void %branch97, i2, void %branch98" [lenet_proj/lenet_support.cpp:191]   --->   Operation 534 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 535 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split257, i2, void %branch92, i2, void %branch93, i2, void %branch94" [lenet_proj/lenet_support.cpp:191]   --->   Operation 535 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 536 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split246, i2, void %branch88, i2, void %branch89, i2, void %branch90" [lenet_proj/lenet_support.cpp:191]   --->   Operation 536 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 537 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split235, i2, void %branch84, i2, void %branch85, i2, void %branch86" [lenet_proj/lenet_support.cpp:191]   --->   Operation 537 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 538 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split224, i2, void %branch80, i2, void %branch81, i2, void %branch82" [lenet_proj/lenet_support.cpp:191]   --->   Operation 538 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 539 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split213, i2, void %branch76, i2, void %branch77, i2, void %branch78" [lenet_proj/lenet_support.cpp:191]   --->   Operation 539 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 540 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split202, i2, void %branch72, i2, void %branch73, i2, void %branch74" [lenet_proj/lenet_support.cpp:191]   --->   Operation 540 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 541 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split191, i2, void %branch68, i2, void %branch69, i2, void %branch70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 541 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 542 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split180, i2, void %branch64, i2, void %branch65, i2, void %branch66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 542 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 543 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split169, i2, void %branch60, i2, void %branch61, i2, void %branch62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 543 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 544 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split158, i2, void %branch56, i2, void %branch57, i2, void %branch58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 544 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 545 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split147, i2, void %branch52, i2, void %branch53, i2, void %branch54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 545 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 546 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split136, i2, void %branch48, i2, void %branch49, i2, void %branch50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 546 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 547 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split125, i2, void %branch44, i2, void %branch45, i2, void %branch46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 547 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 548 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split114, i2, void %branch40, i2, void %branch41, i2, void %branch42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 548 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 549 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split103, i2, void %branch36, i2, void %branch37, i2, void %branch38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 549 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 550 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split92, i2, void %branch32, i2, void %branch33, i2, void %branch34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 550 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 551 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split81, i2, void %branch28, i2, void %branch29, i2, void %branch30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 551 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 552 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split70, i2, void %branch24, i2, void %branch25, i2, void %branch26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 552 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 553 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split59, i2, void %branch20, i2, void %branch21, i2, void %branch22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 553 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 554 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split48, i2, void %branch16, i2, void %branch17, i2, void %branch18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 554 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 555 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split37, i2, void %branch12, i2, void %branch13, i2, void %branch14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 555 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 556 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split26, i2, void %branch8, i2, void %branch9, i2, void %branch10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 556 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 557 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split15, i2, void %branch4, i2, void %branch5, i2, void %branch6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 557 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>
ST_2 : Operation 558 [1/1] (1.86ns)   --->   "%switch_ln191 = switch i2 %trunc_ln5, void %bb19.split4, i2, void %branch0, i2, void %branch1, i2, void %branch2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 558 'switch' 'switch_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.86>

State 3 <SV = 2> <Delay = 9.19>
ST_3 : Operation 559 [1/2] (2.32ns)   --->   "%fc3_biases_load = load i4 %fc3_biases_addr" [lenet_proj/lenet_support.cpp:189]   --->   Operation 559 'load' 'fc3_biases_load' <Predicate = (!icmp_ln187)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_3 : Operation 560 [7/7] (9.19ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:190]   --->   Operation 560 'readreq' 'empty_54' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln191_2 = zext i4 %phi_urem" [lenet_proj/lenet_support.cpp:191]   --->   Operation 561 'zext' 'zext_ln191_2' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_3 : Operation 562 [1/1] (1.73ns)   --->   "%add_ln191 = add i5 %zext_ln191_2, i5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 562 'add' 'add_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln191_5 = zext i5 %add_ln191" [lenet_proj/lenet_support.cpp:191]   --->   Operation 563 'zext' 'zext_ln191_5' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_3 : Operation 564 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_1 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 564 'getelementptr' 'fc3_weights_0_addr_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_1 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 565 'getelementptr' 'fc3_weights_1_addr_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_1 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 566 'getelementptr' 'fc3_weights_2_addr_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_3 : Operation 567 [1/2] (3.25ns)   --->   "%fc3_weights_2_load = load i8 %fc3_weights_2_addr" [lenet_proj/lenet_support.cpp:191]   --->   Operation 567 'load' 'fc3_weights_2_load' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_3 : Operation 568 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split917" [lenet_proj/lenet_support.cpp:191]   --->   Operation 568 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_3 : Operation 569 [1/2] (3.25ns)   --->   "%fc3_weights_1_load = load i8 %fc3_weights_1_addr" [lenet_proj/lenet_support.cpp:191]   --->   Operation 569 'load' 'fc3_weights_1_load' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_3 : Operation 570 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split917" [lenet_proj/lenet_support.cpp:191]   --->   Operation 570 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_3 : Operation 571 [1/2] (3.25ns)   --->   "%fc3_weights_0_load = load i8 %fc3_weights_0_addr" [lenet_proj/lenet_support.cpp:191]   --->   Operation 571 'load' 'fc3_weights_0_load' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_3 : Operation 572 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split917" [lenet_proj/lenet_support.cpp:191]   --->   Operation 572 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_3 : Operation 573 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_1 = load i8 %fc3_weights_2_addr_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 573 'load' 'fc3_weights_2_load_1' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_3 : Operation 574 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_1 = load i8 %fc3_weights_1_addr_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 574 'load' 'fc3_weights_1_load_1' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_3 : Operation 575 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_1 = load i8 %fc3_weights_0_addr_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 575 'load' 'fc3_weights_0_load_1' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 4 <SV = 3> <Delay = 9.19>
ST_4 : Operation 576 [6/7] (9.19ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:190]   --->   Operation 576 'readreq' 'empty_54' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 577 [1/1] (1.73ns)   --->   "%add_ln191_1 = add i5 %zext_ln191_2, i5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 577 'add' 'add_ln191_1' <Predicate = (!icmp_ln187)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln191_6 = zext i5 %add_ln191_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 578 'zext' 'zext_ln191_6' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_4 : Operation 579 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_2 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 579 'getelementptr' 'fc3_weights_0_addr_2' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_4 : Operation 580 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_2 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 580 'getelementptr' 'fc3_weights_1_addr_2' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_4 : Operation 581 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_2 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 581 'getelementptr' 'fc3_weights_2_addr_2' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_4 : Operation 582 [1/1] (0.00ns)   --->   "%phi_ln191 = phi i32 %fc3_weights_0_load, void %branch332, i32 %fc3_weights_1_load, void %branch333, i32 %fc3_weights_2_load, void %branch334, i32, void %bb19.split" [lenet_proj/lenet_support.cpp:191]   --->   Operation 582 'phi' 'phi_ln191' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_4 : Operation 583 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_1 = load i8 %fc3_weights_2_addr_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 583 'load' 'fc3_weights_2_load_1' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_4 : Operation 584 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split906" [lenet_proj/lenet_support.cpp:191]   --->   Operation 584 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_4 : Operation 585 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_1 = load i8 %fc3_weights_1_addr_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 585 'load' 'fc3_weights_1_load_1' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_4 : Operation 586 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split906" [lenet_proj/lenet_support.cpp:191]   --->   Operation 586 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_4 : Operation 587 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_1 = load i8 %fc3_weights_0_addr_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 587 'load' 'fc3_weights_0_load_1' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_4 : Operation 588 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split906" [lenet_proj/lenet_support.cpp:191]   --->   Operation 588 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_4 : Operation 589 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_2 = load i8 %fc3_weights_2_addr_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 589 'load' 'fc3_weights_2_load_2' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_4 : Operation 590 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_2 = load i8 %fc3_weights_1_addr_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 590 'load' 'fc3_weights_1_load_2' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_4 : Operation 591 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_2 = load i8 %fc3_weights_0_addr_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 591 'load' 'fc3_weights_0_load_2' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 5 <SV = 4> <Delay = 9.19>
ST_5 : Operation 592 [5/7] (9.19ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:190]   --->   Operation 592 'readreq' 'empty_54' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 593 [1/1] (1.78ns)   --->   "%add_ln191_2 = add i5 %zext_ln191_2, i5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 593 'add' 'add_ln191_2' <Predicate = (!icmp_ln187)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln191_7 = zext i5 %add_ln191_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 594 'zext' 'zext_ln191_7' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_5 : Operation 595 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_3 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 595 'getelementptr' 'fc3_weights_0_addr_3' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_5 : Operation 596 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_3 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 596 'getelementptr' 'fc3_weights_1_addr_3' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_5 : Operation 597 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_3 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 597 'getelementptr' 'fc3_weights_2_addr_3' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_5 : Operation 598 [1/1] (0.00ns)   --->   "%phi_ln191_1 = phi i32 %fc3_weights_0_load_1, void %branch328, i32 %fc3_weights_1_load_1, void %branch329, i32 %fc3_weights_2_load_1, void %branch330, i32, void %bb19.split917" [lenet_proj/lenet_support.cpp:191]   --->   Operation 598 'phi' 'phi_ln191_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_5 : Operation 599 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_2 = load i8 %fc3_weights_2_addr_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 599 'load' 'fc3_weights_2_load_2' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_5 : Operation 600 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split895" [lenet_proj/lenet_support.cpp:191]   --->   Operation 600 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_5 : Operation 601 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_2 = load i8 %fc3_weights_1_addr_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 601 'load' 'fc3_weights_1_load_2' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_5 : Operation 602 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split895" [lenet_proj/lenet_support.cpp:191]   --->   Operation 602 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_5 : Operation 603 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_2 = load i8 %fc3_weights_0_addr_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 603 'load' 'fc3_weights_0_load_2' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_5 : Operation 604 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split895" [lenet_proj/lenet_support.cpp:191]   --->   Operation 604 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_5 : Operation 605 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_3 = load i8 %fc3_weights_2_addr_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 605 'load' 'fc3_weights_2_load_3' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_5 : Operation 606 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_3 = load i8 %fc3_weights_1_addr_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 606 'load' 'fc3_weights_1_load_3' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_5 : Operation 607 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_3 = load i8 %fc3_weights_0_addr_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 607 'load' 'fc3_weights_0_load_3' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 6 <SV = 5> <Delay = 9.19>
ST_6 : Operation 608 [4/7] (9.19ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:190]   --->   Operation 608 'readreq' 'empty_54' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 609 [1/1] (0.00ns)   --->   "%or_ln191 = or i4 %phi_urem, i4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 609 'or' 'or_ln191' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_6 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %or_ln191" [lenet_proj/lenet_support.cpp:191]   --->   Operation 610 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_6 : Operation 611 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_4 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 611 'getelementptr' 'fc3_weights_0_addr_4' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_6 : Operation 612 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_4 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 612 'getelementptr' 'fc3_weights_1_addr_4' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_6 : Operation 613 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_4 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 613 'getelementptr' 'fc3_weights_2_addr_4' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_6 : Operation 614 [1/1] (0.00ns)   --->   "%phi_ln191_2 = phi i32 %fc3_weights_0_load_2, void %branch324, i32 %fc3_weights_1_load_2, void %branch325, i32 %fc3_weights_2_load_2, void %branch326, i32, void %bb19.split906" [lenet_proj/lenet_support.cpp:191]   --->   Operation 614 'phi' 'phi_ln191_2' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_6 : Operation 615 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_3 = load i8 %fc3_weights_2_addr_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 615 'load' 'fc3_weights_2_load_3' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_6 : Operation 616 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split884" [lenet_proj/lenet_support.cpp:191]   --->   Operation 616 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_6 : Operation 617 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_3 = load i8 %fc3_weights_1_addr_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 617 'load' 'fc3_weights_1_load_3' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_6 : Operation 618 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split884" [lenet_proj/lenet_support.cpp:191]   --->   Operation 618 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_6 : Operation 619 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_3 = load i8 %fc3_weights_0_addr_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 619 'load' 'fc3_weights_0_load_3' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_6 : Operation 620 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split884" [lenet_proj/lenet_support.cpp:191]   --->   Operation 620 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_6 : Operation 621 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_4 = load i8 %fc3_weights_2_addr_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 621 'load' 'fc3_weights_2_load_4' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_6 : Operation 622 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_4 = load i8 %fc3_weights_1_addr_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 622 'load' 'fc3_weights_1_load_4' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_6 : Operation 623 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_4 = load i8 %fc3_weights_0_addr_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 623 'load' 'fc3_weights_0_load_4' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 7 <SV = 6> <Delay = 9.19>
ST_7 : Operation 624 [3/7] (9.19ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:190]   --->   Operation 624 'readreq' 'empty_54' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 625 [1/1] (1.78ns)   --->   "%add_ln191_3 = add i5 %zext_ln191_2, i5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 625 'add' 'add_ln191_3' <Predicate = (!icmp_ln187)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln191_8 = zext i5 %add_ln191_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 626 'zext' 'zext_ln191_8' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_7 : Operation 627 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_5 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 627 'getelementptr' 'fc3_weights_0_addr_5' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_7 : Operation 628 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_5 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 628 'getelementptr' 'fc3_weights_1_addr_5' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_7 : Operation 629 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_5 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 629 'getelementptr' 'fc3_weights_2_addr_5' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_7 : Operation 630 [1/1] (0.00ns)   --->   "%phi_ln191_3 = phi i32 %fc3_weights_0_load_3, void %branch320, i32 %fc3_weights_1_load_3, void %branch321, i32 %fc3_weights_2_load_3, void %branch322, i32, void %bb19.split895" [lenet_proj/lenet_support.cpp:191]   --->   Operation 630 'phi' 'phi_ln191_3' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_7 : Operation 631 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_4 = load i8 %fc3_weights_2_addr_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 631 'load' 'fc3_weights_2_load_4' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_7 : Operation 632 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split873" [lenet_proj/lenet_support.cpp:191]   --->   Operation 632 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_7 : Operation 633 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_4 = load i8 %fc3_weights_1_addr_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 633 'load' 'fc3_weights_1_load_4' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_7 : Operation 634 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split873" [lenet_proj/lenet_support.cpp:191]   --->   Operation 634 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_7 : Operation 635 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_4 = load i8 %fc3_weights_0_addr_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 635 'load' 'fc3_weights_0_load_4' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_7 : Operation 636 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split873" [lenet_proj/lenet_support.cpp:191]   --->   Operation 636 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_7 : Operation 637 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_5 = load i8 %fc3_weights_2_addr_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 637 'load' 'fc3_weights_2_load_5' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_7 : Operation 638 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_5 = load i8 %fc3_weights_1_addr_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 638 'load' 'fc3_weights_1_load_5' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_7 : Operation 639 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_5 = load i8 %fc3_weights_0_addr_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 639 'load' 'fc3_weights_0_load_5' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 8 <SV = 7> <Delay = 9.19>
ST_8 : Operation 640 [2/7] (9.19ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:190]   --->   Operation 640 'readreq' 'empty_54' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln191_3 = zext i4 %phi_urem" [lenet_proj/lenet_support.cpp:191]   --->   Operation 641 'zext' 'zext_ln191_3' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_8 : Operation 642 [1/1] (1.82ns)   --->   "%add_ln191_4 = add i6 %zext_ln191_3, i6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 642 'add' 'add_ln191_4' <Predicate = (!icmp_ln187)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln191_9 = zext i6 %add_ln191_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 643 'zext' 'zext_ln191_9' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_8 : Operation 644 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_6 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 644 'getelementptr' 'fc3_weights_0_addr_6' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_8 : Operation 645 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_6 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 645 'getelementptr' 'fc3_weights_1_addr_6' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_8 : Operation 646 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_6 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 646 'getelementptr' 'fc3_weights_2_addr_6' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_8 : Operation 647 [1/1] (0.00ns)   --->   "%phi_ln191_4 = phi i32 %fc3_weights_0_load_4, void %branch316, i32 %fc3_weights_1_load_4, void %branch317, i32 %fc3_weights_2_load_4, void %branch318, i32, void %bb19.split884" [lenet_proj/lenet_support.cpp:191]   --->   Operation 647 'phi' 'phi_ln191_4' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_8 : Operation 648 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_5 = load i8 %fc3_weights_2_addr_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 648 'load' 'fc3_weights_2_load_5' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_8 : Operation 649 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split862" [lenet_proj/lenet_support.cpp:191]   --->   Operation 649 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_8 : Operation 650 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_5 = load i8 %fc3_weights_1_addr_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 650 'load' 'fc3_weights_1_load_5' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_8 : Operation 651 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split862" [lenet_proj/lenet_support.cpp:191]   --->   Operation 651 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_8 : Operation 652 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_5 = load i8 %fc3_weights_0_addr_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 652 'load' 'fc3_weights_0_load_5' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_8 : Operation 653 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split862" [lenet_proj/lenet_support.cpp:191]   --->   Operation 653 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_8 : Operation 654 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_6 = load i8 %fc3_weights_2_addr_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 654 'load' 'fc3_weights_2_load_6' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_8 : Operation 655 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_6 = load i8 %fc3_weights_1_addr_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 655 'load' 'fc3_weights_1_load_6' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_8 : Operation 656 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_6 = load i8 %fc3_weights_0_addr_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 656 'load' 'fc3_weights_0_load_6' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 9 <SV = 8> <Delay = 9.19>
ST_9 : Operation 657 [1/7] (9.19ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:190]   --->   Operation 657 'readreq' 'empty_54' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 658 [1/1] (1.82ns)   --->   "%add_ln191_5 = add i6 %zext_ln191_3, i6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 658 'add' 'add_ln191_5' <Predicate = (!icmp_ln187)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln191_10 = zext i6 %add_ln191_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 659 'zext' 'zext_ln191_10' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_9 : Operation 660 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_7 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 660 'getelementptr' 'fc3_weights_0_addr_7' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_9 : Operation 661 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_7 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 661 'getelementptr' 'fc3_weights_1_addr_7' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_9 : Operation 662 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_7 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 662 'getelementptr' 'fc3_weights_2_addr_7' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_9 : Operation 663 [1/1] (0.00ns)   --->   "%phi_ln191_5 = phi i32 %fc3_weights_0_load_5, void %branch312, i32 %fc3_weights_1_load_5, void %branch313, i32 %fc3_weights_2_load_5, void %branch314, i32, void %bb19.split873" [lenet_proj/lenet_support.cpp:191]   --->   Operation 663 'phi' 'phi_ln191_5' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_9 : Operation 664 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_6 = load i8 %fc3_weights_2_addr_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 664 'load' 'fc3_weights_2_load_6' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_9 : Operation 665 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split851" [lenet_proj/lenet_support.cpp:191]   --->   Operation 665 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_9 : Operation 666 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_6 = load i8 %fc3_weights_1_addr_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 666 'load' 'fc3_weights_1_load_6' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_9 : Operation 667 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split851" [lenet_proj/lenet_support.cpp:191]   --->   Operation 667 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_9 : Operation 668 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_6 = load i8 %fc3_weights_0_addr_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 668 'load' 'fc3_weights_0_load_6' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_9 : Operation 669 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split851" [lenet_proj/lenet_support.cpp:191]   --->   Operation 669 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_9 : Operation 670 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_7 = load i8 %fc3_weights_2_addr_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 670 'load' 'fc3_weights_2_load_7' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_9 : Operation 671 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_7 = load i8 %fc3_weights_1_addr_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 671 'load' 'fc3_weights_1_load_7' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_9 : Operation 672 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_7 = load i8 %fc3_weights_0_addr_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 672 'load' 'fc3_weights_0_load_7' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 10 <SV = 9> <Delay = 9.19>
ST_10 : Operation 673 [1/1] (9.19ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 673 'read' 'gmem_addr_read' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 674 [1/1] (0.00ns)   --->   "%or_ln191_1 = or i4 %phi_urem, i4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 674 'or' 'or_ln191_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_10 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %or_ln191_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 675 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_10 : Operation 676 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_8 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 676 'getelementptr' 'fc3_weights_0_addr_8' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_10 : Operation 677 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_8 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 677 'getelementptr' 'fc3_weights_1_addr_8' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_10 : Operation 678 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_8 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 678 'getelementptr' 'fc3_weights_2_addr_8' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_10 : Operation 679 [1/1] (0.00ns)   --->   "%phi_ln191_6 = phi i32 %fc3_weights_0_load_6, void %branch308, i32 %fc3_weights_1_load_6, void %branch309, i32 %fc3_weights_2_load_6, void %branch310, i32, void %bb19.split862" [lenet_proj/lenet_support.cpp:191]   --->   Operation 679 'phi' 'phi_ln191_6' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_10 : Operation 680 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_7 = load i8 %fc3_weights_2_addr_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 680 'load' 'fc3_weights_2_load_7' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_10 : Operation 681 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split840" [lenet_proj/lenet_support.cpp:191]   --->   Operation 681 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_10 : Operation 682 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_7 = load i8 %fc3_weights_1_addr_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 682 'load' 'fc3_weights_1_load_7' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_10 : Operation 683 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split840" [lenet_proj/lenet_support.cpp:191]   --->   Operation 683 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_10 : Operation 684 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_7 = load i8 %fc3_weights_0_addr_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 684 'load' 'fc3_weights_0_load_7' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_10 : Operation 685 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split840" [lenet_proj/lenet_support.cpp:191]   --->   Operation 685 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_10 : Operation 686 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_8 = load i8 %fc3_weights_2_addr_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 686 'load' 'fc3_weights_2_load_8' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_10 : Operation 687 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_8 = load i8 %fc3_weights_1_addr_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 687 'load' 'fc3_weights_1_load_8' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_10 : Operation 688 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_8 = load i8 %fc3_weights_0_addr_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 688 'load' 'fc3_weights_0_load_8' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 11 <SV = 10> <Delay = 9.19>
ST_11 : Operation 689 [1/1] (0.00ns)   --->   "%bitcast_ln191 = bitcast i32 %gmem_addr_read" [lenet_proj/lenet_support.cpp:191]   --->   Operation 689 'bitcast' 'bitcast_ln191' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_11 : Operation 690 [1/1] (1.82ns)   --->   "%add_ln191_6 = add i6 %zext_ln191_3, i6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 690 'add' 'add_ln191_6' <Predicate = (!icmp_ln187)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln191_11 = zext i6 %add_ln191_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 691 'zext' 'zext_ln191_11' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_11 : Operation 692 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_9 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 692 'getelementptr' 'fc3_weights_0_addr_9' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_11 : Operation 693 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_9 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 693 'getelementptr' 'fc3_weights_1_addr_9' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_11 : Operation 694 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_9 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 694 'getelementptr' 'fc3_weights_2_addr_9' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_11 : Operation 695 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln191, i32 %phi_ln191" [lenet_proj/lenet_support.cpp:191]   --->   Operation 695 'fmul' 'mul' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 696 [1/1] (9.19ns)   --->   "%gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read" [lenet_proj/lenet_support.cpp:191]   --->   Operation 696 'read' 'gmem_addr_read_1' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 697 [1/1] (0.00ns)   --->   "%phi_ln191_7 = phi i32 %fc3_weights_0_load_7, void %branch304, i32 %fc3_weights_1_load_7, void %branch305, i32 %fc3_weights_2_load_7, void %branch306, i32, void %bb19.split851" [lenet_proj/lenet_support.cpp:191]   --->   Operation 697 'phi' 'phi_ln191_7' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_11 : Operation 698 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_8 = load i8 %fc3_weights_2_addr_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 698 'load' 'fc3_weights_2_load_8' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_11 : Operation 699 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split829" [lenet_proj/lenet_support.cpp:191]   --->   Operation 699 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_11 : Operation 700 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_8 = load i8 %fc3_weights_1_addr_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 700 'load' 'fc3_weights_1_load_8' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_11 : Operation 701 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split829" [lenet_proj/lenet_support.cpp:191]   --->   Operation 701 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_11 : Operation 702 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_8 = load i8 %fc3_weights_0_addr_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 702 'load' 'fc3_weights_0_load_8' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_11 : Operation 703 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split829" [lenet_proj/lenet_support.cpp:191]   --->   Operation 703 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_11 : Operation 704 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_9 = load i8 %fc3_weights_2_addr_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 704 'load' 'fc3_weights_2_load_9' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_11 : Operation 705 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_9 = load i8 %fc3_weights_1_addr_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 705 'load' 'fc3_weights_1_load_9' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_11 : Operation 706 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_9 = load i8 %fc3_weights_0_addr_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 706 'load' 'fc3_weights_0_load_9' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 12 <SV = 11> <Delay = 9.19>
ST_12 : Operation 707 [1/1] (1.82ns)   --->   "%add_ln191_7 = add i6 %zext_ln191_3, i6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 707 'add' 'add_ln191_7' <Predicate = (!icmp_ln187)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln191_12 = zext i6 %add_ln191_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 708 'zext' 'zext_ln191_12' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_12 : Operation 709 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_10 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 709 'getelementptr' 'fc3_weights_0_addr_10' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_12 : Operation 710 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_10 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 710 'getelementptr' 'fc3_weights_1_addr_10' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_12 : Operation 711 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_10 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 711 'getelementptr' 'fc3_weights_2_addr_10' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_12 : Operation 712 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln191, i32 %phi_ln191" [lenet_proj/lenet_support.cpp:191]   --->   Operation 712 'fmul' 'mul' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 713 [1/1] (0.00ns)   --->   "%bitcast_ln191_1 = bitcast i32 %gmem_addr_read_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 713 'bitcast' 'bitcast_ln191_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_12 : Operation 714 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln191_1, i32 %phi_ln191_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 714 'fmul' 'mul_1' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 715 [1/1] (9.19ns)   --->   "%gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 715 'read' 'gmem_addr_read_2' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 716 [1/1] (0.00ns)   --->   "%phi_ln191_8 = phi i32 %fc3_weights_0_load_8, void %branch300, i32 %fc3_weights_1_load_8, void %branch301, i32 %fc3_weights_2_load_8, void %branch302, i32, void %bb19.split840" [lenet_proj/lenet_support.cpp:191]   --->   Operation 716 'phi' 'phi_ln191_8' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_12 : Operation 717 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_9 = load i8 %fc3_weights_2_addr_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 717 'load' 'fc3_weights_2_load_9' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_12 : Operation 718 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split818" [lenet_proj/lenet_support.cpp:191]   --->   Operation 718 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_12 : Operation 719 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_9 = load i8 %fc3_weights_1_addr_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 719 'load' 'fc3_weights_1_load_9' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_12 : Operation 720 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split818" [lenet_proj/lenet_support.cpp:191]   --->   Operation 720 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_12 : Operation 721 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_9 = load i8 %fc3_weights_0_addr_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 721 'load' 'fc3_weights_0_load_9' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_12 : Operation 722 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split818" [lenet_proj/lenet_support.cpp:191]   --->   Operation 722 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_12 : Operation 723 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_10 = load i8 %fc3_weights_2_addr_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 723 'load' 'fc3_weights_2_load_10' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_12 : Operation 724 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_10 = load i8 %fc3_weights_1_addr_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 724 'load' 'fc3_weights_1_load_10' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_12 : Operation 725 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_10 = load i8 %fc3_weights_0_addr_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 725 'load' 'fc3_weights_0_load_10' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 13 <SV = 12> <Delay = 9.19>
ST_13 : Operation 726 [1/1] (1.82ns)   --->   "%add_ln191_8 = add i6 %zext_ln191_3, i6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 726 'add' 'add_ln191_8' <Predicate = (!icmp_ln187)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln191_13 = zext i6 %add_ln191_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 727 'zext' 'zext_ln191_13' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_13 : Operation 728 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_11 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 728 'getelementptr' 'fc3_weights_0_addr_11' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_13 : Operation 729 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_11 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 729 'getelementptr' 'fc3_weights_1_addr_11' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_13 : Operation 730 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_11 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 730 'getelementptr' 'fc3_weights_2_addr_11' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_13 : Operation 731 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln191, i32 %phi_ln191" [lenet_proj/lenet_support.cpp:191]   --->   Operation 731 'fmul' 'mul' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 732 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln191_1, i32 %phi_ln191_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 732 'fmul' 'mul_1' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 733 [1/1] (0.00ns)   --->   "%bitcast_ln191_2 = bitcast i32 %gmem_addr_read_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 733 'bitcast' 'bitcast_ln191_2' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_13 : Operation 734 [4/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln191_2, i32 %phi_ln191_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 734 'fmul' 'mul_2' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 735 [1/1] (9.19ns)   --->   "%gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 735 'read' 'gmem_addr_read_3' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 736 [1/1] (0.00ns)   --->   "%phi_ln191_9 = phi i32 %fc3_weights_0_load_9, void %branch296, i32 %fc3_weights_1_load_9, void %branch297, i32 %fc3_weights_2_load_9, void %branch298, i32, void %bb19.split829" [lenet_proj/lenet_support.cpp:191]   --->   Operation 736 'phi' 'phi_ln191_9' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_13 : Operation 737 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_10 = load i8 %fc3_weights_2_addr_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 737 'load' 'fc3_weights_2_load_10' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_13 : Operation 738 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split807" [lenet_proj/lenet_support.cpp:191]   --->   Operation 738 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_13 : Operation 739 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_10 = load i8 %fc3_weights_1_addr_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 739 'load' 'fc3_weights_1_load_10' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_13 : Operation 740 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split807" [lenet_proj/lenet_support.cpp:191]   --->   Operation 740 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_13 : Operation 741 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_10 = load i8 %fc3_weights_0_addr_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 741 'load' 'fc3_weights_0_load_10' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_13 : Operation 742 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split807" [lenet_proj/lenet_support.cpp:191]   --->   Operation 742 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_13 : Operation 743 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_11 = load i8 %fc3_weights_2_addr_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 743 'load' 'fc3_weights_2_load_11' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_13 : Operation 744 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_11 = load i8 %fc3_weights_1_addr_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 744 'load' 'fc3_weights_1_load_11' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_13 : Operation 745 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_11 = load i8 %fc3_weights_0_addr_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 745 'load' 'fc3_weights_0_load_11' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 14 <SV = 13> <Delay = 9.19>
ST_14 : Operation 746 [1/1] (0.00ns)   --->   "%or_ln191_2 = or i4 %phi_urem, i4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 746 'or' 'or_ln191_2' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_14 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %or_ln191_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 747 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_14 : Operation 748 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_12 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 748 'getelementptr' 'fc3_weights_0_addr_12' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_14 : Operation 749 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_12 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 749 'getelementptr' 'fc3_weights_1_addr_12' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_14 : Operation 750 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_12 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 750 'getelementptr' 'fc3_weights_2_addr_12' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_14 : Operation 751 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln191, i32 %phi_ln191" [lenet_proj/lenet_support.cpp:191]   --->   Operation 751 'fmul' 'mul' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 752 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln191_1, i32 %phi_ln191_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 752 'fmul' 'mul_1' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 753 [3/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln191_2, i32 %phi_ln191_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 753 'fmul' 'mul_2' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 754 [1/1] (0.00ns)   --->   "%bitcast_ln191_3 = bitcast i32 %gmem_addr_read_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 754 'bitcast' 'bitcast_ln191_3' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_14 : Operation 755 [4/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln191_3, i32 %phi_ln191_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 755 'fmul' 'mul_3' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 756 [1/1] (9.19ns)   --->   "%gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 756 'read' 'gmem_addr_read_4' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 757 [1/1] (0.00ns)   --->   "%phi_ln191_10 = phi i32 %fc3_weights_0_load_10, void %branch292, i32 %fc3_weights_1_load_10, void %branch293, i32 %fc3_weights_2_load_10, void %branch294, i32, void %bb19.split818" [lenet_proj/lenet_support.cpp:191]   --->   Operation 757 'phi' 'phi_ln191_10' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_14 : Operation 758 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_11 = load i8 %fc3_weights_2_addr_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 758 'load' 'fc3_weights_2_load_11' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_14 : Operation 759 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split796" [lenet_proj/lenet_support.cpp:191]   --->   Operation 759 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_14 : Operation 760 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_11 = load i8 %fc3_weights_1_addr_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 760 'load' 'fc3_weights_1_load_11' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_14 : Operation 761 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split796" [lenet_proj/lenet_support.cpp:191]   --->   Operation 761 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_14 : Operation 762 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_11 = load i8 %fc3_weights_0_addr_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 762 'load' 'fc3_weights_0_load_11' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_14 : Operation 763 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split796" [lenet_proj/lenet_support.cpp:191]   --->   Operation 763 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_14 : Operation 764 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_12 = load i8 %fc3_weights_2_addr_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 764 'load' 'fc3_weights_2_load_12' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_14 : Operation 765 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_12 = load i8 %fc3_weights_1_addr_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 765 'load' 'fc3_weights_1_load_12' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_14 : Operation 766 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_12 = load i8 %fc3_weights_0_addr_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 766 'load' 'fc3_weights_0_load_12' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 15 <SV = 14> <Delay = 9.19>
ST_15 : Operation 767 [1/1] (1.82ns)   --->   "%add_ln191_9 = add i6 %zext_ln191_3, i6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 767 'add' 'add_ln191_9' <Predicate = (!icmp_ln187)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln191_14 = zext i6 %add_ln191_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 768 'zext' 'zext_ln191_14' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_15 : Operation 769 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_13 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 769 'getelementptr' 'fc3_weights_0_addr_13' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_15 : Operation 770 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_13 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 770 'getelementptr' 'fc3_weights_1_addr_13' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_15 : Operation 771 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_13 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 771 'getelementptr' 'fc3_weights_2_addr_13' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_15 : Operation 772 [5/5] (7.25ns)   --->   "%add = fadd i32 %fc3_biases_load, i32 %mul" [lenet_proj/lenet_support.cpp:191]   --->   Operation 772 'fadd' 'add' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 773 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln191_1, i32 %phi_ln191_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 773 'fmul' 'mul_1' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 774 [2/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln191_2, i32 %phi_ln191_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 774 'fmul' 'mul_2' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 775 [3/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln191_3, i32 %phi_ln191_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 775 'fmul' 'mul_3' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 776 [1/1] (0.00ns)   --->   "%bitcast_ln191_4 = bitcast i32 %gmem_addr_read_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 776 'bitcast' 'bitcast_ln191_4' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_15 : Operation 777 [4/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln191_4, i32 %phi_ln191_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 777 'fmul' 'mul_4' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 778 [1/1] (9.19ns)   --->   "%gmem_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 778 'read' 'gmem_addr_read_5' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 779 [1/1] (0.00ns)   --->   "%phi_ln191_11 = phi i32 %fc3_weights_0_load_11, void %branch288, i32 %fc3_weights_1_load_11, void %branch289, i32 %fc3_weights_2_load_11, void %branch290, i32, void %bb19.split807" [lenet_proj/lenet_support.cpp:191]   --->   Operation 779 'phi' 'phi_ln191_11' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_15 : Operation 780 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_12 = load i8 %fc3_weights_2_addr_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 780 'load' 'fc3_weights_2_load_12' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_15 : Operation 781 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split785" [lenet_proj/lenet_support.cpp:191]   --->   Operation 781 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_15 : Operation 782 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_12 = load i8 %fc3_weights_1_addr_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 782 'load' 'fc3_weights_1_load_12' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_15 : Operation 783 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split785" [lenet_proj/lenet_support.cpp:191]   --->   Operation 783 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_15 : Operation 784 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_12 = load i8 %fc3_weights_0_addr_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 784 'load' 'fc3_weights_0_load_12' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_15 : Operation 785 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split785" [lenet_proj/lenet_support.cpp:191]   --->   Operation 785 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_15 : Operation 786 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_13 = load i8 %fc3_weights_2_addr_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 786 'load' 'fc3_weights_2_load_13' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_15 : Operation 787 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_13 = load i8 %fc3_weights_1_addr_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 787 'load' 'fc3_weights_1_load_13' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_15 : Operation 788 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_13 = load i8 %fc3_weights_0_addr_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 788 'load' 'fc3_weights_0_load_13' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 16 <SV = 15> <Delay = 9.19>
ST_16 : Operation 789 [1/1] (1.82ns)   --->   "%add_ln191_10 = add i6 %zext_ln191_3, i6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 789 'add' 'add_ln191_10' <Predicate = (!icmp_ln187)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln191_15 = zext i6 %add_ln191_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 790 'zext' 'zext_ln191_15' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_16 : Operation 791 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_14 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 791 'getelementptr' 'fc3_weights_0_addr_14' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_16 : Operation 792 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_14 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 792 'getelementptr' 'fc3_weights_1_addr_14' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_16 : Operation 793 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_14 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 793 'getelementptr' 'fc3_weights_2_addr_14' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_16 : Operation 794 [4/5] (7.25ns)   --->   "%add = fadd i32 %fc3_biases_load, i32 %mul" [lenet_proj/lenet_support.cpp:191]   --->   Operation 794 'fadd' 'add' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 795 [1/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln191_2, i32 %phi_ln191_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 795 'fmul' 'mul_2' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 796 [2/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln191_3, i32 %phi_ln191_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 796 'fmul' 'mul_3' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 797 [3/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln191_4, i32 %phi_ln191_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 797 'fmul' 'mul_4' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 798 [1/1] (0.00ns)   --->   "%bitcast_ln191_5 = bitcast i32 %gmem_addr_read_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 798 'bitcast' 'bitcast_ln191_5' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_16 : Operation 799 [4/4] (5.70ns)   --->   "%mul_5 = fmul i32 %bitcast_ln191_5, i32 %phi_ln191_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 799 'fmul' 'mul_5' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 800 [1/1] (9.19ns)   --->   "%gmem_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 800 'read' 'gmem_addr_read_6' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 801 [1/1] (0.00ns)   --->   "%phi_ln191_12 = phi i32 %fc3_weights_0_load_12, void %branch284, i32 %fc3_weights_1_load_12, void %branch285, i32 %fc3_weights_2_load_12, void %branch286, i32, void %bb19.split796" [lenet_proj/lenet_support.cpp:191]   --->   Operation 801 'phi' 'phi_ln191_12' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_16 : Operation 802 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_13 = load i8 %fc3_weights_2_addr_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 802 'load' 'fc3_weights_2_load_13' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_16 : Operation 803 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split774" [lenet_proj/lenet_support.cpp:191]   --->   Operation 803 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_16 : Operation 804 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_13 = load i8 %fc3_weights_1_addr_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 804 'load' 'fc3_weights_1_load_13' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_16 : Operation 805 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split774" [lenet_proj/lenet_support.cpp:191]   --->   Operation 805 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_16 : Operation 806 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_13 = load i8 %fc3_weights_0_addr_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 806 'load' 'fc3_weights_0_load_13' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_16 : Operation 807 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split774" [lenet_proj/lenet_support.cpp:191]   --->   Operation 807 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_16 : Operation 808 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_14 = load i8 %fc3_weights_2_addr_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 808 'load' 'fc3_weights_2_load_14' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_16 : Operation 809 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_14 = load i8 %fc3_weights_1_addr_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 809 'load' 'fc3_weights_1_load_14' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_16 : Operation 810 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_14 = load i8 %fc3_weights_0_addr_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 810 'load' 'fc3_weights_0_load_14' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 17 <SV = 16> <Delay = 9.19>
ST_17 : Operation 811 [1/1] (1.82ns)   --->   "%add_ln191_11 = add i6 %zext_ln191_3, i6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 811 'add' 'add_ln191_11' <Predicate = (!icmp_ln187)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln191_16 = zext i6 %add_ln191_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 812 'zext' 'zext_ln191_16' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_17 : Operation 813 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_15 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 813 'getelementptr' 'fc3_weights_0_addr_15' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_17 : Operation 814 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_15 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 814 'getelementptr' 'fc3_weights_1_addr_15' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_17 : Operation 815 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_15 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 815 'getelementptr' 'fc3_weights_2_addr_15' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_17 : Operation 816 [3/5] (7.25ns)   --->   "%add = fadd i32 %fc3_biases_load, i32 %mul" [lenet_proj/lenet_support.cpp:191]   --->   Operation 816 'fadd' 'add' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 817 [1/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln191_3, i32 %phi_ln191_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 817 'fmul' 'mul_3' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 818 [2/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln191_4, i32 %phi_ln191_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 818 'fmul' 'mul_4' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 819 [3/4] (5.70ns)   --->   "%mul_5 = fmul i32 %bitcast_ln191_5, i32 %phi_ln191_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 819 'fmul' 'mul_5' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 820 [1/1] (0.00ns)   --->   "%bitcast_ln191_6 = bitcast i32 %gmem_addr_read_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 820 'bitcast' 'bitcast_ln191_6' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_17 : Operation 821 [4/4] (5.70ns)   --->   "%mul_6 = fmul i32 %bitcast_ln191_6, i32 %phi_ln191_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 821 'fmul' 'mul_6' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 822 [1/1] (9.19ns)   --->   "%gmem_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 822 'read' 'gmem_addr_read_7' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 823 [1/1] (0.00ns)   --->   "%phi_ln191_13 = phi i32 %fc3_weights_0_load_13, void %branch280, i32 %fc3_weights_1_load_13, void %branch281, i32 %fc3_weights_2_load_13, void %branch282, i32, void %bb19.split785" [lenet_proj/lenet_support.cpp:191]   --->   Operation 823 'phi' 'phi_ln191_13' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_17 : Operation 824 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_14 = load i8 %fc3_weights_2_addr_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 824 'load' 'fc3_weights_2_load_14' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_17 : Operation 825 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split763" [lenet_proj/lenet_support.cpp:191]   --->   Operation 825 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_17 : Operation 826 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_14 = load i8 %fc3_weights_1_addr_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 826 'load' 'fc3_weights_1_load_14' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_17 : Operation 827 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split763" [lenet_proj/lenet_support.cpp:191]   --->   Operation 827 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_17 : Operation 828 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_14 = load i8 %fc3_weights_0_addr_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 828 'load' 'fc3_weights_0_load_14' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_17 : Operation 829 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split763" [lenet_proj/lenet_support.cpp:191]   --->   Operation 829 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_17 : Operation 830 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_15 = load i8 %fc3_weights_2_addr_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 830 'load' 'fc3_weights_2_load_15' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_17 : Operation 831 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_15 = load i8 %fc3_weights_1_addr_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 831 'load' 'fc3_weights_1_load_15' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_17 : Operation 832 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_15 = load i8 %fc3_weights_0_addr_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 832 'load' 'fc3_weights_0_load_15' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 18 <SV = 17> <Delay = 9.19>
ST_18 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %phi_urem" [lenet_proj/lenet_support.cpp:191]   --->   Operation 833 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_18 : Operation 834 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_16 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 834 'getelementptr' 'fc3_weights_0_addr_16' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_18 : Operation 835 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_16 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 835 'getelementptr' 'fc3_weights_1_addr_16' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_18 : Operation 836 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_16 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 836 'getelementptr' 'fc3_weights_2_addr_16' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_18 : Operation 837 [2/5] (7.25ns)   --->   "%add = fadd i32 %fc3_biases_load, i32 %mul" [lenet_proj/lenet_support.cpp:191]   --->   Operation 837 'fadd' 'add' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 838 [1/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln191_4, i32 %phi_ln191_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 838 'fmul' 'mul_4' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 839 [2/4] (5.70ns)   --->   "%mul_5 = fmul i32 %bitcast_ln191_5, i32 %phi_ln191_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 839 'fmul' 'mul_5' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 840 [3/4] (5.70ns)   --->   "%mul_6 = fmul i32 %bitcast_ln191_6, i32 %phi_ln191_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 840 'fmul' 'mul_6' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 841 [1/1] (0.00ns)   --->   "%bitcast_ln191_7 = bitcast i32 %gmem_addr_read_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 841 'bitcast' 'bitcast_ln191_7' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_18 : Operation 842 [4/4] (5.70ns)   --->   "%mul_7 = fmul i32 %bitcast_ln191_7, i32 %phi_ln191_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 842 'fmul' 'mul_7' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 843 [1/1] (9.19ns)   --->   "%gmem_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 843 'read' 'gmem_addr_read_8' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 844 [1/1] (0.00ns)   --->   "%phi_ln191_14 = phi i32 %fc3_weights_0_load_14, void %branch276, i32 %fc3_weights_1_load_14, void %branch277, i32 %fc3_weights_2_load_14, void %branch278, i32, void %bb19.split774" [lenet_proj/lenet_support.cpp:191]   --->   Operation 844 'phi' 'phi_ln191_14' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_18 : Operation 845 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_15 = load i8 %fc3_weights_2_addr_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 845 'load' 'fc3_weights_2_load_15' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_18 : Operation 846 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split752" [lenet_proj/lenet_support.cpp:191]   --->   Operation 846 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_18 : Operation 847 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_15 = load i8 %fc3_weights_1_addr_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 847 'load' 'fc3_weights_1_load_15' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_18 : Operation 848 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split752" [lenet_proj/lenet_support.cpp:191]   --->   Operation 848 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_18 : Operation 849 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_15 = load i8 %fc3_weights_0_addr_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 849 'load' 'fc3_weights_0_load_15' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_18 : Operation 850 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split752" [lenet_proj/lenet_support.cpp:191]   --->   Operation 850 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_18 : Operation 851 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_16 = load i8 %fc3_weights_2_addr_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 851 'load' 'fc3_weights_2_load_16' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_18 : Operation 852 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_16 = load i8 %fc3_weights_1_addr_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 852 'load' 'fc3_weights_1_load_16' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_18 : Operation 853 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_16 = load i8 %fc3_weights_0_addr_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 853 'load' 'fc3_weights_0_load_16' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 19 <SV = 18> <Delay = 9.19>
ST_19 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln191_4 = zext i4 %phi_urem" [lenet_proj/lenet_support.cpp:191]   --->   Operation 854 'zext' 'zext_ln191_4' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_19 : Operation 855 [1/1] (1.87ns)   --->   "%add_ln191_12 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 855 'add' 'add_ln191_12' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln191_17 = zext i7 %add_ln191_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 856 'zext' 'zext_ln191_17' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_19 : Operation 857 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_17 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 857 'getelementptr' 'fc3_weights_0_addr_17' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_19 : Operation 858 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_17 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 858 'getelementptr' 'fc3_weights_1_addr_17' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_19 : Operation 859 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_17 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 859 'getelementptr' 'fc3_weights_2_addr_17' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_19 : Operation 860 [1/5] (7.25ns)   --->   "%add = fadd i32 %fc3_biases_load, i32 %mul" [lenet_proj/lenet_support.cpp:191]   --->   Operation 860 'fadd' 'add' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 861 [1/4] (5.70ns)   --->   "%mul_5 = fmul i32 %bitcast_ln191_5, i32 %phi_ln191_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 861 'fmul' 'mul_5' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 862 [2/4] (5.70ns)   --->   "%mul_6 = fmul i32 %bitcast_ln191_6, i32 %phi_ln191_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 862 'fmul' 'mul_6' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 863 [3/4] (5.70ns)   --->   "%mul_7 = fmul i32 %bitcast_ln191_7, i32 %phi_ln191_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 863 'fmul' 'mul_7' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 864 [1/1] (0.00ns)   --->   "%bitcast_ln191_8 = bitcast i32 %gmem_addr_read_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 864 'bitcast' 'bitcast_ln191_8' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_19 : Operation 865 [4/4] (5.70ns)   --->   "%mul_8 = fmul i32 %bitcast_ln191_8, i32 %phi_ln191_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 865 'fmul' 'mul_8' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 866 [1/1] (9.19ns)   --->   "%gmem_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 866 'read' 'gmem_addr_read_9' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 867 [1/1] (0.00ns)   --->   "%phi_ln191_15 = phi i32 %fc3_weights_0_load_15, void %branch272, i32 %fc3_weights_1_load_15, void %branch273, i32 %fc3_weights_2_load_15, void %branch274, i32, void %bb19.split763" [lenet_proj/lenet_support.cpp:191]   --->   Operation 867 'phi' 'phi_ln191_15' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_19 : Operation 868 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_16 = load i8 %fc3_weights_2_addr_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 868 'load' 'fc3_weights_2_load_16' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_19 : Operation 869 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split741" [lenet_proj/lenet_support.cpp:191]   --->   Operation 869 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_19 : Operation 870 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_16 = load i8 %fc3_weights_1_addr_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 870 'load' 'fc3_weights_1_load_16' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_19 : Operation 871 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split741" [lenet_proj/lenet_support.cpp:191]   --->   Operation 871 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_19 : Operation 872 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_16 = load i8 %fc3_weights_0_addr_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 872 'load' 'fc3_weights_0_load_16' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_19 : Operation 873 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split741" [lenet_proj/lenet_support.cpp:191]   --->   Operation 873 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_19 : Operation 874 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_17 = load i8 %fc3_weights_2_addr_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 874 'load' 'fc3_weights_2_load_17' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_19 : Operation 875 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_17 = load i8 %fc3_weights_1_addr_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 875 'load' 'fc3_weights_1_load_17' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_19 : Operation 876 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_17 = load i8 %fc3_weights_0_addr_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 876 'load' 'fc3_weights_0_load_17' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 20 <SV = 19> <Delay = 9.19>
ST_20 : Operation 877 [1/1] (1.87ns)   --->   "%add_ln191_13 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 877 'add' 'add_ln191_13' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln191_18 = zext i7 %add_ln191_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 878 'zext' 'zext_ln191_18' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 879 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_18 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 879 'getelementptr' 'fc3_weights_0_addr_18' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 880 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_18 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 880 'getelementptr' 'fc3_weights_1_addr_18' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 881 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_18 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 881 'getelementptr' 'fc3_weights_2_addr_18' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 882 [5/5] (7.25ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 882 'fadd' 'add_1' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 883 [1/4] (5.70ns)   --->   "%mul_6 = fmul i32 %bitcast_ln191_6, i32 %phi_ln191_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 883 'fmul' 'mul_6' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 884 [2/4] (5.70ns)   --->   "%mul_7 = fmul i32 %bitcast_ln191_7, i32 %phi_ln191_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 884 'fmul' 'mul_7' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 885 [3/4] (5.70ns)   --->   "%mul_8 = fmul i32 %bitcast_ln191_8, i32 %phi_ln191_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 885 'fmul' 'mul_8' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 886 [1/1] (0.00ns)   --->   "%bitcast_ln191_9 = bitcast i32 %gmem_addr_read_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 886 'bitcast' 'bitcast_ln191_9' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 887 [4/4] (5.70ns)   --->   "%mul_9 = fmul i32 %bitcast_ln191_9, i32 %phi_ln191_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 887 'fmul' 'mul_9' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 888 [1/1] (9.19ns)   --->   "%gmem_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 888 'read' 'gmem_addr_read_10' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 889 [1/1] (0.00ns)   --->   "%phi_ln191_16 = phi i32 %fc3_weights_0_load_16, void %branch268, i32 %fc3_weights_1_load_16, void %branch269, i32 %fc3_weights_2_load_16, void %branch270, i32, void %bb19.split752" [lenet_proj/lenet_support.cpp:191]   --->   Operation 889 'phi' 'phi_ln191_16' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 890 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_17 = load i8 %fc3_weights_2_addr_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 890 'load' 'fc3_weights_2_load_17' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_20 : Operation 891 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split730" [lenet_proj/lenet_support.cpp:191]   --->   Operation 891 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_20 : Operation 892 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_17 = load i8 %fc3_weights_1_addr_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 892 'load' 'fc3_weights_1_load_17' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_20 : Operation 893 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split730" [lenet_proj/lenet_support.cpp:191]   --->   Operation 893 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_20 : Operation 894 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_17 = load i8 %fc3_weights_0_addr_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 894 'load' 'fc3_weights_0_load_17' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_20 : Operation 895 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split730" [lenet_proj/lenet_support.cpp:191]   --->   Operation 895 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_20 : Operation 896 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_18 = load i8 %fc3_weights_2_addr_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 896 'load' 'fc3_weights_2_load_18' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_20 : Operation 897 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_18 = load i8 %fc3_weights_1_addr_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 897 'load' 'fc3_weights_1_load_18' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_20 : Operation 898 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_18 = load i8 %fc3_weights_0_addr_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 898 'load' 'fc3_weights_0_load_18' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 21 <SV = 20> <Delay = 9.19>
ST_21 : Operation 899 [1/1] (1.87ns)   --->   "%add_ln191_14 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 899 'add' 'add_ln191_14' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln191_19 = zext i7 %add_ln191_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 900 'zext' 'zext_ln191_19' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_21 : Operation 901 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_19 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 901 'getelementptr' 'fc3_weights_0_addr_19' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_21 : Operation 902 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_19 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 902 'getelementptr' 'fc3_weights_1_addr_19' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_21 : Operation 903 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_19 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 903 'getelementptr' 'fc3_weights_2_addr_19' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_21 : Operation 904 [4/5] (7.25ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 904 'fadd' 'add_1' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 905 [1/4] (5.70ns)   --->   "%mul_7 = fmul i32 %bitcast_ln191_7, i32 %phi_ln191_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 905 'fmul' 'mul_7' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 906 [2/4] (5.70ns)   --->   "%mul_8 = fmul i32 %bitcast_ln191_8, i32 %phi_ln191_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 906 'fmul' 'mul_8' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 907 [3/4] (5.70ns)   --->   "%mul_9 = fmul i32 %bitcast_ln191_9, i32 %phi_ln191_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 907 'fmul' 'mul_9' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 908 [1/1] (0.00ns)   --->   "%bitcast_ln191_10 = bitcast i32 %gmem_addr_read_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 908 'bitcast' 'bitcast_ln191_10' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_21 : Operation 909 [4/4] (5.70ns)   --->   "%mul_s = fmul i32 %bitcast_ln191_10, i32 %phi_ln191_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 909 'fmul' 'mul_s' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 910 [1/1] (9.19ns)   --->   "%gmem_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 910 'read' 'gmem_addr_read_11' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 911 [1/1] (0.00ns)   --->   "%phi_ln191_17 = phi i32 %fc3_weights_0_load_17, void %branch264, i32 %fc3_weights_1_load_17, void %branch265, i32 %fc3_weights_2_load_17, void %branch266, i32, void %bb19.split741" [lenet_proj/lenet_support.cpp:191]   --->   Operation 911 'phi' 'phi_ln191_17' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_21 : Operation 912 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_18 = load i8 %fc3_weights_2_addr_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 912 'load' 'fc3_weights_2_load_18' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_21 : Operation 913 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split719" [lenet_proj/lenet_support.cpp:191]   --->   Operation 913 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_21 : Operation 914 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_18 = load i8 %fc3_weights_1_addr_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 914 'load' 'fc3_weights_1_load_18' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_21 : Operation 915 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split719" [lenet_proj/lenet_support.cpp:191]   --->   Operation 915 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_21 : Operation 916 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_18 = load i8 %fc3_weights_0_addr_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 916 'load' 'fc3_weights_0_load_18' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_21 : Operation 917 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split719" [lenet_proj/lenet_support.cpp:191]   --->   Operation 917 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_21 : Operation 918 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_19 = load i8 %fc3_weights_2_addr_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 918 'load' 'fc3_weights_2_load_19' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_21 : Operation 919 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_19 = load i8 %fc3_weights_1_addr_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 919 'load' 'fc3_weights_1_load_19' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_21 : Operation 920 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_19 = load i8 %fc3_weights_0_addr_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 920 'load' 'fc3_weights_0_load_19' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 22 <SV = 21> <Delay = 9.19>
ST_22 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %or_ln191" [lenet_proj/lenet_support.cpp:191]   --->   Operation 921 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_22 : Operation 922 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_20 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 922 'getelementptr' 'fc3_weights_0_addr_20' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_22 : Operation 923 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_20 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 923 'getelementptr' 'fc3_weights_1_addr_20' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_22 : Operation 924 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_20 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 924 'getelementptr' 'fc3_weights_2_addr_20' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_22 : Operation 925 [3/5] (7.25ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 925 'fadd' 'add_1' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 926 [1/4] (5.70ns)   --->   "%mul_8 = fmul i32 %bitcast_ln191_8, i32 %phi_ln191_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 926 'fmul' 'mul_8' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 927 [2/4] (5.70ns)   --->   "%mul_9 = fmul i32 %bitcast_ln191_9, i32 %phi_ln191_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 927 'fmul' 'mul_9' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 928 [3/4] (5.70ns)   --->   "%mul_s = fmul i32 %bitcast_ln191_10, i32 %phi_ln191_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 928 'fmul' 'mul_s' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 929 [1/1] (0.00ns)   --->   "%bitcast_ln191_11 = bitcast i32 %gmem_addr_read_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 929 'bitcast' 'bitcast_ln191_11' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_22 : Operation 930 [4/4] (5.70ns)   --->   "%mul_10 = fmul i32 %bitcast_ln191_11, i32 %phi_ln191_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 930 'fmul' 'mul_10' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 931 [1/1] (9.19ns)   --->   "%gmem_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 931 'read' 'gmem_addr_read_12' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 932 [1/1] (0.00ns)   --->   "%phi_ln191_18 = phi i32 %fc3_weights_0_load_18, void %branch260, i32 %fc3_weights_1_load_18, void %branch261, i32 %fc3_weights_2_load_18, void %branch262, i32, void %bb19.split730" [lenet_proj/lenet_support.cpp:191]   --->   Operation 932 'phi' 'phi_ln191_18' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_22 : Operation 933 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_19 = load i8 %fc3_weights_2_addr_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 933 'load' 'fc3_weights_2_load_19' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_22 : Operation 934 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split708" [lenet_proj/lenet_support.cpp:191]   --->   Operation 934 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_22 : Operation 935 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_19 = load i8 %fc3_weights_1_addr_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 935 'load' 'fc3_weights_1_load_19' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_22 : Operation 936 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split708" [lenet_proj/lenet_support.cpp:191]   --->   Operation 936 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_22 : Operation 937 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_19 = load i8 %fc3_weights_0_addr_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 937 'load' 'fc3_weights_0_load_19' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_22 : Operation 938 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split708" [lenet_proj/lenet_support.cpp:191]   --->   Operation 938 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_22 : Operation 939 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_20 = load i8 %fc3_weights_2_addr_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 939 'load' 'fc3_weights_2_load_20' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_22 : Operation 940 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_20 = load i8 %fc3_weights_1_addr_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 940 'load' 'fc3_weights_1_load_20' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_22 : Operation 941 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_20 = load i8 %fc3_weights_0_addr_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 941 'load' 'fc3_weights_0_load_20' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 23 <SV = 22> <Delay = 9.19>
ST_23 : Operation 942 [1/1] (1.87ns)   --->   "%add_ln191_15 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 942 'add' 'add_ln191_15' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln191_20 = zext i7 %add_ln191_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 943 'zext' 'zext_ln191_20' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_23 : Operation 944 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_21 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 944 'getelementptr' 'fc3_weights_0_addr_21' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_23 : Operation 945 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_21 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 945 'getelementptr' 'fc3_weights_1_addr_21' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_23 : Operation 946 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_21 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 946 'getelementptr' 'fc3_weights_2_addr_21' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_23 : Operation 947 [2/5] (7.25ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 947 'fadd' 'add_1' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 948 [1/4] (5.70ns)   --->   "%mul_9 = fmul i32 %bitcast_ln191_9, i32 %phi_ln191_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 948 'fmul' 'mul_9' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 949 [2/4] (5.70ns)   --->   "%mul_s = fmul i32 %bitcast_ln191_10, i32 %phi_ln191_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 949 'fmul' 'mul_s' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 950 [3/4] (5.70ns)   --->   "%mul_10 = fmul i32 %bitcast_ln191_11, i32 %phi_ln191_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 950 'fmul' 'mul_10' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 951 [1/1] (0.00ns)   --->   "%bitcast_ln191_12 = bitcast i32 %gmem_addr_read_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 951 'bitcast' 'bitcast_ln191_12' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_23 : Operation 952 [4/4] (5.70ns)   --->   "%mul_11 = fmul i32 %bitcast_ln191_12, i32 %phi_ln191_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 952 'fmul' 'mul_11' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 953 [1/1] (9.19ns)   --->   "%gmem_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 953 'read' 'gmem_addr_read_13' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 954 [1/1] (0.00ns)   --->   "%phi_ln191_19 = phi i32 %fc3_weights_0_load_19, void %branch256, i32 %fc3_weights_1_load_19, void %branch257, i32 %fc3_weights_2_load_19, void %branch258, i32, void %bb19.split719" [lenet_proj/lenet_support.cpp:191]   --->   Operation 954 'phi' 'phi_ln191_19' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_23 : Operation 955 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_20 = load i8 %fc3_weights_2_addr_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 955 'load' 'fc3_weights_2_load_20' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_23 : Operation 956 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split697" [lenet_proj/lenet_support.cpp:191]   --->   Operation 956 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_23 : Operation 957 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_20 = load i8 %fc3_weights_1_addr_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 957 'load' 'fc3_weights_1_load_20' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_23 : Operation 958 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split697" [lenet_proj/lenet_support.cpp:191]   --->   Operation 958 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_23 : Operation 959 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_20 = load i8 %fc3_weights_0_addr_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 959 'load' 'fc3_weights_0_load_20' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_23 : Operation 960 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split697" [lenet_proj/lenet_support.cpp:191]   --->   Operation 960 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_23 : Operation 961 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_21 = load i8 %fc3_weights_2_addr_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 961 'load' 'fc3_weights_2_load_21' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_23 : Operation 962 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_21 = load i8 %fc3_weights_1_addr_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 962 'load' 'fc3_weights_1_load_21' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_23 : Operation 963 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_21 = load i8 %fc3_weights_0_addr_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 963 'load' 'fc3_weights_0_load_21' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 24 <SV = 23> <Delay = 9.19>
ST_24 : Operation 964 [1/1] (1.87ns)   --->   "%add_ln191_16 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 964 'add' 'add_ln191_16' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln191_21 = zext i7 %add_ln191_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 965 'zext' 'zext_ln191_21' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_24 : Operation 966 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_22 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 966 'getelementptr' 'fc3_weights_0_addr_22' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_24 : Operation 967 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_22 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 967 'getelementptr' 'fc3_weights_1_addr_22' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_24 : Operation 968 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_22 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 968 'getelementptr' 'fc3_weights_2_addr_22' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_24 : Operation 969 [1/5] (7.25ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 969 'fadd' 'add_1' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 970 [1/4] (5.70ns)   --->   "%mul_s = fmul i32 %bitcast_ln191_10, i32 %phi_ln191_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 970 'fmul' 'mul_s' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 971 [2/4] (5.70ns)   --->   "%mul_10 = fmul i32 %bitcast_ln191_11, i32 %phi_ln191_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 971 'fmul' 'mul_10' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 972 [3/4] (5.70ns)   --->   "%mul_11 = fmul i32 %bitcast_ln191_12, i32 %phi_ln191_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 972 'fmul' 'mul_11' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 973 [1/1] (0.00ns)   --->   "%bitcast_ln191_13 = bitcast i32 %gmem_addr_read_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 973 'bitcast' 'bitcast_ln191_13' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_24 : Operation 974 [4/4] (5.70ns)   --->   "%mul_12 = fmul i32 %bitcast_ln191_13, i32 %phi_ln191_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 974 'fmul' 'mul_12' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 975 [1/1] (9.19ns)   --->   "%gmem_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 975 'read' 'gmem_addr_read_14' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 976 [1/1] (0.00ns)   --->   "%phi_ln191_20 = phi i32 %fc3_weights_0_load_20, void %branch252, i32 %fc3_weights_1_load_20, void %branch253, i32 %fc3_weights_2_load_20, void %branch254, i32, void %bb19.split708" [lenet_proj/lenet_support.cpp:191]   --->   Operation 976 'phi' 'phi_ln191_20' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_24 : Operation 977 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_21 = load i8 %fc3_weights_2_addr_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 977 'load' 'fc3_weights_2_load_21' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_24 : Operation 978 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split686" [lenet_proj/lenet_support.cpp:191]   --->   Operation 978 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_24 : Operation 979 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_21 = load i8 %fc3_weights_1_addr_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 979 'load' 'fc3_weights_1_load_21' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_24 : Operation 980 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split686" [lenet_proj/lenet_support.cpp:191]   --->   Operation 980 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_24 : Operation 981 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_21 = load i8 %fc3_weights_0_addr_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 981 'load' 'fc3_weights_0_load_21' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_24 : Operation 982 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split686" [lenet_proj/lenet_support.cpp:191]   --->   Operation 982 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_24 : Operation 983 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_22 = load i8 %fc3_weights_2_addr_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 983 'load' 'fc3_weights_2_load_22' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_24 : Operation 984 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_22 = load i8 %fc3_weights_1_addr_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 984 'load' 'fc3_weights_1_load_22' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_24 : Operation 985 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_22 = load i8 %fc3_weights_0_addr_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 985 'load' 'fc3_weights_0_load_22' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 25 <SV = 24> <Delay = 9.19>
ST_25 : Operation 986 [1/1] (1.87ns)   --->   "%add_ln191_17 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 986 'add' 'add_ln191_17' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln191_22 = zext i7 %add_ln191_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 987 'zext' 'zext_ln191_22' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_25 : Operation 988 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_23 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 988 'getelementptr' 'fc3_weights_0_addr_23' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_25 : Operation 989 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_23 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 989 'getelementptr' 'fc3_weights_1_addr_23' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_25 : Operation 990 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_23 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 990 'getelementptr' 'fc3_weights_2_addr_23' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_25 : Operation 991 [5/5] (7.25ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 991 'fadd' 'add_2' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 992 [1/4] (5.70ns)   --->   "%mul_10 = fmul i32 %bitcast_ln191_11, i32 %phi_ln191_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 992 'fmul' 'mul_10' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 993 [2/4] (5.70ns)   --->   "%mul_11 = fmul i32 %bitcast_ln191_12, i32 %phi_ln191_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 993 'fmul' 'mul_11' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 994 [3/4] (5.70ns)   --->   "%mul_12 = fmul i32 %bitcast_ln191_13, i32 %phi_ln191_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 994 'fmul' 'mul_12' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 995 [1/1] (0.00ns)   --->   "%bitcast_ln191_14 = bitcast i32 %gmem_addr_read_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 995 'bitcast' 'bitcast_ln191_14' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_25 : Operation 996 [4/4] (5.70ns)   --->   "%mul_13 = fmul i32 %bitcast_ln191_14, i32 %phi_ln191_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 996 'fmul' 'mul_13' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 997 [1/1] (9.19ns)   --->   "%gmem_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 997 'read' 'gmem_addr_read_15' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 998 [1/1] (0.00ns)   --->   "%phi_ln191_21 = phi i32 %fc3_weights_0_load_21, void %branch248, i32 %fc3_weights_1_load_21, void %branch249, i32 %fc3_weights_2_load_21, void %branch250, i32, void %bb19.split697" [lenet_proj/lenet_support.cpp:191]   --->   Operation 998 'phi' 'phi_ln191_21' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_25 : Operation 999 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_22 = load i8 %fc3_weights_2_addr_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 999 'load' 'fc3_weights_2_load_22' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_25 : Operation 1000 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split675" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1000 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_25 : Operation 1001 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_22 = load i8 %fc3_weights_1_addr_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1001 'load' 'fc3_weights_1_load_22' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_25 : Operation 1002 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split675" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1002 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_25 : Operation 1003 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_22 = load i8 %fc3_weights_0_addr_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1003 'load' 'fc3_weights_0_load_22' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_25 : Operation 1004 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split675" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1004 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_25 : Operation 1005 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_23 = load i8 %fc3_weights_2_addr_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1005 'load' 'fc3_weights_2_load_23' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_25 : Operation 1006 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_23 = load i8 %fc3_weights_1_addr_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1006 'load' 'fc3_weights_1_load_23' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_25 : Operation 1007 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_23 = load i8 %fc3_weights_0_addr_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1007 'load' 'fc3_weights_0_load_23' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 26 <SV = 25> <Delay = 9.19>
ST_26 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %or_ln191_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1008 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_26 : Operation 1009 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_24 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1009 'getelementptr' 'fc3_weights_0_addr_24' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_26 : Operation 1010 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_24 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1010 'getelementptr' 'fc3_weights_1_addr_24' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_26 : Operation 1011 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_24 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1011 'getelementptr' 'fc3_weights_2_addr_24' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_26 : Operation 1012 [4/5] (7.25ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1012 'fadd' 'add_2' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1013 [1/4] (5.70ns)   --->   "%mul_11 = fmul i32 %bitcast_ln191_12, i32 %phi_ln191_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1013 'fmul' 'mul_11' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1014 [2/4] (5.70ns)   --->   "%mul_12 = fmul i32 %bitcast_ln191_13, i32 %phi_ln191_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1014 'fmul' 'mul_12' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1015 [3/4] (5.70ns)   --->   "%mul_13 = fmul i32 %bitcast_ln191_14, i32 %phi_ln191_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1015 'fmul' 'mul_13' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1016 [1/1] (0.00ns)   --->   "%bitcast_ln191_15 = bitcast i32 %gmem_addr_read_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1016 'bitcast' 'bitcast_ln191_15' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_26 : Operation 1017 [4/4] (5.70ns)   --->   "%mul_14 = fmul i32 %bitcast_ln191_15, i32 %phi_ln191_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1017 'fmul' 'mul_14' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1018 [1/1] (9.19ns)   --->   "%gmem_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1018 'read' 'gmem_addr_read_16' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 1019 [1/1] (0.00ns)   --->   "%phi_ln191_22 = phi i32 %fc3_weights_0_load_22, void %branch244, i32 %fc3_weights_1_load_22, void %branch245, i32 %fc3_weights_2_load_22, void %branch246, i32, void %bb19.split686" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1019 'phi' 'phi_ln191_22' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_26 : Operation 1020 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_23 = load i8 %fc3_weights_2_addr_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1020 'load' 'fc3_weights_2_load_23' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_26 : Operation 1021 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split664" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1021 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_26 : Operation 1022 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_23 = load i8 %fc3_weights_1_addr_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1022 'load' 'fc3_weights_1_load_23' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_26 : Operation 1023 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split664" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1023 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_26 : Operation 1024 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_23 = load i8 %fc3_weights_0_addr_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1024 'load' 'fc3_weights_0_load_23' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_26 : Operation 1025 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split664" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1025 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_26 : Operation 1026 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_24 = load i8 %fc3_weights_2_addr_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1026 'load' 'fc3_weights_2_load_24' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_26 : Operation 1027 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_24 = load i8 %fc3_weights_1_addr_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1027 'load' 'fc3_weights_1_load_24' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_26 : Operation 1028 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_24 = load i8 %fc3_weights_0_addr_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1028 'load' 'fc3_weights_0_load_24' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 27 <SV = 26> <Delay = 9.19>
ST_27 : Operation 1029 [1/1] (1.87ns)   --->   "%add_ln191_18 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1029 'add' 'add_ln191_18' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln191_23 = zext i7 %add_ln191_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1030 'zext' 'zext_ln191_23' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_27 : Operation 1031 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_25 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1031 'getelementptr' 'fc3_weights_0_addr_25' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_27 : Operation 1032 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_25 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1032 'getelementptr' 'fc3_weights_1_addr_25' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_27 : Operation 1033 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_25 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1033 'getelementptr' 'fc3_weights_2_addr_25' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_27 : Operation 1034 [3/5] (7.25ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1034 'fadd' 'add_2' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1035 [1/4] (5.70ns)   --->   "%mul_12 = fmul i32 %bitcast_ln191_13, i32 %phi_ln191_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1035 'fmul' 'mul_12' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1036 [2/4] (5.70ns)   --->   "%mul_13 = fmul i32 %bitcast_ln191_14, i32 %phi_ln191_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1036 'fmul' 'mul_13' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1037 [3/4] (5.70ns)   --->   "%mul_14 = fmul i32 %bitcast_ln191_15, i32 %phi_ln191_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1037 'fmul' 'mul_14' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1038 [1/1] (0.00ns)   --->   "%bitcast_ln191_16 = bitcast i32 %gmem_addr_read_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1038 'bitcast' 'bitcast_ln191_16' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_27 : Operation 1039 [4/4] (5.70ns)   --->   "%mul_15 = fmul i32 %bitcast_ln191_16, i32 %phi_ln191_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1039 'fmul' 'mul_15' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1040 [1/1] (9.19ns)   --->   "%gmem_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1040 'read' 'gmem_addr_read_17' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1041 [1/1] (0.00ns)   --->   "%phi_ln191_23 = phi i32 %fc3_weights_0_load_23, void %branch240, i32 %fc3_weights_1_load_23, void %branch241, i32 %fc3_weights_2_load_23, void %branch242, i32, void %bb19.split675" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1041 'phi' 'phi_ln191_23' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_27 : Operation 1042 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_24 = load i8 %fc3_weights_2_addr_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1042 'load' 'fc3_weights_2_load_24' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_27 : Operation 1043 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split653" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1043 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_27 : Operation 1044 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_24 = load i8 %fc3_weights_1_addr_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1044 'load' 'fc3_weights_1_load_24' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_27 : Operation 1045 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split653" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1045 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_27 : Operation 1046 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_24 = load i8 %fc3_weights_0_addr_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1046 'load' 'fc3_weights_0_load_24' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_27 : Operation 1047 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split653" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1047 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_27 : Operation 1048 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_25 = load i8 %fc3_weights_2_addr_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1048 'load' 'fc3_weights_2_load_25' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_27 : Operation 1049 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_25 = load i8 %fc3_weights_1_addr_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1049 'load' 'fc3_weights_1_load_25' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_27 : Operation 1050 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_25 = load i8 %fc3_weights_0_addr_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1050 'load' 'fc3_weights_0_load_25' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 28 <SV = 27> <Delay = 9.19>
ST_28 : Operation 1051 [1/1] (1.87ns)   --->   "%add_ln191_19 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1051 'add' 'add_ln191_19' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln191_24 = zext i7 %add_ln191_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1052 'zext' 'zext_ln191_24' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_28 : Operation 1053 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_26 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1053 'getelementptr' 'fc3_weights_0_addr_26' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_28 : Operation 1054 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_26 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1054 'getelementptr' 'fc3_weights_1_addr_26' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_28 : Operation 1055 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_26 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1055 'getelementptr' 'fc3_weights_2_addr_26' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_28 : Operation 1056 [2/5] (7.25ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1056 'fadd' 'add_2' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1057 [1/4] (5.70ns)   --->   "%mul_13 = fmul i32 %bitcast_ln191_14, i32 %phi_ln191_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1057 'fmul' 'mul_13' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1058 [2/4] (5.70ns)   --->   "%mul_14 = fmul i32 %bitcast_ln191_15, i32 %phi_ln191_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1058 'fmul' 'mul_14' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1059 [3/4] (5.70ns)   --->   "%mul_15 = fmul i32 %bitcast_ln191_16, i32 %phi_ln191_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1059 'fmul' 'mul_15' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1060 [1/1] (0.00ns)   --->   "%bitcast_ln191_17 = bitcast i32 %gmem_addr_read_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1060 'bitcast' 'bitcast_ln191_17' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_28 : Operation 1061 [4/4] (5.70ns)   --->   "%mul_16 = fmul i32 %bitcast_ln191_17, i32 %phi_ln191_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1061 'fmul' 'mul_16' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1062 [1/1] (9.19ns)   --->   "%gmem_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1062 'read' 'gmem_addr_read_18' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1063 [1/1] (0.00ns)   --->   "%phi_ln191_24 = phi i32 %fc3_weights_0_load_24, void %branch236, i32 %fc3_weights_1_load_24, void %branch237, i32 %fc3_weights_2_load_24, void %branch238, i32, void %bb19.split664" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1063 'phi' 'phi_ln191_24' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_28 : Operation 1064 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_25 = load i8 %fc3_weights_2_addr_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1064 'load' 'fc3_weights_2_load_25' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_28 : Operation 1065 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split642" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1065 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_28 : Operation 1066 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_25 = load i8 %fc3_weights_1_addr_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1066 'load' 'fc3_weights_1_load_25' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_28 : Operation 1067 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split642" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1067 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_28 : Operation 1068 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_25 = load i8 %fc3_weights_0_addr_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1068 'load' 'fc3_weights_0_load_25' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_28 : Operation 1069 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split642" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1069 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_28 : Operation 1070 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_26 = load i8 %fc3_weights_2_addr_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1070 'load' 'fc3_weights_2_load_26' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_28 : Operation 1071 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_26 = load i8 %fc3_weights_1_addr_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1071 'load' 'fc3_weights_1_load_26' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_28 : Operation 1072 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_26 = load i8 %fc3_weights_0_addr_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1072 'load' 'fc3_weights_0_load_26' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 29 <SV = 28> <Delay = 9.19>
ST_29 : Operation 1073 [1/1] (1.87ns)   --->   "%add_ln191_20 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1073 'add' 'add_ln191_20' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln191_25 = zext i7 %add_ln191_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1074 'zext' 'zext_ln191_25' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_29 : Operation 1075 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_27 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1075 'getelementptr' 'fc3_weights_0_addr_27' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_29 : Operation 1076 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_27 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1076 'getelementptr' 'fc3_weights_1_addr_27' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_29 : Operation 1077 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_27 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1077 'getelementptr' 'fc3_weights_2_addr_27' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_29 : Operation 1078 [1/5] (7.25ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1078 'fadd' 'add_2' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1079 [1/4] (5.70ns)   --->   "%mul_14 = fmul i32 %bitcast_ln191_15, i32 %phi_ln191_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1079 'fmul' 'mul_14' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1080 [2/4] (5.70ns)   --->   "%mul_15 = fmul i32 %bitcast_ln191_16, i32 %phi_ln191_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1080 'fmul' 'mul_15' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1081 [3/4] (5.70ns)   --->   "%mul_16 = fmul i32 %bitcast_ln191_17, i32 %phi_ln191_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1081 'fmul' 'mul_16' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1082 [1/1] (0.00ns)   --->   "%bitcast_ln191_18 = bitcast i32 %gmem_addr_read_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1082 'bitcast' 'bitcast_ln191_18' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_29 : Operation 1083 [4/4] (5.70ns)   --->   "%mul_17 = fmul i32 %bitcast_ln191_18, i32 %phi_ln191_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1083 'fmul' 'mul_17' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1084 [1/1] (9.19ns)   --->   "%gmem_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1084 'read' 'gmem_addr_read_19' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1085 [1/1] (0.00ns)   --->   "%phi_ln191_25 = phi i32 %fc3_weights_0_load_25, void %branch232, i32 %fc3_weights_1_load_25, void %branch233, i32 %fc3_weights_2_load_25, void %branch234, i32, void %bb19.split653" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1085 'phi' 'phi_ln191_25' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_29 : Operation 1086 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_26 = load i8 %fc3_weights_2_addr_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1086 'load' 'fc3_weights_2_load_26' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_29 : Operation 1087 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split631" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1087 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_29 : Operation 1088 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_26 = load i8 %fc3_weights_1_addr_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1088 'load' 'fc3_weights_1_load_26' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_29 : Operation 1089 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split631" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1089 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_29 : Operation 1090 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_26 = load i8 %fc3_weights_0_addr_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1090 'load' 'fc3_weights_0_load_26' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_29 : Operation 1091 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split631" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1091 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_29 : Operation 1092 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_27 = load i8 %fc3_weights_2_addr_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1092 'load' 'fc3_weights_2_load_27' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_29 : Operation 1093 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_27 = load i8 %fc3_weights_1_addr_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1093 'load' 'fc3_weights_1_load_27' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_29 : Operation 1094 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_27 = load i8 %fc3_weights_0_addr_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1094 'load' 'fc3_weights_0_load_27' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 30 <SV = 29> <Delay = 9.19>
ST_30 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %or_ln191_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1095 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_30 : Operation 1096 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_28 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1096 'getelementptr' 'fc3_weights_0_addr_28' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_30 : Operation 1097 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_28 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1097 'getelementptr' 'fc3_weights_1_addr_28' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_30 : Operation 1098 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_28 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1098 'getelementptr' 'fc3_weights_2_addr_28' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_30 : Operation 1099 [5/5] (7.25ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1099 'fadd' 'add_3' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1100 [1/4] (5.70ns)   --->   "%mul_15 = fmul i32 %bitcast_ln191_16, i32 %phi_ln191_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1100 'fmul' 'mul_15' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1101 [2/4] (5.70ns)   --->   "%mul_16 = fmul i32 %bitcast_ln191_17, i32 %phi_ln191_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1101 'fmul' 'mul_16' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1102 [3/4] (5.70ns)   --->   "%mul_17 = fmul i32 %bitcast_ln191_18, i32 %phi_ln191_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1102 'fmul' 'mul_17' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1103 [1/1] (0.00ns)   --->   "%bitcast_ln191_19 = bitcast i32 %gmem_addr_read_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1103 'bitcast' 'bitcast_ln191_19' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_30 : Operation 1104 [4/4] (5.70ns)   --->   "%mul_18 = fmul i32 %bitcast_ln191_19, i32 %phi_ln191_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1104 'fmul' 'mul_18' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1105 [1/1] (9.19ns)   --->   "%gmem_addr_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1105 'read' 'gmem_addr_read_20' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1106 [1/1] (0.00ns)   --->   "%phi_ln191_26 = phi i32 %fc3_weights_0_load_26, void %branch228, i32 %fc3_weights_1_load_26, void %branch229, i32 %fc3_weights_2_load_26, void %branch230, i32, void %bb19.split642" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1106 'phi' 'phi_ln191_26' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_30 : Operation 1107 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_27 = load i8 %fc3_weights_2_addr_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1107 'load' 'fc3_weights_2_load_27' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_30 : Operation 1108 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split620" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1108 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_30 : Operation 1109 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_27 = load i8 %fc3_weights_1_addr_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1109 'load' 'fc3_weights_1_load_27' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_30 : Operation 1110 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split620" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1110 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_30 : Operation 1111 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_27 = load i8 %fc3_weights_0_addr_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1111 'load' 'fc3_weights_0_load_27' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_30 : Operation 1112 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split620" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1112 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_30 : Operation 1113 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_28 = load i8 %fc3_weights_2_addr_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1113 'load' 'fc3_weights_2_load_28' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_30 : Operation 1114 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_28 = load i8 %fc3_weights_1_addr_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1114 'load' 'fc3_weights_1_load_28' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_30 : Operation 1115 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_28 = load i8 %fc3_weights_0_addr_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1115 'load' 'fc3_weights_0_load_28' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 31 <SV = 30> <Delay = 9.19>
ST_31 : Operation 1116 [1/1] (1.87ns)   --->   "%add_ln191_21 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1116 'add' 'add_ln191_21' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln191_26 = zext i7 %add_ln191_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1117 'zext' 'zext_ln191_26' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_31 : Operation 1118 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_29 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1118 'getelementptr' 'fc3_weights_0_addr_29' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_31 : Operation 1119 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_29 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1119 'getelementptr' 'fc3_weights_1_addr_29' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_31 : Operation 1120 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_29 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1120 'getelementptr' 'fc3_weights_2_addr_29' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_31 : Operation 1121 [4/5] (7.25ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1121 'fadd' 'add_3' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1122 [1/4] (5.70ns)   --->   "%mul_16 = fmul i32 %bitcast_ln191_17, i32 %phi_ln191_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1122 'fmul' 'mul_16' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1123 [2/4] (5.70ns)   --->   "%mul_17 = fmul i32 %bitcast_ln191_18, i32 %phi_ln191_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1123 'fmul' 'mul_17' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1124 [3/4] (5.70ns)   --->   "%mul_18 = fmul i32 %bitcast_ln191_19, i32 %phi_ln191_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1124 'fmul' 'mul_18' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1125 [1/1] (0.00ns)   --->   "%bitcast_ln191_20 = bitcast i32 %gmem_addr_read_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1125 'bitcast' 'bitcast_ln191_20' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_31 : Operation 1126 [4/4] (5.70ns)   --->   "%mul_19 = fmul i32 %bitcast_ln191_20, i32 %phi_ln191_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1126 'fmul' 'mul_19' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1127 [1/1] (9.19ns)   --->   "%gmem_addr_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1127 'read' 'gmem_addr_read_21' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1128 [1/1] (0.00ns)   --->   "%phi_ln191_27 = phi i32 %fc3_weights_0_load_27, void %branch224, i32 %fc3_weights_1_load_27, void %branch225, i32 %fc3_weights_2_load_27, void %branch226, i32, void %bb19.split631" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1128 'phi' 'phi_ln191_27' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_31 : Operation 1129 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_28 = load i8 %fc3_weights_2_addr_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1129 'load' 'fc3_weights_2_load_28' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_31 : Operation 1130 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split609" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1130 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_31 : Operation 1131 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_28 = load i8 %fc3_weights_1_addr_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1131 'load' 'fc3_weights_1_load_28' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_31 : Operation 1132 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split609" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1132 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_31 : Operation 1133 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_28 = load i8 %fc3_weights_0_addr_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1133 'load' 'fc3_weights_0_load_28' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_31 : Operation 1134 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split609" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1134 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_31 : Operation 1135 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_29 = load i8 %fc3_weights_2_addr_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1135 'load' 'fc3_weights_2_load_29' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_31 : Operation 1136 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_29 = load i8 %fc3_weights_1_addr_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1136 'load' 'fc3_weights_1_load_29' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_31 : Operation 1137 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_29 = load i8 %fc3_weights_0_addr_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1137 'load' 'fc3_weights_0_load_29' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 32 <SV = 31> <Delay = 9.19>
ST_32 : Operation 1138 [1/1] (1.87ns)   --->   "%add_ln191_22 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1138 'add' 'add_ln191_22' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln191_27 = zext i7 %add_ln191_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1139 'zext' 'zext_ln191_27' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_32 : Operation 1140 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_30 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1140 'getelementptr' 'fc3_weights_0_addr_30' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_32 : Operation 1141 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_30 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1141 'getelementptr' 'fc3_weights_1_addr_30' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_32 : Operation 1142 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_30 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1142 'getelementptr' 'fc3_weights_2_addr_30' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_32 : Operation 1143 [3/5] (7.25ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1143 'fadd' 'add_3' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1144 [1/4] (5.70ns)   --->   "%mul_17 = fmul i32 %bitcast_ln191_18, i32 %phi_ln191_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1144 'fmul' 'mul_17' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1145 [2/4] (5.70ns)   --->   "%mul_18 = fmul i32 %bitcast_ln191_19, i32 %phi_ln191_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1145 'fmul' 'mul_18' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1146 [3/4] (5.70ns)   --->   "%mul_19 = fmul i32 %bitcast_ln191_20, i32 %phi_ln191_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1146 'fmul' 'mul_19' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1147 [1/1] (0.00ns)   --->   "%bitcast_ln191_21 = bitcast i32 %gmem_addr_read_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1147 'bitcast' 'bitcast_ln191_21' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_32 : Operation 1148 [4/4] (5.70ns)   --->   "%mul_20 = fmul i32 %bitcast_ln191_21, i32 %phi_ln191_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1148 'fmul' 'mul_20' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1149 [1/1] (9.19ns)   --->   "%gmem_addr_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1149 'read' 'gmem_addr_read_22' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1150 [1/1] (0.00ns)   --->   "%phi_ln191_28 = phi i32 %fc3_weights_0_load_28, void %branch220, i32 %fc3_weights_1_load_28, void %branch221, i32 %fc3_weights_2_load_28, void %branch222, i32, void %bb19.split620" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1150 'phi' 'phi_ln191_28' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_32 : Operation 1151 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_29 = load i8 %fc3_weights_2_addr_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1151 'load' 'fc3_weights_2_load_29' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_32 : Operation 1152 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split598" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1152 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_32 : Operation 1153 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_29 = load i8 %fc3_weights_1_addr_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1153 'load' 'fc3_weights_1_load_29' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_32 : Operation 1154 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split598" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1154 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_32 : Operation 1155 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_29 = load i8 %fc3_weights_0_addr_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1155 'load' 'fc3_weights_0_load_29' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_32 : Operation 1156 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split598" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1156 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_32 : Operation 1157 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_30 = load i8 %fc3_weights_2_addr_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1157 'load' 'fc3_weights_2_load_30' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_32 : Operation 1158 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_30 = load i8 %fc3_weights_1_addr_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1158 'load' 'fc3_weights_1_load_30' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_32 : Operation 1159 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_30 = load i8 %fc3_weights_0_addr_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1159 'load' 'fc3_weights_0_load_30' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 33 <SV = 32> <Delay = 9.19>
ST_33 : Operation 1160 [1/1] (1.87ns)   --->   "%add_ln191_23 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1160 'add' 'add_ln191_23' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1161 [1/1] (0.00ns)   --->   "%zext_ln191_28 = zext i7 %add_ln191_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1161 'zext' 'zext_ln191_28' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_33 : Operation 1162 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_31 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1162 'getelementptr' 'fc3_weights_0_addr_31' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_33 : Operation 1163 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_31 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1163 'getelementptr' 'fc3_weights_1_addr_31' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_33 : Operation 1164 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_31 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1164 'getelementptr' 'fc3_weights_2_addr_31' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_33 : Operation 1165 [2/5] (7.25ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1165 'fadd' 'add_3' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1166 [1/4] (5.70ns)   --->   "%mul_18 = fmul i32 %bitcast_ln191_19, i32 %phi_ln191_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1166 'fmul' 'mul_18' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1167 [2/4] (5.70ns)   --->   "%mul_19 = fmul i32 %bitcast_ln191_20, i32 %phi_ln191_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1167 'fmul' 'mul_19' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1168 [3/4] (5.70ns)   --->   "%mul_20 = fmul i32 %bitcast_ln191_21, i32 %phi_ln191_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1168 'fmul' 'mul_20' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1169 [1/1] (0.00ns)   --->   "%bitcast_ln191_22 = bitcast i32 %gmem_addr_read_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1169 'bitcast' 'bitcast_ln191_22' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_33 : Operation 1170 [4/4] (5.70ns)   --->   "%mul_21 = fmul i32 %bitcast_ln191_22, i32 %phi_ln191_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1170 'fmul' 'mul_21' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1171 [1/1] (9.19ns)   --->   "%gmem_addr_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1171 'read' 'gmem_addr_read_23' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1172 [1/1] (0.00ns)   --->   "%phi_ln191_29 = phi i32 %fc3_weights_0_load_29, void %branch216, i32 %fc3_weights_1_load_29, void %branch217, i32 %fc3_weights_2_load_29, void %branch218, i32, void %bb19.split609" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1172 'phi' 'phi_ln191_29' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_33 : Operation 1173 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_30 = load i8 %fc3_weights_2_addr_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1173 'load' 'fc3_weights_2_load_30' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_33 : Operation 1174 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split587" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1174 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_33 : Operation 1175 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_30 = load i8 %fc3_weights_1_addr_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1175 'load' 'fc3_weights_1_load_30' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_33 : Operation 1176 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split587" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1176 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_33 : Operation 1177 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_30 = load i8 %fc3_weights_0_addr_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1177 'load' 'fc3_weights_0_load_30' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_33 : Operation 1178 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split587" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1178 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_33 : Operation 1179 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_31 = load i8 %fc3_weights_2_addr_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1179 'load' 'fc3_weights_2_load_31' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_33 : Operation 1180 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_31 = load i8 %fc3_weights_1_addr_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1180 'load' 'fc3_weights_1_load_31' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_33 : Operation 1181 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_31 = load i8 %fc3_weights_0_addr_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1181 'load' 'fc3_weights_0_load_31' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 34 <SV = 33> <Delay = 9.19>
ST_34 : Operation 1182 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %phi_urem" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1182 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_34 : Operation 1183 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_32 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1183 'getelementptr' 'fc3_weights_0_addr_32' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_34 : Operation 1184 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_32 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1184 'getelementptr' 'fc3_weights_1_addr_32' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_34 : Operation 1185 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_32 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1185 'getelementptr' 'fc3_weights_2_addr_32' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_34 : Operation 1186 [1/5] (7.25ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1186 'fadd' 'add_3' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1187 [1/4] (5.70ns)   --->   "%mul_19 = fmul i32 %bitcast_ln191_20, i32 %phi_ln191_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1187 'fmul' 'mul_19' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1188 [2/4] (5.70ns)   --->   "%mul_20 = fmul i32 %bitcast_ln191_21, i32 %phi_ln191_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1188 'fmul' 'mul_20' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1189 [3/4] (5.70ns)   --->   "%mul_21 = fmul i32 %bitcast_ln191_22, i32 %phi_ln191_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1189 'fmul' 'mul_21' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1190 [1/1] (0.00ns)   --->   "%bitcast_ln191_23 = bitcast i32 %gmem_addr_read_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1190 'bitcast' 'bitcast_ln191_23' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_34 : Operation 1191 [4/4] (5.70ns)   --->   "%mul_22 = fmul i32 %bitcast_ln191_23, i32 %phi_ln191_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1191 'fmul' 'mul_22' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1192 [1/1] (9.19ns)   --->   "%gmem_addr_read_24 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1192 'read' 'gmem_addr_read_24' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1193 [1/1] (0.00ns)   --->   "%phi_ln191_30 = phi i32 %fc3_weights_0_load_30, void %branch212, i32 %fc3_weights_1_load_30, void %branch213, i32 %fc3_weights_2_load_30, void %branch214, i32, void %bb19.split598" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1193 'phi' 'phi_ln191_30' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_34 : Operation 1194 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_31 = load i8 %fc3_weights_2_addr_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1194 'load' 'fc3_weights_2_load_31' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_34 : Operation 1195 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split576" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1195 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_34 : Operation 1196 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_31 = load i8 %fc3_weights_1_addr_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1196 'load' 'fc3_weights_1_load_31' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_34 : Operation 1197 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split576" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1197 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_34 : Operation 1198 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_31 = load i8 %fc3_weights_0_addr_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1198 'load' 'fc3_weights_0_load_31' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_34 : Operation 1199 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split576" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1199 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_34 : Operation 1200 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_32 = load i8 %fc3_weights_2_addr_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1200 'load' 'fc3_weights_2_load_32' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_34 : Operation 1201 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_32 = load i8 %fc3_weights_1_addr_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1201 'load' 'fc3_weights_1_load_32' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_34 : Operation 1202 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_32 = load i8 %fc3_weights_0_addr_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1202 'load' 'fc3_weights_0_load_32' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 35 <SV = 34> <Delay = 9.19>
ST_35 : Operation 1203 [1/1] (1.82ns)   --->   "%add_ln191_24 = add i6 %zext_ln191_3, i6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1203 'add' 'add_ln191_24' <Predicate = (!icmp_ln187)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i6 %add_ln191_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1204 'sext' 'sext_ln191' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_35 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln191_29 = zext i7 %sext_ln191" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1205 'zext' 'zext_ln191_29' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_35 : Operation 1206 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_33 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1206 'getelementptr' 'fc3_weights_0_addr_33' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_35 : Operation 1207 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_33 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1207 'getelementptr' 'fc3_weights_1_addr_33' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_35 : Operation 1208 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_33 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1208 'getelementptr' 'fc3_weights_2_addr_33' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_35 : Operation 1209 [5/5] (7.25ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1209 'fadd' 'add_4' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1210 [1/4] (5.70ns)   --->   "%mul_20 = fmul i32 %bitcast_ln191_21, i32 %phi_ln191_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1210 'fmul' 'mul_20' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1211 [2/4] (5.70ns)   --->   "%mul_21 = fmul i32 %bitcast_ln191_22, i32 %phi_ln191_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1211 'fmul' 'mul_21' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1212 [3/4] (5.70ns)   --->   "%mul_22 = fmul i32 %bitcast_ln191_23, i32 %phi_ln191_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1212 'fmul' 'mul_22' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1213 [1/1] (0.00ns)   --->   "%bitcast_ln191_24 = bitcast i32 %gmem_addr_read_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1213 'bitcast' 'bitcast_ln191_24' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_35 : Operation 1214 [4/4] (5.70ns)   --->   "%mul_23 = fmul i32 %bitcast_ln191_24, i32 %phi_ln191_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1214 'fmul' 'mul_23' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1215 [1/1] (9.19ns)   --->   "%gmem_addr_read_25 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1215 'read' 'gmem_addr_read_25' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1216 [1/1] (0.00ns)   --->   "%phi_ln191_31 = phi i32 %fc3_weights_0_load_31, void %branch208, i32 %fc3_weights_1_load_31, void %branch209, i32 %fc3_weights_2_load_31, void %branch210, i32, void %bb19.split587" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1216 'phi' 'phi_ln191_31' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_35 : Operation 1217 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_32 = load i8 %fc3_weights_2_addr_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1217 'load' 'fc3_weights_2_load_32' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_35 : Operation 1218 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split565" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1218 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_35 : Operation 1219 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_32 = load i8 %fc3_weights_1_addr_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1219 'load' 'fc3_weights_1_load_32' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_35 : Operation 1220 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split565" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1220 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_35 : Operation 1221 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_32 = load i8 %fc3_weights_0_addr_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1221 'load' 'fc3_weights_0_load_32' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_35 : Operation 1222 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split565" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1222 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_35 : Operation 1223 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_33 = load i8 %fc3_weights_2_addr_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1223 'load' 'fc3_weights_2_load_33' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_35 : Operation 1224 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_33 = load i8 %fc3_weights_1_addr_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1224 'load' 'fc3_weights_1_load_33' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_35 : Operation 1225 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_33 = load i8 %fc3_weights_0_addr_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1225 'load' 'fc3_weights_0_load_33' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 36 <SV = 35> <Delay = 9.19>
ST_36 : Operation 1226 [1/1] (1.82ns)   --->   "%add_ln191_25 = add i6 %zext_ln191_3, i6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1226 'add' 'add_ln191_25' <Predicate = (!icmp_ln187)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln191_1 = sext i6 %add_ln191_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1227 'sext' 'sext_ln191_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_36 : Operation 1228 [1/1] (0.00ns)   --->   "%zext_ln191_30 = zext i7 %sext_ln191_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1228 'zext' 'zext_ln191_30' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_36 : Operation 1229 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_34 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1229 'getelementptr' 'fc3_weights_0_addr_34' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_36 : Operation 1230 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_34 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1230 'getelementptr' 'fc3_weights_1_addr_34' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_36 : Operation 1231 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_34 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1231 'getelementptr' 'fc3_weights_2_addr_34' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_36 : Operation 1232 [4/5] (7.25ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1232 'fadd' 'add_4' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1233 [1/4] (5.70ns)   --->   "%mul_21 = fmul i32 %bitcast_ln191_22, i32 %phi_ln191_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1233 'fmul' 'mul_21' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1234 [2/4] (5.70ns)   --->   "%mul_22 = fmul i32 %bitcast_ln191_23, i32 %phi_ln191_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1234 'fmul' 'mul_22' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1235 [3/4] (5.70ns)   --->   "%mul_23 = fmul i32 %bitcast_ln191_24, i32 %phi_ln191_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1235 'fmul' 'mul_23' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1236 [1/1] (0.00ns)   --->   "%bitcast_ln191_25 = bitcast i32 %gmem_addr_read_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1236 'bitcast' 'bitcast_ln191_25' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_36 : Operation 1237 [4/4] (5.70ns)   --->   "%mul_24 = fmul i32 %bitcast_ln191_25, i32 %phi_ln191_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1237 'fmul' 'mul_24' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1238 [1/1] (9.19ns)   --->   "%gmem_addr_read_26 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1238 'read' 'gmem_addr_read_26' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1239 [1/1] (0.00ns)   --->   "%phi_ln191_32 = phi i32 %fc3_weights_0_load_32, void %branch204, i32 %fc3_weights_1_load_32, void %branch205, i32 %fc3_weights_2_load_32, void %branch206, i32, void %bb19.split576" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1239 'phi' 'phi_ln191_32' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_36 : Operation 1240 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_33 = load i8 %fc3_weights_2_addr_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1240 'load' 'fc3_weights_2_load_33' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_36 : Operation 1241 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split554" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1241 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_36 : Operation 1242 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_33 = load i8 %fc3_weights_1_addr_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1242 'load' 'fc3_weights_1_load_33' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_36 : Operation 1243 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split554" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1243 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_36 : Operation 1244 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_33 = load i8 %fc3_weights_0_addr_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1244 'load' 'fc3_weights_0_load_33' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_36 : Operation 1245 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split554" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1245 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_36 : Operation 1246 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_34 = load i8 %fc3_weights_2_addr_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1246 'load' 'fc3_weights_2_load_34' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_36 : Operation 1247 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_34 = load i8 %fc3_weights_1_addr_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1247 'load' 'fc3_weights_1_load_34' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_36 : Operation 1248 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_34 = load i8 %fc3_weights_0_addr_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1248 'load' 'fc3_weights_0_load_34' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 37 <SV = 36> <Delay = 9.19>
ST_37 : Operation 1249 [1/1] (1.82ns)   --->   "%add_ln191_26 = add i6 %zext_ln191_3, i6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1249 'add' 'add_ln191_26' <Predicate = (!icmp_ln187)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln191_2 = sext i6 %add_ln191_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1250 'sext' 'sext_ln191_2' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_37 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln191_31 = zext i7 %sext_ln191_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1251 'zext' 'zext_ln191_31' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_37 : Operation 1252 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_35 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1252 'getelementptr' 'fc3_weights_0_addr_35' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_37 : Operation 1253 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_35 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1253 'getelementptr' 'fc3_weights_1_addr_35' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_37 : Operation 1254 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_35 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1254 'getelementptr' 'fc3_weights_2_addr_35' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_37 : Operation 1255 [3/5] (7.25ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1255 'fadd' 'add_4' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1256 [1/4] (5.70ns)   --->   "%mul_22 = fmul i32 %bitcast_ln191_23, i32 %phi_ln191_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1256 'fmul' 'mul_22' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1257 [2/4] (5.70ns)   --->   "%mul_23 = fmul i32 %bitcast_ln191_24, i32 %phi_ln191_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1257 'fmul' 'mul_23' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1258 [3/4] (5.70ns)   --->   "%mul_24 = fmul i32 %bitcast_ln191_25, i32 %phi_ln191_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1258 'fmul' 'mul_24' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1259 [1/1] (0.00ns)   --->   "%bitcast_ln191_26 = bitcast i32 %gmem_addr_read_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1259 'bitcast' 'bitcast_ln191_26' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_37 : Operation 1260 [4/4] (5.70ns)   --->   "%mul_25 = fmul i32 %bitcast_ln191_26, i32 %phi_ln191_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1260 'fmul' 'mul_25' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1261 [1/1] (9.19ns)   --->   "%gmem_addr_read_27 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1261 'read' 'gmem_addr_read_27' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1262 [1/1] (0.00ns)   --->   "%phi_ln191_33 = phi i32 %fc3_weights_0_load_33, void %branch200, i32 %fc3_weights_1_load_33, void %branch201, i32 %fc3_weights_2_load_33, void %branch202, i32, void %bb19.split565" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1262 'phi' 'phi_ln191_33' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_37 : Operation 1263 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_34 = load i8 %fc3_weights_2_addr_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1263 'load' 'fc3_weights_2_load_34' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_37 : Operation 1264 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split543" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1264 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_37 : Operation 1265 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_34 = load i8 %fc3_weights_1_addr_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1265 'load' 'fc3_weights_1_load_34' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_37 : Operation 1266 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split543" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1266 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_37 : Operation 1267 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_34 = load i8 %fc3_weights_0_addr_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1267 'load' 'fc3_weights_0_load_34' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_37 : Operation 1268 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split543" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1268 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_37 : Operation 1269 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_35 = load i8 %fc3_weights_2_addr_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1269 'load' 'fc3_weights_2_load_35' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_37 : Operation 1270 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_35 = load i8 %fc3_weights_1_addr_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1270 'load' 'fc3_weights_1_load_35' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_37 : Operation 1271 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_35 = load i8 %fc3_weights_0_addr_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1271 'load' 'fc3_weights_0_load_35' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 38 <SV = 37> <Delay = 9.19>
ST_38 : Operation 1272 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %or_ln191" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1272 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_38 : Operation 1273 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_36 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1273 'getelementptr' 'fc3_weights_0_addr_36' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_38 : Operation 1274 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_36 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1274 'getelementptr' 'fc3_weights_1_addr_36' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_38 : Operation 1275 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_36 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1275 'getelementptr' 'fc3_weights_2_addr_36' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_38 : Operation 1276 [2/5] (7.25ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1276 'fadd' 'add_4' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1277 [1/4] (5.70ns)   --->   "%mul_23 = fmul i32 %bitcast_ln191_24, i32 %phi_ln191_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1277 'fmul' 'mul_23' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1278 [2/4] (5.70ns)   --->   "%mul_24 = fmul i32 %bitcast_ln191_25, i32 %phi_ln191_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1278 'fmul' 'mul_24' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1279 [3/4] (5.70ns)   --->   "%mul_25 = fmul i32 %bitcast_ln191_26, i32 %phi_ln191_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1279 'fmul' 'mul_25' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1280 [1/1] (0.00ns)   --->   "%bitcast_ln191_27 = bitcast i32 %gmem_addr_read_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1280 'bitcast' 'bitcast_ln191_27' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_38 : Operation 1281 [4/4] (5.70ns)   --->   "%mul_26 = fmul i32 %bitcast_ln191_27, i32 %phi_ln191_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1281 'fmul' 'mul_26' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1282 [1/1] (9.19ns)   --->   "%gmem_addr_read_28 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1282 'read' 'gmem_addr_read_28' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1283 [1/1] (0.00ns)   --->   "%phi_ln191_34 = phi i32 %fc3_weights_0_load_34, void %branch196, i32 %fc3_weights_1_load_34, void %branch197, i32 %fc3_weights_2_load_34, void %branch198, i32, void %bb19.split554" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1283 'phi' 'phi_ln191_34' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_38 : Operation 1284 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_35 = load i8 %fc3_weights_2_addr_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1284 'load' 'fc3_weights_2_load_35' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_38 : Operation 1285 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split532" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1285 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_38 : Operation 1286 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_35 = load i8 %fc3_weights_1_addr_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1286 'load' 'fc3_weights_1_load_35' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_38 : Operation 1287 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split532" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1287 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_38 : Operation 1288 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_35 = load i8 %fc3_weights_0_addr_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1288 'load' 'fc3_weights_0_load_35' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_38 : Operation 1289 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split532" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1289 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_38 : Operation 1290 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_36 = load i8 %fc3_weights_2_addr_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1290 'load' 'fc3_weights_2_load_36' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_38 : Operation 1291 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_36 = load i8 %fc3_weights_1_addr_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1291 'load' 'fc3_weights_1_load_36' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_38 : Operation 1292 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_36 = load i8 %fc3_weights_0_addr_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1292 'load' 'fc3_weights_0_load_36' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 39 <SV = 38> <Delay = 9.19>
ST_39 : Operation 1293 [1/1] (1.82ns)   --->   "%add_ln191_27 = add i6 %zext_ln191_3, i6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1293 'add' 'add_ln191_27' <Predicate = (!icmp_ln187)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln191_3 = sext i6 %add_ln191_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1294 'sext' 'sext_ln191_3' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_39 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln191_32 = zext i7 %sext_ln191_3" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1295 'zext' 'zext_ln191_32' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_39 : Operation 1296 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_37 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1296 'getelementptr' 'fc3_weights_0_addr_37' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_39 : Operation 1297 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_37 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1297 'getelementptr' 'fc3_weights_1_addr_37' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_39 : Operation 1298 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_37 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1298 'getelementptr' 'fc3_weights_2_addr_37' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_39 : Operation 1299 [1/5] (7.25ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1299 'fadd' 'add_4' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1300 [1/4] (5.70ns)   --->   "%mul_24 = fmul i32 %bitcast_ln191_25, i32 %phi_ln191_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1300 'fmul' 'mul_24' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1301 [2/4] (5.70ns)   --->   "%mul_25 = fmul i32 %bitcast_ln191_26, i32 %phi_ln191_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1301 'fmul' 'mul_25' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1302 [3/4] (5.70ns)   --->   "%mul_26 = fmul i32 %bitcast_ln191_27, i32 %phi_ln191_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1302 'fmul' 'mul_26' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1303 [1/1] (0.00ns)   --->   "%bitcast_ln191_28 = bitcast i32 %gmem_addr_read_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1303 'bitcast' 'bitcast_ln191_28' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_39 : Operation 1304 [4/4] (5.70ns)   --->   "%mul_27 = fmul i32 %bitcast_ln191_28, i32 %phi_ln191_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1304 'fmul' 'mul_27' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1305 [1/1] (9.19ns)   --->   "%gmem_addr_read_29 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1305 'read' 'gmem_addr_read_29' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1306 [1/1] (0.00ns)   --->   "%phi_ln191_35 = phi i32 %fc3_weights_0_load_35, void %branch192, i32 %fc3_weights_1_load_35, void %branch193, i32 %fc3_weights_2_load_35, void %branch194, i32, void %bb19.split543" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1306 'phi' 'phi_ln191_35' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_39 : Operation 1307 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_36 = load i8 %fc3_weights_2_addr_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1307 'load' 'fc3_weights_2_load_36' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_39 : Operation 1308 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split521" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1308 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_39 : Operation 1309 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_36 = load i8 %fc3_weights_1_addr_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1309 'load' 'fc3_weights_1_load_36' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_39 : Operation 1310 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split521" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1310 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_39 : Operation 1311 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_36 = load i8 %fc3_weights_0_addr_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1311 'load' 'fc3_weights_0_load_36' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_39 : Operation 1312 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split521" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1312 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_39 : Operation 1313 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_37 = load i8 %fc3_weights_2_addr_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1313 'load' 'fc3_weights_2_load_37' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_39 : Operation 1314 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_37 = load i8 %fc3_weights_1_addr_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1314 'load' 'fc3_weights_1_load_37' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_39 : Operation 1315 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_37 = load i8 %fc3_weights_0_addr_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1315 'load' 'fc3_weights_0_load_37' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 40 <SV = 39> <Delay = 9.19>
ST_40 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln191_1 = zext i4 %phi_urem" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1316 'zext' 'zext_ln191_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 1317 [1/1] (1.91ns)   --->   "%add_ln191_28 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1317 'add' 'add_ln191_28' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln191_33 = zext i8 %add_ln191_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1318 'zext' 'zext_ln191_33' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 1319 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_38 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1319 'getelementptr' 'fc3_weights_0_addr_38' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 1320 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_38 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1320 'getelementptr' 'fc3_weights_1_addr_38' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 1321 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_38 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1321 'getelementptr' 'fc3_weights_2_addr_38' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 1322 [5/5] (7.25ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1322 'fadd' 'add_5' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1323 [1/4] (5.70ns)   --->   "%mul_25 = fmul i32 %bitcast_ln191_26, i32 %phi_ln191_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1323 'fmul' 'mul_25' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1324 [2/4] (5.70ns)   --->   "%mul_26 = fmul i32 %bitcast_ln191_27, i32 %phi_ln191_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1324 'fmul' 'mul_26' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1325 [3/4] (5.70ns)   --->   "%mul_27 = fmul i32 %bitcast_ln191_28, i32 %phi_ln191_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1325 'fmul' 'mul_27' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1326 [1/1] (0.00ns)   --->   "%bitcast_ln191_29 = bitcast i32 %gmem_addr_read_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1326 'bitcast' 'bitcast_ln191_29' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 1327 [4/4] (5.70ns)   --->   "%mul_28 = fmul i32 %bitcast_ln191_29, i32 %phi_ln191_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1327 'fmul' 'mul_28' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1328 [1/1] (9.19ns)   --->   "%gmem_addr_read_30 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1328 'read' 'gmem_addr_read_30' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1329 [1/1] (0.00ns)   --->   "%phi_ln191_36 = phi i32 %fc3_weights_0_load_36, void %branch188, i32 %fc3_weights_1_load_36, void %branch189, i32 %fc3_weights_2_load_36, void %branch190, i32, void %bb19.split532" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1329 'phi' 'phi_ln191_36' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 1330 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_37 = load i8 %fc3_weights_2_addr_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1330 'load' 'fc3_weights_2_load_37' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_40 : Operation 1331 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split510" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1331 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_40 : Operation 1332 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_37 = load i8 %fc3_weights_1_addr_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1332 'load' 'fc3_weights_1_load_37' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_40 : Operation 1333 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split510" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1333 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_40 : Operation 1334 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_37 = load i8 %fc3_weights_0_addr_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1334 'load' 'fc3_weights_0_load_37' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_40 : Operation 1335 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split510" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1335 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_40 : Operation 1336 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_38 = load i8 %fc3_weights_2_addr_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1336 'load' 'fc3_weights_2_load_38' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_40 : Operation 1337 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_38 = load i8 %fc3_weights_1_addr_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1337 'load' 'fc3_weights_1_load_38' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_40 : Operation 1338 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_38 = load i8 %fc3_weights_0_addr_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1338 'load' 'fc3_weights_0_load_38' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 41 <SV = 40> <Delay = 9.19>
ST_41 : Operation 1339 [1/1] (1.91ns)   --->   "%add_ln191_29 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1339 'add' 'add_ln191_29' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln191_34 = zext i8 %add_ln191_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1340 'zext' 'zext_ln191_34' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_41 : Operation 1341 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_39 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1341 'getelementptr' 'fc3_weights_0_addr_39' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_41 : Operation 1342 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_39 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1342 'getelementptr' 'fc3_weights_1_addr_39' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_41 : Operation 1343 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_39 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1343 'getelementptr' 'fc3_weights_2_addr_39' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_41 : Operation 1344 [4/5] (7.25ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1344 'fadd' 'add_5' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1345 [1/4] (5.70ns)   --->   "%mul_26 = fmul i32 %bitcast_ln191_27, i32 %phi_ln191_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1345 'fmul' 'mul_26' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1346 [2/4] (5.70ns)   --->   "%mul_27 = fmul i32 %bitcast_ln191_28, i32 %phi_ln191_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1346 'fmul' 'mul_27' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1347 [3/4] (5.70ns)   --->   "%mul_28 = fmul i32 %bitcast_ln191_29, i32 %phi_ln191_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1347 'fmul' 'mul_28' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1348 [1/1] (0.00ns)   --->   "%bitcast_ln191_30 = bitcast i32 %gmem_addr_read_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1348 'bitcast' 'bitcast_ln191_30' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_41 : Operation 1349 [4/4] (5.70ns)   --->   "%mul_29 = fmul i32 %bitcast_ln191_30, i32 %phi_ln191_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1349 'fmul' 'mul_29' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1350 [1/1] (9.19ns)   --->   "%gmem_addr_read_31 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1350 'read' 'gmem_addr_read_31' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1351 [1/1] (0.00ns)   --->   "%phi_ln191_37 = phi i32 %fc3_weights_0_load_37, void %branch184, i32 %fc3_weights_1_load_37, void %branch185, i32 %fc3_weights_2_load_37, void %branch186, i32, void %bb19.split521" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1351 'phi' 'phi_ln191_37' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_41 : Operation 1352 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_38 = load i8 %fc3_weights_2_addr_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1352 'load' 'fc3_weights_2_load_38' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_41 : Operation 1353 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split499" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1353 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_41 : Operation 1354 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_38 = load i8 %fc3_weights_1_addr_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1354 'load' 'fc3_weights_1_load_38' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_41 : Operation 1355 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split499" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1355 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_41 : Operation 1356 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_38 = load i8 %fc3_weights_0_addr_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1356 'load' 'fc3_weights_0_load_38' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_41 : Operation 1357 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split499" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1357 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_41 : Operation 1358 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_39 = load i8 %fc3_weights_2_addr_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1358 'load' 'fc3_weights_2_load_39' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_41 : Operation 1359 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_39 = load i8 %fc3_weights_1_addr_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1359 'load' 'fc3_weights_1_load_39' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_41 : Operation 1360 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_39 = load i8 %fc3_weights_0_addr_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1360 'load' 'fc3_weights_0_load_39' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 42 <SV = 41> <Delay = 9.19>
ST_42 : Operation 1361 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %or_ln191_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1361 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_42 : Operation 1362 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_40 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1362 'getelementptr' 'fc3_weights_0_addr_40' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_42 : Operation 1363 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_40 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1363 'getelementptr' 'fc3_weights_1_addr_40' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_42 : Operation 1364 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_40 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1364 'getelementptr' 'fc3_weights_2_addr_40' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_42 : Operation 1365 [3/5] (7.25ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1365 'fadd' 'add_5' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1366 [1/4] (5.70ns)   --->   "%mul_27 = fmul i32 %bitcast_ln191_28, i32 %phi_ln191_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1366 'fmul' 'mul_27' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1367 [2/4] (5.70ns)   --->   "%mul_28 = fmul i32 %bitcast_ln191_29, i32 %phi_ln191_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1367 'fmul' 'mul_28' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1368 [3/4] (5.70ns)   --->   "%mul_29 = fmul i32 %bitcast_ln191_30, i32 %phi_ln191_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1368 'fmul' 'mul_29' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1369 [1/1] (0.00ns)   --->   "%bitcast_ln191_31 = bitcast i32 %gmem_addr_read_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1369 'bitcast' 'bitcast_ln191_31' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_42 : Operation 1370 [4/4] (5.70ns)   --->   "%mul_30 = fmul i32 %bitcast_ln191_31, i32 %phi_ln191_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1370 'fmul' 'mul_30' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1371 [1/1] (9.19ns)   --->   "%gmem_addr_read_32 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1371 'read' 'gmem_addr_read_32' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1372 [1/1] (0.00ns)   --->   "%phi_ln191_38 = phi i32 %fc3_weights_0_load_38, void %branch180, i32 %fc3_weights_1_load_38, void %branch181, i32 %fc3_weights_2_load_38, void %branch182, i32, void %bb19.split510" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1372 'phi' 'phi_ln191_38' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_42 : Operation 1373 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_39 = load i8 %fc3_weights_2_addr_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1373 'load' 'fc3_weights_2_load_39' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_42 : Operation 1374 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split488" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1374 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_42 : Operation 1375 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_39 = load i8 %fc3_weights_1_addr_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1375 'load' 'fc3_weights_1_load_39' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_42 : Operation 1376 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split488" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1376 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_42 : Operation 1377 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_39 = load i8 %fc3_weights_0_addr_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1377 'load' 'fc3_weights_0_load_39' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_42 : Operation 1378 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split488" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1378 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_42 : Operation 1379 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_40 = load i8 %fc3_weights_2_addr_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1379 'load' 'fc3_weights_2_load_40' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_42 : Operation 1380 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_40 = load i8 %fc3_weights_1_addr_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1380 'load' 'fc3_weights_1_load_40' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_42 : Operation 1381 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_40 = load i8 %fc3_weights_0_addr_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1381 'load' 'fc3_weights_0_load_40' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 43 <SV = 42> <Delay = 9.19>
ST_43 : Operation 1382 [1/1] (1.91ns)   --->   "%add_ln191_30 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1382 'add' 'add_ln191_30' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1383 [1/1] (0.00ns)   --->   "%zext_ln191_35 = zext i8 %add_ln191_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1383 'zext' 'zext_ln191_35' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_43 : Operation 1384 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_41 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1384 'getelementptr' 'fc3_weights_0_addr_41' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_43 : Operation 1385 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_41 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1385 'getelementptr' 'fc3_weights_1_addr_41' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_43 : Operation 1386 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_41 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1386 'getelementptr' 'fc3_weights_2_addr_41' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_43 : Operation 1387 [2/5] (7.25ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1387 'fadd' 'add_5' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1388 [1/4] (5.70ns)   --->   "%mul_28 = fmul i32 %bitcast_ln191_29, i32 %phi_ln191_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1388 'fmul' 'mul_28' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1389 [2/4] (5.70ns)   --->   "%mul_29 = fmul i32 %bitcast_ln191_30, i32 %phi_ln191_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1389 'fmul' 'mul_29' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1390 [3/4] (5.70ns)   --->   "%mul_30 = fmul i32 %bitcast_ln191_31, i32 %phi_ln191_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1390 'fmul' 'mul_30' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1391 [1/1] (0.00ns)   --->   "%bitcast_ln191_32 = bitcast i32 %gmem_addr_read_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1391 'bitcast' 'bitcast_ln191_32' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_43 : Operation 1392 [4/4] (5.70ns)   --->   "%mul_31 = fmul i32 %bitcast_ln191_32, i32 %phi_ln191_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1392 'fmul' 'mul_31' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1393 [1/1] (9.19ns)   --->   "%gmem_addr_read_33 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1393 'read' 'gmem_addr_read_33' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1394 [1/1] (0.00ns)   --->   "%phi_ln191_39 = phi i32 %fc3_weights_0_load_39, void %branch176, i32 %fc3_weights_1_load_39, void %branch177, i32 %fc3_weights_2_load_39, void %branch178, i32, void %bb19.split499" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1394 'phi' 'phi_ln191_39' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_43 : Operation 1395 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_40 = load i8 %fc3_weights_2_addr_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1395 'load' 'fc3_weights_2_load_40' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_43 : Operation 1396 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split477" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1396 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_43 : Operation 1397 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_40 = load i8 %fc3_weights_1_addr_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1397 'load' 'fc3_weights_1_load_40' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_43 : Operation 1398 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split477" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1398 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_43 : Operation 1399 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_40 = load i8 %fc3_weights_0_addr_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1399 'load' 'fc3_weights_0_load_40' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_43 : Operation 1400 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split477" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1400 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_43 : Operation 1401 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_41 = load i8 %fc3_weights_2_addr_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1401 'load' 'fc3_weights_2_load_41' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_43 : Operation 1402 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_41 = load i8 %fc3_weights_1_addr_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1402 'load' 'fc3_weights_1_load_41' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_43 : Operation 1403 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_41 = load i8 %fc3_weights_0_addr_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1403 'load' 'fc3_weights_0_load_41' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 44 <SV = 43> <Delay = 9.19>
ST_44 : Operation 1404 [1/1] (1.91ns)   --->   "%add_ln191_31 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1404 'add' 'add_ln191_31' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1405 [1/1] (0.00ns)   --->   "%zext_ln191_36 = zext i8 %add_ln191_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1405 'zext' 'zext_ln191_36' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_44 : Operation 1406 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_42 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1406 'getelementptr' 'fc3_weights_0_addr_42' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_44 : Operation 1407 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_42 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1407 'getelementptr' 'fc3_weights_1_addr_42' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_44 : Operation 1408 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_42 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1408 'getelementptr' 'fc3_weights_2_addr_42' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_44 : Operation 1409 [1/5] (7.25ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1409 'fadd' 'add_5' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1410 [1/4] (5.70ns)   --->   "%mul_29 = fmul i32 %bitcast_ln191_30, i32 %phi_ln191_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1410 'fmul' 'mul_29' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1411 [2/4] (5.70ns)   --->   "%mul_30 = fmul i32 %bitcast_ln191_31, i32 %phi_ln191_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1411 'fmul' 'mul_30' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1412 [3/4] (5.70ns)   --->   "%mul_31 = fmul i32 %bitcast_ln191_32, i32 %phi_ln191_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1412 'fmul' 'mul_31' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1413 [1/1] (0.00ns)   --->   "%bitcast_ln191_33 = bitcast i32 %gmem_addr_read_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1413 'bitcast' 'bitcast_ln191_33' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_44 : Operation 1414 [4/4] (5.70ns)   --->   "%mul_32 = fmul i32 %bitcast_ln191_33, i32 %phi_ln191_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1414 'fmul' 'mul_32' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1415 [1/1] (9.19ns)   --->   "%gmem_addr_read_34 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1415 'read' 'gmem_addr_read_34' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1416 [1/1] (0.00ns)   --->   "%phi_ln191_40 = phi i32 %fc3_weights_0_load_40, void %branch172, i32 %fc3_weights_1_load_40, void %branch173, i32 %fc3_weights_2_load_40, void %branch174, i32, void %bb19.split488" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1416 'phi' 'phi_ln191_40' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_44 : Operation 1417 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_41 = load i8 %fc3_weights_2_addr_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1417 'load' 'fc3_weights_2_load_41' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_44 : Operation 1418 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split466" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1418 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_44 : Operation 1419 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_41 = load i8 %fc3_weights_1_addr_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1419 'load' 'fc3_weights_1_load_41' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_44 : Operation 1420 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split466" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1420 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_44 : Operation 1421 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_41 = load i8 %fc3_weights_0_addr_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1421 'load' 'fc3_weights_0_load_41' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_44 : Operation 1422 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split466" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1422 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_44 : Operation 1423 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_42 = load i8 %fc3_weights_2_addr_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1423 'load' 'fc3_weights_2_load_42' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_44 : Operation 1424 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_42 = load i8 %fc3_weights_1_addr_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1424 'load' 'fc3_weights_1_load_42' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_44 : Operation 1425 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_42 = load i8 %fc3_weights_0_addr_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1425 'load' 'fc3_weights_0_load_42' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 45 <SV = 44> <Delay = 9.19>
ST_45 : Operation 1426 [1/1] (1.91ns)   --->   "%add_ln191_32 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1426 'add' 'add_ln191_32' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1427 [1/1] (0.00ns)   --->   "%zext_ln191_37 = zext i8 %add_ln191_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1427 'zext' 'zext_ln191_37' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_45 : Operation 1428 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_43 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1428 'getelementptr' 'fc3_weights_0_addr_43' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_45 : Operation 1429 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_43 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1429 'getelementptr' 'fc3_weights_1_addr_43' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_45 : Operation 1430 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_43 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1430 'getelementptr' 'fc3_weights_2_addr_43' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_45 : Operation 1431 [5/5] (7.25ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1431 'fadd' 'add_6' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1432 [1/4] (5.70ns)   --->   "%mul_30 = fmul i32 %bitcast_ln191_31, i32 %phi_ln191_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1432 'fmul' 'mul_30' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1433 [2/4] (5.70ns)   --->   "%mul_31 = fmul i32 %bitcast_ln191_32, i32 %phi_ln191_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1433 'fmul' 'mul_31' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1434 [3/4] (5.70ns)   --->   "%mul_32 = fmul i32 %bitcast_ln191_33, i32 %phi_ln191_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1434 'fmul' 'mul_32' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1435 [1/1] (0.00ns)   --->   "%bitcast_ln191_34 = bitcast i32 %gmem_addr_read_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1435 'bitcast' 'bitcast_ln191_34' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_45 : Operation 1436 [4/4] (5.70ns)   --->   "%mul_33 = fmul i32 %bitcast_ln191_34, i32 %phi_ln191_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1436 'fmul' 'mul_33' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1437 [1/1] (9.19ns)   --->   "%gmem_addr_read_35 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1437 'read' 'gmem_addr_read_35' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1438 [1/1] (0.00ns)   --->   "%phi_ln191_41 = phi i32 %fc3_weights_0_load_41, void %branch168, i32 %fc3_weights_1_load_41, void %branch169, i32 %fc3_weights_2_load_41, void %branch170, i32, void %bb19.split477" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1438 'phi' 'phi_ln191_41' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_45 : Operation 1439 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_42 = load i8 %fc3_weights_2_addr_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1439 'load' 'fc3_weights_2_load_42' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_45 : Operation 1440 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split455" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1440 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_45 : Operation 1441 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_42 = load i8 %fc3_weights_1_addr_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1441 'load' 'fc3_weights_1_load_42' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_45 : Operation 1442 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split455" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1442 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_45 : Operation 1443 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_42 = load i8 %fc3_weights_0_addr_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1443 'load' 'fc3_weights_0_load_42' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_45 : Operation 1444 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split455" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1444 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_45 : Operation 1445 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_43 = load i8 %fc3_weights_2_addr_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1445 'load' 'fc3_weights_2_load_43' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_45 : Operation 1446 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_43 = load i8 %fc3_weights_1_addr_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1446 'load' 'fc3_weights_1_load_43' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_45 : Operation 1447 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_43 = load i8 %fc3_weights_0_addr_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1447 'load' 'fc3_weights_0_load_43' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 46 <SV = 45> <Delay = 9.19>
ST_46 : Operation 1448 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %or_ln191_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1448 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_46 : Operation 1449 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_44 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1449 'getelementptr' 'fc3_weights_0_addr_44' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_46 : Operation 1450 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_44 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1450 'getelementptr' 'fc3_weights_1_addr_44' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_46 : Operation 1451 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_44 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1451 'getelementptr' 'fc3_weights_2_addr_44' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_46 : Operation 1452 [4/5] (7.25ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1452 'fadd' 'add_6' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1453 [1/4] (5.70ns)   --->   "%mul_31 = fmul i32 %bitcast_ln191_32, i32 %phi_ln191_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1453 'fmul' 'mul_31' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1454 [2/4] (5.70ns)   --->   "%mul_32 = fmul i32 %bitcast_ln191_33, i32 %phi_ln191_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1454 'fmul' 'mul_32' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1455 [3/4] (5.70ns)   --->   "%mul_33 = fmul i32 %bitcast_ln191_34, i32 %phi_ln191_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1455 'fmul' 'mul_33' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1456 [1/1] (0.00ns)   --->   "%bitcast_ln191_35 = bitcast i32 %gmem_addr_read_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1456 'bitcast' 'bitcast_ln191_35' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_46 : Operation 1457 [4/4] (5.70ns)   --->   "%mul_34 = fmul i32 %bitcast_ln191_35, i32 %phi_ln191_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1457 'fmul' 'mul_34' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1458 [1/1] (9.19ns)   --->   "%gmem_addr_read_36 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1458 'read' 'gmem_addr_read_36' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1459 [1/1] (0.00ns)   --->   "%phi_ln191_42 = phi i32 %fc3_weights_0_load_42, void %branch164, i32 %fc3_weights_1_load_42, void %branch165, i32 %fc3_weights_2_load_42, void %branch166, i32, void %bb19.split466" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1459 'phi' 'phi_ln191_42' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_46 : Operation 1460 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_43 = load i8 %fc3_weights_2_addr_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1460 'load' 'fc3_weights_2_load_43' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_46 : Operation 1461 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split444" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1461 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_46 : Operation 1462 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_43 = load i8 %fc3_weights_1_addr_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1462 'load' 'fc3_weights_1_load_43' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_46 : Operation 1463 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split444" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1463 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_46 : Operation 1464 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_43 = load i8 %fc3_weights_0_addr_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1464 'load' 'fc3_weights_0_load_43' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_46 : Operation 1465 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split444" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1465 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_46 : Operation 1466 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_44 = load i8 %fc3_weights_2_addr_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1466 'load' 'fc3_weights_2_load_44' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_46 : Operation 1467 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_44 = load i8 %fc3_weights_1_addr_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1467 'load' 'fc3_weights_1_load_44' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_46 : Operation 1468 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_44 = load i8 %fc3_weights_0_addr_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1468 'load' 'fc3_weights_0_load_44' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 47 <SV = 46> <Delay = 9.19>
ST_47 : Operation 1469 [1/1] (1.91ns)   --->   "%add_ln191_33 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1469 'add' 'add_ln191_33' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1470 [1/1] (0.00ns)   --->   "%zext_ln191_38 = zext i8 %add_ln191_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1470 'zext' 'zext_ln191_38' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_47 : Operation 1471 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_45 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1471 'getelementptr' 'fc3_weights_0_addr_45' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_47 : Operation 1472 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_45 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1472 'getelementptr' 'fc3_weights_1_addr_45' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_47 : Operation 1473 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_45 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1473 'getelementptr' 'fc3_weights_2_addr_45' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_47 : Operation 1474 [3/5] (7.25ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1474 'fadd' 'add_6' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1475 [1/4] (5.70ns)   --->   "%mul_32 = fmul i32 %bitcast_ln191_33, i32 %phi_ln191_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1475 'fmul' 'mul_32' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1476 [2/4] (5.70ns)   --->   "%mul_33 = fmul i32 %bitcast_ln191_34, i32 %phi_ln191_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1476 'fmul' 'mul_33' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1477 [3/4] (5.70ns)   --->   "%mul_34 = fmul i32 %bitcast_ln191_35, i32 %phi_ln191_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1477 'fmul' 'mul_34' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1478 [1/1] (0.00ns)   --->   "%bitcast_ln191_36 = bitcast i32 %gmem_addr_read_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1478 'bitcast' 'bitcast_ln191_36' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_47 : Operation 1479 [4/4] (5.70ns)   --->   "%mul_35 = fmul i32 %bitcast_ln191_36, i32 %phi_ln191_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1479 'fmul' 'mul_35' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1480 [1/1] (9.19ns)   --->   "%gmem_addr_read_37 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1480 'read' 'gmem_addr_read_37' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1481 [1/1] (0.00ns)   --->   "%phi_ln191_43 = phi i32 %fc3_weights_0_load_43, void %branch160, i32 %fc3_weights_1_load_43, void %branch161, i32 %fc3_weights_2_load_43, void %branch162, i32, void %bb19.split455" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1481 'phi' 'phi_ln191_43' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_47 : Operation 1482 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_44 = load i8 %fc3_weights_2_addr_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1482 'load' 'fc3_weights_2_load_44' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_47 : Operation 1483 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split433" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1483 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_47 : Operation 1484 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_44 = load i8 %fc3_weights_1_addr_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1484 'load' 'fc3_weights_1_load_44' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_47 : Operation 1485 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split433" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1485 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_47 : Operation 1486 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_44 = load i8 %fc3_weights_0_addr_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1486 'load' 'fc3_weights_0_load_44' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_47 : Operation 1487 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split433" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1487 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_47 : Operation 1488 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_45 = load i8 %fc3_weights_2_addr_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1488 'load' 'fc3_weights_2_load_45' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_47 : Operation 1489 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_45 = load i8 %fc3_weights_1_addr_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1489 'load' 'fc3_weights_1_load_45' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_47 : Operation 1490 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_45 = load i8 %fc3_weights_0_addr_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1490 'load' 'fc3_weights_0_load_45' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 48 <SV = 47> <Delay = 9.19>
ST_48 : Operation 1491 [1/1] (1.91ns)   --->   "%add_ln191_34 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1491 'add' 'add_ln191_34' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1492 [1/1] (0.00ns)   --->   "%zext_ln191_39 = zext i8 %add_ln191_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1492 'zext' 'zext_ln191_39' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_48 : Operation 1493 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_46 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1493 'getelementptr' 'fc3_weights_0_addr_46' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_48 : Operation 1494 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_46 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1494 'getelementptr' 'fc3_weights_1_addr_46' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_48 : Operation 1495 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_46 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1495 'getelementptr' 'fc3_weights_2_addr_46' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_48 : Operation 1496 [2/5] (7.25ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1496 'fadd' 'add_6' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1497 [1/4] (5.70ns)   --->   "%mul_33 = fmul i32 %bitcast_ln191_34, i32 %phi_ln191_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1497 'fmul' 'mul_33' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1498 [2/4] (5.70ns)   --->   "%mul_34 = fmul i32 %bitcast_ln191_35, i32 %phi_ln191_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1498 'fmul' 'mul_34' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1499 [3/4] (5.70ns)   --->   "%mul_35 = fmul i32 %bitcast_ln191_36, i32 %phi_ln191_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1499 'fmul' 'mul_35' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1500 [1/1] (0.00ns)   --->   "%bitcast_ln191_37 = bitcast i32 %gmem_addr_read_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1500 'bitcast' 'bitcast_ln191_37' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_48 : Operation 1501 [4/4] (5.70ns)   --->   "%mul_36 = fmul i32 %bitcast_ln191_37, i32 %phi_ln191_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1501 'fmul' 'mul_36' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1502 [1/1] (9.19ns)   --->   "%gmem_addr_read_38 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1502 'read' 'gmem_addr_read_38' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1503 [1/1] (0.00ns)   --->   "%phi_ln191_44 = phi i32 %fc3_weights_0_load_44, void %branch156, i32 %fc3_weights_1_load_44, void %branch157, i32 %fc3_weights_2_load_44, void %branch158, i32, void %bb19.split444" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1503 'phi' 'phi_ln191_44' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_48 : Operation 1504 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_45 = load i8 %fc3_weights_2_addr_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1504 'load' 'fc3_weights_2_load_45' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_48 : Operation 1505 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split422" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1505 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_48 : Operation 1506 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_45 = load i8 %fc3_weights_1_addr_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1506 'load' 'fc3_weights_1_load_45' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_48 : Operation 1507 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split422" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1507 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_48 : Operation 1508 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_45 = load i8 %fc3_weights_0_addr_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1508 'load' 'fc3_weights_0_load_45' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_48 : Operation 1509 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split422" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1509 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_48 : Operation 1510 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_46 = load i8 %fc3_weights_2_addr_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1510 'load' 'fc3_weights_2_load_46' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_48 : Operation 1511 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_46 = load i8 %fc3_weights_1_addr_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1511 'load' 'fc3_weights_1_load_46' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_48 : Operation 1512 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_46 = load i8 %fc3_weights_0_addr_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1512 'load' 'fc3_weights_0_load_46' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 49 <SV = 48> <Delay = 9.19>
ST_49 : Operation 1513 [1/1] (1.91ns)   --->   "%add_ln191_35 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1513 'add' 'add_ln191_35' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1514 [1/1] (0.00ns)   --->   "%zext_ln191_40 = zext i8 %add_ln191_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1514 'zext' 'zext_ln191_40' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_49 : Operation 1515 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_47 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1515 'getelementptr' 'fc3_weights_0_addr_47' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_49 : Operation 1516 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_47 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1516 'getelementptr' 'fc3_weights_1_addr_47' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_49 : Operation 1517 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_47 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1517 'getelementptr' 'fc3_weights_2_addr_47' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_49 : Operation 1518 [1/5] (7.25ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1518 'fadd' 'add_6' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1519 [1/4] (5.70ns)   --->   "%mul_34 = fmul i32 %bitcast_ln191_35, i32 %phi_ln191_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1519 'fmul' 'mul_34' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1520 [2/4] (5.70ns)   --->   "%mul_35 = fmul i32 %bitcast_ln191_36, i32 %phi_ln191_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1520 'fmul' 'mul_35' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1521 [3/4] (5.70ns)   --->   "%mul_36 = fmul i32 %bitcast_ln191_37, i32 %phi_ln191_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1521 'fmul' 'mul_36' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1522 [1/1] (0.00ns)   --->   "%bitcast_ln191_38 = bitcast i32 %gmem_addr_read_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1522 'bitcast' 'bitcast_ln191_38' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_49 : Operation 1523 [4/4] (5.70ns)   --->   "%mul_37 = fmul i32 %bitcast_ln191_38, i32 %phi_ln191_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1523 'fmul' 'mul_37' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1524 [1/1] (9.19ns)   --->   "%gmem_addr_read_39 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1524 'read' 'gmem_addr_read_39' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1525 [1/1] (0.00ns)   --->   "%phi_ln191_45 = phi i32 %fc3_weights_0_load_45, void %branch152, i32 %fc3_weights_1_load_45, void %branch153, i32 %fc3_weights_2_load_45, void %branch154, i32, void %bb19.split433" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1525 'phi' 'phi_ln191_45' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_49 : Operation 1526 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_46 = load i8 %fc3_weights_2_addr_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1526 'load' 'fc3_weights_2_load_46' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_49 : Operation 1527 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split411" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1527 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_49 : Operation 1528 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_46 = load i8 %fc3_weights_1_addr_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1528 'load' 'fc3_weights_1_load_46' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_49 : Operation 1529 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split411" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1529 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_49 : Operation 1530 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_46 = load i8 %fc3_weights_0_addr_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1530 'load' 'fc3_weights_0_load_46' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_49 : Operation 1531 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split411" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1531 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_49 : Operation 1532 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_47 = load i8 %fc3_weights_2_addr_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1532 'load' 'fc3_weights_2_load_47' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_49 : Operation 1533 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_47 = load i8 %fc3_weights_1_addr_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1533 'load' 'fc3_weights_1_load_47' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_49 : Operation 1534 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_47 = load i8 %fc3_weights_0_addr_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1534 'load' 'fc3_weights_0_load_47' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 50 <SV = 49> <Delay = 9.19>
ST_50 : Operation 1535 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %phi_urem" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1535 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_50 : Operation 1536 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_48 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1536 'getelementptr' 'fc3_weights_0_addr_48' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_50 : Operation 1537 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_48 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1537 'getelementptr' 'fc3_weights_1_addr_48' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_50 : Operation 1538 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_48 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1538 'getelementptr' 'fc3_weights_2_addr_48' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_50 : Operation 1539 [5/5] (7.25ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1539 'fadd' 'add_7' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1540 [1/4] (5.70ns)   --->   "%mul_35 = fmul i32 %bitcast_ln191_36, i32 %phi_ln191_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1540 'fmul' 'mul_35' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1541 [2/4] (5.70ns)   --->   "%mul_36 = fmul i32 %bitcast_ln191_37, i32 %phi_ln191_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1541 'fmul' 'mul_36' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1542 [3/4] (5.70ns)   --->   "%mul_37 = fmul i32 %bitcast_ln191_38, i32 %phi_ln191_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1542 'fmul' 'mul_37' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1543 [1/1] (0.00ns)   --->   "%bitcast_ln191_39 = bitcast i32 %gmem_addr_read_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1543 'bitcast' 'bitcast_ln191_39' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_50 : Operation 1544 [4/4] (5.70ns)   --->   "%mul_38 = fmul i32 %bitcast_ln191_39, i32 %phi_ln191_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1544 'fmul' 'mul_38' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1545 [1/1] (9.19ns)   --->   "%gmem_addr_read_40 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1545 'read' 'gmem_addr_read_40' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1546 [1/1] (0.00ns)   --->   "%phi_ln191_46 = phi i32 %fc3_weights_0_load_46, void %branch148, i32 %fc3_weights_1_load_46, void %branch149, i32 %fc3_weights_2_load_46, void %branch150, i32, void %bb19.split422" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1546 'phi' 'phi_ln191_46' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_50 : Operation 1547 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_47 = load i8 %fc3_weights_2_addr_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1547 'load' 'fc3_weights_2_load_47' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_50 : Operation 1548 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split400" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1548 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_50 : Operation 1549 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_47 = load i8 %fc3_weights_1_addr_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1549 'load' 'fc3_weights_1_load_47' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_50 : Operation 1550 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split400" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1550 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_50 : Operation 1551 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_47 = load i8 %fc3_weights_0_addr_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1551 'load' 'fc3_weights_0_load_47' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_50 : Operation 1552 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split400" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1552 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_50 : Operation 1553 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_48 = load i8 %fc3_weights_2_addr_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1553 'load' 'fc3_weights_2_load_48' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_50 : Operation 1554 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_48 = load i8 %fc3_weights_1_addr_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1554 'load' 'fc3_weights_1_load_48' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_50 : Operation 1555 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_48 = load i8 %fc3_weights_0_addr_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1555 'load' 'fc3_weights_0_load_48' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 51 <SV = 50> <Delay = 9.19>
ST_51 : Operation 1556 [1/1] (1.91ns)   --->   "%add_ln191_36 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1556 'add' 'add_ln191_36' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1557 [1/1] (0.00ns)   --->   "%zext_ln191_41 = zext i8 %add_ln191_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1557 'zext' 'zext_ln191_41' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_51 : Operation 1558 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_49 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1558 'getelementptr' 'fc3_weights_0_addr_49' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_51 : Operation 1559 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_49 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1559 'getelementptr' 'fc3_weights_1_addr_49' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_51 : Operation 1560 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_49 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1560 'getelementptr' 'fc3_weights_2_addr_49' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_51 : Operation 1561 [4/5] (7.25ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1561 'fadd' 'add_7' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1562 [1/4] (5.70ns)   --->   "%mul_36 = fmul i32 %bitcast_ln191_37, i32 %phi_ln191_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1562 'fmul' 'mul_36' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1563 [2/4] (5.70ns)   --->   "%mul_37 = fmul i32 %bitcast_ln191_38, i32 %phi_ln191_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1563 'fmul' 'mul_37' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1564 [3/4] (5.70ns)   --->   "%mul_38 = fmul i32 %bitcast_ln191_39, i32 %phi_ln191_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1564 'fmul' 'mul_38' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1565 [1/1] (0.00ns)   --->   "%bitcast_ln191_40 = bitcast i32 %gmem_addr_read_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1565 'bitcast' 'bitcast_ln191_40' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_51 : Operation 1566 [4/4] (5.70ns)   --->   "%mul_39 = fmul i32 %bitcast_ln191_40, i32 %phi_ln191_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1566 'fmul' 'mul_39' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1567 [1/1] (9.19ns)   --->   "%gmem_addr_read_41 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1567 'read' 'gmem_addr_read_41' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1568 [1/1] (0.00ns)   --->   "%phi_ln191_47 = phi i32 %fc3_weights_0_load_47, void %branch144, i32 %fc3_weights_1_load_47, void %branch145, i32 %fc3_weights_2_load_47, void %branch146, i32, void %bb19.split411" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1568 'phi' 'phi_ln191_47' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_51 : Operation 1569 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_48 = load i8 %fc3_weights_2_addr_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1569 'load' 'fc3_weights_2_load_48' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_51 : Operation 1570 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split389" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1570 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_51 : Operation 1571 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_48 = load i8 %fc3_weights_1_addr_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1571 'load' 'fc3_weights_1_load_48' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_51 : Operation 1572 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split389" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1572 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_51 : Operation 1573 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_48 = load i8 %fc3_weights_0_addr_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1573 'load' 'fc3_weights_0_load_48' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_51 : Operation 1574 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split389" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1574 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_51 : Operation 1575 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_49 = load i8 %fc3_weights_2_addr_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1575 'load' 'fc3_weights_2_load_49' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_51 : Operation 1576 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_49 = load i8 %fc3_weights_1_addr_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1576 'load' 'fc3_weights_1_load_49' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_51 : Operation 1577 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_49 = load i8 %fc3_weights_0_addr_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1577 'load' 'fc3_weights_0_load_49' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 52 <SV = 51> <Delay = 9.19>
ST_52 : Operation 1578 [1/1] (1.91ns)   --->   "%add_ln191_37 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1578 'add' 'add_ln191_37' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1579 [1/1] (0.00ns)   --->   "%zext_ln191_42 = zext i8 %add_ln191_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1579 'zext' 'zext_ln191_42' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_52 : Operation 1580 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_50 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1580 'getelementptr' 'fc3_weights_0_addr_50' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_52 : Operation 1581 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_50 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1581 'getelementptr' 'fc3_weights_1_addr_50' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_52 : Operation 1582 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_50 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1582 'getelementptr' 'fc3_weights_2_addr_50' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_52 : Operation 1583 [3/5] (7.25ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1583 'fadd' 'add_7' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1584 [1/4] (5.70ns)   --->   "%mul_37 = fmul i32 %bitcast_ln191_38, i32 %phi_ln191_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1584 'fmul' 'mul_37' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1585 [2/4] (5.70ns)   --->   "%mul_38 = fmul i32 %bitcast_ln191_39, i32 %phi_ln191_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1585 'fmul' 'mul_38' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1586 [3/4] (5.70ns)   --->   "%mul_39 = fmul i32 %bitcast_ln191_40, i32 %phi_ln191_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1586 'fmul' 'mul_39' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1587 [1/1] (0.00ns)   --->   "%bitcast_ln191_41 = bitcast i32 %gmem_addr_read_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1587 'bitcast' 'bitcast_ln191_41' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_52 : Operation 1588 [4/4] (5.70ns)   --->   "%mul_40 = fmul i32 %bitcast_ln191_41, i32 %phi_ln191_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1588 'fmul' 'mul_40' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1589 [1/1] (9.19ns)   --->   "%gmem_addr_read_42 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1589 'read' 'gmem_addr_read_42' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1590 [1/1] (0.00ns)   --->   "%phi_ln191_48 = phi i32 %fc3_weights_0_load_48, void %branch140, i32 %fc3_weights_1_load_48, void %branch141, i32 %fc3_weights_2_load_48, void %branch142, i32, void %bb19.split400" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1590 'phi' 'phi_ln191_48' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_52 : Operation 1591 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_49 = load i8 %fc3_weights_2_addr_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1591 'load' 'fc3_weights_2_load_49' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_52 : Operation 1592 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split378" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1592 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_52 : Operation 1593 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_49 = load i8 %fc3_weights_1_addr_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1593 'load' 'fc3_weights_1_load_49' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_52 : Operation 1594 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split378" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1594 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_52 : Operation 1595 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_49 = load i8 %fc3_weights_0_addr_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1595 'load' 'fc3_weights_0_load_49' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_52 : Operation 1596 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split378" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1596 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_52 : Operation 1597 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_50 = load i8 %fc3_weights_2_addr_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1597 'load' 'fc3_weights_2_load_50' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_52 : Operation 1598 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_50 = load i8 %fc3_weights_1_addr_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1598 'load' 'fc3_weights_1_load_50' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_52 : Operation 1599 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_50 = load i8 %fc3_weights_0_addr_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1599 'load' 'fc3_weights_0_load_50' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 53 <SV = 52> <Delay = 9.19>
ST_53 : Operation 1600 [1/1] (1.91ns)   --->   "%add_ln191_38 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1600 'add' 'add_ln191_38' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1601 [1/1] (0.00ns)   --->   "%zext_ln191_43 = zext i8 %add_ln191_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1601 'zext' 'zext_ln191_43' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_53 : Operation 1602 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_51 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1602 'getelementptr' 'fc3_weights_0_addr_51' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_53 : Operation 1603 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_51 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1603 'getelementptr' 'fc3_weights_1_addr_51' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_53 : Operation 1604 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_51 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1604 'getelementptr' 'fc3_weights_2_addr_51' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_53 : Operation 1605 [2/5] (7.25ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1605 'fadd' 'add_7' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1606 [1/4] (5.70ns)   --->   "%mul_38 = fmul i32 %bitcast_ln191_39, i32 %phi_ln191_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1606 'fmul' 'mul_38' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1607 [2/4] (5.70ns)   --->   "%mul_39 = fmul i32 %bitcast_ln191_40, i32 %phi_ln191_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1607 'fmul' 'mul_39' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1608 [3/4] (5.70ns)   --->   "%mul_40 = fmul i32 %bitcast_ln191_41, i32 %phi_ln191_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1608 'fmul' 'mul_40' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1609 [1/1] (0.00ns)   --->   "%bitcast_ln191_42 = bitcast i32 %gmem_addr_read_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1609 'bitcast' 'bitcast_ln191_42' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_53 : Operation 1610 [4/4] (5.70ns)   --->   "%mul_41 = fmul i32 %bitcast_ln191_42, i32 %phi_ln191_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1610 'fmul' 'mul_41' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1611 [1/1] (9.19ns)   --->   "%gmem_addr_read_43 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1611 'read' 'gmem_addr_read_43' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1612 [1/1] (0.00ns)   --->   "%phi_ln191_49 = phi i32 %fc3_weights_0_load_49, void %branch136, i32 %fc3_weights_1_load_49, void %branch137, i32 %fc3_weights_2_load_49, void %branch138, i32, void %bb19.split389" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1612 'phi' 'phi_ln191_49' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_53 : Operation 1613 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_50 = load i8 %fc3_weights_2_addr_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1613 'load' 'fc3_weights_2_load_50' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_53 : Operation 1614 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split367" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1614 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_53 : Operation 1615 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_50 = load i8 %fc3_weights_1_addr_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1615 'load' 'fc3_weights_1_load_50' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_53 : Operation 1616 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split367" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1616 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_53 : Operation 1617 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_50 = load i8 %fc3_weights_0_addr_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1617 'load' 'fc3_weights_0_load_50' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_53 : Operation 1618 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split367" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1618 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_53 : Operation 1619 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_51 = load i8 %fc3_weights_2_addr_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1619 'load' 'fc3_weights_2_load_51' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_53 : Operation 1620 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_51 = load i8 %fc3_weights_1_addr_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1620 'load' 'fc3_weights_1_load_51' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_53 : Operation 1621 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_51 = load i8 %fc3_weights_0_addr_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1621 'load' 'fc3_weights_0_load_51' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 54 <SV = 53> <Delay = 9.19>
ST_54 : Operation 1622 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %or_ln191" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1622 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_54 : Operation 1623 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_52 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1623 'getelementptr' 'fc3_weights_0_addr_52' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_54 : Operation 1624 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_52 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1624 'getelementptr' 'fc3_weights_1_addr_52' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_54 : Operation 1625 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_52 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1625 'getelementptr' 'fc3_weights_2_addr_52' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_54 : Operation 1626 [1/5] (7.25ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1626 'fadd' 'add_7' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1627 [1/4] (5.70ns)   --->   "%mul_39 = fmul i32 %bitcast_ln191_40, i32 %phi_ln191_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1627 'fmul' 'mul_39' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1628 [2/4] (5.70ns)   --->   "%mul_40 = fmul i32 %bitcast_ln191_41, i32 %phi_ln191_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1628 'fmul' 'mul_40' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1629 [3/4] (5.70ns)   --->   "%mul_41 = fmul i32 %bitcast_ln191_42, i32 %phi_ln191_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1629 'fmul' 'mul_41' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1630 [1/1] (0.00ns)   --->   "%bitcast_ln191_43 = bitcast i32 %gmem_addr_read_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1630 'bitcast' 'bitcast_ln191_43' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_54 : Operation 1631 [4/4] (5.70ns)   --->   "%mul_42 = fmul i32 %bitcast_ln191_43, i32 %phi_ln191_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1631 'fmul' 'mul_42' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1632 [1/1] (9.19ns)   --->   "%gmem_addr_read_44 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1632 'read' 'gmem_addr_read_44' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1633 [1/1] (0.00ns)   --->   "%phi_ln191_50 = phi i32 %fc3_weights_0_load_50, void %branch132, i32 %fc3_weights_1_load_50, void %branch133, i32 %fc3_weights_2_load_50, void %branch134, i32, void %bb19.split378" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1633 'phi' 'phi_ln191_50' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_54 : Operation 1634 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_51 = load i8 %fc3_weights_2_addr_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1634 'load' 'fc3_weights_2_load_51' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_54 : Operation 1635 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split356" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1635 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_54 : Operation 1636 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_51 = load i8 %fc3_weights_1_addr_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1636 'load' 'fc3_weights_1_load_51' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_54 : Operation 1637 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split356" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1637 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_54 : Operation 1638 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_51 = load i8 %fc3_weights_0_addr_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1638 'load' 'fc3_weights_0_load_51' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_54 : Operation 1639 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split356" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1639 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_54 : Operation 1640 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_52 = load i8 %fc3_weights_2_addr_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1640 'load' 'fc3_weights_2_load_52' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_54 : Operation 1641 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_52 = load i8 %fc3_weights_1_addr_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1641 'load' 'fc3_weights_1_load_52' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_54 : Operation 1642 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_52 = load i8 %fc3_weights_0_addr_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1642 'load' 'fc3_weights_0_load_52' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 55 <SV = 54> <Delay = 9.19>
ST_55 : Operation 1643 [1/1] (1.91ns)   --->   "%add_ln191_39 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1643 'add' 'add_ln191_39' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1644 [1/1] (0.00ns)   --->   "%zext_ln191_44 = zext i8 %add_ln191_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1644 'zext' 'zext_ln191_44' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_55 : Operation 1645 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_53 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1645 'getelementptr' 'fc3_weights_0_addr_53' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_55 : Operation 1646 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_53 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1646 'getelementptr' 'fc3_weights_1_addr_53' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_55 : Operation 1647 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_53 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1647 'getelementptr' 'fc3_weights_2_addr_53' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_55 : Operation 1648 [5/5] (7.25ns)   --->   "%add_8 = fadd i32 %add_7, i32 %mul_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1648 'fadd' 'add_8' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1649 [1/4] (5.70ns)   --->   "%mul_40 = fmul i32 %bitcast_ln191_41, i32 %phi_ln191_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1649 'fmul' 'mul_40' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1650 [2/4] (5.70ns)   --->   "%mul_41 = fmul i32 %bitcast_ln191_42, i32 %phi_ln191_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1650 'fmul' 'mul_41' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1651 [3/4] (5.70ns)   --->   "%mul_42 = fmul i32 %bitcast_ln191_43, i32 %phi_ln191_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1651 'fmul' 'mul_42' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1652 [1/1] (0.00ns)   --->   "%bitcast_ln191_44 = bitcast i32 %gmem_addr_read_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1652 'bitcast' 'bitcast_ln191_44' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_55 : Operation 1653 [4/4] (5.70ns)   --->   "%mul_43 = fmul i32 %bitcast_ln191_44, i32 %phi_ln191_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1653 'fmul' 'mul_43' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1654 [1/1] (9.19ns)   --->   "%gmem_addr_read_45 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1654 'read' 'gmem_addr_read_45' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1655 [1/1] (0.00ns)   --->   "%phi_ln191_51 = phi i32 %fc3_weights_0_load_51, void %branch128, i32 %fc3_weights_1_load_51, void %branch129, i32 %fc3_weights_2_load_51, void %branch130, i32, void %bb19.split367" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1655 'phi' 'phi_ln191_51' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_55 : Operation 1656 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_52 = load i8 %fc3_weights_2_addr_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1656 'load' 'fc3_weights_2_load_52' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_55 : Operation 1657 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split345" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1657 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_55 : Operation 1658 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_52 = load i8 %fc3_weights_1_addr_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1658 'load' 'fc3_weights_1_load_52' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_55 : Operation 1659 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split345" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1659 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_55 : Operation 1660 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_52 = load i8 %fc3_weights_0_addr_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1660 'load' 'fc3_weights_0_load_52' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_55 : Operation 1661 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split345" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1661 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_55 : Operation 1662 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_53 = load i8 %fc3_weights_2_addr_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1662 'load' 'fc3_weights_2_load_53' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_55 : Operation 1663 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_53 = load i8 %fc3_weights_1_addr_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1663 'load' 'fc3_weights_1_load_53' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_55 : Operation 1664 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_53 = load i8 %fc3_weights_0_addr_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1664 'load' 'fc3_weights_0_load_53' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 56 <SV = 55> <Delay = 9.19>
ST_56 : Operation 1665 [1/1] (1.91ns)   --->   "%add_ln191_40 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1665 'add' 'add_ln191_40' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1666 [1/1] (0.00ns)   --->   "%zext_ln191_45 = zext i8 %add_ln191_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1666 'zext' 'zext_ln191_45' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_56 : Operation 1667 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_54 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1667 'getelementptr' 'fc3_weights_0_addr_54' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_56 : Operation 1668 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_54 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1668 'getelementptr' 'fc3_weights_1_addr_54' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_56 : Operation 1669 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_54 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1669 'getelementptr' 'fc3_weights_2_addr_54' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_56 : Operation 1670 [4/5] (7.25ns)   --->   "%add_8 = fadd i32 %add_7, i32 %mul_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1670 'fadd' 'add_8' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1671 [1/4] (5.70ns)   --->   "%mul_41 = fmul i32 %bitcast_ln191_42, i32 %phi_ln191_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1671 'fmul' 'mul_41' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1672 [2/4] (5.70ns)   --->   "%mul_42 = fmul i32 %bitcast_ln191_43, i32 %phi_ln191_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1672 'fmul' 'mul_42' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1673 [3/4] (5.70ns)   --->   "%mul_43 = fmul i32 %bitcast_ln191_44, i32 %phi_ln191_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1673 'fmul' 'mul_43' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1674 [1/1] (0.00ns)   --->   "%bitcast_ln191_45 = bitcast i32 %gmem_addr_read_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1674 'bitcast' 'bitcast_ln191_45' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_56 : Operation 1675 [4/4] (5.70ns)   --->   "%mul_44 = fmul i32 %bitcast_ln191_45, i32 %phi_ln191_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1675 'fmul' 'mul_44' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1676 [1/1] (9.19ns)   --->   "%gmem_addr_read_46 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1676 'read' 'gmem_addr_read_46' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1677 [1/1] (0.00ns)   --->   "%phi_ln191_52 = phi i32 %fc3_weights_0_load_52, void %branch124, i32 %fc3_weights_1_load_52, void %branch125, i32 %fc3_weights_2_load_52, void %branch126, i32, void %bb19.split356" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1677 'phi' 'phi_ln191_52' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_56 : Operation 1678 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_53 = load i8 %fc3_weights_2_addr_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1678 'load' 'fc3_weights_2_load_53' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_56 : Operation 1679 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split334" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1679 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_56 : Operation 1680 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_53 = load i8 %fc3_weights_1_addr_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1680 'load' 'fc3_weights_1_load_53' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_56 : Operation 1681 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split334" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1681 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_56 : Operation 1682 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_53 = load i8 %fc3_weights_0_addr_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1682 'load' 'fc3_weights_0_load_53' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_56 : Operation 1683 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split334" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1683 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_56 : Operation 1684 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_54 = load i8 %fc3_weights_2_addr_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1684 'load' 'fc3_weights_2_load_54' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_56 : Operation 1685 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_54 = load i8 %fc3_weights_1_addr_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1685 'load' 'fc3_weights_1_load_54' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_56 : Operation 1686 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_54 = load i8 %fc3_weights_0_addr_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1686 'load' 'fc3_weights_0_load_54' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 57 <SV = 56> <Delay = 9.19>
ST_57 : Operation 1687 [1/1] (1.91ns)   --->   "%add_ln191_41 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1687 'add' 'add_ln191_41' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1688 [1/1] (0.00ns)   --->   "%zext_ln191_46 = zext i8 %add_ln191_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1688 'zext' 'zext_ln191_46' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_57 : Operation 1689 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_55 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1689 'getelementptr' 'fc3_weights_0_addr_55' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_57 : Operation 1690 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_55 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1690 'getelementptr' 'fc3_weights_1_addr_55' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_57 : Operation 1691 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_55 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1691 'getelementptr' 'fc3_weights_2_addr_55' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_57 : Operation 1692 [3/5] (7.25ns)   --->   "%add_8 = fadd i32 %add_7, i32 %mul_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1692 'fadd' 'add_8' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1693 [1/4] (5.70ns)   --->   "%mul_42 = fmul i32 %bitcast_ln191_43, i32 %phi_ln191_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1693 'fmul' 'mul_42' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1694 [2/4] (5.70ns)   --->   "%mul_43 = fmul i32 %bitcast_ln191_44, i32 %phi_ln191_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1694 'fmul' 'mul_43' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1695 [3/4] (5.70ns)   --->   "%mul_44 = fmul i32 %bitcast_ln191_45, i32 %phi_ln191_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1695 'fmul' 'mul_44' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1696 [1/1] (0.00ns)   --->   "%bitcast_ln191_46 = bitcast i32 %gmem_addr_read_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1696 'bitcast' 'bitcast_ln191_46' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_57 : Operation 1697 [4/4] (5.70ns)   --->   "%mul_45 = fmul i32 %bitcast_ln191_46, i32 %phi_ln191_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1697 'fmul' 'mul_45' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1698 [1/1] (9.19ns)   --->   "%gmem_addr_read_47 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1698 'read' 'gmem_addr_read_47' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1699 [1/1] (0.00ns)   --->   "%phi_ln191_53 = phi i32 %fc3_weights_0_load_53, void %branch120, i32 %fc3_weights_1_load_53, void %branch121, i32 %fc3_weights_2_load_53, void %branch122, i32, void %bb19.split345" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1699 'phi' 'phi_ln191_53' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_57 : Operation 1700 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_54 = load i8 %fc3_weights_2_addr_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1700 'load' 'fc3_weights_2_load_54' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_57 : Operation 1701 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split323" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1701 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_57 : Operation 1702 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_54 = load i8 %fc3_weights_1_addr_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1702 'load' 'fc3_weights_1_load_54' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_57 : Operation 1703 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split323" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1703 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_57 : Operation 1704 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_54 = load i8 %fc3_weights_0_addr_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1704 'load' 'fc3_weights_0_load_54' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_57 : Operation 1705 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split323" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1705 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_57 : Operation 1706 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_55 = load i8 %fc3_weights_2_addr_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1706 'load' 'fc3_weights_2_load_55' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_57 : Operation 1707 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_55 = load i8 %fc3_weights_1_addr_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1707 'load' 'fc3_weights_1_load_55' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_57 : Operation 1708 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_55 = load i8 %fc3_weights_0_addr_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1708 'load' 'fc3_weights_0_load_55' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 58 <SV = 57> <Delay = 9.19>
ST_58 : Operation 1709 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %or_ln191_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1709 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_58 : Operation 1710 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_56 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1710 'getelementptr' 'fc3_weights_0_addr_56' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_58 : Operation 1711 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_56 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1711 'getelementptr' 'fc3_weights_1_addr_56' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_58 : Operation 1712 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_56 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1712 'getelementptr' 'fc3_weights_2_addr_56' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_58 : Operation 1713 [2/5] (7.25ns)   --->   "%add_8 = fadd i32 %add_7, i32 %mul_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1713 'fadd' 'add_8' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1714 [1/4] (5.70ns)   --->   "%mul_43 = fmul i32 %bitcast_ln191_44, i32 %phi_ln191_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1714 'fmul' 'mul_43' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1715 [2/4] (5.70ns)   --->   "%mul_44 = fmul i32 %bitcast_ln191_45, i32 %phi_ln191_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1715 'fmul' 'mul_44' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1716 [3/4] (5.70ns)   --->   "%mul_45 = fmul i32 %bitcast_ln191_46, i32 %phi_ln191_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1716 'fmul' 'mul_45' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1717 [1/1] (0.00ns)   --->   "%bitcast_ln191_47 = bitcast i32 %gmem_addr_read_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1717 'bitcast' 'bitcast_ln191_47' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_58 : Operation 1718 [4/4] (5.70ns)   --->   "%mul_46 = fmul i32 %bitcast_ln191_47, i32 %phi_ln191_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1718 'fmul' 'mul_46' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1719 [1/1] (9.19ns)   --->   "%gmem_addr_read_48 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1719 'read' 'gmem_addr_read_48' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1720 [1/1] (0.00ns)   --->   "%phi_ln191_54 = phi i32 %fc3_weights_0_load_54, void %branch116, i32 %fc3_weights_1_load_54, void %branch117, i32 %fc3_weights_2_load_54, void %branch118, i32, void %bb19.split334" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1720 'phi' 'phi_ln191_54' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_58 : Operation 1721 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_55 = load i8 %fc3_weights_2_addr_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1721 'load' 'fc3_weights_2_load_55' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_58 : Operation 1722 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split312" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1722 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_58 : Operation 1723 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_55 = load i8 %fc3_weights_1_addr_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1723 'load' 'fc3_weights_1_load_55' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_58 : Operation 1724 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split312" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1724 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_58 : Operation 1725 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_55 = load i8 %fc3_weights_0_addr_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1725 'load' 'fc3_weights_0_load_55' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_58 : Operation 1726 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split312" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1726 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_58 : Operation 1727 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_56 = load i8 %fc3_weights_2_addr_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1727 'load' 'fc3_weights_2_load_56' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_58 : Operation 1728 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_56 = load i8 %fc3_weights_1_addr_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1728 'load' 'fc3_weights_1_load_56' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_58 : Operation 1729 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_56 = load i8 %fc3_weights_0_addr_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1729 'load' 'fc3_weights_0_load_56' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 59 <SV = 58> <Delay = 9.19>
ST_59 : Operation 1730 [1/1] (1.91ns)   --->   "%add_ln191_42 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1730 'add' 'add_ln191_42' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1731 [1/1] (0.00ns)   --->   "%zext_ln191_47 = zext i8 %add_ln191_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1731 'zext' 'zext_ln191_47' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_59 : Operation 1732 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_57 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1732 'getelementptr' 'fc3_weights_0_addr_57' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_59 : Operation 1733 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_57 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1733 'getelementptr' 'fc3_weights_1_addr_57' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_59 : Operation 1734 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_57 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1734 'getelementptr' 'fc3_weights_2_addr_57' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_59 : Operation 1735 [1/5] (7.25ns)   --->   "%add_8 = fadd i32 %add_7, i32 %mul_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1735 'fadd' 'add_8' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1736 [1/4] (5.70ns)   --->   "%mul_44 = fmul i32 %bitcast_ln191_45, i32 %phi_ln191_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1736 'fmul' 'mul_44' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1737 [2/4] (5.70ns)   --->   "%mul_45 = fmul i32 %bitcast_ln191_46, i32 %phi_ln191_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1737 'fmul' 'mul_45' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1738 [3/4] (5.70ns)   --->   "%mul_46 = fmul i32 %bitcast_ln191_47, i32 %phi_ln191_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1738 'fmul' 'mul_46' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1739 [1/1] (0.00ns)   --->   "%bitcast_ln191_48 = bitcast i32 %gmem_addr_read_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1739 'bitcast' 'bitcast_ln191_48' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_59 : Operation 1740 [4/4] (5.70ns)   --->   "%mul_47 = fmul i32 %bitcast_ln191_48, i32 %phi_ln191_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1740 'fmul' 'mul_47' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1741 [1/1] (9.19ns)   --->   "%gmem_addr_read_49 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1741 'read' 'gmem_addr_read_49' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1742 [1/1] (0.00ns)   --->   "%phi_ln191_55 = phi i32 %fc3_weights_0_load_55, void %branch112, i32 %fc3_weights_1_load_55, void %branch113, i32 %fc3_weights_2_load_55, void %branch114, i32, void %bb19.split323" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1742 'phi' 'phi_ln191_55' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_59 : Operation 1743 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_56 = load i8 %fc3_weights_2_addr_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1743 'load' 'fc3_weights_2_load_56' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_59 : Operation 1744 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split301" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1744 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_59 : Operation 1745 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_56 = load i8 %fc3_weights_1_addr_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1745 'load' 'fc3_weights_1_load_56' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_59 : Operation 1746 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split301" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1746 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_59 : Operation 1747 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_56 = load i8 %fc3_weights_0_addr_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1747 'load' 'fc3_weights_0_load_56' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_59 : Operation 1748 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split301" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1748 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_59 : Operation 1749 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_57 = load i8 %fc3_weights_2_addr_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1749 'load' 'fc3_weights_2_load_57' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_59 : Operation 1750 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_57 = load i8 %fc3_weights_1_addr_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1750 'load' 'fc3_weights_1_load_57' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_59 : Operation 1751 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_57 = load i8 %fc3_weights_0_addr_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1751 'load' 'fc3_weights_0_load_57' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 60 <SV = 59> <Delay = 9.19>
ST_60 : Operation 1752 [1/1] (1.91ns)   --->   "%add_ln191_43 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1752 'add' 'add_ln191_43' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1753 [1/1] (0.00ns)   --->   "%zext_ln191_48 = zext i8 %add_ln191_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1753 'zext' 'zext_ln191_48' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_60 : Operation 1754 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_58 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1754 'getelementptr' 'fc3_weights_0_addr_58' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_60 : Operation 1755 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_58 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1755 'getelementptr' 'fc3_weights_1_addr_58' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_60 : Operation 1756 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_58 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1756 'getelementptr' 'fc3_weights_2_addr_58' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_60 : Operation 1757 [5/5] (7.25ns)   --->   "%add_9 = fadd i32 %add_8, i32 %mul_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1757 'fadd' 'add_9' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1758 [1/4] (5.70ns)   --->   "%mul_45 = fmul i32 %bitcast_ln191_46, i32 %phi_ln191_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1758 'fmul' 'mul_45' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1759 [2/4] (5.70ns)   --->   "%mul_46 = fmul i32 %bitcast_ln191_47, i32 %phi_ln191_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1759 'fmul' 'mul_46' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1760 [3/4] (5.70ns)   --->   "%mul_47 = fmul i32 %bitcast_ln191_48, i32 %phi_ln191_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1760 'fmul' 'mul_47' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1761 [1/1] (0.00ns)   --->   "%bitcast_ln191_49 = bitcast i32 %gmem_addr_read_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1761 'bitcast' 'bitcast_ln191_49' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_60 : Operation 1762 [4/4] (5.70ns)   --->   "%mul_48 = fmul i32 %bitcast_ln191_49, i32 %phi_ln191_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1762 'fmul' 'mul_48' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1763 [1/1] (9.19ns)   --->   "%gmem_addr_read_50 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1763 'read' 'gmem_addr_read_50' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1764 [1/1] (0.00ns)   --->   "%phi_ln191_56 = phi i32 %fc3_weights_0_load_56, void %branch108, i32 %fc3_weights_1_load_56, void %branch109, i32 %fc3_weights_2_load_56, void %branch110, i32, void %bb19.split312" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1764 'phi' 'phi_ln191_56' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_60 : Operation 1765 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_57 = load i8 %fc3_weights_2_addr_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1765 'load' 'fc3_weights_2_load_57' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_60 : Operation 1766 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split290" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1766 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_60 : Operation 1767 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_57 = load i8 %fc3_weights_1_addr_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1767 'load' 'fc3_weights_1_load_57' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_60 : Operation 1768 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split290" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1768 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_60 : Operation 1769 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_57 = load i8 %fc3_weights_0_addr_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1769 'load' 'fc3_weights_0_load_57' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_60 : Operation 1770 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split290" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1770 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_60 : Operation 1771 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_58 = load i8 %fc3_weights_2_addr_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1771 'load' 'fc3_weights_2_load_58' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_60 : Operation 1772 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_58 = load i8 %fc3_weights_1_addr_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1772 'load' 'fc3_weights_1_load_58' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_60 : Operation 1773 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_58 = load i8 %fc3_weights_0_addr_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1773 'load' 'fc3_weights_0_load_58' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 61 <SV = 60> <Delay = 9.19>
ST_61 : Operation 1774 [1/1] (1.91ns)   --->   "%add_ln191_44 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1774 'add' 'add_ln191_44' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1775 [1/1] (0.00ns)   --->   "%zext_ln191_49 = zext i8 %add_ln191_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1775 'zext' 'zext_ln191_49' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_61 : Operation 1776 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_59 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1776 'getelementptr' 'fc3_weights_0_addr_59' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_61 : Operation 1777 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_59 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1777 'getelementptr' 'fc3_weights_1_addr_59' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_61 : Operation 1778 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_59 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1778 'getelementptr' 'fc3_weights_2_addr_59' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_61 : Operation 1779 [4/5] (7.25ns)   --->   "%add_9 = fadd i32 %add_8, i32 %mul_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1779 'fadd' 'add_9' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1780 [1/4] (5.70ns)   --->   "%mul_46 = fmul i32 %bitcast_ln191_47, i32 %phi_ln191_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1780 'fmul' 'mul_46' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1781 [2/4] (5.70ns)   --->   "%mul_47 = fmul i32 %bitcast_ln191_48, i32 %phi_ln191_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1781 'fmul' 'mul_47' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1782 [3/4] (5.70ns)   --->   "%mul_48 = fmul i32 %bitcast_ln191_49, i32 %phi_ln191_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1782 'fmul' 'mul_48' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1783 [1/1] (0.00ns)   --->   "%bitcast_ln191_50 = bitcast i32 %gmem_addr_read_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1783 'bitcast' 'bitcast_ln191_50' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_61 : Operation 1784 [4/4] (5.70ns)   --->   "%mul_49 = fmul i32 %bitcast_ln191_50, i32 %phi_ln191_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1784 'fmul' 'mul_49' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1785 [1/1] (9.19ns)   --->   "%gmem_addr_read_51 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1785 'read' 'gmem_addr_read_51' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1786 [1/1] (0.00ns)   --->   "%phi_ln191_57 = phi i32 %fc3_weights_0_load_57, void %branch104, i32 %fc3_weights_1_load_57, void %branch105, i32 %fc3_weights_2_load_57, void %branch106, i32, void %bb19.split301" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1786 'phi' 'phi_ln191_57' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_61 : Operation 1787 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_58 = load i8 %fc3_weights_2_addr_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1787 'load' 'fc3_weights_2_load_58' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_61 : Operation 1788 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split279" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1788 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_61 : Operation 1789 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_58 = load i8 %fc3_weights_1_addr_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1789 'load' 'fc3_weights_1_load_58' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_61 : Operation 1790 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split279" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1790 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_61 : Operation 1791 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_58 = load i8 %fc3_weights_0_addr_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1791 'load' 'fc3_weights_0_load_58' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_61 : Operation 1792 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split279" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1792 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_61 : Operation 1793 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_59 = load i8 %fc3_weights_2_addr_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1793 'load' 'fc3_weights_2_load_59' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_61 : Operation 1794 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_59 = load i8 %fc3_weights_1_addr_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1794 'load' 'fc3_weights_1_load_59' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_61 : Operation 1795 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_59 = load i8 %fc3_weights_0_addr_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1795 'load' 'fc3_weights_0_load_59' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 62 <SV = 61> <Delay = 9.19>
ST_62 : Operation 1796 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %or_ln191_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1796 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_62 : Operation 1797 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_60 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1797 'getelementptr' 'fc3_weights_0_addr_60' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_62 : Operation 1798 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_60 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1798 'getelementptr' 'fc3_weights_1_addr_60' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_62 : Operation 1799 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_60 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1799 'getelementptr' 'fc3_weights_2_addr_60' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_62 : Operation 1800 [3/5] (7.25ns)   --->   "%add_9 = fadd i32 %add_8, i32 %mul_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1800 'fadd' 'add_9' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1801 [1/4] (5.70ns)   --->   "%mul_47 = fmul i32 %bitcast_ln191_48, i32 %phi_ln191_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1801 'fmul' 'mul_47' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1802 [2/4] (5.70ns)   --->   "%mul_48 = fmul i32 %bitcast_ln191_49, i32 %phi_ln191_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1802 'fmul' 'mul_48' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1803 [3/4] (5.70ns)   --->   "%mul_49 = fmul i32 %bitcast_ln191_50, i32 %phi_ln191_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1803 'fmul' 'mul_49' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1804 [1/1] (0.00ns)   --->   "%bitcast_ln191_51 = bitcast i32 %gmem_addr_read_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1804 'bitcast' 'bitcast_ln191_51' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_62 : Operation 1805 [4/4] (5.70ns)   --->   "%mul_50 = fmul i32 %bitcast_ln191_51, i32 %phi_ln191_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1805 'fmul' 'mul_50' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1806 [1/1] (9.19ns)   --->   "%gmem_addr_read_52 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1806 'read' 'gmem_addr_read_52' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1807 [1/1] (0.00ns)   --->   "%phi_ln191_58 = phi i32 %fc3_weights_0_load_58, void %branch100, i32 %fc3_weights_1_load_58, void %branch101, i32 %fc3_weights_2_load_58, void %branch102, i32, void %bb19.split290" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1807 'phi' 'phi_ln191_58' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_62 : Operation 1808 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_59 = load i8 %fc3_weights_2_addr_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1808 'load' 'fc3_weights_2_load_59' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_62 : Operation 1809 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split268" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1809 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_62 : Operation 1810 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_59 = load i8 %fc3_weights_1_addr_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1810 'load' 'fc3_weights_1_load_59' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_62 : Operation 1811 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split268" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1811 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_62 : Operation 1812 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_59 = load i8 %fc3_weights_0_addr_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1812 'load' 'fc3_weights_0_load_59' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_62 : Operation 1813 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split268" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1813 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_62 : Operation 1814 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_60 = load i8 %fc3_weights_2_addr_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1814 'load' 'fc3_weights_2_load_60' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_62 : Operation 1815 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_60 = load i8 %fc3_weights_1_addr_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1815 'load' 'fc3_weights_1_load_60' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_62 : Operation 1816 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_60 = load i8 %fc3_weights_0_addr_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1816 'load' 'fc3_weights_0_load_60' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 63 <SV = 62> <Delay = 9.19>
ST_63 : Operation 1817 [1/1] (1.91ns)   --->   "%add_ln191_45 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1817 'add' 'add_ln191_45' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1818 [1/1] (0.00ns)   --->   "%zext_ln191_50 = zext i8 %add_ln191_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1818 'zext' 'zext_ln191_50' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_63 : Operation 1819 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_61 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1819 'getelementptr' 'fc3_weights_0_addr_61' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_63 : Operation 1820 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_61 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1820 'getelementptr' 'fc3_weights_1_addr_61' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_63 : Operation 1821 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_61 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1821 'getelementptr' 'fc3_weights_2_addr_61' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_63 : Operation 1822 [2/5] (7.25ns)   --->   "%add_9 = fadd i32 %add_8, i32 %mul_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1822 'fadd' 'add_9' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1823 [1/4] (5.70ns)   --->   "%mul_48 = fmul i32 %bitcast_ln191_49, i32 %phi_ln191_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1823 'fmul' 'mul_48' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1824 [2/4] (5.70ns)   --->   "%mul_49 = fmul i32 %bitcast_ln191_50, i32 %phi_ln191_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1824 'fmul' 'mul_49' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1825 [3/4] (5.70ns)   --->   "%mul_50 = fmul i32 %bitcast_ln191_51, i32 %phi_ln191_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1825 'fmul' 'mul_50' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1826 [1/1] (0.00ns)   --->   "%bitcast_ln191_52 = bitcast i32 %gmem_addr_read_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1826 'bitcast' 'bitcast_ln191_52' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_63 : Operation 1827 [4/4] (5.70ns)   --->   "%mul_51 = fmul i32 %bitcast_ln191_52, i32 %phi_ln191_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1827 'fmul' 'mul_51' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1828 [1/1] (9.19ns)   --->   "%gmem_addr_read_53 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1828 'read' 'gmem_addr_read_53' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1829 [1/1] (0.00ns)   --->   "%phi_ln191_59 = phi i32 %fc3_weights_0_load_59, void %branch96, i32 %fc3_weights_1_load_59, void %branch97, i32 %fc3_weights_2_load_59, void %branch98, i32, void %bb19.split279" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1829 'phi' 'phi_ln191_59' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_63 : Operation 1830 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_60 = load i8 %fc3_weights_2_addr_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1830 'load' 'fc3_weights_2_load_60' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_63 : Operation 1831 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split257" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1831 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_63 : Operation 1832 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_60 = load i8 %fc3_weights_1_addr_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1832 'load' 'fc3_weights_1_load_60' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_63 : Operation 1833 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split257" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1833 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_63 : Operation 1834 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_60 = load i8 %fc3_weights_0_addr_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1834 'load' 'fc3_weights_0_load_60' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_63 : Operation 1835 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split257" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1835 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_63 : Operation 1836 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_61 = load i8 %fc3_weights_2_addr_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1836 'load' 'fc3_weights_2_load_61' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_63 : Operation 1837 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_61 = load i8 %fc3_weights_1_addr_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1837 'load' 'fc3_weights_1_load_61' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_63 : Operation 1838 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_61 = load i8 %fc3_weights_0_addr_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1838 'load' 'fc3_weights_0_load_61' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 64 <SV = 63> <Delay = 9.19>
ST_64 : Operation 1839 [1/1] (1.91ns)   --->   "%add_ln191_46 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1839 'add' 'add_ln191_46' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1840 [1/1] (0.00ns)   --->   "%zext_ln191_51 = zext i8 %add_ln191_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1840 'zext' 'zext_ln191_51' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_64 : Operation 1841 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_62 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1841 'getelementptr' 'fc3_weights_0_addr_62' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_64 : Operation 1842 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_62 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1842 'getelementptr' 'fc3_weights_1_addr_62' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_64 : Operation 1843 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_62 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1843 'getelementptr' 'fc3_weights_2_addr_62' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_64 : Operation 1844 [1/5] (7.25ns)   --->   "%add_9 = fadd i32 %add_8, i32 %mul_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1844 'fadd' 'add_9' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1845 [1/4] (5.70ns)   --->   "%mul_49 = fmul i32 %bitcast_ln191_50, i32 %phi_ln191_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1845 'fmul' 'mul_49' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1846 [2/4] (5.70ns)   --->   "%mul_50 = fmul i32 %bitcast_ln191_51, i32 %phi_ln191_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1846 'fmul' 'mul_50' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1847 [3/4] (5.70ns)   --->   "%mul_51 = fmul i32 %bitcast_ln191_52, i32 %phi_ln191_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1847 'fmul' 'mul_51' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1848 [1/1] (0.00ns)   --->   "%bitcast_ln191_53 = bitcast i32 %gmem_addr_read_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1848 'bitcast' 'bitcast_ln191_53' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_64 : Operation 1849 [4/4] (5.70ns)   --->   "%mul_52 = fmul i32 %bitcast_ln191_53, i32 %phi_ln191_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1849 'fmul' 'mul_52' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1850 [1/1] (9.19ns)   --->   "%gmem_addr_read_54 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1850 'read' 'gmem_addr_read_54' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1851 [1/1] (0.00ns)   --->   "%phi_ln191_60 = phi i32 %fc3_weights_0_load_60, void %branch92, i32 %fc3_weights_1_load_60, void %branch93, i32 %fc3_weights_2_load_60, void %branch94, i32, void %bb19.split268" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1851 'phi' 'phi_ln191_60' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_64 : Operation 1852 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_61 = load i8 %fc3_weights_2_addr_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1852 'load' 'fc3_weights_2_load_61' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_64 : Operation 1853 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split246" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1853 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_64 : Operation 1854 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_61 = load i8 %fc3_weights_1_addr_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1854 'load' 'fc3_weights_1_load_61' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_64 : Operation 1855 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split246" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1855 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_64 : Operation 1856 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_61 = load i8 %fc3_weights_0_addr_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1856 'load' 'fc3_weights_0_load_61' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_64 : Operation 1857 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split246" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1857 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_64 : Operation 1858 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_62 = load i8 %fc3_weights_2_addr_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1858 'load' 'fc3_weights_2_load_62' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_64 : Operation 1859 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_62 = load i8 %fc3_weights_1_addr_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1859 'load' 'fc3_weights_1_load_62' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_64 : Operation 1860 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_62 = load i8 %fc3_weights_0_addr_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1860 'load' 'fc3_weights_0_load_62' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 65 <SV = 64> <Delay = 9.19>
ST_65 : Operation 1861 [1/1] (1.91ns)   --->   "%add_ln191_47 = add i8 %zext_ln191_1, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1861 'add' 'add_ln191_47' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1862 [1/1] (0.00ns)   --->   "%zext_ln191_52 = zext i8 %add_ln191_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1862 'zext' 'zext_ln191_52' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_65 : Operation 1863 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_63 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1863 'getelementptr' 'fc3_weights_0_addr_63' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_65 : Operation 1864 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_63 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1864 'getelementptr' 'fc3_weights_1_addr_63' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_65 : Operation 1865 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_63 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1865 'getelementptr' 'fc3_weights_2_addr_63' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_65 : Operation 1866 [5/5] (7.25ns)   --->   "%add_s = fadd i32 %add_9, i32 %mul_s" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1866 'fadd' 'add_s' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1867 [1/4] (5.70ns)   --->   "%mul_50 = fmul i32 %bitcast_ln191_51, i32 %phi_ln191_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1867 'fmul' 'mul_50' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1868 [2/4] (5.70ns)   --->   "%mul_51 = fmul i32 %bitcast_ln191_52, i32 %phi_ln191_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1868 'fmul' 'mul_51' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1869 [3/4] (5.70ns)   --->   "%mul_52 = fmul i32 %bitcast_ln191_53, i32 %phi_ln191_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1869 'fmul' 'mul_52' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1870 [1/1] (0.00ns)   --->   "%bitcast_ln191_54 = bitcast i32 %gmem_addr_read_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1870 'bitcast' 'bitcast_ln191_54' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_65 : Operation 1871 [4/4] (5.70ns)   --->   "%mul_53 = fmul i32 %bitcast_ln191_54, i32 %phi_ln191_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1871 'fmul' 'mul_53' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1872 [1/1] (9.19ns)   --->   "%gmem_addr_read_55 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1872 'read' 'gmem_addr_read_55' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1873 [1/1] (0.00ns)   --->   "%phi_ln191_61 = phi i32 %fc3_weights_0_load_61, void %branch88, i32 %fc3_weights_1_load_61, void %branch89, i32 %fc3_weights_2_load_61, void %branch90, i32, void %bb19.split257" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1873 'phi' 'phi_ln191_61' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_65 : Operation 1874 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_62 = load i8 %fc3_weights_2_addr_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1874 'load' 'fc3_weights_2_load_62' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_65 : Operation 1875 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split235" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1875 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_65 : Operation 1876 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_62 = load i8 %fc3_weights_1_addr_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1876 'load' 'fc3_weights_1_load_62' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_65 : Operation 1877 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split235" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1877 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_65 : Operation 1878 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_62 = load i8 %fc3_weights_0_addr_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1878 'load' 'fc3_weights_0_load_62' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_65 : Operation 1879 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split235" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1879 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_65 : Operation 1880 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_63 = load i8 %fc3_weights_2_addr_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1880 'load' 'fc3_weights_2_load_63' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_65 : Operation 1881 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_63 = load i8 %fc3_weights_1_addr_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1881 'load' 'fc3_weights_1_load_63' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_65 : Operation 1882 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_63 = load i8 %fc3_weights_0_addr_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1882 'load' 'fc3_weights_0_load_63' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 66 <SV = 65> <Delay = 9.19>
ST_66 : Operation 1883 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %phi_urem" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1883 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_66 : Operation 1884 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_64 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1884 'getelementptr' 'fc3_weights_0_addr_64' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_66 : Operation 1885 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_64 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1885 'getelementptr' 'fc3_weights_1_addr_64' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_66 : Operation 1886 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_64 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1886 'getelementptr' 'fc3_weights_2_addr_64' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_66 : Operation 1887 [4/5] (7.25ns)   --->   "%add_s = fadd i32 %add_9, i32 %mul_s" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1887 'fadd' 'add_s' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1888 [1/4] (5.70ns)   --->   "%mul_51 = fmul i32 %bitcast_ln191_52, i32 %phi_ln191_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1888 'fmul' 'mul_51' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1889 [2/4] (5.70ns)   --->   "%mul_52 = fmul i32 %bitcast_ln191_53, i32 %phi_ln191_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1889 'fmul' 'mul_52' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1890 [3/4] (5.70ns)   --->   "%mul_53 = fmul i32 %bitcast_ln191_54, i32 %phi_ln191_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1890 'fmul' 'mul_53' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1891 [1/1] (0.00ns)   --->   "%bitcast_ln191_55 = bitcast i32 %gmem_addr_read_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1891 'bitcast' 'bitcast_ln191_55' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_66 : Operation 1892 [4/4] (5.70ns)   --->   "%mul_54 = fmul i32 %bitcast_ln191_55, i32 %phi_ln191_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1892 'fmul' 'mul_54' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1893 [1/1] (9.19ns)   --->   "%gmem_addr_read_56 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1893 'read' 'gmem_addr_read_56' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1894 [1/1] (0.00ns)   --->   "%phi_ln191_62 = phi i32 %fc3_weights_0_load_62, void %branch84, i32 %fc3_weights_1_load_62, void %branch85, i32 %fc3_weights_2_load_62, void %branch86, i32, void %bb19.split246" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1894 'phi' 'phi_ln191_62' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_66 : Operation 1895 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_63 = load i8 %fc3_weights_2_addr_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1895 'load' 'fc3_weights_2_load_63' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_66 : Operation 1896 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split224" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1896 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_66 : Operation 1897 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_63 = load i8 %fc3_weights_1_addr_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1897 'load' 'fc3_weights_1_load_63' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_66 : Operation 1898 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split224" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1898 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_66 : Operation 1899 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_63 = load i8 %fc3_weights_0_addr_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1899 'load' 'fc3_weights_0_load_63' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_66 : Operation 1900 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split224" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1900 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_66 : Operation 1901 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_64 = load i8 %fc3_weights_2_addr_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1901 'load' 'fc3_weights_2_load_64' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_66 : Operation 1902 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_64 = load i8 %fc3_weights_1_addr_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1902 'load' 'fc3_weights_1_load_64' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_66 : Operation 1903 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_64 = load i8 %fc3_weights_0_addr_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1903 'load' 'fc3_weights_0_load_64' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 67 <SV = 66> <Delay = 9.19>
ST_67 : Operation 1904 [1/1] (1.87ns)   --->   "%add_ln191_48 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1904 'add' 'add_ln191_48' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1905 [1/1] (0.00ns)   --->   "%sext_ln191_4 = sext i7 %add_ln191_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1905 'sext' 'sext_ln191_4' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_67 : Operation 1906 [1/1] (0.00ns)   --->   "%zext_ln191_53 = zext i8 %sext_ln191_4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1906 'zext' 'zext_ln191_53' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_67 : Operation 1907 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_65 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1907 'getelementptr' 'fc3_weights_0_addr_65' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_67 : Operation 1908 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_65 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1908 'getelementptr' 'fc3_weights_1_addr_65' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_67 : Operation 1909 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_65 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1909 'getelementptr' 'fc3_weights_2_addr_65' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_67 : Operation 1910 [3/5] (7.25ns)   --->   "%add_s = fadd i32 %add_9, i32 %mul_s" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1910 'fadd' 'add_s' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1911 [1/4] (5.70ns)   --->   "%mul_52 = fmul i32 %bitcast_ln191_53, i32 %phi_ln191_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1911 'fmul' 'mul_52' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1912 [2/4] (5.70ns)   --->   "%mul_53 = fmul i32 %bitcast_ln191_54, i32 %phi_ln191_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1912 'fmul' 'mul_53' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1913 [3/4] (5.70ns)   --->   "%mul_54 = fmul i32 %bitcast_ln191_55, i32 %phi_ln191_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1913 'fmul' 'mul_54' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1914 [1/1] (0.00ns)   --->   "%bitcast_ln191_56 = bitcast i32 %gmem_addr_read_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1914 'bitcast' 'bitcast_ln191_56' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_67 : Operation 1915 [4/4] (5.70ns)   --->   "%mul_55 = fmul i32 %bitcast_ln191_56, i32 %phi_ln191_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1915 'fmul' 'mul_55' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1916 [1/1] (9.19ns)   --->   "%gmem_addr_read_57 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1916 'read' 'gmem_addr_read_57' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1917 [1/1] (0.00ns)   --->   "%phi_ln191_63 = phi i32 %fc3_weights_0_load_63, void %branch80, i32 %fc3_weights_1_load_63, void %branch81, i32 %fc3_weights_2_load_63, void %branch82, i32, void %bb19.split235" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1917 'phi' 'phi_ln191_63' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_67 : Operation 1918 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_64 = load i8 %fc3_weights_2_addr_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1918 'load' 'fc3_weights_2_load_64' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_67 : Operation 1919 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split213" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1919 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_67 : Operation 1920 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_64 = load i8 %fc3_weights_1_addr_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1920 'load' 'fc3_weights_1_load_64' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_67 : Operation 1921 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split213" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1921 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_67 : Operation 1922 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_64 = load i8 %fc3_weights_0_addr_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1922 'load' 'fc3_weights_0_load_64' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_67 : Operation 1923 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split213" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1923 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_67 : Operation 1924 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_65 = load i8 %fc3_weights_2_addr_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1924 'load' 'fc3_weights_2_load_65' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_67 : Operation 1925 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_65 = load i8 %fc3_weights_1_addr_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1925 'load' 'fc3_weights_1_load_65' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_67 : Operation 1926 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_65 = load i8 %fc3_weights_0_addr_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1926 'load' 'fc3_weights_0_load_65' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 68 <SV = 67> <Delay = 9.19>
ST_68 : Operation 1927 [1/1] (1.87ns)   --->   "%add_ln191_49 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1927 'add' 'add_ln191_49' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1928 [1/1] (0.00ns)   --->   "%sext_ln191_5 = sext i7 %add_ln191_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1928 'sext' 'sext_ln191_5' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_68 : Operation 1929 [1/1] (0.00ns)   --->   "%zext_ln191_54 = zext i8 %sext_ln191_5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1929 'zext' 'zext_ln191_54' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_68 : Operation 1930 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_66 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1930 'getelementptr' 'fc3_weights_0_addr_66' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_68 : Operation 1931 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_66 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1931 'getelementptr' 'fc3_weights_1_addr_66' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_68 : Operation 1932 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_66 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1932 'getelementptr' 'fc3_weights_2_addr_66' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_68 : Operation 1933 [2/5] (7.25ns)   --->   "%add_s = fadd i32 %add_9, i32 %mul_s" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1933 'fadd' 'add_s' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1934 [1/4] (5.70ns)   --->   "%mul_53 = fmul i32 %bitcast_ln191_54, i32 %phi_ln191_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1934 'fmul' 'mul_53' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1935 [2/4] (5.70ns)   --->   "%mul_54 = fmul i32 %bitcast_ln191_55, i32 %phi_ln191_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1935 'fmul' 'mul_54' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1936 [3/4] (5.70ns)   --->   "%mul_55 = fmul i32 %bitcast_ln191_56, i32 %phi_ln191_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1936 'fmul' 'mul_55' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1937 [1/1] (0.00ns)   --->   "%bitcast_ln191_57 = bitcast i32 %gmem_addr_read_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1937 'bitcast' 'bitcast_ln191_57' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_68 : Operation 1938 [4/4] (5.70ns)   --->   "%mul_56 = fmul i32 %bitcast_ln191_57, i32 %phi_ln191_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1938 'fmul' 'mul_56' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1939 [1/1] (9.19ns)   --->   "%gmem_addr_read_58 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1939 'read' 'gmem_addr_read_58' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1940 [1/1] (0.00ns)   --->   "%phi_ln191_64 = phi i32 %fc3_weights_0_load_64, void %branch76, i32 %fc3_weights_1_load_64, void %branch77, i32 %fc3_weights_2_load_64, void %branch78, i32, void %bb19.split224" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1940 'phi' 'phi_ln191_64' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_68 : Operation 1941 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_65 = load i8 %fc3_weights_2_addr_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1941 'load' 'fc3_weights_2_load_65' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_68 : Operation 1942 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split202" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1942 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_68 : Operation 1943 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_65 = load i8 %fc3_weights_1_addr_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1943 'load' 'fc3_weights_1_load_65' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_68 : Operation 1944 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split202" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1944 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_68 : Operation 1945 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_65 = load i8 %fc3_weights_0_addr_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1945 'load' 'fc3_weights_0_load_65' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_68 : Operation 1946 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split202" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1946 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_68 : Operation 1947 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_66 = load i8 %fc3_weights_2_addr_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1947 'load' 'fc3_weights_2_load_66' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_68 : Operation 1948 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_66 = load i8 %fc3_weights_1_addr_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1948 'load' 'fc3_weights_1_load_66' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_68 : Operation 1949 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_66 = load i8 %fc3_weights_0_addr_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1949 'load' 'fc3_weights_0_load_66' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 69 <SV = 68> <Delay = 9.19>
ST_69 : Operation 1950 [1/1] (1.87ns)   --->   "%add_ln191_50 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1950 'add' 'add_ln191_50' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1951 [1/1] (0.00ns)   --->   "%sext_ln191_6 = sext i7 %add_ln191_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1951 'sext' 'sext_ln191_6' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_69 : Operation 1952 [1/1] (0.00ns)   --->   "%zext_ln191_55 = zext i8 %sext_ln191_6" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1952 'zext' 'zext_ln191_55' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_69 : Operation 1953 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_67 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1953 'getelementptr' 'fc3_weights_0_addr_67' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_69 : Operation 1954 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_67 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1954 'getelementptr' 'fc3_weights_1_addr_67' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_69 : Operation 1955 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_67 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1955 'getelementptr' 'fc3_weights_2_addr_67' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_69 : Operation 1956 [1/5] (7.25ns)   --->   "%add_s = fadd i32 %add_9, i32 %mul_s" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1956 'fadd' 'add_s' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1957 [1/4] (5.70ns)   --->   "%mul_54 = fmul i32 %bitcast_ln191_55, i32 %phi_ln191_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1957 'fmul' 'mul_54' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1958 [2/4] (5.70ns)   --->   "%mul_55 = fmul i32 %bitcast_ln191_56, i32 %phi_ln191_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1958 'fmul' 'mul_55' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1959 [3/4] (5.70ns)   --->   "%mul_56 = fmul i32 %bitcast_ln191_57, i32 %phi_ln191_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1959 'fmul' 'mul_56' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1960 [1/1] (0.00ns)   --->   "%bitcast_ln191_58 = bitcast i32 %gmem_addr_read_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1960 'bitcast' 'bitcast_ln191_58' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_69 : Operation 1961 [4/4] (5.70ns)   --->   "%mul_57 = fmul i32 %bitcast_ln191_58, i32 %phi_ln191_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1961 'fmul' 'mul_57' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1962 [1/1] (9.19ns)   --->   "%gmem_addr_read_59 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1962 'read' 'gmem_addr_read_59' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1963 [1/1] (0.00ns)   --->   "%phi_ln191_65 = phi i32 %fc3_weights_0_load_65, void %branch72, i32 %fc3_weights_1_load_65, void %branch73, i32 %fc3_weights_2_load_65, void %branch74, i32, void %bb19.split213" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1963 'phi' 'phi_ln191_65' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_69 : Operation 1964 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_66 = load i8 %fc3_weights_2_addr_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1964 'load' 'fc3_weights_2_load_66' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_69 : Operation 1965 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split191" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1965 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_69 : Operation 1966 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_66 = load i8 %fc3_weights_1_addr_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1966 'load' 'fc3_weights_1_load_66' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_69 : Operation 1967 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split191" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1967 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_69 : Operation 1968 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_66 = load i8 %fc3_weights_0_addr_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1968 'load' 'fc3_weights_0_load_66' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_69 : Operation 1969 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split191" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1969 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_69 : Operation 1970 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_67 = load i8 %fc3_weights_2_addr_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1970 'load' 'fc3_weights_2_load_67' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_69 : Operation 1971 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_67 = load i8 %fc3_weights_1_addr_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1971 'load' 'fc3_weights_1_load_67' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_69 : Operation 1972 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_67 = load i8 %fc3_weights_0_addr_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1972 'load' 'fc3_weights_0_load_67' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 70 <SV = 69> <Delay = 9.19>
ST_70 : Operation 1973 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %or_ln191" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1973 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_70 : Operation 1974 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_68 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1974 'getelementptr' 'fc3_weights_0_addr_68' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_70 : Operation 1975 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_68 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1975 'getelementptr' 'fc3_weights_1_addr_68' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_70 : Operation 1976 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_68 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1976 'getelementptr' 'fc3_weights_2_addr_68' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_70 : Operation 1977 [5/5] (7.25ns)   --->   "%add_10 = fadd i32 %add_s, i32 %mul_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1977 'fadd' 'add_10' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1978 [1/4] (5.70ns)   --->   "%mul_55 = fmul i32 %bitcast_ln191_56, i32 %phi_ln191_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1978 'fmul' 'mul_55' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1979 [2/4] (5.70ns)   --->   "%mul_56 = fmul i32 %bitcast_ln191_57, i32 %phi_ln191_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1979 'fmul' 'mul_56' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1980 [3/4] (5.70ns)   --->   "%mul_57 = fmul i32 %bitcast_ln191_58, i32 %phi_ln191_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1980 'fmul' 'mul_57' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1981 [1/1] (0.00ns)   --->   "%bitcast_ln191_59 = bitcast i32 %gmem_addr_read_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1981 'bitcast' 'bitcast_ln191_59' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_70 : Operation 1982 [4/4] (5.70ns)   --->   "%mul_58 = fmul i32 %bitcast_ln191_59, i32 %phi_ln191_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1982 'fmul' 'mul_58' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1983 [1/1] (9.19ns)   --->   "%gmem_addr_read_60 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1983 'read' 'gmem_addr_read_60' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1984 [1/1] (0.00ns)   --->   "%phi_ln191_66 = phi i32 %fc3_weights_0_load_66, void %branch68, i32 %fc3_weights_1_load_66, void %branch69, i32 %fc3_weights_2_load_66, void %branch70, i32, void %bb19.split202" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1984 'phi' 'phi_ln191_66' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_70 : Operation 1985 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_67 = load i8 %fc3_weights_2_addr_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1985 'load' 'fc3_weights_2_load_67' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_70 : Operation 1986 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split180" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1986 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_70 : Operation 1987 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_67 = load i8 %fc3_weights_1_addr_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1987 'load' 'fc3_weights_1_load_67' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_70 : Operation 1988 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split180" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1988 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_70 : Operation 1989 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_67 = load i8 %fc3_weights_0_addr_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1989 'load' 'fc3_weights_0_load_67' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_70 : Operation 1990 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split180" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1990 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_70 : Operation 1991 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_68 = load i8 %fc3_weights_2_addr_68" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1991 'load' 'fc3_weights_2_load_68' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_70 : Operation 1992 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_68 = load i8 %fc3_weights_1_addr_68" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1992 'load' 'fc3_weights_1_load_68' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_70 : Operation 1993 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_68 = load i8 %fc3_weights_0_addr_68" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1993 'load' 'fc3_weights_0_load_68' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 71 <SV = 70> <Delay = 9.19>
ST_71 : Operation 1994 [1/1] (1.87ns)   --->   "%add_ln191_51 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1994 'add' 'add_ln191_51' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1995 [1/1] (0.00ns)   --->   "%sext_ln191_7 = sext i7 %add_ln191_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1995 'sext' 'sext_ln191_7' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_71 : Operation 1996 [1/1] (0.00ns)   --->   "%zext_ln191_56 = zext i8 %sext_ln191_7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1996 'zext' 'zext_ln191_56' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_71 : Operation 1997 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_69 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1997 'getelementptr' 'fc3_weights_0_addr_69' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_71 : Operation 1998 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_69 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1998 'getelementptr' 'fc3_weights_1_addr_69' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_71 : Operation 1999 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_69 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 1999 'getelementptr' 'fc3_weights_2_addr_69' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_71 : Operation 2000 [4/5] (7.25ns)   --->   "%add_10 = fadd i32 %add_s, i32 %mul_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2000 'fadd' 'add_10' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2001 [1/4] (5.70ns)   --->   "%mul_56 = fmul i32 %bitcast_ln191_57, i32 %phi_ln191_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2001 'fmul' 'mul_56' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2002 [2/4] (5.70ns)   --->   "%mul_57 = fmul i32 %bitcast_ln191_58, i32 %phi_ln191_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2002 'fmul' 'mul_57' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2003 [3/4] (5.70ns)   --->   "%mul_58 = fmul i32 %bitcast_ln191_59, i32 %phi_ln191_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2003 'fmul' 'mul_58' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2004 [1/1] (0.00ns)   --->   "%bitcast_ln191_60 = bitcast i32 %gmem_addr_read_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2004 'bitcast' 'bitcast_ln191_60' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_71 : Operation 2005 [4/4] (5.70ns)   --->   "%mul_59 = fmul i32 %bitcast_ln191_60, i32 %phi_ln191_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2005 'fmul' 'mul_59' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2006 [1/1] (9.19ns)   --->   "%gmem_addr_read_61 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2006 'read' 'gmem_addr_read_61' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2007 [1/1] (0.00ns)   --->   "%phi_ln191_67 = phi i32 %fc3_weights_0_load_67, void %branch64, i32 %fc3_weights_1_load_67, void %branch65, i32 %fc3_weights_2_load_67, void %branch66, i32, void %bb19.split191" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2007 'phi' 'phi_ln191_67' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_71 : Operation 2008 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_68 = load i8 %fc3_weights_2_addr_68" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2008 'load' 'fc3_weights_2_load_68' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_71 : Operation 2009 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split169" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2009 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_71 : Operation 2010 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_68 = load i8 %fc3_weights_1_addr_68" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2010 'load' 'fc3_weights_1_load_68' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_71 : Operation 2011 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split169" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2011 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_71 : Operation 2012 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_68 = load i8 %fc3_weights_0_addr_68" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2012 'load' 'fc3_weights_0_load_68' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_71 : Operation 2013 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split169" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2013 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_71 : Operation 2014 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_69 = load i8 %fc3_weights_2_addr_69" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2014 'load' 'fc3_weights_2_load_69' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_71 : Operation 2015 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_69 = load i8 %fc3_weights_1_addr_69" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2015 'load' 'fc3_weights_1_load_69' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_71 : Operation 2016 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_69 = load i8 %fc3_weights_0_addr_69" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2016 'load' 'fc3_weights_0_load_69' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 72 <SV = 71> <Delay = 9.19>
ST_72 : Operation 2017 [1/1] (1.87ns)   --->   "%add_ln191_52 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2017 'add' 'add_ln191_52' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2018 [1/1] (0.00ns)   --->   "%sext_ln191_8 = sext i7 %add_ln191_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2018 'sext' 'sext_ln191_8' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_72 : Operation 2019 [1/1] (0.00ns)   --->   "%zext_ln191_57 = zext i8 %sext_ln191_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2019 'zext' 'zext_ln191_57' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_72 : Operation 2020 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_70 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2020 'getelementptr' 'fc3_weights_0_addr_70' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_72 : Operation 2021 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_70 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2021 'getelementptr' 'fc3_weights_1_addr_70' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_72 : Operation 2022 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_70 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2022 'getelementptr' 'fc3_weights_2_addr_70' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_72 : Operation 2023 [3/5] (7.25ns)   --->   "%add_10 = fadd i32 %add_s, i32 %mul_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2023 'fadd' 'add_10' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2024 [1/4] (5.70ns)   --->   "%mul_57 = fmul i32 %bitcast_ln191_58, i32 %phi_ln191_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2024 'fmul' 'mul_57' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2025 [2/4] (5.70ns)   --->   "%mul_58 = fmul i32 %bitcast_ln191_59, i32 %phi_ln191_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2025 'fmul' 'mul_58' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2026 [3/4] (5.70ns)   --->   "%mul_59 = fmul i32 %bitcast_ln191_60, i32 %phi_ln191_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2026 'fmul' 'mul_59' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2027 [1/1] (0.00ns)   --->   "%bitcast_ln191_61 = bitcast i32 %gmem_addr_read_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2027 'bitcast' 'bitcast_ln191_61' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_72 : Operation 2028 [4/4] (5.70ns)   --->   "%mul_60 = fmul i32 %bitcast_ln191_61, i32 %phi_ln191_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2028 'fmul' 'mul_60' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2029 [1/1] (9.19ns)   --->   "%gmem_addr_read_62 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2029 'read' 'gmem_addr_read_62' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2030 [1/1] (0.00ns)   --->   "%phi_ln191_68 = phi i32 %fc3_weights_0_load_68, void %branch60, i32 %fc3_weights_1_load_68, void %branch61, i32 %fc3_weights_2_load_68, void %branch62, i32, void %bb19.split180" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2030 'phi' 'phi_ln191_68' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_72 : Operation 2031 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_69 = load i8 %fc3_weights_2_addr_69" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2031 'load' 'fc3_weights_2_load_69' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_72 : Operation 2032 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split158" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2032 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_72 : Operation 2033 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_69 = load i8 %fc3_weights_1_addr_69" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2033 'load' 'fc3_weights_1_load_69' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_72 : Operation 2034 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split158" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2034 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_72 : Operation 2035 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_69 = load i8 %fc3_weights_0_addr_69" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2035 'load' 'fc3_weights_0_load_69' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_72 : Operation 2036 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split158" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2036 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_72 : Operation 2037 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_70 = load i8 %fc3_weights_2_addr_70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2037 'load' 'fc3_weights_2_load_70' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_72 : Operation 2038 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_70 = load i8 %fc3_weights_1_addr_70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2038 'load' 'fc3_weights_1_load_70' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_72 : Operation 2039 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_70 = load i8 %fc3_weights_0_addr_70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2039 'load' 'fc3_weights_0_load_70' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 73 <SV = 72> <Delay = 9.19>
ST_73 : Operation 2040 [1/1] (1.87ns)   --->   "%add_ln191_53 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2040 'add' 'add_ln191_53' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2041 [1/1] (0.00ns)   --->   "%sext_ln191_9 = sext i7 %add_ln191_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2041 'sext' 'sext_ln191_9' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_73 : Operation 2042 [1/1] (0.00ns)   --->   "%zext_ln191_58 = zext i8 %sext_ln191_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2042 'zext' 'zext_ln191_58' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_73 : Operation 2043 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_71 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2043 'getelementptr' 'fc3_weights_0_addr_71' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_73 : Operation 2044 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_71 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2044 'getelementptr' 'fc3_weights_1_addr_71' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_73 : Operation 2045 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_71 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2045 'getelementptr' 'fc3_weights_2_addr_71' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_73 : Operation 2046 [2/5] (7.25ns)   --->   "%add_10 = fadd i32 %add_s, i32 %mul_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2046 'fadd' 'add_10' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2047 [1/4] (5.70ns)   --->   "%mul_58 = fmul i32 %bitcast_ln191_59, i32 %phi_ln191_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2047 'fmul' 'mul_58' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2048 [2/4] (5.70ns)   --->   "%mul_59 = fmul i32 %bitcast_ln191_60, i32 %phi_ln191_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2048 'fmul' 'mul_59' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2049 [3/4] (5.70ns)   --->   "%mul_60 = fmul i32 %bitcast_ln191_61, i32 %phi_ln191_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2049 'fmul' 'mul_60' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2050 [1/1] (0.00ns)   --->   "%bitcast_ln191_62 = bitcast i32 %gmem_addr_read_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2050 'bitcast' 'bitcast_ln191_62' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_73 : Operation 2051 [4/4] (5.70ns)   --->   "%mul_61 = fmul i32 %bitcast_ln191_62, i32 %phi_ln191_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2051 'fmul' 'mul_61' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2052 [1/1] (9.19ns)   --->   "%gmem_addr_read_63 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2052 'read' 'gmem_addr_read_63' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2053 [1/1] (0.00ns)   --->   "%phi_ln191_69 = phi i32 %fc3_weights_0_load_69, void %branch56, i32 %fc3_weights_1_load_69, void %branch57, i32 %fc3_weights_2_load_69, void %branch58, i32, void %bb19.split169" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2053 'phi' 'phi_ln191_69' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_73 : Operation 2054 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_70 = load i8 %fc3_weights_2_addr_70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2054 'load' 'fc3_weights_2_load_70' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_73 : Operation 2055 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split147" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2055 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_73 : Operation 2056 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_70 = load i8 %fc3_weights_1_addr_70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2056 'load' 'fc3_weights_1_load_70' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_73 : Operation 2057 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split147" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2057 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_73 : Operation 2058 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_70 = load i8 %fc3_weights_0_addr_70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2058 'load' 'fc3_weights_0_load_70' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_73 : Operation 2059 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split147" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2059 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_73 : Operation 2060 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_71 = load i8 %fc3_weights_2_addr_71" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2060 'load' 'fc3_weights_2_load_71' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_73 : Operation 2061 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_71 = load i8 %fc3_weights_1_addr_71" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2061 'load' 'fc3_weights_1_load_71' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_73 : Operation 2062 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_71 = load i8 %fc3_weights_0_addr_71" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2062 'load' 'fc3_weights_0_load_71' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 74 <SV = 73> <Delay = 9.19>
ST_74 : Operation 2063 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %or_ln191_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2063 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_74 : Operation 2064 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_72 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2064 'getelementptr' 'fc3_weights_0_addr_72' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_74 : Operation 2065 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_72 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2065 'getelementptr' 'fc3_weights_1_addr_72' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_74 : Operation 2066 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_72 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2066 'getelementptr' 'fc3_weights_2_addr_72' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_74 : Operation 2067 [1/5] (7.25ns)   --->   "%add_10 = fadd i32 %add_s, i32 %mul_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2067 'fadd' 'add_10' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2068 [1/4] (5.70ns)   --->   "%mul_59 = fmul i32 %bitcast_ln191_60, i32 %phi_ln191_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2068 'fmul' 'mul_59' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2069 [2/4] (5.70ns)   --->   "%mul_60 = fmul i32 %bitcast_ln191_61, i32 %phi_ln191_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2069 'fmul' 'mul_60' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2070 [3/4] (5.70ns)   --->   "%mul_61 = fmul i32 %bitcast_ln191_62, i32 %phi_ln191_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2070 'fmul' 'mul_61' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2071 [1/1] (0.00ns)   --->   "%bitcast_ln191_63 = bitcast i32 %gmem_addr_read_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2071 'bitcast' 'bitcast_ln191_63' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_74 : Operation 2072 [4/4] (5.70ns)   --->   "%mul_62 = fmul i32 %bitcast_ln191_63, i32 %phi_ln191_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2072 'fmul' 'mul_62' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2073 [1/1] (9.19ns)   --->   "%gmem_addr_read_64 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2073 'read' 'gmem_addr_read_64' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 2074 [1/1] (0.00ns)   --->   "%phi_ln191_70 = phi i32 %fc3_weights_0_load_70, void %branch52, i32 %fc3_weights_1_load_70, void %branch53, i32 %fc3_weights_2_load_70, void %branch54, i32, void %bb19.split158" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2074 'phi' 'phi_ln191_70' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_74 : Operation 2075 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_71 = load i8 %fc3_weights_2_addr_71" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2075 'load' 'fc3_weights_2_load_71' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_74 : Operation 2076 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split136" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2076 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_74 : Operation 2077 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_71 = load i8 %fc3_weights_1_addr_71" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2077 'load' 'fc3_weights_1_load_71' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_74 : Operation 2078 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split136" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2078 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_74 : Operation 2079 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_71 = load i8 %fc3_weights_0_addr_71" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2079 'load' 'fc3_weights_0_load_71' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_74 : Operation 2080 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split136" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2080 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_74 : Operation 2081 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_72 = load i8 %fc3_weights_2_addr_72" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2081 'load' 'fc3_weights_2_load_72' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_74 : Operation 2082 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_72 = load i8 %fc3_weights_1_addr_72" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2082 'load' 'fc3_weights_1_load_72' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_74 : Operation 2083 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_72 = load i8 %fc3_weights_0_addr_72" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2083 'load' 'fc3_weights_0_load_72' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 75 <SV = 74> <Delay = 9.19>
ST_75 : Operation 2084 [1/1] (1.87ns)   --->   "%add_ln191_54 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2084 'add' 'add_ln191_54' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2085 [1/1] (0.00ns)   --->   "%sext_ln191_10 = sext i7 %add_ln191_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2085 'sext' 'sext_ln191_10' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_75 : Operation 2086 [1/1] (0.00ns)   --->   "%zext_ln191_59 = zext i8 %sext_ln191_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2086 'zext' 'zext_ln191_59' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_75 : Operation 2087 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_73 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2087 'getelementptr' 'fc3_weights_0_addr_73' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_75 : Operation 2088 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_73 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2088 'getelementptr' 'fc3_weights_1_addr_73' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_75 : Operation 2089 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_73 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2089 'getelementptr' 'fc3_weights_2_addr_73' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_75 : Operation 2090 [5/5] (7.25ns)   --->   "%add_11 = fadd i32 %add_10, i32 %mul_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2090 'fadd' 'add_11' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2091 [1/4] (5.70ns)   --->   "%mul_60 = fmul i32 %bitcast_ln191_61, i32 %phi_ln191_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2091 'fmul' 'mul_60' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2092 [2/4] (5.70ns)   --->   "%mul_61 = fmul i32 %bitcast_ln191_62, i32 %phi_ln191_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2092 'fmul' 'mul_61' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2093 [3/4] (5.70ns)   --->   "%mul_62 = fmul i32 %bitcast_ln191_63, i32 %phi_ln191_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2093 'fmul' 'mul_62' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2094 [1/1] (0.00ns)   --->   "%bitcast_ln191_64 = bitcast i32 %gmem_addr_read_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2094 'bitcast' 'bitcast_ln191_64' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_75 : Operation 2095 [4/4] (5.70ns)   --->   "%mul_63 = fmul i32 %bitcast_ln191_64, i32 %phi_ln191_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2095 'fmul' 'mul_63' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2096 [1/1] (9.19ns)   --->   "%gmem_addr_read_65 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2096 'read' 'gmem_addr_read_65' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 2097 [1/1] (0.00ns)   --->   "%phi_ln191_71 = phi i32 %fc3_weights_0_load_71, void %branch48, i32 %fc3_weights_1_load_71, void %branch49, i32 %fc3_weights_2_load_71, void %branch50, i32, void %bb19.split147" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2097 'phi' 'phi_ln191_71' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_75 : Operation 2098 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_72 = load i8 %fc3_weights_2_addr_72" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2098 'load' 'fc3_weights_2_load_72' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_75 : Operation 2099 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split125" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2099 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_75 : Operation 2100 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_72 = load i8 %fc3_weights_1_addr_72" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2100 'load' 'fc3_weights_1_load_72' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_75 : Operation 2101 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split125" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2101 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_75 : Operation 2102 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_72 = load i8 %fc3_weights_0_addr_72" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2102 'load' 'fc3_weights_0_load_72' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_75 : Operation 2103 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split125" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2103 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_75 : Operation 2104 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_73 = load i8 %fc3_weights_2_addr_73" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2104 'load' 'fc3_weights_2_load_73' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_75 : Operation 2105 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_73 = load i8 %fc3_weights_1_addr_73" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2105 'load' 'fc3_weights_1_load_73' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_75 : Operation 2106 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_73 = load i8 %fc3_weights_0_addr_73" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2106 'load' 'fc3_weights_0_load_73' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 76 <SV = 75> <Delay = 9.19>
ST_76 : Operation 2107 [1/1] (1.87ns)   --->   "%add_ln191_55 = add i7 %zext_ln191_4, i7" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2107 'add' 'add_ln191_55' <Predicate = (!icmp_ln187)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2108 [1/1] (0.00ns)   --->   "%sext_ln191_11 = sext i7 %add_ln191_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2108 'sext' 'sext_ln191_11' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_76 : Operation 2109 [1/1] (0.00ns)   --->   "%zext_ln191_60 = zext i8 %sext_ln191_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2109 'zext' 'zext_ln191_60' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_76 : Operation 2110 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_74 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2110 'getelementptr' 'fc3_weights_0_addr_74' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_76 : Operation 2111 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_74 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2111 'getelementptr' 'fc3_weights_1_addr_74' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_76 : Operation 2112 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_74 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2112 'getelementptr' 'fc3_weights_2_addr_74' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_76 : Operation 2113 [4/5] (7.25ns)   --->   "%add_11 = fadd i32 %add_10, i32 %mul_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2113 'fadd' 'add_11' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2114 [1/4] (5.70ns)   --->   "%mul_61 = fmul i32 %bitcast_ln191_62, i32 %phi_ln191_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2114 'fmul' 'mul_61' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2115 [2/4] (5.70ns)   --->   "%mul_62 = fmul i32 %bitcast_ln191_63, i32 %phi_ln191_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2115 'fmul' 'mul_62' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2116 [3/4] (5.70ns)   --->   "%mul_63 = fmul i32 %bitcast_ln191_64, i32 %phi_ln191_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2116 'fmul' 'mul_63' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2117 [1/1] (0.00ns)   --->   "%bitcast_ln191_65 = bitcast i32 %gmem_addr_read_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2117 'bitcast' 'bitcast_ln191_65' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_76 : Operation 2118 [4/4] (5.70ns)   --->   "%mul_64 = fmul i32 %bitcast_ln191_65, i32 %phi_ln191_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2118 'fmul' 'mul_64' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2119 [1/1] (9.19ns)   --->   "%gmem_addr_read_66 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64, i32 %gmem_addr_read_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2119 'read' 'gmem_addr_read_66' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 2120 [1/1] (0.00ns)   --->   "%phi_ln191_72 = phi i32 %fc3_weights_0_load_72, void %branch44, i32 %fc3_weights_1_load_72, void %branch45, i32 %fc3_weights_2_load_72, void %branch46, i32, void %bb19.split136" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2120 'phi' 'phi_ln191_72' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_76 : Operation 2121 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_73 = load i8 %fc3_weights_2_addr_73" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2121 'load' 'fc3_weights_2_load_73' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_76 : Operation 2122 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split114" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2122 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_76 : Operation 2123 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_73 = load i8 %fc3_weights_1_addr_73" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2123 'load' 'fc3_weights_1_load_73' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_76 : Operation 2124 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split114" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2124 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_76 : Operation 2125 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_73 = load i8 %fc3_weights_0_addr_73" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2125 'load' 'fc3_weights_0_load_73' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_76 : Operation 2126 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split114" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2126 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_76 : Operation 2127 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_74 = load i8 %fc3_weights_2_addr_74" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2127 'load' 'fc3_weights_2_load_74' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_76 : Operation 2128 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_74 = load i8 %fc3_weights_1_addr_74" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2128 'load' 'fc3_weights_1_load_74' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_76 : Operation 2129 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_74 = load i8 %fc3_weights_0_addr_74" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2129 'load' 'fc3_weights_0_load_74' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 77 <SV = 76> <Delay = 9.19>
ST_77 : Operation 2130 [1/1] (0.00ns)   --->   "%sext_ln191_12 = sext i6 %add_ln191_8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2130 'sext' 'sext_ln191_12' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_77 : Operation 2131 [1/1] (0.00ns)   --->   "%zext_ln191_61 = zext i8 %sext_ln191_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2131 'zext' 'zext_ln191_61' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_77 : Operation 2132 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_75 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2132 'getelementptr' 'fc3_weights_0_addr_75' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_77 : Operation 2133 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_75 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2133 'getelementptr' 'fc3_weights_1_addr_75' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_77 : Operation 2134 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_75 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2134 'getelementptr' 'fc3_weights_2_addr_75' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_77 : Operation 2135 [3/5] (7.25ns)   --->   "%add_11 = fadd i32 %add_10, i32 %mul_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2135 'fadd' 'add_11' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2136 [1/4] (5.70ns)   --->   "%mul_62 = fmul i32 %bitcast_ln191_63, i32 %phi_ln191_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2136 'fmul' 'mul_62' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2137 [2/4] (5.70ns)   --->   "%mul_63 = fmul i32 %bitcast_ln191_64, i32 %phi_ln191_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2137 'fmul' 'mul_63' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2138 [3/4] (5.70ns)   --->   "%mul_64 = fmul i32 %bitcast_ln191_65, i32 %phi_ln191_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2138 'fmul' 'mul_64' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2139 [1/1] (0.00ns)   --->   "%bitcast_ln191_66 = bitcast i32 %gmem_addr_read_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2139 'bitcast' 'bitcast_ln191_66' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_77 : Operation 2140 [4/4] (5.70ns)   --->   "%mul_65 = fmul i32 %bitcast_ln191_66, i32 %phi_ln191_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2140 'fmul' 'mul_65' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2141 [1/1] (9.19ns)   --->   "%gmem_addr_read_67 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64, i32 %gmem_addr_read_65, i32 %gmem_addr_read_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2141 'read' 'gmem_addr_read_67' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 2142 [1/1] (0.00ns)   --->   "%phi_ln191_73 = phi i32 %fc3_weights_0_load_73, void %branch40, i32 %fc3_weights_1_load_73, void %branch41, i32 %fc3_weights_2_load_73, void %branch42, i32, void %bb19.split125" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2142 'phi' 'phi_ln191_73' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_77 : Operation 2143 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_74 = load i8 %fc3_weights_2_addr_74" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2143 'load' 'fc3_weights_2_load_74' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_77 : Operation 2144 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split103" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2144 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_77 : Operation 2145 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_74 = load i8 %fc3_weights_1_addr_74" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2145 'load' 'fc3_weights_1_load_74' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_77 : Operation 2146 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split103" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2146 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_77 : Operation 2147 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_74 = load i8 %fc3_weights_0_addr_74" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2147 'load' 'fc3_weights_0_load_74' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_77 : Operation 2148 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split103" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2148 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_77 : Operation 2149 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_75 = load i8 %fc3_weights_2_addr_75" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2149 'load' 'fc3_weights_2_load_75' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_77 : Operation 2150 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_75 = load i8 %fc3_weights_1_addr_75" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2150 'load' 'fc3_weights_1_load_75' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_77 : Operation 2151 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_75 = load i8 %fc3_weights_0_addr_75" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2151 'load' 'fc3_weights_0_load_75' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 78 <SV = 77> <Delay = 9.19>
ST_78 : Operation 2152 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %or_ln191_2" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2152 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_78 : Operation 2153 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_76 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2153 'getelementptr' 'fc3_weights_0_addr_76' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_78 : Operation 2154 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_76 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2154 'getelementptr' 'fc3_weights_1_addr_76' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_78 : Operation 2155 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_76 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2155 'getelementptr' 'fc3_weights_2_addr_76' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_78 : Operation 2156 [2/5] (7.25ns)   --->   "%add_11 = fadd i32 %add_10, i32 %mul_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2156 'fadd' 'add_11' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2157 [1/4] (5.70ns)   --->   "%mul_63 = fmul i32 %bitcast_ln191_64, i32 %phi_ln191_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2157 'fmul' 'mul_63' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2158 [2/4] (5.70ns)   --->   "%mul_64 = fmul i32 %bitcast_ln191_65, i32 %phi_ln191_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2158 'fmul' 'mul_64' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2159 [3/4] (5.70ns)   --->   "%mul_65 = fmul i32 %bitcast_ln191_66, i32 %phi_ln191_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2159 'fmul' 'mul_65' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2160 [1/1] (0.00ns)   --->   "%bitcast_ln191_67 = bitcast i32 %gmem_addr_read_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2160 'bitcast' 'bitcast_ln191_67' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_78 : Operation 2161 [4/4] (5.70ns)   --->   "%mul_66 = fmul i32 %bitcast_ln191_67, i32 %phi_ln191_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2161 'fmul' 'mul_66' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2162 [1/1] (9.19ns)   --->   "%gmem_addr_read_68 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64, i32 %gmem_addr_read_65, i32 %gmem_addr_read_66, i32 %gmem_addr_read_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2162 'read' 'gmem_addr_read_68' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 2163 [1/1] (0.00ns)   --->   "%phi_ln191_74 = phi i32 %fc3_weights_0_load_74, void %branch36, i32 %fc3_weights_1_load_74, void %branch37, i32 %fc3_weights_2_load_74, void %branch38, i32, void %bb19.split114" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2163 'phi' 'phi_ln191_74' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_78 : Operation 2164 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_75 = load i8 %fc3_weights_2_addr_75" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2164 'load' 'fc3_weights_2_load_75' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_78 : Operation 2165 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split92" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2165 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_78 : Operation 2166 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_75 = load i8 %fc3_weights_1_addr_75" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2166 'load' 'fc3_weights_1_load_75' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_78 : Operation 2167 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split92" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2167 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_78 : Operation 2168 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_75 = load i8 %fc3_weights_0_addr_75" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2168 'load' 'fc3_weights_0_load_75' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_78 : Operation 2169 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split92" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2169 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_78 : Operation 2170 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_76 = load i8 %fc3_weights_2_addr_76" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2170 'load' 'fc3_weights_2_load_76' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_78 : Operation 2171 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_76 = load i8 %fc3_weights_1_addr_76" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2171 'load' 'fc3_weights_1_load_76' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_78 : Operation 2172 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_76 = load i8 %fc3_weights_0_addr_76" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2172 'load' 'fc3_weights_0_load_76' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 79 <SV = 78> <Delay = 9.19>
ST_79 : Operation 2173 [1/1] (0.00ns)   --->   "%sext_ln191_13 = sext i6 %add_ln191_9" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2173 'sext' 'sext_ln191_13' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_79 : Operation 2174 [1/1] (0.00ns)   --->   "%zext_ln191_62 = zext i8 %sext_ln191_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2174 'zext' 'zext_ln191_62' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_79 : Operation 2175 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_77 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2175 'getelementptr' 'fc3_weights_0_addr_77' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_79 : Operation 2176 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_77 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2176 'getelementptr' 'fc3_weights_1_addr_77' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_79 : Operation 2177 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_77 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2177 'getelementptr' 'fc3_weights_2_addr_77' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_79 : Operation 2178 [1/5] (7.25ns)   --->   "%add_11 = fadd i32 %add_10, i32 %mul_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2178 'fadd' 'add_11' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2179 [1/4] (5.70ns)   --->   "%mul_64 = fmul i32 %bitcast_ln191_65, i32 %phi_ln191_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2179 'fmul' 'mul_64' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2180 [2/4] (5.70ns)   --->   "%mul_65 = fmul i32 %bitcast_ln191_66, i32 %phi_ln191_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2180 'fmul' 'mul_65' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2181 [3/4] (5.70ns)   --->   "%mul_66 = fmul i32 %bitcast_ln191_67, i32 %phi_ln191_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2181 'fmul' 'mul_66' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2182 [1/1] (0.00ns)   --->   "%bitcast_ln191_68 = bitcast i32 %gmem_addr_read_68" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2182 'bitcast' 'bitcast_ln191_68' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_79 : Operation 2183 [4/4] (5.70ns)   --->   "%mul_67 = fmul i32 %bitcast_ln191_68, i32 %phi_ln191_68" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2183 'fmul' 'mul_67' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2184 [1/1] (9.19ns)   --->   "%gmem_addr_read_69 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64, i32 %gmem_addr_read_65, i32 %gmem_addr_read_66, i32 %gmem_addr_read_67, i32 %gmem_addr_read_68" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2184 'read' 'gmem_addr_read_69' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 2185 [1/1] (0.00ns)   --->   "%phi_ln191_75 = phi i32 %fc3_weights_0_load_75, void %branch32, i32 %fc3_weights_1_load_75, void %branch33, i32 %fc3_weights_2_load_75, void %branch34, i32, void %bb19.split103" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2185 'phi' 'phi_ln191_75' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_79 : Operation 2186 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_76 = load i8 %fc3_weights_2_addr_76" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2186 'load' 'fc3_weights_2_load_76' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_79 : Operation 2187 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2187 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_79 : Operation 2188 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_76 = load i8 %fc3_weights_1_addr_76" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2188 'load' 'fc3_weights_1_load_76' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_79 : Operation 2189 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2189 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_79 : Operation 2190 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_76 = load i8 %fc3_weights_0_addr_76" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2190 'load' 'fc3_weights_0_load_76' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_79 : Operation 2191 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2191 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_79 : Operation 2192 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_77 = load i8 %fc3_weights_2_addr_77" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2192 'load' 'fc3_weights_2_load_77' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_79 : Operation 2193 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_77 = load i8 %fc3_weights_1_addr_77" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2193 'load' 'fc3_weights_1_load_77' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_79 : Operation 2194 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_77 = load i8 %fc3_weights_0_addr_77" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2194 'load' 'fc3_weights_0_load_77' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 80 <SV = 79> <Delay = 9.19>
ST_80 : Operation 2195 [1/1] (0.00ns)   --->   "%sext_ln191_14 = sext i6 %add_ln191_10" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2195 'sext' 'sext_ln191_14' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_80 : Operation 2196 [1/1] (0.00ns)   --->   "%zext_ln191_63 = zext i8 %sext_ln191_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2196 'zext' 'zext_ln191_63' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_80 : Operation 2197 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_78 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2197 'getelementptr' 'fc3_weights_0_addr_78' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_80 : Operation 2198 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_78 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2198 'getelementptr' 'fc3_weights_1_addr_78' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_80 : Operation 2199 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_78 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2199 'getelementptr' 'fc3_weights_2_addr_78' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_80 : Operation 2200 [5/5] (7.25ns)   --->   "%add_12 = fadd i32 %add_11, i32 %mul_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2200 'fadd' 'add_12' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2201 [1/4] (5.70ns)   --->   "%mul_65 = fmul i32 %bitcast_ln191_66, i32 %phi_ln191_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2201 'fmul' 'mul_65' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2202 [2/4] (5.70ns)   --->   "%mul_66 = fmul i32 %bitcast_ln191_67, i32 %phi_ln191_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2202 'fmul' 'mul_66' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2203 [3/4] (5.70ns)   --->   "%mul_67 = fmul i32 %bitcast_ln191_68, i32 %phi_ln191_68" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2203 'fmul' 'mul_67' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2204 [1/1] (0.00ns)   --->   "%bitcast_ln191_69 = bitcast i32 %gmem_addr_read_69" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2204 'bitcast' 'bitcast_ln191_69' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_80 : Operation 2205 [4/4] (5.70ns)   --->   "%mul_68 = fmul i32 %bitcast_ln191_69, i32 %phi_ln191_69" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2205 'fmul' 'mul_68' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2206 [1/1] (9.19ns)   --->   "%gmem_addr_read_70 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64, i32 %gmem_addr_read_65, i32 %gmem_addr_read_66, i32 %gmem_addr_read_67, i32 %gmem_addr_read_68, i32 %gmem_addr_read_69" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2206 'read' 'gmem_addr_read_70' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 2207 [1/1] (0.00ns)   --->   "%phi_ln191_76 = phi i32 %fc3_weights_0_load_76, void %branch28, i32 %fc3_weights_1_load_76, void %branch29, i32 %fc3_weights_2_load_76, void %branch30, i32, void %bb19.split92" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2207 'phi' 'phi_ln191_76' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_80 : Operation 2208 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_77 = load i8 %fc3_weights_2_addr_77" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2208 'load' 'fc3_weights_2_load_77' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_80 : Operation 2209 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2209 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_80 : Operation 2210 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_77 = load i8 %fc3_weights_1_addr_77" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2210 'load' 'fc3_weights_1_load_77' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_80 : Operation 2211 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2211 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_80 : Operation 2212 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_77 = load i8 %fc3_weights_0_addr_77" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2212 'load' 'fc3_weights_0_load_77' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_80 : Operation 2213 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2213 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_80 : Operation 2214 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_78 = load i8 %fc3_weights_2_addr_78" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2214 'load' 'fc3_weights_2_load_78' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_80 : Operation 2215 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_78 = load i8 %fc3_weights_1_addr_78" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2215 'load' 'fc3_weights_1_load_78' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_80 : Operation 2216 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_78 = load i8 %fc3_weights_0_addr_78" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2216 'load' 'fc3_weights_0_load_78' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 81 <SV = 80> <Delay = 9.19>
ST_81 : Operation 2217 [1/1] (0.00ns)   --->   "%sext_ln191_15 = sext i6 %add_ln191_11" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2217 'sext' 'sext_ln191_15' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_81 : Operation 2218 [1/1] (0.00ns)   --->   "%zext_ln191_64 = zext i8 %sext_ln191_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2218 'zext' 'zext_ln191_64' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_81 : Operation 2219 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_79 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2219 'getelementptr' 'fc3_weights_0_addr_79' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_81 : Operation 2220 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_79 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2220 'getelementptr' 'fc3_weights_1_addr_79' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_81 : Operation 2221 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_79 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2221 'getelementptr' 'fc3_weights_2_addr_79' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_81 : Operation 2222 [4/5] (7.25ns)   --->   "%add_12 = fadd i32 %add_11, i32 %mul_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2222 'fadd' 'add_12' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2223 [1/4] (5.70ns)   --->   "%mul_66 = fmul i32 %bitcast_ln191_67, i32 %phi_ln191_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2223 'fmul' 'mul_66' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2224 [2/4] (5.70ns)   --->   "%mul_67 = fmul i32 %bitcast_ln191_68, i32 %phi_ln191_68" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2224 'fmul' 'mul_67' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2225 [3/4] (5.70ns)   --->   "%mul_68 = fmul i32 %bitcast_ln191_69, i32 %phi_ln191_69" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2225 'fmul' 'mul_68' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2226 [1/1] (0.00ns)   --->   "%bitcast_ln191_70 = bitcast i32 %gmem_addr_read_70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2226 'bitcast' 'bitcast_ln191_70' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_81 : Operation 2227 [4/4] (5.70ns)   --->   "%mul_69 = fmul i32 %bitcast_ln191_70, i32 %phi_ln191_70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2227 'fmul' 'mul_69' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2228 [1/1] (9.19ns)   --->   "%gmem_addr_read_71 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64, i32 %gmem_addr_read_65, i32 %gmem_addr_read_66, i32 %gmem_addr_read_67, i32 %gmem_addr_read_68, i32 %gmem_addr_read_69, i32 %gmem_addr_read_70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2228 'read' 'gmem_addr_read_71' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 2229 [1/1] (0.00ns)   --->   "%phi_ln191_77 = phi i32 %fc3_weights_0_load_77, void %branch24, i32 %fc3_weights_1_load_77, void %branch25, i32 %fc3_weights_2_load_77, void %branch26, i32, void %bb19.split81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2229 'phi' 'phi_ln191_77' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_81 : Operation 2230 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_78 = load i8 %fc3_weights_2_addr_78" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2230 'load' 'fc3_weights_2_load_78' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_81 : Operation 2231 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2231 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_81 : Operation 2232 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_78 = load i8 %fc3_weights_1_addr_78" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2232 'load' 'fc3_weights_1_load_78' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_81 : Operation 2233 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2233 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_81 : Operation 2234 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_78 = load i8 %fc3_weights_0_addr_78" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2234 'load' 'fc3_weights_0_load_78' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_81 : Operation 2235 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2235 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_81 : Operation 2236 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_79 = load i8 %fc3_weights_2_addr_79" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2236 'load' 'fc3_weights_2_load_79' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_81 : Operation 2237 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_79 = load i8 %fc3_weights_1_addr_79" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2237 'load' 'fc3_weights_1_load_79' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_81 : Operation 2238 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_79 = load i8 %fc3_weights_0_addr_79" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2238 'load' 'fc3_weights_0_load_79' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 82 <SV = 81> <Delay = 9.19>
ST_82 : Operation 2239 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60, i4 %phi_urem" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2239 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_82 : Operation 2240 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_80 = getelementptr i32 %fc3_weights_0, i64, i64 %tmp_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2240 'getelementptr' 'fc3_weights_0_addr_80' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_82 : Operation 2241 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_80 = getelementptr i32 %fc3_weights_1, i64, i64 %tmp_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2241 'getelementptr' 'fc3_weights_1_addr_80' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_82 : Operation 2242 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_80 = getelementptr i32 %fc3_weights_2, i64, i64 %tmp_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2242 'getelementptr' 'fc3_weights_2_addr_80' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_82 : Operation 2243 [3/5] (7.25ns)   --->   "%add_12 = fadd i32 %add_11, i32 %mul_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2243 'fadd' 'add_12' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2244 [1/4] (5.70ns)   --->   "%mul_67 = fmul i32 %bitcast_ln191_68, i32 %phi_ln191_68" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2244 'fmul' 'mul_67' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2245 [2/4] (5.70ns)   --->   "%mul_68 = fmul i32 %bitcast_ln191_69, i32 %phi_ln191_69" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2245 'fmul' 'mul_68' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2246 [3/4] (5.70ns)   --->   "%mul_69 = fmul i32 %bitcast_ln191_70, i32 %phi_ln191_70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2246 'fmul' 'mul_69' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2247 [1/1] (0.00ns)   --->   "%bitcast_ln191_71 = bitcast i32 %gmem_addr_read_71" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2247 'bitcast' 'bitcast_ln191_71' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_82 : Operation 2248 [4/4] (5.70ns)   --->   "%mul_70 = fmul i32 %bitcast_ln191_71, i32 %phi_ln191_71" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2248 'fmul' 'mul_70' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2249 [1/1] (9.19ns)   --->   "%gmem_addr_read_72 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64, i32 %gmem_addr_read_65, i32 %gmem_addr_read_66, i32 %gmem_addr_read_67, i32 %gmem_addr_read_68, i32 %gmem_addr_read_69, i32 %gmem_addr_read_70, i32 %gmem_addr_read_71" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2249 'read' 'gmem_addr_read_72' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 2250 [1/1] (0.00ns)   --->   "%phi_ln191_78 = phi i32 %fc3_weights_0_load_78, void %branch20, i32 %fc3_weights_1_load_78, void %branch21, i32 %fc3_weights_2_load_78, void %branch22, i32, void %bb19.split70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2250 'phi' 'phi_ln191_78' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_82 : Operation 2251 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_79 = load i8 %fc3_weights_2_addr_79" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2251 'load' 'fc3_weights_2_load_79' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_82 : Operation 2252 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2252 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_82 : Operation 2253 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_79 = load i8 %fc3_weights_1_addr_79" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2253 'load' 'fc3_weights_1_load_79' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_82 : Operation 2254 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2254 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_82 : Operation 2255 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_79 = load i8 %fc3_weights_0_addr_79" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2255 'load' 'fc3_weights_0_load_79' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_82 : Operation 2256 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2256 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_82 : Operation 2257 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_80 = load i8 %fc3_weights_2_addr_80" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2257 'load' 'fc3_weights_2_load_80' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_82 : Operation 2258 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_80 = load i8 %fc3_weights_1_addr_80" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2258 'load' 'fc3_weights_1_load_80' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_82 : Operation 2259 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_80 = load i8 %fc3_weights_0_addr_80" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2259 'load' 'fc3_weights_0_load_80' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_82 : Operation 2260 [1/1] (1.73ns)   --->   "%add_ln191_60 = add i4 %phi_urem, i4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2260 'add' 'add_ln191_60' <Predicate = (!icmp_ln187)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 9.19>
ST_83 : Operation 2261 [1/1] (1.78ns)   --->   "%add_ln191_57 = add i5 %zext_ln191_2, i5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2261 'add' 'add_ln191_57' <Predicate = (!icmp_ln187)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2262 [1/1] (0.00ns)   --->   "%sext_ln191_16 = sext i5 %add_ln191_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2262 'sext' 'sext_ln191_16' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_83 : Operation 2263 [1/1] (0.00ns)   --->   "%zext_ln191_65 = zext i8 %sext_ln191_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2263 'zext' 'zext_ln191_65' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_83 : Operation 2264 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_81 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2264 'getelementptr' 'fc3_weights_0_addr_81' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_83 : Operation 2265 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_81 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2265 'getelementptr' 'fc3_weights_1_addr_81' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_83 : Operation 2266 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_81 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2266 'getelementptr' 'fc3_weights_2_addr_81' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_83 : Operation 2267 [2/5] (7.25ns)   --->   "%add_12 = fadd i32 %add_11, i32 %mul_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2267 'fadd' 'add_12' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2268 [1/4] (5.70ns)   --->   "%mul_68 = fmul i32 %bitcast_ln191_69, i32 %phi_ln191_69" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2268 'fmul' 'mul_68' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2269 [2/4] (5.70ns)   --->   "%mul_69 = fmul i32 %bitcast_ln191_70, i32 %phi_ln191_70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2269 'fmul' 'mul_69' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2270 [3/4] (5.70ns)   --->   "%mul_70 = fmul i32 %bitcast_ln191_71, i32 %phi_ln191_71" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2270 'fmul' 'mul_70' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2271 [1/1] (0.00ns)   --->   "%bitcast_ln191_72 = bitcast i32 %gmem_addr_read_72" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2271 'bitcast' 'bitcast_ln191_72' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_83 : Operation 2272 [4/4] (5.70ns)   --->   "%mul_71 = fmul i32 %bitcast_ln191_72, i32 %phi_ln191_72" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2272 'fmul' 'mul_71' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2273 [1/1] (9.19ns)   --->   "%gmem_addr_read_73 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64, i32 %gmem_addr_read_65, i32 %gmem_addr_read_66, i32 %gmem_addr_read_67, i32 %gmem_addr_read_68, i32 %gmem_addr_read_69, i32 %gmem_addr_read_70, i32 %gmem_addr_read_71, i32 %gmem_addr_read_72" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2273 'read' 'gmem_addr_read_73' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 2274 [1/1] (0.00ns)   --->   "%phi_ln191_79 = phi i32 %fc3_weights_0_load_79, void %branch16, i32 %fc3_weights_1_load_79, void %branch17, i32 %fc3_weights_2_load_79, void %branch18, i32, void %bb19.split59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2274 'phi' 'phi_ln191_79' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_83 : Operation 2275 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_80 = load i8 %fc3_weights_2_addr_80" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2275 'load' 'fc3_weights_2_load_80' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_83 : Operation 2276 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2276 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_83 : Operation 2277 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_80 = load i8 %fc3_weights_1_addr_80" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2277 'load' 'fc3_weights_1_load_80' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_83 : Operation 2278 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2278 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_83 : Operation 2279 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_80 = load i8 %fc3_weights_0_addr_80" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2279 'load' 'fc3_weights_0_load_80' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_83 : Operation 2280 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2280 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_83 : Operation 2281 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_81 = load i8 %fc3_weights_2_addr_81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2281 'load' 'fc3_weights_2_load_81' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_83 : Operation 2282 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_81 = load i8 %fc3_weights_1_addr_81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2282 'load' 'fc3_weights_1_load_81' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_83 : Operation 2283 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_81 = load i8 %fc3_weights_0_addr_81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2283 'load' 'fc3_weights_0_load_81' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 84 <SV = 83> <Delay = 9.19>
ST_84 : Operation 2284 [1/1] (1.78ns)   --->   "%add_ln191_58 = add i5 %zext_ln191_2, i5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2284 'add' 'add_ln191_58' <Predicate = (!icmp_ln187)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2285 [1/1] (0.00ns)   --->   "%sext_ln191_17 = sext i5 %add_ln191_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2285 'sext' 'sext_ln191_17' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_84 : Operation 2286 [1/1] (0.00ns)   --->   "%zext_ln191_66 = zext i8 %sext_ln191_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2286 'zext' 'zext_ln191_66' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_84 : Operation 2287 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_82 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2287 'getelementptr' 'fc3_weights_0_addr_82' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_84 : Operation 2288 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_82 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2288 'getelementptr' 'fc3_weights_1_addr_82' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_84 : Operation 2289 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_82 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2289 'getelementptr' 'fc3_weights_2_addr_82' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_84 : Operation 2290 [1/5] (7.25ns)   --->   "%add_12 = fadd i32 %add_11, i32 %mul_12" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2290 'fadd' 'add_12' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2291 [1/4] (5.70ns)   --->   "%mul_69 = fmul i32 %bitcast_ln191_70, i32 %phi_ln191_70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2291 'fmul' 'mul_69' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2292 [2/4] (5.70ns)   --->   "%mul_70 = fmul i32 %bitcast_ln191_71, i32 %phi_ln191_71" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2292 'fmul' 'mul_70' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2293 [3/4] (5.70ns)   --->   "%mul_71 = fmul i32 %bitcast_ln191_72, i32 %phi_ln191_72" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2293 'fmul' 'mul_71' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2294 [1/1] (0.00ns)   --->   "%bitcast_ln191_73 = bitcast i32 %gmem_addr_read_73" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2294 'bitcast' 'bitcast_ln191_73' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_84 : Operation 2295 [4/4] (5.70ns)   --->   "%mul_72 = fmul i32 %bitcast_ln191_73, i32 %phi_ln191_73" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2295 'fmul' 'mul_72' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2296 [1/1] (9.19ns)   --->   "%gmem_addr_read_74 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64, i32 %gmem_addr_read_65, i32 %gmem_addr_read_66, i32 %gmem_addr_read_67, i32 %gmem_addr_read_68, i32 %gmem_addr_read_69, i32 %gmem_addr_read_70, i32 %gmem_addr_read_71, i32 %gmem_addr_read_72, i32 %gmem_addr_read_73" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2296 'read' 'gmem_addr_read_74' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 2297 [1/1] (0.00ns)   --->   "%phi_ln191_80 = phi i32 %fc3_weights_0_load_80, void %branch12, i32 %fc3_weights_1_load_80, void %branch13, i32 %fc3_weights_2_load_80, void %branch14, i32, void %bb19.split48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2297 'phi' 'phi_ln191_80' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_84 : Operation 2298 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_81 = load i8 %fc3_weights_2_addr_81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2298 'load' 'fc3_weights_2_load_81' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_84 : Operation 2299 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2299 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_84 : Operation 2300 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_81 = load i8 %fc3_weights_1_addr_81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2300 'load' 'fc3_weights_1_load_81' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_84 : Operation 2301 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2301 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_84 : Operation 2302 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_81 = load i8 %fc3_weights_0_addr_81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2302 'load' 'fc3_weights_0_load_81' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_84 : Operation 2303 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2303 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_84 : Operation 2304 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_82 = load i8 %fc3_weights_2_addr_82" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2304 'load' 'fc3_weights_2_load_82' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_84 : Operation 2305 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_82 = load i8 %fc3_weights_1_addr_82" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2305 'load' 'fc3_weights_1_load_82' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_84 : Operation 2306 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_82 = load i8 %fc3_weights_0_addr_82" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2306 'load' 'fc3_weights_0_load_82' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>

State 85 <SV = 84> <Delay = 9.19>
ST_85 : Operation 2307 [1/1] (0.00ns)   --->   "%specpipeline_ln187 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_24" [lenet_proj/lenet_support.cpp:187]   --->   Operation 2307 'specpipeline' 'specpipeline_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_85 : Operation 2308 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [lenet_proj/lenet_support.cpp:187]   --->   Operation 2308 'specloopname' 'specloopname_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_85 : Operation 2309 [1/1] (1.91ns)   --->   "%add_ln191_56 = add i8 %phi_mul, i8" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2309 'add' 'add_ln191_56' <Predicate = (!icmp_ln187)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2310 [1/1] (1.73ns)   --->   "%add_ln191_59 = add i5 %zext_ln191_2, i5" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2310 'add' 'add_ln191_59' <Predicate = (!icmp_ln187)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2311 [1/1] (0.00ns)   --->   "%sext_ln191_18 = sext i5 %add_ln191_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2311 'sext' 'sext_ln191_18' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_85 : Operation 2312 [1/1] (0.00ns)   --->   "%zext_ln191_67 = zext i8 %sext_ln191_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2312 'zext' 'zext_ln191_67' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_85 : Operation 2313 [1/1] (0.00ns)   --->   "%fc3_weights_0_addr_83 = getelementptr i32 %fc3_weights_0, i64, i64 %zext_ln191_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2313 'getelementptr' 'fc3_weights_0_addr_83' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_85 : Operation 2314 [1/1] (0.00ns)   --->   "%fc3_weights_1_addr_83 = getelementptr i32 %fc3_weights_1, i64, i64 %zext_ln191_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2314 'getelementptr' 'fc3_weights_1_addr_83' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_85 : Operation 2315 [1/1] (0.00ns)   --->   "%fc3_weights_2_addr_83 = getelementptr i32 %fc3_weights_2, i64, i64 %zext_ln191_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2315 'getelementptr' 'fc3_weights_2_addr_83' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_85 : Operation 2316 [5/5] (7.25ns)   --->   "%add_13 = fadd i32 %add_12, i32 %mul_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2316 'fadd' 'add_13' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2317 [1/4] (5.70ns)   --->   "%mul_70 = fmul i32 %bitcast_ln191_71, i32 %phi_ln191_71" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2317 'fmul' 'mul_70' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2318 [2/4] (5.70ns)   --->   "%mul_71 = fmul i32 %bitcast_ln191_72, i32 %phi_ln191_72" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2318 'fmul' 'mul_71' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2319 [3/4] (5.70ns)   --->   "%mul_72 = fmul i32 %bitcast_ln191_73, i32 %phi_ln191_73" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2319 'fmul' 'mul_72' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2320 [1/1] (0.00ns)   --->   "%bitcast_ln191_74 = bitcast i32 %gmem_addr_read_74" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2320 'bitcast' 'bitcast_ln191_74' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_85 : Operation 2321 [4/4] (5.70ns)   --->   "%mul_73 = fmul i32 %bitcast_ln191_74, i32 %phi_ln191_74" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2321 'fmul' 'mul_73' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2322 [1/1] (9.19ns)   --->   "%gmem_addr_read_75 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64, i32 %gmem_addr_read_65, i32 %gmem_addr_read_66, i32 %gmem_addr_read_67, i32 %gmem_addr_read_68, i32 %gmem_addr_read_69, i32 %gmem_addr_read_70, i32 %gmem_addr_read_71, i32 %gmem_addr_read_72, i32 %gmem_addr_read_73, i32 %gmem_addr_read_74" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2322 'read' 'gmem_addr_read_75' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 2323 [1/1] (0.00ns)   --->   "%phi_ln191_81 = phi i32 %fc3_weights_0_load_81, void %branch8, i32 %fc3_weights_1_load_81, void %branch9, i32 %fc3_weights_2_load_81, void %branch10, i32, void %bb19.split37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2323 'phi' 'phi_ln191_81' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_85 : Operation 2324 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_82 = load i8 %fc3_weights_2_addr_82" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2324 'load' 'fc3_weights_2_load_82' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_85 : Operation 2325 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2325 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_85 : Operation 2326 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_82 = load i8 %fc3_weights_1_addr_82" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2326 'load' 'fc3_weights_1_load_82' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_85 : Operation 2327 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2327 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_85 : Operation 2328 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_82 = load i8 %fc3_weights_0_addr_82" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2328 'load' 'fc3_weights_0_load_82' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_85 : Operation 2329 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2329 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>
ST_85 : Operation 2330 [2/2] (3.25ns)   --->   "%fc3_weights_2_load_83 = load i8 %fc3_weights_2_addr_83" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2330 'load' 'fc3_weights_2_load_83' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_85 : Operation 2331 [2/2] (3.25ns)   --->   "%fc3_weights_1_load_83 = load i8 %fc3_weights_1_addr_83" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2331 'load' 'fc3_weights_1_load_83' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_85 : Operation 2332 [2/2] (3.25ns)   --->   "%fc3_weights_0_load_83 = load i8 %fc3_weights_0_addr_83" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2332 'load' 'fc3_weights_0_load_83' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_85 : Operation 2333 [1/1] (1.30ns)   --->   "%icmp_ln191 = icmp_ult  i4 %add_ln191_60, i4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2333 'icmp' 'icmp_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2334 [1/1] (1.02ns)   --->   "%select_ln191 = select i1 %icmp_ln191, i4 %add_ln191_60, i4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2334 'select' 'select_ln191' <Predicate = (!icmp_ln187)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 86 <SV = 85> <Delay = 9.19>
ST_86 : Operation 2335 [4/5] (7.25ns)   --->   "%add_13 = fadd i32 %add_12, i32 %mul_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2335 'fadd' 'add_13' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2336 [1/4] (5.70ns)   --->   "%mul_71 = fmul i32 %bitcast_ln191_72, i32 %phi_ln191_72" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2336 'fmul' 'mul_71' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2337 [2/4] (5.70ns)   --->   "%mul_72 = fmul i32 %bitcast_ln191_73, i32 %phi_ln191_73" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2337 'fmul' 'mul_72' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2338 [3/4] (5.70ns)   --->   "%mul_73 = fmul i32 %bitcast_ln191_74, i32 %phi_ln191_74" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2338 'fmul' 'mul_73' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2339 [1/1] (0.00ns)   --->   "%bitcast_ln191_75 = bitcast i32 %gmem_addr_read_75" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2339 'bitcast' 'bitcast_ln191_75' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_86 : Operation 2340 [4/4] (5.70ns)   --->   "%mul_74 = fmul i32 %bitcast_ln191_75, i32 %phi_ln191_75" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2340 'fmul' 'mul_74' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2341 [1/1] (9.19ns)   --->   "%gmem_addr_read_76 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64, i32 %gmem_addr_read_65, i32 %gmem_addr_read_66, i32 %gmem_addr_read_67, i32 %gmem_addr_read_68, i32 %gmem_addr_read_69, i32 %gmem_addr_read_70, i32 %gmem_addr_read_71, i32 %gmem_addr_read_72, i32 %gmem_addr_read_73, i32 %gmem_addr_read_74, i32 %gmem_addr_read_75" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2341 'read' 'gmem_addr_read_76' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 2342 [1/1] (0.00ns)   --->   "%phi_ln191_82 = phi i32 %fc3_weights_0_load_82, void %branch4, i32 %fc3_weights_1_load_82, void %branch5, i32 %fc3_weights_2_load_82, void %branch6, i32, void %bb19.split26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2342 'phi' 'phi_ln191_82' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_86 : Operation 2343 [1/2] (3.25ns)   --->   "%fc3_weights_2_load_83 = load i8 %fc3_weights_2_addr_83" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2343 'load' 'fc3_weights_2_load_83' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_86 : Operation 2344 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2344 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 2)> <Delay = 1.86>
ST_86 : Operation 2345 [1/2] (3.25ns)   --->   "%fc3_weights_1_load_83 = load i8 %fc3_weights_1_addr_83" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2345 'load' 'fc3_weights_1_load_83' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_86 : Operation 2346 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2346 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 1)> <Delay = 1.86>
ST_86 : Operation 2347 [1/2] (3.25ns)   --->   "%fc3_weights_0_load_83 = load i8 %fc3_weights_0_addr_83" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2347 'load' 'fc3_weights_0_load_83' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 252> <ROM>
ST_86 : Operation 2348 [1/1] (1.86ns)   --->   "%br_ln191 = br void %bb19.split4" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2348 'br' 'br_ln191' <Predicate = (!icmp_ln187 & trunc_ln5 == 0)> <Delay = 1.86>

State 87 <SV = 86> <Delay = 9.19>
ST_87 : Operation 2349 [3/5] (7.25ns)   --->   "%add_13 = fadd i32 %add_12, i32 %mul_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2349 'fadd' 'add_13' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2350 [1/4] (5.70ns)   --->   "%mul_72 = fmul i32 %bitcast_ln191_73, i32 %phi_ln191_73" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2350 'fmul' 'mul_72' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2351 [2/4] (5.70ns)   --->   "%mul_73 = fmul i32 %bitcast_ln191_74, i32 %phi_ln191_74" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2351 'fmul' 'mul_73' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2352 [3/4] (5.70ns)   --->   "%mul_74 = fmul i32 %bitcast_ln191_75, i32 %phi_ln191_75" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2352 'fmul' 'mul_74' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2353 [1/1] (0.00ns)   --->   "%bitcast_ln191_76 = bitcast i32 %gmem_addr_read_76" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2353 'bitcast' 'bitcast_ln191_76' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_87 : Operation 2354 [4/4] (5.70ns)   --->   "%mul_75 = fmul i32 %bitcast_ln191_76, i32 %phi_ln191_76" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2354 'fmul' 'mul_75' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2355 [1/1] (9.19ns)   --->   "%gmem_addr_read_77 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64, i32 %gmem_addr_read_65, i32 %gmem_addr_read_66, i32 %gmem_addr_read_67, i32 %gmem_addr_read_68, i32 %gmem_addr_read_69, i32 %gmem_addr_read_70, i32 %gmem_addr_read_71, i32 %gmem_addr_read_72, i32 %gmem_addr_read_73, i32 %gmem_addr_read_74, i32 %gmem_addr_read_75, i32 %gmem_addr_read_76" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2355 'read' 'gmem_addr_read_77' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 2356 [1/1] (0.00ns)   --->   "%phi_ln191_83 = phi i32 %fc3_weights_0_load_83, void %branch0, i32 %fc3_weights_1_load_83, void %branch1, i32 %fc3_weights_2_load_83, void %branch2, i32, void %bb19.split15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2356 'phi' 'phi_ln191_83' <Predicate = (!icmp_ln187)> <Delay = 0.00>

State 88 <SV = 87> <Delay = 9.19>
ST_88 : Operation 2357 [2/5] (7.25ns)   --->   "%add_13 = fadd i32 %add_12, i32 %mul_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2357 'fadd' 'add_13' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2358 [1/4] (5.70ns)   --->   "%mul_73 = fmul i32 %bitcast_ln191_74, i32 %phi_ln191_74" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2358 'fmul' 'mul_73' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2359 [2/4] (5.70ns)   --->   "%mul_74 = fmul i32 %bitcast_ln191_75, i32 %phi_ln191_75" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2359 'fmul' 'mul_74' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2360 [3/4] (5.70ns)   --->   "%mul_75 = fmul i32 %bitcast_ln191_76, i32 %phi_ln191_76" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2360 'fmul' 'mul_75' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2361 [1/1] (0.00ns)   --->   "%bitcast_ln191_77 = bitcast i32 %gmem_addr_read_77" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2361 'bitcast' 'bitcast_ln191_77' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_88 : Operation 2362 [4/4] (5.70ns)   --->   "%mul_76 = fmul i32 %bitcast_ln191_77, i32 %phi_ln191_77" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2362 'fmul' 'mul_76' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2363 [1/1] (9.19ns)   --->   "%gmem_addr_read_78 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64, i32 %gmem_addr_read_65, i32 %gmem_addr_read_66, i32 %gmem_addr_read_67, i32 %gmem_addr_read_68, i32 %gmem_addr_read_69, i32 %gmem_addr_read_70, i32 %gmem_addr_read_71, i32 %gmem_addr_read_72, i32 %gmem_addr_read_73, i32 %gmem_addr_read_74, i32 %gmem_addr_read_75, i32 %gmem_addr_read_76, i32 %gmem_addr_read_77" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2363 'read' 'gmem_addr_read_78' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 9.19>
ST_89 : Operation 2364 [1/5] (7.25ns)   --->   "%add_13 = fadd i32 %add_12, i32 %mul_13" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2364 'fadd' 'add_13' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2365 [1/4] (5.70ns)   --->   "%mul_74 = fmul i32 %bitcast_ln191_75, i32 %phi_ln191_75" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2365 'fmul' 'mul_74' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2366 [2/4] (5.70ns)   --->   "%mul_75 = fmul i32 %bitcast_ln191_76, i32 %phi_ln191_76" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2366 'fmul' 'mul_75' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2367 [3/4] (5.70ns)   --->   "%mul_76 = fmul i32 %bitcast_ln191_77, i32 %phi_ln191_77" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2367 'fmul' 'mul_76' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2368 [1/1] (0.00ns)   --->   "%bitcast_ln191_78 = bitcast i32 %gmem_addr_read_78" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2368 'bitcast' 'bitcast_ln191_78' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_89 : Operation 2369 [4/4] (5.70ns)   --->   "%mul_77 = fmul i32 %bitcast_ln191_78, i32 %phi_ln191_78" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2369 'fmul' 'mul_77' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2370 [1/1] (9.19ns)   --->   "%gmem_addr_read_79 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64, i32 %gmem_addr_read_65, i32 %gmem_addr_read_66, i32 %gmem_addr_read_67, i32 %gmem_addr_read_68, i32 %gmem_addr_read_69, i32 %gmem_addr_read_70, i32 %gmem_addr_read_71, i32 %gmem_addr_read_72, i32 %gmem_addr_read_73, i32 %gmem_addr_read_74, i32 %gmem_addr_read_75, i32 %gmem_addr_read_76, i32 %gmem_addr_read_77, i32 %gmem_addr_read_78" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2370 'read' 'gmem_addr_read_79' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 9.19>
ST_90 : Operation 2371 [5/5] (7.25ns)   --->   "%add_14 = fadd i32 %add_13, i32 %mul_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2371 'fadd' 'add_14' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2372 [1/4] (5.70ns)   --->   "%mul_75 = fmul i32 %bitcast_ln191_76, i32 %phi_ln191_76" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2372 'fmul' 'mul_75' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2373 [2/4] (5.70ns)   --->   "%mul_76 = fmul i32 %bitcast_ln191_77, i32 %phi_ln191_77" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2373 'fmul' 'mul_76' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2374 [3/4] (5.70ns)   --->   "%mul_77 = fmul i32 %bitcast_ln191_78, i32 %phi_ln191_78" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2374 'fmul' 'mul_77' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2375 [1/1] (0.00ns)   --->   "%bitcast_ln191_79 = bitcast i32 %gmem_addr_read_79" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2375 'bitcast' 'bitcast_ln191_79' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_90 : Operation 2376 [4/4] (5.70ns)   --->   "%mul_78 = fmul i32 %bitcast_ln191_79, i32 %phi_ln191_79" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2376 'fmul' 'mul_78' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2377 [1/1] (9.19ns)   --->   "%gmem_addr_read_80 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64, i32 %gmem_addr_read_65, i32 %gmem_addr_read_66, i32 %gmem_addr_read_67, i32 %gmem_addr_read_68, i32 %gmem_addr_read_69, i32 %gmem_addr_read_70, i32 %gmem_addr_read_71, i32 %gmem_addr_read_72, i32 %gmem_addr_read_73, i32 %gmem_addr_read_74, i32 %gmem_addr_read_75, i32 %gmem_addr_read_76, i32 %gmem_addr_read_77, i32 %gmem_addr_read_78, i32 %gmem_addr_read_79" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2377 'read' 'gmem_addr_read_80' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 9.19>
ST_91 : Operation 2378 [4/5] (7.25ns)   --->   "%add_14 = fadd i32 %add_13, i32 %mul_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2378 'fadd' 'add_14' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2379 [1/4] (5.70ns)   --->   "%mul_76 = fmul i32 %bitcast_ln191_77, i32 %phi_ln191_77" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2379 'fmul' 'mul_76' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2380 [2/4] (5.70ns)   --->   "%mul_77 = fmul i32 %bitcast_ln191_78, i32 %phi_ln191_78" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2380 'fmul' 'mul_77' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2381 [3/4] (5.70ns)   --->   "%mul_78 = fmul i32 %bitcast_ln191_79, i32 %phi_ln191_79" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2381 'fmul' 'mul_78' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2382 [1/1] (0.00ns)   --->   "%bitcast_ln191_80 = bitcast i32 %gmem_addr_read_80" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2382 'bitcast' 'bitcast_ln191_80' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_91 : Operation 2383 [4/4] (5.70ns)   --->   "%mul_79 = fmul i32 %bitcast_ln191_80, i32 %phi_ln191_80" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2383 'fmul' 'mul_79' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2384 [1/1] (9.19ns)   --->   "%gmem_addr_read_81 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64, i32 %gmem_addr_read_65, i32 %gmem_addr_read_66, i32 %gmem_addr_read_67, i32 %gmem_addr_read_68, i32 %gmem_addr_read_69, i32 %gmem_addr_read_70, i32 %gmem_addr_read_71, i32 %gmem_addr_read_72, i32 %gmem_addr_read_73, i32 %gmem_addr_read_74, i32 %gmem_addr_read_75, i32 %gmem_addr_read_76, i32 %gmem_addr_read_77, i32 %gmem_addr_read_78, i32 %gmem_addr_read_79, i32 %gmem_addr_read_80" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2384 'read' 'gmem_addr_read_81' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 9.19>
ST_92 : Operation 2385 [3/5] (7.25ns)   --->   "%add_14 = fadd i32 %add_13, i32 %mul_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2385 'fadd' 'add_14' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2386 [1/4] (5.70ns)   --->   "%mul_77 = fmul i32 %bitcast_ln191_78, i32 %phi_ln191_78" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2386 'fmul' 'mul_77' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2387 [2/4] (5.70ns)   --->   "%mul_78 = fmul i32 %bitcast_ln191_79, i32 %phi_ln191_79" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2387 'fmul' 'mul_78' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2388 [3/4] (5.70ns)   --->   "%mul_79 = fmul i32 %bitcast_ln191_80, i32 %phi_ln191_80" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2388 'fmul' 'mul_79' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2389 [1/1] (0.00ns)   --->   "%bitcast_ln191_81 = bitcast i32 %gmem_addr_read_81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2389 'bitcast' 'bitcast_ln191_81' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_92 : Operation 2390 [4/4] (5.70ns)   --->   "%mul_80 = fmul i32 %bitcast_ln191_81, i32 %phi_ln191_81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2390 'fmul' 'mul_80' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2391 [1/1] (9.19ns)   --->   "%gmem_addr_read_82 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64, i32 %gmem_addr_read_65, i32 %gmem_addr_read_66, i32 %gmem_addr_read_67, i32 %gmem_addr_read_68, i32 %gmem_addr_read_69, i32 %gmem_addr_read_70, i32 %gmem_addr_read_71, i32 %gmem_addr_read_72, i32 %gmem_addr_read_73, i32 %gmem_addr_read_74, i32 %gmem_addr_read_75, i32 %gmem_addr_read_76, i32 %gmem_addr_read_77, i32 %gmem_addr_read_78, i32 %gmem_addr_read_79, i32 %gmem_addr_read_80, i32 %gmem_addr_read_81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2391 'read' 'gmem_addr_read_82' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 9.19>
ST_93 : Operation 2392 [2/5] (7.25ns)   --->   "%add_14 = fadd i32 %add_13, i32 %mul_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2392 'fadd' 'add_14' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2393 [1/4] (5.70ns)   --->   "%mul_78 = fmul i32 %bitcast_ln191_79, i32 %phi_ln191_79" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2393 'fmul' 'mul_78' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2394 [2/4] (5.70ns)   --->   "%mul_79 = fmul i32 %bitcast_ln191_80, i32 %phi_ln191_80" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2394 'fmul' 'mul_79' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2395 [3/4] (5.70ns)   --->   "%mul_80 = fmul i32 %bitcast_ln191_81, i32 %phi_ln191_81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2395 'fmul' 'mul_80' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2396 [1/1] (0.00ns)   --->   "%bitcast_ln191_82 = bitcast i32 %gmem_addr_read_82" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2396 'bitcast' 'bitcast_ln191_82' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_93 : Operation 2397 [4/4] (5.70ns)   --->   "%mul_81 = fmul i32 %bitcast_ln191_82, i32 %phi_ln191_82" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2397 'fmul' 'mul_81' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2398 [1/1] (9.19ns)   --->   "%gmem_addr_read_83 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_54, i32 %gmem_addr_read, i32 %gmem_addr_read_1, i32 %gmem_addr_read_2, i32 %gmem_addr_read_3, i32 %gmem_addr_read_4, i32 %gmem_addr_read_5, i32 %gmem_addr_read_6, i32 %gmem_addr_read_7, i32 %gmem_addr_read_8, i32 %gmem_addr_read_9, i32 %gmem_addr_read_10, i32 %gmem_addr_read_11, i32 %gmem_addr_read_12, i32 %gmem_addr_read_13, i32 %gmem_addr_read_14, i32 %gmem_addr_read_15, i32 %gmem_addr_read_16, i32 %gmem_addr_read_17, i32 %gmem_addr_read_18, i32 %gmem_addr_read_19, i32 %gmem_addr_read_20, i32 %gmem_addr_read_21, i32 %gmem_addr_read_22, i32 %gmem_addr_read_23, i32 %gmem_addr_read_24, i32 %gmem_addr_read_25, i32 %gmem_addr_read_26, i32 %gmem_addr_read_27, i32 %gmem_addr_read_28, i32 %gmem_addr_read_29, i32 %gmem_addr_read_30, i32 %gmem_addr_read_31, i32 %gmem_addr_read_32, i32 %gmem_addr_read_33, i32 %gmem_addr_read_34, i32 %gmem_addr_read_35, i32 %gmem_addr_read_36, i32 %gmem_addr_read_37, i32 %gmem_addr_read_38, i32 %gmem_addr_read_39, i32 %gmem_addr_read_40, i32 %gmem_addr_read_41, i32 %gmem_addr_read_42, i32 %gmem_addr_read_43, i32 %gmem_addr_read_44, i32 %gmem_addr_read_45, i32 %gmem_addr_read_46, i32 %gmem_addr_read_47, i32 %gmem_addr_read_48, i32 %gmem_addr_read_49, i32 %gmem_addr_read_50, i32 %gmem_addr_read_51, i32 %gmem_addr_read_52, i32 %gmem_addr_read_53, i32 %gmem_addr_read_54, i32 %gmem_addr_read_55, i32 %gmem_addr_read_56, i32 %gmem_addr_read_57, i32 %gmem_addr_read_58, i32 %gmem_addr_read_59, i32 %gmem_addr_read_60, i32 %gmem_addr_read_61, i32 %gmem_addr_read_62, i32 %gmem_addr_read_63, i32 %gmem_addr_read_64, i32 %gmem_addr_read_65, i32 %gmem_addr_read_66, i32 %gmem_addr_read_67, i32 %gmem_addr_read_68, i32 %gmem_addr_read_69, i32 %gmem_addr_read_70, i32 %gmem_addr_read_71, i32 %gmem_addr_read_72, i32 %gmem_addr_read_73, i32 %gmem_addr_read_74, i32 %gmem_addr_read_75, i32 %gmem_addr_read_76, i32 %gmem_addr_read_77, i32 %gmem_addr_read_78, i32 %gmem_addr_read_79, i32 %gmem_addr_read_80, i32 %gmem_addr_read_81, i32 %gmem_addr_read_82" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2398 'read' 'gmem_addr_read_83' <Predicate = (!icmp_ln187)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 2399 [1/5] (7.25ns)   --->   "%add_14 = fadd i32 %add_13, i32 %mul_14" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2399 'fadd' 'add_14' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2400 [1/4] (5.70ns)   --->   "%mul_79 = fmul i32 %bitcast_ln191_80, i32 %phi_ln191_80" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2400 'fmul' 'mul_79' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2401 [2/4] (5.70ns)   --->   "%mul_80 = fmul i32 %bitcast_ln191_81, i32 %phi_ln191_81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2401 'fmul' 'mul_80' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2402 [3/4] (5.70ns)   --->   "%mul_81 = fmul i32 %bitcast_ln191_82, i32 %phi_ln191_82" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2402 'fmul' 'mul_81' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2403 [1/1] (0.00ns)   --->   "%bitcast_ln191_83 = bitcast i32 %gmem_addr_read_83" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2403 'bitcast' 'bitcast_ln191_83' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_94 : Operation 2404 [4/4] (5.70ns)   --->   "%mul_82 = fmul i32 %bitcast_ln191_83, i32 %phi_ln191_83" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2404 'fmul' 'mul_82' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.25>
ST_95 : Operation 2405 [5/5] (7.25ns)   --->   "%add_15 = fadd i32 %add_14, i32 %mul_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2405 'fadd' 'add_15' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2406 [1/4] (5.70ns)   --->   "%mul_80 = fmul i32 %bitcast_ln191_81, i32 %phi_ln191_81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2406 'fmul' 'mul_80' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2407 [2/4] (5.70ns)   --->   "%mul_81 = fmul i32 %bitcast_ln191_82, i32 %phi_ln191_82" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2407 'fmul' 'mul_81' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2408 [3/4] (5.70ns)   --->   "%mul_82 = fmul i32 %bitcast_ln191_83, i32 %phi_ln191_83" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2408 'fmul' 'mul_82' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.25>
ST_96 : Operation 2409 [4/5] (7.25ns)   --->   "%add_15 = fadd i32 %add_14, i32 %mul_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2409 'fadd' 'add_15' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2410 [1/4] (5.70ns)   --->   "%mul_81 = fmul i32 %bitcast_ln191_82, i32 %phi_ln191_82" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2410 'fmul' 'mul_81' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2411 [2/4] (5.70ns)   --->   "%mul_82 = fmul i32 %bitcast_ln191_83, i32 %phi_ln191_83" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2411 'fmul' 'mul_82' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 2412 [3/5] (7.25ns)   --->   "%add_15 = fadd i32 %add_14, i32 %mul_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2412 'fadd' 'add_15' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2413 [1/4] (5.70ns)   --->   "%mul_82 = fmul i32 %bitcast_ln191_83, i32 %phi_ln191_83" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2413 'fmul' 'mul_82' <Predicate = (!icmp_ln187)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 2414 [2/5] (7.25ns)   --->   "%add_15 = fadd i32 %add_14, i32 %mul_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2414 'fadd' 'add_15' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 2415 [1/5] (7.25ns)   --->   "%add_15 = fadd i32 %add_14, i32 %mul_15" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2415 'fadd' 'add_15' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 2416 [5/5] (7.25ns)   --->   "%add_16 = fadd i32 %add_15, i32 %mul_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2416 'fadd' 'add_16' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.25>
ST_101 : Operation 2417 [4/5] (7.25ns)   --->   "%add_16 = fadd i32 %add_15, i32 %mul_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2417 'fadd' 'add_16' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.25>
ST_102 : Operation 2418 [3/5] (7.25ns)   --->   "%add_16 = fadd i32 %add_15, i32 %mul_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2418 'fadd' 'add_16' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 2419 [2/5] (7.25ns)   --->   "%add_16 = fadd i32 %add_15, i32 %mul_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2419 'fadd' 'add_16' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 2420 [1/5] (7.25ns)   --->   "%add_16 = fadd i32 %add_15, i32 %mul_16" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2420 'fadd' 'add_16' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 2421 [5/5] (7.25ns)   --->   "%add_17 = fadd i32 %add_16, i32 %mul_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2421 'fadd' 'add_17' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 2422 [4/5] (7.25ns)   --->   "%add_17 = fadd i32 %add_16, i32 %mul_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2422 'fadd' 'add_17' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 2423 [3/5] (7.25ns)   --->   "%add_17 = fadd i32 %add_16, i32 %mul_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2423 'fadd' 'add_17' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.25>
ST_108 : Operation 2424 [2/5] (7.25ns)   --->   "%add_17 = fadd i32 %add_16, i32 %mul_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2424 'fadd' 'add_17' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 2425 [1/5] (7.25ns)   --->   "%add_17 = fadd i32 %add_16, i32 %mul_17" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2425 'fadd' 'add_17' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 2426 [5/5] (7.25ns)   --->   "%add_18 = fadd i32 %add_17, i32 %mul_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2426 'fadd' 'add_18' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.25>
ST_111 : Operation 2427 [4/5] (7.25ns)   --->   "%add_18 = fadd i32 %add_17, i32 %mul_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2427 'fadd' 'add_18' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 2428 [3/5] (7.25ns)   --->   "%add_18 = fadd i32 %add_17, i32 %mul_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2428 'fadd' 'add_18' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 2429 [2/5] (7.25ns)   --->   "%add_18 = fadd i32 %add_17, i32 %mul_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2429 'fadd' 'add_18' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.25>
ST_114 : Operation 2430 [1/5] (7.25ns)   --->   "%add_18 = fadd i32 %add_17, i32 %mul_18" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2430 'fadd' 'add_18' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.25>
ST_115 : Operation 2431 [5/5] (7.25ns)   --->   "%add_19 = fadd i32 %add_18, i32 %mul_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2431 'fadd' 'add_19' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.25>
ST_116 : Operation 2432 [4/5] (7.25ns)   --->   "%add_19 = fadd i32 %add_18, i32 %mul_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2432 'fadd' 'add_19' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.25>
ST_117 : Operation 2433 [3/5] (7.25ns)   --->   "%add_19 = fadd i32 %add_18, i32 %mul_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2433 'fadd' 'add_19' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.25>
ST_118 : Operation 2434 [2/5] (7.25ns)   --->   "%add_19 = fadd i32 %add_18, i32 %mul_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2434 'fadd' 'add_19' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.25>
ST_119 : Operation 2435 [1/5] (7.25ns)   --->   "%add_19 = fadd i32 %add_18, i32 %mul_19" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2435 'fadd' 'add_19' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.25>
ST_120 : Operation 2436 [5/5] (7.25ns)   --->   "%add_20 = fadd i32 %add_19, i32 %mul_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2436 'fadd' 'add_20' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.25>
ST_121 : Operation 2437 [4/5] (7.25ns)   --->   "%add_20 = fadd i32 %add_19, i32 %mul_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2437 'fadd' 'add_20' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.25>
ST_122 : Operation 2438 [3/5] (7.25ns)   --->   "%add_20 = fadd i32 %add_19, i32 %mul_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2438 'fadd' 'add_20' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.25>
ST_123 : Operation 2439 [2/5] (7.25ns)   --->   "%add_20 = fadd i32 %add_19, i32 %mul_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2439 'fadd' 'add_20' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.25>
ST_124 : Operation 2440 [1/5] (7.25ns)   --->   "%add_20 = fadd i32 %add_19, i32 %mul_20" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2440 'fadd' 'add_20' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.25>
ST_125 : Operation 2441 [5/5] (7.25ns)   --->   "%add_21 = fadd i32 %add_20, i32 %mul_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2441 'fadd' 'add_21' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.25>
ST_126 : Operation 2442 [4/5] (7.25ns)   --->   "%add_21 = fadd i32 %add_20, i32 %mul_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2442 'fadd' 'add_21' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.25>
ST_127 : Operation 2443 [3/5] (7.25ns)   --->   "%add_21 = fadd i32 %add_20, i32 %mul_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2443 'fadd' 'add_21' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.25>
ST_128 : Operation 2444 [2/5] (7.25ns)   --->   "%add_21 = fadd i32 %add_20, i32 %mul_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2444 'fadd' 'add_21' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.25>
ST_129 : Operation 2445 [1/5] (7.25ns)   --->   "%add_21 = fadd i32 %add_20, i32 %mul_21" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2445 'fadd' 'add_21' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.25>
ST_130 : Operation 2446 [5/5] (7.25ns)   --->   "%add_22 = fadd i32 %add_21, i32 %mul_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2446 'fadd' 'add_22' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.25>
ST_131 : Operation 2447 [4/5] (7.25ns)   --->   "%add_22 = fadd i32 %add_21, i32 %mul_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2447 'fadd' 'add_22' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.25>
ST_132 : Operation 2448 [3/5] (7.25ns)   --->   "%add_22 = fadd i32 %add_21, i32 %mul_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2448 'fadd' 'add_22' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.25>
ST_133 : Operation 2449 [2/5] (7.25ns)   --->   "%add_22 = fadd i32 %add_21, i32 %mul_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2449 'fadd' 'add_22' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.25>
ST_134 : Operation 2450 [1/5] (7.25ns)   --->   "%add_22 = fadd i32 %add_21, i32 %mul_22" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2450 'fadd' 'add_22' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.25>
ST_135 : Operation 2451 [5/5] (7.25ns)   --->   "%add_23 = fadd i32 %add_22, i32 %mul_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2451 'fadd' 'add_23' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.25>
ST_136 : Operation 2452 [4/5] (7.25ns)   --->   "%add_23 = fadd i32 %add_22, i32 %mul_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2452 'fadd' 'add_23' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.25>
ST_137 : Operation 2453 [3/5] (7.25ns)   --->   "%add_23 = fadd i32 %add_22, i32 %mul_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2453 'fadd' 'add_23' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 7.25>
ST_138 : Operation 2454 [2/5] (7.25ns)   --->   "%add_23 = fadd i32 %add_22, i32 %mul_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2454 'fadd' 'add_23' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.25>
ST_139 : Operation 2455 [1/5] (7.25ns)   --->   "%add_23 = fadd i32 %add_22, i32 %mul_23" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2455 'fadd' 'add_23' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.25>
ST_140 : Operation 2456 [5/5] (7.25ns)   --->   "%add_24 = fadd i32 %add_23, i32 %mul_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2456 'fadd' 'add_24' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.25>
ST_141 : Operation 2457 [4/5] (7.25ns)   --->   "%add_24 = fadd i32 %add_23, i32 %mul_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2457 'fadd' 'add_24' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.25>
ST_142 : Operation 2458 [3/5] (7.25ns)   --->   "%add_24 = fadd i32 %add_23, i32 %mul_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2458 'fadd' 'add_24' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.25>
ST_143 : Operation 2459 [2/5] (7.25ns)   --->   "%add_24 = fadd i32 %add_23, i32 %mul_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2459 'fadd' 'add_24' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.25>
ST_144 : Operation 2460 [1/5] (7.25ns)   --->   "%add_24 = fadd i32 %add_23, i32 %mul_24" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2460 'fadd' 'add_24' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.25>
ST_145 : Operation 2461 [5/5] (7.25ns)   --->   "%add_25 = fadd i32 %add_24, i32 %mul_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2461 'fadd' 'add_25' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.25>
ST_146 : Operation 2462 [4/5] (7.25ns)   --->   "%add_25 = fadd i32 %add_24, i32 %mul_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2462 'fadd' 'add_25' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.25>
ST_147 : Operation 2463 [3/5] (7.25ns)   --->   "%add_25 = fadd i32 %add_24, i32 %mul_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2463 'fadd' 'add_25' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.25>
ST_148 : Operation 2464 [2/5] (7.25ns)   --->   "%add_25 = fadd i32 %add_24, i32 %mul_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2464 'fadd' 'add_25' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.25>
ST_149 : Operation 2465 [1/5] (7.25ns)   --->   "%add_25 = fadd i32 %add_24, i32 %mul_25" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2465 'fadd' 'add_25' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.25>
ST_150 : Operation 2466 [5/5] (7.25ns)   --->   "%add_26 = fadd i32 %add_25, i32 %mul_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2466 'fadd' 'add_26' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.25>
ST_151 : Operation 2467 [4/5] (7.25ns)   --->   "%add_26 = fadd i32 %add_25, i32 %mul_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2467 'fadd' 'add_26' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.25>
ST_152 : Operation 2468 [3/5] (7.25ns)   --->   "%add_26 = fadd i32 %add_25, i32 %mul_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2468 'fadd' 'add_26' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.25>
ST_153 : Operation 2469 [2/5] (7.25ns)   --->   "%add_26 = fadd i32 %add_25, i32 %mul_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2469 'fadd' 'add_26' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.25>
ST_154 : Operation 2470 [1/5] (7.25ns)   --->   "%add_26 = fadd i32 %add_25, i32 %mul_26" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2470 'fadd' 'add_26' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.25>
ST_155 : Operation 2471 [5/5] (7.25ns)   --->   "%add_27 = fadd i32 %add_26, i32 %mul_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2471 'fadd' 'add_27' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.25>
ST_156 : Operation 2472 [4/5] (7.25ns)   --->   "%add_27 = fadd i32 %add_26, i32 %mul_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2472 'fadd' 'add_27' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.25>
ST_157 : Operation 2473 [3/5] (7.25ns)   --->   "%add_27 = fadd i32 %add_26, i32 %mul_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2473 'fadd' 'add_27' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.25>
ST_158 : Operation 2474 [2/5] (7.25ns)   --->   "%add_27 = fadd i32 %add_26, i32 %mul_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2474 'fadd' 'add_27' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.25>
ST_159 : Operation 2475 [1/5] (7.25ns)   --->   "%add_27 = fadd i32 %add_26, i32 %mul_27" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2475 'fadd' 'add_27' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.25>
ST_160 : Operation 2476 [5/5] (7.25ns)   --->   "%add_28 = fadd i32 %add_27, i32 %mul_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2476 'fadd' 'add_28' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.25>
ST_161 : Operation 2477 [4/5] (7.25ns)   --->   "%add_28 = fadd i32 %add_27, i32 %mul_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2477 'fadd' 'add_28' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.25>
ST_162 : Operation 2478 [3/5] (7.25ns)   --->   "%add_28 = fadd i32 %add_27, i32 %mul_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2478 'fadd' 'add_28' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.25>
ST_163 : Operation 2479 [2/5] (7.25ns)   --->   "%add_28 = fadd i32 %add_27, i32 %mul_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2479 'fadd' 'add_28' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.25>
ST_164 : Operation 2480 [1/5] (7.25ns)   --->   "%add_28 = fadd i32 %add_27, i32 %mul_28" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2480 'fadd' 'add_28' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.25>
ST_165 : Operation 2481 [5/5] (7.25ns)   --->   "%add_29 = fadd i32 %add_28, i32 %mul_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2481 'fadd' 'add_29' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 7.25>
ST_166 : Operation 2482 [4/5] (7.25ns)   --->   "%add_29 = fadd i32 %add_28, i32 %mul_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2482 'fadd' 'add_29' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 7.25>
ST_167 : Operation 2483 [3/5] (7.25ns)   --->   "%add_29 = fadd i32 %add_28, i32 %mul_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2483 'fadd' 'add_29' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.25>
ST_168 : Operation 2484 [2/5] (7.25ns)   --->   "%add_29 = fadd i32 %add_28, i32 %mul_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2484 'fadd' 'add_29' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.25>
ST_169 : Operation 2485 [1/5] (7.25ns)   --->   "%add_29 = fadd i32 %add_28, i32 %mul_29" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2485 'fadd' 'add_29' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 7.25>
ST_170 : Operation 2486 [5/5] (7.25ns)   --->   "%add_30 = fadd i32 %add_29, i32 %mul_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2486 'fadd' 'add_30' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.25>
ST_171 : Operation 2487 [4/5] (7.25ns)   --->   "%add_30 = fadd i32 %add_29, i32 %mul_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2487 'fadd' 'add_30' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.25>
ST_172 : Operation 2488 [3/5] (7.25ns)   --->   "%add_30 = fadd i32 %add_29, i32 %mul_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2488 'fadd' 'add_30' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 7.25>
ST_173 : Operation 2489 [2/5] (7.25ns)   --->   "%add_30 = fadd i32 %add_29, i32 %mul_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2489 'fadd' 'add_30' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 7.25>
ST_174 : Operation 2490 [1/5] (7.25ns)   --->   "%add_30 = fadd i32 %add_29, i32 %mul_30" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2490 'fadd' 'add_30' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 7.25>
ST_175 : Operation 2491 [5/5] (7.25ns)   --->   "%add_31 = fadd i32 %add_30, i32 %mul_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2491 'fadd' 'add_31' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.25>
ST_176 : Operation 2492 [4/5] (7.25ns)   --->   "%add_31 = fadd i32 %add_30, i32 %mul_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2492 'fadd' 'add_31' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.25>
ST_177 : Operation 2493 [3/5] (7.25ns)   --->   "%add_31 = fadd i32 %add_30, i32 %mul_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2493 'fadd' 'add_31' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 7.25>
ST_178 : Operation 2494 [2/5] (7.25ns)   --->   "%add_31 = fadd i32 %add_30, i32 %mul_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2494 'fadd' 'add_31' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 7.25>
ST_179 : Operation 2495 [1/5] (7.25ns)   --->   "%add_31 = fadd i32 %add_30, i32 %mul_31" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2495 'fadd' 'add_31' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.25>
ST_180 : Operation 2496 [5/5] (7.25ns)   --->   "%add_32 = fadd i32 %add_31, i32 %mul_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2496 'fadd' 'add_32' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 7.25>
ST_181 : Operation 2497 [4/5] (7.25ns)   --->   "%add_32 = fadd i32 %add_31, i32 %mul_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2497 'fadd' 'add_32' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 7.25>
ST_182 : Operation 2498 [3/5] (7.25ns)   --->   "%add_32 = fadd i32 %add_31, i32 %mul_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2498 'fadd' 'add_32' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 7.25>
ST_183 : Operation 2499 [2/5] (7.25ns)   --->   "%add_32 = fadd i32 %add_31, i32 %mul_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2499 'fadd' 'add_32' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 7.25>
ST_184 : Operation 2500 [1/5] (7.25ns)   --->   "%add_32 = fadd i32 %add_31, i32 %mul_32" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2500 'fadd' 'add_32' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 7.25>
ST_185 : Operation 2501 [5/5] (7.25ns)   --->   "%add_33 = fadd i32 %add_32, i32 %mul_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2501 'fadd' 'add_33' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 7.25>
ST_186 : Operation 2502 [4/5] (7.25ns)   --->   "%add_33 = fadd i32 %add_32, i32 %mul_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2502 'fadd' 'add_33' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 7.25>
ST_187 : Operation 2503 [3/5] (7.25ns)   --->   "%add_33 = fadd i32 %add_32, i32 %mul_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2503 'fadd' 'add_33' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 7.25>
ST_188 : Operation 2504 [2/5] (7.25ns)   --->   "%add_33 = fadd i32 %add_32, i32 %mul_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2504 'fadd' 'add_33' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 7.25>
ST_189 : Operation 2505 [1/5] (7.25ns)   --->   "%add_33 = fadd i32 %add_32, i32 %mul_33" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2505 'fadd' 'add_33' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 7.25>
ST_190 : Operation 2506 [5/5] (7.25ns)   --->   "%add_34 = fadd i32 %add_33, i32 %mul_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2506 'fadd' 'add_34' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 7.25>
ST_191 : Operation 2507 [4/5] (7.25ns)   --->   "%add_34 = fadd i32 %add_33, i32 %mul_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2507 'fadd' 'add_34' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 7.25>
ST_192 : Operation 2508 [3/5] (7.25ns)   --->   "%add_34 = fadd i32 %add_33, i32 %mul_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2508 'fadd' 'add_34' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 7.25>
ST_193 : Operation 2509 [2/5] (7.25ns)   --->   "%add_34 = fadd i32 %add_33, i32 %mul_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2509 'fadd' 'add_34' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 7.25>
ST_194 : Operation 2510 [1/5] (7.25ns)   --->   "%add_34 = fadd i32 %add_33, i32 %mul_34" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2510 'fadd' 'add_34' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 7.25>
ST_195 : Operation 2511 [5/5] (7.25ns)   --->   "%add_35 = fadd i32 %add_34, i32 %mul_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2511 'fadd' 'add_35' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 7.25>
ST_196 : Operation 2512 [4/5] (7.25ns)   --->   "%add_35 = fadd i32 %add_34, i32 %mul_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2512 'fadd' 'add_35' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 7.25>
ST_197 : Operation 2513 [3/5] (7.25ns)   --->   "%add_35 = fadd i32 %add_34, i32 %mul_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2513 'fadd' 'add_35' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 7.25>
ST_198 : Operation 2514 [2/5] (7.25ns)   --->   "%add_35 = fadd i32 %add_34, i32 %mul_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2514 'fadd' 'add_35' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 7.25>
ST_199 : Operation 2515 [1/5] (7.25ns)   --->   "%add_35 = fadd i32 %add_34, i32 %mul_35" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2515 'fadd' 'add_35' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 7.25>
ST_200 : Operation 2516 [5/5] (7.25ns)   --->   "%add_36 = fadd i32 %add_35, i32 %mul_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2516 'fadd' 'add_36' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 7.25>
ST_201 : Operation 2517 [4/5] (7.25ns)   --->   "%add_36 = fadd i32 %add_35, i32 %mul_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2517 'fadd' 'add_36' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 7.25>
ST_202 : Operation 2518 [3/5] (7.25ns)   --->   "%add_36 = fadd i32 %add_35, i32 %mul_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2518 'fadd' 'add_36' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 7.25>
ST_203 : Operation 2519 [2/5] (7.25ns)   --->   "%add_36 = fadd i32 %add_35, i32 %mul_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2519 'fadd' 'add_36' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 7.25>
ST_204 : Operation 2520 [1/5] (7.25ns)   --->   "%add_36 = fadd i32 %add_35, i32 %mul_36" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2520 'fadd' 'add_36' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 7.25>
ST_205 : Operation 2521 [5/5] (7.25ns)   --->   "%add_37 = fadd i32 %add_36, i32 %mul_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2521 'fadd' 'add_37' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 7.25>
ST_206 : Operation 2522 [4/5] (7.25ns)   --->   "%add_37 = fadd i32 %add_36, i32 %mul_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2522 'fadd' 'add_37' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 7.25>
ST_207 : Operation 2523 [3/5] (7.25ns)   --->   "%add_37 = fadd i32 %add_36, i32 %mul_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2523 'fadd' 'add_37' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 7.25>
ST_208 : Operation 2524 [2/5] (7.25ns)   --->   "%add_37 = fadd i32 %add_36, i32 %mul_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2524 'fadd' 'add_37' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 7.25>
ST_209 : Operation 2525 [1/5] (7.25ns)   --->   "%add_37 = fadd i32 %add_36, i32 %mul_37" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2525 'fadd' 'add_37' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 7.25>
ST_210 : Operation 2526 [5/5] (7.25ns)   --->   "%add_38 = fadd i32 %add_37, i32 %mul_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2526 'fadd' 'add_38' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 7.25>
ST_211 : Operation 2527 [4/5] (7.25ns)   --->   "%add_38 = fadd i32 %add_37, i32 %mul_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2527 'fadd' 'add_38' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 7.25>
ST_212 : Operation 2528 [3/5] (7.25ns)   --->   "%add_38 = fadd i32 %add_37, i32 %mul_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2528 'fadd' 'add_38' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 7.25>
ST_213 : Operation 2529 [2/5] (7.25ns)   --->   "%add_38 = fadd i32 %add_37, i32 %mul_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2529 'fadd' 'add_38' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 7.25>
ST_214 : Operation 2530 [1/5] (7.25ns)   --->   "%add_38 = fadd i32 %add_37, i32 %mul_38" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2530 'fadd' 'add_38' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 7.25>
ST_215 : Operation 2531 [5/5] (7.25ns)   --->   "%add_39 = fadd i32 %add_38, i32 %mul_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2531 'fadd' 'add_39' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 7.25>
ST_216 : Operation 2532 [4/5] (7.25ns)   --->   "%add_39 = fadd i32 %add_38, i32 %mul_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2532 'fadd' 'add_39' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 7.25>
ST_217 : Operation 2533 [3/5] (7.25ns)   --->   "%add_39 = fadd i32 %add_38, i32 %mul_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2533 'fadd' 'add_39' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 7.25>
ST_218 : Operation 2534 [2/5] (7.25ns)   --->   "%add_39 = fadd i32 %add_38, i32 %mul_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2534 'fadd' 'add_39' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 7.25>
ST_219 : Operation 2535 [1/5] (7.25ns)   --->   "%add_39 = fadd i32 %add_38, i32 %mul_39" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2535 'fadd' 'add_39' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 7.25>
ST_220 : Operation 2536 [5/5] (7.25ns)   --->   "%add_40 = fadd i32 %add_39, i32 %mul_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2536 'fadd' 'add_40' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 7.25>
ST_221 : Operation 2537 [4/5] (7.25ns)   --->   "%add_40 = fadd i32 %add_39, i32 %mul_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2537 'fadd' 'add_40' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 7.25>
ST_222 : Operation 2538 [3/5] (7.25ns)   --->   "%add_40 = fadd i32 %add_39, i32 %mul_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2538 'fadd' 'add_40' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 7.25>
ST_223 : Operation 2539 [2/5] (7.25ns)   --->   "%add_40 = fadd i32 %add_39, i32 %mul_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2539 'fadd' 'add_40' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 7.25>
ST_224 : Operation 2540 [1/5] (7.25ns)   --->   "%add_40 = fadd i32 %add_39, i32 %mul_40" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2540 'fadd' 'add_40' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 7.25>
ST_225 : Operation 2541 [5/5] (7.25ns)   --->   "%add_41 = fadd i32 %add_40, i32 %mul_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2541 'fadd' 'add_41' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 7.25>
ST_226 : Operation 2542 [4/5] (7.25ns)   --->   "%add_41 = fadd i32 %add_40, i32 %mul_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2542 'fadd' 'add_41' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 7.25>
ST_227 : Operation 2543 [3/5] (7.25ns)   --->   "%add_41 = fadd i32 %add_40, i32 %mul_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2543 'fadd' 'add_41' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 7.25>
ST_228 : Operation 2544 [2/5] (7.25ns)   --->   "%add_41 = fadd i32 %add_40, i32 %mul_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2544 'fadd' 'add_41' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 7.25>
ST_229 : Operation 2545 [1/5] (7.25ns)   --->   "%add_41 = fadd i32 %add_40, i32 %mul_41" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2545 'fadd' 'add_41' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 7.25>
ST_230 : Operation 2546 [5/5] (7.25ns)   --->   "%add_42 = fadd i32 %add_41, i32 %mul_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2546 'fadd' 'add_42' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 7.25>
ST_231 : Operation 2547 [4/5] (7.25ns)   --->   "%add_42 = fadd i32 %add_41, i32 %mul_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2547 'fadd' 'add_42' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 7.25>
ST_232 : Operation 2548 [3/5] (7.25ns)   --->   "%add_42 = fadd i32 %add_41, i32 %mul_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2548 'fadd' 'add_42' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 7.25>
ST_233 : Operation 2549 [2/5] (7.25ns)   --->   "%add_42 = fadd i32 %add_41, i32 %mul_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2549 'fadd' 'add_42' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 7.25>
ST_234 : Operation 2550 [1/5] (7.25ns)   --->   "%add_42 = fadd i32 %add_41, i32 %mul_42" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2550 'fadd' 'add_42' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 7.25>
ST_235 : Operation 2551 [5/5] (7.25ns)   --->   "%add_43 = fadd i32 %add_42, i32 %mul_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2551 'fadd' 'add_43' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 7.25>
ST_236 : Operation 2552 [4/5] (7.25ns)   --->   "%add_43 = fadd i32 %add_42, i32 %mul_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2552 'fadd' 'add_43' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 7.25>
ST_237 : Operation 2553 [3/5] (7.25ns)   --->   "%add_43 = fadd i32 %add_42, i32 %mul_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2553 'fadd' 'add_43' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 7.25>
ST_238 : Operation 2554 [2/5] (7.25ns)   --->   "%add_43 = fadd i32 %add_42, i32 %mul_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2554 'fadd' 'add_43' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 7.25>
ST_239 : Operation 2555 [1/5] (7.25ns)   --->   "%add_43 = fadd i32 %add_42, i32 %mul_43" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2555 'fadd' 'add_43' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 7.25>
ST_240 : Operation 2556 [5/5] (7.25ns)   --->   "%add_44 = fadd i32 %add_43, i32 %mul_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2556 'fadd' 'add_44' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 7.25>
ST_241 : Operation 2557 [4/5] (7.25ns)   --->   "%add_44 = fadd i32 %add_43, i32 %mul_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2557 'fadd' 'add_44' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 7.25>
ST_242 : Operation 2558 [3/5] (7.25ns)   --->   "%add_44 = fadd i32 %add_43, i32 %mul_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2558 'fadd' 'add_44' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 7.25>
ST_243 : Operation 2559 [2/5] (7.25ns)   --->   "%add_44 = fadd i32 %add_43, i32 %mul_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2559 'fadd' 'add_44' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 7.25>
ST_244 : Operation 2560 [1/5] (7.25ns)   --->   "%add_44 = fadd i32 %add_43, i32 %mul_44" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2560 'fadd' 'add_44' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 7.25>
ST_245 : Operation 2561 [5/5] (7.25ns)   --->   "%add_45 = fadd i32 %add_44, i32 %mul_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2561 'fadd' 'add_45' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 7.25>
ST_246 : Operation 2562 [4/5] (7.25ns)   --->   "%add_45 = fadd i32 %add_44, i32 %mul_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2562 'fadd' 'add_45' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 7.25>
ST_247 : Operation 2563 [3/5] (7.25ns)   --->   "%add_45 = fadd i32 %add_44, i32 %mul_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2563 'fadd' 'add_45' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 7.25>
ST_248 : Operation 2564 [2/5] (7.25ns)   --->   "%add_45 = fadd i32 %add_44, i32 %mul_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2564 'fadd' 'add_45' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 7.25>
ST_249 : Operation 2565 [1/5] (7.25ns)   --->   "%add_45 = fadd i32 %add_44, i32 %mul_45" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2565 'fadd' 'add_45' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 7.25>
ST_250 : Operation 2566 [5/5] (7.25ns)   --->   "%add_46 = fadd i32 %add_45, i32 %mul_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2566 'fadd' 'add_46' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 7.25>
ST_251 : Operation 2567 [4/5] (7.25ns)   --->   "%add_46 = fadd i32 %add_45, i32 %mul_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2567 'fadd' 'add_46' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 7.25>
ST_252 : Operation 2568 [3/5] (7.25ns)   --->   "%add_46 = fadd i32 %add_45, i32 %mul_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2568 'fadd' 'add_46' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 7.25>
ST_253 : Operation 2569 [2/5] (7.25ns)   --->   "%add_46 = fadd i32 %add_45, i32 %mul_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2569 'fadd' 'add_46' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 7.25>
ST_254 : Operation 2570 [1/5] (7.25ns)   --->   "%add_46 = fadd i32 %add_45, i32 %mul_46" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2570 'fadd' 'add_46' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 7.25>
ST_255 : Operation 2571 [5/5] (7.25ns)   --->   "%add_47 = fadd i32 %add_46, i32 %mul_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2571 'fadd' 'add_47' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 7.25>
ST_256 : Operation 2572 [4/5] (7.25ns)   --->   "%add_47 = fadd i32 %add_46, i32 %mul_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2572 'fadd' 'add_47' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 7.25>
ST_257 : Operation 2573 [3/5] (7.25ns)   --->   "%add_47 = fadd i32 %add_46, i32 %mul_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2573 'fadd' 'add_47' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 7.25>
ST_258 : Operation 2574 [2/5] (7.25ns)   --->   "%add_47 = fadd i32 %add_46, i32 %mul_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2574 'fadd' 'add_47' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 7.25>
ST_259 : Operation 2575 [1/5] (7.25ns)   --->   "%add_47 = fadd i32 %add_46, i32 %mul_47" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2575 'fadd' 'add_47' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 7.25>
ST_260 : Operation 2576 [5/5] (7.25ns)   --->   "%add_48 = fadd i32 %add_47, i32 %mul_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2576 'fadd' 'add_48' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 7.25>
ST_261 : Operation 2577 [4/5] (7.25ns)   --->   "%add_48 = fadd i32 %add_47, i32 %mul_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2577 'fadd' 'add_48' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 7.25>
ST_262 : Operation 2578 [3/5] (7.25ns)   --->   "%add_48 = fadd i32 %add_47, i32 %mul_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2578 'fadd' 'add_48' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 7.25>
ST_263 : Operation 2579 [2/5] (7.25ns)   --->   "%add_48 = fadd i32 %add_47, i32 %mul_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2579 'fadd' 'add_48' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 7.25>
ST_264 : Operation 2580 [1/5] (7.25ns)   --->   "%add_48 = fadd i32 %add_47, i32 %mul_48" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2580 'fadd' 'add_48' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 7.25>
ST_265 : Operation 2581 [5/5] (7.25ns)   --->   "%add_49 = fadd i32 %add_48, i32 %mul_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2581 'fadd' 'add_49' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 7.25>
ST_266 : Operation 2582 [4/5] (7.25ns)   --->   "%add_49 = fadd i32 %add_48, i32 %mul_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2582 'fadd' 'add_49' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 7.25>
ST_267 : Operation 2583 [3/5] (7.25ns)   --->   "%add_49 = fadd i32 %add_48, i32 %mul_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2583 'fadd' 'add_49' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 7.25>
ST_268 : Operation 2584 [2/5] (7.25ns)   --->   "%add_49 = fadd i32 %add_48, i32 %mul_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2584 'fadd' 'add_49' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 7.25>
ST_269 : Operation 2585 [1/5] (7.25ns)   --->   "%add_49 = fadd i32 %add_48, i32 %mul_49" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2585 'fadd' 'add_49' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 7.25>
ST_270 : Operation 2586 [5/5] (7.25ns)   --->   "%add_50 = fadd i32 %add_49, i32 %mul_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2586 'fadd' 'add_50' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 7.25>
ST_271 : Operation 2587 [4/5] (7.25ns)   --->   "%add_50 = fadd i32 %add_49, i32 %mul_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2587 'fadd' 'add_50' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 7.25>
ST_272 : Operation 2588 [3/5] (7.25ns)   --->   "%add_50 = fadd i32 %add_49, i32 %mul_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2588 'fadd' 'add_50' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 7.25>
ST_273 : Operation 2589 [2/5] (7.25ns)   --->   "%add_50 = fadd i32 %add_49, i32 %mul_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2589 'fadd' 'add_50' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 7.25>
ST_274 : Operation 2590 [1/5] (7.25ns)   --->   "%add_50 = fadd i32 %add_49, i32 %mul_50" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2590 'fadd' 'add_50' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 7.25>
ST_275 : Operation 2591 [5/5] (7.25ns)   --->   "%add_51 = fadd i32 %add_50, i32 %mul_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2591 'fadd' 'add_51' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 7.25>
ST_276 : Operation 2592 [4/5] (7.25ns)   --->   "%add_51 = fadd i32 %add_50, i32 %mul_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2592 'fadd' 'add_51' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 7.25>
ST_277 : Operation 2593 [3/5] (7.25ns)   --->   "%add_51 = fadd i32 %add_50, i32 %mul_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2593 'fadd' 'add_51' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 7.25>
ST_278 : Operation 2594 [2/5] (7.25ns)   --->   "%add_51 = fadd i32 %add_50, i32 %mul_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2594 'fadd' 'add_51' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 7.25>
ST_279 : Operation 2595 [1/5] (7.25ns)   --->   "%add_51 = fadd i32 %add_50, i32 %mul_51" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2595 'fadd' 'add_51' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 7.25>
ST_280 : Operation 2596 [5/5] (7.25ns)   --->   "%add_52 = fadd i32 %add_51, i32 %mul_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2596 'fadd' 'add_52' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 7.25>
ST_281 : Operation 2597 [4/5] (7.25ns)   --->   "%add_52 = fadd i32 %add_51, i32 %mul_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2597 'fadd' 'add_52' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 281> <Delay = 7.25>
ST_282 : Operation 2598 [3/5] (7.25ns)   --->   "%add_52 = fadd i32 %add_51, i32 %mul_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2598 'fadd' 'add_52' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 282> <Delay = 7.25>
ST_283 : Operation 2599 [2/5] (7.25ns)   --->   "%add_52 = fadd i32 %add_51, i32 %mul_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2599 'fadd' 'add_52' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 7.25>
ST_284 : Operation 2600 [1/5] (7.25ns)   --->   "%add_52 = fadd i32 %add_51, i32 %mul_52" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2600 'fadd' 'add_52' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 7.25>
ST_285 : Operation 2601 [5/5] (7.25ns)   --->   "%add_53 = fadd i32 %add_52, i32 %mul_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2601 'fadd' 'add_53' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 7.25>
ST_286 : Operation 2602 [4/5] (7.25ns)   --->   "%add_53 = fadd i32 %add_52, i32 %mul_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2602 'fadd' 'add_53' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 7.25>
ST_287 : Operation 2603 [3/5] (7.25ns)   --->   "%add_53 = fadd i32 %add_52, i32 %mul_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2603 'fadd' 'add_53' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 7.25>
ST_288 : Operation 2604 [2/5] (7.25ns)   --->   "%add_53 = fadd i32 %add_52, i32 %mul_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2604 'fadd' 'add_53' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 7.25>
ST_289 : Operation 2605 [1/5] (7.25ns)   --->   "%add_53 = fadd i32 %add_52, i32 %mul_53" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2605 'fadd' 'add_53' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 7.25>
ST_290 : Operation 2606 [5/5] (7.25ns)   --->   "%add_54 = fadd i32 %add_53, i32 %mul_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2606 'fadd' 'add_54' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 7.25>
ST_291 : Operation 2607 [4/5] (7.25ns)   --->   "%add_54 = fadd i32 %add_53, i32 %mul_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2607 'fadd' 'add_54' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 7.25>
ST_292 : Operation 2608 [3/5] (7.25ns)   --->   "%add_54 = fadd i32 %add_53, i32 %mul_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2608 'fadd' 'add_54' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 7.25>
ST_293 : Operation 2609 [2/5] (7.25ns)   --->   "%add_54 = fadd i32 %add_53, i32 %mul_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2609 'fadd' 'add_54' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 7.25>
ST_294 : Operation 2610 [1/5] (7.25ns)   --->   "%add_54 = fadd i32 %add_53, i32 %mul_54" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2610 'fadd' 'add_54' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 7.25>
ST_295 : Operation 2611 [5/5] (7.25ns)   --->   "%add_55 = fadd i32 %add_54, i32 %mul_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2611 'fadd' 'add_55' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 7.25>
ST_296 : Operation 2612 [4/5] (7.25ns)   --->   "%add_55 = fadd i32 %add_54, i32 %mul_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2612 'fadd' 'add_55' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 296> <Delay = 7.25>
ST_297 : Operation 2613 [3/5] (7.25ns)   --->   "%add_55 = fadd i32 %add_54, i32 %mul_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2613 'fadd' 'add_55' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 7.25>
ST_298 : Operation 2614 [2/5] (7.25ns)   --->   "%add_55 = fadd i32 %add_54, i32 %mul_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2614 'fadd' 'add_55' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 7.25>
ST_299 : Operation 2615 [1/5] (7.25ns)   --->   "%add_55 = fadd i32 %add_54, i32 %mul_55" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2615 'fadd' 'add_55' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 7.25>
ST_300 : Operation 2616 [5/5] (7.25ns)   --->   "%add_56 = fadd i32 %add_55, i32 %mul_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2616 'fadd' 'add_56' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 7.25>
ST_301 : Operation 2617 [4/5] (7.25ns)   --->   "%add_56 = fadd i32 %add_55, i32 %mul_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2617 'fadd' 'add_56' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 301> <Delay = 7.25>
ST_302 : Operation 2618 [3/5] (7.25ns)   --->   "%add_56 = fadd i32 %add_55, i32 %mul_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2618 'fadd' 'add_56' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 302> <Delay = 7.25>
ST_303 : Operation 2619 [2/5] (7.25ns)   --->   "%add_56 = fadd i32 %add_55, i32 %mul_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2619 'fadd' 'add_56' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 7.25>
ST_304 : Operation 2620 [1/5] (7.25ns)   --->   "%add_56 = fadd i32 %add_55, i32 %mul_56" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2620 'fadd' 'add_56' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 7.25>
ST_305 : Operation 2621 [5/5] (7.25ns)   --->   "%add_57 = fadd i32 %add_56, i32 %mul_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2621 'fadd' 'add_57' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 7.25>
ST_306 : Operation 2622 [4/5] (7.25ns)   --->   "%add_57 = fadd i32 %add_56, i32 %mul_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2622 'fadd' 'add_57' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 7.25>
ST_307 : Operation 2623 [3/5] (7.25ns)   --->   "%add_57 = fadd i32 %add_56, i32 %mul_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2623 'fadd' 'add_57' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 7.25>
ST_308 : Operation 2624 [2/5] (7.25ns)   --->   "%add_57 = fadd i32 %add_56, i32 %mul_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2624 'fadd' 'add_57' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 7.25>
ST_309 : Operation 2625 [1/5] (7.25ns)   --->   "%add_57 = fadd i32 %add_56, i32 %mul_57" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2625 'fadd' 'add_57' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 7.25>
ST_310 : Operation 2626 [5/5] (7.25ns)   --->   "%add_58 = fadd i32 %add_57, i32 %mul_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2626 'fadd' 'add_58' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 7.25>
ST_311 : Operation 2627 [4/5] (7.25ns)   --->   "%add_58 = fadd i32 %add_57, i32 %mul_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2627 'fadd' 'add_58' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 311> <Delay = 7.25>
ST_312 : Operation 2628 [3/5] (7.25ns)   --->   "%add_58 = fadd i32 %add_57, i32 %mul_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2628 'fadd' 'add_58' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 7.25>
ST_313 : Operation 2629 [2/5] (7.25ns)   --->   "%add_58 = fadd i32 %add_57, i32 %mul_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2629 'fadd' 'add_58' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 7.25>
ST_314 : Operation 2630 [1/5] (7.25ns)   --->   "%add_58 = fadd i32 %add_57, i32 %mul_58" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2630 'fadd' 'add_58' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 7.25>
ST_315 : Operation 2631 [5/5] (7.25ns)   --->   "%add_59 = fadd i32 %add_58, i32 %mul_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2631 'fadd' 'add_59' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 7.25>
ST_316 : Operation 2632 [4/5] (7.25ns)   --->   "%add_59 = fadd i32 %add_58, i32 %mul_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2632 'fadd' 'add_59' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 7.25>
ST_317 : Operation 2633 [3/5] (7.25ns)   --->   "%add_59 = fadd i32 %add_58, i32 %mul_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2633 'fadd' 'add_59' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 7.25>
ST_318 : Operation 2634 [2/5] (7.25ns)   --->   "%add_59 = fadd i32 %add_58, i32 %mul_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2634 'fadd' 'add_59' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 7.25>
ST_319 : Operation 2635 [1/5] (7.25ns)   --->   "%add_59 = fadd i32 %add_58, i32 %mul_59" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2635 'fadd' 'add_59' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 319> <Delay = 7.25>
ST_320 : Operation 2636 [5/5] (7.25ns)   --->   "%add_60 = fadd i32 %add_59, i32 %mul_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2636 'fadd' 'add_60' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 7.25>
ST_321 : Operation 2637 [4/5] (7.25ns)   --->   "%add_60 = fadd i32 %add_59, i32 %mul_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2637 'fadd' 'add_60' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 7.25>
ST_322 : Operation 2638 [3/5] (7.25ns)   --->   "%add_60 = fadd i32 %add_59, i32 %mul_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2638 'fadd' 'add_60' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 7.25>
ST_323 : Operation 2639 [2/5] (7.25ns)   --->   "%add_60 = fadd i32 %add_59, i32 %mul_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2639 'fadd' 'add_60' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 7.25>
ST_324 : Operation 2640 [1/5] (7.25ns)   --->   "%add_60 = fadd i32 %add_59, i32 %mul_60" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2640 'fadd' 'add_60' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 7.25>
ST_325 : Operation 2641 [5/5] (7.25ns)   --->   "%add_61 = fadd i32 %add_60, i32 %mul_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2641 'fadd' 'add_61' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 7.25>
ST_326 : Operation 2642 [4/5] (7.25ns)   --->   "%add_61 = fadd i32 %add_60, i32 %mul_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2642 'fadd' 'add_61' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 326> <Delay = 7.25>
ST_327 : Operation 2643 [3/5] (7.25ns)   --->   "%add_61 = fadd i32 %add_60, i32 %mul_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2643 'fadd' 'add_61' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 327> <Delay = 7.25>
ST_328 : Operation 2644 [2/5] (7.25ns)   --->   "%add_61 = fadd i32 %add_60, i32 %mul_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2644 'fadd' 'add_61' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 328> <Delay = 7.25>
ST_329 : Operation 2645 [1/5] (7.25ns)   --->   "%add_61 = fadd i32 %add_60, i32 %mul_61" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2645 'fadd' 'add_61' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 329> <Delay = 7.25>
ST_330 : Operation 2646 [5/5] (7.25ns)   --->   "%add_62 = fadd i32 %add_61, i32 %mul_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2646 'fadd' 'add_62' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 330> <Delay = 7.25>
ST_331 : Operation 2647 [4/5] (7.25ns)   --->   "%add_62 = fadd i32 %add_61, i32 %mul_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2647 'fadd' 'add_62' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 331> <Delay = 7.25>
ST_332 : Operation 2648 [3/5] (7.25ns)   --->   "%add_62 = fadd i32 %add_61, i32 %mul_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2648 'fadd' 'add_62' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 332> <Delay = 7.25>
ST_333 : Operation 2649 [2/5] (7.25ns)   --->   "%add_62 = fadd i32 %add_61, i32 %mul_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2649 'fadd' 'add_62' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 333> <Delay = 7.25>
ST_334 : Operation 2650 [1/5] (7.25ns)   --->   "%add_62 = fadd i32 %add_61, i32 %mul_62" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2650 'fadd' 'add_62' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 334> <Delay = 7.25>
ST_335 : Operation 2651 [5/5] (7.25ns)   --->   "%add_63 = fadd i32 %add_62, i32 %mul_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2651 'fadd' 'add_63' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 335> <Delay = 7.25>
ST_336 : Operation 2652 [4/5] (7.25ns)   --->   "%add_63 = fadd i32 %add_62, i32 %mul_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2652 'fadd' 'add_63' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 336> <Delay = 7.25>
ST_337 : Operation 2653 [3/5] (7.25ns)   --->   "%add_63 = fadd i32 %add_62, i32 %mul_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2653 'fadd' 'add_63' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 337> <Delay = 7.25>
ST_338 : Operation 2654 [2/5] (7.25ns)   --->   "%add_63 = fadd i32 %add_62, i32 %mul_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2654 'fadd' 'add_63' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 338> <Delay = 7.25>
ST_339 : Operation 2655 [1/5] (7.25ns)   --->   "%add_63 = fadd i32 %add_62, i32 %mul_63" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2655 'fadd' 'add_63' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 339> <Delay = 7.25>
ST_340 : Operation 2656 [5/5] (7.25ns)   --->   "%add_64 = fadd i32 %add_63, i32 %mul_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2656 'fadd' 'add_64' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 340> <Delay = 7.25>
ST_341 : Operation 2657 [4/5] (7.25ns)   --->   "%add_64 = fadd i32 %add_63, i32 %mul_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2657 'fadd' 'add_64' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 341> <Delay = 7.25>
ST_342 : Operation 2658 [3/5] (7.25ns)   --->   "%add_64 = fadd i32 %add_63, i32 %mul_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2658 'fadd' 'add_64' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 342> <Delay = 7.25>
ST_343 : Operation 2659 [2/5] (7.25ns)   --->   "%add_64 = fadd i32 %add_63, i32 %mul_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2659 'fadd' 'add_64' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 343> <Delay = 7.25>
ST_344 : Operation 2660 [1/5] (7.25ns)   --->   "%add_64 = fadd i32 %add_63, i32 %mul_64" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2660 'fadd' 'add_64' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 344> <Delay = 7.25>
ST_345 : Operation 2661 [5/5] (7.25ns)   --->   "%add_65 = fadd i32 %add_64, i32 %mul_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2661 'fadd' 'add_65' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 345> <Delay = 7.25>
ST_346 : Operation 2662 [4/5] (7.25ns)   --->   "%add_65 = fadd i32 %add_64, i32 %mul_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2662 'fadd' 'add_65' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 346> <Delay = 7.25>
ST_347 : Operation 2663 [3/5] (7.25ns)   --->   "%add_65 = fadd i32 %add_64, i32 %mul_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2663 'fadd' 'add_65' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 347> <Delay = 7.25>
ST_348 : Operation 2664 [2/5] (7.25ns)   --->   "%add_65 = fadd i32 %add_64, i32 %mul_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2664 'fadd' 'add_65' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 348> <Delay = 7.25>
ST_349 : Operation 2665 [1/5] (7.25ns)   --->   "%add_65 = fadd i32 %add_64, i32 %mul_65" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2665 'fadd' 'add_65' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 349> <Delay = 7.25>
ST_350 : Operation 2666 [5/5] (7.25ns)   --->   "%add_66 = fadd i32 %add_65, i32 %mul_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2666 'fadd' 'add_66' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 350> <Delay = 7.25>
ST_351 : Operation 2667 [4/5] (7.25ns)   --->   "%add_66 = fadd i32 %add_65, i32 %mul_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2667 'fadd' 'add_66' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 351> <Delay = 7.25>
ST_352 : Operation 2668 [3/5] (7.25ns)   --->   "%add_66 = fadd i32 %add_65, i32 %mul_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2668 'fadd' 'add_66' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 352> <Delay = 7.25>
ST_353 : Operation 2669 [2/5] (7.25ns)   --->   "%add_66 = fadd i32 %add_65, i32 %mul_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2669 'fadd' 'add_66' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 353> <Delay = 7.25>
ST_354 : Operation 2670 [1/5] (7.25ns)   --->   "%add_66 = fadd i32 %add_65, i32 %mul_66" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2670 'fadd' 'add_66' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 354> <Delay = 7.25>
ST_355 : Operation 2671 [5/5] (7.25ns)   --->   "%add_67 = fadd i32 %add_66, i32 %mul_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2671 'fadd' 'add_67' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 355> <Delay = 7.25>
ST_356 : Operation 2672 [4/5] (7.25ns)   --->   "%add_67 = fadd i32 %add_66, i32 %mul_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2672 'fadd' 'add_67' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 356> <Delay = 7.25>
ST_357 : Operation 2673 [3/5] (7.25ns)   --->   "%add_67 = fadd i32 %add_66, i32 %mul_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2673 'fadd' 'add_67' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 357> <Delay = 7.25>
ST_358 : Operation 2674 [2/5] (7.25ns)   --->   "%add_67 = fadd i32 %add_66, i32 %mul_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2674 'fadd' 'add_67' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 358> <Delay = 7.25>
ST_359 : Operation 2675 [1/5] (7.25ns)   --->   "%add_67 = fadd i32 %add_66, i32 %mul_67" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2675 'fadd' 'add_67' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 359> <Delay = 7.25>
ST_360 : Operation 2676 [5/5] (7.25ns)   --->   "%add_68 = fadd i32 %add_67, i32 %mul_68" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2676 'fadd' 'add_68' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 360> <Delay = 7.25>
ST_361 : Operation 2677 [4/5] (7.25ns)   --->   "%add_68 = fadd i32 %add_67, i32 %mul_68" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2677 'fadd' 'add_68' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 361> <Delay = 7.25>
ST_362 : Operation 2678 [3/5] (7.25ns)   --->   "%add_68 = fadd i32 %add_67, i32 %mul_68" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2678 'fadd' 'add_68' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 362> <Delay = 7.25>
ST_363 : Operation 2679 [2/5] (7.25ns)   --->   "%add_68 = fadd i32 %add_67, i32 %mul_68" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2679 'fadd' 'add_68' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 363> <Delay = 7.25>
ST_364 : Operation 2680 [1/5] (7.25ns)   --->   "%add_68 = fadd i32 %add_67, i32 %mul_68" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2680 'fadd' 'add_68' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 364> <Delay = 7.25>
ST_365 : Operation 2681 [5/5] (7.25ns)   --->   "%add_69 = fadd i32 %add_68, i32 %mul_69" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2681 'fadd' 'add_69' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 365> <Delay = 7.25>
ST_366 : Operation 2682 [4/5] (7.25ns)   --->   "%add_69 = fadd i32 %add_68, i32 %mul_69" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2682 'fadd' 'add_69' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 366> <Delay = 7.25>
ST_367 : Operation 2683 [3/5] (7.25ns)   --->   "%add_69 = fadd i32 %add_68, i32 %mul_69" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2683 'fadd' 'add_69' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 367> <Delay = 7.25>
ST_368 : Operation 2684 [2/5] (7.25ns)   --->   "%add_69 = fadd i32 %add_68, i32 %mul_69" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2684 'fadd' 'add_69' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 368> <Delay = 7.25>
ST_369 : Operation 2685 [1/5] (7.25ns)   --->   "%add_69 = fadd i32 %add_68, i32 %mul_69" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2685 'fadd' 'add_69' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 369> <Delay = 7.25>
ST_370 : Operation 2686 [5/5] (7.25ns)   --->   "%add_70 = fadd i32 %add_69, i32 %mul_70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2686 'fadd' 'add_70' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 370> <Delay = 7.25>
ST_371 : Operation 2687 [4/5] (7.25ns)   --->   "%add_70 = fadd i32 %add_69, i32 %mul_70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2687 'fadd' 'add_70' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 371> <Delay = 7.25>
ST_372 : Operation 2688 [3/5] (7.25ns)   --->   "%add_70 = fadd i32 %add_69, i32 %mul_70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2688 'fadd' 'add_70' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 372> <Delay = 7.25>
ST_373 : Operation 2689 [2/5] (7.25ns)   --->   "%add_70 = fadd i32 %add_69, i32 %mul_70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2689 'fadd' 'add_70' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 373> <Delay = 7.25>
ST_374 : Operation 2690 [1/5] (7.25ns)   --->   "%add_70 = fadd i32 %add_69, i32 %mul_70" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2690 'fadd' 'add_70' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 374> <Delay = 7.25>
ST_375 : Operation 2691 [5/5] (7.25ns)   --->   "%add_71 = fadd i32 %add_70, i32 %mul_71" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2691 'fadd' 'add_71' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 375> <Delay = 7.25>
ST_376 : Operation 2692 [4/5] (7.25ns)   --->   "%add_71 = fadd i32 %add_70, i32 %mul_71" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2692 'fadd' 'add_71' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 376> <Delay = 7.25>
ST_377 : Operation 2693 [3/5] (7.25ns)   --->   "%add_71 = fadd i32 %add_70, i32 %mul_71" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2693 'fadd' 'add_71' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 377> <Delay = 7.25>
ST_378 : Operation 2694 [2/5] (7.25ns)   --->   "%add_71 = fadd i32 %add_70, i32 %mul_71" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2694 'fadd' 'add_71' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 378> <Delay = 7.25>
ST_379 : Operation 2695 [1/5] (7.25ns)   --->   "%add_71 = fadd i32 %add_70, i32 %mul_71" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2695 'fadd' 'add_71' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 379> <Delay = 7.25>
ST_380 : Operation 2696 [5/5] (7.25ns)   --->   "%add_72 = fadd i32 %add_71, i32 %mul_72" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2696 'fadd' 'add_72' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 380> <Delay = 7.25>
ST_381 : Operation 2697 [4/5] (7.25ns)   --->   "%add_72 = fadd i32 %add_71, i32 %mul_72" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2697 'fadd' 'add_72' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 381> <Delay = 7.25>
ST_382 : Operation 2698 [3/5] (7.25ns)   --->   "%add_72 = fadd i32 %add_71, i32 %mul_72" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2698 'fadd' 'add_72' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 382> <Delay = 7.25>
ST_383 : Operation 2699 [2/5] (7.25ns)   --->   "%add_72 = fadd i32 %add_71, i32 %mul_72" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2699 'fadd' 'add_72' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 383> <Delay = 7.25>
ST_384 : Operation 2700 [1/5] (7.25ns)   --->   "%add_72 = fadd i32 %add_71, i32 %mul_72" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2700 'fadd' 'add_72' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 384> <Delay = 7.25>
ST_385 : Operation 2701 [5/5] (7.25ns)   --->   "%add_73 = fadd i32 %add_72, i32 %mul_73" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2701 'fadd' 'add_73' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 385> <Delay = 7.25>
ST_386 : Operation 2702 [4/5] (7.25ns)   --->   "%add_73 = fadd i32 %add_72, i32 %mul_73" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2702 'fadd' 'add_73' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 386> <Delay = 7.25>
ST_387 : Operation 2703 [3/5] (7.25ns)   --->   "%add_73 = fadd i32 %add_72, i32 %mul_73" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2703 'fadd' 'add_73' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 387> <Delay = 7.25>
ST_388 : Operation 2704 [2/5] (7.25ns)   --->   "%add_73 = fadd i32 %add_72, i32 %mul_73" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2704 'fadd' 'add_73' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 388> <Delay = 7.25>
ST_389 : Operation 2705 [1/5] (7.25ns)   --->   "%add_73 = fadd i32 %add_72, i32 %mul_73" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2705 'fadd' 'add_73' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 389> <Delay = 7.25>
ST_390 : Operation 2706 [5/5] (7.25ns)   --->   "%add_74 = fadd i32 %add_73, i32 %mul_74" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2706 'fadd' 'add_74' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 390> <Delay = 7.25>
ST_391 : Operation 2707 [4/5] (7.25ns)   --->   "%add_74 = fadd i32 %add_73, i32 %mul_74" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2707 'fadd' 'add_74' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 391> <Delay = 7.25>
ST_392 : Operation 2708 [3/5] (7.25ns)   --->   "%add_74 = fadd i32 %add_73, i32 %mul_74" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2708 'fadd' 'add_74' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 392> <Delay = 7.25>
ST_393 : Operation 2709 [2/5] (7.25ns)   --->   "%add_74 = fadd i32 %add_73, i32 %mul_74" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2709 'fadd' 'add_74' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 393> <Delay = 7.25>
ST_394 : Operation 2710 [1/5] (7.25ns)   --->   "%add_74 = fadd i32 %add_73, i32 %mul_74" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2710 'fadd' 'add_74' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 394> <Delay = 7.25>
ST_395 : Operation 2711 [5/5] (7.25ns)   --->   "%add_75 = fadd i32 %add_74, i32 %mul_75" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2711 'fadd' 'add_75' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 395> <Delay = 7.25>
ST_396 : Operation 2712 [4/5] (7.25ns)   --->   "%add_75 = fadd i32 %add_74, i32 %mul_75" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2712 'fadd' 'add_75' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 396> <Delay = 7.25>
ST_397 : Operation 2713 [3/5] (7.25ns)   --->   "%add_75 = fadd i32 %add_74, i32 %mul_75" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2713 'fadd' 'add_75' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 397> <Delay = 7.25>
ST_398 : Operation 2714 [2/5] (7.25ns)   --->   "%add_75 = fadd i32 %add_74, i32 %mul_75" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2714 'fadd' 'add_75' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 399 <SV = 398> <Delay = 7.25>
ST_399 : Operation 2715 [1/5] (7.25ns)   --->   "%add_75 = fadd i32 %add_74, i32 %mul_75" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2715 'fadd' 'add_75' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 399> <Delay = 7.25>
ST_400 : Operation 2716 [5/5] (7.25ns)   --->   "%add_76 = fadd i32 %add_75, i32 %mul_76" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2716 'fadd' 'add_76' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 400> <Delay = 7.25>
ST_401 : Operation 2717 [4/5] (7.25ns)   --->   "%add_76 = fadd i32 %add_75, i32 %mul_76" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2717 'fadd' 'add_76' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 401> <Delay = 7.25>
ST_402 : Operation 2718 [3/5] (7.25ns)   --->   "%add_76 = fadd i32 %add_75, i32 %mul_76" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2718 'fadd' 'add_76' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 402> <Delay = 7.25>
ST_403 : Operation 2719 [2/5] (7.25ns)   --->   "%add_76 = fadd i32 %add_75, i32 %mul_76" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2719 'fadd' 'add_76' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 403> <Delay = 7.25>
ST_404 : Operation 2720 [1/5] (7.25ns)   --->   "%add_76 = fadd i32 %add_75, i32 %mul_76" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2720 'fadd' 'add_76' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 404> <Delay = 7.25>
ST_405 : Operation 2721 [5/5] (7.25ns)   --->   "%add_77 = fadd i32 %add_76, i32 %mul_77" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2721 'fadd' 'add_77' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 405> <Delay = 7.25>
ST_406 : Operation 2722 [4/5] (7.25ns)   --->   "%add_77 = fadd i32 %add_76, i32 %mul_77" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2722 'fadd' 'add_77' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 406> <Delay = 7.25>
ST_407 : Operation 2723 [3/5] (7.25ns)   --->   "%add_77 = fadd i32 %add_76, i32 %mul_77" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2723 'fadd' 'add_77' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 407> <Delay = 7.25>
ST_408 : Operation 2724 [2/5] (7.25ns)   --->   "%add_77 = fadd i32 %add_76, i32 %mul_77" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2724 'fadd' 'add_77' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 408> <Delay = 7.25>
ST_409 : Operation 2725 [1/5] (7.25ns)   --->   "%add_77 = fadd i32 %add_76, i32 %mul_77" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2725 'fadd' 'add_77' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 409> <Delay = 7.25>
ST_410 : Operation 2726 [5/5] (7.25ns)   --->   "%add_78 = fadd i32 %add_77, i32 %mul_78" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2726 'fadd' 'add_78' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 410> <Delay = 7.25>
ST_411 : Operation 2727 [4/5] (7.25ns)   --->   "%add_78 = fadd i32 %add_77, i32 %mul_78" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2727 'fadd' 'add_78' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 411> <Delay = 7.25>
ST_412 : Operation 2728 [3/5] (7.25ns)   --->   "%add_78 = fadd i32 %add_77, i32 %mul_78" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2728 'fadd' 'add_78' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 412> <Delay = 7.25>
ST_413 : Operation 2729 [2/5] (7.25ns)   --->   "%add_78 = fadd i32 %add_77, i32 %mul_78" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2729 'fadd' 'add_78' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 413> <Delay = 7.25>
ST_414 : Operation 2730 [1/5] (7.25ns)   --->   "%add_78 = fadd i32 %add_77, i32 %mul_78" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2730 'fadd' 'add_78' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 415 <SV = 414> <Delay = 7.25>
ST_415 : Operation 2731 [5/5] (7.25ns)   --->   "%add_79 = fadd i32 %add_78, i32 %mul_79" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2731 'fadd' 'add_79' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 416 <SV = 415> <Delay = 7.25>
ST_416 : Operation 2732 [4/5] (7.25ns)   --->   "%add_79 = fadd i32 %add_78, i32 %mul_79" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2732 'fadd' 'add_79' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 416> <Delay = 7.25>
ST_417 : Operation 2733 [3/5] (7.25ns)   --->   "%add_79 = fadd i32 %add_78, i32 %mul_79" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2733 'fadd' 'add_79' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 417> <Delay = 7.25>
ST_418 : Operation 2734 [2/5] (7.25ns)   --->   "%add_79 = fadd i32 %add_78, i32 %mul_79" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2734 'fadd' 'add_79' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 418> <Delay = 7.25>
ST_419 : Operation 2735 [1/5] (7.25ns)   --->   "%add_79 = fadd i32 %add_78, i32 %mul_79" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2735 'fadd' 'add_79' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 419> <Delay = 7.25>
ST_420 : Operation 2736 [5/5] (7.25ns)   --->   "%add_80 = fadd i32 %add_79, i32 %mul_80" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2736 'fadd' 'add_80' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 421 <SV = 420> <Delay = 7.25>
ST_421 : Operation 2737 [4/5] (7.25ns)   --->   "%add_80 = fadd i32 %add_79, i32 %mul_80" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2737 'fadd' 'add_80' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 421> <Delay = 7.25>
ST_422 : Operation 2738 [3/5] (7.25ns)   --->   "%add_80 = fadd i32 %add_79, i32 %mul_80" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2738 'fadd' 'add_80' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 422> <Delay = 7.25>
ST_423 : Operation 2739 [2/5] (7.25ns)   --->   "%add_80 = fadd i32 %add_79, i32 %mul_80" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2739 'fadd' 'add_80' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 423> <Delay = 7.25>
ST_424 : Operation 2740 [1/5] (7.25ns)   --->   "%add_80 = fadd i32 %add_79, i32 %mul_80" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2740 'fadd' 'add_80' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 425 <SV = 424> <Delay = 7.25>
ST_425 : Operation 2741 [5/5] (7.25ns)   --->   "%add_81 = fadd i32 %add_80, i32 %mul_81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2741 'fadd' 'add_81' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 425> <Delay = 7.25>
ST_426 : Operation 2742 [4/5] (7.25ns)   --->   "%add_81 = fadd i32 %add_80, i32 %mul_81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2742 'fadd' 'add_81' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 427 <SV = 426> <Delay = 7.25>
ST_427 : Operation 2743 [3/5] (7.25ns)   --->   "%add_81 = fadd i32 %add_80, i32 %mul_81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2743 'fadd' 'add_81' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 428 <SV = 427> <Delay = 7.25>
ST_428 : Operation 2744 [2/5] (7.25ns)   --->   "%add_81 = fadd i32 %add_80, i32 %mul_81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2744 'fadd' 'add_81' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 429 <SV = 428> <Delay = 7.25>
ST_429 : Operation 2745 [1/5] (7.25ns)   --->   "%add_81 = fadd i32 %add_80, i32 %mul_81" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2745 'fadd' 'add_81' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 430 <SV = 429> <Delay = 7.25>
ST_430 : Operation 2746 [5/5] (7.25ns)   --->   "%add_82 = fadd i32 %add_81, i32 %mul_82" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2746 'fadd' 'add_82' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 431 <SV = 430> <Delay = 7.25>
ST_431 : Operation 2747 [4/5] (7.25ns)   --->   "%add_82 = fadd i32 %add_81, i32 %mul_82" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2747 'fadd' 'add_82' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 432 <SV = 431> <Delay = 7.25>
ST_432 : Operation 2748 [3/5] (7.25ns)   --->   "%add_82 = fadd i32 %add_81, i32 %mul_82" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2748 'fadd' 'add_82' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 433 <SV = 432> <Delay = 7.25>
ST_433 : Operation 2749 [2/5] (7.25ns)   --->   "%add_82 = fadd i32 %add_81, i32 %mul_82" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2749 'fadd' 'add_82' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 433> <Delay = 7.25>
ST_434 : Operation 2750 [1/5] (7.25ns)   --->   "%add_82 = fadd i32 %add_81, i32 %mul_82" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2750 'fadd' 'add_82' <Predicate = (!icmp_ln187)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 435 <SV = 434> <Delay = 2.32>
ST_435 : Operation 2751 [1/1] (2.32ns)   --->   "%store_ln191 = store i32 %add_82, i4 %logits_addr_1" [lenet_proj/lenet_support.cpp:191]   --->   Operation 2751 'store' 'store_ln191' <Predicate = (!icmp_ln187)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_435 : Operation 2752 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb19"   --->   Operation 2752 'br' 'br_ln0' <Predicate = (!icmp_ln187)> <Delay = 0.00>

State 436 <SV = 2> <Delay = 2.32>
ST_436 : Operation 2753 [1/1] (0.00ns)   --->   "%logits_addr = getelementptr i32 %logits, i64, i64" [lenet_proj/lenet_support.cpp:196]   --->   Operation 2753 'getelementptr' 'logits_addr' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 2754 [2/2] (2.32ns)   --->   "%max_val = load i4 %logits_addr" [lenet_proj/lenet_support.cpp:196]   --->   Operation 2754 'load' 'max_val' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 437 <SV = 3> <Delay = 2.32>
ST_437 : Operation 2755 [1/2] (2.32ns)   --->   "%max_val = load i4 %logits_addr" [lenet_proj/lenet_support.cpp:196]   --->   Operation 2755 'load' 'max_val' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_437 : Operation 2756 [1/1] (1.76ns)   --->   "%br_ln197 = br void %bb" [lenet_proj/lenet_support.cpp:197]   --->   Operation 2756 'br' 'br_ln197' <Predicate = true> <Delay = 1.76>

State 438 <SV = 4> <Delay = 2.32>
ST_438 : Operation 2757 [1/1] (0.00ns)   --->   "%i_2 = phi i4, void %bb16, i4 %add_ln197, void %bb.split" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2757 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_438 : Operation 2758 [1/1] (1.30ns)   --->   "%icmp_ln197 = icmp_eq  i4 %i_2, i4" [lenet_proj/lenet_support.cpp:197]   --->   Operation 2758 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_438 : Operation 2759 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %bb.split, void" [lenet_proj/lenet_support.cpp:197]   --->   Operation 2759 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_438 : Operation 2760 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i4 %i_2" [lenet_proj/lenet_support.cpp:197]   --->   Operation 2760 'zext' 'zext_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_438 : Operation 2761 [1/1] (0.00ns)   --->   "%logits_addr_2 = getelementptr i32 %logits, i64, i64 %zext_ln197" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2761 'getelementptr' 'logits_addr_2' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_438 : Operation 2762 [2/2] (2.32ns)   --->   "%max_val_2 = load i4 %logits_addr_2" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2762 'load' 'max_val_2' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 439 <SV = 5> <Delay = 7.75>
ST_439 : Operation 2763 [1/1] (0.00ns)   --->   "%max_val_1 = phi i32 %max_val, void %bb16, i32 %max_val_3, void %bb.split"   --->   Operation 2763 'phi' 'max_val_1' <Predicate = true> <Delay = 0.00>
ST_439 : Operation 2764 [1/1] (0.00ns)   --->   "%argmax = phi i32, void %bb16, i32 %argmax_2, void %bb.split"   --->   Operation 2764 'phi' 'argmax' <Predicate = true> <Delay = 0.00>
ST_439 : Operation 2765 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 2765 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_439 : Operation 2766 [1/2] (2.32ns)   --->   "%max_val_2 = load i4 %logits_addr_2" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2766 'load' 'max_val_2' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_439 : Operation 2767 [1/1] (0.00ns)   --->   "%bitcast_ln199_1 = bitcast i32 %max_val_1" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2767 'bitcast' 'bitcast_ln199_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_439 : Operation 2768 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln199_1, i32, i32" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2768 'partselect' 'tmp_s' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_439 : Operation 2769 [1/1] (0.00ns)   --->   "%trunc_ln199_1 = trunc i32 %bitcast_ln199_1" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2769 'trunc' 'trunc_ln199_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_439 : Operation 2770 [1/1] (1.55ns)   --->   "%icmp_ln199_2 = icmp_ne  i8 %tmp_s, i8" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2770 'icmp' 'icmp_ln199_2' <Predicate = (!icmp_ln197)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_439 : Operation 2771 [1/1] (2.44ns)   --->   "%icmp_ln199_3 = icmp_eq  i23 %trunc_ln199_1, i23" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2771 'icmp' 'icmp_ln199_3' <Predicate = (!icmp_ln197)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_439 : Operation 2772 [2/2] (5.43ns)   --->   "%tmp_21 = fcmp_ogt  i32 %max_val_2, i32 %max_val_1" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2772 'fcmp' 'tmp_21' <Predicate = (!icmp_ln197)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_439 : Operation 2773 [1/1] (1.73ns)   --->   "%add_ln197 = add i4, i4 %i_2" [lenet_proj/lenet_support.cpp:197]   --->   Operation 2773 'add' 'add_ln197' <Predicate = (!icmp_ln197)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 6> <Delay = 7.10>
ST_440 : Operation 2774 [1/1] (0.00ns)   --->   "%specpipeline_ln195 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_24" [lenet_proj/lenet_support.cpp:195]   --->   Operation 2774 'specpipeline' 'specpipeline_ln195' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_440 : Operation 2775 [1/1] (0.00ns)   --->   "%specloopname_ln195 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [lenet_proj/lenet_support.cpp:195]   --->   Operation 2775 'specloopname' 'specloopname_ln195' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_440 : Operation 2776 [1/1] (0.00ns)   --->   "%bitcast_ln199 = bitcast i32 %max_val_2" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2776 'bitcast' 'bitcast_ln199' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_440 : Operation 2777 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln199, i32, i32" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2777 'partselect' 'tmp' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_440 : Operation 2778 [1/1] (0.00ns)   --->   "%trunc_ln199 = trunc i32 %bitcast_ln199" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2778 'trunc' 'trunc_ln199' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_440 : Operation 2779 [1/1] (1.55ns)   --->   "%icmp_ln199 = icmp_ne  i8 %tmp, i8" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2779 'icmp' 'icmp_ln199' <Predicate = (!icmp_ln197)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_440 : Operation 2780 [1/1] (2.44ns)   --->   "%icmp_ln199_1 = icmp_eq  i23 %trunc_ln199, i23" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2780 'icmp' 'icmp_ln199_1' <Predicate = (!icmp_ln197)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_440 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_1)   --->   "%or_ln199 = or i1 %icmp_ln199_1, i1 %icmp_ln199" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2781 'or' 'or_ln199' <Predicate = (!icmp_ln197)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_440 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_1)   --->   "%or_ln199_1 = or i1 %icmp_ln199_3, i1 %icmp_ln199_2" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2782 'or' 'or_ln199_1' <Predicate = (!icmp_ln197)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_440 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_1)   --->   "%and_ln199 = and i1 %or_ln199, i1 %or_ln199_1" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2783 'and' 'and_ln199' <Predicate = (!icmp_ln197)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_440 : Operation 2784 [1/2] (5.43ns)   --->   "%tmp_21 = fcmp_ogt  i32 %max_val_2, i32 %max_val_1" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2784 'fcmp' 'tmp_21' <Predicate = (!icmp_ln197)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_440 : Operation 2785 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln199_1 = and i1 %and_ln199, i1 %tmp_21" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2785 'and' 'and_ln199_1' <Predicate = (!icmp_ln197)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_440 : Operation 2786 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i4 %i_2" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2786 'zext' 'zext_ln199' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_440 : Operation 2787 [1/1] (0.69ns)   --->   "%argmax_2 = select i1 %and_ln199_1, i32 %zext_ln199, i32 %argmax" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2787 'select' 'argmax_2' <Predicate = (!icmp_ln197)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_440 : Operation 2788 [1/1] (0.69ns)   --->   "%max_val_3 = select i1 %and_ln199_1, i32 %max_val_2, i32 %max_val_1" [lenet_proj/lenet_support.cpp:199]   --->   Operation 2788 'select' 'max_val_3' <Predicate = (!icmp_ln197)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_440 : Operation 2789 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 2789 'br' 'br_ln0' <Predicate = (!icmp_ln197)> <Delay = 0.00>

State 441 <SV = 6> <Delay = 9.19>
ST_441 : Operation 2790 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %predicted_class_read, i32, i32" [lenet_proj/lenet_support.cpp:205]   --->   Operation 2790 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_441 : Operation 2791 [1/1] (0.00ns)   --->   "%sext_ln205 = sext i62 %trunc_ln6" [lenet_proj/lenet_support.cpp:205]   --->   Operation 2791 'sext' 'sext_ln205' <Predicate = true> <Delay = 0.00>
ST_441 : Operation 2792 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln205" [lenet_proj/lenet_support.cpp:205]   --->   Operation 2792 'getelementptr' 'gmem_addr_12' <Predicate = true> <Delay = 0.00>
ST_441 : Operation 2793 [1/1] (9.19ns)   --->   "%gmem_addr_12_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %gmem_addr_12, i32" [lenet_proj/lenet_support.cpp:205]   --->   Operation 2793 'writereq' 'gmem_addr_12_req' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 442 <SV = 7> <Delay = 9.19>
ST_442 : Operation 2794 [1/1] (9.19ns)   --->   "%write_ln205 = write void @_ssdm_op_Write.m_axi.i32P, i32 %gmem_addr_12, i32 %argmax, i4, i1 %gmem_addr_12_req" [lenet_proj/lenet_support.cpp:205]   --->   Operation 2794 'write' 'write_ln205' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 443 <SV = 8> <Delay = 9.19>
ST_443 : Operation 2795 [5/5] (9.19ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_12, void %write_ln205" [lenet_proj/lenet_support.cpp:205]   --->   Operation 2795 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 444 <SV = 9> <Delay = 9.19>
ST_444 : Operation 2796 [4/5] (9.19ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_12, void %write_ln205" [lenet_proj/lenet_support.cpp:205]   --->   Operation 2796 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 445 <SV = 10> <Delay = 9.19>
ST_445 : Operation 2797 [3/5] (9.19ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_12, void %write_ln205" [lenet_proj/lenet_support.cpp:205]   --->   Operation 2797 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 446 <SV = 11> <Delay = 9.19>
ST_446 : Operation 2798 [2/5] (9.19ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_12, void %write_ln205" [lenet_proj/lenet_support.cpp:205]   --->   Operation 2798 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 447 <SV = 12> <Delay = 9.19>
ST_447 : Operation 2799 [1/5] (9.19ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_12, void %write_ln205" [lenet_proj/lenet_support.cpp:205]   --->   Operation 2799 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_447 : Operation 2800 [1/1] (0.00ns)   --->   "%ret_ln206 = ret" [lenet_proj/lenet_support.cpp:206]   --->   Operation 2800 'ret' 'ret_ln206' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.6ns, clock uncertainty: 3.4ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', lenet_proj/lenet_support.cpp:187) with incoming values : ('add_ln187', lenet_proj/lenet_support.cpp:187) [21]  (1.77 ns)

 <State 2>: 4.24ns
The critical path consists of the following:
	'phi' operation ('phi_urem', lenet_proj/lenet_support.cpp:191) with incoming values : ('select_ln191', lenet_proj/lenet_support.cpp:191) [23]  (0 ns)
	'getelementptr' operation ('fc3_weights_1_addr', lenet_proj/lenet_support.cpp:191) [293]  (0 ns)
	'load' operation ('fc3_weights_1_load', lenet_proj/lenet_support.cpp:191) on array 'fc3_weights_1' [466]  (3.25 ns)
	blocking operation 0.982 ns on control path)

 <State 3>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:190) [35]  (9.2 ns)

 <State 4>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:190) [35]  (9.2 ns)

 <State 5>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:190) [35]  (9.2 ns)

 <State 6>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:190) [35]  (9.2 ns)

 <State 7>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:190) [35]  (9.2 ns)

 <State 8>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:190) [35]  (9.2 ns)

 <State 9>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:190) [35]  (9.2 ns)

 <State 10>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [36]  (9.2 ns)

 <State 11>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [475]  (9.2 ns)

 <State 12>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [491]  (9.2 ns)

 <State 13>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [507]  (9.2 ns)

 <State 14>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [523]  (9.2 ns)

 <State 15>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [539]  (9.2 ns)

 <State 16>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [555]  (9.2 ns)

 <State 17>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [571]  (9.2 ns)

 <State 18>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [587]  (9.2 ns)

 <State 19>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [603]  (9.2 ns)

 <State 20>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [619]  (9.2 ns)

 <State 21>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [635]  (9.2 ns)

 <State 22>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [651]  (9.2 ns)

 <State 23>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [667]  (9.2 ns)

 <State 24>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [683]  (9.2 ns)

 <State 25>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [699]  (9.2 ns)

 <State 26>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [715]  (9.2 ns)

 <State 27>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [731]  (9.2 ns)

 <State 28>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [747]  (9.2 ns)

 <State 29>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [763]  (9.2 ns)

 <State 30>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [779]  (9.2 ns)

 <State 31>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [795]  (9.2 ns)

 <State 32>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [811]  (9.2 ns)

 <State 33>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [827]  (9.2 ns)

 <State 34>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [843]  (9.2 ns)

 <State 35>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [859]  (9.2 ns)

 <State 36>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [875]  (9.2 ns)

 <State 37>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [891]  (9.2 ns)

 <State 38>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [907]  (9.2 ns)

 <State 39>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [923]  (9.2 ns)

 <State 40>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [939]  (9.2 ns)

 <State 41>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [955]  (9.2 ns)

 <State 42>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [971]  (9.2 ns)

 <State 43>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [987]  (9.2 ns)

 <State 44>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1003]  (9.2 ns)

 <State 45>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1019]  (9.2 ns)

 <State 46>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1035]  (9.2 ns)

 <State 47>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1051]  (9.2 ns)

 <State 48>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1067]  (9.2 ns)

 <State 49>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1083]  (9.2 ns)

 <State 50>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1099]  (9.2 ns)

 <State 51>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1115]  (9.2 ns)

 <State 52>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1131]  (9.2 ns)

 <State 53>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1147]  (9.2 ns)

 <State 54>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1163]  (9.2 ns)

 <State 55>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1179]  (9.2 ns)

 <State 56>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1195]  (9.2 ns)

 <State 57>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1211]  (9.2 ns)

 <State 58>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1227]  (9.2 ns)

 <State 59>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1243]  (9.2 ns)

 <State 60>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1259]  (9.2 ns)

 <State 61>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1275]  (9.2 ns)

 <State 62>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1291]  (9.2 ns)

 <State 63>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1307]  (9.2 ns)

 <State 64>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1323]  (9.2 ns)

 <State 65>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1339]  (9.2 ns)

 <State 66>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1355]  (9.2 ns)

 <State 67>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1371]  (9.2 ns)

 <State 68>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1387]  (9.2 ns)

 <State 69>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1403]  (9.2 ns)

 <State 70>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1419]  (9.2 ns)

 <State 71>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1435]  (9.2 ns)

 <State 72>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1451]  (9.2 ns)

 <State 73>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1467]  (9.2 ns)

 <State 74>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1483]  (9.2 ns)

 <State 75>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1499]  (9.2 ns)

 <State 76>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1515]  (9.2 ns)

 <State 77>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1531]  (9.2 ns)

 <State 78>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1547]  (9.2 ns)

 <State 79>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1563]  (9.2 ns)

 <State 80>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1579]  (9.2 ns)

 <State 81>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1595]  (9.2 ns)

 <State 82>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1611]  (9.2 ns)

 <State 83>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1627]  (9.2 ns)

 <State 84>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1643]  (9.2 ns)

 <State 85>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1659]  (9.2 ns)

 <State 86>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1675]  (9.2 ns)

 <State 87>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1691]  (9.2 ns)

 <State 88>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1707]  (9.2 ns)

 <State 89>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1723]  (9.2 ns)

 <State 90>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1739]  (9.2 ns)

 <State 91>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1755]  (9.2 ns)

 <State 92>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1771]  (9.2 ns)

 <State 93>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:191) [1787]  (9.2 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_14', lenet_proj/lenet_support.cpp:191) [714]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_15', lenet_proj/lenet_support.cpp:191) [730]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_15', lenet_proj/lenet_support.cpp:191) [730]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_15', lenet_proj/lenet_support.cpp:191) [730]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_15', lenet_proj/lenet_support.cpp:191) [730]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_15', lenet_proj/lenet_support.cpp:191) [730]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_16', lenet_proj/lenet_support.cpp:191) [746]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_16', lenet_proj/lenet_support.cpp:191) [746]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_16', lenet_proj/lenet_support.cpp:191) [746]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_16', lenet_proj/lenet_support.cpp:191) [746]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_16', lenet_proj/lenet_support.cpp:191) [746]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_17', lenet_proj/lenet_support.cpp:191) [762]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_17', lenet_proj/lenet_support.cpp:191) [762]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_17', lenet_proj/lenet_support.cpp:191) [762]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_17', lenet_proj/lenet_support.cpp:191) [762]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_17', lenet_proj/lenet_support.cpp:191) [762]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_18', lenet_proj/lenet_support.cpp:191) [778]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_18', lenet_proj/lenet_support.cpp:191) [778]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_18', lenet_proj/lenet_support.cpp:191) [778]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_18', lenet_proj/lenet_support.cpp:191) [778]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_18', lenet_proj/lenet_support.cpp:191) [778]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_19', lenet_proj/lenet_support.cpp:191) [794]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_19', lenet_proj/lenet_support.cpp:191) [794]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_19', lenet_proj/lenet_support.cpp:191) [794]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_19', lenet_proj/lenet_support.cpp:191) [794]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_19', lenet_proj/lenet_support.cpp:191) [794]  (7.26 ns)

 <State 120>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_20', lenet_proj/lenet_support.cpp:191) [810]  (7.26 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_20', lenet_proj/lenet_support.cpp:191) [810]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_20', lenet_proj/lenet_support.cpp:191) [810]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_20', lenet_proj/lenet_support.cpp:191) [810]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_20', lenet_proj/lenet_support.cpp:191) [810]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_21', lenet_proj/lenet_support.cpp:191) [826]  (7.26 ns)

 <State 126>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_21', lenet_proj/lenet_support.cpp:191) [826]  (7.26 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_21', lenet_proj/lenet_support.cpp:191) [826]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_21', lenet_proj/lenet_support.cpp:191) [826]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_21', lenet_proj/lenet_support.cpp:191) [826]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_22', lenet_proj/lenet_support.cpp:191) [842]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_22', lenet_proj/lenet_support.cpp:191) [842]  (7.26 ns)

 <State 132>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_22', lenet_proj/lenet_support.cpp:191) [842]  (7.26 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_22', lenet_proj/lenet_support.cpp:191) [842]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_22', lenet_proj/lenet_support.cpp:191) [842]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_23', lenet_proj/lenet_support.cpp:191) [858]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_23', lenet_proj/lenet_support.cpp:191) [858]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_23', lenet_proj/lenet_support.cpp:191) [858]  (7.26 ns)

 <State 138>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_23', lenet_proj/lenet_support.cpp:191) [858]  (7.26 ns)

 <State 139>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_23', lenet_proj/lenet_support.cpp:191) [858]  (7.26 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_24', lenet_proj/lenet_support.cpp:191) [874]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_24', lenet_proj/lenet_support.cpp:191) [874]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_24', lenet_proj/lenet_support.cpp:191) [874]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_24', lenet_proj/lenet_support.cpp:191) [874]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_24', lenet_proj/lenet_support.cpp:191) [874]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_25', lenet_proj/lenet_support.cpp:191) [890]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_25', lenet_proj/lenet_support.cpp:191) [890]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_25', lenet_proj/lenet_support.cpp:191) [890]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_25', lenet_proj/lenet_support.cpp:191) [890]  (7.26 ns)

 <State 149>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_25', lenet_proj/lenet_support.cpp:191) [890]  (7.26 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_26', lenet_proj/lenet_support.cpp:191) [906]  (7.26 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_26', lenet_proj/lenet_support.cpp:191) [906]  (7.26 ns)

 <State 152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_26', lenet_proj/lenet_support.cpp:191) [906]  (7.26 ns)

 <State 153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_26', lenet_proj/lenet_support.cpp:191) [906]  (7.26 ns)

 <State 154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_26', lenet_proj/lenet_support.cpp:191) [906]  (7.26 ns)

 <State 155>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_27', lenet_proj/lenet_support.cpp:191) [922]  (7.26 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_27', lenet_proj/lenet_support.cpp:191) [922]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_27', lenet_proj/lenet_support.cpp:191) [922]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_27', lenet_proj/lenet_support.cpp:191) [922]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_27', lenet_proj/lenet_support.cpp:191) [922]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_28', lenet_proj/lenet_support.cpp:191) [938]  (7.26 ns)

 <State 161>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_28', lenet_proj/lenet_support.cpp:191) [938]  (7.26 ns)

 <State 162>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_28', lenet_proj/lenet_support.cpp:191) [938]  (7.26 ns)

 <State 163>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_28', lenet_proj/lenet_support.cpp:191) [938]  (7.26 ns)

 <State 164>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_28', lenet_proj/lenet_support.cpp:191) [938]  (7.26 ns)

 <State 165>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_29', lenet_proj/lenet_support.cpp:191) [954]  (7.26 ns)

 <State 166>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_29', lenet_proj/lenet_support.cpp:191) [954]  (7.26 ns)

 <State 167>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_29', lenet_proj/lenet_support.cpp:191) [954]  (7.26 ns)

 <State 168>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_29', lenet_proj/lenet_support.cpp:191) [954]  (7.26 ns)

 <State 169>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_29', lenet_proj/lenet_support.cpp:191) [954]  (7.26 ns)

 <State 170>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_30', lenet_proj/lenet_support.cpp:191) [970]  (7.26 ns)

 <State 171>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_30', lenet_proj/lenet_support.cpp:191) [970]  (7.26 ns)

 <State 172>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_30', lenet_proj/lenet_support.cpp:191) [970]  (7.26 ns)

 <State 173>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_30', lenet_proj/lenet_support.cpp:191) [970]  (7.26 ns)

 <State 174>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_30', lenet_proj/lenet_support.cpp:191) [970]  (7.26 ns)

 <State 175>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_31', lenet_proj/lenet_support.cpp:191) [986]  (7.26 ns)

 <State 176>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_31', lenet_proj/lenet_support.cpp:191) [986]  (7.26 ns)

 <State 177>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_31', lenet_proj/lenet_support.cpp:191) [986]  (7.26 ns)

 <State 178>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_31', lenet_proj/lenet_support.cpp:191) [986]  (7.26 ns)

 <State 179>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_31', lenet_proj/lenet_support.cpp:191) [986]  (7.26 ns)

 <State 180>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_32', lenet_proj/lenet_support.cpp:191) [1002]  (7.26 ns)

 <State 181>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_32', lenet_proj/lenet_support.cpp:191) [1002]  (7.26 ns)

 <State 182>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_32', lenet_proj/lenet_support.cpp:191) [1002]  (7.26 ns)

 <State 183>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_32', lenet_proj/lenet_support.cpp:191) [1002]  (7.26 ns)

 <State 184>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_32', lenet_proj/lenet_support.cpp:191) [1002]  (7.26 ns)

 <State 185>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_33', lenet_proj/lenet_support.cpp:191) [1018]  (7.26 ns)

 <State 186>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_33', lenet_proj/lenet_support.cpp:191) [1018]  (7.26 ns)

 <State 187>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_33', lenet_proj/lenet_support.cpp:191) [1018]  (7.26 ns)

 <State 188>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_33', lenet_proj/lenet_support.cpp:191) [1018]  (7.26 ns)

 <State 189>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_33', lenet_proj/lenet_support.cpp:191) [1018]  (7.26 ns)

 <State 190>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_34', lenet_proj/lenet_support.cpp:191) [1034]  (7.26 ns)

 <State 191>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_34', lenet_proj/lenet_support.cpp:191) [1034]  (7.26 ns)

 <State 192>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_34', lenet_proj/lenet_support.cpp:191) [1034]  (7.26 ns)

 <State 193>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_34', lenet_proj/lenet_support.cpp:191) [1034]  (7.26 ns)

 <State 194>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_34', lenet_proj/lenet_support.cpp:191) [1034]  (7.26 ns)

 <State 195>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_35', lenet_proj/lenet_support.cpp:191) [1050]  (7.26 ns)

 <State 196>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_35', lenet_proj/lenet_support.cpp:191) [1050]  (7.26 ns)

 <State 197>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_35', lenet_proj/lenet_support.cpp:191) [1050]  (7.26 ns)

 <State 198>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_35', lenet_proj/lenet_support.cpp:191) [1050]  (7.26 ns)

 <State 199>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_35', lenet_proj/lenet_support.cpp:191) [1050]  (7.26 ns)

 <State 200>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_36', lenet_proj/lenet_support.cpp:191) [1066]  (7.26 ns)

 <State 201>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_36', lenet_proj/lenet_support.cpp:191) [1066]  (7.26 ns)

 <State 202>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_36', lenet_proj/lenet_support.cpp:191) [1066]  (7.26 ns)

 <State 203>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_36', lenet_proj/lenet_support.cpp:191) [1066]  (7.26 ns)

 <State 204>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_36', lenet_proj/lenet_support.cpp:191) [1066]  (7.26 ns)

 <State 205>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_37', lenet_proj/lenet_support.cpp:191) [1082]  (7.26 ns)

 <State 206>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_37', lenet_proj/lenet_support.cpp:191) [1082]  (7.26 ns)

 <State 207>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_37', lenet_proj/lenet_support.cpp:191) [1082]  (7.26 ns)

 <State 208>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_37', lenet_proj/lenet_support.cpp:191) [1082]  (7.26 ns)

 <State 209>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_37', lenet_proj/lenet_support.cpp:191) [1082]  (7.26 ns)

 <State 210>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_38', lenet_proj/lenet_support.cpp:191) [1098]  (7.26 ns)

 <State 211>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_38', lenet_proj/lenet_support.cpp:191) [1098]  (7.26 ns)

 <State 212>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_38', lenet_proj/lenet_support.cpp:191) [1098]  (7.26 ns)

 <State 213>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_38', lenet_proj/lenet_support.cpp:191) [1098]  (7.26 ns)

 <State 214>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_38', lenet_proj/lenet_support.cpp:191) [1098]  (7.26 ns)

 <State 215>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_39', lenet_proj/lenet_support.cpp:191) [1114]  (7.26 ns)

 <State 216>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_39', lenet_proj/lenet_support.cpp:191) [1114]  (7.26 ns)

 <State 217>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_39', lenet_proj/lenet_support.cpp:191) [1114]  (7.26 ns)

 <State 218>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_39', lenet_proj/lenet_support.cpp:191) [1114]  (7.26 ns)

 <State 219>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_39', lenet_proj/lenet_support.cpp:191) [1114]  (7.26 ns)

 <State 220>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_40', lenet_proj/lenet_support.cpp:191) [1130]  (7.26 ns)

 <State 221>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_40', lenet_proj/lenet_support.cpp:191) [1130]  (7.26 ns)

 <State 222>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_40', lenet_proj/lenet_support.cpp:191) [1130]  (7.26 ns)

 <State 223>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_40', lenet_proj/lenet_support.cpp:191) [1130]  (7.26 ns)

 <State 224>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_40', lenet_proj/lenet_support.cpp:191) [1130]  (7.26 ns)

 <State 225>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_41', lenet_proj/lenet_support.cpp:191) [1146]  (7.26 ns)

 <State 226>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_41', lenet_proj/lenet_support.cpp:191) [1146]  (7.26 ns)

 <State 227>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_41', lenet_proj/lenet_support.cpp:191) [1146]  (7.26 ns)

 <State 228>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_41', lenet_proj/lenet_support.cpp:191) [1146]  (7.26 ns)

 <State 229>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_41', lenet_proj/lenet_support.cpp:191) [1146]  (7.26 ns)

 <State 230>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_42', lenet_proj/lenet_support.cpp:191) [1162]  (7.26 ns)

 <State 231>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_42', lenet_proj/lenet_support.cpp:191) [1162]  (7.26 ns)

 <State 232>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_42', lenet_proj/lenet_support.cpp:191) [1162]  (7.26 ns)

 <State 233>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_42', lenet_proj/lenet_support.cpp:191) [1162]  (7.26 ns)

 <State 234>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_42', lenet_proj/lenet_support.cpp:191) [1162]  (7.26 ns)

 <State 235>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_43', lenet_proj/lenet_support.cpp:191) [1178]  (7.26 ns)

 <State 236>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_43', lenet_proj/lenet_support.cpp:191) [1178]  (7.26 ns)

 <State 237>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_43', lenet_proj/lenet_support.cpp:191) [1178]  (7.26 ns)

 <State 238>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_43', lenet_proj/lenet_support.cpp:191) [1178]  (7.26 ns)

 <State 239>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_43', lenet_proj/lenet_support.cpp:191) [1178]  (7.26 ns)

 <State 240>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_44', lenet_proj/lenet_support.cpp:191) [1194]  (7.26 ns)

 <State 241>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_44', lenet_proj/lenet_support.cpp:191) [1194]  (7.26 ns)

 <State 242>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_44', lenet_proj/lenet_support.cpp:191) [1194]  (7.26 ns)

 <State 243>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_44', lenet_proj/lenet_support.cpp:191) [1194]  (7.26 ns)

 <State 244>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_44', lenet_proj/lenet_support.cpp:191) [1194]  (7.26 ns)

 <State 245>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_45', lenet_proj/lenet_support.cpp:191) [1210]  (7.26 ns)

 <State 246>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_45', lenet_proj/lenet_support.cpp:191) [1210]  (7.26 ns)

 <State 247>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_45', lenet_proj/lenet_support.cpp:191) [1210]  (7.26 ns)

 <State 248>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_45', lenet_proj/lenet_support.cpp:191) [1210]  (7.26 ns)

 <State 249>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_45', lenet_proj/lenet_support.cpp:191) [1210]  (7.26 ns)

 <State 250>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_46', lenet_proj/lenet_support.cpp:191) [1226]  (7.26 ns)

 <State 251>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_46', lenet_proj/lenet_support.cpp:191) [1226]  (7.26 ns)

 <State 252>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_46', lenet_proj/lenet_support.cpp:191) [1226]  (7.26 ns)

 <State 253>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_46', lenet_proj/lenet_support.cpp:191) [1226]  (7.26 ns)

 <State 254>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_46', lenet_proj/lenet_support.cpp:191) [1226]  (7.26 ns)

 <State 255>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_47', lenet_proj/lenet_support.cpp:191) [1242]  (7.26 ns)

 <State 256>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_47', lenet_proj/lenet_support.cpp:191) [1242]  (7.26 ns)

 <State 257>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_47', lenet_proj/lenet_support.cpp:191) [1242]  (7.26 ns)

 <State 258>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_47', lenet_proj/lenet_support.cpp:191) [1242]  (7.26 ns)

 <State 259>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_47', lenet_proj/lenet_support.cpp:191) [1242]  (7.26 ns)

 <State 260>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_48', lenet_proj/lenet_support.cpp:191) [1258]  (7.26 ns)

 <State 261>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_48', lenet_proj/lenet_support.cpp:191) [1258]  (7.26 ns)

 <State 262>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_48', lenet_proj/lenet_support.cpp:191) [1258]  (7.26 ns)

 <State 263>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_48', lenet_proj/lenet_support.cpp:191) [1258]  (7.26 ns)

 <State 264>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_48', lenet_proj/lenet_support.cpp:191) [1258]  (7.26 ns)

 <State 265>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_49', lenet_proj/lenet_support.cpp:191) [1274]  (7.26 ns)

 <State 266>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_49', lenet_proj/lenet_support.cpp:191) [1274]  (7.26 ns)

 <State 267>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_49', lenet_proj/lenet_support.cpp:191) [1274]  (7.26 ns)

 <State 268>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_49', lenet_proj/lenet_support.cpp:191) [1274]  (7.26 ns)

 <State 269>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_49', lenet_proj/lenet_support.cpp:191) [1274]  (7.26 ns)

 <State 270>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_50', lenet_proj/lenet_support.cpp:191) [1290]  (7.26 ns)

 <State 271>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_50', lenet_proj/lenet_support.cpp:191) [1290]  (7.26 ns)

 <State 272>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_50', lenet_proj/lenet_support.cpp:191) [1290]  (7.26 ns)

 <State 273>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_50', lenet_proj/lenet_support.cpp:191) [1290]  (7.26 ns)

 <State 274>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_50', lenet_proj/lenet_support.cpp:191) [1290]  (7.26 ns)

 <State 275>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_51', lenet_proj/lenet_support.cpp:191) [1306]  (7.26 ns)

 <State 276>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_51', lenet_proj/lenet_support.cpp:191) [1306]  (7.26 ns)

 <State 277>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_51', lenet_proj/lenet_support.cpp:191) [1306]  (7.26 ns)

 <State 278>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_51', lenet_proj/lenet_support.cpp:191) [1306]  (7.26 ns)

 <State 279>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_51', lenet_proj/lenet_support.cpp:191) [1306]  (7.26 ns)

 <State 280>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_52', lenet_proj/lenet_support.cpp:191) [1322]  (7.26 ns)

 <State 281>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_52', lenet_proj/lenet_support.cpp:191) [1322]  (7.26 ns)

 <State 282>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_52', lenet_proj/lenet_support.cpp:191) [1322]  (7.26 ns)

 <State 283>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_52', lenet_proj/lenet_support.cpp:191) [1322]  (7.26 ns)

 <State 284>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_52', lenet_proj/lenet_support.cpp:191) [1322]  (7.26 ns)

 <State 285>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_53', lenet_proj/lenet_support.cpp:191) [1338]  (7.26 ns)

 <State 286>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_53', lenet_proj/lenet_support.cpp:191) [1338]  (7.26 ns)

 <State 287>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_53', lenet_proj/lenet_support.cpp:191) [1338]  (7.26 ns)

 <State 288>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_53', lenet_proj/lenet_support.cpp:191) [1338]  (7.26 ns)

 <State 289>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_53', lenet_proj/lenet_support.cpp:191) [1338]  (7.26 ns)

 <State 290>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_54', lenet_proj/lenet_support.cpp:191) [1354]  (7.26 ns)

 <State 291>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_54', lenet_proj/lenet_support.cpp:191) [1354]  (7.26 ns)

 <State 292>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_54', lenet_proj/lenet_support.cpp:191) [1354]  (7.26 ns)

 <State 293>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_54', lenet_proj/lenet_support.cpp:191) [1354]  (7.26 ns)

 <State 294>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_54', lenet_proj/lenet_support.cpp:191) [1354]  (7.26 ns)

 <State 295>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_55', lenet_proj/lenet_support.cpp:191) [1370]  (7.26 ns)

 <State 296>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_55', lenet_proj/lenet_support.cpp:191) [1370]  (7.26 ns)

 <State 297>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_55', lenet_proj/lenet_support.cpp:191) [1370]  (7.26 ns)

 <State 298>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_55', lenet_proj/lenet_support.cpp:191) [1370]  (7.26 ns)

 <State 299>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_55', lenet_proj/lenet_support.cpp:191) [1370]  (7.26 ns)

 <State 300>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_56', lenet_proj/lenet_support.cpp:191) [1386]  (7.26 ns)

 <State 301>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_56', lenet_proj/lenet_support.cpp:191) [1386]  (7.26 ns)

 <State 302>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_56', lenet_proj/lenet_support.cpp:191) [1386]  (7.26 ns)

 <State 303>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_56', lenet_proj/lenet_support.cpp:191) [1386]  (7.26 ns)

 <State 304>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_56', lenet_proj/lenet_support.cpp:191) [1386]  (7.26 ns)

 <State 305>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_57', lenet_proj/lenet_support.cpp:191) [1402]  (7.26 ns)

 <State 306>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_57', lenet_proj/lenet_support.cpp:191) [1402]  (7.26 ns)

 <State 307>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_57', lenet_proj/lenet_support.cpp:191) [1402]  (7.26 ns)

 <State 308>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_57', lenet_proj/lenet_support.cpp:191) [1402]  (7.26 ns)

 <State 309>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_57', lenet_proj/lenet_support.cpp:191) [1402]  (7.26 ns)

 <State 310>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_58', lenet_proj/lenet_support.cpp:191) [1418]  (7.26 ns)

 <State 311>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_58', lenet_proj/lenet_support.cpp:191) [1418]  (7.26 ns)

 <State 312>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_58', lenet_proj/lenet_support.cpp:191) [1418]  (7.26 ns)

 <State 313>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_58', lenet_proj/lenet_support.cpp:191) [1418]  (7.26 ns)

 <State 314>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_58', lenet_proj/lenet_support.cpp:191) [1418]  (7.26 ns)

 <State 315>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_59', lenet_proj/lenet_support.cpp:191) [1434]  (7.26 ns)

 <State 316>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_59', lenet_proj/lenet_support.cpp:191) [1434]  (7.26 ns)

 <State 317>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_59', lenet_proj/lenet_support.cpp:191) [1434]  (7.26 ns)

 <State 318>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_59', lenet_proj/lenet_support.cpp:191) [1434]  (7.26 ns)

 <State 319>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_59', lenet_proj/lenet_support.cpp:191) [1434]  (7.26 ns)

 <State 320>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_60', lenet_proj/lenet_support.cpp:191) [1450]  (7.26 ns)

 <State 321>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_60', lenet_proj/lenet_support.cpp:191) [1450]  (7.26 ns)

 <State 322>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_60', lenet_proj/lenet_support.cpp:191) [1450]  (7.26 ns)

 <State 323>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_60', lenet_proj/lenet_support.cpp:191) [1450]  (7.26 ns)

 <State 324>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_60', lenet_proj/lenet_support.cpp:191) [1450]  (7.26 ns)

 <State 325>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_61', lenet_proj/lenet_support.cpp:191) [1466]  (7.26 ns)

 <State 326>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_61', lenet_proj/lenet_support.cpp:191) [1466]  (7.26 ns)

 <State 327>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_61', lenet_proj/lenet_support.cpp:191) [1466]  (7.26 ns)

 <State 328>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_61', lenet_proj/lenet_support.cpp:191) [1466]  (7.26 ns)

 <State 329>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_61', lenet_proj/lenet_support.cpp:191) [1466]  (7.26 ns)

 <State 330>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_62', lenet_proj/lenet_support.cpp:191) [1482]  (7.26 ns)

 <State 331>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_62', lenet_proj/lenet_support.cpp:191) [1482]  (7.26 ns)

 <State 332>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_62', lenet_proj/lenet_support.cpp:191) [1482]  (7.26 ns)

 <State 333>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_62', lenet_proj/lenet_support.cpp:191) [1482]  (7.26 ns)

 <State 334>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_62', lenet_proj/lenet_support.cpp:191) [1482]  (7.26 ns)

 <State 335>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_63', lenet_proj/lenet_support.cpp:191) [1498]  (7.26 ns)

 <State 336>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_63', lenet_proj/lenet_support.cpp:191) [1498]  (7.26 ns)

 <State 337>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_63', lenet_proj/lenet_support.cpp:191) [1498]  (7.26 ns)

 <State 338>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_63', lenet_proj/lenet_support.cpp:191) [1498]  (7.26 ns)

 <State 339>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_63', lenet_proj/lenet_support.cpp:191) [1498]  (7.26 ns)

 <State 340>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_64', lenet_proj/lenet_support.cpp:191) [1514]  (7.26 ns)

 <State 341>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_64', lenet_proj/lenet_support.cpp:191) [1514]  (7.26 ns)

 <State 342>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_64', lenet_proj/lenet_support.cpp:191) [1514]  (7.26 ns)

 <State 343>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_64', lenet_proj/lenet_support.cpp:191) [1514]  (7.26 ns)

 <State 344>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_64', lenet_proj/lenet_support.cpp:191) [1514]  (7.26 ns)

 <State 345>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_65', lenet_proj/lenet_support.cpp:191) [1530]  (7.26 ns)

 <State 346>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_65', lenet_proj/lenet_support.cpp:191) [1530]  (7.26 ns)

 <State 347>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_65', lenet_proj/lenet_support.cpp:191) [1530]  (7.26 ns)

 <State 348>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_65', lenet_proj/lenet_support.cpp:191) [1530]  (7.26 ns)

 <State 349>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_65', lenet_proj/lenet_support.cpp:191) [1530]  (7.26 ns)

 <State 350>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_66', lenet_proj/lenet_support.cpp:191) [1546]  (7.26 ns)

 <State 351>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_66', lenet_proj/lenet_support.cpp:191) [1546]  (7.26 ns)

 <State 352>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_66', lenet_proj/lenet_support.cpp:191) [1546]  (7.26 ns)

 <State 353>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_66', lenet_proj/lenet_support.cpp:191) [1546]  (7.26 ns)

 <State 354>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_66', lenet_proj/lenet_support.cpp:191) [1546]  (7.26 ns)

 <State 355>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_67', lenet_proj/lenet_support.cpp:191) [1562]  (7.26 ns)

 <State 356>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_67', lenet_proj/lenet_support.cpp:191) [1562]  (7.26 ns)

 <State 357>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_67', lenet_proj/lenet_support.cpp:191) [1562]  (7.26 ns)

 <State 358>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_67', lenet_proj/lenet_support.cpp:191) [1562]  (7.26 ns)

 <State 359>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_67', lenet_proj/lenet_support.cpp:191) [1562]  (7.26 ns)

 <State 360>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_68', lenet_proj/lenet_support.cpp:191) [1578]  (7.26 ns)

 <State 361>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_68', lenet_proj/lenet_support.cpp:191) [1578]  (7.26 ns)

 <State 362>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_68', lenet_proj/lenet_support.cpp:191) [1578]  (7.26 ns)

 <State 363>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_68', lenet_proj/lenet_support.cpp:191) [1578]  (7.26 ns)

 <State 364>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_68', lenet_proj/lenet_support.cpp:191) [1578]  (7.26 ns)

 <State 365>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_69', lenet_proj/lenet_support.cpp:191) [1594]  (7.26 ns)

 <State 366>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_69', lenet_proj/lenet_support.cpp:191) [1594]  (7.26 ns)

 <State 367>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_69', lenet_proj/lenet_support.cpp:191) [1594]  (7.26 ns)

 <State 368>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_69', lenet_proj/lenet_support.cpp:191) [1594]  (7.26 ns)

 <State 369>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_69', lenet_proj/lenet_support.cpp:191) [1594]  (7.26 ns)

 <State 370>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_70', lenet_proj/lenet_support.cpp:191) [1610]  (7.26 ns)

 <State 371>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_70', lenet_proj/lenet_support.cpp:191) [1610]  (7.26 ns)

 <State 372>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_70', lenet_proj/lenet_support.cpp:191) [1610]  (7.26 ns)

 <State 373>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_70', lenet_proj/lenet_support.cpp:191) [1610]  (7.26 ns)

 <State 374>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_70', lenet_proj/lenet_support.cpp:191) [1610]  (7.26 ns)

 <State 375>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_71', lenet_proj/lenet_support.cpp:191) [1626]  (7.26 ns)

 <State 376>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_71', lenet_proj/lenet_support.cpp:191) [1626]  (7.26 ns)

 <State 377>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_71', lenet_proj/lenet_support.cpp:191) [1626]  (7.26 ns)

 <State 378>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_71', lenet_proj/lenet_support.cpp:191) [1626]  (7.26 ns)

 <State 379>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_71', lenet_proj/lenet_support.cpp:191) [1626]  (7.26 ns)

 <State 380>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_72', lenet_proj/lenet_support.cpp:191) [1642]  (7.26 ns)

 <State 381>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_72', lenet_proj/lenet_support.cpp:191) [1642]  (7.26 ns)

 <State 382>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_72', lenet_proj/lenet_support.cpp:191) [1642]  (7.26 ns)

 <State 383>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_72', lenet_proj/lenet_support.cpp:191) [1642]  (7.26 ns)

 <State 384>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_72', lenet_proj/lenet_support.cpp:191) [1642]  (7.26 ns)

 <State 385>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_73', lenet_proj/lenet_support.cpp:191) [1658]  (7.26 ns)

 <State 386>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_73', lenet_proj/lenet_support.cpp:191) [1658]  (7.26 ns)

 <State 387>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_73', lenet_proj/lenet_support.cpp:191) [1658]  (7.26 ns)

 <State 388>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_73', lenet_proj/lenet_support.cpp:191) [1658]  (7.26 ns)

 <State 389>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_73', lenet_proj/lenet_support.cpp:191) [1658]  (7.26 ns)

 <State 390>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_74', lenet_proj/lenet_support.cpp:191) [1674]  (7.26 ns)

 <State 391>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_74', lenet_proj/lenet_support.cpp:191) [1674]  (7.26 ns)

 <State 392>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_74', lenet_proj/lenet_support.cpp:191) [1674]  (7.26 ns)

 <State 393>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_74', lenet_proj/lenet_support.cpp:191) [1674]  (7.26 ns)

 <State 394>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_74', lenet_proj/lenet_support.cpp:191) [1674]  (7.26 ns)

 <State 395>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_75', lenet_proj/lenet_support.cpp:191) [1690]  (7.26 ns)

 <State 396>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_75', lenet_proj/lenet_support.cpp:191) [1690]  (7.26 ns)

 <State 397>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_75', lenet_proj/lenet_support.cpp:191) [1690]  (7.26 ns)

 <State 398>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_75', lenet_proj/lenet_support.cpp:191) [1690]  (7.26 ns)

 <State 399>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_75', lenet_proj/lenet_support.cpp:191) [1690]  (7.26 ns)

 <State 400>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_76', lenet_proj/lenet_support.cpp:191) [1706]  (7.26 ns)

 <State 401>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_76', lenet_proj/lenet_support.cpp:191) [1706]  (7.26 ns)

 <State 402>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_76', lenet_proj/lenet_support.cpp:191) [1706]  (7.26 ns)

 <State 403>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_76', lenet_proj/lenet_support.cpp:191) [1706]  (7.26 ns)

 <State 404>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_76', lenet_proj/lenet_support.cpp:191) [1706]  (7.26 ns)

 <State 405>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_77', lenet_proj/lenet_support.cpp:191) [1722]  (7.26 ns)

 <State 406>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_77', lenet_proj/lenet_support.cpp:191) [1722]  (7.26 ns)

 <State 407>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_77', lenet_proj/lenet_support.cpp:191) [1722]  (7.26 ns)

 <State 408>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_77', lenet_proj/lenet_support.cpp:191) [1722]  (7.26 ns)

 <State 409>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_77', lenet_proj/lenet_support.cpp:191) [1722]  (7.26 ns)

 <State 410>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_78', lenet_proj/lenet_support.cpp:191) [1738]  (7.26 ns)

 <State 411>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_78', lenet_proj/lenet_support.cpp:191) [1738]  (7.26 ns)

 <State 412>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_78', lenet_proj/lenet_support.cpp:191) [1738]  (7.26 ns)

 <State 413>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_78', lenet_proj/lenet_support.cpp:191) [1738]  (7.26 ns)

 <State 414>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_78', lenet_proj/lenet_support.cpp:191) [1738]  (7.26 ns)

 <State 415>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_79', lenet_proj/lenet_support.cpp:191) [1754]  (7.26 ns)

 <State 416>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_79', lenet_proj/lenet_support.cpp:191) [1754]  (7.26 ns)

 <State 417>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_79', lenet_proj/lenet_support.cpp:191) [1754]  (7.26 ns)

 <State 418>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_79', lenet_proj/lenet_support.cpp:191) [1754]  (7.26 ns)

 <State 419>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_79', lenet_proj/lenet_support.cpp:191) [1754]  (7.26 ns)

 <State 420>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_80', lenet_proj/lenet_support.cpp:191) [1770]  (7.26 ns)

 <State 421>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_80', lenet_proj/lenet_support.cpp:191) [1770]  (7.26 ns)

 <State 422>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_80', lenet_proj/lenet_support.cpp:191) [1770]  (7.26 ns)

 <State 423>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_80', lenet_proj/lenet_support.cpp:191) [1770]  (7.26 ns)

 <State 424>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_80', lenet_proj/lenet_support.cpp:191) [1770]  (7.26 ns)

 <State 425>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_81', lenet_proj/lenet_support.cpp:191) [1786]  (7.26 ns)

 <State 426>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_81', lenet_proj/lenet_support.cpp:191) [1786]  (7.26 ns)

 <State 427>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_81', lenet_proj/lenet_support.cpp:191) [1786]  (7.26 ns)

 <State 428>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_81', lenet_proj/lenet_support.cpp:191) [1786]  (7.26 ns)

 <State 429>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_81', lenet_proj/lenet_support.cpp:191) [1786]  (7.26 ns)

 <State 430>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_82', lenet_proj/lenet_support.cpp:191) [1805]  (7.26 ns)

 <State 431>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_82', lenet_proj/lenet_support.cpp:191) [1805]  (7.26 ns)

 <State 432>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_82', lenet_proj/lenet_support.cpp:191) [1805]  (7.26 ns)

 <State 433>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_82', lenet_proj/lenet_support.cpp:191) [1805]  (7.26 ns)

 <State 434>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_82', lenet_proj/lenet_support.cpp:191) [1805]  (7.26 ns)

 <State 435>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln191', lenet_proj/lenet_support.cpp:191) of variable 'add_82', lenet_proj/lenet_support.cpp:191 on array 'logits', lenet_proj/lenet_support.cpp:178 [1806]  (2.32 ns)

 <State 436>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('logits_addr', lenet_proj/lenet_support.cpp:196) [1809]  (0 ns)
	'load' operation ('max_val', lenet_proj/lenet_support.cpp:196) on array 'logits', lenet_proj/lenet_support.cpp:178 [1810]  (2.32 ns)

 <State 437>: 2.32ns
The critical path consists of the following:
	'load' operation ('max_val', lenet_proj/lenet_support.cpp:196) on array 'logits', lenet_proj/lenet_support.cpp:178 [1810]  (2.32 ns)

 <State 438>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i', lenet_proj/lenet_support.cpp:199) with incoming values : ('add_ln197', lenet_proj/lenet_support.cpp:197) [1813]  (0 ns)
	'getelementptr' operation ('logits_addr_2', lenet_proj/lenet_support.cpp:199) [1823]  (0 ns)
	'load' operation ('max_val', lenet_proj/lenet_support.cpp:199) on array 'logits', lenet_proj/lenet_support.cpp:178 [1824]  (2.32 ns)

 <State 439>: 7.75ns
The critical path consists of the following:
	'load' operation ('max_val', lenet_proj/lenet_support.cpp:199) on array 'logits', lenet_proj/lenet_support.cpp:178 [1824]  (2.32 ns)
	'fcmp' operation ('tmp_21', lenet_proj/lenet_support.cpp:199) [1838]  (5.43 ns)

 <State 440>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_21', lenet_proj/lenet_support.cpp:199) [1838]  (5.43 ns)
	'and' operation ('and_ln199_1', lenet_proj/lenet_support.cpp:199) [1839]  (0.978 ns)
	'select' operation ('argmax', lenet_proj/lenet_support.cpp:199) [1841]  (0.698 ns)

 <State 441>: 9.2ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_12', lenet_proj/lenet_support.cpp:205) [1848]  (0 ns)
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:205) [1849]  (9.2 ns)

 <State 442>: 9.2ns
The critical path consists of the following:
	bus write on port 'gmem' (lenet_proj/lenet_support.cpp:205) [1850]  (9.2 ns)

 <State 443>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:205) [1851]  (9.2 ns)

 <State 444>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:205) [1851]  (9.2 ns)

 <State 445>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:205) [1851]  (9.2 ns)

 <State 446>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:205) [1851]  (9.2 ns)

 <State 447>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:205) [1851]  (9.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
