;redcode
;assert 1
	SPL 0, -8
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 12, @410
	CMP @15, 0
	ADD 150, 0
	MOV -201, -220
	SUB @15, 0
	SUB @0, @2
	SUB @21, 20
	ADD 210, 61
	ADD 210, 61
	ADD 210, 61
	SLT @0, @2
	DJN -1, @-20
	SUB 0, <-2
	ADD 210, 61
	SUB #72, @200
	ADD 270, 60
	MOV 210, 60
	CMP @15, 0
	ADD @15, 803
	ADD 210, 61
	SLT 210, 61
	SUB 210, 0
	SUB @-127, 100
	CMP @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	CMP @-127, 100
	CMP @-127, 100
	SUB @15, 0
	ADD 150, 0
	CMP @-127, 100
	SPL 0, -8
	SUB @121, 106
	SUB @15, 0
	DAT #150, #9
	MOV 210, 60
	SUB -207, <-120
	ADD #270, <1
	CMP @-127, 100
	CMP 5, @20
	DAT #100, #9
	DJN 5, #23
	JMP 210, 60
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
