<html>
  <head>
  <meta charset="utf-8" />
<meta name="description" content="" />
<meta name="viewport" content="width=device-width, initial-scale=1" />
<title>IC | 1/2顶点</title>
<link rel="shortcut icon" href="https://halftop.github.io/favicon.ico">
<link rel="stylesheet" href="https://halftop.github.io/styles/main.css">

<script src="https://cdn.bootcss.com/highlight.js/9.12.0/highlight.min.js"></script>
<script src="https://cdn.bootcss.com/moment.js/2.23.0/moment.min.js"></script>


  </head>
  <body>
    <div class="main">
      <div class="main-content">
        <div class="site-header">
  <a href="https://halftop.github.io">
  <img class="avatar" src="https://halftop.github.io/images/avatar.png" alt="" width="80px" height="80px">
  </a>
  <h1 class="site-title">
    1/2顶点
  </h1>
  <p class="site-description">
    有输入有输出，才是正确的学习方式。
  </p>
  <div class="menu-container">
    
      
        <a href="/" class="menu">
          首页
        </a>
      
    
      
        <a href="/archives" class="menu">
          归档
        </a>
      
    
      
        <a href="/tags" class="menu">
          标签
        </a>
      
    
      
        <a href="/post/about" class="menu">
          关于
        </a>
      
    
  </div>
</div>

        <div class="current-tag-container">
            <h2 class="title">
                标签：#IC
            </h2> 
        </div>
        <div class="post-container">
  
    <article class="post">
      <a href="https://halftop.github.io/post/verilog-day4">
        <h2 class="post-title">Verilog没有葵花宝典——day4（组合逻辑）</h2>
      </a>
      <div class="post-info">
        <time class="post-time">
          · 2019-04-25 ·
        </time>
        
          <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag">
            # IC
          </a>
        
          <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag">
            # Verilog HDL
          </a>
        
          <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag">
            # 学习笔记
          </a>
        
      </div>
      
        <a href="https://halftop.github.io/post/verilog-day4" class="post-feature-image" style="background-image: url('https://ws1.sinaimg.cn/mw690/7f79daaely1g2endkdglxj22bc1tuqv5.jpg')">
        </a>
      
      <div class="post-abstract">
        <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>什么是竞争和冒险？</li>
<li>设计一个2-4译码器。</li>
<li>输入一个8bit数，输出其中1的个数。如果只能使用1bit全加器，最少需要几个？</li>
<li>如果一个标准单元库只有三个cell：2输入mux(o = s ？a ：b;)，TIEH(输出常数1)，TIEL(输出常数0)，如何实现以下功能？
<ol>
<li>反相器inv</li>
<li>缓冲器buffer</li>
<li>两输入与门and2</li>
<li>两输入或门or2</li>
<li>四输入的mux  mux4</li>
<li>一位全加器 fa</li>
</ol>
</li>
</ol>
</blockquote>

      </di>
    </article>
  
    <article class="post">
      <a href="https://halftop.github.io/post/verilog-day3">
        <h2 class="post-title">Verilog没有葵花宝典——day3（标准单元库）</h2>
      </a>
      <div class="post-info">
        <time class="post-time">
          · 2019-04-24 ·
        </time>
        
          <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag">
            # IC
          </a>
        
          <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag">
            # 学习笔记
          </a>
        
      </div>
      
        <a href="https://halftop.github.io/post/verilog-day3" class="post-feature-image" style="background-image: url('https://ws1.sinaimg.cn/mw690/7f79daaely1g2e4oh2235j20ji0kn3zi.jpg')">
        </a>
      
      <div class="post-abstract">
        <h3 id="题目">题目</h3>
<blockquote>
<ol>
<li>了解目录结构：与前端相关的比如文档(doc)，仿真模型(verilog/vhdl)，标准单元库(synopsys/symbols)。</li>
<li>阅读文档transition time, propagation delay等参数的定义。</li>
<li>阅读文档Power Dissipation/Calculation的描述。</li>
<li>阅读文档Delay calculation的描述。</li>
<li>提供了哪些类型的cell？</li>
<li>Verilog文件中包含了哪些信息？</li>
</ol>
</blockquote>

      </di>
    </article>
  
    <article class="post">
      <a href="https://halftop.github.io/post/verilog-day2">
        <h2 class="post-title">Verilog没有葵花宝典——day2（门电路）</h2>
      </a>
      <div class="post-info">
        <time class="post-time">
          · 2019-04-23 ·
        </time>
        
          <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag">
            # IC
          </a>
        
          <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag">
            # 学习笔记
          </a>
        
      </div>
      
        <a href="https://halftop.github.io/post/verilog-day2" class="post-feature-image" style="background-image: url('https://ws1.sinaimg.cn/mw690/7f79daaely1g2cwp21ozij24c02w04qq.jpg')">
        </a>
      
      <div class="post-abstract">
        <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>画一下电路图：CMOS反相器、与非门、或非门、三态输出门、漏极开路门。</li>
<li>解释一下Vih，Vil，Vol，Voh，Vt，Iddq</li>
<li>CMOS反相器的速度与哪些因素有关？什么是转换时间（transition time）和传播延迟（propagation delay）？</li>
<li>CMOS反相器的功耗主要包括哪几部分？分别与哪些因素相关？</li>
<li>什么是latch-up(闩锁效应)？</li>
<li>相同面积的cmos与非门和或非门哪个更快？</li>
</ol>
</blockquote>

      </di>
    </article>
  
</div>

        <div class="pagination-container">
  
  
</div>

        <div class="site-footer">
  Stop learning,do it!
</div>

<script>
  hljs.initHighlightingOnLoad()
</script>

      </div>
    </div>
  </body>
</html>
