   1              	# 1 "../Startup/startup_XMC1200.s"
   1              	/*****************************************************************************/
   0              	
   2              	/* Startup_XMC1200.s: Startup file for XMC1200 device series                 */
   0              	
   3              	/*****************************************************************************/
   4              	
   5              	/* ********************* Version History *********************************** */
   6              	/* ***************************************************************************
   7              	V1.0, Oct, 02, 2012 PKB:Startup file for XMC1  
   8              	V1.1, Oct, 19, 2012 PKB:ERU and MATH interrupt handlers  
   9              	V1.2, Nov, 02, 2012 PKB:Renamed AllowPLLInitByStartup to AllowClkInitByStartup  
  10              	V1.3, Dec, 10, 2012 PKB:Attributes of XmcVeneerCode section changed  
  11              	V1.4, Dec, 13, 2012 PKB:Removed unwanted interrupts/veneers  
  12              	V1.5, Jan, 26, 2013 PKB:SSW clock support  
  13              	V1.6, Feb, 13, 2013 PKB:Relative path to Device_Data.h  
  14              	V1.7, Feb, 19, 2013 PKB:Included XMC1200_SCU.inc  
  15              	V1.8, Jan, 24, 2014 PKB:Removed AllowClkInitStartup and DAVE Extended init
  16              	V1.9, Feb, 05, 2014 PKB:Removed redundant alignment code from copy+clear funcs
  17              	V1.10, Feb, 14, 2014 PKB:Added software_init_hook and hardware_init_hook
  18              	**************************************************************************** */
  19              	/**
  20              	* @file     Startup_XMC1200.s
  21              	*           XMC1200 Device Series
  22              	* @version  V1.10
  23              	* @date     Feb 2014
  24              	*
  25              	Copyright (C) 2014 Infineon Technologies AG. All rights reserved.
  26              	*
  27              	*
  28              	* @par
  29              	* Infineon Technologies AG (Infineon) is supplying this software for use with 
  30              	* Infineon's microcontrollers.  This file can be freely distributed
  31              	* within development tools that are supporting such microcontrollers.
  32              	*
  33              	* @par
  34              	* THIS SOFTWARE IS PROVIDED AS IS.  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  35              	* OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  36              	* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  37              	* ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  38              	* CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  39              	*
  40              	******************************************************************************/
  41              	#ifdef DAVE_CE
  42              	#include <XMC1200_SCU.inc>
   1              	/*************************************************************************** */
   2              	/**
   3              	* @file     XMC1200_SCU.inc
   4              	*           Infineon XMC Device Series
   5              	* @version  V1.0
   6              	* @date     18 Feb 2013
   7              	*
   8              	Copyright (C) 2013 Infineon Technologies AG. All rights reserved.
   9              	*
  10              	*
  11              	* @par
  12              	* Infineon Technologies AG (Infineon) is supplying this software for use with 
  13              	* Infineon's microcontrollers.  This file can be freely distributed
  14              	* within development tools that are supporting such microcontrollers.
  15              	*
  16              	* @par
  17              	* THIS SOFTWARE IS PROVIDED AS IS.  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  18              	* OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  19              	* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  20              	* ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  21              	* CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  22              	*
  23              	******************************************************************************/
  24              	
  25              	/*****************************************************************************
  26              	************************* Version history ************************************
  27              	V1.0, 18 Feb 2013, PKB, Draft
  28              	*****************************************************************************/
  29              	
  30              	/* ================================================================================ */
  31              	/* ================        struct 'SCU_CLK' Position & Mask        ================ */
  32              	/* ================================================================================ */
  33              	
  34              	
  35              	/* --------------------------------  SCU_CLK_CLKCR  ------------------------------- */
  36              	#define SCU_CLK_CLKCR_FDIV_Pos                0                                                    
  37              	#define SCU_CLK_CLKCR_FDIV_Msk                (0x000000ff << SCU_CLK_CLKCR_FDIV_Pos)               
  38              	#define SCU_CLK_CLKCR_IDIV_Pos                8                                                    
  39              	#define SCU_CLK_CLKCR_IDIV_Msk                (0x000000ff << SCU_CLK_CLKCR_IDIV_Pos)               
  40              	#define SCU_CLK_CLKCR_PCLKSEL_Pos             16                                                   
  41              	#define SCU_CLK_CLKCR_PCLKSEL_Msk             (0x01 << SCU_CLK_CLKCR_PCLKSEL_Pos)                  
  42              	#define SCU_CLK_CLKCR_RTCCLKSEL_Pos           17                                                   
  43              	#define SCU_CLK_CLKCR_RTCCLKSEL_Msk           (0x07 << SCU_CLK_CLKCR_RTCCLKSEL_Pos)                
  44              	#define SCU_CLK_CLKCR_CNTADJ_Pos              20                                                   
  45              	#define SCU_CLK_CLKCR_CNTADJ_Msk              (0x000003ff << SCU_CLK_CLKCR_CNTADJ_Pos)             
  46              	#define SCU_CLK_CLKCR_VDDC2LOW_Pos            30                                                   
  47              	#define SCU_CLK_CLKCR_VDDC2LOW_Msk            (0x01 << SCU_CLK_CLKCR_VDDC2LOW_Pos)                 
  48              	#define SCU_CLK_CLKCR_VDDC2HIGH_Pos           31                                                   
  49              	#define SCU_CLK_CLKCR_VDDC2HIGH_Msk           (0x01 << SCU_CLK_CLKCR_VDDC2HIGH_Pos)                
  50              	
  51              	/* ------------------------------  SCU_CLK_CGATCLR0  ------------------------------ */
  52              	#define SCU_CLK_CGATCLR0_VADC_Pos             0                                                    
  53              	#define SCU_CLK_CGATCLR0_VADC_Msk             (0x01 << SCU_CLK_CGATCLR0_VADC_Pos)                  
  54              	#define SCU_CLK_CGATCLR0_CCU40_Pos            2                                                    
  55              	#define SCU_CLK_CGATCLR0_CCU40_Msk            (0x01 << SCU_CLK_CGATCLR0_CCU40_Pos)                 
  56              	#define SCU_CLK_CGATCLR0_USIC0_Pos            3                                                    
  57              	#define SCU_CLK_CGATCLR0_USIC0_Msk            (0x01 << SCU_CLK_CGATCLR0_USIC0_Pos)                 
  58              	#define SCU_CLK_CGATCLR0_BCCU0_Pos            4                                                    
  59              	#define SCU_CLK_CGATCLR0_BCCU0_Msk            (0x01 << SCU_CLK_CGATCLR0_BCCU0_Pos)                 
  60              	#define SCU_CLK_CGATCLR0_LEDTS0_Pos           5                                                    
  61              	#define SCU_CLK_CGATCLR0_LEDTS0_Msk           (0x01 << SCU_CLK_CGATCLR0_LEDTS0_Pos)                
  62              	#define SCU_CLK_CGATCLR0_LEDTS1_Pos           6                                                    
  63              	#define SCU_CLK_CGATCLR0_LEDTS1_Msk           (0x01 << SCU_CLK_CGATCLR0_LEDTS1_Pos)                
  64              	#define SCU_CLK_CGATCLR0_WDT_Pos              9                                                    
  65              	#define SCU_CLK_CGATCLR0_WDT_Msk              (0x01 << SCU_CLK_CGATCLR0_WDT_Pos)                   
  66              	#define SCU_CLK_CGATCLR0_RTC_Pos              10                                                   
  67              	#define SCU_CLK_CGATCLR0_RTC_Msk              (0x01 << SCU_CLK_CGATCLR0_RTC_Pos)                   
  68              	...
  43              	#include "../Dave/Generated/inc/DAVESupport/Device_Data.h"
   1              	/*******************************************************************************
   2              	**  DAVE App Name : DAVESupport       App Version: 1.0.44               
   3              	**  This file is generated by DAVE, User modification to this file will be    **
   4              	**  overwritten at the next code generation.                                  **
   5              	*******************************************************************************/
   6              	
   7              	/**************************************************************************//**
   8              	 *
   9              	 * Copyright (C) 2011 Infineon Technologies AG. All rights reserved.
  10              	 *
  11              	 * Infineon Technologies AG (Infineon) is supplying this software for use with
  12              	 * Infineon's microcontrollers.
  13              	 * This file can be freely distributed within development tools that are
  14              	 * supporting such microcontrollers.
  15              	 *
  16              	 * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17              	 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18              	 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19              	 * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
  20              	 * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21              	 *
  22              	********************************************************************************
  23              	**                                                                            **
  24              	**                                                                            **
  25              	** PLATFORM : Infineon <Microcontroller name, step>                           **
  26              	**                                                                            **
  27              	** COMPILER : Compiler Independent                                            **
  28              	**                                                                            **
  29              	** MODIFICATION DATE : Jan  22, 2014                                       **
  30              	**                                                                            **
  31              	*******************************************************************************/
  32              	
  33              	/**
  34              	 * @file  Device_Data.h
  35              	 *
  36              	 * @brief This file contains clock definition 
  37              	 *        prototypes.
  38              	 * 22 Jan 2014 v1.0.40 Initial version.
  39              	 *
  40              	 */
  41              	
  42              	#ifndef _DEVICE_DATA_H_
  43              	#define _DEVICE_DATA_H_
  44              	
  45              	#ifdef __cplusplus
  46              	extern "C" {
  47              	#endif
  48              	  
  49              	#include "../../inc/CLK002/CLKVAL_SSW.h"  
   1              	/*******************************************************************************
   2              	**  DAVE App Name : CLK002       App Version: 1.0.8               
   3              	**  This file is generated by DAVE, User modification to this file will be    **
   4              	**  overwritten at the next code generation.                                  **
   5              	*******************************************************************************/
   6              	
   7              	
   8              	
   9              	
  10              	
  11              	/******************************************************************************
  12              	 *
  13              	 * Copyright (C) 2013 Infineon Technologies AG. All rights reserved.
  14              	 *
  15              	 * Infineon Technologies AG (Infineon) is supplying this software for use with
  16              	 * Infineon's microcontrollers.
  17              	 * This file can be freely distributed within development tools that are
  18              	 * supporting such microcontrollers.
  19              	 *
  20              	 * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  21              	 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  22              	 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  23              	 * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
  24              	 * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  25              	 *
  26              	********************************************************************************
  27              	**                                                                            **
  28              	**                                                                            **
  29              	** PLATFORM : Infineon XMC1xxx Series                                         **
  30              	**                                                                            **
  31              	** COMPILER : Compiler Independent                                            **
  32              	**                                                                            **
  33              	** AUTHOR   : App Developer                                                   **
  34              	**                                                                            **
  35              	** MAY BE CHANGED BY USER [Yes/No]: Yes                                       **
  36              	**                                                                            **
  37              	** MODIFICATION DATE : Oct 30, 2013                                           **
  38              	**                                                                            **
  39              	*******************************************************************************/
  40              	
  41              	/*******************************************************************************
  42              	**                       Author(s) Identity                                   **
  43              	********************************************************************************
  44              	**                                                                            **
  45              	** Initials     Name                                                          **
  46              	** ---------------------------------------------------------------------------**
  47              	** Yogesh       App Developer                                                 **
  48              	*******************************************************************************/
  49              	/* Revision History
  50              	 *****************************************************************************
  51              	 *Date           Version   Remarks
  52              	 * 18 Jan 2013   v1.0.0    Initial Version
  53              	 * 04 Sep 2013   v1.0.4    Added support for XMC1201, XMC1202, XMC1301 devices
  54              	 *
  55              	 *
  56              	*/
  57              	/**
  58              	 * @file CLKVAL_SSW.h
  59              	 *
  60              	 * @brief  Header file for Clock App
  61              	 *
  62              	 */
  63              	
  64              	#ifndef CLKVAL_SSW_H_
  65              	#define CLKVAL_SSW_H_
  66              	
  67              	/* Support for C++ codebase */
  68              	#ifdef __cplusplus
  69              	extern "C" {
  70              	#endif
  71              	
  72              	/*******************************************************************************
  73              	**                           Include Files                                    **
  74              	*******************************************************************************/
  75              	
  76              	/*******************************************************************************
  77              	**                      Global Macro Definitions                              **
  78              	*******************************************************************************/
  79              	
  80              	/**
  81              	 * @ingroup CLK002_publicparam
  82              	 * @{
  83              	 */
  84              	
  85              	
  86              	/**
  87              	 * @}
  88              	 */
  89              	
  90              	/*******************************************************************************
  91              	**                      Global Macro Definitions                              **
  92              	*******************************************************************************/
  93              	/*System Software Data, used during Startup*/
  94              	
  95              	#define   CLK002_SSW_PCLKSEL            (0)
  96              	#define   CLK002_SSW_IDIV               (4)      
  97              	#define   CLK002_SSW_FDIV               (0)    
  98              	#define   CLK002_SSW_RTCCLKSEL          (0)
  99              	
 100              	#define   CLKVAL1_SSW        ((CLK002_SSW_PCLKSEL<<SCU_CLK_CLKCR_PCLKSEL_Pos)&\
 101              	                             SCU_CLK_CLKCR_PCLKSEL_Msk)|\
 102              	                             ((CLK002_SSW_IDIV<<SCU_CLK_CLKCR_IDIV_Pos)&\
 103              	                             SCU_CLK_CLKCR_IDIV_Msk)|\
 104              	                             ((CLK002_SSW_FDIV<<SCU_CLK_CLKCR_FDIV_Pos)&\
 105              	                             SCU_CLK_CLKCR_FDIV_Msk)|\
 106              	                             ((CLK002_SSW_RTCCLKSEL<<\
 107              	                             SCU_CLK_CLKCR_RTCCLKSEL_Pos)&\
 108              	                             SCU_CLK_CLKCR_RTCCLKSEL_Msk)
 109              	
 110              	
 111              	#define    CLK002_CGAT_VADCSHS          (0)
 112              	#define    CLK002_CGAT_CCU8             (0)
 113              	#define    CLK002_CGAT_CCU4             (0)
 114              	#define    CLK002_CGAT_USIC             (0)
 115              	#define    CLK002_CGAT_BCCU             (0)
 116              	#define    CLK002_CGAT_LEDTS0           (0)
 117              	#define    CLK002_CGAT_LEDTS1           (0)
 118              	#define    CLK002_CGAT_POSIF            (0)
 119              	#define    CLK002_CGAT_MATH             (0)
 120              	#define    CLK002_CGAT_WDT              (0)
 121              	#define    CLK002_CGAT_RTC              (0)
 122              	
 123              	#define    CLKVAL2_SSW     (CLK002_CGAT_VADCSHS<<SCU_CLK_CGATCLR0_VADC_Pos) |\
 124              	                           (CLK002_CGAT_CCU4<<SCU_CLK_CGATCLR0_CCU40_Pos)|\
  50              	
  44              	#else
  45              	#define CLKVAL1_SSW 0x80000000
  46              	#define CLKVAL2_SSW 0x80000000
  47              	#endif
  48              	
  49              	/* A macro to define vector table entries */
  50              	.macro Entry Handler
  51              	   .long \Handler
  52              	.endm
  53              	
  54              	/* A couple of macros to ease definition of the various handlers */
  55              	.macro Insert_ExceptionHandler Handler_Func 
  56              	   .weak \Handler_Func
  58              	   \Handler_Func:
  59              	   B  .
  61              	.endm    
  62              	
  63              	/* ================== START OF VECTOR TABLE DEFINITION ====================== */
  64              	/* Vector Table - This is indirectly branched to through the veneers */
  65              	    .syntax unified   
  66              	    .cpu cortex-m0
  67              	
  68              	    .section ".Xmc1200.reset"
  69              	    .globl  __Xmc1200_interrupt_vector_cortex_m
  71              	
  72              	__Xmc1200_interrupt_vector_cortex_m:
  73 0000 00000000 	    .long   __Xmc1200_stack             /* Top of Stack                 */
  74 0004 00000000 	    .long   __Xmc1200_reset_cortex_m    /* Reset Handler                */
  75              	/* 
  76              	 * All entries below are redundant for M0, but are retained because they can
  77              	 * in the future be directly ported to M0 Plus devices.
  78              	 */
  79 0008 00000000 	    Entry   NMI_Handler                 /* NMI Handler                  */
  80 000c 00000000 	    Entry   HardFault_Handler           /* Hard Fault Handler           */
  81 0010 00040000 	    .long   CLKVAL1_SSW                 /* Reserved                     */
  82 0014 00000000 	    .long   CLKVAL2_SSW                 /* Reserved                     */
  83              	#ifdef RETAIN_VECTOR_TABLE
  84              	    .long   0                           /* Reserved                     */
  85              	    .long   0                           /* Reserved                     */
  86              	    .long   0                           /* Reserved                     */
  87              	    .long   0                           /* Reserved                     */
  88              	    .long   0                           /* Reserved                     */
  89              	    Entry   SVC_Handler                 /* SVCall Handler               */
  90              	    .long   0                           /* Reserved                     */
  91              	    .long   0                           /* Reserved                     */
  92              	    Entry   PendSV_Handler              /* PendSV Handler               */
  93              	    Entry   SysTick_Handler             /* SysTick Handler              */
  94              	
  95              	    /* Interrupt Handlers for Service Requests (SR) from XMC1200 Peripherals */
  96              	    Entry   SCU_0_IRQHandler            /* Handler name for SR SCU_0     */
  97              	    Entry   SCU_1_IRQHandler            /* Handler name for SR SCU_1     */
  98              	    Entry   SCU_2_IRQHandler            /* Handler name for SR SCU_2     */
  99              	    Entry   ERU0_0_IRQHandler           /* Handler name for SR ERU0_0    */
 100              	    Entry   ERU0_1_IRQHandler           /* Handler name for SR ERU0_1    */
 101              	    Entry   ERU0_2_IRQHandler           /* Handler name for SR ERU0_2    */
 102              	    Entry   ERU0_3_IRQHandler           /* Handler name for SR ERU0_3    */
 103              	    .long   0                           /* Not Available                 */
 104              	    .long   0                           /* Not Available                 */
 105              	    Entry   USIC0_0_IRQHandler          /* Handler name for SR USIC0_0   */
 106              	    Entry   USIC0_1_IRQHandler          /* Handler name for SR USIC0_1   */
 107              	    Entry   USIC0_2_IRQHandler          /* Handler name for SR USIC0_2   */
 108              	    Entry   USIC0_3_IRQHandler          /* Handler name for SR USIC0_3   */
 109              	    Entry   USIC0_4_IRQHandler          /* Handler name for SR USIC0_4   */
 110              	    Entry   USIC0_5_IRQHandler          /* Handler name for SR USIC0_5   */
 111              	    Entry   VADC0_C0_0_IRQHandler       /* Handler name for SR VADC0_C0_0  */
 112              	    Entry   VADC0_C0_1_IRQHandler       /* Handler name for SR VADC0_C0_1  */
 113              	    Entry   VADC0_G0_0_IRQHandler       /* Handler name for SR VADC0_G0_0  */
 114              	    Entry   VADC0_G0_1_IRQHandler       /* Handler name for SR VADC0_G0_1  */
 115              	    Entry   VADC0_G1_0_IRQHandler       /* Handler name for SR VADC0_G1_0  */
 116              	    Entry   VADC0_G1_1_IRQHandler       /* Handler name for SR VADC0_G1_1  */
 117              	    Entry   CCU40_0_IRQHandler          /* Handler name for SR CCU40_0   */
 118              	    Entry   CCU40_1_IRQHandler          /* Handler name for SR CCU40_1   */
 119              	    Entry   CCU40_2_IRQHandler          /* Handler name for SR CCU40_2   */
 120              	    Entry   CCU40_3_IRQHandler          /* Handler name for SR CCU40_3   */
 121              	    .long   0                           /* Not Available                 */
 122              	    .long   0                           /* Not Available                 */
 123              	    .long   0                           /* Not Available                 */
 124              	    .long   0                           /* Not Available                 */
 125              	    Entry   LEDTS0_0_IRQHandler         /* Handler name for SR LEDTS0_0  */
 126              	    Entry   LEDTS1_0_IRQHandler         /* Handler name for SR LEDTS1_0  */
 127              	    Entry   BCCU0_0_IRQHandler          /* Handler name for SR BCCU0_0  */
 128              	#endif
 129              	
 131              	/* ================== END OF VECTOR TABLE DEFINITION ======================= */
 132              	
 133              	/* ================== START OF VECTOR ROUTINES ============================= */
 134              	    .thumb 
 135              	/* ======================================================================== */
 136              	/* Reset Handler */
 137              	
 138              	    .thumb_func 
 139              	    .globl  __Xmc1200_reset_cortex_m
 141              	__Xmc1200_reset_cortex_m:
 142              	    .fnstart
 143              	
 144              	    /* C routines are likely to be called. Setup the stack now */
 145              	    /* This is already setup by BootROM,hence this step is optional */ 
 146 0018 0248     	    LDR R0,=__Xmc1200_stack
 147 001a 8546     	    MOV SP,R0
 148              	
 149              	    /* Launch custom pre-program loading startup procedure */
 150 001c 0248     	    LDR R0,=hardware_init_hook
 151 001e 8047     	    BLX R0
 152              	    
 153              	    /* Branch to the program loader */
 154 0020 FEE7     	    B       __Xmc1200_Program_Loader 
 155              	    
 156 0022 00000000 	    .pool
 156      00000000 
 156      0000
 157              	    .cantunwind
 158              	    .fnend
 160              	/* ======================================================================== */
 161              	/* __Xmc1200_reset must yield control to __Xmc1200_Program_Loader before control
 162              	   to C land is given */
 163              	   .section .Xmc1200.postreset,"x",%progbits
 164              	   __Xmc1200_Program_Loader:
 165              	   .fnstart
 166              	   /* Memories are accessible now*/
 167              	   
 168              	   /* DATA COPY */
 169              	   /* R0 = Start address, R1 = Destination address, R2 = Size */
 170 0000 1648     	   LDR R0, =DataLoadAddr
 171 0002 1749     	   LDR R1, =__Xmc1200_sData
 172 0004 174A     	   LDR R2, =__Xmc1200_Data_Size
 173              	
 174              	   /* Is there anything to be copied? */
 175 0006 002A     	   CMP R2,#0
 176 0008 07D0     	   BEQ SKIPCOPY
 177              	
 178              	STARTCOPY:
 179              	   /* 
 180              	      R2 contains byte count. Change it to word count. It is ensured in the 
 181              	      linker script that the length is always word aligned.
 182              	   */
 183 000a 9208     	   LSRS R2,R2,#2 /* Divide by 4 to obtain word count */
 184              	
 185              	   /* The proverbial loop from the schooldays */
 186              	COPYLOOP:
 187 000c 0368     	   LDR R3,[R0]
 188 000e 0B60     	   STR R3,[R1]
 189 0010 013A     	   SUBS R2,#1
 190 0012 02D0     	   BEQ SKIPCOPY
 191 0014 0430     	   ADDS R0,#4
 192 0016 0431     	   ADDS R1,#4
 193 0018 F8E7     	   B COPYLOOP
 194              	    
 195              	SKIPCOPY:
 196              	   /* BSS CLEAR */
 197 001a 1348     	   LDR R0, =__Xmc1200_sBSS     /* Start of BSS */
 198 001c 1349     	   LDR R1, =__Xmc1200_BSS_Size /* BSS size in bytes */
 199              	
 200              	   /* Find out if there are items assigned to BSS */   
 201 001e 0029     	   CMP R1,#0 
 202 0020 06D0     	   BEQ SKIPCLEAR
 203              	
 204              	STARTCLEAR:
 205 0022 8908     	   LSRS R1,R1,#2            /* BSS size in words */
 206              	   
 207 0024 0022     	   MOVS R2,#0
 208              	CLEARLOOP:
 209 0026 0260     	   STR R2,[R0]
 210 0028 0139     	   SUBS R1,#1
 211 002a 01D0     	   BEQ SKIPCLEAR
 212 002c 0430     	   ADDS R0,#4
 213 002e FAE7     	   B CLEARLOOP
 214              	    
 215              	SKIPCLEAR:
 216              	
 217              	   /* VENEER COPY */
 218              	   /* R0 = Start address, R1 = Destination address, R2 = Size */
 219 0030 0F48     	   LDR R0, =VeneerLoadAddr
 220 0032 1049     	   LDR R1, =VeneerStart
 221 0034 104A     	   LDR R2, =VeneerSize
 222              	
 223              	STARTVENEERCOPY:
 224              	   /* 
 225              	      R2 contains byte count. Change it to word count. It is ensured in the 
 226              	      linker script that the length is always word aligned.
 227              	   */
 228 0036 9208     	   LSRS R2,R2,#2 /* Divide by 4 to obtain word count */
 229              	
 230              	   /* The proverbial loop from the schooldays */
 231              	VENEERCOPYLOOP:
 232 0038 0368     	   LDR R3,[R0]
 233 003a 0B60     	   STR R3,[R1]
 234 003c 013A     	   SUBS R2,#1
 235 003e 02D0     	   BEQ SKIPVENEERCOPY
 236 0040 0430     	   ADDS R0,#4
 237 0042 0431     	   ADDS R1,#4
 238 0044 F8E7     	   B VENEERCOPYLOOP
 239              	    
 240              	SKIPVENEERCOPY:
 241              	
 242              	   /* Reset stack pointer before zipping off to user application, Optional */
 243 0046 0D48     	   LDR R0,=__Xmc1200_stack 
 244 0048 8546     	   MOV SP,R0
 245              	
 246              	   /* Perform System Initialization */   
 247 004a 0D48     	   LDR R0,=SystemInit
 248 004c 8047     	   BLX R0
 249              	
 250              	   /* Launch custom post-program loading startup procedure */
 251 004e 0D48     	   LDR R0,=software_init_hook
 252 0050 8047     	   BLX R0
 253              	
 254 0052 0020     	   MOVS R0,#0
 255 0054 0021     	   MOVS R1,#0
 256 0056 0C4A     	   LDR R2, =main
 257 0058 9746     	   MOV PC,R2
 258              	
 259 005a 00000000 	   .pool
 259      00000000 
 259      00000000 
 259      00000000 
 259      00000000 
 260              	   .cantunwind
 261              	   .fnend
 263              	/* ======================================================================== */
 264              	/* ========== START OF EXCEPTION HANDLER DEFINITION ======================== */
 265              	
 266              	/* Default exception Handlers - Users may override this default functionality by
 267              	   defining handlers of the same name in their C code */
 268              	    .thumb 
 269              	    .text
 270              	
 271 0000 FEE7     	    Insert_ExceptionHandler NMI_Handler
 272              	/* ======================================================================== */
 273 0002 FEE7     	    Insert_ExceptionHandler HardFault_Handler
 274              	/* ======================================================================== */
 275 0004 FEE7     	    Insert_ExceptionHandler SVC_Handler
 276              	/* ======================================================================== */
 277 0006 FEE7     	    Insert_ExceptionHandler PendSV_Handler
 278              	/* ======================================================================== */
 279 0008 FEE7     	    Insert_ExceptionHandler SysTick_Handler
 280              	
 281              	/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */
 282              	
 283              	/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */
 284              	
 285              	/* IRQ Handlers */
 286 000a FEE7     	    Insert_ExceptionHandler SCU_0_IRQHandler
 287              	/* ======================================================================== */
 288 000c FEE7     	    Insert_ExceptionHandler SCU_1_IRQHandler
 289              	/* ======================================================================== */
 290 000e FEE7     	    Insert_ExceptionHandler SCU_2_IRQHandler
 291              	/* ======================================================================== */
 292 0010 FEE7     	    Insert_ExceptionHandler ERU0_0_IRQHandler
 293              	/* ======================================================================== */
 294 0012 FEE7     	    Insert_ExceptionHandler ERU0_1_IRQHandler
 295              	/* ======================================================================== */
 296 0014 FEE7     	    Insert_ExceptionHandler ERU0_2_IRQHandler
 297              	/* ======================================================================== */
 298 0016 FEE7     	    Insert_ExceptionHandler ERU0_3_IRQHandler
 299              	/* ======================================================================== */
 300 0018 FEE7     	    Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 301              	/* ======================================================================== */
 302 001a FEE7     	    Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 303              	/* ======================================================================== */
 304 001c FEE7     	    Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 305              	/* ======================================================================== */
 306 001e FEE7     	    Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 307              	/* ======================================================================== */
 308 0020 FEE7     	    Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 309              	/* ======================================================================== */
 310 0022 FEE7     	    Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 311              	/* ======================================================================== */
 312 0024 FEE7     	    Insert_ExceptionHandler CCU40_0_IRQHandler
 313              	/* ======================================================================== */
 314 0026 FEE7     	    Insert_ExceptionHandler CCU40_1_IRQHandler
 315              	/* ======================================================================== */
 316 0028 FEE7     	    Insert_ExceptionHandler CCU40_2_IRQHandler
 317              	/* ======================================================================== */
 318 002a FEE7     	    Insert_ExceptionHandler CCU40_3_IRQHandler
 319              	/* ======================================================================== */
 320 002c FEE7     	    Insert_ExceptionHandler USIC0_0_IRQHandler
 321              	/* ======================================================================== */
 322 002e FEE7     	    Insert_ExceptionHandler USIC0_1_IRQHandler
 323              	/* ======================================================================== */
 324 0030 FEE7     	    Insert_ExceptionHandler USIC0_2_IRQHandler
 325              	/* ======================================================================== */
 326 0032 FEE7     	    Insert_ExceptionHandler USIC0_3_IRQHandler
 327              	/* ======================================================================== */
 328 0034 FEE7     	    Insert_ExceptionHandler USIC0_4_IRQHandler
 329              	/* ======================================================================== */
 330 0036 FEE7     	    Insert_ExceptionHandler USIC0_5_IRQHandler
 331              	/* ======================================================================== */
 332 0038 FEE7     	    Insert_ExceptionHandler LEDTS0_0_IRQHandler
 333              	/* ======================================================================== */
 334 003a FEE7     	    Insert_ExceptionHandler LEDTS1_0_IRQHandler
 335              	/* ======================================================================== */
 336 003c FEE7     	    Insert_ExceptionHandler BCCU0_0_IRQHandler
 337              	/* ======================================================================== */
 338              	/* ======================================================================== */
 339              	
 340              	/* ==================VENEERS VENEERS VENEERS VENEERS VENEERS=============== */
 341              	    .section ".XmcVeneerCode","ax",%progbits
 342              	.globl HardFault_Veneer
 343              	HardFault_Veneer:
 344 0000 2C48     	    LDR R0, =HardFault_Handler
 345 0002 8746     	    MOV PC,R0
 346 0004 00000000 	    .long 0
 347 0008 00000000 	    .long 0
 348 000c 00000000 	    .long 0
 349 0010 00000000 	    .long 0
 350 0014 00000000 	    .long 0
 351 0018 00000000 	    .long 0
 352 001c 00000000 	    .long 0
 353              	    
 354              	/* ======================================================================== */
 355              	.globl SVC_Veneer
 356              	SVC_Veneer:
 357 0020 2548     	    LDR R0, =SVC_Handler
 358 0022 8746     	    MOV PC,R0
 359 0024 00000000 	    .long 0
 360 0028 00000000 	    .long 0
 361              	/* ======================================================================== */
 362              	.globl PendSV_Veneer
 363              	PendSV_Veneer:
 364 002c 2348     	    LDR R0, =PendSV_Handler
 365 002e 8746     	    MOV PC,R0
 366              	/* ======================================================================== */
 367              	.globl SysTick_Veneer 
 368              	SysTick_Veneer:
 369 0030 2348     	    LDR R0, =SysTick_Handler
 370 0032 8746     	    MOV PC,R0
 371              	/* ======================================================================== */
 372              	.globl SCU_0_Veneer 
 373              	SCU_0_Veneer:
 374 0034 2348     	    LDR R0, =SCU_0_IRQHandler
 375 0036 8746     	    MOV PC,R0
 376              	/* ======================================================================== */
 377              	.globl SCU_1_Veneer 
 378              	SCU_1_Veneer:
 379 0038 2348     	    LDR R0, =SCU_1_IRQHandler
 380 003a 8746     	    MOV PC,R0
 381              	/* ======================================================================== */
 382              	.globl SCU_2_Veneer
 383              	SCU_2_Veneer:
 384 003c 2348     	    LDR R0, =SCU_2_IRQHandler
 385 003e 8746     	    MOV PC,R0
 386              	/* ======================================================================== */
 387              	.globl SCU_3_Veneer 
 388              	SCU_3_Veneer:
 389 0040 2348     	    LDR R0, =ERU0_0_IRQHandler
 390 0042 8746     	    MOV PC,R0
 391              	/* ======================================================================== */
 392              	.globl SCU_4_Veneer 
 393              	SCU_4_Veneer:
 394 0044 2348     	    LDR R0, =ERU0_1_IRQHandler
 395 0046 8746     	    MOV PC,R0
 396              	/* ======================================================================== */
 397              	.globl SCU_5_Veneer 
 398              	SCU_5_Veneer:
 399 0048 2348     	    LDR R0, =ERU0_2_IRQHandler
 400 004a 8746     	    MOV PC,R0
 401              	/* ======================================================================== */
 402              	.globl SCU_6_Veneer 
 403              	SCU_6_Veneer:
 404 004c 2348     	    LDR R0, =ERU0_3_IRQHandler
 405 004e 8746     	    MOV PC,R0
 406 0050 00000000 	    .long 0
 407 0054 00000000 	    .long 0
 408              	/* ======================================================================== */
 409              	.globl USIC0_0_Veneer
 410              	USIC0_0_Veneer:
 411 0058 2148     	    LDR R0, =USIC0_0_IRQHandler
 412 005a 8746     	    MOV PC,R0
 413              	/* ======================================================================== */
 414              	.globl USIC0_1_Veneer
 415              	USIC0_1_Veneer:
 416 005c 2148     	    LDR R0, =USIC0_1_IRQHandler
 417 005e 8746     	    MOV PC,R0
 418              	/* ======================================================================== */
 419              	.globl USIC0_2_Veneer
 420              	USIC0_2_Veneer:
 421 0060 2148     	    LDR R0, =USIC0_2_IRQHandler
 422 0062 8746     	    MOV PC,R0
 423              	/* ======================================================================== */
 424              	.globl USIC0_3_Veneer
 425              	USIC0_3_Veneer:
 426 0064 2148     	    LDR R0, =USIC0_3_IRQHandler
 427 0066 8746     	    MOV PC,R0
 428              	/* ======================================================================== */
 429              	.globl USIC0_4_Veneer
 430              	USIC0_4_Veneer:
 431 0068 2148     	    LDR R0, =USIC0_4_IRQHandler
 432 006a 8746     	    MOV PC,R0
 433              	/* ======================================================================== */
 434              	.globl USIC0_5_Veneer
 435              	USIC0_5_Veneer:
 436 006c 2148     	    LDR R0, =USIC0_5_IRQHandler
 437 006e 8746     	    MOV PC,R0
 438              	/* ======================================================================== */
 439              	.globl VADC0_C0_0_Veneer 
 440              	VADC0_C0_0_Veneer:
 441 0070 2148     	    LDR R0, =VADC0_C0_0_IRQHandler
 442 0072 8746     	    MOV PC,R0
 443              	/* ======================================================================== */
 444              	.globl VADC0_C0_1_Veneer
 445              	VADC0_C0_1_Veneer:
 446 0074 2148     	    LDR R0, =VADC0_C0_1_IRQHandler
 447 0076 8746     	    MOV PC,R0
 448              	/* ======================================================================== */
 449              	.globl VADC0_G0_0_Veneer
 450              	VADC0_G0_0_Veneer:
 451 0078 2148     	    LDR R0, =VADC0_G0_0_IRQHandler
 452 007a 8746     	    MOV PC,R0
 453              	/* ======================================================================== */
 454              	.globl VADC0_G0_1_Veneer
 455              	VADC0_G0_1_Veneer:
 456 007c 2148     	    LDR R0, =VADC0_G0_1_IRQHandler
 457 007e 8746     	    MOV PC,R0
 458              	/* ======================================================================== */
 459              	.globl VADC0_G1_0_Veneer
 460              	VADC0_G1_0_Veneer:
 461 0080 2148     	    LDR R0, =VADC0_G1_0_IRQHandler
 462 0082 8746     	    MOV PC,R0
 463              	/* ======================================================================== */
 464              	.globl VADC0_G1_1_Veneer
 465              	VADC0_G1_1_Veneer:
 466 0084 2148     	    LDR R0, =VADC0_G1_1_IRQHandler
 467 0086 8746     	    MOV PC,R0
 468              	/* ======================================================================== */
 469              	.globl CCU40_0_Veneer
 470              	CCU40_0_Veneer:
 471 0088 2148     	    LDR R0, =CCU40_0_IRQHandler
 472 008a 8746     	    MOV PC,R0
 473              	/* ======================================================================== */
 474              	.globl CCU40_1_Veneer
 475              	CCU40_1_Veneer:
 476 008c 2148     	    LDR R0, =CCU40_1_IRQHandler
 477 008e 8746     	    MOV PC,R0
 478              	/* ======================================================================== */
 479              	.globl CCU40_2_Veneer
 480              	CCU40_2_Veneer:
 481 0090 2148     	    LDR R0, =CCU40_2_IRQHandler
 482 0092 8746     	    MOV PC,R0
 483              	/* ======================================================================== */
 484              	.globl CCU40_3_Veneer
 485              	CCU40_3_Veneer:
 486 0094 2148     	    LDR R0, =CCU40_3_IRQHandler
 487 0096 8746     	    MOV PC,R0
 488 0098 00000000 	    .long 0
 489 009c 00000000 	    .long 0
 490 00a0 00000000 	    .long 0
 491 00a4 00000000 	    .long 0
 492              	/* ======================================================================== */
 493              	.globl LEDTS0_0_Veneer
 494              	LEDTS0_0_Veneer:
 495 00a8 1D48     	    LDR R0, =LEDTS0_0_IRQHandler
 496 00aa 8746     	    MOV PC,R0
 497              	/* ======================================================================== */
 498              	.globl LEDTS1_0_Veneer
 499              	LEDTS1_0_Veneer:
 500 00ac 1D48     	    LDR R0, =LEDTS1_0_IRQHandler
 501 00ae 8746     	    MOV PC,R0
 502              	/* ======================================================================== */
 503              	    .globl BCCU0_0_Veneer
 504              	BCCU0_0_Veneer:
 505 00b0 1D48     	    LDR R0, =BCCU0_0_IRQHandler
 506 00b2 8746     	    MOV PC,R0
 507              	
 508              	/* ======================================================================== */
 509              	/* ======================================================================== */
 510              	
 511              	/* ============= END OF INTERRUPT HANDLER DEFINITION ======================== */
 512              	     .section ".XmcStartup"
 513              	
 514              	 /* ======  Definition of the default weak software_init_hook function =========
 515              	   Applications can customize their startup procedure by defining their version
 516              	   of software_init_hook and hardware_init_hook. It must be expressly noted that access to 
 517              	   global variables in hardware_init_hook is strictly prohibited because the program loading 
 518              	   has not been started.
 519              	 */
 520              	     .weak software_init_hook
 522              	software_init_hook:
 523 0000 C046     	     NOP
 524 0002 7047     	     BX LR
 526              	
 527              	     .weak hardware_init_hook
 529              	hardware_init_hook:
 530 0004 C046     	     NOP
 531 0006 7047     	     BX LR
 533              	
 534              	     .end
DEFINED SYMBOLS
../Startup/startup_XMC1200.s:72     .Xmc1200.reset:00000000 __Xmc1200_interrupt_vector_cortex_m
../Startup/startup_XMC1200.s:141    .Xmc1200.reset:00000018 __Xmc1200_reset_cortex_m
../Startup/startup_XMC1200.s:271    .text:00000000 NMI_Handler
../Startup/startup_XMC1200.s:273    .text:00000002 HardFault_Handler
                   .Xmc1200.reset:00000000 $d
../Startup/startup_XMC1200.s:146    .Xmc1200.reset:00000018 $t
../Startup/startup_XMC1200.s:529    .XmcStartup:00000004 hardware_init_hook
../Startup/startup_XMC1200.s:164    .Xmc1200.postreset:00000000 __Xmc1200_Program_Loader
../Startup/startup_XMC1200.s:156    .Xmc1200.reset:00000022 $d
         .ARM.exidx.Xmc1200.reset:00000000 $d
../Startup/startup_XMC1200.s:170    .Xmc1200.postreset:00000000 $t
../Startup/startup_XMC1200.s:195    .Xmc1200.postreset:0000001a SKIPCOPY
../Startup/startup_XMC1200.s:178    .Xmc1200.postreset:0000000a STARTCOPY
../Startup/startup_XMC1200.s:186    .Xmc1200.postreset:0000000c COPYLOOP
../Startup/startup_XMC1200.s:215    .Xmc1200.postreset:00000030 SKIPCLEAR
../Startup/startup_XMC1200.s:204    .Xmc1200.postreset:00000022 STARTCLEAR
../Startup/startup_XMC1200.s:208    .Xmc1200.postreset:00000026 CLEARLOOP
../Startup/startup_XMC1200.s:223    .Xmc1200.postreset:00000036 STARTVENEERCOPY
../Startup/startup_XMC1200.s:231    .Xmc1200.postreset:00000038 VENEERCOPYLOOP
../Startup/startup_XMC1200.s:240    .Xmc1200.postreset:00000046 SKIPVENEERCOPY
../Startup/startup_XMC1200.s:522    .XmcStartup:00000000 software_init_hook
../Startup/startup_XMC1200.s:259    .Xmc1200.postreset:0000005a $d
     .ARM.exidx.Xmc1200.postreset:00000000 $d
../Startup/startup_XMC1200.s:271    .text:00000000 $t
../Startup/startup_XMC1200.s:275    .text:00000004 SVC_Handler
../Startup/startup_XMC1200.s:277    .text:00000006 PendSV_Handler
../Startup/startup_XMC1200.s:279    .text:00000008 SysTick_Handler
../Startup/startup_XMC1200.s:286    .text:0000000a SCU_0_IRQHandler
../Startup/startup_XMC1200.s:288    .text:0000000c SCU_1_IRQHandler
../Startup/startup_XMC1200.s:290    .text:0000000e SCU_2_IRQHandler
../Startup/startup_XMC1200.s:292    .text:00000010 ERU0_0_IRQHandler
../Startup/startup_XMC1200.s:294    .text:00000012 ERU0_1_IRQHandler
../Startup/startup_XMC1200.s:296    .text:00000014 ERU0_2_IRQHandler
../Startup/startup_XMC1200.s:298    .text:00000016 ERU0_3_IRQHandler
../Startup/startup_XMC1200.s:300    .text:00000018 VADC0_C0_0_IRQHandler
../Startup/startup_XMC1200.s:302    .text:0000001a VADC0_C0_1_IRQHandler
../Startup/startup_XMC1200.s:304    .text:0000001c VADC0_G0_0_IRQHandler
../Startup/startup_XMC1200.s:306    .text:0000001e VADC0_G0_1_IRQHandler
../Startup/startup_XMC1200.s:308    .text:00000020 VADC0_G1_0_IRQHandler
../Startup/startup_XMC1200.s:310    .text:00000022 VADC0_G1_1_IRQHandler
../Startup/startup_XMC1200.s:312    .text:00000024 CCU40_0_IRQHandler
../Startup/startup_XMC1200.s:314    .text:00000026 CCU40_1_IRQHandler
../Startup/startup_XMC1200.s:316    .text:00000028 CCU40_2_IRQHandler
../Startup/startup_XMC1200.s:318    .text:0000002a CCU40_3_IRQHandler
../Startup/startup_XMC1200.s:320    .text:0000002c USIC0_0_IRQHandler
../Startup/startup_XMC1200.s:322    .text:0000002e USIC0_1_IRQHandler
../Startup/startup_XMC1200.s:324    .text:00000030 USIC0_2_IRQHandler
../Startup/startup_XMC1200.s:326    .text:00000032 USIC0_3_IRQHandler
../Startup/startup_XMC1200.s:328    .text:00000034 USIC0_4_IRQHandler
../Startup/startup_XMC1200.s:330    .text:00000036 USIC0_5_IRQHandler
../Startup/startup_XMC1200.s:332    .text:00000038 LEDTS0_0_IRQHandler
../Startup/startup_XMC1200.s:334    .text:0000003a LEDTS1_0_IRQHandler
../Startup/startup_XMC1200.s:336    .text:0000003c BCCU0_0_IRQHandler
../Startup/startup_XMC1200.s:343    .XmcVeneerCode:00000000 HardFault_Veneer
../Startup/startup_XMC1200.s:344    .XmcVeneerCode:00000000 $t
../Startup/startup_XMC1200.s:346    .XmcVeneerCode:00000004 $d
../Startup/startup_XMC1200.s:356    .XmcVeneerCode:00000020 SVC_Veneer
../Startup/startup_XMC1200.s:357    .XmcVeneerCode:00000020 $t
../Startup/startup_XMC1200.s:359    .XmcVeneerCode:00000024 $d
../Startup/startup_XMC1200.s:363    .XmcVeneerCode:0000002c PendSV_Veneer
../Startup/startup_XMC1200.s:364    .XmcVeneerCode:0000002c $t
../Startup/startup_XMC1200.s:368    .XmcVeneerCode:00000030 SysTick_Veneer
../Startup/startup_XMC1200.s:373    .XmcVeneerCode:00000034 SCU_0_Veneer
../Startup/startup_XMC1200.s:378    .XmcVeneerCode:00000038 SCU_1_Veneer
../Startup/startup_XMC1200.s:383    .XmcVeneerCode:0000003c SCU_2_Veneer
../Startup/startup_XMC1200.s:388    .XmcVeneerCode:00000040 SCU_3_Veneer
../Startup/startup_XMC1200.s:393    .XmcVeneerCode:00000044 SCU_4_Veneer
../Startup/startup_XMC1200.s:398    .XmcVeneerCode:00000048 SCU_5_Veneer
../Startup/startup_XMC1200.s:403    .XmcVeneerCode:0000004c SCU_6_Veneer
../Startup/startup_XMC1200.s:406    .XmcVeneerCode:00000050 $d
../Startup/startup_XMC1200.s:410    .XmcVeneerCode:00000058 USIC0_0_Veneer
../Startup/startup_XMC1200.s:411    .XmcVeneerCode:00000058 $t
../Startup/startup_XMC1200.s:415    .XmcVeneerCode:0000005c USIC0_1_Veneer
../Startup/startup_XMC1200.s:420    .XmcVeneerCode:00000060 USIC0_2_Veneer
../Startup/startup_XMC1200.s:425    .XmcVeneerCode:00000064 USIC0_3_Veneer
../Startup/startup_XMC1200.s:430    .XmcVeneerCode:00000068 USIC0_4_Veneer
../Startup/startup_XMC1200.s:435    .XmcVeneerCode:0000006c USIC0_5_Veneer
../Startup/startup_XMC1200.s:440    .XmcVeneerCode:00000070 VADC0_C0_0_Veneer
../Startup/startup_XMC1200.s:445    .XmcVeneerCode:00000074 VADC0_C0_1_Veneer
../Startup/startup_XMC1200.s:450    .XmcVeneerCode:00000078 VADC0_G0_0_Veneer
../Startup/startup_XMC1200.s:455    .XmcVeneerCode:0000007c VADC0_G0_1_Veneer
../Startup/startup_XMC1200.s:460    .XmcVeneerCode:00000080 VADC0_G1_0_Veneer
../Startup/startup_XMC1200.s:465    .XmcVeneerCode:00000084 VADC0_G1_1_Veneer
../Startup/startup_XMC1200.s:470    .XmcVeneerCode:00000088 CCU40_0_Veneer
../Startup/startup_XMC1200.s:475    .XmcVeneerCode:0000008c CCU40_1_Veneer
../Startup/startup_XMC1200.s:480    .XmcVeneerCode:00000090 CCU40_2_Veneer
../Startup/startup_XMC1200.s:485    .XmcVeneerCode:00000094 CCU40_3_Veneer
../Startup/startup_XMC1200.s:488    .XmcVeneerCode:00000098 $d
../Startup/startup_XMC1200.s:494    .XmcVeneerCode:000000a8 LEDTS0_0_Veneer
../Startup/startup_XMC1200.s:495    .XmcVeneerCode:000000a8 $t
../Startup/startup_XMC1200.s:499    .XmcVeneerCode:000000ac LEDTS1_0_Veneer
../Startup/startup_XMC1200.s:504    .XmcVeneerCode:000000b0 BCCU0_0_Veneer
../Startup/startup_XMC1200.s:523    .XmcStartup:00000000 $t
../Startup/startup_XMC1200.s:512    .XmcVeneerCode:000000b4 $d
                   .debug_aranges:0000000c $d

UNDEFINED SYMBOLS
__Xmc1200_stack
DataLoadAddr
__Xmc1200_sData
__Xmc1200_Data_Size
__Xmc1200_sBSS
__Xmc1200_BSS_Size
VeneerLoadAddr
VeneerStart
VeneerSize
SystemInit
main
