<!-- Greeting -->
<h2><em> Wenbin Che :wave: </em></h2>

<p>
<a href="https://scholar.google.com/citations?user=0PbLvCEAAAAJ"><img src="https://img.shields.io/badge/Google%20Scholar-4285F4?style=flat-square&logo=google-scholar&logoColor=white" height="25px" alt="Google Scholar"></a>
</p>

**I am a M.S.E student in the Shenzhen Institute for Advanced Study at [University of Electronic Science and Technology of China](https://www.uestc.edu.cn/), supervised by Xili Han. I received my B.E degree from college of Electronic Engineering, [South China Agricultural University](https://www.scau.edu.cn/). I used to intern at Guangdong Institute of Intelligence Science and Technology, [GDIIST](https://www.gdiist.cn/).**

ðŸ‘¯ **I'll be graduating in June 2025, and am actively looking for the Ph.D program.**

ðŸ”­ **Expertise**

- Proficient in Verilog, SystemVerilog and UVM, experience in joint debugging of hardware and software; 
- Proficient in using Xilinx FPGAs, familiar with digital logic design (including module design, RTL programming, simulation and verification, etc.);
- Familiar with programming language such as C++ and Python; 
- Experience in FPGA prototype verification and ASIC to FPGA engineering conversion;

<!--
**WBChe/WBChe** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
