[{"DBLP title": "AOT vs. JIT: impact of profile data on code quality.", "DBLP authors": ["April W. Wade", "Prasad A. Kulkarni", "Michael R. Jantz"], "year": 2017, "doi": "https://doi.org/10.1145/3078633.3081037", "OA papers": [{"PaperId": "https://openalex.org/W2621447895", "PaperTitle": "AOT vs. JIT: impact of profile data on code quality", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Kansas": 2.0, "University of Tennessee at Knoxville": 1.0}, "Authors": ["April W. Wade", "Prasad S. Kulkarni", "Michael R. Jantz"]}]}, {"DBLP title": "Adaptive optimization for OpenCL programs on embedded heterogeneous systems.", "DBLP authors": ["Ben Taylor", "Vicent Sanz Marco", "Zheng Wang"], "year": 2017, "doi": "https://doi.org/10.1145/3078633.3081040", "OA papers": [{"PaperId": "https://openalex.org/W2611626712", "PaperTitle": "Adaptive optimization for OpenCL programs on embedded heterogeneous systems", "Year": 2017, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Lancaster University": 3.0}, "Authors": ["Ben Taylor", "Vicent Sanz Marco", "Zheng Wang"]}]}, {"DBLP title": "Auto-vectorization for image processing DSLs.", "DBLP authors": ["Oliver Reiche", "Christof Kobylko", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2017, "doi": "https://doi.org/10.1145/3078633.3081039", "OA papers": [{"PaperId": "https://openalex.org/W2623389408", "PaperTitle": "Auto-vectorization for image processing DSLs", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Erlangen-Nuremberg": 4.0}, "Authors": ["Oliver Reiche", "Christof Kobylko", "Frank Hannig", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Dynamic translation of structured Loads/Stores and register mapping for architectures with SIMD extensions.", "DBLP authors": ["Sheng-Yu Fu", "Ding-Yong Hong", "Yu-Ping Liu", "Jan-Jan Wu", "Wei-Chung Hsu"], "year": 2017, "doi": "https://doi.org/10.1145/3078633.3081029", "OA papers": [{"PaperId": "https://openalex.org/W2621812003", "PaperTitle": "Dynamic translation of structured Loads/Stores and register mapping for architectures with SIMD extensions", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Taiwan University": 3.0, "Academia Sinica": 2.0}, "Authors": ["Sheng-Yu Fu", "Ding-Yong Hong", "Yuping Liu", "Jan-Jan Wu", "Wei-Chung Hsu"]}]}, {"DBLP title": "Optimal functional unit assignment and voltage selection for pipelined MPSoC with guaranteed probability on time performance.", "DBLP authors": ["Weiwen Jiang", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Hailiang Dong", "Xianzhang Chen"], "year": 2017, "doi": "https://doi.org/10.1145/3078633.3081036", "OA papers": [{"PaperId": "https://openalex.org/W2623003857", "PaperTitle": "Optimal functional unit assignment and voltage selection for pipelined MPSoC with guaranteed probability on time performance", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Chongqing University": 5.0}, "Authors": ["Weiwen Jiang", "Edwin H.-M. Sha", "Qingfeng Zhuge", "Hailiang Dong", "Xianzhang Chen"]}]}, {"DBLP title": "Integrated IoT programming with selective abstraction.", "DBLP authors": ["Gyeongmin Lee", "Seonyeong Heo", "Bongjun Kim", "Jong Kim", "Hanjun Kim"], "year": 2017, "doi": "https://doi.org/10.1145/3078633.3081031", "OA papers": [{"PaperId": "https://openalex.org/W2621893296", "PaperTitle": "Integrated IoT programming with selective abstraction", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Korea Post": 2.5, "Pohang University of Science and Technology": 2.5}, "Authors": ["Gyeongmin Lee", "Seonyeong Heo", "Bong-Jun Kim", "Jong Min Kim", "Sang Jin Lee"]}]}, {"DBLP title": "Towards SMT-based LTL model checking of clock constraint specification language for real-time and embedded systems.", "DBLP authors": ["Min Zhang", "Yunhui Ying"], "year": 2017, "doi": "https://doi.org/10.1145/3078633.3081035", "OA papers": [{"PaperId": "https://openalex.org/W2624553782", "PaperTitle": "Towards SMT-based LTL model checking of clock constraint specification language for real-time and embedded systems", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"East China Normal University": 2.0}, "Authors": ["Min Zhang", "Yunhui Ying"]}]}, {"DBLP title": "Integrating task scheduling and cache locking for multicore real-time embedded systems.", "DBLP authors": ["Wenguang Zheng", "Hui Wu", "Chuanyao Nie"], "year": 2017, "doi": "https://doi.org/10.1145/3078633.3081033", "OA papers": [{"PaperId": "https://openalex.org/W2623483327", "PaperTitle": "Integrating task scheduling and cache locking for multicore real-time embedded systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tianjin University of Technology": 1.0, "UNSW Sydney": 2.0}, "Authors": ["Wenguang Zheng", "Hui Wu", "Chuanyao Nie"]}]}, {"DBLP title": "Towards memory-efficient processing-in-memory architecture for convolutional neural networks.", "DBLP authors": ["Yi Wang", "Mingxu Zhang", "Jing Yang"], "year": 2017, "doi": "https://doi.org/10.1145/3078633.3081032", "OA papers": [{"PaperId": "https://openalex.org/W2622302604", "PaperTitle": "Towards memory-efficient processing-in-memory architecture for convolutional neural networks", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Shenzhen University": 1.3333333333333333, "Institute of Computing Technology": 0.3333333333333333, "Chinese Academy of Sciences": 0.3333333333333333, "Harbin Institute of Technology": 1.0}, "Authors": ["Yi Wang", "Mingxu Zhang", "Jing Yang"]}]}, {"DBLP title": "Unified nvTCAM and sTCAM architecture for improving packet matching performance.", "DBLP authors": ["Xianzhong Ding", "Zhiyong Zhang", "Zhiping Jia", "Lei Ju", "Mengying Zhao", "Huawei Huang"], "year": 2017, "doi": "https://doi.org/10.1145/3078633.3081034", "OA papers": [{"PaperId": "https://openalex.org/W2623556531", "PaperTitle": "Unified nvTCAM and sTCAM architecture for improving packet matching performance", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Shandong University": 5.0, "University of Aizu": 1.0}, "Authors": ["Xian-Zhong Ding", "Zhiyong Zhang", "Zhiping Jia", "Lei Ju", "Mengying Zhao", "Huawei Huang"]}]}, {"DBLP title": "A lightweight progress maximization scheduler for non-volatile processor under unstable energy harvesting.", "DBLP authors": ["Chen Pan", "Mimi Xie", "Yongpan Liu", "Yanzhi Wang", "Chun Jason Xue", "Yuangang Wang", "Yiran Chen", "Jingtong Hu"], "year": 2017, "doi": "https://doi.org/10.1145/3078633.3081038", "OA papers": [{"PaperId": "https://openalex.org/W2621412271", "PaperTitle": "A lightweight progress maximization scheduler for non-volatile processor under unstable energy harvesting", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Oklahoma State University Oklahoma City": 3.0, "Tsinghua University": 1.0, "Syracuse University": 1.0, "City University of Hong Kong": 1.0, "Huawei Technologies (China)": 1.0, "Duke University": 1.0}, "Authors": ["Chen Pan", "Mimi Xie", "Yongpan Liu", "Yanzhi Wang", "Chun Jason Xue", "Yuanjie Lv", "Yi Chen", "Jingtong Hu"]}]}, {"DBLP title": "OSEK-V: application-specific RTOS instantiation in hardware.", "DBLP authors": ["Christian Dietrich", "Daniel Lohmann"], "year": 2017, "doi": "https://doi.org/10.1145/3078633.3081030", "OA papers": [{"PaperId": "https://openalex.org/W2623728320", "PaperTitle": "OSEK-V: application-specific RTOS instantiation in hardware", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Leibniz University Hannover": 2.0}, "Authors": ["Christian Dietrich", "Daniel Lohmann"]}]}]