## Product Version 18.


© 2015-2019 Cadence Design Systems, Inc. All rights reserved.
Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or
registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are
used with permission.

**Trademarks** : Trademarks and service marks of Cadence Design Systems, Inc. contained in this document
are attributed to Cadence with the appropriate symbol. For queries regarding Cadence’s trademarks,
contact the corporate legal department at the address shown above or call 800.862.4522.All other
trademarks are the property of their respective holders.

**Restricted Permission:** This publication is protected by copyright law and international treaties and
contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or
distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as
specified in this permission statement, this publication may not be copied, reproduced, modified, published,
uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence.
Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to
print one (1) hard copy of this publication subject to the following conditions:

1. The publication may be used only in accordance with a written agreement between Cadence and its
    customer.
2. The publication may not be modified in any way.
3. Any authorized copy of the publication or portion thereof must include all original copyright,
    trademark, and other proprietary notices and this permission statement.
4. The information contained in this document cannot be used in the development of like products or
    software, whether for internal or external use, and shall not be used for the benefit of any other party,
    whether or not for consideration.

**Disclaimer:** Information in this publication is subject to change without notice and does not represent a
commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does
not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or
usefulness of the information contained in this document. Cadence does not warrant that use of such
information will not infringe any third party rights, nor does Cadence assume any liability for damages or
costs of any kind that may result from use of such information.

**Restricted Rights:** Use, duplication, or disclosure by the Government is subject to restrictions as set forth
in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor


## Contents


















- Product Version 18.
- January
- January 2019 3 Product Version 18.
- Alphabetical List of Attributes
- Preface.
- About This Manual
- Additional References
- Reporting Problems or Errors in Manuals
- Customer Support
- Cadence Online Support
- Other Support Offerings
- Supported User Interfaces
- Messages
- Man Pages
- Command-Line Help
- Getting the Syntax for a Command
- Getting the Syntax for an Attribute
- Searching for Attributes
- Searching For Commands When You Are Unsure of the Name
- Documentation Conventions
- Text Command Syntax
-
- Introduction.
- More on Attributes and Objects
- Attributes Common to All Objects
- escaped_name
- name
- obj_type
-
- General
- List
- January 2019 4 Product Version 18.
- Root Attributes
- attribute_path
- continue_on_error
- cpu_runtime
- dont_report_library
- dont_report_operating_conditions
- elapsed_runtime
- fail_on_error_mesg
- get_db_display_limit
- heartbeat
- information_level
- init_lib_search_path
- limited_access_feature
- limit_lbr_messages
- log_command_error
- log_file
- max_cpus_per_server
- memory_usage
- mesg_severity_downgrade
- metric_advanced_url_endpoint
- metric_capture_depth
- metric_capture_design_image
- metric_capture_max_drc_markers
- metric_capture_min_count
- metric_capture_overwrite
- metric_capture_pba_tns_histogram
- metric_capture_per_view
- metric_capture_timing_paths
- metric_capture_tns_histogram
- metric_capture_tns_histogram_buckets
- metric_capture_tns_histogram_paths
- metric_category_default
- metric_category_status_map
- metric_current_run_id
- metric_enable
- metric_page_cfg
- January 2019 5 Product Version 18.
- metric_report_column_width
- metric_report_config
- metric_report_style
- metric_summary_metrics
- oa_def_file
- peak_memory
- platform_wordsize
- print_error_info
- program_major_version
- program_name
- program_short_name
- program_version
- real_runtime
- report_library_message_summary
- report_tcl_command_error
- restore_history_file
- save_history_file
- set_db_verbose
- show_command_usage
- show_report_options
- source_suspend_on_error
- source_verbose
- source_verbose_info
- source_verbose_proc
- startup_license
- statistics_db_file
- statistics_db_runtime
- statistics_enable_power_report
- statistics_log_data
- statistics_run_description
- statistics_run_id
- stdout_log
- super_thread_batch_command
- super_thread_debug_directory
- super_thread_equivalent_licenses
- super_thread_kill_command
- January 2019 6 Product Version 18.
- super_thread_peak_memory
- super_thread_rsh_command
- super_thread_servers
- super_thread_shell_command
- super_thread_status_command
- tcl_partial_cmd_argument_matching
- tcl_return_display_length_limit
- tinfo_include_load
- tinfo_tstamp_file
- trigger_post_time_info
- write_db_auto_save_user_globals
- Design Attributes
- state
- Message Attributes
- count
- help
- help_always_visible
- id
- max_print
- print_count
- priority
- screen_max_print
- screen_print_count
- severity
- truncate
- type
- Attribute Attributes
- additional_help
- category
- check_function
- compute_function
- computed
- data_type
- default_value
- help
- indices
- January 2019 7 Product Version 18.
- parent
- possible_values
- set_function
- settable
- units
- command Attributes
- category
- help
- protected
- tcl_defined
- usage
- user_defined
- version
- command_option Attributes
- command
- data_type
- help
- is_list
- protected
- required
-
- Flow Attributes
- List
- flow Attributes
- feature_values
- features
- owner
- run_count
- skip_metric
- steps
- tool
- tool_options
- flow_step Attributes
- begin_tcl
- January 2019 8 Product Version 18.
- body_tcl
- categories
- check_tcl
- end_tcl
- exclude_time_metric
- feature_values
- features
- owner
- run_count
- skip_db
- skip_metric
- status
- root attributes
- design_flow_effort
- flow_branch
- flow_caller_data
- flow_current
- flow_db_directory
- flow_error_errorinfo
- flow_error_message
- flow_error_write_db
- flow_exit_when_done
- flow_feature_values
- flow_features
- flow_footer_tcl
- flow_header_tcl
- flow_hier_path
- flow_history
- flow_init_footer_tcl
- flow_init_header_tcl
- flow_log_directory
- flow_log_prefix_generator
- flow_mail_on_error
- flow_mail_to
- flow_metrics_file
- flow_metrics_snapshot_parent_uuid
- January 2019 9 Product Version 18.
- flow_metrics_snapshot_uuid
- flow_overwrite_db
- flow_plugin_names
- flow_plugin_steps
- flow_remark
- flow_report_directory
- flow_reset_time_after_flow_init
- flow_run_tag
- flow_schedule
- flow_starting_db
- flow_status_file
- flow_step_begin_tcl
- flow_step_canonical_current
- flow_step_check_tcl
- flow_step_current
- flow_step_end_tcl
- flow_step_last
- flow_step_last_msg
- flow_step_last_status
- flow_step_next
- flow_steps
- flow_summary_tcl
- flow_template_feature_definition
- flow_template_type
- flow_template_version
- flow_user_templates
- flow_verbose
- flow_working_directory
- flows
-
- GUI
- Root Attributes
- gui_auto_update
- gui_enabled
- January 2019 10 Product Version 18.
- gui_hv_phys_threshold
- gui_hv_threshold
- gui_sv_threshold
- gui_sv_update
- gui_visible
- win_fp_inst_threshold
-
- ChipWare
- List
- Root attributes
- cwd_setup_file
- hdl_arch Attributes
- location
- hdl_bind Attributes
- avoid
- constraint
- operator
- param_association
- pin_association
- priority
- unbound_oper_pin
- hdl_comp Attributes
- avoid
- designware_compatibility
- location
- obsolete
- parameters
- pins
- report_as_datapath
- sim_model
- hdl_impl Attributes
- avoid
- language
- legal
- January 2019 11 Product Version 18.
- location
- obsolete
- pre_elab_script
- preserve_techelts
- priority
- technology
- hdl_inst Attributes
- preferred_impl
- hdl_label Attributes
- preferred_comp
- preferred_impl
- hdl_lib Attributes
- avoid
- hdl_oper Attributes
- signed
- hdl_param Attribute
- current_value
- hdl_parameter
- formula
- hdl_pin Attributes
- bit_width
- direction
- permutable_group
- signed
- Subdesign Attributes
- candidate_impls
- selected_impl
- speed_grade
- sub_arch
- user_speed_grade
- user_sub_arch
-
- Library.
- List
- January 2019 12 Product Version 18.
- Library Attributes
- cap_scale_in_ff
- default_opcond
- default_power_rail
- default_wireload
- files
- has_cells_having_power_ground_pins
- input_threshold_pct_fall
- input_threshold_pct_rise
- leakage_power_scale_in_nw
- lib_cells
- liberty_attributes
- library_type
- max_operating_voltage
- min_operating_voltage
- nominal_process
- nominal_temperature
- nominal_voltage
- operating_conditions
- output_threshold_pct_fall
- output_threshold_pct_rise
- power_rails
- slew_derate_from_library
- slew_lower_threshold_pct_fall
- slew_lower_threshold_pct_rise
- slew_upper_threshold_pct_fall
- slew_upper_threshold_pct_rise
- time_scale_in_ps
- usable_comb_cells
- usable_seq_cells
- usable_timing_models
- version
- wireload_models
- wireload_selections
- base_cell_set Attributes
- base_cells
- January 2019 13 Product Version 18.
- orig_base_cells
- base_cell Attributes
- area
- base_class
- base_pins
- bbox
- class
- clock_gating_integrated_cell
- dont_touch
- dont_use
- integrated_clock_gating_type
- is_always_on
- is_black_box
- is_buffer
- is_combinational
- is_fall_edge_triggered
- is_flop
- is_inferred_macro
- is_integrated_clock_gating
- is_interface_timing
- is_inverter
- is_isolation_cell
- is_latch
- is_level_shifter
- is_macro
- is_master_slave_flop
- is_master_slave_lssd_flop
- is_memory
- is_negative_level_sensitive
- is_pad
- is_physical_defined
- is_physical_only
- is_pll
- is_positive_level_sensitive
- is_power_switch
- is_retention_cell
- January 2019 14 Product Version 18.
- is_rise_edge_triggered
- is_sequential
- is_timing_defined
- is_timing_model
- is_tristate
- left_padding
- level_shifter_type
- lib_cells
- num_base_pins
- pg_base_pins
- right_padding
- symmetry
- Libcell Attributes
- area
- area_multiplier
- async_clear_pins
- async_preset_pins
- avoid
- backup_power_pins
- base_cell
- bbox
- bit_width
- cell_delay_multiplier
- cell_min_delay_multiplier
- clock
- clock_gating_integrated_cell
- clock_pins
- combinational
- congestion_avoid
- constraint_multiplier
- data_pins
- dont_touch
- dont_use
- failure_probability
- has_non_seq_setup_arc
- height
- January 2019 15 Product Version 18.
- internal_power
- is_adder
- is_always_on
- is_black_box
- is_buffer
- is_clock_isolation_cell
- is_combinational
- is_fall_edge_triggered
- is_flop
- is_inferred_macro
- is_integrated_clock_gating
- is_interface_timing
- is_inverter
- is_isolation_cell
- is_latch
- is_level_shifter
- is_macro
- is_macro_cell
- is_master_slave_flop
- is_master_slave_lssd_flop
- is_memory
- is_negative_level_sensitive
- is_pad
- is_physical_defined
- is_physical_only
- is_pll
- is_positive_level_sensitive
- is_power_switch
- is_retention_cell
- is_rise_edge_triggered
- is_sequential
- is_timing_model
- is_tristate
- is_usable
- latch
- latch_enable
- January 2019 16 Product Version 18.
- latch_enable_pins
- leakage_power
- left_padding
- level_shifter_direction
- level_shifter_type
- level_shifter_valid_location
- lib_pins
- liberty_attributes
- library
- liberty_level_shifter_type
- master_slave_flop
- master_slave_lssd_flop
- max_ground_input_voltage
- max_ground_output_voltage
- max_input_voltage
- max_output_voltage
- min_ground_input_voltage
- min_ground_output_voltage
- min_input_voltage
- min_output_voltage
- non_seq_setup_arc
- num_base_pins
- pg_lib_pins
- phys_area
- pad
- power_gating_cell
- power_gating_cell_type
- preserve
- primary_power
- required_condition
- right_padding
- scan_enable_pins
- scan_in_pins
- scan_out
- scan_out_pins
- sequential
- January 2019 17 Product Version 18.
- short
- std_cell_main_rail_pin
- switch_off_enables
- switched_power
- symmetry
- sync_clear_pins
- sync_enable_pins
- sync_preset_pins
- systematic_probability
- timing_model
- timing_model_reason
- timing_model_type
- tristate
- unusable_reason
- usable
- width
- base_pin Attributes
- base_cell
- direction
- is_always_on
- is_analog
- is_clock_isolation_clock_pin
- is_isolated
- is_isolation_cell_enable
- is_level_shifter_enable
- is_power_switch_enable
- is_retention_cell_enable
- is_unconnected
- pg_type
- related_ground_pin
- related_power_pin
- tied_to
- use
- Libpin Attributes
- alive_during_partial_power_down
- alive_during_power_up
- January 2019 18 Product Version 18.
- all_q_pin_of_d_pin
- async_clear_polarity
- async_preset_polarity
- base_pin
- bundle
- capacitance
- capacitance_max_fall
- capacitance_max_rise
- capacitance_min_fall
- capacitance_min_rise
- capacitance_rf
- clock_gate_enable_pin
- clock_gate_enable_polarity
- clock_polarity
- direction
- drive_resistance
- driver_type
- fanout_load
- from_lib_arcs
- function
- function_type
- generated_clock
- ground
- higher_drive_pin
- input
- is_always_on
- is_analog
- is_async
- is_clock
- is_clock_gate_clock
- is_clock_gate_enable
- is_clock_gate_obs
- is_clock_gate_out
- is_clock_gate_reset
- is_clock_gate_test
- is_clock_isolation_clock_pin
- January 2019 19 Product Version 18.
- is_data
- is_generated_clock
- is_ground
- is_inverted
- is_iq_function
- is_iqn_function
- is_isolated
- is_isolation_cell_enable
- is_level_shifter_enable
- is_pad
- is_power
- is_scan_out
- is_scan_out_inverted
- is_std_cell_main_rail
- is_tristate
- is_unconnected
- isolation_enable_condition
- isolation_enable_phase
- is_power_switch_enable
- latch_enable_polaity
- level_shifter_enable_pin
- lib_cell
- liberty_attributes
- lower_drive_pin
- max_capacitance
- max_fanout
- max_transition
- min_capacitance
- min_fanout
- min_transition
- mother_power
- non_seq_setup_arc
- outgoing_timing_arcs
- output
- pad
- pg_type
- January 2019 20 Product Version 18.
- physical_connection
- polarity
- power
- power_gating_class
- power_gating_pin_phase
- power_gating_polarity
- pulse_clock
- rail_connection
- related_bias_pin
- related_ground_pin
- related_power_pin
- scan_enable_polarity
- scan_in_polarity
- signal_level
- slew_threshold_percent_fall_high
- slew_threshold_percent_fall_low
- slew_threshold_percent_rise_high
- slew_threshold_percent_rise_low
- stack_via_list
- stack_via_required
- switch_off_enable_polarity
- sync_clear_polarity
- sync_enable_polarity
- sync_preset_polarity
- tied_to
- to_lib_arcs
- tristate
- use
- user_function
- voltage_name
- voltage_value
- x_offset
- y_offset
- pg_base_pin Attributes
- base_cell
- pg_type


## January 2019 3 Product Version 18.

```
tied_to............................................................ 378
```
pg_lib_pin Attributes................................................... 379

```
all_q_pin_of_d_pin.................................................. 379
async_clear_polarity................................................. 379
async_preset_polarity............................................... 379
base_pin.......................................................... 380
bundle............................................................ 380
capacitance....................................................... 380
capacitance_max_fall................................................ 381
capacitance_max_rise............................................... 381
capacitance_min_fall................................................ 381
capacitance_min_rise................................................ 382
capacitance_rf..................................................... 382
clock_gate_enable_pin............................................... 382
clock_gate_enable_polarity........................................... 383
clock_polarity...................................................... 383
direction.......................................................... 383
drive_resistance.................................................... 383
driver_type........................................................ 384
fanout_load........................................................ 384
from_lib_arcs...................................................... 385
function........................................................... 385
function_type...................................................... 385
higher_drive_pin.................................................... 386
is_always_on...................................................... 386
is_async.......................................................... 386
is_clock_gate_clock................................................. 387
is_clock_gate_enable................................................ 387
is_clock_gate_obs.................................................. 387
is_clock_gate_out................................................... 387
is_clock_gate_reset................................................. 388
is_clock_gate_test.................................................. 388
is_clock_isolation_clock_pin.......................................... 388
is_data........................................................... 389
is_generated_clock................................................. 389
is_ground......................................................... 389
```

January 2019 22 Product Version 18.1

```
is_inverted........................................................ 390
is_iq_function...................................................... 390
is_iqn_function..................................................... 390
is_isolated........................................................ 390
is_isolation_cell_enable.............................................. 391
is_level_shifter_enable............................................... 391
is_pad............................................................ 391
is_power.......................................................... 392
is_scan_out....................................................... 392
is_scan_out_inverted................................................ 392
is_std_cell_main_rail................................................ 392
is_tristate......................................................... 393
is_unconnected.................................................... 393
isolation_enable_condition............................................ 393
isolation_enable_phase.............................................. 393
latch_enable_polarity................................................ 394
lib_cell........................................................... 394
liberty_attributes.................................................... 394
lower_drive_pin.................................................... 395
max_capacitance................................................... 395
max_fanout........................................................ 396
max_transition..................................................... 396
min_capacitance................................................... 396
min_fanout........................................................ 397
min_transition...................................................... 397
mother_power..................................................... 398
non_seq_setup_arc................................................. 398
permit_power_down................................................. 398
pg_type........................................................... 398
physical_connection................................................. 399
power_gating_class................................................. 399
power_gating_pin_phase............................................. 400
power_gating_polarity............................................... 400
pulse_clock........................................................ 401
rail_connection..................................................... 401
related_bias_pin.................................................... 401
```

January 2019 23 Product Version 18.1

```
scan_enable_polarity................................................ 402
scan_in_polarity.................................................... 402
signal_level........................................................ 402
stack_via_list...................................................... 403
stack_via_required.................................................. 403
sync_clear_polarity.................................................. 403
sync_enable_polarity................................................ 404
sync_preset_polarity................................................ 404
tied_to............................................................ 404
to_lib_arcs........................................................ 405
tristate............................................................ 405
use.............................................................. 4 05
user_function...................................................... 406
voltage_name...................................................... 406
voltage_value...................................................... 406
x_offset........................................................... 406
y_offset........................................................... 407
```
Libarc Attributes....................................................... 408

```
drive_resistance_fall................................................. 408
drive_resistance_rise................................................ 408
enabled........................................................... 408
from_lib_pin....................................................... 409
is_disabled........................................................ 409
lib_cell........................................................... 409
liberty_attributes.................................................... 409
mode............................................................ 410
real_enabled....................................................... 410
sdf_cond.......................................................... 410
sense............................................................ 410
timing_type........................................................ 411
to_lib_pin......................................................... 411
type.............................................................. 41 1
when............................................................. 411
```
Seq Function Attributes................................................. 412

```
d_function......................................................... 412
lib_cell........................................................... 412
```

January 2019 24 Product Version 18.1

Operating Conditions Attributes........................................... 413

```
liberty_attributes.................................................... 413
library............................................................ 413
process........................................................... 414
temperature....................................................... 414
tree_type......................................................... 414
voltage........................................................... 415
```
Wireload Attributes.................................................... 416

```
fanout_cap........................................................ 416
liberty_attributes.................................................... 417
library............................................................ 417
```
wireload_selection Attributes............................................. 418

```
library............................................................ 418
```
7

Input and Output................................................. 419

List................................................................. 419

Root Attributes........................................................ 428

```
bit_blasted_port_style............................................... 428
ccd_executable.................................................... 429
clp_enable_1801_hierarchical_bbox.................................... 429
clp_ignore_ls_high_to_low............................................ 429
clp_treat_errors_as_warnings......................................... 430
cmd_file.......................................................... 430
command_log...................................................... 431
common_ui........................................................ 431
detailed_sdc_messages.............................................. 431
dft_atpg_executable................................................. 434
dft_license_scheme................................................. 434
error_on_lib_lef_pin_inconsistency..................................... 434
ets_executable..................................................... 435
frc_treat_modules_as_leaf_insts....................................... 435
free_global_vars_set_by_read_sdc..................................... 435
group_generate_portname_from_netname............................... 436
group_instance_suffix............................................... 438
```

January 2019 25 Product Version 18.1

```
hdl_allow_inout_const_port_connect.................................... 439
hdl_allow_instance_name_conflict...................................... 440
hdl_exclude_params_in_cell_search.................................... 440
hdl_ignore_pragma_names........................................... 440
hdl_keep_first_module_definition....................................... 441
hdl_language...................................................... 441
hdl_max_loop_limit.................................................. 442
hdl_max_memory_address_range...................................... 442
hdl_module_definition_resolution....................................... 443
hdl_nc_compatible_module_linking..................................... 444
hdl_overwrite_command_line_macros................................... 445
hdl_primitive_input_multibit........................................... 446
hdl_report_case_info................................................ 447
hdl_resolve_parameterized_instance_with_structural_module................ 447
hdl_track_filename_row_col........................................... 449
hdl_use_current_dir_before_hdl_search_path............................. 450
hdl_verilog_defines................................................. 451
hdl_vhdl_assign_width_mismatch...................................... 452
hdl_vhdl_case..................................................... 453
hdl_vhdl_environment............................................... 453
hdl_vhdl_lrm_compliance............................................. 453
hdl_vhdl_preferred_architecture........................................ 454
hdl_vhdl_range_opto................................................ 455
hdl_vhdl_read_version............................................... 455
hdl_zero_replicate_is_null............................................ 456
ignore_pin_error_in_test_cell_function.................................. 456
init_blackbox_for_undefined........................................... 457
init_hdl_search_path................................................ 459
input_assert_one_cold_pragma........................................ 460
input_assert_one_hot_pragma......................................... 460
input_asynchro_reset_blk_pragma..................................... 460
input_asynchro_reset_pragma......................................... 461
input_case_cover_pragma............................................ 461
input_case_decode_pragma.......................................... 462
input_map_to_mux_pragma........................................... 462
input_pragma_keyword.............................................. 463
```

January 2019 26 Product Version 18.1

```
input_synchro_enable_blk_pragma..................................... 463
input_synchro_enable_pragma........................................ 464
input_synchro_reset_blk_pragma...................................... 464
input_synchro_reset_pragma.......................................... 465
inst_prefix......................................................... 465
lbr_respect_async_controls_priority..................................... 466
lbr_use_test_cell_seq................................................ 466
lec_executable..................................................... 467
lef_add_logical_pins................................................. 467
lef_add_power_and_ground_pins...................................... 467
lef_library......................................................... 468
library............................................................ 469
path............................................................. 470
script_begin....................................................... 471
script_end......................................................... 471
script_search_path.................................................. 472
support_appending_libs.............................................. 472
support_multi_seq_elements.......................................... 473
synthesis_off_command.............................................. 473
synthesis_on_command.............................................. 474
ungroup_separator.................................................. 474
use_power_ground_pin_from_lef....................................... 475
verification_directory_naming_style..................................... 475
wccd_threshold_percentage.......................................... 476
wcdc_clock_dom_comb_propagation................................... 477
wclp_lib_statetable.................................................. 477
wlec_add_noblack_box_retime_subdesign............................... 478
wlec_analyze_abort................................................. 478
wlec_analyze_setup................................................. 479
wlec_auto_analyze.................................................. 480
wlec_compare_threads.............................................. 481
wlec_composite_compare............................................ 481
wlec_cut_point..................................................... 482
wlec_dft_constraint_file.............................................. 482
wlec_hier_comp_threshold............................................ 482
wlec_lib_statetable.................................................. 483
```

January 2019 27 Product Version 18.1

```
wlec_low_power_analysis............................................ 483
wlec_multithread_license_list.......................................... 484
wlec_parallel_threads................................................ 484
wlec_set_cdn_synth_root............................................. 484
write_sv_port_wrapper............................................... 485
wlec_uniquify...................................................... 486
wlec_use_lec_model................................................ 488
wlec_use_smart_lec................................................. 488
write_verification_files............................................... 489
write_vlog_bit_blast_bus_connections................................... 489
write_vlog_bit_blast_constants........................................ 491
write_vlog_bit_blast_mapped_ports..................................... 493
write_vlog_bit_blast_tech_cell......................................... 495
write_vlog_convert_onebit_vector_to_scalar.............................. 498
write_vlog_declare_wires............................................. 500
write_vlog_empty_module_for_black_box................................ 502
write_vlog_empty_module_for_logic_abstract............................. 503
write_vlog_generic_gate_define........................................ 505
write_vlog_line_wrap_limit............................................ 506
write_vlog_no_negative_index......................................... 507
write_vlog_preserve_net_name........................................ 508
write_vlog_skip_ilm_modules.......................................... 509
write_vlog_top_module_first........................................... 509
write_vlog_unconnected_port_style..................................... 511
write_vlog_wor_wand................................................ 513
xm_protect_version................................................. 515
```
Design Attributes...................................................... 516

```
arch_filename...................................................... 516
embedded_script................................................... 517
entity_filename..................................................... 517
hdl_all_filelist...................................................... 518
hdl_config_name................................................... 519
hdl_filelist......................................................... 520
hdl_user_name..................................................... 522
hdl_v2001......................................................... 522
protected......................................................... 523
```

January 2019 28 Product Version 18.1

```
verification_directory................................................ 523
wcdc_synchronizer_type............................................. 524
```
Instance Attributes..................................................... 525

```
hdl_v2001......................................................... 525
write_vlog_port_association_style...................................... 526
```
Pin Attributes......................................................... 527

```
hdl_v2001......................................................... 527
```
Pgpin Attributes....................................................... 528

```
hdl_v2001......................................................... 528
```
hdl_arch Attributes..................................................... 529

```
blocks............................................................ 529
encrypted......................................................... 529
hdl_lib............................................................ 529
instances......................................................... 530
labels............................................................ 530
parameters........................................................ 530
pins.............................................................. 53 1
processes......................................................... 531
protected......................................................... 531
start_source_line................................................... 532
structural.......................................................... 532
subprograms...................................................... 532
verilog_macros..................................................... 533
```
hdl_bind Attributes..................................................... 534

```
hdl_component..................................................... 534
```
hdl_block Attributes.................................................... 535

```
blocks............................................................ 535
hdl_architecture.................................................... 535
hdl_block......................................................... 536
hdl_lib............................................................ 536
instances......................................................... 536
labels............................................................ 537
processes......................................................... 537
subprograms...................................................... 537
```
hdl_comp Attributes.................................................... 538

```
bindings.......................................................... 538
```

January 2019 29 Product Version 18.1

```
hdl_lib............................................................ 538
```
hdl_config Attributes................................................... 539

```
entity............................................................. 539
hdl_lib............................................................ 539
location........................................................... 539
```
hdl_impl Attributes..................................................... 541

```
hdl_component..................................................... 541
```
hdl_inst Attributes..................................................... 542

```
component........................................................ 542
hdl_architecture.................................................... 542
hdl_block......................................................... 542
```
hdl_label Attributes.................................................... 544

```
hdl_architecture.................................................... 544
hdl_block......................................................... 544
```
hdl_lib Attributes...................................................... 545

```
architectures....................................................... 545
components....................................................... 545
configurations...................................................... 545
operators......................................................... 545
packages......................................................... 546
```
hdl_oper Attributes..................................................... 547

```
hdl_lib............................................................ 547
```
hdl_pack Attributes.................................................... 548

```
default_location.................................................... 548
hdl_lib............................................................ 548
location........................................................... 549
subprograms...................................................... 549
```
hdl_param Attribute.................................................... 550

```
hdl_architecture.................................................... 550
hdl_component..................................................... 550
```
hdl_pin Attributes...................................................... 551

```
hdl_architecture.................................................... 551
hdl_component..................................................... 551
hdl_operator....................................................... 552
```
hdl_proc Attributes..................................................... 553

```
hdl_architecture.................................................... 553
```

January 2019 30 Product Version 18.1

```
hdl_block......................................................... 553
```
hdl_subp Attributes.................................................... 554

```
hdl_architecture.................................................... 554
hdl_block......................................................... 554
hdl_package....................................................... 555
```
Port Attributes........................................................ 556

```
hdl_v2001......................................................... 556
```
Subdesign Attributes................................................... 557

```
arch_filename...................................................... 557
embedded_script................................................... 558
entity_filename..................................................... 558
hdl_all_filelist...................................................... 559
hdl_config_name................................................... 560
hdl_filelist......................................................... 561
hdl_user_name..................................................... 562
hdl_v2001......................................................... 562
protected......................................................... 563
write_vlog_empty_module_for_subdesign................................ 564
write_vlog_skip_subdesign........................................... 565
```
Subport Attributes..................................................... 567

```
hdl_v2001......................................................... 567
```
8

Physical........................................................... 569

List................................................................. 569

Root Attributes........................................................ 587

```
cap_table_file...................................................... 587
congestion_effort................................................... 587
db_units.......................................................... 588
def_output_escape_multibit........................................... 588
def_output_version.................................................. 588
design_mode_node................................................. 589
design_process_node............................................... 589
enc_temp_dir...................................................... 589
force_via_resistance................................................ 590
```

January 2019 31 Product Version 18.1

```
highlighted........................................................ 591
ilm_disable_internal_paths............................................ 591
init_lef_files........................................................ 591
init_lib_phys_consistency_checks...................................... 591
innovus_executable................................................. 592
interconnect_mode.................................................. 592
invs_assign_buffer.................................................. 593
invs_assign_removal................................................ 593
invs_clk_gate_recloning.............................................. 594
invs_enable_useful_skew............................................ 594
invs_gzip_interface_files............................................. 595
invs_launch_servers................................................. 595
invs_leakage_to_dynamic_ratio........................................ 596
invs_opt_leakage................................................... 596
invs_opt_leakage_options............................................ 597
invs_place_opt_design............................................... 597
invs_postload_script................................................. 597
invs_power_library_flow.............................................. 598
invs_pre_place_opt................................................. 598
invs_preexport_script................................................ 599
invs_preload_script................................................. 599
invs_save_db...................................................... 600
invs_scan_def_file.................................................. 600
invs_scanreorder_keepport........................................... 600
invs_set_lib_unit.................................................... 600
invs_temp_dir...................................................... 601
invs_timing_driven_place............................................. 602
invs_to_genus_colorized_lef_path...................................... 602
invs_user_constraint_file............................................. 602
invs_user_mode_file................................................ 603
invs_write_path_groups.............................................. 604
invs_write_scandef_options........................................... 604
lef_manufacturing_grid............................................... 604
lef_stop_on_error................................................... 605
lef_units.......................................................... 605
lib_lef_consistency_check_enable...................................... 605
```

January 2019 32 Product Version 18.1

```
number_of_routing_layers............................................ 606
phys_annotate_ndr_nets............................................. 606
phys_assume_met_fill............................................... 606
phys_checkout_innovus_license....................................... 607
phys_extra_vias_length_factor......................................... 607
phys_fix_multi_height_cells........................................... 608
phys_flow_effort.................................................... 608
phys_pre_place_iopt................................................ 609
phys_premorph_density.............................................. 609
phys_scan_def_file.................................................. 609
phys_summary_table_print_negative_tns................................ 610
phys_update_preannotation_script..................................... 610
phys_use_read_script............................................... 610
physical_aware_multibit_mapping...................................... 611
pqos_ignore_msv................................................... 611
pqos_ignore_scan_chains............................................ 612
pqos_placement_effort............................................... 612
predict_floorplan_constraints.......................................... 612
predict_floorplan_script.............................................. 613
qos_report_power.................................................. 613
qrc_tech_file....................................................... 613
read_def_keep_net_property.......................................... 614
read_def_libcell_mismatch_error....................................... 614
read_qrc_tech_file_rc_corner.......................................... 615
report_ndr_min_layer_count.......................................... 615
route_rules........................................................ 615
scale_of_cap_per_unit_length......................................... 616
scale_of_res_per_unit_length......................................... 616
selected.......................................................... 617
shrink_factor....................................................... 617
use_area_from_lef.................................................. 617
via_resistance..................................................... 618
write_design_create_boundary_opto_file................................. 618
```
Design Attributes...................................................... 619

```
aspect_ratio....................................................... 619
avoid_no_row_libcell................................................ 619
```

January 2019 33 Product Version 18.1

```
bbox............................................................. 620
blockages......................................................... 620
boundary......................................................... 621
bumps............................................................ 621
def_component_mask_shift........................................... 621
def_extension...................................................... 622
def_file........................................................... 622
def_history........................................................ 622
def_pins.......................................................... 623
def_technology..................................................... 623
def_version........................................................ 624
die_area.......................................................... 624
fills.............................................................. 6 24
fplan_height....................................................... 625
fplan_width........................................................ 625
groups........................................................... 625
num_phys_insts.................................................... 626
obstruction_routing_layer............................................. 626
pcells............................................................ 627
phys_binary_mux_opt............................................... 628
phys_ignore_nets................................................... 628
phys_ignore_special_nets............................................ 628
phys_insts........................................................ 628
pnets............................................................. 629
preroute_as_obstruction.............................................. 629
regions........................................................... 629
route_rules........................................................ 629
route_types........................................................ 630
rows............................................................. 630
sdp_files.......................................................... 630
sdp_groups........................................................ 631
sdp_type.......................................................... 631
slots............................................................. 631
specialnets........................................................ 631
styles............................................................ 632
track_count........................................................ 632
```

January 2019 34 Product Version 18.1

```
utilization......................................................... 632
utilization_threshold................................................. 632
```
Pin Attributes......................................................... 633

```
location........................................................... 633
location_x......................................................... 633
location_y......................................................... 634
place_status....................................................... 634
```
Pgpin Attributes....................................................... 635

```
location........................................................... 635
location_x......................................................... 635
location_y......................................................... 636
place_status....................................................... 636
```
fnet Attributes......................................................... 637

```
bbox............................................................. 637
physical_cap....................................................... 637
```
Port Attributes........................................................ 638

```
location........................................................... 638
location_x......................................................... 638
location_y......................................................... 638
place_status....................................................... 639
```
Subdesign Attributes................................................... 640

```
fplan_height....................................................... 640
fplan_width........................................................ 640
```
Instance Attributes..................................................... 641

```
bbox............................................................. 641
group............................................................ 641
height............................................................ 641
highlighted........................................................ 642
llx............................................................... 642
lly............................................................... 642
location........................................................... 643
location_x......................................................... 643
location_y......................................................... 643
physical.......................................................... 643
placement_status................................................... 644
skip_in_write_def................................................... 644
```

January 2019 35 Product Version 18.1

```
urx.............................................................. 6 45
ury.............................................................. 6 45
width............................................................. 645
```
Blockage Attributes.................................................... 646

```
component........................................................ 646
density........................................................... 646
design............................................................ 647
has_fills.......................................................... 647
has_slots......................................................... 647
is_exceptpgnet..................................................... 648
is_exclude_flops.................................................... 648
is_partial.......................................................... 648
is_pushdown...................................................... 649
is_soft............................................................ 649
layer............................................................. 649
location_x......................................................... 650
location_y......................................................... 650
mask............................................................. 650
max_layer......................................................... 651
min_layer......................................................... 651
polygons.......................................................... 651
rects............................................................. 652
spacing........................................................... 652
type.............................................................. 65 2
user_created...................................................... 653
user_name........................................................ 653
visible............................................................ 653
width............................................................. 654
```
Bump Attributes....................................................... 655

```
base_cell......................................................... 655
bbox............................................................. 655
center............................................................ 655
def_name......................................................... 655
location........................................................... 656
model............................................................ 656
net.............................................................. 6 56
```

January 2019 36 Product Version 18.1

```
orientation......................................................... 656
place_status....................................................... 657
port.............................................................. 65 7
properties......................................................... 657
urx.............................................................. 6 58
ury.............................................................. 6 58
weight............................................................ 659
```
DEF_Pin Attributes.................................................... 660

```
direction.......................................................... 660
layers............................................................ 660
location_x......................................................... 661
location_y......................................................... 661
net_expr.......................................................... 661
net_name......................................................... 662
orientation......................................................... 662
placement_status................................................... 662
polygons.......................................................... 663
ports............................................................. 663
special........................................................... 664
use.............................................................. 6 64
vias.............................................................. 66 5
visible............................................................ 665
```
Fill Attributes......................................................... 666

```
layer............................................................. 666
mask............................................................. 666
opc.............................................................. 6 67
polygons.......................................................... 667
rects............................................................. 667
via............................................................... 668
via_mask......................................................... 668
via_opc........................................................... 668
via_points......................................................... 668
```
Gcell Attributes....................................................... 669

```
horizontal_remaining................................................ 669
instance_count..................................................... 669
instances......................................................... 670
```

January 2019 37 Product Version 18.1

```
pin_count......................................................... 670
pin_density........................................................ 670
pins.............................................................. 67 1
rect.............................................................. 67 1
utilization......................................................... 671
vertical_remaining.................................................. 672
```
Group Attributes....................................................... 673

```
def_name......................................................... 673
members......................................................... 673
properties......................................................... 674
region............................................................ 674
user_created...................................................... 675
```
Layer Attributes....................................................... 676

```
area............................................................. 676
cap_multiplier...................................................... 676
capacitance....................................................... 676
cap_table_name.................................................... 677
color............................................................. 677
direction.......................................................... 677
eol_keepout....................................................... 678
eol_spacing....................................................... 678
layer_index........................................................ 678
mask............................................................. 679
max_adjacent_spacing............................................... 679
max_cut_spacing................................................... 679
max_width........................................................ 679
min_spacing....................................................... 679
min_width......................................................... 679
offset............................................................. 679
offset_x........................................................... 680
offset_y........................................................... 680
pitch............................................................. 680
pitch_x........................................................... 680
pitch_y........................................................... 681
resistance......................................................... 681
smallest_min_spacing............................................... 681
```

January 2019 38 Product Version 18.1

```
type.............................................................. 68 2
used............................................................. 682
utilization......................................................... 682
visible............................................................ 683
width............................................................. 683
```
Pcell Attributes........................................................ 684

```
def_name......................................................... 684
height............................................................ 684
location_x......................................................... 685
location_y......................................................... 685
model............................................................ 686
orientation......................................................... 686
placement_status................................................... 686
properties......................................................... 687
urx.............................................................. 6 87
ury.............................................................. 6 88
weight............................................................ 688
width............................................................. 689
```
Pdomain Attributes.................................................... 690

```
boundary......................................................... 690
cutouts........................................................... 690
mingap........................................................... 691
rects............................................................. 691
rsext............................................................. 692
```
Pnet Attributes........................................................ 693

```
capacitance....................................................... 693
components....................................................... 693
def_name......................................................... 694
fixedbump......................................................... 694
frequency......................................................... 694
original_name...................................................... 694
path_count........................................................ 695
path_index........................................................ 695
path_value........................................................ 695
pattern........................................................... 696
properties......................................................... 696
```

January 2019 39 Product Version 18.1

```
rc_name.......................................................... 696
route_rule......................................................... 696
shieldnet.......................................................... 697
source............................................................ 697
use.............................................................. 6 97
visible............................................................ 698
weight............................................................ 698
xtalk............................................................. 699
```
Power Domain Attributes................................................ 700

```
disjoint_hinst_box_list............................................... 700
ext_bottom........................................................ 700
ext_edges......................................................... 700
ext_left........................................................... 701
ext_right.......................................................... 701
ext_top........................................................... 701
gap_bottom....................................................... 702
gap_edges........................................................ 702
gap_left........................................................... 702
gap_right......................................................... 702
gap_top.......................................................... 703
group............................................................ 703
min_gaps......................................................... 703
rects............................................................. 704
rs_exts........................................................... 704
```
Region Attributes...................................................... 705

```
def_name......................................................... 705
derived_from_power_domain.......................................... 705
group............................................................ 705
location_x......................................................... 706
location_y......................................................... 706
properties......................................................... 706
rects............................................................. 706
type.............................................................. 70 7
user_created...................................................... 708
```
Route_rule Attributes................................................... 709

```
from_lef.......................................................... 709
```

January 2019 40 Product Version 18.1

```
hardspacing....................................................... 709
layers............................................................ 710
mincuts........................................................... 710
properties......................................................... 710
user_defined....................................................... 710
viarules........................................................... 711
vias.............................................................. 71 1
```
Row Attributes........................................................ 712

```
height............................................................ 712
is_horizontal....................................................... 712
location_x......................................................... 713
location_y......................................................... 713
macro............................................................ 714
orientation......................................................... 714
user_created...................................................... 714
visible............................................................ 715
width............................................................. 715
```
Site Attributes........................................................ 716

```
class............................................................. 716
height............................................................ 716
symmetry......................................................... 716
width............................................................. 717
```
Slot Attributes........................................................ 718

```
layer............................................................. 718
polygons.......................................................... 718
rects............................................................. 719
```
Special Net Attributes.................................................. 720

```
components....................................................... 720
def_name......................................................... 720
fixedbump......................................................... 720
original_name...................................................... 721
path_count........................................................ 721
path_index........................................................ 722
path_value........................................................ 722
pattern........................................................... 722
polygons.......................................................... 723
```

January 2019 41 Product Version 18.1

```
properties......................................................... 723
rc_name.......................................................... 723
rectangles......................................................... 723
source............................................................ 724
style............................................................. 724
type.............................................................. 72 5
use.............................................................. 7 25
voltage........................................................... 726
weight............................................................ 726
```
Style Attributes........................................................ 727

```
index............................................................. 727
polygon........................................................... 727
```
Track Attributes....................................................... 728

```
count............................................................. 728
is_horizontal....................................................... 728
is_used........................................................... 729
layer............................................................. 729
layer_number...................................................... 729
macro............................................................ 730
mask............................................................. 730
multiple........................................................... 730
same_mask....................................................... 730
start............................................................. 731
step.............................................................. 73 1
```
Via Attributes......................................................... 732

```
bottom_layer....................................................... 732
cut_cols.......................................................... 732
cut_layer.......................................................... 733
cut_pattern........................................................ 733
cut_rows.......................................................... 733
height............................................................ 733
lef_name.......................................................... 734
min_route_layer.................................................... 734
polygons.......................................................... 734
rects............................................................. 734
top_layer.......................................................... 735
```

January 2019 42 Product Version 18.1

```
viarule_name...................................................... 735
width............................................................. 735
xbottom_enclosure.................................................. 735
xbottom_offset..................................................... 736
xcut_size......................................................... 736
xcut_spacing...................................................... 736
xorigin_offset...................................................... 737
xtop_enclosure..................................................... 737
xtop_offset........................................................ 737
ybottom_enclosure.................................................. 738
ybottom_offset..................................................... 738
ycut_size......................................................... 738
ycut_spacing...................................................... 739
yorigin_offset...................................................... 739
ytop_enclosure..................................................... 739
ytop_offset........................................................ 740
```
SDP Column Attributes................................................. 741

```
flip............................................................... 741
index............................................................. 741
justify_by......................................................... 742
orient............................................................ 742
sdp_group........................................................ 742
sdp_instances..................................................... 742
sdp_row.......................................................... 743
sdp_rows......................................................... 743
size_same........................................................ 743
skip_value........................................................ 743
```
SDP Group Attributes.................................................. 745

```
design............................................................ 745
hier_path......................................................... 745
orient............................................................ 745
origin............................................................. 746
sdp_columns...................................................... 746
sdp_rows......................................................... 746
```
SDP Instance Attributes................................................. 747

```
flip............................................................... 747
```

January 2019 43 Product Version 18.1

```
index............................................................. 747
instance.......................................................... 748
justify_by......................................................... 748
orient............................................................ 748
sdp_column....................................................... 748
sdp_row.......................................................... 749
size_fixed......................................................... 749
skip_value........................................................ 749
```
SDP Row Attributes.................................................... 751

```
flip............................................................... 751
index............................................................. 751
justify_by......................................................... 752
orient............................................................ 752
sdp_column....................................................... 752
sdp_columns...................................................... 752
sdp_group........................................................ 753
sdp_instances..................................................... 753
size_same........................................................ 753
skip_value........................................................ 753
```
9

Design for Manufacturing....................................... 757

List................................................................. 757

Root Attributes........................................................ 758

```
optimize_yield...................................................... 758
```
Design Attributes...................................................... 759

```
yield............................................................. 759
```
10

Constraint......................................................... 761

List................................................................. 761

Root Attributes........................................................ 774

```
aae_enabled....................................................... 774
aocv_library....................................................... 774
auto_library_domain................................................. 774
```

January 2019 44 Product Version 18.1

```
auto_library_domain_threshold........................................ 775
case_analysis_multi_driver_propagation................................. 775
case_analysis_propagation_for_icg..................................... 776
case_analysis_sequential_propagation.................................. 777
change_cap_precision............................................... 777
convert_rising_falling_arcs_to_combo_arcs.............................. 777
define_clock_with_new_cost_group..................................... 778
drc_first........................................................... 778
drc_max_cap_first.................................................. 779
drc_max_fanout_first................................................ 780
drc_max_trans_first................................................. 782
enable_break_timing_paths_by_mode.................................. 783
enable_data_check................................................. 784
fix_min_drcs....................................................... 785
ignore_scan_combinational_arcs....................................... 785
lbr_clock_isolation_support........................................... 785
lbr_convert_n_piece_cap_to_2_piece................................... 786
lbr_infer_cap_range_from_dynamic_pincap_model........................ 786
link_library........................................................ 786
ocv_mode......................................................... 786
operating_conditions................................................ 787
override_library_max_drc............................................. 787
phys_socv........................................................ 788
report_logic_levels_histogram_fixed_depth............................... 788
scale_factor_group_path_weights...................................... 788
sdc_filter_match_more_slashes........................................ 789
sdc_flat_view_default................................................ 789
sdc_match_more_slashes............................................ 789
socv_library....................................................... 790
support_combo_clock............................................... 790
target_library...................................................... 790
tim_ignore_data_check_for_non_endpoint_pins........................... 791
time_recovery_arcs................................................. 791
timing_analysis_type................................................ 792
timing_disable_non_sequential_checks.................................. 793
timing_enable_sr_latch_preset_clear_arcs............................... 794
```

January 2019 45 Product Version 18.1

```
timing_library_lookup_drv_per_frequency................................ 795
timing_no_path_segmentation......................................... 796
timing_nsigma_multiplier............................................. 797
timing_report_enable_common_header.................................. 797
timing_report_endpoint_fields......................................... 797
timing_report_load_unit.............................................. 798
timing_report_path_type.............................................. 798
timing_report_time_unit.............................................. 799
timing_report_unconstrained.......................................... 799
timing_spatial_derate_chip_size....................................... 799
use_multi_clks_latency_uncertainty_optimize............................. 800
use_multi_clks_latency_uncertainty_report............................... 800
wireload_mode..................................................... 801
wireload_selection.................................................. 802
write_sdc_use_libset_name_set_dont_use............................... 803
```
Library Domain Attributes............................................... 804

```
aocv_library....................................................... 804
link_library........................................................ 804
socv_library....................................................... 805
target_library...................................................... 805
```
Design Attributes...................................................... 806

```
cell_delay_multiplier................................................. 806
cell_min_delay_multiplier............................................. 807
early_fall_cell_check_derate_factor..................................... 807
early_fall_clk_cell_derate_factor....................................... 808
early_fall_clk_net_delta_derate_factor................................... 808
early_fall_clk_net_derate_factor....................................... 808
early_fall_data_cell_derate_factor...................................... 808
early_fall_data_net_delta_derate_factor................................. 809
early_fall_data_net_derate_factor...................................... 809
early_rise_cell_check_derate_factor.................................... 809
early_rise_clk_cell_derate_factor....................................... 809
early_rise_clk_net_delta_derate_factor.................................. 810
early_rise_clk_net_derate_factor....................................... 810
early_rise_data_cell_derate_factor..................................... 810
early_rise_data_net_delta_derate_factor................................. 811
```

January 2019 46 Product Version 18.1

```
early_rise_data_net_derate_factor...................................... 811
early_rise_clk_check_derate_factor..................................... 811
early_fall_clk_check_derate_factor..................................... 811
late_rise_clk_check_derate_factor...................................... 812
late_fall_clk_check_derate_factor...................................... 812
force_wireload..................................................... 812
ideal_seq_async_pins............................................... 813
ignore_library_drc................................................... 814
ignore_library_max_fanout............................................ 815
latch_borrow....................................................... 816
latch_borrow_by_mode.............................................. 817
latch_max_borrow.................................................. 818
latch_max_borrow_by_mode.......................................... 819
late_fall_cell_check_derate_factor...................................... 820
late_fall_clk_cell_derate_factor........................................ 820
late_fall_clk_net_delta_derate_factor.................................... 820
late_fall_clk_net_derate_factor........................................ 821
late_fall_data_cell_derate_factor....................................... 821
late_fall_data_net_delta_derate_factor.................................. 821
late_fall_data_net_derate_factor....................................... 822
late_rise_cell_check_derate_factor..................................... 822
late_rise_clk_cell_derate_factor........................................ 822
late_rise_clk_net_delta_derate_factor................................... 822
late_rise_clk_net_derate_factor........................................ 823
late_rise_data_cell_derate_factor...................................... 823
late_rise_data_net_delta_derate_factor.................................. 823
late_rise_data_net_derate_factor....................................... 824
max_capacitance................................................... 825
max_fanout........................................................ 826
max_transition..................................................... 827
nl_has_aocv_derate................................................. 827
timing_disable_internal_inout_net_arcs.................................. 828
```
Mode Attributes....................................................... 829

```
default............................................................ 829
```
Instance Attributes..................................................... 830

```
cell_delay_multiplier................................................. 830
```

January 2019 47 Product Version 18.1

```
cell_min_delay_multiplier............................................. 831
disabled_arcs...................................................... 832
disabled_arcs_by_mode............................................. 833
early_fall_cell_check_derate_factor..................................... 834
early_fall_clk_cell_derate_factor....................................... 834
early_fall_data_cell_derate_factor...................................... 834
early_rise_cell_check_derate_factor.................................... 834
early_rise_clk_cell_derate_factor....................................... 834
early_rise_data_cell_derate_factor..................................... 835
box_has_aocv_derate............................................... 835
box_has_ocv_derate................................................ 835
early_rise_clk_check_derate_factor..................................... 835
early_fall_clk_check_derate_factor..................................... 835
late_rise_clk_check_derate_factor...................................... 835
late_fall_clk_check_derate_factor...................................... 836
hard_region....................................................... 836
latch_borrow....................................................... 836
latch_borrow_by_mode.............................................. 838
latch_max_borrow.................................................. 839
latch_max_borrow_by_mode.......................................... 841
late_fall_cell_check_derate_factor...................................... 842
late_fall_clk_cell_derate_factor........................................ 842
late_fall_data_cell_derate_factor....................................... 842
late_rise_cell_check_derate_factor..................................... 843
late_rise_clk_cell_derate_factor........................................ 843
late_rise_data_cell_derate_factor...................................... 843
```
Pin Attributes......................................................... 844

```
break_timing_paths................................................. 844
break_timing_paths_by_mode......................................... 846
clock_hold_uncertainty............................................... 847
clock_hold_uncertainty_by_mode...................................... 848
clock_network_early_latency.......................................... 849
clock_network_early_latency_by_mode.................................. 851
clock_network_late_latency........................................... 853
clock_network_late_latency_by_mode................................... 855
clock_setup_uncertainty.............................................. 857
```

January 2019 48 Product Version 18.1

```
clock_setup_uncertainty_by_mode..................................... 858
clock_source_early_latency........................................... 859
clock_source_early_latency_by_mode.................................. 860
clock_source_late_latency............................................ 862
clock_source_late_latency_by_mode................................... 864
hold_uncertainty.................................................... 865
hold_uncertainty_by_clock............................................ 866
ideal_driver........................................................ 867
ideal_network...................................................... 868
latch_max_borrow.................................................. 869
latch_max_borrow_by_mode.......................................... 870
min_pulse_width.................................................... 871
min_pulse_width_by_mode........................................... 872
network_early_latency_by_clock....................................... 873
network_late_latency_by_clock........................................ 875
network_latency_fall_max............................................ 877
network_latency_fall_min............................................. 878
network_latency_rise_max............................................ 879
network_latency_rise_min............................................ 880
setup_uncertainty................................................... 881
setup_uncertainty_by_clock........................................... 881
source_early_latency_by_clock........................................ 882
source_late_latency_by_clock......................................... 884
source_latency_early_fall_max........................................ 886
source_latency_early_fall_min......................................... 886
source_latency_early_rise_max........................................ 887
source_latency_early_rise_min........................................ 888
source_latency_late_fall_max......................................... 889
source_latency_late_fall_min.......................................... 890
source_latency_late_rise_max......................................... 891
source_latency_late_rise_min......................................... 892
timing_case_logic_value............................................. 893
timing_case_logic_value_by_mode..................................... 894
```
Net Attributes......................................................... 896

```
hdl_type.......................................................... 896
resistance......................................................... 896
```

January 2019 49 Product Version 18.1

Fnet Attributes........................................................ 897

```
resistance......................................................... 897
```
Port Attributes........................................................ 898

```
break_timing_paths................................................. 898
break_timing_paths_by_mode......................................... 899
clock_hold_uncertainty............................................... 901
clock_hold_uncertainty_by_mode...................................... 902
clock_network_early_latency.......................................... 903
clock_network_early_latency_by_mode.................................. 905
clock_network_late_latency........................................... 907
clock_network_late_latency_by_mode................................... 909
clock_setup_uncertainty.............................................. 911
clock_setup_uncertainty_by_mode..................................... 913
clock_source_early_latency........................................... 914
clock_source_early_latency_by_mode.................................. 916
clock_source_late_latency............................................ 918
clock_source_late_latency_by_mode................................... 920
drive_resistance_fall_max............................................ 922
drive_resistance_fall_min............................................. 922
drive_resistance_rise_max............................................ 922
drive_resistance_rise_min............................................ 922
driver_from_pin_fall_max............................................. 922
driver_from_pin_fall_min............................................. 923
driver_from_pin_rise_max............................................ 923
driver_from_pin_rise_min............................................. 923
driver_ignore_drc................................................... 923
driver_input_slew_fall_to_fall_max..................................... 923
driver_input_slew_fall_to_fall_min...................................... 924
driver_input_slew_fall_to_rise_max..................................... 924
driver_input_slew_fall_to_rise_min..................................... 924
driver_input_slew_rise_to_fall_max..................................... 924
driver_input_slew_rise_to_fall_min..................................... 924
driver_input_slew_rise_to_rise_max.................................... 925
driver_input_slew_rise_to_rise_min..................................... 925
driver_pin_fall_max................................................. 925
driver_pin_fall_min.................................................. 925
```

January 2019 50 Product Version 18.1

```
driver_pin_rise_max................................................. 926
driver_pin_rise_min................................................. 926
external_capacitance_max............................................ 926
external_capacitance_min............................................ 926
external_driven_pin_fall.............................................. 926
external_driven_pin_rise............................................. 927
external_driver..................................................... 927
external_driver_from_pin............................................. 928
external_driver_input_slew............................................ 929
external_fanout_load................................................ 929
external_non_tristate_drivers.......................................... 930
external_pin_cap................................................... 930
external_resistance................................................. 930
external_wire_cap.................................................. 931
external_wire_res................................................... 931
external_wireload_fanout............................................. 932
external_wireload_model............................................. 932
fixed_slew......................................................... 933
hold_uncertainty.................................................... 934
hold_uncertainty_by_clock............................................ 935
ideal_driver........................................................ 936
ideal_network...................................................... 936
ignore_external_driver_drc............................................ 937
input_slew_max_fall................................................. 937
input_slew_max_rise................................................ 938
input_slew_min_fall................................................. 938
input_slew_min_rise................................................. 938
max_capacitance................................................... 939
max_fanout........................................................ 940
max_transition..................................................... 941
min_pulse_width.................................................... 941
min_pulse_width_by_mode........................................... 942
network_early_latency_by_clock....................................... 943
network_late_latency_by_clock........................................ 945
network_latency_fall_max............................................ 947
network_latency_fall_min............................................. 948
```

January 2019 51 Product Version 18.1

```
network_latency_rise_max............................................ 949
network_latency_rise_min............................................ 950
setup_uncertainty................................................... 951
setup_uncertainty_by_clock........................................... 951
source_early_latency_by_clock........................................ 953
source_late_latency_by_clock......................................... 955
source_latency_early_fall_max........................................ 957
source_latency_early_fall_min......................................... 958
source_latency_early_rise_max........................................ 959
source_latency_early_rise_min........................................ 960
source_latency_late_fall_max......................................... 961
source_latency_late_fall_min.......................................... 962
source_latency_late_rise_max......................................... 963
source_latency_late_rise_min......................................... 964
timing_case_logic_value............................................. 965
timing_case_logic_value_by_mode..................................... 966
```
Subdesign Attributes................................................... 968

```
force_wireload..................................................... 968
hard_region....................................................... 969
```
Clock Attributes....................................................... 970

```
clock_hold_uncertainty............................................... 970
clock_network_early_latency.......................................... 971
clock_network_late_latency........................................... 972
clock_setup_uncertainty.............................................. 974
clock_source_early_latency........................................... 975
clock_source_late_latency............................................ 977
comment.......................................................... 978
hold_uncertainty.................................................... 979
ideal_transition_max_fall............................................. 979
ideal_transition_max_rise............................................. 979
ideal_transition_min_fall.............................................. 980
ideal_transition_min_rise............................................. 980
inverted_sources................................................... 980
is_combinational_source_path......................................... 980
latch_max_borrow.................................................. 981
max_capacitance_clock_path_fall...................................... 981
```

January 2019 52 Product Version 18.1

```
max_capacitance_clock_path_rise..................................... 981
max_capacitance_data_path_fall....................................... 981
max_capacitance_data_path_rise...................................... 982
max_transition_clock_path_fall........................................ 982
max_transition_clock_path_rise........................................ 982
max_transition_data_path_fall......................................... 982
max_transition_data_path_rise........................................ 982
min_pulse_width.................................................... 982
network_latency_fall_max............................................ 983
network_latency_fall_min............................................. 984
network_latency_rise_max............................................ 985
network_latency_rise_min............................................ 986
non_inverted_sources............................................... 986
setup_uncertainty................................................... 987
slew............................................................. 987
source_latency_early_fall_max........................................ 988
source_latency_early_fall_min......................................... 989
source_latency_early_rise_max........................................ 990
source_latency_early_rise_min........................................ 991
source_latency_late_fall_max......................................... 992
source_latency_late_fall_min.......................................... 993
source_latency_late_rise_max......................................... 994
source_latency_late_rise_min......................................... 995
```
Cost Group Attributes.................................................. 996

```
weight............................................................ 996
```
Exception Attributes.................................................... 997

```
comment.......................................................... 997
max.............................................................. 99 8
no_compress...................................................... 998
user_priority....................................................... 998
```
External Delay Attributes............................................... 1000

```
clock_network_latency_included...................................... 1000
clock_source_latency_included....................................... 1001
```
inst Attributes........................................................ 1002

```
box_has_aocv_derate.............................................. 1002
box_has_ocv_derate............................................... 1002
```

January 2019 53 Product Version 18.1

```
early_rise_clk_check_derate_factor.................................... 1002
early_fall_clk_check_derate_factor.................................... 1002
late_rise_clk_check_derate_factor..................................... 1002
late_fall_clk_check_derate_factor..................................... 1003
```
11

MMMC........................................................... 1005

List................................................................ 1005

analysis_view Attributes............................................... 1009

```
constraint_mode................................................... 1009
delay_corner...................................................... 1009
design........................................................... 1009
is_dynamic....................................................... 1009
is_hold.......................................................... 1009
is_hold_default.................................................... 1009
is_leakage....................................................... 1010
is_setup......................................................... 1010
is_setup_default................................................... 1010
latency_file....................................................... 1010
path_adjust_file................................................... 1010
power_modes..................................................... 1010
```
constraint_mode Attributes............................................. 1011

```
design........................................................... 1011
ilm_sdc_files...................................................... 1011
is_hold.......................................................... 1011
is_setup......................................................... 1011
sdc_files......................................................... 1011
tcl_vars.......................................................... 1012
```
delay_corner Attributes................................................ 1013

```
design........................................................... 1013
early_irdrop_files.................................................. 1013
early_rc_corner................................................... 1013
early_temperature_files............................................. 1013
early_timing_condition.............................................. 1014
early_timing_condition_string......................................... 1014
```

January 2019 54 Product Version 18.1

```
is_hold.......................................................... 1014
is_setup......................................................... 1014
is_si_enabled..................................................... 1015
late_irdrop_files................................................... 1015
late_rc_corner.................................................... 1015
late_temperature_files.............................................. 1015
late_timing_condition............................................... 1016
late_timing_condition_string.......................................... 1016
mmmc_design.................................................... 1016
```
library_set Attributes.................................................. 1017

```
aocv_files........................................................ 1017
libraries.......................................................... 1017
library_files....................................................... 1017
si_files.......................................................... 1017
socv_files........................................................ 1018
```
opcond Attributes..................................................... 1019

```
is_hold.......................................................... 1019
is_setup......................................................... 1019
is_virtual......................................................... 1019
process.......................................................... 1019
temperature...................................................... 1019
tree_type........................................................ 1020
voltage.......................................................... 1020
```
rc_corner Attributes................................................... 1021

```
cap_table_file..................................................... 1021
post_route_cap.................................................... 1021
post_route_clock_cap.............................................. 1022
post_route_clock_res............................................... 1022
post_route_cross_cap.............................................. 1023
post_route_res.................................................... 1023
pre_route_cap.................................................... 1024
pre_route_clock_cap............................................... 1024
pre_route_clock_res................................................ 1025
pre_route_res..................................................... 1025
qrc_tech_file...................................................... 1026
temperature...................................................... 1026
```

January 2019 55 Product Version 18.1

root Attributes....................................................... 1027

```
timing_defer_mmmc_obj_updates..................................... 1027
```
timing_condition Attributes.............................................. 1028

```
library_sets....................................................... 1028
opcond.......................................................... 1028
opcond_library.................................................... 1028
```
12

Elaboration and Synthesis..................................... 1029

List................................................................ 1029

Root Attributes....................................................... 1041

```
allow_invalid_primary_power_pins_libcell............................... 1041
auto_partition..................................................... 1042
auto_super_thread................................................. 1042
auto_ungroup..................................................... 1043
avoid_tied_inputs.................................................. 1043
bank_based_multibit_inferencing...................................... 1044
boundary_optimize_constant_hpins.................................... 1045
boundary_optimize_equal_opposite_hpins.............................. 1046
boundary_optimize_feedthrough_hpins................................. 1047
boundary_optimize_invert_hpins...................................... 1048
boundary_optimize_invert_hpins_rename_nets........................... 1049
boundary_optimize_invert_hpins_renaming_extension..................... 1050
bus_naming_style................................................. 1051
cb_preserve_ports_nets............................................. 1051
comb_seq_merge_message_threshold................................. 1052
control_logic_optimization........................................... 1052
delete_flops_on_preserved_net....................................... 1053
delete_hier_insts_on_preserved_net................................... 1053
delete_unloaded_insts.............................................. 1054
delete_unloaded_seqs.............................................. 1054
derive_bussed_pins................................................ 1055
distributed_area_opt_cleanup........................................ 1055
dont_use_qbar_seq_pins............................................ 1056
dp_analytical_opt.................................................. 1056
```

January 2019 56 Product Version 18.1

```
dp_area_mode.................................................... 1057
dp_csa.......................................................... 1057
dp_rewriting...................................................... 1058
dp_sharing....................................................... 1058
dp_speculation.................................................... 1059
dp_ungroup_during_syn_map........................................ 1060
dp_ungroup_separator.............................................. 1061
driver_for_unloaded_hier_pins........................................ 1062
exact_match_seq_async_ctrls........................................ 1062
exact_match_seq_sync_ctrls......................................... 1063
force_merge_combos_into_multibit_cells............................... 1064
force_merge_seqs_into_multibit_cells.................................. 1065
gen_module_prefix................................................. 1066
hdl_append_generic_ports........................................... 1066
hdl_array_naming_style............................................. 1068
hdl_async_set_reset............................................... 1068
hdl_auto_async_set_reset........................................... 1069
hdl_auto_exec_sdc_scripts.......................................... 1069
hdl_auto_sync_set_reset............................................ 1071
hdl_bidirectional_assign............................................. 1071
hdl_bidirectional_wand_wor_assign.................................... 1072
hdl_bus_wire_naming_style.......................................... 1073
hdl_case_mux_threshold............................................ 1075
hdl_case_sensitive_instances........................................ 1076
hdl_convert_onebit_vector_to_scalar................................... 1076
hdl_create_label_for_unlabeled_generate............................... 1077
hdl_decimal_parameter_name........................................ 1079
hdl_delete_transparent_latch......................................... 1080
hdl_enable_non_default_library_domain_binding......................... 1080
hdl_enable_proc_name............................................. 1081
hdl_error_on_blackbox.............................................. 1081
hdl_error_on_latch................................................. 1082
hdl_error_on_logic_abstract.......................................... 1082
hdl_error_on_negedge.............................................. 1083
hdl_ff_keep_explicit_feedback........................................ 1083
hdl_ff_keep_feedback.............................................. 1084
```

January 2019 57 Product Version 18.1

```
hdl_flatten_complex_port............................................ 1085
hdl_generate_index_style........................................... 1087
hdl_generate_separator............................................. 1090
hdl_index_mux_threshold........................................... 1092
hdl_instance_array_naming_style..................................... 1092
hdl_interface_separator............................................. 1094
hdl_latch_keep_feedback............................................ 1095
hdl_link_from_any_lib............................................... 1096
hdl_max_map_to_mux_control_width.................................. 1096
hdl_max_recursion_limit............................................. 1096
hdl_new_bidirectional_assign........................................ 1097
hdl_parameter_naming_style......................................... 1097
hdl_parameterize_module_name...................................... 1099
hdl_preserve_async_sr_priority_logic.................................. 1100
hdl_preserve_dangling_output_nets................................... 1100
hdl_preserve_supply_nets........................................... 1100
hdl_preserve_sync_ctrl_logic......................................... 1102
hdl_preserve_sync_set_reset........................................ 1102
hdl_preserve_unused_flop........................................... 1102
hdl_preserve_unused_latch.......................................... 1104
hdl_preserve_unused_registers....................................... 1106
hdl_record_naming_style............................................ 1109
hdl_reg_naming_style.............................................. 1110
hdl_rename_cdn_flop_pins.......................................... 1110
hdl_resolve_instance_with_libcell..................................... 1111
hdl_sv_module_wrapper............................................ 1112
hdl_sync_set_reset................................................ 1112
hdl_track_module_elab_memory_and_runtime........................... 1113
hdl_unconnected_value............................................. 1114
hdl_use_block_prefix............................................... 1121
hdl_use_cw_first................................................... 1121
hdl_use_default_parameter_values_in_design_name...................... 1121
hdl_use_default_parameter_values_in_name............................ 1123
hdl_use_for_generate_prefix......................................... 1124
hdl_use_if_generate_prefix.......................................... 1125
hdl_use_port_default_value.......................................... 1127
```

January 2019 58 Product Version 18.1

```
ignore_clock_path_check............................................ 1127
ignore_preserve_in_tiecell_insertion................................... 1127
ilm_keep_async................................................... 1128
iopt_allow_tiecell_with_inversion...................................... 1128
iopt_enable_floating_output_check.................................... 1129
iopt_force_constant_removal......................................... 1129
iopt_lp_power_analysis_effort........................................ 1129
iopt_remap_avoided_cells........................................... 1130
iopt_sequential_duplication.......................................... 1130
iopt_sequential_resynthesis.......................................... 1131
iopt_sequential_resynthesis_min_effort................................. 1131
iopt_temp_directory................................................ 1132
iopt_ultra_optimization.............................................. 1132
lbr_seq_in_out_phase_opto.......................................... 1133
map_drc_first..................................................... 1134
map_latch_allow_async_decomp..................................... 1135
map_prefer_non_inverted_clock_line.................................. 1135
map_respect_rtl_clk_phase.......................................... 1135
map_to_master_slave_lssd.......................................... 1137
map_to_multiple_output_gates....................................... 1137
merge_combinational_hier_instances.................................. 1138
minimize_uniquify.................................................. 1138
multibit_allow_async_phase_map..................................... 1139
multibit_allow_unused_bits.......................................... 1140
multibit_auto_exclude_registers_with_exceptions......................... 1141
multibit_cells_from_different_busses................................... 1141
multibit_combo_name_concat_string................................... 1142
multibit_debug.................................................... 1142
multibit_mapping_effort_level......................................... 1144
multibit_predefined_allow_unused_bits................................. 1144
multibit_prefix_string............................................... 1145
multibit_preserve_inferred_instances................................... 1146
multibit_preserved_net_check........................................ 1146
multibit_seqs_instance_naming_style.................................. 1147
multibit_seqs_members_naming_style................................. 1149
multibit_seqs_name_concat_string.................................... 1150
```

January 2019 59 Product Version 18.1

```
multibit_short_prefix_string.......................................... 1151
multibit_split_string................................................. 1151
multibit_unused_input_value......................................... 1153
optimize_constant_0_flops........................................... 1153
optimize_constant_1_flops........................................... 1153
optimize_constant_feedback_seqs.................................... 1154
optimize_constant_latches........................................... 1156
optimize_merge_flops.............................................. 1156
optimize_merge_latches............................................ 1157
optimize_net_area................................................. 1157
optimize_seq_x_to................................................. 1158
partition_based_synthesis........................................... 1158
pbs_db_directory.................................................. 1158
pbs_load_lib_in_group_of........................................... 1158
print_ports_nets_preserved_for_cb.................................... 1159
propagate_constant_from_timing_model................................ 1159
proto_feasible_target............................................... 1160
proto_feasible_target_adjust_slack_pct................................. 1160
proto_feasible_target_threshold....................................... 1160
proto_feasible_target_threshold_clock_pct.............................. 1161
proto_hdl........................................................ 1161
remove_assigns................................................... 1162
retime_async_reset................................................ 1162
retime_effort_level................................................. 1163
retime_move_mux_loop_with_reg..................................... 1164
retime_optimize_reset.............................................. 1164
retime_reg_naming_suffix........................................... 1165
retime_verification_flow............................................. 1166
retiming_clocks.................................................... 1166
segregate_summary_enable......................................... 1167
st_launch_wait_time................................................ 1167
stop_at_iopt_state................................................. 1167
support_serial_scanin_multibit_cell.................................... 1168
syn_generic_effort................................................. 1168
syn_global_effort.................................................. 1168
syn_map_effort.................................................... 1169
```

January 2019 60 Product Version 18.1

```
syn_opt_effort..................................................... 1169
tns_critical_range.................................................. 1169
tns_opto......................................................... 1170
uniquify_naming_style.............................................. 1171
use_compatibility_based_grouping.................................... 1172
use_main_cell_output_function_for_test_cell............................ 1172
use_max_cap_lut.................................................. 1172
use_multibit_cells.................................................. 1173
use_multibit_combo_cells........................................... 1174
use_multibit_iso_cells.............................................. 1175
use_multibit_seq_and_tristate_cells................................... 1176
use_nextstate_type_only_to_assign_sync_ctrls.......................... 1176
use_scan_seqs_for_non_dft......................................... 1177
use_tiehilo_for_const............................................... 1178
```
Design Attributes..................................................... 1180

```
control_logic_optimization........................................... 1180
delete_unloaded_seqs.............................................. 1181
dont_use_base_cell_set............................................. 1181
dp_csa.......................................................... 1182
dp_rewriting...................................................... 1182
dp_sharing....................................................... 1183
dp_speculation.................................................... 1184
hdl_cw_list....................................................... 1185
preserve......................................................... 1186
retime........................................................... 1187
retime_period_percentage........................................... 1188
```
Instance Attributes.................................................... 1189

```
allow_seq_in_out_phase_opto........................................ 1189
dont_merge_multibit................................................ 1190
dont_retime...................................................... 1191
dont_split_multibit.................................................. 1191
dont_use_base_cell_set............................................. 1192
dont_use_qbar_pin................................................. 1192
hdl_proc_name.................................................... 1193
merge_multibit.................................................... 1193
inherited_preserve................................................. 1194
```

January 2019 61 Product Version 18.1

```
iopt_allow_inst_dup................................................ 1195
map_to_multibit_bank_label.......................................... 1195
map_to_multibit_register............................................ 1196
map_to_mux...................................................... 1197
map_to_register................................................... 1198
merge_combinational_hier_instance................................... 1198
multibit_allow_async_phase_map..................................... 1199
optimize_constant_0_seq............................................ 1201
optimize_constant_1_seq............................................ 1202
optimize_constant_feedback_seq..................................... 1202
optimize_merge_seq............................................... 1203
preserve......................................................... 1204
propagate_constant_from_timing_model................................ 1205
trace_retime...................................................... 1206
ungroup_ok...................................................... 1207
unresolved....................................................... 1207
```
hdl_arch Attributes.................................................... 1209

```
blackbox......................................................... 1209
hdl_auto_exec_sdc_scripts.......................................... 1209
hdl_error_on_blackbox.............................................. 1210
hdl_error_on_latch................................................. 1211
hdl_error_on_logic_abstract.......................................... 1211
hdl_error_on_negedge.............................................. 1212
hdl_ff_keep_explicit_feedback........................................ 1212
hdl_ff_keep_feedback.............................................. 1213
hdl_flatten_complex_port............................................ 1213
hdl_generate_index_style........................................... 1214
hdl_generate_separator............................................. 1215
hdl_latch_keep_feedback............................................ 1216
hdl_preserve_signals............................................... 1216
hdl_preserve_unused_flop........................................... 1217
hdl_preserve_unused_latch.......................................... 1217
hdl_preserve_unused_registers....................................... 1218
hdl_use_block_prefix............................................... 1218
hdl_use_for_generate_prefix......................................... 1219
hdl_use_if_generate_prefix.......................................... 1220
```

January 2019 62 Product Version 18.1

```
ungroup......................................................... 1220
```
hdl_block Attributes................................................... 1222

```
group........................................................... 1222
```
hdl_comp Attributes................................................... 1224

```
ungroup......................................................... 1224
```
hdl_impl Attributes.................................................... 1225

```
ungroup......................................................... 1225
```
hdl_inst Attributes.................................................... 1226

```
ungroup......................................................... 1226
```
hdl_lib Attributes..................................................... 1227

```
components...................................................... 1227
```
hdl_proc Attributes.................................................... 1228

```
group........................................................... 1228
```
hdl_subp Attributes................................................... 1231

```
map_to_module................................................... 1231
map_to_operator.................................................. 1231
return_port....................................................... 1231
```
Net Attributes........................................................ 1232

```
constant......................................................... 1232
preserve......................................................... 1233
```
Pin Attributes........................................................ 1234

```
boundary_optimize_constant_hpins.................................... 1234
boundary_optimize_equal_opposite_hpins.............................. 1235
boundary_optimize_feedthrough_hpins................................. 1237
boundary_optimize_hpin_invertible.................................... 1238
boundary_optimize_invert_hpins...................................... 1239
constant......................................................... 1240
iopt_avoid_tiecell_replacement....................................... 1241
lssd_master_clock................................................. 1241
preserve......................................................... 1242
prune_unused_logic................................................ 1243
```
Pgpin Attributes...................................................... 1244

```
constant......................................................... 1244
preserve......................................................... 1245
```
Port Attributes....................................................... 1246

```
constant......................................................... 1246
```

January 2019 63 Product Version 18.1

```
iopt_avoid_tiecell_replacement....................................... 1247
lssd_master_clock................................................. 1247
```
Subdesign Attributes.................................................. 1248

```
boundary_opto.................................................... 1248
boundary_optimize_constant_hpins.................................... 1249
boundary_optimize_equal_opposite_hpins.............................. 1250
boundary_optimize_feedthrough_hpins................................. 1252
boundary_optimize_invert_hpins...................................... 1253
control_logic_optimization........................................... 1254
delete_unloaded_insts.............................................. 1255
delete_unloaded_seqs.............................................. 1256
dp_csa.......................................................... 1257
dp_rewriting...................................................... 1257
dp_sharing....................................................... 1258
dp_speculation.................................................... 1259
hdl_cw_list....................................................... 1260
minimize_uniquify.................................................. 1260
multibit_allow_async_phase_map..................................... 1262
preserve......................................................... 1264
retime........................................................... 1265
retime_hard_region................................................ 1265
retime_period_percentage........................................... 1266
user_sub_arch.................................................... 1267
ungroup_ok...................................................... 1267
```
Subport Attributes.................................................... 1268

```
boundary_optimize_hpin_invertible.................................... 1268
constant......................................................... 1269
iopt_avoid_tiecell_replacement....................................... 1269
lssd_master_clock................................................. 1270
```
Clock Attributes...................................................... 1271

```
clock_library_cells................................................. 1271
```
13

Analysis.......................................................... 1273

List................................................................ 1273


January 2019 64 Product Version 18.1

Bump Attributes...................................................... 1293

```
design........................................................... 1293
```
Clock Attributes...................................................... 1294

```
actual_period..................................................... 1294
clock_domain..................................................... 1294
clock_groups..................................................... 1294
clock_sense_logical_stop_propagation................................. 1295
clock_sense_negative.............................................. 1295
clock_sense_positive............................................... 1296
clock_sense_stop_propagation....................................... 1296
delay_max_fall.................................................... 1297
delay_max_rise................................................... 1297
delay_min_fall.................................................... 1298
delay_min_rise.................................................... 1298
design........................................................... 1298
divide_by........................................................ 1298
divide_fall........................................................ 1299
divide_period..................................................... 1299
divide_rise....................................................... 1299
divide_waveform.................................................. 1300
duty_cycle....................................................... 1300
edges........................................................... 1301
edge_shift........................................................ 1301
exceptions....................................................... 1301
fall.............................................................. 13 02
generated_clocks.................................................. 1302
is_generated...................................................... 1302
is_inverted....................................................... 1303
is_library_created.................................................. 1303
is_propagated..................................................... 1303
master_clock..................................................... 1303
master_source.................................................... 1303
min_pulse_width_high.............................................. 1304
min_pulse_width_low............................................... 1304
multiply_by....................................................... 1304
period........................................................... 1304
```

January 2019 65 Product Version 18.1

```
rise............................................................. 130 5
sources.......................................................... 1305
view_name....................................................... 1305
waveform........................................................ 1306
```
Constant Attributes................................................... 1307

```
capacitance_max_fall............................................... 1307
capacitance_max_rise.............................................. 1307
capacitance_min_fall............................................... 1308
capacitance_min_rise............................................... 1308
design........................................................... 1308
hinst............................................................ 1308
pin_capacitance................................................... 1309
unique_versions................................................... 1310
wire_capacitance.................................................. 1310
wire_length....................................................... 1311
wire_resistance................................................... 1311
```
Cost Group Attributes................................................. 1312

```
design........................................................... 1312
exceptions....................................................... 1312
slack............................................................ 1313
slack_by_mode................................................... 1314
tns.............................................................. 13 15
```
DEF_Pin Attributes................................................... 1316

```
design........................................................... 1316
```
Design Attributes..................................................... 1317

```
analysis......................................................... 1317
arch_name....................................................... 1317
average_net_length................................................ 1317
constant_0_loads.................................................. 1318
constant_0_nets................................................... 1318
constant_1_loads.................................................. 1318
constant_1_nets................................................... 1319
constants........................................................ 1319
constraint_modes.................................................. 1319
cost_groups...................................................... 1319
delay_corners..................................................... 1319
```

January 2019 66 Product Version 18.1

```
dynamic_power_view............................................... 1320
entity_name...................................................... 1320
external_delays................................................... 1320
hdl_elab_command_params......................................... 1320
hdl_parameters................................................... 1322
hdl_pipeline_comp................................................. 1323
hdl_vdp_list...................................................... 1323
hinsts........................................................... 1324
hnets............................................................ 1324
hold_views....................................................... 1324
hpins............................................................ 1324
init_state......................................................... 1325
insts............................................................ 1325
insts_area........................................................ 1325
language......................................................... 1326
leakage_power_view............................................... 1326
library_name...................................................... 1326
logic_abstract..................................................... 1327
max_cap_cost.................................................... 1327
max_fanout_cost.................................................. 1328
max_trans_cost................................................... 1328
min_cap_cost..................................................... 1329
min_fanout_cost................................................... 1329
min_trans_cost.................................................... 1329
modules......................................................... 1330
net_area......................................................... 1330
nets............................................................. 1330
num_insts........................................................ 1330
num_local_hpins.................................................. 1331
num_nets........................................................ 1331
num_pg_nets..................................................... 1331
obsolete_state.................................................... 1331
path_adjusts...................................................... 1331
path_delays...................................................... 1332
path_disables..................................................... 1332
path_groups...................................................... 1332
```

January 2019 67 Product Version 18.1

```
pg_hnets......................................................... 1332
pg_nets.......................................................... 1332
physical_cell_area................................................. 1332
pins............................................................. 1333
port_busses...................................................... 1333
ports............................................................ 1333
repeater_rules.................................................... 1333
protected........................................................ 1334
seq_reason_deleted................................................ 1334
setup_views...................................................... 1335
slack............................................................ 1335
slack_by_mode................................................... 1336
slack_max....................................................... 1337
tns.............................................................. 13 37
total_area........................................................ 1338
total_net_length................................................... 1338
wireload......................................................... 1338
```
Exception Attributes................................................... 1339

```
adjust_value...................................................... 1339
cost_group....................................................... 1339
delay_value...................................................... 1339
design........................................................... 1340
domain.......................................................... 1340
exception_type.................................................... 1340
from_points....................................................... 1341
lenient........................................................... 1341
paths............................................................ 1342
precluded_path_adjusts............................................. 1342
priority........................................................... 1342
shift_capture...................................................... 1343
shift_launch...................................................... 1343
through_points.................................................... 1343
to_points......................................................... 1344
```
External Delay Attributes............................................... 1345

```
clock............................................................ 1345
clock_rise........................................................ 1345
```

January 2019 68 Product Version 18.1

```
delay............................................................ 1345
design........................................................... 1346
exceptions....................................................... 1346
external_delay_pins................................................ 1347
input_delay....................................................... 1347
level_sensitive.................................................... 1347
sigma_delay...................................................... 1347
```
Fill Attributes........................................................ 1349

```
design........................................................... 1349
```
fnet Attributes........................................................ 1350

```
design........................................................... 1350
driver_pins....................................................... 1350
driver_ports...................................................... 1350
hinst............................................................ 1350
hnets............................................................ 1351
is_constant....................................................... 1351
is_ideal.......................................................... 1351
load_pins........................................................ 1352
load_ports........................................................ 1352
num_drivers...................................................... 1352
num_loads....................................................... 1352
```
Group Attributes...................................................... 1353

```
design........................................................... 1353
```
hdl_arch Attributes.................................................... 1354

```
language......................................................... 1354
protected........................................................ 1354
```
Instance Attributes.................................................... 1356

```
backup_power_pins................................................ 1356
base_cell........................................................ 1356
buffer........................................................... 1356
cell_area......................................................... 1357
combinational..................................................... 1357
design........................................................... 1357
exceptions....................................................... 1357
flop............................................................. 135 8
hdl_instantiated................................................... 1358
```

January 2019 69 Product Version 18.1

```
hierarchical....................................................... 1359
inverted_phase.................................................... 1359
inverter.......................................................... 1359
is_isolation....................................................... 1360
is_level_shifter.................................................... 1360
is_macro......................................................... 1360
is_negative_level_sensitive.......................................... 1360
is_positive_level_sensitive........................................... 1361
is_retention....................................................... 1361
latch............................................................ 1361
lib_cells.......................................................... 1362
module.......................................................... 1362
multibit_rejection_reason............................................ 1362
negative_edge_clock............................................... 1362
primitive_function.................................................. 1363
relaxed_seq_map_constraints........................................ 1363
retime_original_registers............................................ 1363
sequential........................................................ 1364
slack............................................................ 1364
std_cell_main_rail_pin.............................................. 1365
subdesign........................................................ 1365
timing_case_disabled_arcs.......................................... 1365
timing_case_disabled_arcs_by_mode.................................. 1366
timing_model..................................................... 1367
tristate........................................................... 1367
unique_versions................................................... 1367
```
Net Attributes........................................................ 1369

```
design........................................................... 1369
drivers........................................................... 1369
hinst............................................................ 1369
is_constant....................................................... 1370
is_driven_by_supply0............................................... 1370
is_driven_by_supply1............................................... 1371
is_ideal.......................................................... 1371
is_part_of_bus.................................................... 1372
loads............................................................ 1372
```

January 2019 70 Product Version 18.1

```
net............................................................. 137 2
num_drivers...................................................... 1373
num_loads....................................................... 1373
type............................................................. 1373
unique_versions................................................... 1373
```
Pcell Attributes....................................................... 1375

```
design........................................................... 1375
```
pg_hnet Attributes.................................................... 1376

```
design........................................................... 1376
hinst............................................................ 1376
pins............................................................. 1376
```
pg_net Attributes..................................................... 1377

```
design........................................................... 1377
hinst............................................................ 1377
inst............................................................. 137 7
pins............................................................. 1377
sub_pg_nets...................................................... 1378
upper_pg_net..................................................... 1378
```
Pgpin Attributes...................................................... 1379

```
base_pin......................................................... 1379
design........................................................... 1379
direction......................................................... 1379
drivers........................................................... 1380
hnet............................................................ 1380
hinst............................................................ 1380
inst............................................................. 138 1
is_async......................................................... 1381
is_data.......................................................... 1381
is_physical....................................................... 1381
is_std_cell_main_rail............................................... 1382
loads............................................................ 1382
net............................................................. 138 2
pg_hnet......................................................... 1383
pg_net.......................................................... 1383
pg_type.......................................................... 1383
physical......................................................... 1383
```

January 2019 71 Product Version 18.1

```
unique_versions................................................... 1384
```
Pin Attributes........................................................ 1385

```
base_pin......................................................... 1385
boundary_change.................................................. 1385
capacitance_max_fall............................................... 1387
capacitance_max_rise.............................................. 1388
capacitance_min_fall............................................... 1388
capacitance_min_rise............................................... 1388
capturer......................................................... 1389
causes_ideal_net.................................................. 1389
clock_sense_logical_stop_propagation................................. 1390
clock_sense_negative.............................................. 1390
clock_sense_positive............................................... 1391
clock_sense_stop_propagation....................................... 1391
clock_sources_inverted............................................. 1392
clock_sources_non_inverted......................................... 1393
clocks........................................................... 1393
connect_delay.................................................... 1393
delay_max_fall.................................................... 1394
delay_max_rise................................................... 1394
delay_min_fall.................................................... 1395
delay_min_rise.................................................... 1395
design........................................................... 1395
direction......................................................... 1396
drivers........................................................... 1396
endpoint......................................................... 1396
exceptions....................................................... 1397
external_delays................................................... 1397
external_delays_by_mode........................................... 1398
generates_clocks.................................................. 1399
has_min_delay.................................................... 1400
hnet............................................................ 1400
is_async......................................................... 1401
is_clock.......................................................... 1401
is_clock_gating_pin................................................ 1401
is_clock_used_as_clock............................................. 1401
```

January 2019 72 Product Version 18.1

```
is_clock_used_as_data............................................. 1402
is_data.......................................................... 1402
is_physical....................................................... 1402
is_std_cell_main_rail............................................... 1403
launcher......................................................... 1403
lib_pins.......................................................... 1403
loads............................................................ 1403
min_slew........................................................ 1404
min_timing_arcs................................................... 1405
net............................................................. 140 5
pg_hnet......................................................... 1405
pg_net.......................................................... 1406
physical......................................................... 1406
pin_capacitance................................................... 1406
propagated_clocks................................................. 1407
propagated_clocks_by_mode........................................ 1409
propagated_ideal_network........................................... 1411
rf_slack.......................................................... 1412
slack............................................................ 1412
slack_by_mode................................................... 1413
slack_max_edge.................................................. 1414
slew............................................................ 1414
slew_by_mode.................................................... 1415
startpoint......................................................... 1415
timing_arcs....................................................... 1416
timing_case_computed_value........................................ 1416
timing_case_computed_value_by_mode................................ 1418
timing_info....................................................... 1419
timing_info_favor_startpoint.......................................... 1422
unique_versions................................................... 1423
wire_capacitance.................................................. 1424
wire_length....................................................... 1424
wire_resistance................................................... 1424
wireload_model................................................... 1425
```
Pin Bus Attributes.................................................... 1426

```
bits............................................................. 142 6
```

January 2019 73 Product Version 18.1

```
direction......................................................... 1426
hinst............................................................ 1427
hport_bus........................................................ 1427
```
Pnet Attributes....................................................... 1428

```
design........................................................... 1428
```
Port Attributes....................................................... 1429

```
bus............................................................. 142 9
capacitance_max_fall............................................... 1429
capacitance_max_rise.............................................. 1430
capacitance_min_fall............................................... 1430
capacitance_min_rise............................................... 1430
capturer......................................................... 1431
causes_ideal_net.................................................. 1431
clock_sources_inverted............................................. 1432
clock_sources_non_inverted......................................... 1432
clocks........................................................... 1433
connect_delay.................................................... 1433
delay_max_fall.................................................... 1433
delay_max_rise................................................... 1434
delay_min_fall.................................................... 1434
delay_min_rise.................................................... 1435
design........................................................... 1435
direction......................................................... 1435
drivers........................................................... 1436
endpoint......................................................... 1436
exceptions....................................................... 1436
external_delays................................................... 1437
external_delays_by_mode........................................... 1437
generates_clocks.................................................. 1439
has_min_delay.................................................... 1439
hnet............................................................ 1440
is_clock_used_as_clock............................................. 1440
is_clock_used_as_data............................................. 1440
launcher......................................................... 1441
lib_pins.......................................................... 1441
loads............................................................ 1441
```

January 2019 74 Product Version 18.1

```
min_slew........................................................ 1442
min_port_delay.................................................... 1443
net............................................................. 144 3
pg_hnet......................................................... 1444
pg_net.......................................................... 1444
pin_capacitance................................................... 1444
port_delay........................................................ 1445
propagated_clocks................................................. 1445
propagated_clocks_by_mode........................................ 1447
rf_slack.......................................................... 1449
slack............................................................ 1449
slack_by_mode................................................... 1450
slack_max_edge.................................................. 1451
slew............................................................ 1451
slew_by_mode.................................................... 1451
startpoint......................................................... 1452
timing_case_computed_value........................................ 1452
timing_case_computed_value_by_mode................................ 1453
timing_info....................................................... 1455
timing_info_favor_startpoint.......................................... 1457
unique_versions................................................... 1457
wire_capacitance.................................................. 1458
wire_length....................................................... 1458
wire_resistance................................................... 1459
```
Port Bus Attributes.................................................... 1460

```
bits............................................................. 146 0
design........................................................... 1460
direction......................................................... 1460
hinst............................................................ 1461
order............................................................ 1461
```
Region Attributes..................................................... 1462

```
design........................................................... 1462
```
repeater_rule Attributes................................................ 1463

```
design........................................................... 1463
```
Root Attributes....................................................... 1464

```
active_operating_conditions.......................................... 1464
```

January 2019 75 Product Version 18.1

```
base_cell_sets.................................................... 1465
base_cells....................................................... 1465
commands....................................................... 1465
current_design.................................................... 1465
designs.......................................................... 1465
hdl_libraries...................................................... 1466
init_prototype_design............................................... 1466
init_timing_enabled................................................ 1466
layers........................................................... 1466
level_shifter_groups................................................ 1466
libraries.......................................................... 1466
library_domains................................................... 1467
library_sets....................................................... 1467
opconds......................................................... 1467
peak_physical_memory_usage....................................... 1467
physical_memory_usage............................................ 1467
report_timing_show_wire_length...................................... 1468
show_wns_in_log.................................................. 1468
sites............................................................ 1469
source_of_via_resistance............................................ 1470
via_resistance.................................................... 1470
vias............................................................. 1470
```
Route_rule Attributes.................................................. 1471

```
design........................................................... 1471
```
Row Attributes....................................................... 1472

```
design........................................................... 1472
```
Slot Attributes....................................................... 1473

```
design........................................................... 1473
```
Special Net Attributes................................................. 1474

```
design........................................................... 1474
```
Style Attributes....................................................... 1475

```
design........................................................... 1475
```
Subdesign Attributes.................................................. 1476

```
arch_name....................................................... 1476
area............................................................ 1476
constant_0_loads.................................................. 1477
```

January 2019 76 Product Version 18.1

```
constant_0_nets................................................... 1477
constant_1_loads.................................................. 1477
constant_1_nets................................................... 1478
design........................................................... 1478
entity_name...................................................... 1478
hdl_elab_command_params......................................... 1478
hdl_parameters................................................... 1479
hdl_pipeline_comp................................................. 1480
hdl_vdp_list...................................................... 1481
hinsts........................................................... 1481
insts_area........................................................ 1482
is_ilm........................................................... 1482
language......................................................... 1482
library_name...................................................... 1483
logic_abstract..................................................... 1483
logical_hier....................................................... 1483
net_area......................................................... 1484
physical_cell_area................................................. 1484
protected........................................................ 1484
wireload......................................................... 1485
```
Subport Attributes.................................................... 1486

```
bus............................................................. 148 6
capacitance_max_fall............................................... 1486
capacitance_max_rise.............................................. 1487
capacitance_min_fall............................................... 1487
capacitance_min_rise............................................... 1487
causes_ideal_net.................................................. 1488
design........................................................... 1488
direction......................................................... 1488
drivers........................................................... 1489
hinst............................................................ 1489
hnet............................................................ 1490
hpin............................................................. 1490
loads............................................................ 1490
net............................................................. 149 0
pg_hnet......................................................... 1491
```

January 2019 77 Product Version 18.1

```
pg_net.......................................................... 1491
pin_capacitance................................................... 1492
unique_versions................................................... 1492
wire_capacitance.................................................. 1493
wire_length....................................................... 1493
wire_resistance................................................... 1493
```
Subport Bus Attributes................................................. 1494

```
bits............................................................. 149 4
direction......................................................... 1494
hpin_bus......................................................... 1495
order............................................................ 1495
```
Timing Bin Attributes.................................................. 1496

```
design........................................................... 1496
is_sub_bin....................................................... 1496
path_count....................................................... 1496
paths............................................................ 1497
root............................................................. 1497
sub_bins......................................................... 1497
timing_bin........................................................ 1498
```
Timing Path Attributes................................................. 1499

```
bin.............................................................. 14 99
endpoint......................................................... 1499
exceptions....................................................... 1500
mode........................................................... 1500
slack............................................................ 1501
startpoint......................................................... 1501
timing_bin........................................................ 1501
```
Track Attributes...................................................... 1502

```
design........................................................... 1502
```
14

Design For Test................................................. 1503

List................................................................ 1503

Root Attributes....................................................... 1528

```
atpg_license_options............................................... 1528
```

January 2019 78 Product Version 18.1

```
dft_apply_sdc_constraints........................................... 1529
dft_auto_identify_shift_register....................................... 1529
dft_boundary_cell_module_prefix..................................... 1530
dft_boundary_scan_timing_mode_name................................ 1530
dft_capture_timing_mode_name...................................... 1531
dft_clock_waveform_divide_fall....................................... 1531
dft_clock_waveform_divide_period.................................... 1531
dft_clock_waveform_divide_rise...................................... 1532
dft_clock_waveform_fall............................................. 1532
dft_clock_waveform_period.......................................... 1533
dft_clock_waveform_rise............................................ 1533
dft_enable_opcg2_0................................................ 1534
dft_enable_wir_function_check....................................... 1534
dft_exclude_tdrc_fail_seg............................................ 1534
dft_fence_slow_speed_domains...................................... 1535
dft_generate_atpg_no_testpoint_file................................... 1535
dft_identify_internal_test_clocks...................................... 1536
dft_identify_non_boundary_shift_registers............................... 1537
dft_identify_shared_wrapper_cells..................................... 1537
dft_identify_test_signals............................................. 1538
dft_identify_top_level_test_clocks..................................... 1538
dft_identify_xsource_violations_from_timing_models...................... 1538
dft_include_controllable_pins_in_abstract_model......................... 1539
dft_include_test_signal_outputs_in_abstract_model....................... 1543
dft_jtag_instance_name............................................. 1546
dft_jtag_module_name.............................................. 1546
dft_lbist_capture_timing_mode_name.................................. 1546
dft_lbist_shift_timing_mode_name..................................... 1547
dft_modedef_internal............................................... 1547
dft_modus_version................................................. 1547
dft_opcg_block_input_to_flop_paths................................... 1548
dft_opcg_domain_blocking........................................... 1548
dft_opcg_timing_mode_name........................................ 1549
dft_pmbist_jtag_timing_mode_name................................... 1549
dft_pmbist_mda_timing_mode_name.................................. 1550
dft_prefix......................................................... 1550
```

January 2019 79 Product Version 18.1

```
dft_propagate_test_signals_from_hookup_pins_only...................... 1551
dft_report_empty_test_clocks........................................ 1551
dft_rtl_insertion.................................................... 1552
dft_scan_style.................................................... 1552
dft_scanbit_waveform_analysis....................................... 1553
dft_sdc_input_port_delay............................................ 1553
dft_sdc_output_port_delay........................................... 1553
dft_shared_wrapper_through......................................... 1554
dft_shift_register_identification_mode.................................. 1555
dft_shift_register_max_length........................................ 1555
dft_shift_register_min_length......................................... 1556
dft_shift_timing_mode_name......................................... 1556
dft_true_time_flow................................................. 1557
dft_wait_for_license................................................ 1557
non_dft_timing_mode_name......................................... 1557
pmbist_enable_multiple_views........................................ 1558
unmap_scan_flops................................................. 1558
```
Design Attributes..................................................... 1560

```
actual_scan_chains................................................ 1560
actual_scan_segments.............................................. 1560
boundary_scan.................................................... 1560
boundary_scan_segments........................................... 1561
boundary_type.................................................... 1561
dft_boundary_scan_exists........................................... 1562
dft_clock_edge_for_head_of_scan_chains.............................. 1562
dft_clock_edge_for_tail_of_scan_chains................................ 1563
dft_configuration_modes............................................ 1564
dft_connect_scan_data_pins_during_mapping........................... 1564
dft_connect_shift_enable_during_mapping.............................. 1565
dft_core_max_pipe_depth........................................... 1566
dft_dont_scan..................................................... 1566
dft_jtag_macro_exists.............................................. 1567
dft_locations_for_shared_wrapper_processing........................... 1567
dft_lockup_element_type............................................ 1568
dft_lockup_element_type_for_tail_of_scan_chains........................ 1569
dft_max_length_of_scan_chains...................................... 1569
```

January 2019 80 Product Version 18.1

```
dft_min_number_of_scan_chains..................................... 1570
dft_mix_clock_edges_in_scan_chains.................................. 1570
dft_scan_map_mode............................................... 1571
dft_scan_output_preference.......................................... 1572
dft_shared_wrapper_exclude_port..................................... 1573
dft_shared_wrapper_input_threshold................................... 1574
dft_shared_wrapper_output_threshold.................................. 1574
dft_tap_tck_period................................................. 1574
direct_access..................................................... 1575
domain_macro_parameters.......................................... 1575
formal_verification_constraints........................................ 1575
fuse_cells........................................................ 1576
insert_pmbist_without_liberty_files..................................... 1576
jtag_instructions................................................... 1576
jtag_macros...................................................... 1576
jtag_ports........................................................ 1577
mbist_clock_domains............................................... 1577
mbist_enable_shared_library_domain_set............................... 1577
memory_lib_cells.................................................. 1578
opcg_domains.................................................... 1578
opcg_modes...................................................... 1578
opcg_triggers..................................................... 1579
osc_sources...................................................... 1579
pmbist_ffn_cell.................................................... 1579
pmbist_ffsync_cell................................................. 1579
pmbist_hri_async_reset............................................. 1580
pmbist_ports...................................................... 1580
scan_chains...................................................... 1580
scan_in_pipeline_clock_edge........................................ 1580
scan_out_pipeline_clock_edge....................................... 1581
scan_segments................................................... 1581
tap_ports........................................................ 1581
test_bus_interfaces................................................ 1581
test_bus_ports.................................................... 1582
test_clock_domains................................................ 1582
test_signals...................................................... 1582
```

January 2019 81 Product Version 18.1

```
violations........................................................ 1582
```
Instance Attributes.................................................... 1583

```
dft_abstract_dont_scan............................................. 1583
dft_custom_se.................................................... 1583
dft_dont_scan..................................................... 1584
dft_exclude_from_shift_register....................................... 1585
dft_exempt_from_system_clock_check................................. 1585
dft_force_blackbox_for_atpg......................................... 1585
dft_hier_instance_for_dedicated_wrapper............................... 1586
dft_is_blackbox_for_atpg............................................ 1586
dft_mapped...................................................... 1587
dft_part_of_segment............................................... 1587
dft_scan_chain.................................................... 1588
dft_shared_wrapper_flop............................................ 1588
dft_status........................................................ 1589
dft_test_clock..................................................... 1590
dft_test_clock_edge................................................ 1590
dft_test_clock_source............................................... 1591
dft_violation...................................................... 1591
fcu_instruction_set................................................. 1592
mbist_instruction_set............................................... 1592
pmbist_instruction_set.............................................. 1593
pmbist_unresolved................................................. 1594
```
Pin Attributes........................................................ 1595

```
dft_constant_value................................................. 1595
dft_controllable.................................................... 1596
dft_driven_by_clock................................................ 1596
dft_opcg_domain_clock_pin.......................................... 1597
dft_opcg_domain_fanout_pin......................................... 1597
dft_opcg_domain_launch_clock....................................... 1598
dft_opcg_domain_se_input_pin....................................... 1598
dft_opcg_domain_unfenced_capture................................... 1599
pmbist_dft_controllable............................................. 1600
user_differential_negative_pin........................................ 1600
user_from_core_data............................................... 1600
user_from_core_enable............................................. 1601
```

January 2019 82 Product Version 18.1

```
user_test_receiver_acmode.......................................... 1602
user_test_receiver_data_output....................................... 1602
user_test_receiver_init_clock......................................... 1602
user_test_receiver_init_data......................................... 1602
user_to_core_data................................................. 1603
user_to_core_enable............................................... 1603
wrapper_control................................................... 1604
wrapper_segment.................................................. 1604
wrapper_type..................................................... 1604
```
Net Attributes........................................................ 1606

```
dft_clock_domain_info.............................................. 1606
dft_constant_value................................................. 1607
```
Subdesign Attributes.................................................. 1608

```
dft_dont_scan..................................................... 1608
pmbist_ffn_cell.................................................... 1609
pmbist_ffsync_cell................................................. 1609
```
Subport Attributes.................................................... 1610

```
dft_driven_by_clock................................................ 1610
dft_opcg_domain_clock_pin.......................................... 1610
dft_opcg_domain_fanout_pin......................................... 1611
dft_opcg_domain_launch_clock....................................... 1611
dft_opcg_domain_se_input_pin....................................... 1612
dft_opcg_domain_unfenced_capture................................... 1613
wrapper_control................................................... 1614
wrapper_segment.................................................. 1614
wrapper_type..................................................... 1614
```
Port Attributes....................................................... 1615

```
dft_driven_by_clock................................................ 1615
dft_enable_hookup_pin............................................. 1615
dft_enable_hookup_polarity.......................................... 1616
dft_opcg_asserted_domain.......................................... 1617
dft_opcg_domain_clock_pin.......................................... 1617
dft_opcg_domain_fanout_pin......................................... 1618
dft_opcg_domain_launch_clock....................................... 1618
dft_opcg_domain_se_input_pin....................................... 1619
dft_opcg_domain_unfenced_capture................................... 1620
```

January 2019 83 Product Version 18.1

```
dft_sdi_output_hookup_pin.......................................... 1621
dft_sdo_input_hookup_pin........................................... 1621
wrapper_control................................................... 1621
wrapper_segment.................................................. 1622
wrapper_type..................................................... 1622
```
Boundary-Scan Segment Attributes...................................... 1623

```
acdcsel_11496.................................................... 1623
acpclk_11496..................................................... 1623
acpsen_11496.................................................... 1624
acptrenbl_11496................................................... 1624
acpulse_11496.................................................... 1625
bsdl............................................................. 1625
capturedr........................................................ 1626
clockdr.......................................................... 1626
design........................................................... 1627
differential_pairs................................................... 1627
highz............................................................ 1627
instance......................................................... 1628
mode_a......................................................... 1628
mode_b......................................................... 1629
mode_c.......................................................... 1629
shiftdr........................................................... 1630
tdi.............................................................. 1 630
tdo............................................................. 163 1
updatedr......................................................... 1631
```
fuse_cell Attributes................................................... 1632

```
address_limit..................................................... 1632
data_order....................................................... 1632
memory_lib_cell................................................... 1632
port_access...................................................... 1633
port_action....................................................... 1633
port_alias........................................................ 1633
read_delay....................................................... 1633
wrapper......................................................... 1634
```
JTAG Instruction Attributes............................................. 1635

```
capture.......................................................... 1635
```

January 2019 84 Product Version 18.1

```
design........................................................... 1635
length........................................................... 1636
opcode.......................................................... 1636
private........................................................... 1636
register.......................................................... 1637
register_capturedr................................................. 1637
register_capturedr_state............................................ 1638
register_clockdr................................................... 1638
register_decode................................................... 1638
register_reset..................................................... 1639
register_reset_polarity.............................................. 1639
register_runidle.................................................... 1639
register_shiftdr.................................................... 1640
register_shiftdr_state............................................... 1640
register_shiftdr_polarity............................................. 1641
register_tck....................................................... 1641
register_tdi....................................................... 1641
register_tdo...................................................... 1642
register_updatedr.................................................. 1642
register_updatedr_state............................................. 1642
tap_decode....................................................... 1643
tap_tdi........................................................... 1643
tap_tdo.......................................................... 1644
```
JTAG Instruction Register Attributes...................................... 1645

```
capture.......................................................... 1645
design........................................................... 1645
length........................................................... 1646
```
JTAG Macro Attributes................................................ 1647

```
boundary_tdo..................................................... 1647
bsr_clockdr....................................................... 1647
bsr_shiftdr........................................................ 1647
bsr_updatedr..................................................... 1648
capturedr........................................................ 1648
capturedr_state................................................... 1648
clockdr.......................................................... 1649
design........................................................... 1649
```

January 2019 85 Product Version 18.1

```
dot6_acdcsel..................................................... 1649
dot6_acpulse..................................................... 1649
dot6_preset_clock................................................. 1650
dot6_trcell_enable................................................. 1650
exitdr............................................................ 1650
highz............................................................ 1650
instance......................................................... 1651
mode_a......................................................... 1651
mode_b......................................................... 1651
mode_c.......................................................... 1651
por............................................................. 165 2
reset............................................................ 1652
runidle........................................................... 1652
select_wir........................................................ 1653
shiftdr........................................................... 1653
shiftdr_state...................................................... 1653
tck.............................................................. 16 53
tdi.............................................................. 1 654
tdo............................................................. 165 4
tdo_enable....................................................... 1654
tms............................................................. 165 4
trst............................................................. 165 5
updatedr......................................................... 1655
updatedr_state.................................................... 1655
user_defined_macro................................................ 1656
```
JTAG Port Attributes.................................................. 1657

```
aio_pin.......................................................... 1657
bcell_location..................................................... 1657
bcell_required..................................................... 1658
bcell_segment.................................................... 1658
bcell_type........................................................ 1659
bdy_enable....................................................... 1659
bdy_in........................................................... 1660
bdy_out.......................................................... 1660
bsr_dummy_after.................................................. 1660
bsr_dummy_before................................................ 1661
```

January 2019 86 Product Version 18.1

```
cell............................................................. 166 2
comp_enable..................................................... 1663
custom_bcell..................................................... 1663
design........................................................... 1663
differential........................................................ 1663
index............................................................ 1664
pin.............................................................. 16 64
pinmap.......................................................... 1664
sys_enable....................................................... 1665
sys_use......................................................... 1665
test_use......................................................... 1666
tr_bdy_in......................................................... 1667
tr_cell........................................................... 1667
trcell_acmode..................................................... 1667
trcell_clock....................................................... 1668
trcell_enable...................................................... 1668
type............................................................. 1668
```
TAP Port Attributes................................................... 1669

```
design........................................................... 1669
dft_hookup_pin.................................................... 1669
dft_hookup_polarity................................................ 1669
pin.............................................................. 16 70
type............................................................. 1670
```
DFT Configuration Mode Attributes....................................... 1671

```
current_mode..................................................... 1671
decoded_pin...................................................... 1671
design........................................................... 1672
jtag_instruction.................................................... 1672
mode_enable_high................................................. 1672
mode_enable_low................................................. 1673
type............................................................. 1674
usage........................................................... 1675
```
Memory Data Bit Structure Attributes..................................... 1676

```
column_order..................................................... 1676
partial_row_order.................................................. 1676
row_order........................................................ 1677
```

January 2019 87 Product Version 18.1

Memory Libcell Attributes.............................................. 1678

```
address_limit..................................................... 1678
data_order....................................................... 1678
memory_lib_cell................................................... 1679
parallel_access_groups............................................. 1679
port_action....................................................... 1679
port_access...................................................... 1680
port_alias........................................................ 1680
read_delay....................................................... 1680
wrapper......................................................... 1680
```
Memory Libpin Access Attributes........................................ 1682

```
fuse_cell......................................................... 1682
is_assign........................................................ 1682
memory_lib_cell................................................... 1682
value............................................................ 1682
```
Memory Libpin Action Attributes......................................... 1683

```
fuse_cell......................................................... 1683
memory_lib_cell................................................... 1683
value............................................................ 1683
```
Memory Libpin Alias Attributes.......................................... 1685

```
base_port_name.................................................. 1685
fuse_cell......................................................... 1685
memory_lib_cell................................................... 1685
```
Memory Spare Column Attributes........................................ 1686

```
address_bits...................................................... 1686
banks........................................................... 1686
data_bits......................................................... 1687
db_block_size..................................................... 1687
enable........................................................... 1687
memory_lib_cell................................................... 1688
srclk............................................................ 1688
sre............................................................. 168 8
srsi............................................................. 168 9
srso............................................................. 1689
srst............................................................. 169 0
```
Memory Spare Column Map Address Attributes............................. 1691


January 2019 88 Product Version 18.1

```
address_logical_value.............................................. 1691
address_port..................................................... 1691
```
Memory Spare Column Map Data Attributes................................ 1693

```
data_logical_value................................................. 1693
data_port........................................................ 1693
```
Memory Spare Row Attributes........................................... 1695

```
address_bits...................................................... 1695
banks........................................................... 1695
data_bits......................................................... 1696
enable........................................................... 1696
memory_lib_cell................................................... 1697
memory_spare_row_map............................................ 1697
srclk............................................................ 1697
sre............................................................. 169 7
srsi............................................................. 169 8
srso............................................................. 1698
srst............................................................. 169 9
```
Memory Spare Row Map Address Attributes................................ 1700

```
address_logical_value.............................................. 1700
address_port..................................................... 1700
address_port_value................................................ 1701
memory_spare_row................................................ 1701
```
Write Mask Bit Attributes............................................... 1702

```
masked_bits...................................................... 1702
memory_lib_cell................................................... 1702
```
Programmable Direct Access Function Attributes............................ 1703

```
active........................................................... 1703
design........................................................... 1703
dft_hookup_pin.................................................... 1703
dft_hookup_polarity................................................ 1704
source........................................................... 1704
```
MBIST Clock Attributes................................................ 1705

```
design........................................................... 1705
dft_hookup_pin.................................................... 1705
dft_hookup_polarity................................................ 1705
hookup_period.................................................... 1706
```

January 2019 89 Product Version 18.1

```
internal.......................................................... 1706
is_jtag_tck....................................................... 1706
is_srclk.......................................................... 1707
period........................................................... 1707
sources.......................................................... 1707
```
Domain Macro Parameters Attributes..................................... 1708

```
counter_length.................................................... 1708
design........................................................... 1708
max_num_pulses.................................................. 1708
target_period..................................................... 1709
trigger_delay...................................................... 1709
```
OPCG Domain Attributes............................................... 1710

```
counter_length.................................................... 1710
design........................................................... 1710
divide_by........................................................ 1710
instance......................................................... 1711
location.......................................................... 1711
max_num_pulses.................................................. 1711
min_domain_period................................................ 1711
opcg_trigger...................................................... 1712
osc_source....................................................... 1712
scan_clock....................................................... 1712
shift_enable...................................................... 1713
```
OPCG Mode Attributes................................................ 1714

```
design........................................................... 1714
jtag_controlled.................................................... 1714
mode_init........................................................ 1714
osc_source_references............................................. 1715
```
OPCG Trigger Attributes............................................... 1716

```
active........................................................... 1716
delay_cycles...................................................... 1716
design........................................................... 1717
inside_inst....................................................... 1717
instance......................................................... 1717
osc_source....................................................... 1717
pin.............................................................. 17 18
```

January 2019 90 Product Version 18.1

```
scan_clock....................................................... 1718
test_signal....................................................... 1718
```
Osc Source Attributes................................................. 1719

```
design........................................................... 1719
max_input_period.................................................. 1719
max_output_period................................................. 1719
min_input_period.................................................. 1720
min_output_period................................................. 1720
pin.............................................................. 17 21
ref_clock_pin..................................................... 1721
```
Osc Source Reference Attributes........................................ 1722

```
opcg_mode....................................................... 1722
osc_source_period................................................. 1722
ref_clk_period..................................................... 1722
```
Actual Scan Chain Attributes............................................ 1723

```
analyzed......................................................... 1723
compressed...................................................... 1723
connected_shift_enable............................................. 1724
design........................................................... 1724
dft_hookup_pin_sdi................................................ 1724
dft_hookup_pin_sdo................................................ 1725
domain.......................................................... 1725
edge............................................................ 1725
elements......................................................... 1726
has_opcg_segments............................................... 1726
head_lockup...................................................... 1727
mode_name...................................................... 1727
non_shared_scan_out.............................................. 1727
other_clocks...................................................... 1728
power_domain.................................................... 1728
reg_count........................................................ 1729
scan_clock_a..................................................... 1729
scan_clock_b..................................................... 1729
scan_in.......................................................... 1730
scan_out......................................................... 1730
sdi_compression_signal............................................. 1731
```

January 2019 91 Product Version 18.1

```
shared_input...................................................... 1731
shared_output.................................................... 1732
shared_select..................................................... 1732
shift_enable...................................................... 1732
terminal_lockup................................................... 1733
```
Actual Scan Segment Attributes......................................... 1734

```
active........................................................... 1734
clock............................................................ 1735
clock_edge....................................................... 1735
connected_scan_clock_a............................................ 1736
connected_scan_clock_b............................................ 1736
connected_shift_enable............................................. 1736
core_wrapper..................................................... 1737
design........................................................... 1737
dft_tail_test_clock.................................................. 1737
dft_tail_test_clock_edge............................................. 1738
dft_test_clock..................................................... 1739
dft_test_clock_edge................................................ 1739
elements......................................................... 1740
head_skew_safe.................................................. 1740
instance......................................................... 1740
other_clocks...................................................... 1741
power_domain.................................................... 1741
reg_count........................................................ 1742
reorderable....................................................... 1742
scan_clock_a..................................................... 1743
scan_clock_b..................................................... 1743
scan_in.......................................................... 1743
scan_out......................................................... 1744
shift_enable...................................................... 1745
skew_safe....................................................... 1745
tail_clock......................................................... 1746
tail_clock_edge.................................................... 1746
type............................................................. 1747
```
Violations Attributes................................................... 1748

```
description....................................................... 1748
```

January 2019 92 Product Version 18.1

```
design........................................................... 1750
endpoints........................................................ 1751
file_name........................................................ 1751
fixed............................................................ 1752
id............................................................... 1752
line_number...................................................... 1753
reg_count........................................................ 1753
registers......................................................... 1754
root_node........................................................ 1755
segments........................................................ 1755
tristate_net_drivers................................................. 1756
tristate_net_load................................................... 1756
type............................................................. 1756
```
Scan Chain Attributes................................................. 1757

```
body............................................................ 1757
complete......................................................... 1757
design........................................................... 1758
dft_hookup_pin_sdi................................................ 1758
dft_hookup_pin_sdo................................................ 1758
domain.......................................................... 1759
edge............................................................ 1759
head............................................................ 1759
max_length....................................................... 1759
non_shared_scan_out.............................................. 1760
scan_clock_a..................................................... 1760
scan_clock_b..................................................... 1761
scan_in.......................................................... 1761
scan_out......................................................... 1761
sdi_compression_signal............................................. 1762
shared_input...................................................... 1762
shared_output.................................................... 1762
shared_select..................................................... 1763
shift_enable...................................................... 1763
tail.............................................................. 17 63
terminal_lockup................................................... 1764
```
Scan Segment Attributes............................................... 1765


January 2019 93 Product Version 18.1

```
active........................................................... 1765
clock............................................................ 1765
clock_edge....................................................... 1766
connected_scan_clock_a............................................ 1766
connected_scan_clock_b............................................ 1767
connected_shift_enable............................................. 1767
core_wrapper..................................................... 1768
core_wrapper_ports................................................ 1768
core_wrapper_type................................................. 1768
core_wrapper_usage............................................... 1769
design........................................................... 1769
dft_dont_scan..................................................... 1770
dft_status........................................................ 1771
dft_tail_test_clock.................................................. 1771
dft_tail_test_clock_edge............................................. 1772
dft_test_clock..................................................... 1772
dft_test_clock_edge................................................ 1773
dft_violation...................................................... 1773
elements......................................................... 1774
head_skew_safe.................................................. 1774
instance......................................................... 1775
other_clocks...................................................... 1775
power_domain.................................................... 1775
reg_count........................................................ 1776
reorderable....................................................... 1777
scan_clock_a..................................................... 1777
scan_clock_b..................................................... 1777
scan_in.......................................................... 1778
scan_out......................................................... 1778
shift_enable...................................................... 1779
skew_safe....................................................... 1779
tail_clock......................................................... 1779
tail_clock_edge.................................................... 1780
test_modes....................................................... 1780
type............................................................. 1781
user_defined_segment.............................................. 1781
```

January 2019 94 Product Version 18.1

Test Bus Port Attributes................................................ 1783

```
design........................................................... 1783
dft_hookup_pin.................................................... 1783
dft_hookup_polarity................................................ 1783
function.......................................................... 1784
index............................................................ 1784
pin.............................................................. 17 84
wir_reset_value................................................... 1785
wir_signal........................................................ 1785
wir_tm_value..................................................... 1785
```
Test Clock Attributes.................................................. 1786

```
at_speed......................................................... 1786
atpg_use......................................................... 1787
blocking_se...................................................... 1787
controllable....................................................... 1788
dft_hookup_pin.................................................... 1788
dft_hookup_polarity................................................ 1789
dft_mask_clk..................................................... 1789
dft_misr_clock.................................................... 1790
divide_fall........................................................ 1790
divide_period..................................................... 1790
divide_rise....................................................... 1791
domain_se....................................................... 1791
fall.............................................................. 17 92
function.......................................................... 1792
off_state......................................................... 1792
period........................................................... 1793
rise............................................................. 179 3
root_source_pins.................................................. 1793
root_source_polarity................................................ 1794
sources.......................................................... 1794
user_defined_signal................................................ 1794
```
Test Signal Attributes.................................................. 1796

```
active........................................................... 1796
atpg_use......................................................... 1797
dedicated_pin..................................................... 1798
```

January 2019 95 Product Version 18.1

```
default_shift_enable................................................ 1798
design........................................................... 1798
dft_compression_signal............................................. 1799
dft_hookup_pin.................................................... 1799
dft_hookup_polarity................................................ 1800
divide_fall........................................................ 1801
divide_period..................................................... 1801
divide_rise....................................................... 1801
fall.............................................................. 18 02
function.......................................................... 1802
has_fanout....................................................... 1803
ideal............................................................ 1803
index............................................................ 1803
lec_value........................................................ 1804
master_signal..................................................... 1805
period........................................................... 1805
pin.............................................................. 18 05
pmbist_use....................................................... 1806
rise............................................................. 180 7
scan_shift........................................................ 1808
type............................................................. 1808
user_defined_signal................................................ 1808
wir_reset_value................................................... 1809
wir_signal........................................................ 1809
wir_tm_value..................................................... 1810
```
15

Low Power Synthesis.......................................... 1811

List................................................................ 1811

Root Attributes....................................................... 1816

```
leakage_power_effort............................................... 1816
lp_clock_gating_exceptions_aware.................................... 1817
lp_clock_gating_infer_enable......................................... 1817
lp_clock_gating_prefix.............................................. 1818
lp_clock_gating_register_aware....................................... 1819
```

January 2019 96 Product Version 18.1

```
lp_default_probability............................................... 1819
lp_default_toggle_rate.............................................. 1820
lp_display_negative_internal_power................................... 1820
lp_get_state_dependent_lkg_pow..................................... 1821
lp_insert_clock_gating.............................................. 1821
lp_insert_discrete_clock_gating_logic.................................. 1822
lp_power_analysis_effort............................................ 1822
lp_power_unit..................................................... 1824
lp_pso_aware_estimation............................................ 1825
lp_toggle_rate_unit................................................. 1825
lp_x_transition_probability_count...................................... 1826
lp_x_transition_toggle_count......................................... 1826
lp_z_transition_probability_count...................................... 1827
lp_z_transition_toggle_count......................................... 1827
power_engine..................................................... 1828
skip_statetable_check.............................................. 1828
```
Design Attributes..................................................... 1829

```
lp_clock_gating_add_obs_port........................................ 1829
lp_clock_gating_add_reset........................................... 1830
lp_clock_gating_auto_cost_group_initial_target.......................... 1831
lp_clock_gating_auto_cost_grouping................................... 1831
lp_clock_gating_auto_path_adjust..................................... 1832
lp_clock_gating_auto_path_adjust_fixed_delay........................... 1833
lp_clock_gating_auto_path_adjust_modes.............................. 1834
lp_clock_gating_auto_path_adjust_multiplier............................. 1834
lp_clock_gating_cell................................................ 1835
lp_clock_gating_control_point........................................ 1836
lp_clock_gating_exclude............................................ 1838
lp_clock_gating_extract_common_enable............................... 1838
lp_clock_gating_max_flops.......................................... 1839
lp_clock_gating_min_flops........................................... 1839
lp_clock_gating_module............................................. 1840
lp_clock_gating_style............................................... 1840
lp_clock_gating_test_signal.......................................... 1841
lp_clock_tree_buffers............................................... 1842
lp_clock_tree_leaf_max_fanout....................................... 1842
```

January 2019 97 Product Version 18.1

```
lp_default_probability............................................... 1843
lp_default_toggle_percentage........................................ 1843
lp_default_toggle_rate.............................................. 1844
lp_internal_power.................................................. 1845
lp_leakage_power................................................. 1845
lp_net_power..................................................... 1846
lp_power_optimization_weight........................................ 1846
lp_pso_aware_tcf.................................................. 1847
max_dynamic_power............................................... 1847
max_leakage_power............................................... 1849
```
Instance Attributes.................................................... 1850

```
instance_internal_power............................................ 1850
instance_leakage_power............................................ 1851
lp_clock_gating_add_reset........................................... 1851
lp_clock_gating_cell................................................ 1852
lp_clock_gating_exclude............................................ 1853
lp_clock_gating_gated_clock_gates.................................... 1854
lp_clock_gating_gated_flops......................................... 1854
lp_clock_gating_is_flop_rc_gated..................................... 1855
lp_clock_gating_is_flop_user_gated................................... 1855
lp_clock_gating_is_leaf_clock_gate.................................... 1855
lp_clock_gating_module............................................. 1856
lp_clock_gating_rc_inserted.......................................... 1856
lp_clock_gating_stage.............................................. 1856
lp_clock_gating_test_signal.......................................... 1857
lp_default_probability............................................... 1858
lp_default_toggle_rate.............................................. 1859
lp_dynamic_analysis_scope.......................................... 1859
lp_internal_power.................................................. 1860
lp_leakage_power................................................. 1860
lp_net_power..................................................... 1861
```
Pin Attributes........................................................ 1862

```
lp_asserted_probability............................................. 1862
lp_asserted_toggle_rate............................................. 1863
lp_computed_probability............................................ 1863
lp_computed_toggle_rate............................................ 1864
```

January 2019 98 Product Version 18.1

```
lp_default_probability............................................... 1865
lp_default_toggle_rate.............................................. 1866
lp_net_power..................................................... 1867
lp_probability_type................................................. 1868
lp_toggle_rate_type................................................ 1869
```
Net Attributes........................................................ 1871

```
lp_asserted_probability............................................. 1871
lp_asserted_toggle_rate............................................. 1872
lp_computed_probability............................................ 1872
lp_computed_toggle_rate............................................ 1873
lp_net_power..................................................... 1874
lp_probability_type................................................. 1875
lp_toggle_rate_type................................................ 1876
```
Port Attributes....................................................... 1878

```
lp_asserted_probability............................................. 1878
lp_asserted_toggle_rate............................................. 1878
lp_computed_probability............................................ 1879
lp_computed_toggle_rate............................................ 1880
lp_default_probability............................................... 1881
lp_default_toggle_rate.............................................. 1882
lp_net_power..................................................... 1883
lp_probability_type................................................. 1884
lp_toggle_rate_type................................................ 1886
```
Subdesign Attributes.................................................. 1887

```
lp_clock_gating_add_reset........................................... 1887
lp_clock_gating_auto_path_adjust..................................... 1888
lp_clock_gating_auto_path_adjust_fixed_delay........................... 1889
lp_clock_gating_auto_path_adjust_multiplier............................. 1889
lp_clock_gating_cell................................................ 1890
lp_clock_gating_exclude............................................ 1891
lp_clock_gating_max_flops.......................................... 1892
lp_clock_gating_min_flops........................................... 1893
lp_clock_gating_module............................................. 1893
lp_clock_gating_test_signal.......................................... 1893
```
Subport Attributes.................................................... 1895

```
lp_asserted_probability............................................. 1895
```

January 2019 99 Product Version 18.1

```
lp_asserted_toggle_rate............................................. 1896
lp_computed_probability............................................ 1896
lp_computed_toggle_rate............................................ 1897
lp_net_power..................................................... 1898
lp_probability_type................................................. 1899
lp_toggle_rate_type................................................ 1900
```
Clock Attributes...................................................... 1902

```
lp_default_toggle_percentage........................................ 1902
```
16

Advanced Low Power.......................................... 1905

List................................................................ 1905

Root Attributes....................................................... 1913

```
add_pin_name_to_lp_instance....................................... 1913
commit_delete_invalid_iso_ls......................................... 1913
cpi_delete_iso_ls_without_rule....................................... 1914
honor_valid_location............................................... 1914
init_power_intent_files.............................................. 1914
isonor_2017...................................................... 1915
pi_parser_error_on_missing_objects................................... 1915
pi_parser_honor_avoided_cells....................................... 1915
relax_supply_voltage_matching_for_macro.............................. 1916
treat_net_as_analog................................................ 1916
use_default_related_pg_pin_for_aon................................... 1916
```
Library Domain Attributes.............................................. 1917

```
active_operating_conditions.......................................... 1917
default........................................................... 1918
library........................................................... 1918
operating_conditions............................................... 1920
power_library..................................................... 1920
wireload_selection................................................. 1921
```
Level Shifter Group Attributes........................................... 1922

```
direction......................................................... 1922
ground_direction................................................... 1922
level_shifter_cells.................................................. 1923
```

January 2019 100 Product Version 18.1

```
max_ground_input_voltage.......................................... 1923
max_ground_output_voltage......................................... 1924
max_input_voltage................................................. 1924
max_output_voltage................................................ 1924
min_ground_input_voltage........................................... 1925
min_ground_output_voltage.......................................... 1925
min_input_voltage................................................. 1926
min_output_voltage................................................ 1926
valid_location..................................................... 1926
```
Libcell Attributes..................................................... 1927

```
aux_enables...................................................... 1927
valid_location..................................................... 1927
```
Design Attributes..................................................... 1928

```
1801............................................................ 1928
cpf.............................................................. 19 28
cpf_macro_inherit_parent_power_domain............................... 1928
cpi_inverter_name_prefix............................................ 1929
cpi_output_net_name_prefix......................................... 1929
isolate_zero_pin_retention........................................... 1929
isolation_rules.................................................... 1929
level_shifter_rules................................................. 1930
library_domain.................................................... 1930
macro_models.................................................... 1931
nominal_conditions................................................. 1931
pi_relax_map_iso_cell_checks........................................ 1931
pi_relax_map_ls_cell_checks......................................... 1932
power_domains................................................... 1932
power_models.................................................... 1933
power_modes..................................................... 1933
power_scopes.................................................... 1933
preserve_power_domain_boundary.................................... 1934
repeater_rules.................................................... 1934
state_retention_rules............................................... 1934
```
Port Attributes....................................................... 1935

```
isolation_rule..................................................... 1935
level_shifter_rule.................................................. 1935
```

January 2019 101 Product Version 18.1

```
power_domain.................................................... 1936
```
hdl_arch Attributes.................................................... 1937

```
library_domain.................................................... 1937
```
Subdesign Attributes.................................................. 1938

```
library_domain.................................................... 1938
```
Subport Attributes.................................................... 1940

```
isolation_rule..................................................... 1940
level_shifter_rule.................................................. 1941
power_domain.................................................... 1941
```
Instance Attributes.................................................... 1942

```
library_domain.................................................... 1942
part_power_intent_file.............................................. 1942
power_domain.................................................... 1943
secondary_domain................................................. 1943
state_retention_rule................................................ 1944
```
Pin Attributes........................................................ 1945

```
isolation_rule..................................................... 1945
level_shifter_rule.................................................. 1945
power_domain.................................................... 1946
related_ground_pin................................................ 1946
related_power_pin................................................. 1946
```
Isolation Rule Attributes................................................ 1947

```
cells............................................................ 1947
cpf_pins......................................................... 1947
design........................................................... 1948
enable_driver..................................................... 1948
enable_polarity.................................................... 1948
exclude_pins..................................................... 1948
from_power_domain................................................ 1949
location.......................................................... 1949
off_domain....................................................... 1949
output_value...................................................... 1949
pins............................................................. 1950
power_scope..................................................... 1950
prefix............................................................ 1950
secondary_domain................................................. 1951
```

January 2019 102 Product Version 18.1

```
to_power_domain.................................................. 1951
within_hierarchy................................................... 1951
```
Level Shifter Rule Attributes............................................ 1952

```
cells............................................................ 1952
cpf_pins......................................................... 1952
design........................................................... 1952
direction......................................................... 1953
exclude_pins..................................................... 1953
from_power_domain................................................ 1953
location.......................................................... 1953
pins............................................................. 1954
power_scope..................................................... 1954
prefix............................................................ 1954
to_power_domain.................................................. 1955
within_hierarchy................................................... 1955
```
macro_isolation_rule Attributes.......................................... 1956

```
macro_model..................................................... 1956
```
macro_model Attributes................................................ 1957

```
design........................................................... 1957
macro_isolation_rules.............................................. 1957
macro_power_domains............................................. 1957
```
macro_power_domain Attributes......................................... 1958

```
macro_model..................................................... 1958
```
Nominal Condition Attributes............................................ 1959

```
design........................................................... 1959
ground_voltage.................................................... 1959
library_set........................................................ 1960
power_scope..................................................... 1960
voltage.......................................................... 1960
```
Power_Domain Attributes.............................................. 1962

```
available_supply_nets.............................................. 1962
available_supply_sets.............................................. 1962
base_domains.................................................... 1962
design........................................................... 1963
dft_iso_rule....................................................... 1963
is_default........................................................ 1963
```

January 2019 103 Product Version 18.1

```
is_virtual......................................................... 1964
library_domain.................................................... 1964
power_scope..................................................... 1964
primary_ground_is_always_on........................................ 1965
primary_ground_net................................................ 1965
primary_power_is_always_on........................................ 1965
primary_power_net................................................. 1965
shutoff_condition.................................................. 1965
shutoff_condition_inputs............................................. 1966
```
power_intent_command Attributes....................................... 1967

```
design........................................................... 1967
power_model..................................................... 1967
power_scope..................................................... 1967
```
Power_Mode Attributes................................................ 1968

```
constraint_mode................................................... 1968
default........................................................... 1968
design........................................................... 1968
domain_conditions................................................. 1969
power_scope..................................................... 1969
```
power_model Attributes................................................ 1970

```
1801............................................................ 1970
cpf.............................................................. 19 70
design........................................................... 1970
power_scope..................................................... 1970
```
Power_Scope Attributes............................................... 1971

```
1801............................................................ 1971
cpf.............................................................. 19 71
design........................................................... 1971
isolation_rules.................................................... 1971
level_shifter_rules................................................. 1972
nominal_conditions................................................. 1972
power_domains................................................... 1972
power_models.................................................... 1973
power_modes..................................................... 1973
power_scope..................................................... 1973
power_scopes.................................................... 1973
```

January 2019 104 Product Version 18.1

```
repeater_rules.................................................... 1974
state_retention_rules............................................... 1974
```
repeater_rule Attributes................................................ 1975

```
design........................................................... 1975
power_scope..................................................... 1975
```
State Retention Rule Attributes.......................................... 1976

```
cell_type......................................................... 1976
cells............................................................ 1976
design........................................................... 1977
power_scope..................................................... 1977
restore.......................................................... 1977
restore_phase.................................................... 1977
save............................................................ 1978
save_phase...................................................... 1978
secondary_domain................................................. 1978
```
17

Joules............................................................ 1981

List................................................................ 1981

root Attributes....................................................... 1982

```
stim_phy_connection_timeout........................................ 1982
```
18

Customization................................................... 1983

List................................................................ 1983

DFT Configuration Mode Attributes....................................... 1984

```
user_defined...................................................... 1984
```
Instance Attributes.................................................... 1986

```
user_defined...................................................... 1986
```
Memory Libpin Alias Attributes.......................................... 1987

```
user_defined...................................................... 1987
```
Message Group Attributes.............................................. 1988

```
is_user.......................................................... 1988
```
Net Attributes........................................................ 1989

```
user_defined...................................................... 1989
```

January 2019 105 Product Version 18.1

Pgpin Attributes...................................................... 1990

```
user_defined...................................................... 1990
```
Pin Attributes........................................................ 1991

```
user_defined...................................................... 1991
```
Root Attributes....................................................... 1992

```
ui_respects_preserve............................................... 1992
```
A

Applets........................................................... 1993

List................................................................ 1993

Root Attributes....................................................... 1994

```
applet_mode...................................................... 1994
applet_replay..................................................... 1995
applet_search_path................................................ 1995
applet_server..................................................... 1996
applet_server_pass................................................ 1997
applet_server_user................................................. 1997
```
Index............................................................. 1999


January 2019 106 Product Version 18.1


January 2019 107 Product Version 18.1

## Alphabetical List of Attributes

**Numerics**

1801 1928, 1970 , 1971

**A**

aae_enabled 774
acdcsel_11496 1623
acpclk_11496 1623
acpsen_11496 1624
acptrenbl_11496 1624
acpulse_11496 1625
active 1703, 1716 , 1734 , 1765 , 1796
active_operating_conditions 1464, 1917
actual_period 1294
actual_scan_chains 1560
actual_scan_segments 1560
add_pin_name_to_lp_instance 1913
additional_help 192
address_bits 1686, 1695
address_limit 1632, 1678
address_logical_value 1691, 1700
address_port 1691, 1700
address_port_value 1701
adjust_value 1339
aio_pin 1657
alive_during_partial_power_down 345
alive_during_power_up 345
all_q_pin_of_d_pin 345, 379
allow_invalid_primary_power_pins_libcell
1041
allow_seq_in_out_phase_opto 1189
analysis 1317
analyzed 1723
aocv_files 1017
aocv_library 774, 790 , 804
applet_mode 1994
applet_replay 1995
applet_search_path 1995
applet_server 1996
applet_server_pass 1997
applet_server_user 1997
arch_filename 516, 557
arch_name 1317, 1476
architectures 545

```
area 289, 303 , 676 , 1476
area_multiplier 303
aspect_ratio 619
async_clear_pins 304
async_clear_polarity 346, 379
async_preset_pins 304
async_preset_polarity 346, 379
at_speed 1786
atpg_license_options 1528
atpg_use 1787, 1797
attribute_path 151
auto_library_domain 774
auto_library_domain_threshold 775
auto_partition 1042
auto_super_thread 1042
auto_ungroup 1043
aux_enables 1927
available_supply_nets 1962
average_net_length 1317
avoid 234, 237 , 241 , 250 , 304
avoid_no_row_libcell 619
avoid_tied_inputs 1043
```
**B**

```
backup_power_pins 305, 1356
bank_based_multibit_inferencing 1044
banks 1686, 1695
base_cell 305, 339 , 378 , 655 , 1356
base_cell_sets 1465
base_cells 288, 1465
base_class 289
base_domains 1962
base_pin 346, 380 , 1379 , 1385
base_pins 289
base_port_name 1685
bbox 289, 306 , 620 , 637 , 641 , 655
bcell_location 1657
bcell_required 1658
bcell_segment 1658
bcell_type 1659
bdy_enable 1659
bdy_in 1660
bdy_out 1660
begin_tcl 209
```

January 2019 108 Product Version 18.1

bin 1499
bindings 538
bit_blasted_port_style 428
bit_width 254, 306
bits 1426, 1460 , 1494
blackbox 1209
blockages 620
blocking_se 1787
blocks 529, 535
body 1757
body_tcl 209
bottom_layer 732
boundary 621, 690
boundary_change 1385
boundary_optimize_constant_hpins 1045,
1234 , 1249
boundary_optimize_equal_opposite_hpins
1046 , 1235 , 1250
boundary_optimize_feedthrough_hpins 10
47 , 1237 , 1252
boundary_optimize_hpin_invertible 1238,
1268
boundary_optimize_invert_hpins 1048,
1239 , 1253
boundary_optimize_invert_hpins_rename_n
ets 1049
boundary_optimize_invert_hpins_renaming
_extension 1050
boundary_opto 1248
boundary_scan 1560
boundary_scan_segments 1561
boundary_tdo 1647
boundary_type 1561
break_timing_paths 844, 898
break_timing_paths_by_mode 846, 899
bsdl 1625
bsr_clockdr 1647
bsr_dummy_after 1660
bsr_dummy_before 1661
bsr_shiftdr 1647
bsr_updatedr 1648
buffer 1356
bundle 347, 380
bus 1429, 1486
bus_naming_style 1051

**C**

candidate_impls 256
cap_multiplier 676

```
cap_scale_in_fF 278
cap_table_file 587, 1021
cap_table_name 677
capacitance 347, 380 , 676 , 693
capacitance_max_fall 347, 381 , 1307 ,
1387 , 1429 , 1486
capacitance_max_rise 348, 381 , 1307 ,
1388 , 1430 , 1487
capacitance_min_fall 348, 381 , 1308 ,
1388 , 1430 , 1487
capacitance_min_rise 348, 382 , 1308 ,
1388 , 1430 , 1487
capacitance_rf 349, 382
capture 1635, 1645
capturedr 1626, 1648
capturedr_state 1648
capturer 1389, 1431
case_analysis_multi_driver_propagation 7
75
case_analysis_propagation_for_icg 776
case_analysis_sequential_propagation 77
7
categories 209
category 192, 199
causes_ideal_net 1389, 1431 , 1488
cb_preserve_ports_nets 1051
ccd_executable 429
cell 1662
cell_area 1357
cell_delay_multiplier 306, 806 , 830
cell_min_delay_multiplier 307, 807 , 831
cell_type 1976
cells 1947, 1952 , 1976
center 655
change_cap_precision 777
check_function 193
check_tcl 209
class 290, 716
clock 307, 1345 , 1735 , 1765
clock_domain 1294
clock_edge 1735, 1766
clock_gate_enable_pin 349, 382
clock_gate_enable_polarity 349, 383
clock_gating_integrated_cell 290, 308
clock_groups 1294
clock_hold_uncertainty 847, 901 , 970
clock_hold_uncertainty_by_mode 848,
902
clock_library_cells 1271
clock_network_early_latency 849, 903 ,
971
```

January 2019 109 Product Version 18.1

clock_network_early_latency_by_mode 8
51 , 905
clock_network_late_latency 853, 907 , 972
clock_network_late_latency_by_mode 85
5 , 909
clock_network_latency_included 1000
clock_pins 308
clock_polarity 350, 383
clock_rise 1345
clock_sense_logical_stop_propagation 12
95 , 1390
clock_sense_negative 1295, 1390
clock_sense_positive 1296, 1391
clock_sense_stop_propagation 1296,
1391
clock_setup_uncertainty 857, 911 , 974
clock_setup_uncertainty_by_mode 858,
913
clock_source_early_latency 859, 914 , 975
clock_source_early_latency_by_mode 86
0 , 916
clock_source_late_latency 862, 918 , 977
clock_source_late_latency_by_mode 864,
920
clock_source_latency_included 1001
clock_sources_inverted 1392
clock_sources_non_inverted 1393, 1432
clockdr 1626, 1649
clocks 1393, 1433
clp_enable_1801_hierarchical_bbox 429
clp_ignore_ls_high_to_low 429
clp_treat_errors_as_warnings 430
cmd_file 430
color 677
column_order 1676
comb_seq_merge_message_threshold 10
52
combinational 308, 1357
command 201
command_log 431
commands 1465
comment 978, 997
commit_delete_invalid_iso_ls 1913
common_ui 431
comp_enable 1663
complete 1757
component 542, 646
components 545, 693 , 720 , 1227
compressed 1723
compute_function 194
computed 194

```
configurations 545
congestion_avoid 309
congestion_effort 587
connect_delay 1393, 1433
connected_scan_clock_a 1736, 1766
connected_scan_clock_b 1736, 1767
connected_shift_enable 1724, 1736 , 1767
constant 1232, 1240 , 1244 , 1246 , 1269
constant_0_loads 1318, 1477
constant_0_nets 1318, 1477
constant_1_loads 1318, 1477
constant_1_nets 1319, 1478
constants 1319
constraint 234
constraint_mode 1009, 1968
constraint_modes 1319
constraint_multiplier 309
continue_on_error 151
control_logic_optimization 1052, 1180 ,
1254
controllable 1788
convert_rising_falling_arcs_to_combo_arcs
777
core_wrapper 1737, 1768
core_wrapper_ports 1768
core_wrapper_type 1768
core_wrapper_usage 1769
cost_group 1339
cost_groups 1319
count 188, 728
counter_length 1708, 1710
cpf 1928, 1970 , 1971
cpf_macro_inherit_parent_power_domain
1928
cpf_pins 1947, 1952
cpi_delete_iso_ls_without_rule 1914
cpi_inverter_name_prefix 1929
cpi_output_net_name_prefix 1929
cpu_runtime 152
current_design 1465
current_value 252
cut_cols 732
cut_layer 733
cut_pattern 733
cut_rows 733
cutouts 690
cwd_setup_file 232
```

January 2019 110 Product Version 18.1

**D**

d_function 412
data_bits 1687, 1696
data_logical_value 1693
data_order 1632, 1678
data_pins 309
data_type 195, 201
db_block_size 1687
db_units 588
decoded_pin 1671
dedicated_pin 1798
def_component_mask_shift 621
def_extension 622
def_file 622
def_history 622
def_name 655, 673 , 684 , 694 , 705 , 720
def_output_escape_multibit 588
def_output_version 588
def_pins 623
def_technology 623
def_version 624
default 829, 1918 , 1968
default_location 548
default_opcond 278
default_power_rail 278
default_shift_enable 1798
default_value 195
default_wireload 279
define_clock_with_new_cost_group 778
delay 1345
delay_corner 1009
delay_corners 1319
delay_max_fall 1297, 1394 , 1433
delay_max_rise 1297, 1394 , 1434
delay_min_fall 1298, 1395 , 1434
delay_min_rise 1298, 1395 , 1435
delay_value 1339
delete_flops_on_preserved_net 1053
delete_hier_insts_on_preserved_net 1053
delete_unloaded_insts 1054, 1255
delete_unloaded_seqs 1054, 1181 , 1255 ,
1256
density 646
derive_bussed_pins 1055
derived_from_power_domain 705
description 1748
design 647, 745 , 1009 , 1011 , 1013 , 1293 ,
1298 , 1308 , 1312 , 1316 , 1340 , 1346 ,
1349 , 1350 , 1353 , 1357 , 1369 , 1375 ,

### 1376 , 1377 , 1379 , 1395 , 1428 , 1435 ,

### 1460 , 1462 , 1463 , 1471 , 1472 , 1473 ,

### 1478 , 1488 , 1496 , 1502 , 1627 , 1635 ,

### 1645 , 1649 , 1663 , 1669 , 1672 , 1703 ,

### 1705 , 1708 , 1710 , 1714 , 1716 , 1717 ,

### 1719 , 1724 , 1737 , 1750 , 1758 , 1769 ,

### 1783 , 1798 , 1948 , 1952 , 1957 , 1959 ,

### 1963 , 1967 , 1968 , 1970 , 1971 , 1975 ,

### 1977

```
design_flow_effort 212
design_mode_node 589
design_process_node 589
designs 1465
designware_compatibility 238
detailed_sdc_messages 431
dft_abstract_dont_scan 1583
dft_apply_sdc_constraints 1529
dft_atpg_executable 434
dft_auto_identify_shift_register 1529
dft_boundary_cell_module_prefix 1530
dft_boundary_scan_exists 1562
dft_boundary_scan_timing_mode_name 1
530
dft_capture_timing_mode_name 1531
dft_clock_domain_info 1606
dft_clock_edge_for_head_of_scan_chains
1562
dft_clock_edge_for_tail_of_scan_chains 1
563
dft_clock_waveform_divide_fall 1531
dft_clock_waveform_divide_period 1531
dft_clock_waveform_divide_rise 1532
dft_clock_waveform_fall 1532
dft_clock_waveform_period 1533
dft_clock_waveform_rise 1533
dft_compression_signal 1799
dft_configuration_modes 1564
dft_connect_scan_data_pins_during_mappi
ng 1564
dft_connect_shift_enable_during_mapping
1565
dft_constant_value 1595, 1607
dft_controllable 1596
dft_core_max_pipe_depth 1566
dft_custom_se 1583
dft_dont_scan 1566, 1584 , 1608
dft_driven_by_clock 1596, 1610 , 1615
dft_enable_hookup_pin 1615
dft_enable_hookup_polarity 1616
dft_enable_opcg2_0 1534
dft_enable_wir_function_check 1534
```

January 2019 111 Product Version 18.1

dft_exclude_from_shift_register 1585
dft_exclude_tdrc_fail_seg 1534
dft_exempt_from_system_clock_check 15
85
dft_fence_slow_speed_domains 1535
dft_force_blackbox_for_atpg 1585
dft_generate_atpg_no_testpoint_file 1535
dft_hier_instance_for_dedicated_wrapper
1586
dft_hookup_pin 1669, 1703 , 1705 , 1783 ,
1788 , 1799
dft_hookup_pin_sdi 1724, 1758
dft_hookup_pin_sdo 1725, 1758
dft_hookup_polarity 1669, 1704 , 1705 ,
1783 , 1789 , 1800
dft_identify_internal_test_clocks 1536
dft_identify_non_boundary_shift_registers
1537
dft_identify_shared_wrapper_cells 1537
dft_identify_test_signals 1538
dft_identify_top_level_test_clocks 1538
dft_identify_xsource_violations_from_timing
_models 1538
dft_include_controllable_pins_in_abstract_
model 1539
dft_include_test_signal_outputs_in_abstract
_model 1543
dft_is_blackbox_for_atpg 1586
dft_iso_rule 1963
dft_jtag_instance_name 1546
dft_jtag_macro_exists 1567
dft_jtag_module_name 1546
dft_lbist_capture_timing_mode_name 154
6
dft_lbist_shift_timing_mode_name 1547
dft_license_scheme 434
dft_locations_for_shared_wrapper_processi
ng 1567
dft_lockup_element_type 1568
dft_lockup_element_type_for_tail_of_scan_
chains 1569
dft_mapped 1587
dft_mask_clock 1789
dft_min_number_of_scan_chains 1570
dft_misr_clock 1790
dft_mix_clock_edges_in_scan_chains 157
0
dft_modedef_internal 1547
dft_modus_version 1547
dft_opcg_asserted_domain 1617
dft_opcg_block_input_to_flop_paths 1548

```
dft_opcg_domain_blocking 1548
dft_opcg_domain_clock_pin 1597, 1610 ,
1617
dft_opcg_domain_fanout_pin 1597, 1611 ,
1618
dft_opcg_domain_launch_clock 1598,
1611 , 1618
dft_opcg_domain_se_input_pin 1598,
1612 , 1619
dft_opcg_domain_unfenced_capture 1599
, 1613 , 1620
dft_opcg_timing_mode_name 1549
dft_part_of_segment 1587
dft_pmbist_jtag_timing_mode_name 1549
dft_pmbist_mda_timing_mode_name 155
0
dft_prefix 1550
dft_propagate_test_signals_from_hookup_
pins_only 1551
dft_report_empty_test_clocks 1551
dft_rtl_insertion 1552
dft_scan_chain 1588
dft_scan_map_mode 1571
dft_scan_output_preference 1572
dft_scan_style 1552
dft_scanbit_waveform_analysis 1553
dft_sdc_input_port_delay 1553
dft_sdc_output_port_delay 1553
dft_sdi_input_hookup_pin 1621
dft_sdi_output_hookup_pin 1621
dft_shared_wrapper_exclude_port 1573
dft_shared_wrapper_flop 1588
dft_shared_wrapper_input_threshold 1574
dft_shared_wrapper_output_threshold 15
74
dft_shared_wrapper_through 1554
dft_shift_register_identification_mode 155
5
dft_shift_register_max_length 1555
dft_shift_register_min_length 1556
dft_shift_timing_mode_name 1556
dft_status 1589, 1771
dft_tail_test_clock 1737, 1771
dft_tail_test_clock_edge 1738, 1772
dft_tap_tck_period 1574
dft_test_clock 1590, 1739 , 1772
dft_test_clock_edge 1590, 1739 , 1773
dft_test_clock_source 1591
dft_true_time_flow 1557
dft_violation 1591, 1773
dft_wait_for_license 1557
```

January 2019 112 Product Version 18.1

die_area 624
differential_pairs 1627
direct_access 1575
direction 254, 339 , 350 , 383 , 660 , 677 ,
1379 , 1396 , 1426 , 1435 , 1460 , 1488 ,
1494 , 1922 , 1953
disabled_arcs 832
disabled_arcs_by_mode 833
disjoint_hinst_box_list 700
distributed_area_opt_cleanup 1055
divide_by 1298, 1710
divide_fall 1299, 1790 , 1801
divide_period 1299, 1790 , 1801
divide_rise 1299, 1791 , 1801
divide_waveform 1300
domain 1340, 1725 , 1759
domain_conditions 1969
domain_macro_parameters 1575
domain_se 1791
dont_merge_multibit 1190
dont_report_library 152
dont_report_operating_conditions 152
dont_retime 1191
dont_split_multibit 1191
dont_touch 290, 310
dont_use 291, 310
dont_use_base_cell_set 1181, 1192
dont_use_qbar_pin 1192
dont_use_qbar_seq_pins 1056
dot6_acdcsel 1649
dot6_acpulse 1649
dot6_preset_clock 1650
dot6_trcell_enable 1650
dp_analytical_opt 1056
dp_area_mode 1057
dp_csa 1057, 1182 , 1257
dp_rewriting 1058, 1182 , 1257
dp_sharing 1058, 1183 , 1258
dp_speculation 1059, 1184 , 1259
dp_ungroup_during_syn_map 1060
dp_ungroup_separator 1061
drc_first 778
drc_max_cap_first 779
drc_max_fanout_first 780
drc_max_trans_first 782
drive_resistance 350, 383
drive_resistance_fall 408
drive_resistance_fall_max 922
drive_resistance_fall_min 922
drive_resistance_rise 408
drive_resistance_rise_max 922

```
drive_resistance_rise_min 922
driver_for_unloaded_hier_pins 1062
driver_from_pin_fall_max 922
driver_from_pin_fall_min 923
driver_from_pin_rise_max 923
driver_from_pin_rise_min 923
driver_ignore_drc 923
driver_input_slew_fall_to_fall_max 923
driver_input_slew_fall_to_fall_min 924
driver_input_slew_fall_to_rise_max 924
driver_input_slew_fall_to_rise_min 924
driver_input_slew_rise_to_fall_max 924
driver_input_slew_rise_to_fall_min 924
driver_input_slew_rise_to_rise_max 925
driver_input_slew_rise_to_rise_min 925
driver_pin_fall_max 925
driver_pin_fall_min 925
driver_pin_rise_max 926
driver_pin_rise_min 926
driver_pins 1350
driver_ports 1350
driver_type 384
drivers 1369, 1380 , 1396 , 1436 , 1489
duty_cycle 1300
dynamic_power_view 1320
```
**E**

```
early_fall_cell_check_derate_factor 807,
834
early_fall_clk_cell_derate_factor 808, 834
early_fall_clk_net_delta_derate_factor 80
8
early_fall_clk_net_derate_factor 808
early_fall_data_cell_derate_factor 808,
834
early_fall_data_net_delta_derate_factor 8
09
early_fall_data_net_derate_factor 809
early_irdrop_files 1013
early_rc_corner 1013
early_rise_cell_check_derate_factor 809,
811 , 812 , 834 , 835 , 836 , 1002 , 1003
early_rise_clk_cell_derate_factor 809, 834
early_rise_clk_net_delta_derate_factor 81
0
early_rise_clk_net_derate_factor 810
early_rise_data_cell_derate_factor 810,
835
early_rise_data_net_delta_derate_factor 8
```

January 2019 113 Product Version 18.1

### 11

early_rise_data_net_derate_factor 811
early_temperature_files 1013
early_timing_condition 1014
early_timing_condition_string 1014
edge 1725, 1759
edge_shift 1301
edges 1301
elapsed_runtime 152
elements 1726, 1740 , 1774
embedded_script 517, 558
enable 1687, 1696
enable_break_timing_paths_by_mode 78
3
enable_data_check 784
enable_driver 1948
enable_polarity 1948
enabled 408
enc_temp_dir 589
encrypted 529
end_tcl 210
endpoint 1396, 1436 , 1499
endpoints 1751
entity 539
entity_filename 517, 558
entity_name 1320, 1478
eol_keepout 678
eol_spacing 678
error_on_lib_lef_pin_inconsistency 434
escaped_name 143
ets_executable 435
exact_match_seq_async_ctrls 1062
exact_match_seq_sync_ctrls 1063
exception_type 1340
exceptions 1301, 1312 , 1346 , 1357 , 1397 ,
1436 , 1500
exclude_pins 1948, 1953
exclude_time_metric 210
exitdr 1650
ext_bottom 700
ext_edges 700
ext_left 701
ext_right 701
ext_top 701
external_capacitance_max 926
external_capacitance_min 926
external_delay_pins 1347
external_delays 1320, 1397 , 1437
external_delays_by_mode 1437
external_driven_pin_fall 926
external_driven_pin_rise 927

```
external_driver 927
external_driver_from_pin 928
external_driver_input_slew 929
external_fanout_load 929
external_non_tristate_drivers 930
external_pin_cap 930
external_resistance 930
external_wire_cap 931
external_wire_res 931
external_wireload_fanout 932
external_wireload_model 932
```
**F**

```
fail_on_error_mesg 153
failure_probability 310
fall 1302, 1792 , 1802
fanout_cap 416, 835 , 1002
fanout_load 351, 384
fcu_instruction_set 1592
feature_values 207, 210
features 207, 210
file_name 1751
files 279
fills 624
fix_min_drcs 785
fixed 1752
fixed_slew 933
fixedbump 694, 720
flip 741, 747 , 751
flop 1358
flow_branch 212
flow_caller_data 212
flow_current 212
flow_db_directory 213
flow_error_errorinfo 213
flow_error_message 213
flow_error_write_db 213
flow_exit_when_done 213
flow_feature_values 214
flow_features 214
flow_footer_tcl 214
flow_header_tcl 214
flow_hier_path 214
flow_history 215
flow_init_footer_tcl 215
flow_init_header_tcl 215
flow_log_directory 215
flow_log_prefix_generator 216
flow_mail_on_error 216
```

January 2019 114 Product Version 18.1

flow_mail_to 217
flow_metrics_file 217
flow_metrics_snapshot_parent_uuid 217
flow_metrics_snapshot_uuid 217
flow_overwrite_db 218
flow_plugin_names 218
flow_plugin_steps 219
flow_remark 219
flow_report_directory 219
flow_reset_time_after_flow_init 219
flow_run_tag 219
flow_schedule 219
flow_starting_db 220
flow_status_file 220
flow_step_begin_tcl 220
flow_step_canonical_current 220
flow_step_check_tcl 221
flow_step_current 221
flow_step_end_tcl 221
flow_step_last 221
flow_step_last_msg 221
flow_step_last_status 221
flow_step_next 221
flow_steps 222
flow_summary_tcl 222
flow_template_feature_definition 222
flow_template_type 222
flow_template_version 222
flow_user_templates 222
flow_verbose 223
flow_working_directory 223
flows 223
force_merge_combos_into_multibit_cells
1064
force_merge_seqs_into_multibit_cells 106
5
force_via_resistance 590
force_wireload 812, 968
formal_verification_constraints 1575
formula 253
fplan_height 625, 640
fplan_width 625, 640
frc_treat_modules_as_leaf_insts 435
free_global_vars_set_by_read_sdc 435
frequency 694
from_lef 709
from_lib_arcs 351, 385
from_lib_pin 409
from_points 1341
from_power_domain 1949, 1953
function 351, 385 , 1784 , 1802

```
function_type 352, 385
fuse_cell 1682, 1683 , 1685
fuse_cells 1576
```
**G**

```
gap_bottom 702
gap_edges 702
gap_left 702
gap_right 702
gap_top 703
gen_module_prefix 1066
generated_clock 352
generated_clocks 1302
get_db_display_limit 153
gotolink domain_macro_parameter 1708
ground 353
ground_direction 1922
ground_voltage 1959
group 641, 703 , 705 , 1222 , 1228
group_generate_portname_from_netname
436
group_instance_suffix 438
groups 625
gui_auto_update 226
gui_enabled 226
gui_hv_phys_threshold 226
gui_hv_threshold 227
gui_sv_threshold 227
gui_sv_update 227
gui_visible 228
```
**H**

```
hard_region 836, 969
hardspacing 709
has_cells_having_power_ground_pins 27
9
has_fanout 1803
has_fills 647
has_min_delay 1400, 1439
has_non_seq_setup_arc 311
has_opcg_segments 1726
has_slots 647
hdl_all_filelist 518, 559
hdl_allow_inout_const_port_connect 439
hdl_allow_instance_name_conflict 440
hdl_append_generic_ports 1066, 1067
hdl_architecture 535, 542 , 544 , 550 , 551 ,
```

January 2019 115 Product Version 18.1

### 553 , 554

hdl_array_naming_style 1068
hdl_async_set_reset 1068
hdl_auto_async_set_reset 1069
hdl_auto_exec_sdc_scripts 1069, 1209
hdl_auto_sync_set_reset 1071
hdl_bidirectional_assign 1071
hdl_bidirectional_wand_wor_assign 1072
hdl_block 536, 542 , 544 , 553 , 554
hdl_bus_wire_naming_style 1073
hdl_case_mux_threshold 1075
hdl_case_sensitive_instances 1076
hdl_component 534, 541 , 550 , 551
hdl_config_name 519, 560
hdl_convert_onebit_vector_to_scalar 107
6
hdl_create_label_for_unlabeled_generate
1077
hdl_cw_list 1185, 1260
hdl_decimal_parameter_name 1079
hdl_delete_transparent_latch 1080
hdl_elab_command_params 1320, 1478
hdl_elab_param_override 1321, 1478
hdl_enable_non_default_library_domain_bi
nding 1080
hdl_enable_proc_name 1081
hdl_error_on_blackbox 1081, 1210
hdl_error_on_latch 1082, 1211
hdl_error_on_logic_abstract 1082, 1211
hdl_error_on_negedge 1083, 1212
hdl_exclude_params_in_cell_search 440
hdl_ff_keep_explicit_feedback 1083, 1212
hdl_ff_keep_feedback 1084, 1213
hdl_filelist 520, 561
hdl_flatten_complex_port 1085, 1213
hdl_generate_index_style 1087, 1214
hdl_generate_separator 1090, 1215
hdl_index_mux_threshold 1092
hdl_instance_array_naming_style 1092
hdl_instantiated 1358
hdl_interface_separator 1094
hdl_keep_first_module_definition 441
hdl_language 441
hdl_latch_keep_feedback 1095, 1216
hdl_lib 529, 536 , 538 , 539 , 547 , 548
hdl_libraries 1466
hdl_link_from_any_lib 1096
hdl_max_loop_limit 442
hdl_max_map_to_mux_control_width 109
6
hdl_max_memory_address_range 442

```
hdl_max_recursion_limit 1096
hdl_module_definition_resolution 443
hdl_nc_compatible_module_linking 444
hdl_new_bidirectional_assign 1097
hdl_operator 552
hdl_overwrite_command_line_macros 445
hdl_package 555
hdl_parameter 252
hdl_parameter_naming_style 1097
hdl_parameterize_module_name 1099
hdl_parameters 1322, 1479
hdl_pipeline_comp 1323, 1480
hdl_preserve_async_sr_priority_logic 110
0
hdl_preserve_dangling_output_nets 1100
hdl_preserve_signals 1216
hdl_preserve_supply_nets 1100
hdl_preserve_sync_ctrl_logic 1102
hdl_preserve_sync_set_reset 1102
hdl_preserve_unused_flop 1102, 1217
hdl_preserve_unused_latch 1104, 1217
hdl_preserve_unused_registers 1106,
1218
hdl_primitive_input_multibit 446
hdl_proc_name 1193
hdl_record_naming_style 1109
hdl_reg_naming_style 1110
hdl_rename_cdn_flop_pins 1110
hdl_report_case_info 447
hdl_resolve_instance_with_libcell 1111
hdl_resolve_parameterized_instance_with_
structural_module 447
hdl_sv_module_wrapper 1112
hdl_sync_set_reset 1112
hdl_track_filename_row_col 449
hdl_track_module_elab_memory_and_runti
me 1113
hdl_type 896
hdl_unconnected_value 1114
hdl_use_block_prefix 1121, 1218
hdl_use_current_dir_before_hdl_search_pa
th 450
hdl_use_cw_first 1121
hdl_use_default_parameter_values_in_desi
gn_name 1121
hdl_use_default_parameter_values_in_nam
e1123
hdl_use_for_generate_prefix 1124, 1219
hdl_use_if_generate_prefix 1125, 1220
hdl_use_port_default_value 1127
hdl_user_name 522, 562
```

January 2019 116 Product Version 18.1

hdl_v2001 522, 525 , 527 , 528 , 556 , 562 ,
567
hdl_vdp_list 1323, 1481
hdl_verilog_defines 451
hdl_vhdl_assign_width_mismatch 452
hdl_vhdl_case 453
hdl_vhdl_environment 453
hdl_vhdl_lrm_compliance 453
hdl_vhdl_preferred_architecture 454
hdl_vhdl_range_opto 455
hdl_vhdl_read_version 455
hdl_zero_replicate_is_null 456
head 1759
head_lockup 1727
head_skew_safe 1740, 1774
heartbeat 153
height 311, 641 , 684 , 712 , 716 , 733
help 188, 196 , 199 , 201
help_always_visible 188
hier_path 745
hierarchical 1359
higher_drive_pin 353, 386
highlighted 591, 642
highz 1627, 1650
hinst 1308, 1350 , 1369 , 1376 , 1377 , 1380 ,
1427 , 1461 , 1489
hinsts 1324, 1481
hnet 1380, 1400 , 1440 , 1490
hnets 1324, 1351
hold_uncertainty 865, 934 , 979
hold_uncertainty_by_clock 866, 935
hold_views 1324
honor_valid_location 1914
hookup_period 1706
horizontal_remaining 669
hpin 1490
hpin_bus 1495
hpins 1324
hport_bus 1427

**I**

id 188, 1752
ideal 1803
ideal_driver 867, 936
ideal_network 868, 936
ideal_seq_async_pins 813
ideal_transition_max_fall 979
ideal_transition_max_rise 979
ideal_transition_min_fall 980

```
ideal_transition_min_rise 980
ignore_clock_path_check 1127
ignore_external_driver_drc 937
ignore_library_drc 814
ignore_library_max_fanout 815
ignore_pin_error_in_test_cell_function 45
6
ignore_preserve_in_tiecell_insertion 1127
ignore_scan_combinational_arcs 785
ilm_disable_internal_paths 591
ilm_keep_async 1128
ilm_sdc_files 1011
index 727, 741 , 747 , 751 , 1664 , 1784 ,
1803
indices 196
information_level 153
inherited_preserve 1194
init_blackbox_for_undefined 457
init_hdl_search_path 459
init_lef_files 591
init_lib_phys_consistency_checks 591
init_lib_search_path 154
init_power_intent_files 1914
init_prototype_design 1466
init_state 1325
init_timing_enabled 1466
innovus_executable 592
input 353
input_assert_one_cold_pragma 460
input_assert_one_hot_pragma 460
input_asynchro_reset_blk_pragma 460
input_asynchro_reset_pragma 461
input_case_cover_pragma 461
input_case_decode_pragma 462
input_delay 1347
input_map_to_mux_pragma 462
input_pragma_keyword 463
input_slew_max_fall 937
input_slew_max_rise 938
input_slew_min_fall 938
input_slew_min_rise 938
input_synchro_enable_blk_pragma 463
input_synchro_enable_pragma 464
input_synchro_reset_blk_pragma 464
input_synchro_reset_pragma 465
input_threshold_pct_fall 280
input_threshold_pct_rise 280
insert_pmbist_without_liberty_files 1576
inside_inst 1717
inst 1377, 1381
inst_prefix 465
```

January 2019 117 Product Version 18.1

instance 748, 1628 , 1651 , 1740 , 1775
instance_count 669
instance_internal_power 1850
instance_leakage_power 1851
instances 530, 536 , 670
insts 1325
insts_area 1325, 1482
integrated_clock_gating_type 291
interconnect_mode 592
internal 1706
internal_power 311
inverted_phase 1359
inverted_sources 980
inverter 1359
invs_assign_buffer 593
invs_assign_removal 593
invs_clk_gate_recloning 594
invs_enable_useful_skew 594
invs_gzip_interface_files 595
invs_launch_servers 595
invs_leakage_to_dynamic_ratio 596
invs_opt_leakage 596
invs_opt_leakage_options 597
invs_place_opt_design 597
invs_postload_script 597
invs_power_library_flow 598
invs_pre_place_opt 598
invs_preexport_script 599
invs_preload_script 599
invs_save_db 600
invs_scan_def_file 600
invs_scanreorder_keepport 600
invs_set_lib_unit 600
invs_temp_dir 601
invs_timing_driven_place 602
invs_to_genus_colorized_lef_path 602
invs_user_constraint_file 602
invs_user_mode_file 603
invs_write_path_groups 604
invs_write_scandef_options 604
iopt_allow_tiecell_with_inversion 1128
iopt_avoid_tiecell_replacement 1241,
1247 , 1269
iopt_enable_floating_output_check 1129
iopt_force_constant_removal 1129
iopt_lp_power_analysis_effort 1129
iopt_remap_avoided_cells 1130
iopt_sequential_duplication 1130
iopt_sequential_resynthesis 1131
iopt_sequential_resynthesis_min_effort 11
31

```
iopt_temp_directory 1132
iopt_ultra_optimization 1132
is_adder 312
is_always_on 292, 312 , 339 , 353 , 386
is_analog 340, 354
is_assign 1682
is_async 354, 386 , 1381 , 1401
is_black_box 292, 312
is_buffer 292, 312
is_clock 354, 1401
is_clock_gate_clock 354, 387
is_clock_gate_enable 355, 387
is_clock_gate_obs 355, 387
is_clock_gate_out 355, 387
is_clock_gate_reset 355, 388
is_clock_gate_test 356, 388
is_clock_gating_pin 1401
is_clock_isolation_cell 313
is_clock_isolation_clock_pin 340, 356 , 388
is_clock_used_as_clock 1401, 1440
is_clock_used_as_data 1402, 1440
is_combinational 292, 313
is_combinational_source_path 980
is_constant 1351, 1370
is_data 356, 389 , 1381 , 1402
is_default 1963
is_disabled 409
is_driven_by_supply0 1370
is_driven_by_supply1 1371
is_dynamic 1009
is_exceptpgnet 648
is_exclude_flops 648
is_fall_edge_triggered 293, 313
is_flop 293, 313
is_generated 1302
is_generated_clock 357, 389
is_ground 357, 389
is_hold 1009, 1011 , 1014 , 1019
is_hold_default 1009
is_horizontal 712, 728
is_ideal 1351, 1371
is_ilm 1482
is_inferred_macro 293, 314
is_integrated_clock_gating 293, 314
is_interface_timing 294, 314
is_inverted 358, 390 , 1303
is_inverter 294, 315
is_iq_function 358, 390
is_iqn_function 358, 390
is_isolated 340, 358 , 390
is_isolation 1360
```

January 2019 118 Product Version 18.1

is_isolation_cell 294, 315
is_isolation_cell_enable 341, 359 , 391
is_jtag_tck 1706
is_latch 295, 315
is_leakage 1010
is_level_shifter 295, 315 , 1360
is_level_shifter_enable 341, 359 , 391
is_library_created 1303
is_list 201
is_macro 295, 1360
is_macro_cell 316
is_master_slave_flop 296, 316
is_master_slave_lssd_flop 296, 316
is_memory 296, 317
is_negative_level_sensitive 296, 317 ,
1360
is_pad 297, 317 , 359 , 391
is_part_of_bus 1372
is_partial 648
is_physical 1381, 1402
is_physical_defined 297, 318
is_physical_only 297, 318
is_pll 297, 318
is_positive_level_sensitive 298, 318 , 1361
is_power 360, 392
is_power_switch 298, 319
is_power_switch_enable 341, 362
is_propagated 1303
is_pushdown 649
is_retention 1361
is_retention_cell 298, 319
is_retention_cell_enable 342
is_rise_edge_triggered 298, 319
is_scan_out 360, 392
is_scan_out_inverted 360, 392
is_sequential 299, 319
is_setup 1010, 1011 , 1014 , 1019
is_setup_default 1010
is_si_enabled 1015
is_soft 649
is_srclk 1707
is_std_cell_main_rail 360, 392 , 1382 ,
1403
is_sub_bin 1496
is_timing_defined 299
is_timing_model 299, 320
is_tristate 300, 320 , 361 , 393
is_unconnected 342, 361 , 393
is_usable 320
is_used 729
is_user 1988

```
is_virtual 1019, 1964
isolate_zero_pin_retention 1929
isolation_enable_condition 361, 393
isolation_enable_phase 361, 393
isolation_rule 1935, 1940 , 1945
isolation_rules 1929, 1971
isonor_2017 1915
```
**J**

```
jtag_controlled 1714
jtag_instruction 1672
jtag_instructions 1576
jtag_macros 1576
jtag_ports 1577
justify_by 742, 748 , 752
```
**L**

```
labels 530, 537
language 241, 1326 , 1354 , 1482
latch 321, 1361
latch_borrow 816, 836
latch_borrow_by_mode 817, 838
latch_enable 321
latch_enable_pins 321
latch_enable_polarity 362, 394
latch_max_borrow 818, 839 , 869 , 981
latch_max_borrow_by_mode 841
late_fall_cell_check_derate_factor 820,
842
late_fall_clk_cell_derate_factor 820, 842
late_fall_clk_net_delta_derate_factor 820
late_fall_clk_net_derate_factor 821
late_fall_data_cell_derate_factor 821, 842
late_fall_data_net_delta_derate_factor 82
1
late_fall_data_net_derate_factor 822
late_irdrop_files 1015
late_rc_corner 1015
late_rise_cell_check_derate_factor 822,
843
late_rise_clk_cell_derate_factor 822, 843
late_rise_clk_net_delta_derate_factor 822
late_rise_clk_net_derate_factor 823
late_rise_data_cell_derate_factor 823,
843
late_rise_data_net_delta_derate_factor 8
23
```

January 2019 119 Product Version 18.1

late_rise_data_net_derate_factor 824, 827
late_temperature_file 1015
late_timing_condition 1016
late_timing_condition_string 1016
latency_file 1010
launcher 1403, 1441
layer 649, 666 , 718 , 729
layer_index 678
layer_number 729
layers 660, 710 , 1466
lbr_clock_isolation_support 785
lbr_convert_n_piece_cap_to_2_piece 786
lbr_infer_cap_range_from_dynamic_pincap
_model 786
lbr_respect_async_controls_priority 466
lbr_seq_in_out_phase_opto 1133
lbr_use_test_cell_seq 466
leakage_power 321
leakage_power_effort 1816
leakage_power_scale_in_nW 280
leakage_power_view 1326
lec_executable 467
lec_value 1804
lef_add_logical_pins 467
lef_add_power_and_ground_pins 467
lef_library 468
lef_manufacturing_grid 604
lef_name 734
lef_stop_on_error 605
lef_units 605
left_padding 300, 322
legal 241
length 1636, 1646
lenient 1341
level_sensitive 1347
level_shifter_cells 1923
level_shifter_direction 322
level_shifter_enable_pin 362
level_shifter_groups 1466
level_shifter_rule 1935, 1941 , 1945
level_shifter_rules 1972
level_shifter_type 300, 322
level_shifter_valid_location 323
lib_cell 363, 394 , 409 , 412
lib_cells 281, 301 , 1362
lib_lef_consistency_check_enable 605
lib_pins 323, 1403 , 1441
liberty_attributes 281, 323 , 363 , 394 , 409 ,
413 , 417
liberty_level_shifter_type 324
libraries 1017, 1466

```
library 324, 413 , 417 , 418 , 469 , 1918
library_domain 1930, 1937 , 1938 , 1942 ,
1964
library_domains 1467
library_files 1017
library_name 1326, 1483
library_set 1960
library_sets 1028, 1467
library_type 282
limit_lbr_messages 155
limited_acces_feature 154
line_number 1753
link_library 786, 804
list_of_hnets 1324
llx 642
load_pins 1352
load_ports 1352
loads 1372, 1382 , 1403 , 1441 , 1490
location 233, 238 , 242 , 539 , 549 , 633 , 635 ,
638 , 643 , 656 , 1711 , 1949 , 1953
location_x 633, 635 , 638 , 643 , 650 , 661 ,
685 , 706 , 713
location_y 634, 636 , 638 , 643 , 650 , 661 ,
685 , 706 , 713
log_command_error 155
log_file 155
logic_abstract 1327, 1483
logical_hier 1483
lower_drive_pin 363, 395
lp_asserted_probability 1862, 1871 , 1878 ,
1895
lp_asserted_toggle_rate 1863, 1872 ,
1878 , 1896
lp_clock_gating_add_obs_port 1829
lp_clock_gating_add_reset 1830, 1851 ,
1887
lp_clock_gating_auto_cost_group_initial_tar
get 1831
lp_clock_gating_auto_cost_grouping 1831
lp_clock_gating_auto_path_adjust 1832,
1888
lp_clock_gating_auto_path_adjust_fixed_de
lay 1833, 1889
lp_clock_gating_auto_path_adjust_modes
1834
lp_clock_gating_auto_path_adjust_multiplie
r 1834, 1889
lp_clock_gating_cell 1835, 1852 , 1890
lp_clock_gating_control_point 1836
lp_clock_gating_exceptions_aware 1817
lp_clock_gating_exclude 1838, 1853 ,
```

January 2019 120 Product Version 18.1

### 1891

lp_clock_gating_extract_common_enable
1838
lp_clock_gating_gated_clock_gates 1854
lp_clock_gating_gated_flops 1854
lp_clock_gating_infer_enable 1817
lp_clock_gating_is_flop_rc_gated 1855
lp_clock_gating_is_flop_user_gated 1855
lp_clock_gating_is_leaf_clock_gate 1855
lp_clock_gating_max_flops 1839, 1892
lp_clock_gating_min_flops 1839, 1893
lp_clock_gating_module 1840, 1856 , 1893
lp_clock_gating_prefix 1818
lp_clock_gating_rc_inserted 1856
lp_clock_gating_register_aware 1819
lp_clock_gating_stage 1856
lp_clock_gating_style 1840
lp_clock_gating_test_signal 1841, 1857 ,
1893
lp_clock_tree_buffers 1842
lp_clock_tree_leaf_max_fanout 1842
lp_computed_probability 1863, 1872 ,
1879 , 1896
lp_computed_toggle_rate 1864, 1873 ,
1880 , 1897
lp_default_probability 1819, 1843 , 1858 ,
1865 , 1881
lp_default_toggle_percentage 1843, 1902
lp_default_toggle_rate 1820, 1844 , 1859 ,
1866 , 1882
lp_display_negative_internal_power 1820
lp_dynamic_analysis_scope 1859
lp_get_state_dependent_lkg_pow 1821
lp_insert_clock_gating 1821
lp_insert_discrete_clock_gating_logic 182
2
lp_internal_power 1845, 1860
lp_leakage_power 1845, 1860
lp_net_power 1846, 1861 , 1867 , 1874 ,
1883 , 1898
lp_power_analysis_effort 1822
lp_power_optimization_weight 1846
lp_power_unit 1824
lp_probability_type 1868, 1875 , 1884 ,
1899
lp_pso_aware_estimation 1825
lp_pso_aware_tcf 1847
lp_toggle_rate_type 1869, 1876 , 1886 ,
1900
lp_toggle_rate_unit 1825
lp_x_transition_probability_count 1826

```
lp_x_transition_toggle_count 1826
lp_z_transition_probability_count 1827
lp_z_transition_toggle_count 1827
lssd_master_clock 1241
```
**M**

```
macro 714, 730
macro_isolation_rules 1957
macro_model 1956, 1958
macro_models 1931
macro_power_domains 1957
map_drc_first 1134
map_latch_allow_async_decomp 1135
map_prefer_non_inverted_clock_line 113
5
map_respect_rtl_clk_phase 1135
map_to_master_slave_lssd 1137
map_to_module 1231
map_to_multibit_bank_label 1195
map_to_multibit_register 1196
map_to_multiple_output_gates 1137
map_to_mux 1197
map_to_operator 1231
map_to_register 1198
mask 650, 666 , 679 , 730
masked_bits 1702
master_clock 1303
master_signal 1805
master_slave_flop 325
master_slave_lssd_flop 325
master_source 1303
max 998
max_adjacent_spacing 679
max_cap_cost 1327
max_capacitance 364, 395 , 825 , 939
max_capacitance_clock_path_fall 981
max_capacitance_clock_path_rise 981
max_capacitance_data_path_fall 981
max_capacitance_data_path_rise 982
max_cpus_per_server 156
max_cut_spacing 679
max_dynamic_power 1847
max_fanout 364, 396 , 826 , 940
max_fanout_cost 1328
max_ground_input_voltage 325, 1923
max_ground_output_voltage 325, 1924
max_input_period 1719
max_input_voltage 326, 1924
max_layer 651
```

January 2019 121 Product Version 18.1

max_leakage_power 1849
max_length 1759
max_num_pulses 1708, 1711
max_output_period 1719
max_output_voltage 326, 1924
max_print 189
max_trans_cost 1328
max_transition 365, 396 , 827 , 941
max_transition_clock_path_fall 982
max_transition_clock_path_rise 982
max_transition_data_path_fall 982
max_transition_data_path_rise 982
max_width 679
mbist_clocks 1577
mbist_enable_shared_library_domain_set
1577
mbist_instruction_set 1592
members 673
memory_lib_cell 1632, 1679 , 1682 , 1683 ,
1685 , 1688 , 1697 , 1702
memory_lib_cells 1578
memory_spare_row 1701
memory_spare_row_map 1697
memory_usage 156
merge_combinational_hier_instance 1198
merge_combinational_hier_instances 113
8
merge_multibit 1193
mesg_severity_downgrade 157
metric_advanced_url_endpoint 157
metric_capture_depth 157
metric_capture_design_image 157
metric_capture_max_drc_markers 157
metric_capture_min_count 158
metric_capture_overwrite 158
metric_capture_pba_tns_histogram 158
metric_capture_per_view 158
metric_capture_timing_paths 158
metric_capture_tns_histogram 159
metric_capture_tns_histogram_buckets 1
59
metric_capture_tns_histogram_paths 159
metric_category_default 159
metric_category_status_map 160
metric_current_run_id 160
metric_enable 160
metric_page_cfg 161
metric_report_column_width 161
metric_report_config 161
metric_report_style 161
metric_summary_metrics 161

```
min_cap_cost 1329
min_capacitance 365, 396
min_domain_period 1711
min_fanout 365, 397
min_fanout_cost 1329
min_gaps 703
min_ground_input_voltage 327, 1925
min_input_period 1720
min_input_voltage 328, 1926
min_layer 651
min_output_period 1720
min_output_voltage 328, 1926
min_port_delay 1443
min_pulse_width 871, 941 , 942 , 982
min_pulse_width_by_mode 872
min_pulse_width_high 1304
min_pulse_width_low 1304
min_route_layer 734
min_slew 1404, 1442
min_spacing 679
min_timing_arcs 1405
min_trans_cost 1329
min_transition 366, 397
min_width 679
mincuts 710
mingap 691
minimize_uniquify 1138, 1260
mmmc_design 1016
mode 410, 1500
mode_a 1628, 1651
mode_b 1629, 1651
mode_c 1629, 1651
mode_enable_high 1672
mode_enable_low 1673
mode_init 1714
mode_name 1727
model 656, 686
module 1362
modules 1330
mother_power 366, 398
multibit_allow_async_phase_map 1139,
1199 , 1262
multibit_allow_unused_bits 1140
multibit_auto_exclude_registers_with_exce
ptions 1141
multibit_cells_from_different_busses 1141
multibit_combo_name_concat_string 1142
multibit_debug 1142
multibit_mapping_effort_level 1144
multibit_predefined_allow_unused_bits 11
44
```

January 2019 122 Product Version 18.1

multibit_prefix_string 1145
multibit_preserve_inferred_instances 1146
multibit_preserved_net_check 1146
multibit_rejection_reason 1362
multibit_seqs_instance_naming_style 114
7
multibit_seqs_members_naming_style 11
49
multibit_seqs_name_concat_string 1150
multibit_short_prefix_string 1151
multibit_split_string 1151
multibit_unused_input_value 1153
multiple 730
multiply_by 1304

**N**

name 143
negative_edge_clock 1362
net 656, 1372 , 1382 , 1405 , 1443 , 1490
net_area 1330, 1484
net_expr 661
net_name 662
nets 1330
network_early_latency_by_clock 873, 943
network_late_latency_by_clock 875, 945
network_latency_fall_max 877, 947 , 983
network_latency_fall_min 878, 948 , 984
network_latency_rise_max 879, 949 , 985
network_latency_rise_min 880, 950 , 986
no_compress 998
nominal_conditions 1931, 1972
nominal_process 282
nominal_temperature 283
nominal_voltage 283
non_dft_timing_mode_name 1557
non_inverted_sources 986
non_seq_setup_arc 328, 398
non_shared_scan_out 1727, 1760
num_base_pins 301, 329
num_drivers 1352, 1373
num_insts 1330
num_loads 1352, 1373
num_local_hpins 1331
num_nets 1331
num_pg_nets 1331
num_phys_insts 626
number_of_routing_layers 606

**O**

```
oa_def_file 162
obj_type 143
obsolete 238, 242
obsolete_state 1331
obstruction_routing_layer 626
ocv_mode 786
off_domain 1949
off_state 1792
offset 679
offset_x 680
offset_y 680
opc 667
opcg_domains 1578
opcg_mode 1722
opcg_modes 1578
opcg_trigger 1712
opcg_triggers 1579
opcode 1636
opcond 1028
opcond_library 1028
opconds 1467
operating_conditions 283, 787 , 1920
operator 234
operators 545
optimize_constant_0_flops 1153
optimize_constant_0_seq 1201
optimize_constant_1_flops 1153
optimize_constant_1_seq 1202
optimize_constant_feedback_seq 1202
optimize_constant_feedback_seqs 1154
optimize_constant_latches 1156
optimize_merge_flops 1156
optimize_merge_latches 1157
optimize_merge_seq 1203
optimize_net_area 1157
optimize_seq_x_to 1158
optimize_yield 758
order 1461, 1495
orient 742, 745 , 748 , 752
orientation 656, 662 , 686 , 714
orig_base_cells 288
origin 746
original_name 694, 721
osc_source 1712, 1717
osc_source_period 1722
osc_source_references 1715
osc_sources 1579
other_clocks 1728, 1741 , 1775
```

January 2019 123 Product Version 18.1

outgoing_timing_arcs 367
output 367
output_threshold_pct_fall 283
output_threshold_pct_rise 283
output_value 1949
override_library_max_drc 787
owner 207, 210

**P**

packages 546
pad 329, 367
parallel_access_groups 1679
param_association 235
parameters 239, 530
parent 196
part_power_intent_file 1942
partial_row_order 1676
partition_based_synthesis 1158
path 470
path_adjust_file 1010
path_adjusts 1331
path_count 695, 721 , 1496
path_delays 1332
path_disables 1332
path_groups 1332
path_index 695, 722
path_value 695, 722
paths 1342, 1497
pattern 696, 722
pbs_db_directory 1158
pbs_load_lib_in_group_of 1158
pcells 627
peak_memory 162
peak_physical_memory_usage 1467
period 1304, 1707 , 1793 , 1805
permit_power_down 398
permutable_group 254
pg_base_pins 301
pg_hnet 1383, 1405 , 1444 , 1491
pg_hnets 1332
pg_lib_pins 329
pg_net 1383, 1406 , 1444 , 1491
pg_nets 1332
pg_type 342, 367 , 378 , 398 , 1383
phys_annotate_ndr_nets 606
phys_area 329
phys_assume_met_fill 606
phys_binary_mux_opt 628
phys_checkout_innovus_license 607

```
phys_extra_vias_length_factor 607
phys_fix_multi_height_cells 608
phys_flow_effort 608
phys_ignore_nets 628
phys_ignore_special_nets 628
phys_insts 628
phys_pre_place_iopt 609
phys_premorph_density 609
phys_scan_def_file 609
phys_socv 788
phys_summary_table_print_negative_tns
610
phys_update_preannotation_script 610
phys_use_read_script 610
physical 643, 1383 , 1406
physical_aware_multibit_mapping 611
physical_cap 637
physical_cell_area 1332, 1484
physical_connection 368, 399
physical_memory_usage 1467
pi_parser_error_on_missing_objects 1915
pi_parser_honor_avoided_cells 1915,
1916
pi_relax_map_iso_cell_checks 1931
pi_relax_map_ls_cell_checks 1932
pin 1664, 1670 , 1718 , 1721 , 1784 , 1805
pin_association 235
pin_capacitance 1309, 1406 , 1444 , 1492
pin_count 670
pin_density 670
pinmap 1664
pins 239, 531 , 671 , 1333 , 1376 , 1377 ,
1950 , 1954
pitch 680
pitch_x 680
pitch_y 681
place_status 634, 636 , 639 , 657
placement_status 644, 662 , 686
platform_wordsize 162
pmbist_dft_controllable 1600
pmbist_enable_multiple_views 1558
pmbist_ffn_cell 1579, 1609
pmbist_ffsync_cell 1579, 1609
pmbist_hri_async_reset 1580
pmbist_instruction_set 1593
pmbist_ports 1580
pmbist_unresolved 1594
pmbist_use 1806
pnets 629
polarity 368
polygon 727
```

January 2019 124 Product Version 18.1

polygons 651, 663 , 667 , 718 , 723 , 734
por 1652
port 657
port_access 1633, 1680
port_action 1633, 1679
port_alias 1633, 1680
port_busses 1333
port_delay 1445
ports 663, 1333
possible_values 196
post_route_cap 1021
post_route_clock_cap 1022
post_route_clock_res 1022
post_route_cross_cap 1023
post_route_res 1023
power 368
power_domain 1728, 1741 , 1775 , 1936 ,
1941 , 1943 , 1946
power_domains 1932, 1972
power_engine 1828
power_gating_cell 330
power_gating_cell_type 330
power_gating_class 399
power_gating_pin_class 369
power_gating_pin_phase 369, 400
power_gating_polarity 370, 400
power_library 1920
power_model 1967
power_models 1933, 1973
power_modes 1010, 1933 , 1973
power_rails 284
power_scope 1950, 1954 , 1960 , 1964 ,
1967 , 1969 , 1970 , 1973 , 1975 , 1977
power_scopes 1933, 1973
pqos_ignore_msv 611
pqos_ignore_scan_chains 612
pqos_placement_effort 612
pre_elab_script 243
pre_route_cap 1024
pre_route_clock_cap 1024
pre_route_clock_res 1025
pre_route_res 1025
precluded_path_adjusts 1342
predict_floorplan_constraints 612
predict_floorplan_script 613
preferred_comp 248
preferred_impl 246, 249
prefix 1950, 1954
preroute_as_obstruction 629
preserve 331, 1186 , 1204 , 1233 , 1242 ,
1245 , 1264

```
preserve_power_domain_boundary 1934
preserve_techelts 244
primary_ground_is_always_on 1965
primary_ground_net 1965
primary_power 331
primary_power_is_always_on 1965
primary_power_net 1965
primitive_function 1363
print_count 189
print_error_info 162
print_ports_nets_preserved_for_cb 1159
priority 189, 235 , 244 , 1342
private 1636
process 414, 1019
processes 531, 537
program_major_version 163
program_name 164
program_short_name 164
program_version 164
propagate_constant_from_timing_model 1
159 , 1205
propagated_clocks 1407, 1445
propagated_clocks_by_mode 1409, 1447
propagated_ideal_network 1411
properties 657, 674 , 687 , 696 , 706 , 710 ,
723
protected 199, 201 , 523 , 531 , 563 , 1334 ,
1354 , 1484
proto_feasible_target 1160
proto_feasible_target_adjust_slack_pct 11
60
proto_feasible_target_threshold 1160
proto_feasible_target_threshold_clock_pct
1161
proto_hdl 1161
prune_unused_logic 1243
pulse_clock 370, 401
```
**Q**

```
qos_report_power 613
qrc_tech_file 613, 1026
```
**R**

```
rail_connection 370, 401
rc_name 696, 723
read_def_keep_net_property 614
read_def_libcell_mismatch_error 614
```

January 2019 125 Product Version 18.1

read_delay 1633, 1680
read_qrc_tech_file_rc_corner 615
real_enabled 410
real_runtime 164
rect 671
rectangles 723
rects 652, 667 , 691 , 704 , 706 , 719 , 734
ref_clk_period 1722
ref_clock_pin 1721
reg_count 1729, 1742 , 1753 , 1776
region 674
regions 629
register 1637
register_capturedr 1637
register_capturedr_state 1638
register_clockdr 1638
register_decode 1638
register_reset 1639
register_reset_polarity 1639
register_runidle 1639
register_shiftdr 1640
register_shiftdr_polarity 1641
register_shiftdr_state 1640
register_tck 1641
register_tdi 1641
register_tdo 1642
register_updatedr 1642
register_updatedr_state 1642
registers 1754
related_bias_pin 371, 401
related_ground_pin 342, 371 , 1946
related_power_pin 343, 371 , 1946
relaxed_seq_map_constraints 1363
remove_assigns 1162
reorderable 1742, 1777
repeater_rules 1333, 1934 , 1974
report_as_datapath 239
report_library_message_summary 165
report_logic_levels_histogram_fixed_depth
788
report_ndr_min_layer_count 615
report_tcl_command_error 166
report_timing_show_wire_length 1468
required 202
required_condition 331
reset 1652
resistance 681, 896 , 897
restore 1977
restore_history_file 167
restore_phase 1977
retime 1187, 1265

```
retime_async_reset 1162
retime_effort_level 1163
retime_hard_region 1265
retime_move_mux_loop_with_reg 1164
retime_optimize_reset 1164
retime_original_registers 1363
retime_period_percentage 1188, 1266
retime_reg_naming_suffix 1165
retime_verification_flow 1166
retiming_clocks 1166
return_port 1231
rf_slack 1412, 1449
right_padding 301, 332
rise 1305, 1793 , 1807
root 1497
root_node 1755
root_source_pins 1793
root_source_polarity 1794
route_rule 696
route_rules 615, 629
route_types 630
row_order 1677
rows 630
rs_exts 704
rsext 692
run_count 207, 211
runidle 1652
```
**S**

```
same_mask 730
save 1978
save_history_file 168
save_phase 1978
scale_factor_group_path_weights 788
scale_of_cap_per_unit_length 616
scale_of_res_per_unit_length 616
scan_chains 1580
scan_clock 1712, 1718
scan_clock_a 1729, 1743 , 1760 , 1777
scan_clock_b 1729, 1743 , 1761 , 1777
scan_enable_pins 332
scan_enable_polarity 371, 402
scan_in 1730, 1743 , 1761 , 1778
scan_in_pins 332
scan_in_pipeline_clock_edge 1580, 1581
scan_in_polarity 372, 402
scan_out 332, 1730 , 1744 , 1761 , 1778
scan_out_pins 332
scan_segments 1581
```

January 2019 126 Product Version 18.1

scan_shift 1808
screen_max_print 190
screen_print_count 190
script_begin 471
script_end 471
script_search_path 472
sdc_files 1011
sdc_filter_match_more_slashes 789
sdc_flat_view_default 789
sdc_match_more_slashes 789
sdi_compression_signal 1731, 1762
sdp_column 748, 752
sdp_columns 746, 752
sdp_files 630
sdp_group 742, 753
sdp_groups 631
sdp_instances 742, 753
sdp_row 743, 749
sdp_rows 743, 746
sdp_type 631
secondary_domain 1943, 1951 , 1978
segments 1755
segregate_summary_enable 1167
select_wir 1653
selected 617
selected_impl 257
sense 410
seq_reason_deleted 1334
sequential 333, 1364
set_db_verbose 168
set_function 197
settable 197
setup_uncertainty 881, 951 , 987
setup_uncertainty_by_clock 881, 951
setup_views 1335
severity 190
shared_input 1731, 1762
shared_output 1732, 1762
shared_select 1732, 1763
shieldnet 697
shift_capture 1343
shift_enable 1713, 1732 , 1745 , 1763 , 1779
shift_launch 1343
shiftdr 1630, 1653
shiftdr_state 1653
short 333
show_command_usage 169
show_report_options 170
show_wns_in_log 1468
shrink_factor 617
shutoff_condition 1965

```
shutoff_condition_inputs 1966
si_files 1017
sigma_delay 1347
signal_level 372, 402
signed 251, 254
sim_model 240
sites 1469
size_fixed 749
size_same 743, 753
skew_safe 1745, 1779
skip_db 211
skip_in_write_def 644
skip_metric 207, 211
skip_statetable_check 1828
skip_value 743, 749 , 753
slack 1313, 1335 , 1364 , 1412 , 1449 , 1501
slack_by_mode 1314, 1336 , 1413 , 1450
slack_max 1337
slack_max_edge 1414, 1451
slew 987, 1414 , 1451
slew_by_mode 1415, 1451
slew_derate_from_library 284
slew_lower_threshold_pct_fall 285
slew_lower_threshold_pct_rise 285
slew_threshold_percent_fall_high 372
slew_threshold_percent_fall_low 373
slew_threshold_percent_rise_high 373
slew_threshold_percent_rise_low 373
slew_upper_threshold_pct_fall 285
slew_upper_threshold_pct_rise 286
smallest_min_spacing 681
socv_files 1018
socv_library 805
source 697, 724 , 1704
source_early_latency_by_clock 882
source_late_latency_by_clock 884
source_latency_early_fall_max 886, 957 ,
988
source_latency_early_fall_min 886, 958 ,
989
source_latency_early_rise_max 887, 959 ,
990
source_latency_early_rise_min 888, 960 ,
991
source_latency_late_fall_max 889, 961 ,
992
source_latency_late_fall_min 890, 962 ,
993
source_latency_late_rise_max 891, 963 ,
994
source_latency_late_rise_min 892, 964 ,
```

January 2019 127 Product Version 18.1

### 995

source_of_via_resistance 1470
source_suspend_on_error 170
source_verbose 171
source_verbose_info 171
source_verbose_proc 172
sources 1305, 1707 , 1794
spacing 652
special 664
specialnets 631
speed_grade 257
srclk 1688, 1697
sre 1688, 1697
srsi 1689, 1698
srso 1689, 1698
srst 1690, 1699
st_launch_wait_time 1167
stack_via_list 373, 403
stack_via_required 373, 403
start 731
start_source_line 532
startpoint 1415, 1452 , 1501
startup_license 172
state 186
state_retention_rule 1944
state_retention_rules 1934, 1974
statistics_db_file 173
statistics_db_runtime 173
statistics_enable_power_report 174
statistics_log_data 174
statistics_run_description 175
statistics_run_id 176
status 211
std_cell_main_rail_pin 333, 1365
stdout_log 176
step 731
steps 208
stim_phy_connection_timeout 1982
stop_at_iopt_state 1167
structural 532
style 724
styles 632
sub_arch 258
sub_bins 1497
sub_pg_nets 1378
subdesign 1365
subprograms 532, 537 , 549
super_thread_batch_command 177
super_thread_debug_directory 178
super_thread_equivalent_licenses 178
super_thread_kill_command 180

```
super_thread_peak_memory 181
super_thread_rsh_command 181
super_thread_servers 182
super_thread_shell_command 183
super_thread_status_command 183
support_appending_libs 472
support_combo_clock 790
support_multi_seq_elements 473
support_serial_scanin_multibit_cell 1168
switch_off_enable_polarity 374
switch_off_enables 334
switched_power 334
symmetry 302, 334 , 716
syn_generic_effort 1168
syn_global_effort 1168
syn_map_effort 1169
syn_opt_effort 1169
sync_clear_pins 334
sync_clear_polarity 374, 403
sync_enable 335
sync_enable_polarity 374, 404
sync_preset_phase 404
sync_preset_pins 335
sync_preset_polarity 374
synthesis_off_command 473
synthesis_on_command 474
sys_enable 1665
sys_use 1665
systematic_probability 335
```
**T**

```
tail 1763
tail_clock 1746, 1779
tail_clock_edge 1746, 1780
tap_decode 1643
tap_ports 1581
tap_tdi 1643
tap_tdo 1644
target_library 790, 805
target_period 1709
tck 1653
tcl_defined 199
tcl_partial_cmd_argument_matching 184
tcl_return_display_length_limit 184
tcl_vars 1012
tdi 1630, 1654
tdo 1631, 1654
tdo_enable 1654
technology 245
```

January 2019 128 Product Version 18.1

temperature 414, 1019 , 1026
terminal_lockup 1733, 1764
test_bus_interfaces 1581
test_bus_ports 1582
test_clock_domains 1582
test_modes 1780
test_signal 1718
test_signals 1582
test_use 1666
through_points 1343
tied_to 343, 375 , 378 , 404
tim_ignore_data_check_for_non_endpoint_
pins 791
time_recovery_arcs 791
time_scale_in_ps 286
timing_analysis_type 792
timing_arcs 1416
timing_bin 1498, 1501
timing_case_computed_value 1416, 1452
timing_case_computed_value_by_mode 1
418 , 1437 , 1450 , 1453
timing_case_disabled_arcs 1365
timing_case_disabled_arcs_by_mode 136
6
timing_case_logic_value 893, 965
timing_case_logic_value_by_mode 894,
966
timing_defer_mmmc_obj_updates 1027
timing_disable_internal_inout_net_arcs 82
8
timing_disable_non_sequential_checks 79
3
timing_enable_sr_latch_preset_clear_arcs
794
timing_info 1419, 1455
timing_info_favor_startpoint 1422, 1457
timing_library_lookup_drv_per_frequency
795
timing_model 336, 1367
timing_model_reason 336
timing_model_type 336
timing_no_path_segmentation 796
timing_nsigma_multiplier 797
timing_report_enable_common_header 7
97
timing_report_endpoint_fields 797
timing_report_load_unit 798
timing_report_path_type 798
timing_report_time_unit 799
timing_report_unconstrained 799
timing_spatial_derate_chip_size 799

```
timing_type 411
tinfo_include_load 184
tinfo_tstamp_file 184
tms 1654
tns 1315, 1337
tns_critical_range 1169
tns_opto 1170
to_lib_arcs 375, 405
to_lib_pin 411
to_points 1344
to_power_domain 1951, 1955
tool 208
tool_options 208
top_layer 735
total_area 1338
total_net_length 1338
tr_bdy_in 1667
trace_retime 1206
track_count 632
trcell 1667
trcell_acmode 1667
trcell_clock 1668
trcell_enable 1668
treat_net_as_analog 1916
tree_type 414, 1020
trigger_delay 1709
trigger_post_time_info 184
tristate 337, 375 , 405 , 1367
tristate_net_drivers 1756
tristate_net_load 1756
trst 1655
truncate 191
type 191, 411 , 652 , 682 , 707 , 725 , 1373 ,
1668 , 1670 , 1747 , 1756 , 1781 , 1808
```
**U**

```
ui_respects_preserve 1992
unbound_oper_pin 236
ungroup 1220, 1224 , 1225 , 1226
ungroup_ok 1207, 1267
ungroup_separator 474
unique_versions 1310, 1367 , 1373 , 1384 ,
1423 , 1457 , 1492
uniquify_naming_style 1171
units 198
unmap_scan_flops 1558
unresolved 1207
unusable_reason 337
updatedr 1631, 1655
```

January 2019 129 Product Version 18.1

updatedr_state 1655
upper_pg_net 1378
urx 645, 658 , 687
ury 645, 658 , 688
usable 337
usable_comb_cells 286
usable_seq_cells 287
usable_timing_models 287
usage 199, 1675
use 343, 376 , 405 , 664 , 697 , 725
use_area_from_lef 617
use_compatibility_based_grouping 1172
use_default_related_pg_pin_for_aon 191
6
use_main_cell_output_function_for_test_cel
l1172
use_max_cap_lut 1172
use_multi_clks_latency_uncertainty_optimiz
e 800
use_multi_clks_latency_uncertainty_report
800
use_multibit_cells 1173
use_multibit_combo_cells 1174
use_multibit_iso_cells 1175
use_multibit_seq_and_tristate_cells 1176
use_nextstate_type_only_to_assign_sync_
ctrls 1176
use_power_ground_pin_from_lef 475
use_scan_seqs_for_non_dft 1177
use_tiehilo_for_const 1178
used 682
user_created 653, 675 , 708 , 714
user_defined 200, 710 , 1984 , 1986 , 1987 ,
1989 , 1990 , 1991
user_defined_macro 1656
user_defined_segment 1781
user_defined_signal 1794, 1808
user_differential_negative_pin 1600
user_from_core_data 1600
user_from_core_enable 1601
user_function 376, 406
user_name 653
user_priority 998
user_speed_grade 258
user_sub_arch 1267
user_test_receiver_acmode 1602
user_test_receiver_data_output 1602
user_test_receiver_init_clock 1602
user_test_receiver_init_data 1602
user_to_core_data 1603
user_to_core_enable 1603

```
utilization 632, 671 , 682
utilization_threshold 632
```
**V**

```
valid_location 1926, 1927
value 1682, 1683
verification_directory 523
verification_directory_naming_style 475
verilog_macros 533
version 200, 287
vertical_remaining 672
via 668
via_mask 668
via_opc 668
via_points 668
via_resistance 618, 1470
viarule_name 735
viarules 711
vias 665, 711 , 1470
view_name 1305
violations 1582
visible 653, 665 , 683 , 698 , 715
voltage 415, 726 , 1020 , 1960
voltage_name 376, 406
voltage_value 377, 406
```
**W**

```
waveform 1306
wccd_threshold_percentage 476
wcdc_clock_dom_comb_propagation 477
wcdc_synchronizer_type 524
wclp_lib_statetable 477
weight 659, 688 , 698 , 726 , 996
when 411
width 338, 645 , 654 , 683 , 689 , 715 , 735
win_fp_inst_threshold 228
wir_reset_value 1785, 1809
wir_signal 1785, 1809
wir_tm_value 1785, 1810
wire_capacitance 1310, 1424 , 1458 , 1493
wire_length 1311, 1424 , 1458 , 1493
wire_resistance 1311, 1424 , 1459 , 1493
wireload 1338, 1485
wireload_mode 801
wireload_model 1425
wireload_models 287
wireload_selection 802, 1921
```

January 2019 130 Product Version 18.1

wireload_selections 287
within_hierarchy 1951, 1955
wlec_add_noblack_box_retime_subdesign
478
wlec_analyze_abort 478
wlec_analyze_setup 479
wlec_auto_analyze 480
wlec_compare_threads 481
wlec_composite_compare 481
wlec_cut_point 482
wlec_dft_constraint_file 482
wlec_hier_comp_threshold 482
wlec_lib_statetable 483
wlec_low_power_analysis 483
wlec_multithread_license_list 484
wlec_parallel_threads 484
wlec_set_cdn_synth_root 484
wlec_uniquify 486
wlec_use_lec_model 488
wlec_use_smart_lec 488
wrapper 1634, 1680
wrapper_control 1604, 1614 , 1621
wrapper_segment 1604, 1614 , 1622
wrapper_type 1604, 1614 , 1622
write_db_auto_save_user_globals 185
write_design_create_boundary_opto_file
618
write_sdc_use_libset_name_set_dont_use
803
write_sv_port_wrapper 485
write_verification_files 489
write_vlog_bit_blast_bus_connections 489
write_vlog_bit_blast_constants 491
write_vlog_bit_blast_mapped_ports 493
write_vlog_bit_blast_tech_cell 495
write_vlog_convert_onebit_vector_to_scalar
498
write_vlog_declare_wires 500
write_vlog_empty_module_for_black_box
502
write_vlog_empty_module_for_logic_abstra
ct 503
write_vlog_empty_module_for_subdesign
564
write_vlog_generic_gate_define 505
write_vlog_line_wrap_limit 506
write_vlog_no_negative_index 507
write_vlog_port_association_style 526
write_vlog_preserve_net_name 508
write_vlog_skip_ilm_modules 509
write_vlog_skip_subdesign 565

```
write_vlog_top_module_first 509
write_vlog_unconnected_port_style 511
write_vlog_wor_wand 513
```
**X**

```
x_offset 377, 406
xbottom_enclosure 735
xbottom_offset 736
xcut_size 736
xcut_spacing 736
xm_protect_version 515
xorigin_offset 737
xtalk 699
xtop_enclosure 737
xtop_offset 737
```
**Y**

```
y_offset 377, 407
ybottom_enclosure 738
ybottom_offset 738
ycut_size 738
ycut_spacing 739
yield 759
yorigin_offset 739
ytop_enclosure 739
ytop_offset 740
```

January 2019 131 Product Version 18.1

## Preface.

■ About This Manual on page 132

■ Additional References on page 132

■ Reporting Problems or Errors in Manuals on page 133

■ Customer Support on page 134

■ Supported User Interfaces on page 135

■ Messages on page 136

■ Man Pages on page 137

■ Command-Line Help on page 138

■ Documentation Conventions on page 140


```
Preface
```
January 2019 132 Product Version 18.1

## About This Manual

This manual provides a concise reference of the attributes available to the user when using
the Genus software with the legacy user interface.

Attributes can be used to control the way in which the Genus shell operates. Changing the
settings of these attributes is performed using the set_attribute command.

## Additional References

The following sources are helpful references, but are not included with the product
documentation:

■ TclTutor, a computer aided instruction package for learning the Tcl language:
[http://www.msen.com/~clif/TclTutor.html.](http://www.msen.com/~clif/TclTutor.html.)

■ TCL Reference, _Tcl and the Tk Toolkit,_ John K. Ousterhout, Addison-Wesley
Publishing Company

■ _Practical Programming in Tcl and Tk_ , Brent Welch and Ken Jones

■ IEEE Standard Hardware Description Language Based on the Verilog Hardware
Description Language (IEEE Std.1364-1995)

■ IEEE Standard Hardware Description Language Based on the Verilog Hardware
Description Language (IEEE Std. 1364-2005)

■ IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and
Verification Language (IEEE STD 1800-2009)

■ IEEE Standard VHDL Language Reference Manual (IEEE Std. 1076-1987)

■ IEEE Standard VHDL Language Reference Manual (IEEE Std. 1076-1993)

■ IEEE Standard VHDL Language Reference Manual (IEEE Std. 1076-2008)

**Note:** For information on purchasing IEEE specifications go to [http://shop.ieee.org/store/](http://shop.ieee.org/store/) and
click on _Publications & Standards._


```
Preface
```
January 2019 133 Product Version 18.1

## Reporting Problems or Errors in Manuals

The Cadence® Help online documentation, lets you view, search, and print Cadence product
documentation. You can access Cadence Help by typing cdnshelp from your Cadence tools
hierarchy.

Contact Cadence Customer Support to file a CCR if you find:

■ An error in the manual

■ An omission of information in a manual

■ A problem using the Cadence Help documentation system


```
Preface
```
January 2019 134 Product Version 18.1

## Customer Support

Cadence offers live and online support, as well as customer education and training programs.

## Cadence Online Support

The Cadence® online support website offers answers to your most common technical
questions. It lets you search more than 40,000 FAQs, notifications, software updates, and
technical solutions documents that give you step-by-step instructions on how to solve known
problems. It also gives you product-specific e-mail notifications, software updates, case
tracking, up-to-date release information, full site search capabilities, software update
ordering, and much more. For more information on Cadence online support go to [http://](http://)
support.cadence.com

## Other Support Offerings

■ **Support centers** —Provide live customer support from Cadence experts who can
answer many questions related to products and platforms.

■ **Software downloads** —Provide you with the latest versions of Cadence products.

■ **University software program support** —Provides you with the latest information to
answer your technical questions.

■ **Training Offerings—** Cadence offers the following training courses for Genus:

```
❑ Genus Synthesis Solution
```
```
❑ Basic Static Timing Analysis
```
```
❑ Fundamentals of IEEE 1801 Low-Power Specification Format
```
```
❑ Advanced Synthesis with Genus Synthesis Solution
```
```
❑ Low-Power Synthesis Flow with Genus Synthesis Solution
```
```
The courses listed above are available in North America. For further information on the
training courses available in your region, visit Cadence Training or write to
training_enroll@cadence.com.
```
```
Note: The links in this section open in a new browser.
```
■ **Video Library**

```
Several videos are available on the support website: Genus: Video Library
```
For more information on the support offerings go to [http://www.cadence.com/support](http://www.cadence.com/support)


```
Preface
```
January 2019 135 Product Version 18.1

## Supported User Interfaces

Genus supports the following user interfaces:

■ **Unified User Interface.** Genus, Innovus and Tempus offer a fully unified Tcl scripting
language and GUI environment. This unified user interface (also referred to as Stylus
common UI) streamlines flow development and improves productivity of multi-tool users.

```
When you start Genus, you will by default start with the Stylus common UI. You will see
the following prompt:
@genus:root: 1
```
■ **Legacy User Interface.** Genus can also operate in legacy mode which supports RTL
Compiler commands/attributes and scripting.

```
To start Genus with legacy UI, you can
```
```
❑ Start the tool with legacy UI as follows:
%genus -legacy_ui -files script
....
legacy_genus:/>
❑ Switch to legacy UI if you started the tool with the default Stylus common UI.
%genus
@genus:root: 1> set_db common_ui false
legacy_genus:/>
```
```
Important
```
```
This document provides information specific to the legacy user interface.
```

```
Preface
```
January 2019 136 Product Version 18.1

## Messages

■ You can get detailed information for each message issued in your current Genus run
using the report_messages command.
legacy_genus:/> report_messages
The report also includes a summary of how many times each message was issued

■ You can also get specific information about a message.

```
For example, to get more information about the TUI-613 message, you can type the
following command:
legacy_genus:/> vls -a TUI-613
message:TUI/TUI-613 (message)
Attributes:
base_name = TUI-613
count = 0
escaped_name = TUI/TUI-613
help = The user_speed_grade is only applicable to datapath subdesigns.
id = 613
name = TUI/TUI-613
obj_type = message
print_count = 0
priority = 1
screen_print_count = 0
severity = Warning
type = The attribute is not applicable to the object.
```
If you do not get the details that you need or do not understand a message, either contact
Cadence Customer Support to file a CCR or email the message ID you would like improved
to synthesis_pubs@cadence.com.


```
Preface
```
January 2019 137 Product Version 18.1

## Man Pages

In addition to the Command and Attribute References, you can also access information about
the commands and attributes using the man pages in Genus. Man pages contain the same
content as the Command and Attribute References.

To use the man pages from the UNIX shell:

**1.** Set your environment to view the correct directory:
    setenv MANPATH $CDN_SYNTH_ROOT/share/synth/man_legacy
**2.** Enter the name of the command or attribute that you want. For example:

```
❑ man check_dft_rules
```
```
❑ man cell_leakage_power
```
You can also use the more command, which behaves like its UNIX counterpart. If the output
of a manpage is too small to be displayed completely on the screen, use the more command
to break up the output. Use the spacebar to page forward, like the UNIX more command.

legacy_genus:/> more man syn_map


```
Preface
```
January 2019 138 Product Version 18.1

## Command-Line Help

You can get quick syntax help for commands and attributes at the Genus command-line
prompt. There are also enhanced search capabilities so you can more easily search for the
command or attribute that you need.

**Note:** The command syntax representation in the Genus documentation does not
necessarily match the information that you get when you type help _command_name_ in the
tool. In many cases, the order of the arguments is different. Furthermore, the syntax in this
document includes all of the dependencies, where the help information does this only to a
certain degree.

If you have any suggestions for improving the command-line help, please e-mail them to
synthesis_pubs@cadence.com

## Getting the Syntax for a Command

Type the help command followed by the command name.

For example:

legacy_genus:/> help path_adjust (legacy UI)

This returns the syntax for the path_adjust command.

## Getting the Syntax for an Attribute

Type the following:

legacy_genus:/> get_attribute attribute_name * -help

For example:

legacy_genus:/> get_attribute max_transition * -help

This returns the syntax for the max_transition attribute.


```
Preface
```
January 2019 139 Product Version 18.1

## Searching for Attributes

You can get a list of all the available attributes by typing the following command:

legacy_genus:/> get_attribute * * -h

You can type a sequence of letters after the set_attribute command and press Tab to
get a list of all attributes that contain those letters.

legacy_genus:/> set_attr li

Returns the list of all attributes starting with li.

## Searching For Commands When You Are Unsure of the Name

You can use help to find a command if you only know part of its name, even as little as one
letter.

■ You can type a single letter and press Tab to get a list of all commands that start with
that letter.

```
For example:
legacy_genus:/> a<Tab>
This returns the following commands:
add_command_help add_opcg_hold_mux
add_to_collection after
alias all_clocks
all_connected all_fanin
all_fanout all_inputs
all_instances all_outputs
all_registers analyze_library_corners
analyze_scan_compressibility analyze_testability
append append_to_collection
applet apply
apply_power_intent apropos
array assemble_design
attribute_exists auto_execok
auto_import auto_load
auto_load_index auto_qualify
```
■ You can type a sequence of letters and press Tab to get a list of all commands that start
with those letters.

```
For example:
legacy_genus:/> path_<Tab>
This returns the following commands:
path_adjust path_delay path_disable path_group
```

```
Preface
```
January 2019 140 Product Version 18.1

## Documentation Conventions

To aid the readers understanding, a consistent formatting style has been used throughout this
manual.

■ UNIX commands are shown following the unix> string.

■ Genus commands are shown following the legacy_genus:/> string.

## Text Command Syntax

The list below describes the syntax conventions used for the Genus attributes.

```
literal Nonitalic words indicate keywords that you must type literally.
These keywords represent command, attribute or option names
arguments and options Words in italics indicate user-defined arguments or options for
which you must substitute a name or a value.
| Vertical bars (OR-bars) separate possible choices for a single
argument.
[ ] Brackets denote options. When used with OR-bars, they
enclose a list of choices from which you can choose one.
{ } Braces denote arguments and are used to indicate that a
choice is required from the list of arguments separated by OR-
bars. You must choose one from the list
{ argument1 | argument2 | argument3 }
Braces, used in Tcl command examples, indicate that the
braces must be typed in.
... Three dots (...) indicate that you can repeat the previous
argument. If the three dots are used with brackets (that is,
[argument]...), you can specify zero or more arguments. If
the three dots are used without brackets (argument...), you
must specify at least one argument, but can specify more.
```
```
{ } Braces in bold-face type must be entered literally.
# The pound sign precedes comments in command files.
```

January 2019 141 Product Version 18.1

# 1

## Introduction.

■ More on Attributes and Objects on page 142

■ Attributes Common to All Objects on page 143


```
Introduction
```
January 2019 142 Product Version 18.1

## More on Attributes and Objects

This document describes the syntax of the Genus attributes.

An _attribute_ is a setting that controls how Genus operates on objects; for example during
synthesis and technology mapping.

An _object_ is anything Genus can manipulate, such as libraries, designs, subdesigns,
instances, ports, constraints, scan chains, and so on.

Design data is originally stored in the design hierarchy on the corresponding objects when
reading in the libraries, the HDL files, and the constraints. During the synthesis session, the
design information hierarchy (including the objects and attributes) is continuously updated.

➤ To retrieve the value of an attribute on an object, use the following command:

```
get_attribute attribute_name object
```
➤ To change the setting of an attribute on an object, use the following command:

```
set_attribute attribute_name attribute_value objects
```
In this book, the attributes are organized according to functional categories:

■ Input and Output attributes affect how the HDL files are read in or written out

■ Design For Test attributes affect scan chain insertion

■ Low Power Synthesis attributes control clock-gating insertion, leakage and dynamic
power optimization and so on

In each functional category, attributes are listed with the object types they can be set on.


```
Introduction
```
January 2019 143 Product Version 18.1

## Attributes Common to All Objects

Objects can be object types or attributes.

## escaped_name

escaped_name _string_

**Read-only** attribute**.** Returns the escaped name of the object.

## name

name _string_

**Read-only** attribute**.** Returns the object name used for get_db/set_db/reset_db queries.

## obj_type

obj_type _string_

**Read-only** attribute**.** Returns the object type.


```
Introduction
```
January 2019 144 Product Version 18.1


## January 2019 4 Product Version 18.

# 2

## General

## List

**_Root Attributes_**

■ attribute_path on page 151

■ continue_on_error on page 151

■ cpu_runtime on page 152

■ dont_report_library on page 152

■ dont_report_operating_conditions on page 152

■ elapsed_runtime on page 152

■ fail_on_error_mesg on page 153

■ get_db_display_limit on page 153

■ heartbeat on page 153

■ information_level on page 153

■ init_lib_search_path on page 154

■ limited_access_feature on page 154

■ limit_lbr_messages on page 155

■ log_command_error on page 155

■ log_file on page 155

■ max_cpus_per_server on page 156

■ memory_usage on page 156

■ mesg_severity_downgrade on page 157

■ metric_advanced_url_endpoint on page 157

■ metric_capture_depth on page 157


```
General—List
```
January 2019 146 Product Version 18.1

■ metric_capture_design_image on page 157

■ metric_capture_max_drc_markers on page 157

■ metric_capture_min_count on page 158

■ metric_capture_overwrite on page 158

■ metric_capture_pba_tns_histogram on page 158

■ metric_capture_per_view on page 158

■ metric_capture_timing_paths on page 158

■ metric_capture_tns_histogram on page 159

■ metric_capture_tns_histogram_buckets on page 159

■ metric_capture_tns_histogram_paths on page 159

■ metric_category_default on page 159

■ metric_category_status_map on page 160

■ metric_current_run_id on page 160

■ metric_enable on page 160

■ metric_page_cfg on page 161

■ metric_report_column_width on page 161

■ metric_report_config on page 161

■ metric_report_style on page 161

■ metric_summary_metrics on page 161

■ oa_def_file on page 162

■ peak_memory on page 162

■ platform_wordsize on page 162

■ print_error_info on page 162

■ program_major_version on page 163

■ program_name on page 164

■ program_short_name on page 164

■ program_version on page 164


```
General—List
```
January 2019 147 Product Version 18.1

■ real_runtime on page 164

■ report_library_message_summary on page 165

■ report_tcl_command_error on page 166

■ restore_history_file on page 167

■ save_history_file on page 168

■ set_db_verbose on page 168

■ show_command_usage on page 169

■ show_report_options on page 170

■ source_suspend_on_error on page 170

■ source_verbose on page 171

■ source_verbose_info on page 171

■ source_verbose_proc on page 172

■ startup_license on page 172

■ statistics_db_file on page 173

■ statistics_db_runtime on page 173

■ statistics_enable_power_report on page 174

■ statistics_log_data on page 174

■ statistics_run_description on page 175

■ statistics_run_id on page 176

■ stdout_log on page 176

■ super_thread_batch_command on page 177

■ super_thread_debug_directory on page 178

■ super_thread_equivalent_licenses on page 178

■ super_thread_kill_command on page 180

■ super_thread_peak_memory on page 181

■ super_thread_rsh_command on page 181

■ super_thread_servers on page 182


```
General—List
```
January 2019 148 Product Version 18.1

■ super_thread_shell_command on page 183

■ super_thread_status_command on page 183

■ tcl_partial_cmd_argument_matching on page 184

■ tcl_return_display_length_limit on page 184

■ tinfo_include_load on page 184

■ tinfo_tstamp_file on page 184

■ trigger_post_time_info on page 184

■ write_db_auto_save_user_globals on page 185

**_Design Attributes_**

■ state on page 186

**_Message Attributes_**

■ count on page 188

■ help on page 188

■ help_always_visible on page 188

■ id on page 188

■ max_print on page 189

■ print_count on page 189

■ priority on page 189

■ screen_max_print on page 190

■ screen_print_count on page 190

■ severity on page 190

■ truncate on page 191

■ type on page 191

**_Attribute Attributes_**

■ additional_help on page 192


```
General—List
```
January 2019 149 Product Version 18.1

■ category on page 192

■ check_function on page 193

■ compute_function on page 194

■ computed on page 194

■ data_type on page 195

■ default_value on page 195

■ help on page 196

■ indices on page 196

■ parent on page 196

■ possible_values on page 196

■ set_function on page 197

■ settable on page 197

■ units on page 198

**_command Attributes_**

■ category on page 199

■ help on page 199

■ protected on page 199

■ tcl_defined on page 199

■ usage on page 199

■ user_defined on page 200

■ version on page 200

**_command_option Attributes_**

■ command on page 201

■ data_type on page 201

■ help on page 201


```
General—List
```
January 2019 150 Product Version 18.1

■ is_list on page 201

■ protected on page 201

■ required on page 202


```
General—Root Attributes
```
January 2019 151 Product Version 18.1

## Root Attributes

Contain information about all loaded designs. The root object is identified by a forward slash
(/).

➤ To set a root attribute, type

```
set_attribute attribute_name attribute_value /
```
➤ To get a root attribute value, type

```
get_attribute attribute_name /
```
## attribute_path

attribute_path {basename | pathname | vname}

_Default:_ basename

**Read-write** root attribute. Specifies the format to use for the object names in the command
output of the set_attribute and reset_attribute commands. The format can help you
find an object when multiple objects in the design have the same (base) name. The attribute
can have the following values:

**Related Information**

## continue_on_error

continue_on_error {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether to continue processing the scripts even if an
error occurs. Set this attribute to true to continue processing when an error occurred.

```
basename Specifies to return the object name.
pathname Specifies to return the full vdir path to the object.
vname Specifies to return the Verilog style names where appropriate,
otherwise defaults to the basename.
```
```
Related commands: reset_attribute
set_attribute
```

```
General—Root Attributes
```
January 2019 152 Product Version 18.1

## cpu_runtime

cpu_runtime _float_

**Read-only** root attribute. Returns the total runtime (in seconds) which is computed as the
sum of the cpu time of the main/foreground process and the cpu time across all background
threads for a super-threaded session. In a single-threaded run, this will be the runtime
consumed by the main process.

**Note:** Since this attribute keeps track of total CPU seconds, it is very dependent on the
processor and clock-speed. Faster processors will generally have lower run-times, all else
being equal. Run-time is affected by machine-loading to the order of 10-15% because
increased loading leads to more context-switching, which in turn contributes to more stalls
and general inefficiency in the program’s execution. Run-time is also affected more
significantly by memory. Processes that start to page affect the CPU run-time.

## dont_report_library

dont_report_library {false | true}

_Default:_ false

**Read-write** root attribute. If set to true, the library information in the report headers is
suppressed.

## dont_report_operating_conditions

dont_report_operating_conditions {false | true}

_Default:_ false

**Read-write** root attribute. If set to true, the library information in the report headers is
suppressed.

## elapsed_runtime

elapsed_runtime _integer_

**Read-only** root attribute. Returns the elapsed wall clock time (in seconds) for the current
Genus session.


```
General—Root Attributes
```
January 2019 153 Product Version 18.1

## fail_on_error_mesg

fail_on_error_mesg {false | true}

_Default:_ false

**Read-write** root attribute. If set to true, Genus commands will fail (stop) whenever they
produce an ERROR message.

**Note:** This behavior applies automatically to all commands implemented in C++. However,
for a command implemented in Tcl, the attribute has no effect unless the command checks
the value of this attribute to drive its behavior.

## get_db_display_limit

get_db_display_limit _integer_

_Default_ : 10

**Read-write** root attribute. Controls how many elements in the object list are displayed. Any
object list from get_db is limited to 10 for display purposes.

## heartbeat

heartbeat _integer_

_Default_ : 0

**Read-write** root attribute. Causes a periodic output to stderr which includes current
memory, runtime, and loading statistics

## information_level

information_level _integer_

_Default_ : 1

**Read-write** root attribute. Controls the amount of information Genus produces when
executing commands. Specify a number of 0 through 11. The higher the value, the more
verbose the output. The extra verbosity can be useful when debugging problem designs.


```
General—Root Attributes
```
January 2019 154 Product Version 18.1

**Example**

If you set the value of the information_level attribute to 3 before you run the
check_dft_rules command, the output of the command will also list the valid scan cells it
found in the technology library.

**Related Information**

## init_lib_search_path

init_lib_search_path _Tcl_list_

_Default_ : {. / _install_dir_ /lib/tech}

**Read-write** root attribute. Specifies a list of UNIX directories that Genus should search to
locate the technology libraries and LEF libraries.

**Note:** The “~” is supported.

**Related Information**

## limited_access_feature

limited_acces_feature {{ _feature key_ }...}

**Read-write** root attribute. Specifies a list of sub-lists to enable limited access features.
Each sublist contains a feature name and the corresponding key to access the feature.

**Note:** You need to contact Cadence to access a limited-access feature and get the required
key.

**Example**

set_attribute limited_access_feature {{ _ieee_1801 nnnn_ }} /

```
Affects these commands: all commands
```
```
Affects these attributes: library on page 469
lef_library on page 468
```

```
General—Root Attributes
```
January 2019 155 Product Version 18.1

## limit_lbr_messages

limit_lbr_messages {true | false}

_Default_ : true

**Read-write** root attribute. Controls the printing of the LBR messages. By default, each LBR
message will be printed maximum twenty times for each library that is being read. If for any
LBR message, the max_print attribute has a lower limit, this limit will take precedence. If
you set this attribute to false, all LBR messages will be printed to the logfile.

**Related Information**

## log_command_error

log_command_error {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether a failing command is reported in the logfile.

**Related Information**

## log_file

log_file _log_file_name_

_Default_ : genus.log

**Read-write** root attribute. Specifies the log file name for the current session. All information
printed to standard out will be recorded in the specified log file.

```
Related attribute: max_print on page 189
```
```
Affects these commands: all commands
```

```
General—Root Attributes
```
January 2019 156 Product Version 18.1

## max_cpus_per_server

max_cpus_per_server _integer_

_Default:_ 8

**Read-write** root attribute. Controls the maximum number of _active_ CPUs Genus is allowed
to use per server for super-threading and multi-threading.

**Examples**

■ The following command enables 3 CPUs on the local host:

```
set_attribute max_cpus_per_server 3 /
```
■ The following commands enable 5 CPUs on various servers.

```
set_attribute super_thread_servers {localhost linux33} /
set_attribute max_cpus_per_server 5 /
```
**Related Information**

## memory_usage

memory_usage _integer_

**Read-only** root attribute. Returns the current memory consumption (in megabytes) by
Genus for this process. This can be useful in Tcl scripts.

**Example**

legacy_genus:/> get_attribute memory_usage /
25.26

```
Affects these commands: syn_generic
syn_map
syn_opt
Related attributes: auto_super_thread on page 1040
super_thread_servers on page 182
```

```
General—Root Attributes
```
January 2019 157 Product Version 18.1

## mesg_severity_downgrade

mesg_severity_downgrade {false | true}

_Default_ : false

**Read-write** root attribute. Allows to downgrade the severity of a message from error to
warning.

**Related Information**

## metric_advanced_url_endpoint

metric_advanced_url_endpoint _string_

**Read-write** root attribute. Specifies the base URL for the advanced metric server.

## metric_capture_depth

metric_capture_depth _integer_

_Default_ : 0

**Read-write** root attribute. Specifies the depth for capturing hinst design and power metrics.

## metric_capture_design_image

metric_capture_design_image _string_

_Default_ : true

**Read-write** root attribute. Captures design image.

## metric_capture_max_drc_markers

metric_capture_max_drc_markers _max_number_

_Default_ : 100000

**Read-write** root attribute. Specifies the maximum number of DRC markers to include in
metric image.

```
Affects this attribute: severity on page 190
```

```
General—Root Attributes
```
January 2019 158 Product Version 18.1

## metric_capture_min_count

metric_capture_min_count _integer_

_Default_ : 1000

**Read-write** root attribute. Overwrites pending metrics during create_snapshot category
capture.

## metric_capture_overwrite

metric_capture_overwrite {false | true}

_Default_ : false

**Read-write** root attribute. Specifies the minimum instance count for capturing hinst design
and power metrics.

## metric_capture_pba_tns_histogram

metric_capture_pba_tns_histogram {true | false}

_Default_ : true

**Read-write** root attribute. Captures the path-based analysis histogram data for TNS.

## metric_capture_per_view

metric_capture_per_view {true | false}

_Default_ : true

**Read-write** root attribute. Captures the timing metrics per analysis_view.

## metric_capture_timing_paths

metric_capture_timing_paths _integer_

_Default_ : 10

**Read-write** root attribute. Specifies the number of paths to capture for detailed display.


```
General—Root Attributes
```
January 2019 159 Product Version 18.1

## metric_capture_tns_histogram

metric_capture_tns_histogram {true | false}

_Default_ : true

**Read-write** root attribute. Captures the histogram data for TNS.

## metric_capture_tns_histogram_buckets

metric_capture_tns_histogram_buckets _integer_

_Default_ : 50

**Read-write** root attribute. Specifies the number of buckets for the TNS histogram.

## metric_capture_tns_histogram_paths

metric_capture_tns_histogram_paths _integer_

_Default_ : 10000

**Read-write** root attribute. Specifies the number of paths to capture for the TNS histogram.

## metric_category_default

metric_category_default _category_

_Default_ : design

**Read-write** root attribute. Specifies to capture the default metric categories if none are
provided.


```
General—Root Attributes
```
January 2019 160 Product Version 18.1

## metric_category_status_map

metric_category_status_map _string_

_Default_ : {} {flow} hdl {flow design} generic {flow design}
generic_placed {flow design} unmapped {flow design}
partially_mapped {flow design}
partially_mapped_unplaced {flow design}
partially_mapped_placed {flow design}
mapped {flow design setup power}
annotated {flow design setup power}
annotated_unplaced {flow design setup power}
annotated_partially_placed {flow design setup power}
mapped_placed {flow design setup power}
annotated_placed {flow design setup power}
unplaced {flow design setup power}
placed {flow design setup power check}
placed_routed {flow design setup power check route}
clock_synthesized {flow design setup power check clock hold}
clock_synthesized_routed {flow design setup power check clock hold
route}

**Read-write** root attribute. Defines which metric categories to compute based on the state
of the design. Active categories will be executed during create_snapshot.

## metric_current_run_id

metric_current_run_id _string_

**Read-write** root attribute. Specifies the current unique run ID returned by the advanced
metric server.

## metric_enable

metric_enable {true | false}

_Default_ : true

**Read-write** root attribute. Enables a metric snapshot capture with create_snapshot.


```
General—Root Attributes
```
## January 2019 5 Product Version 18.

## metric_page_cfg

metric_page_cfg _string_

**Read-write** root attribute. Specifies the page configuration used by report_qor.

## metric_report_column_width

metric_report_column_width _integr_

_Default_ : 10

**Read-write** root attribute. Specifies the maximum column width of a text report.

## metric_report_config

metric_report_config _string_

_Default_ : timing.setup.wns WNS timing.setup.tns TNS timing.setup.feps
FEPS timing.setup.wns.path_group:reg2reg WNS_R2R
timing.setup.tns.path_group:reg2reg TNS_R2R
timing.setup.feps.path_group:reg2reg FEPS_R2R
timing.drv.max_tran.total DRV(T) timing.drv.max_cap.total DRV(C)
power.leakage POWER(L) design.density UTIL design.instances.logical
INSTS design.area.logical AREA route.drc DRC flow.cputime CPU

**Read-write** root attribute. Specifies the metric name mapping for a text report.

## metric_report_style

metric_report_style {horizontal | vertical]

_Default_ : horizontal

**Read-write** root attribute. Specifies the text report style: horizontal or vertical.

## metric_summary_metrics

metric_summary_metrics _string_

_Default_ : flow.cputime flow.realtime timing.setup.tns timing.setup.wns

**Read-write** root attribute. Specifies summary metrics to be inherited when viewing
snapshots and runs.


```
General—Root Attributes
```
January 2019 162 Product Version 18.1

## oa_def_file

oa_def_file _string_

**Read-write** root attribute. Returns the DEF file created by the import_oa_db command.

## peak_memory

peak_memory _float_

**Read-only** root attribute. Returns the peak memory consumption (in Mbytes) for this
process (either the main process in a non-superthreaded run, or the foreground process in a
super-threaded run).

## platform_wordsize

platform_wordsize _integer_

**Read-only** root attribute. Returns the word size of the program in bits. Value is 32 or 64.

## print_error_info

print_error_info {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether the tool prints the errorInfo variable when a
command fails. If this attribute is set to true, the tool prints out a stack of Tcl errorInfo for
the current script.


```
General—Root Attributes
```
January 2019 163 Product Version 18.1

**Example**

legacy_genus:/> set_attr print_error_info true
Setting attribute of root ’/’: ’print_error_info’ = true
legacy_genus:> proc report::timing::listify {} {} ;# overwrite existing proc so ’
report timing’ will fail
legacy_genus:/> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
: The design is ’test2’.
============================================================
Generated by: Genus Synthesis Solution 15.10-s-xxx
Generated on: _date_

============================================================

errorInfo: wrong # args: should be "listify"
while executing
"listify $the_pin"
errorInfo: wrong # args: should be "listify"
(procedure "report_pin_name" line 19)
invoked from within
"report_pin_name $rsl $full_pin_names"
errorInfo: wrong # args: should be "listify"
("pin" arm line 3)
invoked from within
"switch $field_name {
"pin" {
if {[llength $rsl]} {
set rsl [report_pin_name $rsl $full_pin_names]
}
}
"type" {
if {[lle..."
errorInfo: wrong # args: should be "listify"
(procedure "field_value" line 15)
invoked from within
"field_value fields $desired_column $full_pin_names domain2id $map_timing"
errorInfo: wrong # args: should be "listify"
(procedure "format_line" line 32)
invoked from within
"format_line $fil $line $desired_columns $cols_0 col_widths $full_pin_names
show_first_pin_hier $debug_proc shown_flags domain2id $map_timing"
errorInfo: ...

## program_major_version

program_major_version _string_

_Default_ : 18.1

**Read-write** root attribute. Specifies the major version of the program.


```
General—Root Attributes
```
January 2019 164 Product Version 18.1

## program_name

program_name _string_

_Default_ : Genus Synthesis Solution

**Read-only** root attribute. Returns the name of the program being run. This may be useful
for generating headers in customized reports.

## program_short_name

program_short_name _string_

_Default_ : genus

**Read-only** root attribute. Returns the short name of the program being run. This name is
used for the prompt, the command file, and so on.

## program_version

program_version _string_

**Read-only** root attribute. Returns the version of the program being run. This may be useful
for generating headers in customized reports.

**Example**

legacy_genus:/> get_att program_version /
17.10-p001_1

## real_runtime

real_runtime _float_

**Read-only** root attribute. Returns the runtime (in seconds) which is computed as the sum
of the cpu time of the foreground process and the cpu time spent in the longest thread
amongst the super-thread servers.

**Note:** Since this attribute keeps track of total CPU seconds, it is very dependent on the
processor and clock-speed. Faster processors will generally have lower run-times, all else
being equal. Run-time is affected by machine-loading to the order of 10-15% because
increased loading leads to more context-switching, which in turn contributes to more stalls
and general inefficiency in the program’s execution. Run-time is also affected more
significantly by memory. Processes that start to page affect the CPU run-time.


```
General—Root Attributes
```
January 2019 165 Product Version 18.1

## report_library_message_summary

report_library_message_summary {true | false}

_Default_ : true

**Read-write** root attribute. Enables printing of a summary of the messages issued during
library parsing. Messages issued during processing of the libary are not included.

**Example**

Loading library /.../lib/mylib.lib
Info : An unsupported construct was detected in this library. [LBR-40]
: /.../lib/mylib.lib:102:16: Construct ’output_voltage’ is not supported.
: Check to see if this construct is really needed for synthesis. Many
liberty constructs are not actually required.
Info : An unsupported construct was detected in this library. [LBR-40]
: /.../lib/mylib.lib:108:15: Construct ’input_voltage’ is not supported.
Info : Created nominal operating condition. [LBR-412]
: Operating condition ’_nominal_’ was created for the PVT values (1.000000,
2.250000, 125.000000) in library ’/.../lib/mylib.lib’.
:The nominal operating condition represents either the nominal PVT values
if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

```
Message Summary for Library /.../lib/mylib.lib:
************************************************************
An unsupported construct was detected in this library. [LBR-40]: 2
Created nominal operating condition. [LBR-412]: 1
************************************************************
```

```
General—Root Attributes
```
January 2019 166 Product Version 18.1

## report_tcl_command_error

report_tcl_command_error {false | true}

_Default_ : false

**Read-write** root attribute. Enables printing of RC messages for Tcl command errors, such
as wrong number of arguments, or bad set command. This allows to catch these errors with
the report messages. By default, Tcl command errors are not registered.

**Example**

legacy_genus:/> set_attr report_tcl_command_error true /
legacy_genus:/> set foo
Error : Tcl ’set’ command has encountered an error. [TUI-7]
: can’t read "foo": no such variable while executing "set foo"
: Check the syntax and rerun.
can’t read "foo": no such variable
legacy_genus:/> set foo 1 2
Error : Tcl command has wrong number of arguments. [TUI-9]
: wrong # args: should be "set varName ?newValue?"
: Check the syntax and rerun.
errorInfo: wrong # args: should be "set varName ?newValue?"
Error : Tcl ’set’ command has encountered an error. [TUI-7]
: wrong # args: should be "set varName ?newValue?" while executing "set foo
1 2"
wrong # args: should be "set varName ?newValue?"
legacy_genus:/>


```
General—Root Attributes
```
January 2019 167 Product Version 18.1

## restore_history_file

restore_history_file {false | true}

_Default_ : false

**Read-write** root attribute. Controls the restoration of a history file. When you enable this
attribute, the true history is restored from the ~/.genus_history file.

**Example**

Assume the .genus_history file contains:

set_attr library typical.lib
load test.v
elaborate
q

Now restart Genus and enable the restore_history_file attribute:

legacy_genus:/> set_attr restore_history_file true /
Setting attribute of root ’/’: ’restore_history_file’ = true
legacy_genus:/> history
1 set_attr restore_history_file true /
2 set_attr library typical.lib
3 load test.v
4 elaborate
5q
6 history
legacy_genus:/> !2
set_attr library typical.lib /
Setting attribute of root ’/’: ’library’ = typical.lib

**Related Information**

```
Related attribute: save_history_file on page 168
```

```
General—Root Attributes
```
January 2019 168 Product Version 18.1

## save_history_file

save_history_file {false | true}

_Default_ : false

**Read-write** root attribute. Controls the creation of a history file. When you enable this
attribute, the command history is saved to the ~/.rc_history file.

**Example**

Assume the following commands were entered on the legacy_genus:/> prompt:

set_attr save_history_file true /
set_attr library typical.lib
load test.v
elaborate
q

In this case, the .rc_history file contains the following commands:

set_attr library typical.lib
load test.v
elaborate
q

**Related Information**

## set_db_verbose

set_db_verbose {true | false}

_Default_ : true

**Read-write** root attribute. Controls the verbosity of the messages when you set and
attribute. Disable this attribute to suppress the info messages given when you set an attribute.

**Related Information**

```
Related attribute: restore_history_file on page 167
```
```
Affects this command: set_attribute
```

```
General—Root Attributes
```
January 2019 169 Product Version 18.1

## show_command_usage

show_command_usage {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether the command usage is printed when the
command fails. Set this attribute to false if you do not want the command usage printed
when a command fails.

**Examples**

■ The following example shows the behavior when this attribute is set to false.

```
legacy_genus:/designs/top_3> set_attribute show_command_usage false /
Setting attribute of root ’/’: ’show_command_usage’ = false
legacy_genus:/designs/top_3> filter
Error : A required argument was not specified. [TUI-202] [parse_options]
: An argument of type ’<string>’ was not specified.
Failed on filter
```
■ When using the default attribute setting (true), the command usage is printed when the
command fails.
legacy_genus:/designs/top_3> filter
Error : A required argument was not specified. [TUI-202] [parse_options]
: An argument of type ’<string>’ was not specified.
: Rerun the command specifying all required arguments.
filter: filters objects based on attribute value
Usage: filter [-special] [-invert] [-regexp] [-vname] [-expr <string>] <string>
<string> [<object>+]
[-special]:
attribute values contain special characters
[-invert]:
filters out objects that match the expression and returns those that do
not
[-regexp]:
uses regular expression matching for the required value
[-vname]
......
Failed on filter


```
General—Root Attributes
```
January 2019 170 Product Version 18.1

## show_report_options

show_report_options {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether the report command options used to generate
a report are printed in the report header. By default, the command options are not printed.

**Example**

The following report shows the command options:

legacy_genus:/> set_attribute show_report_options true /
legacy_genus:/> report timing -lint
============================================================
Generated by: Genus Synthesis Solution 15.10-s-xxx
Generated on: _date_
**Generated with: report timing -lint**
Module: mult_bit_muxed_add
Technology library: tutorial 1.0
Operating conditions: typical_case (balanced_tree)
Wireload mode: enclosed
Area mode: timing library
============================================================

## source_suspend_on_error

source_suspend_on_error {false | true)

_Default_ : false

**Read-write** root attribute. If set to true, the tool enters the suspend mode if an error occurs
while sourcing the script. You can then interactively correct the error in the script and resume
to run the script.


```
General—Root Attributes
```
January 2019 171 Product Version 18.1

## source_verbose

source_verbose {true | false}

_Default_ : true

**Read-write** root attribute. If you set this attribute to true, each command in a file is printed
as it is executed along with the file name from which it came and the line number. All
information is printed to standard output. Since each command is evaluated when it executes,
setting this attribute to true can have some impact on the runtime and logfile sizes due to
the amount of extra data being dumped.

**Example**

The following example shows the information printed when the set_attr library
command of the test3.g command file is executed.

#At ./test3.g:3 4.21secs 25.26MB Fri Feb 20 04:45:28 PM PST 2009
set_attr library /home/rcap/lib/tech/tsmc_25.lib

## source_verbose_info

source_verbose_info {false | true}

_Default_ : false

**Read-write** root attribute. Controls the information printed to standard output when the
source_verbose attribute is set to true. If you set this attribute to true, the tool writes out
the command along with the file name from which it came, line number, current memory
usage, and CPU time. By default, only the command name will be printed.

**Related Information**

```
Related attribute: source_verbose on page 171
```

```
General—Root Attributes
```
January 2019 172 Product Version 18.1

## source_verbose_proc

source_verbose_proc {false | true}

_Default_ : false

**Read-write** root attribute. Enables printing of the proc bodies in the script files to the
command file. This attribute is only taken into account if the source_verbose root attribute
was set to true. Because some of the procs can be very large, enabling this attribute can
result in a huge command file.

**Related Information**

## startup_license

startup_license _string_

**Read-only** root attribute. Returns the name of the primary license that was used to start the
tool.

**Example**

legacy_genus:/> get_attribute startup_license /
Genus_Synthesis

**Note:** This information is also printed in the beginning of the log file:

Checking out license: Genus_Synthesis

```
Affected by this attribute: source_verbose on page 171
```

```
General—Root Attributes
```
January 2019 173 Product Version 18.1

## statistics_db_file

statistics_db_file _file_

_Default_ : _current_directory_ / _run_id_ .stats_db

**Read-write** root attribute. Specifies the name of the database file being written out to save
the metrics data.

**Example**

set_attribute statistics_db_file ./output/sample.stats_db /

**Related Information**

## statistics_db_runtime

statistics_db_runtime _float_

**Read-only** root attribute. Returns the elapsed runtime used to compute the statistics and
write out the database file. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the ls command by default.

**Related Information**

```
Affects this command: statistics write
Related attributes: statistics_db_runtime on page 173
statistics_log_data on page 174
statistics_enable_power_report on page 174
statistics_run_description on page 175
statistics_run_id on page 176
```
```
Affected by this command: statistics
Related attributes: statistics_db_file on page 173
statistics_enable_power_report on page 174
statistics_log_data on page 174
statistics_run_description on page 175
statistics_run_id on page 176
```

```
General—Root Attributes
```
January 2019 174 Product Version 18.1

## statistics_enable_power_report

statistics_enable_power_report {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether to include the power metrics in the statistics
information for the design.

**Related Information**

## statistics_log_data

statistics_log_data {false | true}

_Default_ : false

**Read-write** root attribute. Controls tracking and generation of the QoR metrics at each
predefined (elaborate and synthesis) stage. By default, QoR metrics are not tracked or
generated at the predefined stages.

**Related Information**

```
Affects this command: statistics
Related attributes: statistics_db_file on page 173
statistics_db_runtime on page 173
statistics_log_data on page 174
statistics_run_description on page 175
statistics_run_id on page 176
```
```
Affects this command: statistics
Related attributes: statistics_db_file on page 173
statistics_db_runtime on page 173
statistics_enable_power_report on page 174
statistics_run_description on page 175
statistics_run_id on page 176
```

```
General—Root Attributes
```
January 2019 175 Product Version 18.1

## statistics_run_description

statistics_run_description _string_

_Default_ : ""

**Read-write** root attribute. Specifies the description for the run. This information is captured
along with the QoR metrics which makes it easier to compare multiple runs.

**Example**

set_attribute statistics_run_description "Medium effort run with no path \
segmentation mode for max delay" /

**Related Information**

```
Affects these commands: statistics read
statistics run_stage_ids
Related attributes: statistics_db_file on page 173
statistics_db_runtime on page 173
statistics_enable_power_report on page 174
statistics_log_data on page 174
statistics_run_id on page 176
```

```
General—Root Attributes
```
January 2019 176 Product Version 18.1

## statistics_run_id

statistics_run_id _string_

_Default_ : _design.date_time_stamp_

**Read-write** root attribute. Specifies the user-defined identification (ID) for the synthesis
run.

**Example**

set_attribute statistics_run_id generic_med_map_high /

**Related Information**

## stdout_log

stdout_log _log_file_name_

_Default_ : genus.log

**Read-write** root attribute. Specifies the log file name for the current session. All information
printed to standard out will be recorded in the specified log file. You can specify different log
files multiple times during one session, thereby recording information that begins from a
different part of the flow.

```
Affects these commands: statistics report
statistics run_stage_ids
Related attributes: statistics_db_file on page 173
statistics_db_runtime on page 173
statistics_enable_power_report on page 174
statistics_log_data on page 174
statistics_run_description on page 175
```

```
General—Root Attributes
```
January 2019 177 Product Version 18.1

## super_thread_batch_command

super_thread_batch_command { _queue_command_ }

_Default_ : bsub

**Read-write** root attribute. Specifies LSF or SGE commands to submit jobs to the queueing
system for super-threading. Use this attribute in conjunction with the
super_thread_kill_command attribute, which specifies LSF or SGE commands to
remove jobs from the queueing system.

Recommended settings are 'bsub -q -o /dev/null -J ' for LSF and 'qsub -q -b y -j y -o /dev/null'
for SGE.

**Examples**

■ The following example uses the SGE qsub command to submit the “RC_server” job to
the “lnx-penny” queue and specifies that no output file should be created. The
super_thread_kill_command attribute passes the qdel command to SGE to
appropriately remove the job after it has finished.
legacy_genus:/> set_attribute super_thread_batch_command \
{qsub -N RC_server -q lnx-penny -b y -j y -o /dev/null} /
legacy_genus:/> set_attribute super_thread_kill_command {qdel} /

■ The following example uses the LSF bsub command to submit the “RC_server” job to
the “lnx-penny” queue and specifies that no output file should be created. The
super_thread_kill_command attribute passes the bkill command to LSF to
appropriately remove the job after it has finished.
legacy_genus:/> set_attribute super_thread_batch_command \
{bsub -q lnx-penny -o /dev/null -J RC_server} /
legacy_genus:/> set_attribute super_thread_kill_command {bkill} /

```
Caution
Do not use the bsub options -I, -Ip, or -Is. The super-threading behavior
can become unpredictable with these LSF options.
```
**Related Information**

```
Related attributes: super_thread_debug_directory on page 178
super_thread_equivalent_licenses on page 178
super_thread_kill_command on page 180
```

```
General—Root Attributes
```
January 2019 178 Product Version 18.1

## super_thread_debug_directory

super_thread_debug_directory _directory_

**Read-write** root attribute. Facilitates debugging of super-threading related issues and
specifies the directory where super-thread data is to be saved for debugging purposes.

**Related Information**

## super_thread_equivalent_licenses

super_thread_equivalent_licenses _string_

_Default_ : GENUS_CPU_Opt Genus_Synthesis Virtuoso_Digital_Implem
Virtuoso_Digital_Implem_XL

**Read-write** root attribute. Specifies the order in which licenses can be checked out for
super-thread servers.

**Example**

set_attr super_thread_equivalent_licenses "Genus_Synthesis GENUS_CPU_Opt" /

```
super_thread_rsh_command on page 181
super_thread_servers on page 182
super_thread_status_command on page 183
```
```
Affects these commands: syn_generic
syn_map
syn_opt
Related attributes: super_thread_batch_command on page 177
super_thread_equivalent_licenses on page 178
super_thread_kill_command on page 180
super_thread_rsh_command on page 181
super_thread_servers on page 182
super_thread_status_command on page 183
```

```
General—Root Attributes
```
January 2019 179 Product Version 18.1

**Related Information**

```
Affects these commands: syn_generic
```
```
syn_map
syn_opt
Related attributes: super_thread_batch_command on page 177
super_thread_debug_directory on page 178
super_thread_kill_command on page 180
super_thread_rsh_command on page 181
super_thread_servers on page 182
super_thread_status_command on page 183
```

```
General—Root Attributes
```
## January 2019 6 Product Version 18.

## super_thread_kill_command

super_thread_kill_command { _queue_command_ }

_Default_ : bkill -s 9

**Read-write** root attribute. Specifies LSF or SGE commands to remove jobs from the
queueing system for super-threading. Use this attribute in conjunction with the
super_thread_batch_command attribute, which specifies LSF or SGE commands to
submit jobs to the queueing system.

**Examples**

■ The following example uses the LSF bsub command to submit the “RC_server” job to
the “lnx-penny” queue and specifies that no output file should be created. The
super_thread_kill_command attribute passes the bkill command to LSF to
appropriately remove the job after it has finished.
legacy_genus:/> set_attribute super_thread_batch_command \
{bsub -q lnx-penny -o /dev/null -J RC_server} /
legacy_genus:/> set_attribute super_thread_kill_command {bkill} /

■ The following example uses the SGE qsub command to submit the “RC_server” job to
the “lnx-penny” queue and specifies that no output file should be created. The
super_thread_kill_command attribute passes the qdel command to SGE to
appropriately remove the job after it has finished.
legacy_genus:/> set_attribute super_thread_batch_command \
{qsub -N RC_server -q lnx-penny -b y -j y -o /dev/null} /
legacy_genus:/> set_attribute super_thread_kill_command {qdel} /

**Related Information**

```
Related attributes: super_thread_batch_command on page 177
super_thread_debug_directory on page 178
super_thread_equivalent_licenses on page 178
super_thread_rsh_command on page 181
super_thread_servers on page 182
super_thread_status_command on page 183
```

```
General—Root Attributes
```
January 2019 181 Product Version 18.1

## super_thread_peak_memory

super_thread_peak_memory _real_

**Read-only** root attribute. Returns a conservative estimate of the total memory consumption
(in Mbytes) by the current session. The value is the sum of the peak memory used by the
foreground process and each of the super-threaded background processes. At any time, the
required memory will always be less than the value returned by this attribute for both
super-threading and non super-threading modes since the likelihood of the foreground
process and background processes being at their peak memory consumption would be quite
small.

**Related Information**

## super_thread_rsh_command

super_thread_rsh_command _command_

_Default_ : rsh

**Read-write** root attribute. Specifies the UNIX command to start a shell on another host.

For security reasons, some hosts do not allow you to use the rsh command (default) to
connect to them, but they may allow you to use ssh or another command.

**Related Information**

```
Related attribute: peak_memory on page 162
```
```
Related attributes: super_thread_batch_command on page 177
super_thread_debug_directory on page 178
super_thread_equivalent_licenses on page 178
super_thread_kill_command on page 180
super_thread_servers on page 182
super_thread_status_command on page 183
```

```
General—Root Attributes
```
January 2019 182 Product Version 18.1

## super_thread_servers

super_thread_servers { _machine_names_ [batch]}

**Read-write** root attribute. Specifies a list of machine names that should be used for
super-threading. Genus supports super-thread servers of different platform types.
Super-threading is the process of distributing work across multiple CPUs.

If you want to specify either the LSF or SGE queue managers, use the batch argument
instead of any machine name.

**Examples**

■ The following example illustrates Genus launching three processes on the current
machine for super-threading.
legacy_genus:/> set_attribute super_thread_servers { _localhost localhost
localhost_ } /
The runtime reduction using the super-threading feature is proportional to the number of
CPUs provided for synthesis.

■ The following example illustrates Genus launching two server processes on the machine
called linux33 and one process on sun42 and one process on a queue manager.
legacy_genus:/> set_attribute super_thread_servers {linux33 linux33 sun42
batch} /

**Related Information**

```
Related attributes: max_cpus_per_server on page 156
super_thread_batch_command on page 177
super_thread_debug_directory on page 178
super_thread_equivalent_licenses on page 178
super_thread_kill_command on page 180
super_thread_rsh_command on page 181
super_thread_status_command on page 183
```

```
General—Root Attributes
```
January 2019 183 Product Version 18.1

## super_thread_shell_command

super_thread_shell_command _string_

_Default_ : /bin/csh -f

**Read-write** root attribute. Specifies in which shell the background servers must be
launched during a super-threading session.

By default, the background servers will be launched in the c shell in a fast mode.

## super_thread_status_command

super_thread_status_command { _queue_command_ }

**Read-write** root attribute. Specifies the LSF or SGE command to check the status of the
batch jobs in the queueing system for super-threading.

**Example**

■ The following example uses the SGE qstat command to check the status of the jobs

```
set_attribute super_thread_status_command {qstat -f -j} /
```
■ The following example uses the LSF bjobs command to check the status of the jobs in
the queue.
set_attribute super_thread_status_command {bjobs -l} /

**Related Information**

```
Related attributes: super_thread_batch_command on page 177
super_thread_debug_directory on page 178
super_thread_equivalent_licenses on page 178
super_thread_kill_command on page 180
super_thread_rsh_command on page 181
super_thread_servers on page 182
```

```
General—Root Attributes
```
January 2019 184 Product Version 18.1

## tcl_partial_cmd_argument_matching

tcl_partial_cmd_argument_matching {quiet | warn | error}

_Default_ : quiet

**Read-write** root attribute. Specifies how to handle conflicts when a partial match of an
attribute name is specified with the get_db command. You can request to report a warning
or error, but by default no message is given.

## tcl_return_display_length_limit

tcl_return_display_length_limit _integer_

_Default_ : 4096

**Read-write** root attribute. Limits the string length of the command results printed by the Tcl
interpreter in Genus.

## tinfo_include_load

tinfo_include_load {false | true}

_Default_ : false

**Read-write** root attribute.Controls whether to include average system load information in
the output of the time_info command.

## tinfo_tstamp_file

tinfo_tstamp_file _file_

_Default_ : .rs.tstamp

**Read-write** root attribute. Specifies the file path of the time_info .tstamp file that saves
the runtime information reported by the time_info command.

## trigger_post_time_info

trigger_post_time_info _string_

**Read-write** root attribute. Specifies the list of procedures and arguments to execute after
the time_info command has been run.


```
General—Root Attributes
```
January 2019 185 Product Version 18.1

## write_db_auto_save_user_globals

write_db_auto_save_user_globals {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to save the user-specified Tcl variables in the
database when you issue the write_db command.


```
General—Design Attributes
```
January 2019 186 Product Version 18.1

## Design Attributes

Contain information about the specified design.

➤ To set a design attribute, type

```
set_attribute attribute_name attribute_value /designs/ design
or
set_attribute attribute_name attribute_value [find /des* -design name ]
```
➤ To get a design attribute value, type

```
get_attribute attribute_name design
```
## state

state {no_value | _state_ }

**Read-only** design attribute. Returns the state of the specified design. The attribute can
have the following values:

The attribute can have the following values:

```
generic Indicates that the design has been synthesized to generic
gates.
generic_placed Indicates that the design has been synthesized and placed
using generic gates.
hdl Indicates that the design has not been synthesized yet.
mapped Indicates that the design has been synthesized to mapped
gates.
mapped_placed Indicates that the design has been synthesized and placed with
mapped gates.
```

```
General—Design Attributes
```
January 2019 187 Product Version 18.1

**Examples**

■ The following example shows that the design test is unmapped:

```
...
legacy_genus:/> read_hdl MOD69.v
legacy_genus:/> elaborate
legacy_genus:/> get_attribute state [find. -design test]
hdl
```
■ The following example shows that the design top is mapped:

```
...
syn_map
legacy_genus:/> get_attribute state [find. -design top]
mapped
```

```
General—Message Attributes
```
January 2019 188 Product Version 18.1

## Message Attributes

Contain information about a message in Genus. This includes the information that is printed,
as well as the number of times the message has occurred or can be printed. Most message
attributes are read only.

➤ To set a message attribute, type

```
set_attribute attribute_name attribute_value /messages/*/ message_id
```
➤ To get a message attribute value, type

```
get_attribute attribute_name /messages/*/ message_id
```
## count

count _integer_

**Read-only** message attribute. Specifies the number of times the message has been issued.
The value of this attribute is larger than or equal to the value of the print_count attribute.

## help

help _string_

**Read-only** message attribute. Returns a more detailed explanation of the message or can
include help to debug the problem.

## help_always_visible

help_always_visible {false | true}

_Default_ : false

**Read-write** message attribute. When enabled, the help for the message will be shown each
time the message occurs. By default, the extended help is only shown the first time the
message occurs.

## id

id _integer_

**Read-only** message attribute. Returns the identification number of the message.


```
General—Message Attributes
```
January 2019 189 Product Version 18.1

## max_print

max_print {infinity | _integer_ }

_Default_ : inf (infinity)

**Read-write** message attribute. Specifies the maximum number of times a message can be
printed to the logifle _and_ the screen.

**Related Information**

## print_count

print_count _integer_

**Read-only** message attribute. Specifies the number of times the message has been printed
to the logfile _and_ the screen. The value of this attribute is smaller than or equal to the value
of the max_print attribute, and is also determined by the value of the
information_level attribute. The value of this attribute is smaller than or equal to the
value of the count attribute.

**Related Information**

## priority

priority _integer_

**Read-only** message attribute. Returns the priority of the message. If the priority of a
message is higher than the value of the information_level attribute, it will not be printed.

```
Related attribute: screen_max_print
```
```
Related attribute: screen_print_count
```

```
General—Message Attributes
```
January 2019 190 Product Version 18.1

## screen_max_print

screen_max_print {infinity | _integer_ }

_Default_ : inf (infinity)

**Read-write** message attribute. Specifies the maximum number of times this message can
be printed to the screen.The max_print message attribute takes precedence if its value is
smaller than the value of screen_max_print.

**Related Information**

## screen_print_count

screen_print_count _integer_

**Read-only** message attribute. Specifies the number of times the message has been printed
to the the screen. The value of this attribute is smaller than or equal to the value of the
screen_max_print attribute, and is also determined by the value of the
information_level attribute. The value of this attribute is smaller than or equal to the
value of the count attribute.

**Related Information**

## severity

severity {Info | Error | Warning}

**Read-write** message attribute. Returns the severity of the message. You can upgrade the
severity of a particular message. For example, you can change the severity of a message
from Warning to Error, but you cannot change the severity from Error to Info.

**Example**

The following example upgrades the severity of the DFM-200 message from Warning to Error:

legacy_genus:/messages/DFM> get_attribute severity DFM-200
Warning

legacy_genus:/messages/DFM> set_attribute severity Error DFM-200
Setting attribute of message ’DFM-200’: ’severity’ = Error

```
Related attribute: max_print
```
```
Related attribute: print_count
```

```
General—Message Attributes
```
January 2019 191 Product Version 18.1

## truncate

truncate {true | false}

_Default_ : true

**Read-write** message attribute. Limits messages in Genus to 4000 characters. All characters
after the 4000 character limit are truncated. To remove this limit, set the attribute to false.
However, this may dramatically increase the size of the log file.

## type

type _string_

**Read-only** message attribute. Returns a brief explanation for the message.


```
General—Attribute Attributes
```
January 2019 192 Product Version 18.1

## Attribute Attributes

Contain information about the attributes. These attributes are read-only attributes, so you
cannot set their values.

➤ To get an attribute attribute value, type

```
get_attribute attribute_name object_type / attribute
```
## additional_help

additional_help _string_

**Read-only** attribute attribute. Returns the additional help for the specified attribute.

**Note:** Most attributes have no additional help.

**Note:** For user-defined attributes, the attribute value corresponds to the value set with the
-more_help_string option of the define_attribute command.

**Example**

The following example shows the additional help for the encounter_executable root
attribute.

legacy_genus:/messages> get_attribute additional_help root/encounter_executable
The default search order is the 1) Innovus environment variable, 2) PATH environment
variable and 3) CDN_SYNTH_ROOT environment variable.

**Related Information**

## category

category _string_

**Read-only** attribute attribute. Returns the category that the specified attribute belongs
to. Categories group attributes that perform similar functions. For example, elab indicates
that the attribute is used during elaboration. All categories starting with lp_ indicate that
these attributes are used for low power.

**Note:** For user-defined attributes, the attribute value corresponds to the value set with the
-category option of the define_attribute command.

```
Related command: define_attribute
```

```
General—Attribute Attributes
```
January 2019 193 Product Version 18.1

**Example**

The following example indicates that the logic_abstract design attribute belongs to the
elab category.

legacy_genus:/designs> get_attribute category design/logic_abstract
elab

**Related Information**

## check_function

check_function _string_

**Read-only** attribute attribute. Returns the name of the Tcl proc that ensures that the
defined attribute is valid.

**Note:** This attribute applies only to user-defined attributes and its value corresponds to the
value set with the -check_function option of the define_attribute command.

**Example**

Assume you defined the test_check root attribute:

define_attribute test_check -obj_type root -data_type integer -category test \
-help_string "test check function" -check_function check_fxn

The following example returns the name of the check_function.

legacy_genus:/> get_attr check_function root/test_check
check_fxn

**Related Information**

```
Related command: define_attribute
```
```
Related command: define_attribute
```

```
General—Attribute Attributes
```
January 2019 194 Product Version 18.1

## compute_function

compute_function _string_

**Read-only** attribute attribute. Returns the name of the Tcl proc that computes the
attribute value.

**Note:** This attribute applies only to user-defined attributes and its value corresponds to the
value set with the -compute_function option of the define_attribute command.

**Example**

Assume you defined the test_compute root attribute:

define_attribute test_compute -obj_type root -data_type integer -category test \
-help_string "test compute function" -compute_function compute_fxn

The following example returns the name of the check_function.

legacy_genus:/> get_attr compute_function root/test_compute
compute_fxn

**Related Information**

## computed

computed {false | true}

_Default_ : false

**Read-only** attribute attribute. Indicates whether the value of the specified attribute is
computed.

**Note:** For user-defined attributes, the attribute value is true if the -computed_function
option of the define_attribute command was set.

**Example**

The following example indicates that the value of the area design attribute is computed.

legacy_genus:/designs> get_attribute computed design/area
true

**Related Information**

```
Related command: define_attribute
```
```
Related command: define_attribute
```

```
General—Attribute Attributes
```
January 2019 195 Product Version 18.1

## data_type

data_type _string_

**Read-only** attribute attribute. Returns the data type of the value of the specified attribute.
The data type can be boolean, fixed point, floating point number, integer, or string.

**Note:** For user-defined attributes, the value corresponds to the value set with the
-data_type option of the define_attribute command.

**Example**

The following example indicates that the data type of the area design attribute is a float with
double precision.

legacy_genus:/designs> get_attribute data_type design/area
double

**Related Information**

## default_value

default_value _string_

**Read-only** attribute attribute. Returns the default value of the specified attribute.

**Note:** For user-defined attributes, the value corresponds to the value set with the
-default_value option of the define_attribute command.

**Example**

The following example indicates that the area design attribute has no default.

legacy_genus:/designs> get_attribute default_value design/area
no_value

**Related Information**

```
Related command: define_attribute
```
```
Related command: define_attribute
```

```
General—Attribute Attributes
```
## January 2019 7 Product Version 18.

## help

help _string_

**Read-only** attribute attribute. Returns the help string you would see if you used the
get_attribute -h command for the specified attribute.

**Note:** For user-defined attributes, the value corresponds to the value set with the
-help_string option of the define_attribute command.

**Example**

The following command returns the help for the async_clear_phase libpin attribute.

legacy_genus:/designs> get_attribute help libpin/async_clear_phase
Sequential input asynchronous clear phase of libpin.

**Related Information**

## indices

indices _string_

**Read-only** attribute attribute. Returns the indices of this attribute.

## parent

parent _object_type_

**Read-only** attribute attribute. Returns the parent object_type of the attribute.

**Example**

The following example shows that the innovus_executable attribute is a root attribute,

genus@root:> get_db [get_db attributes */innovus_executable] .parent
root

## possible_values

possible_values _string_lists_

**Read-only** attribute attribute. Returns the possible values for the attribute.

```
Related command: define_attribute
```

```
General—Attribute Attributes
```
January 2019 197 Product Version 18.1

## set_function

set_function _string_

**Read-only** attribute attribute. Returns the name of the Tcl proc that allows to override
(set) a user-defined value.

**Note:** This attribute applies only to user-defined attributes and its value corresponds to the
value set with the -set_function option of the define_attribute command.

**Example**

Assume you defined the test_set root attribute:

define_attribute test_set -obj_type root -data_type integer \
-category test -help_string "test set function" -set_function set_fxn

The following example returns the name of the set_function.

legacy_genus:/> get_attr set_function root/test_set
set_fxn

**Related Information**

## settable

settable {false | true}

_Default_ : false

**Read-only** attribute attribute. Indicates whether the value of the specified attribute can
be set with the set_attribute command.

**Example**

The following example shows that you cannot set the value of the async_clear_phase
libpin attribute.

legacy_genus:/designs> get_attribute settable libpin/async_clear_phase
false

```
Related command: define_attribute
```

```
General—Attribute Attributes
```
January 2019 198 Product Version 18.1

## units

units _string_

**Read-only** attribute attribute. Returns the units of the value of the specified attribute.

**Note:** Most attributes have no units.


```
General—command Attributes
```
January 2019 199 Product Version 18.1

## command Attributes

## category

category _string_

**Read-only** command attribute. Returns the command category.

## help

help _string_

**Read-only** command attribute. Returns the command help.

## protected

protected { false | true}

_Default_ : false

**Read-only** command attribute. Indicates whether the command is hidden.

## tcl_defined

tcl_defined { false | true}

_Default_ : false

**Read-only** command attribute. Indicates whether the command is Tcl-defined.

## usage

usage _string_

**Read-only** command attribute. Returns the command usage or syntax.


```
General—command Attributes
```
January 2019 200 Product Version 18.1

## user_defined

user_defined {false | true}

_Default_ : false

**Read-only** command attribute. Indicates whether the command is user-defined.

## version

version _string_

**Read-only** command attribute. Returns the command version.


```
General—command_option Attributes
```
January 2019 201 Product Version 18.1

## command_option Attributes

## command

command _string_

**Read-only** command_option attribute. Returns the command to which this option belongs..

## data_type

data_type _string_

**Read-only** command_option attribute. Returns the data type to be used for this command
option. The data type can be boolean, fixed point, floating point number, integer, or string.

## help

help _string_

**Read-only** command_option attribute. Returns the command option help.

## is_list

is_list { false | true}

_Default_ : false

**Read-only** command_option attribute. Indicates whether the command option is a list.

## protected

protected { false | true}

_Default_ : false

**Read-only** command_option attribute. Indicates whether the command option is hidden.


```
General—command_option Attributes
```
January 2019 202 Product Version 18.1

## required

required { false | true}

**Read-only** command_option attribute. Indicates whether the command option is a required
option.

**Example**

The following example indicates that the height of floorplan is given in microns.

legacy_genus:/messages> get_attr units design/fplan_height
microns


January 2019 203 Product Version 18.1

# 3

## Flow Attributes

## List

**_flow Attributes_**

■ feature_values on page 207

■ features on page 207

■ owner on page 207

■ run_count on page 207

■ skip_metric on page 207

■ steps on page 208

■ tool on page 208

■ tool_options on page 208

**_flow_step Attributes_**

■ begin_tcl on page 209

■ body_tcl on page 209

■ categories on page 209

■ check_tcl on page 209

■ end_tcl on page 210

■ exclude_time_metric on page 210

■ feature_values on page 210

■ features on page 210

■ owner on page 210

■ run_count on page 211


```
Flow Attributes—List
```
January 2019 204 Product Version 18.1

■ skip_db on page 211

■ skip_metric on page 211

■ status on page 211

**_root attributes_**

■ design_flow_effort on page 212

■ flow_branch on page 212

■ flow_caller_data on page 212

■ flow_current on page 212

■ flow_db_directory on page 213

■ flow_error_errorinfo on page 213

■ flow_error_message on page 213

■ flow_error_write_db on page 213

■ flow_exit_when_done on page 213

■ flow_feature_values on page 214

■ flow_features on page 214

■ flow_footer_tcl on page 214

■ flow_header_tcl on page 214

■ flow_hier_path on page 214

■ flow_history on page 215

■ flow_init_footer_tcl on page 215

■ flow_init_header_tcl on page 215

■ flow_log_directory on page 215

■ flow_log_prefix_generator on page 216

■ flow_mail_on_error on page 216

■ flow_mail_to on page 217

■ flow_metrics_file on page 217


```
Flow Attributes—List
```
January 2019 205 Product Version 18.1

■ flow_metrics_snapshot_parent_uuid on page 217

■ flow_metrics_snapshot_uuid on page 217

■ flow_overwrite_db on page 218

■ flow_plugin_names on page 218

■ flow_plugin_steps on page 219

■ flow_remark on page 219

■ flow_report_directory on page 219

■ flow_reset_time_after_flow_init on page 219

■ flow_run_tag on page 219

■ flow_schedule on page 219

■ flow_starting_db on page 220

■ flow_status_file on page 220

■ flow_step_begin_tcl on page 220

■ flow_step_canonical_current on page 220

■ flow_step_check_tcl on page 221\

■ flow_step_current on page 221

■ flow_step_end_tcl on page 221

■ flow_step_last on page 221

■ flow_step_last_msg on page 221

■ flow_step_last_status on page 221

■ flow_step_next on page 221

■ flow_steps on page 222

■ flow_summary_tcl on page 222

■ flow_template_feature_definition on page 222

■ flow_template_type on page 222

■ flow_template_version on page 222

■ flow_user_templates on page 222


```
Flow Attributes—List
```
January 2019 206 Product Version 18.1

■ flow_verbose on page 223

■ flow_working_directory on page 223

■ flows on page 223


```
Flow Attributes—flow Attributes
```
January 2019 207 Product Version 18.1

## flow Attributes

## feature_values

feature_values _string_

**Read-write** flow attribute. Specifies the feature values for instances of this flow.

## features

features _string_

**Read-write** flow attribute. Specifies the features defined for this flow

## owner

owner _string_

**Read-write** flow attribute. Specifies the owner of this flow.

## run_count

run_count _string_

_Default:_ 0

**Read-write** flow attribute. Specifies the number of times this flow has been run.

## skip_metric

skip_metric {false | true}

_Default:_ false

**Read-write** flow attribute. Skips generating a metric snapshot for the flow. By default, a
snaphot is generated.


```
Flow Attributes—flow Attributes
```
January 2019 208 Product Version 18.1

## steps

steps _string_

**Read-write** flow attribute. Specifies the steps to run in this flow. This value can also be set
by the create_flow command.

**Related Information**

## tool

tool _string_

**Read-write** flow attribute.Specifies the tool to use for this flow. This value can also be set
by the -tool option of the create_flow command.

**Related Information**

## tool_options

tool_options _string_

**Read-write** flow attribute. Specifies the tool options to use for this flow. This value can also
be set by the -tool_options option of the create_flow command.

**Related Information**

Related command: create_flow

Related command: create_flow

Related command: create_flow


```
Flow Attributes—flow_step Attributes
```
## January 2019 8 Product Version 18.

## flow_step Attributes

## begin_tcl

begin_tcl _string_

**Read-write** flow_step attribute. Specifies a block of Tcl to run at the start of the step. This
value can also be set by the -begin option of the create_flow_step command.

**Related Information**

## body_tcl

body_tcl _string_

**Read-write** flow_step attribute. Specifies the body of the step. This value can also be set
by the create_flow_step command.

**Related Information**

## categories

categories _string_

**Read-write** flow_step attribute. Specifies the metric categories tp calculate for this step.

**Related Information**

## check_tcl

check_tcl _string_

**Read-write** flow_step attribute. Specifies the procedure to run to check the flow step. This
value can also be set by the -proc option of the check_flow command.

Related command: create_flow_step

Related command: create_flow_step

Related command: create_flow_step


```
Flow Attributes—flow_step Attributes
```
January 2019 210 Product Version 18.1

**Related Information**

## end_tcl

end_tcl _string_

**Read-write** flow_step attribute. Specifies a block of Tcl to run at the end of the step.

## exclude_time_metric

exclude_time_metric {false | true}

_Default:_ false

**Read-write** flow_step attribute. Controls whether to include cpu and wall time in the parent
steps.

## feature_values

feature_values _string_

**Read-write** flow_step attribute. Specifies the feature values for instances of this flow step.

## features

features _string_

**Read-write** flow_step attribute. Specifies the features defined for this flow step.

## owner

owner _string_

**Read-write** flow_step attribute. Specifies the owner of this flow step.

Related command: create_flow_step


```
Flow Attributes—flow_step Attributes
```
January 2019 211 Product Version 18.1

## run_count

run_count

_Default:_ 0

**Read-write** flow_step attribute. Specifies the number of times this flow step has been run.

## skip_db

skip_db {true | false}

_Default:_ true

**Read-write** flow_step attribute. Prevents that a db is saved when the flow step is
complete. By default, every step saves a db once completed, if possible

## skip_metric

skip_metric {false | true}

_Default:_ false

**Read-write** flow_step attribute. Skips generating metrics when the step is complete. By
default, every step saves the design and runs metrics when completed.

## status

status _string_

_Default:_ not_run

**Read-write** flow_step attribute. Specifies the status of the flow step. This value can be set
by the -init_state option of the write_flow command.

**Related Information**

Related command: write_flow


```
Flow Attributes—root attributes
```
January 2019 212 Product Version 18.1

## root attributes

## design_flow_effort

design_flow_effort {standard | express | extreme}

_Default:_ standard

**Read-write** root attribute. Specifies the flow effort level.

## flow_branch

flow_branch _string_

**Read-write** root attribute. Specifies the branch run for this hierarchical flow. The value can
be set through the -branch option of the schedule_flow command.

**Related Information**

## flow_caller_data

flow_caller_data _string_

**Read-write** root attribute. Specifies the data used by the caller of the tool to identify the
flow.

## flow_current

flow_current _string_

**Read-write** root attribute. Specifies the name of the flow to be run by default. The value can
be set through the -flow option of the run_flow command

**Related Information**

Related command: schedule_flow

Related command: run_flow


```
Flow Attributes—root attributes
```
January 2019 213 Product Version 18.1

## flow_db_directory

flow_db_directory _string_

_Default:_ dbs

**Read-write** root attribute. Specifies the directory where the store the results databases.

## flow_error_errorinfo

flow_error_errorinfo _string_

**Read-write** root attribute. Specifies the TCL error stack in the error database.

## flow_error_message

flow_error_message _string_

**Read-write** root attribute. Specifies the TCL error message in the error database.

## flow_error_write_db

flow_error_write_db {true | false}

_Default:_ true

**Read-write** root attribute. Writes a database when an error occurs in a flow step.

## flow_exit_when_done

flow_exit_when_done {false | true}

_Default:_ false

**Read-write** root attribute. Specifies whether to exit the tool after running the final step in
the flow.


```
Flow Attributes—root attributes
```
January 2019 214 Product Version 18.1

## flow_feature_values

flow_feature_values _string_

_Default:_ false

**Read-write** root attribute. Specifies the global feature settings.

## flow_features

flow_features _string_

_Default:_ false

**Read-write** root attribute. Specifies the global feature settings.

## flow_footer_tcl

flow_footer_tcl _string_

**Read-write** root attribute. Specifies a block of Tcl to run when a flow ends.

## flow_header_tcl

flow_header_tcl _string_

**Read-write** root attribute. Specifies a block of Tcl to run when a flow starts.

## flow_hier_path

flow_hier_path _string_

**Read-write** root attribute. Displays the path of the current flow within the flow hierarchy.


```
Flow Attributes—root attributes
```
January 2019 215 Product Version 18.1

## flow_history

flow_history _string_

**Read-write** root attribute. Contains the complete flow run history. This attribute is updated
by the report_flow command.

**Related Information**

## flow_init_footer_tcl

flow_init_footer_tcl _string_

**Read-write** root attribute. Specifies the Tcl script to run at the end of init_flow.

## flow_init_header_tcl

flow_init_header_tcl _string_

**Read-write** root attribute. Specifies the Tcl script to run as part of init_flow before the
database is loaded.

## flow_log_directory

flow_log_directory _string_

_Default:_ logs

**Read-write** root attribute. Specifies the directory where the log files are stored.

Related command: report_flow


```
Flow Attributes—root attributes
```
January 2019 216 Product Version 18.1

## flow_log_prefix_generator

flow_log_prefix_generator _string_

_Default:_

set logPrefix $start_step
# Work out the subset of steps we are running
set startPath [split $start_step "."]
set endPath [split $end_step "."]
for {set i 0} {$i < [llength $startPath]} {incr i} {
if {[lindex $startPath $i] ne [lindex $endPath $i]}
{ if {$subflow_start_step && $subflow_end_step} {
set logPrefix [join [lrange $startPath 0 [expr $i - 1]] "."]
} else {
set logPrefix $start_step
if {$i < [llength $endPath]} {
set logPrefix "${logPrefix}-[join [lrange $endPath $i end] "."]"
}
}
break
}
}
# Add the branch name
if {$branch ne {}} {
if {$logPrefix eq {}} {
set logPrefix $branch
} else {
set logPrefix "$branch.$logPrefix"
}
}
# Add the top-level flow to the prefix
if {$logPrefix eq {}} {
set logPrefix [string range $flow 5 end]
} else {
set logPrefix "[string range $flow 5 end].$logPrefix"
}
# Fall back to tool name
if {$logPrefix eq {}} {
set logPrefix $tool
}
# Add the flow log directory
set logPrefix [file join $flow_log_directory $logPrefix]
return $logPrefix

**Read-write** root attribute. Specifies the Tcl script to create log filenames in the flowtool.

## flow_mail_on_error

flow_mail_on_error {false | true}

_Default:_ false

**Read-write** root attribute. Indicates whether to send email to the address specified in the
flow_mail_to attribute when an error is detected.


```
Flow Attributes—root attributes
```
## January 2019 9 Product Version 18.

**Related Information**

## flow_mail_to

flow_mail_to _string_

**Read-write** root attribute. Specifies the email address where to sent results.

**Related Information**

## flow_metrics_file

flow_metrics_file _string_

**Read-write** root attribute. Specifies the file to which the metrics results must be written.

## flow_metrics_snapshot_parent_uuid

flow_metrics_snapshot_parent_uuid _string_

**Read-write** root attribute. Specifies the snapshot uuid to which the results from this flow
will be appended.

**Related Information**

## flow_metrics_snapshot_uuid

flow_metrics_snapshot_uuid _string_

**Read-write** root attribute. Specifies the snapshot uuid of the most recent flow step
executed.

Related command: report_flow

Related attribute: flow_mail_to on page 217

Related command: report_flow

Related attribute: flow_mail_on_error on page 216

Related command: run_flow


```
Flow Attributes—root attributes
```
January 2019 218 Product Version 18.1

**Related Information**

## flow_overwrite_db

flow_overwrite_db {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether to overwrite exisiting databases when saving.

## flow_plugin_names

flow_plugin_names _string_

_Default:_ Cadence.plugin.place.pre Cadence.plugin.place.post
Cadence.plugin.prects.pre Cadence.plugin.prects.exp.mbff
Cadence.plugin.prects.post Cadence.plugin.cts.pre
Cadence.plugin.cts.post Cadence.plugin.postcts.pre
Cadence.plugin.postcts.post Cadence.plugin.postcts.hold.pre
Cadence.plugin.postcts.hold.post Cadence.plugin.route.pre
Cadence.plugin.route.trackopt.pre
Cadence.plugin.route.trackopt.hold.pre
Cadence.plugin.route.trackopt.hold.post
Cadence.plugin.route.trackopt.post Cadence.plugin.route.post
Cadence.plugin.postroute.pre Cadence.plugin.postroute.hold.pre
Cadence.plugin.postroute.hold.post
Cadence.plugin.postroute.eco_route.pre
Cadence.plugin.postroute.eco_route.post
Cadence.plugin.postroute.recovery.pre
Cadence.plugin.postroute.recovery.hold.pre
Cadence.plugin.postroute.recovery.hold.post
Cadence.plugin.postroute.recovery.eco_route.pre
Cadence.plugin.postroute.recovery.eco_route.post
Cadence.plugin.postroute.recovery.post
Cadence.plugin.postroute.post Cadence.plugin.flowkit.snapshot
Cadence.plugin.flowkit.read_db.pre
Cadence.plugin.flowkit.read_db.post Cadence.plugin.flowkit.flow.pre
Cadence.plugin.flowkit.flow.post

**Read-write** root attribute. Displays the names of all the internal plugin points.

Related command: run_flow


```
Flow Attributes—root attributes
```
January 2019 219 Product Version 18.1

## flow_plugin_steps

flow_plugin_steps _string_

**Read-write** root attribute. Displays the list of plugin steps that have been added through
edit_flow.

## flow_remark

flow_remark _string_

_Default:_ no_value

**Read-write** root attribute. Specifies the remarks from the last loaded flow.yaml file.

## flow_report_directory

flow_report_directory _string_

_Default:_ reports

**Read-write** root attribute. Specifies the directory where to write the reports.

## flow_reset_time_after_flow_init

flow_reset_time_after_flow_init {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to reset timing values after initializing the flow.

## flow_run_tag

flow_run_tag _string_

**Read-write** root attribute. Specifies the tags for the particular flow run.

## flow_schedule

flow_schedule _string_

**Read-write** root attribute. Specifies the flow (and its details) to be run after the current flow
completes.


```
Flow Attributes—root attributes
```
January 2019 220 Product Version 18.1

**Related Information**

## flow_starting_db

flow_starting_db _string_

**Read-write** root attribute. Specifies with which database to start the flow. The value can be
set by the -db option of the schedule_flow command.

**Related Information**

## flow_status_file

flow_status_file _string_

**Read-write** root attribute. Specifies the file to which to write the status of the flow. This
attribute can be set by the -filename option of the write_flow command.

**Related Information**

## flow_step_begin_tcl

flow_step_begin_tcl _string_

**Read-write** root attribute. Specifies a block of Tcl to be run at the start of each step.

## flow_step_canonical_current

flow_step_canonical_current _string_

**Read-write** root attribute. Specifies the full path to the flow_step to uniquely identy the
flow_step when several flows are present.

Related command: schedule_flow

Related command: schedule_flow

Related command: write_flow


```
Flow Attributes—root attributes
```
January 2019 221 Product Version 18.1

## flow_step_check_tcl

flow_step_check_tcl _string_

**Read-write** root attribute. Specifies the block of Tcl to check the steps.

## flow_step_current

flow_step_current _string_

**Read-write** root attribute. Returns the step that is currently run.

## flow_step_end_tcl

flow_step_end_tcl _string_

**Read-write** root attribute. Specifies a block of Tcl to be run at the end of each step.

## flow_step_last

flow_step_last _string_

**Read-write** root attribute. Returns the last step that was run.

## flow_step_last_msg

flow_step_last_msg _string_

**Read-write** root attribute. Returns the message that was provided for the last step that was
run.

## flow_step_last_status

flow_step_last_status _string_

**Read-write** root attribute. Retruns the status for the last flow step that was run.

## flow_step_next

flow_step_next _string_

**Read-write** root attribute. Returns the next flow step to run in the flow.


```
Flow Attributes—root attributes
```
January 2019 222 Product Version 18.1

## flow_steps

flow_steps _list_of_flow_steps_

**Read-only** root attribute. Returns a list of the flow steps.

## flow_summary_tcl

flow_summary_tcl _string_

**Read-write** root attribute. Specifies the Tcl script to run to create the summary at the end
of the run_flow command.

## flow_template_feature_definition

flow_template_feature_definition _string_

**Read-write** root attribute. Specifies the features list and the status of the current template.

## flow_template_type

flow_template_type _string_

**Read-write** root attribute. Specifies the type of template that is run.

## flow_template_version

flow_template_version {false | true}

_Default:_ false

**Read-write** root attribute. Specifies the version of template that is run.

## flow_user_templates

flow_user_templates _string_

**Read-write** root attribute. Contains the flow user template definitions.


```
Flow Attributes—root attributes
```
January 2019 223 Product Version 18.1

## flow_verbose

flow_verbose {true | false}

_Default:_ true

**Read-write** root attribute. Controls printing of the run information in the log file.

## flow_working_directory

flow_working_directory _string_

**Read-write** root attribute. Specifies the directory where the flow is being run.

## flows

flows _list_of_flows_

**Read-only** root attribute. Returns a list of all flow objects.


```
Flow Attributes—root attributes
```
January 2019 224 Product Version 18.1


January 2019 225 Product Version 18.1

# 4

## GUI

```
Important
```
```
Most of the GUI attributes are available in both the new GUI and legacy GUI. A note
was added for attributes that only apply to the legacy GUI.
```
**_Root Attributes_**

■ gui_auto_update on page 226

■ gui_enabled on page 226

■ gui_hv_phys_threshold on page 226

■ gui_hv_threshold on page 227

■ gui_sv_threshold on page 227

■ gui_sv_update on page 227

■ gui_visible on page 228

■ win_fp_inst_threshold on page 228


```
GUI—Root Attributes
```
## January 2019 10 Product Version 18.

## Root Attributes

Contain information about all loaded designs. The root object is identified by a forward slash
(/).

➤ To set a root attribute, type

```
set_attribute attribute_name attribute_value /
```
➤ To get a root attribute value, type

```
get_attribute attribute_name /
```
## gui_auto_update

gui_auto_update {true | false}

_Default:_ true

**Read-write** root attribute. Indicates whether the GUI should be automatically updated.

**Note:** This attribute is only available in the legacy GUI.

## gui_enabled

gui_enabled {false | true}

**Read-only** root attribute. Indicates whether the tool was started in GUI mode.

**Related Information**

## gui_hv_phys_threshold

gui_hv_phys_threshold _integer_

_Default:_ 10

**Read-write** root attribute. Specifies the number of instances that a hierarchical instance
should have to be highlighted in the Physical Viewer when you select the _Highlight Physical_
command. If the number of instances in a hierarchical instance is below the threshold, the
hierarchical instance is not highlighted.

**Note:** This attribute is only available in the legacy GUI.

```
Set by this command: genus -legacy_ui
```

```
GUI—Root Attributes
```
January 2019 227 Product Version 18.1

## gui_hv_threshold

gui_hv_threshold _integer_

_Default:_ 50

**Read-write** root attribute. Sets the threshold for the number of objects that is listed for each
hierarchy level in the hierarchy viewer. If the number of objects for a given hierarchy level
exceeds the threshold, the list is truncated.

**Note:** This attribute is only available in the legacy GUI.

## gui_sv_threshold

gui_sv_threshold _integer_

_Default:_ 2000

**Read-write** root attribute. Sets the threshold for the number of instances that can be
displayed in the current hierarchy level. If the number of instances in the current hierarchy
level exceeds the threshold, the display mode for the Schematic Viewer is set to manual
mode. This implies that the value of the gui_sv_update attribute is set to manual, even if
the attribute was set to auto.

## gui_sv_update

gui_sv_update {manual | auto}

_Default:_ manual

**Read-write** root attribute. Controls the display mode for the Schematic Viewer.

If the attribute is set to auto, you can display the schematic of an instance by double-clicking

■ The left or middle mouse button on the instance in the Hierarchy Viewer

■ The left mouse button on the instance in the Schematic Viewer

If the attribute is set to manual, you can display the schematic of an instance by selecting the
instance in

■ The Hierarchy Viewer and selecting the _Open in – Schematic Viewer (main)_
command from the context menu

■ The main Schematic Viewer and selecting the _Open in – Schematic Viewer (new)_
command from the context menu


```
GUI—Root Attributes
```
January 2019 228 Product Version 18.1

**Related Information**

## gui_visible

gui_visible {false | true}

_Default:_ false

**Read-only** root attribute. Indicates whether the GUI is currently visible.

By default, the tool is started in GUI mode (unless you started with the -nogui option).
However, the GUI is only visible by entering the gui_raise or gui_show command.

Before you use the gui_raise or gui_show commands, this attribute will return false.
After you use either of these commands, the attribute returns true.

## win_fp_inst_threshold

win_fp_inst_threshold _integer_

_Default:_ 1000

**Read-only** root attribute. Specifies the maximum number of instances the modules can
contain for automatic floorplanning.

```
Affected by this attribute: gui_sv_threshold on page 227
```

January 2019 229 Product Version 18.1

# 5

## ChipWare

## List

**_Root attributes_**

■ cwd_setup_file on page 232

**_hdl_arch Attributes_**

■ location on page 233

**_hdl_bind Attributes_**

■ avoid on page 234

■ constraint on page 234

■ operator on page 234

■ param_association on page 235

■ pin_association on page 235

■ priority on page 235

■ unbound_oper_pin on page 236

**_hdl_comp Attributes_**

■ avoid on page 237

■ designware_compatibility on page 238

■ location on page 238

■ obsolete on page 238

■ parameters on page 239

■ pins on page 239


```
ChipWare—List
```
January 2019 230 Product Version 18.1

■ report_as_datapath on page 239

■ sim_model on page 240

**_hdl_impl Attributes_**

■ avoid on page 241

■ language on page 241

■ legal on page 241

■ location on page 242

■ obsolete on page 242

■ pre_elab_script on page 243

■ preserve_techelts on page 244

■ priority on page 244

■ technology on page 245

**_hdl_inst Attributes_**

■ preferred_impl on page 246

**_hdl_label Attributes_**

■ preferred_comp on page 248

■ preferred_impl on page 249

**_hdl_lib Attributes_**

■ avoid on page 250

**_hdl_oper Attributes_**

■ signed on page 251

**_hdl_param Attribute_**

■ current_value on page 252

■ hdl_parameter on page 252


```
ChipWare—List
```
January 2019 231 Product Version 18.1

■ formula on page 253

**_hdl_pin Attributes_**

■ bit_width on page 254

■ direction on page 254

■ permutable_group on page 254

■ signed on page 254

**_Subdesign Attributes_**

■ candidate_impls on page 256

■ selected_impl on page 257

■ speed_grade on page 257

■ sub_arch on page 258

■ user_speed_grade on page 258

■ user_sub_arch on page 259


```
ChipWare—Root attributes
```
January 2019 232 Product Version 18.1

## Root attributes

Contain information about all loaded designs. The root object is identified by a forward slash
(/).

➤ To set a root attribute, type

```
set_attribute attribute_name attribute_value /
```
➤ To get a root attribute value, type

```
get_attribute attribute_name /
```
## cwd_setup_file

cwd_setup_file _string_

**Read-write** root attribute. Specifies the setup file that contains the commands for the
ChipWare Developer flow.

ChipWare Developer enables you to add user_defined ChipWare components and
user-defined implementations of tool-defined ChipWare components. The commands to set
up the ChipWare Developer flow must be specified in the setup file. Genus automatically
sources this file to set up the necessary infrastructure. This is required to correctly pass the
information to the super-thread servers.


```
ChipWare—hdl_arch Attributes
```
January 2019 233 Product Version 18.1

## hdl_arch Attributes

Contain information about user-defined modules (or entities).

➤ To set an hdl_arch attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_arch name ]
```
➤ To get a an hdl_arch attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_arch name ]
```
## location

location _pathname_

**Read-only** hdl_arch attribute. Returns the name and physical location of the source file
that contains the specified entity (in VHDL) or module (in Verilog).

**Note:** This attribute is supported only in the RTL flow.

**Example**

The following example returns the source Verilog file for module top:

legacy_genus:/> get_attribute location /hdl_libraries/default/architectures/top

**Related Information**

```
Related attributes: (hdl_comp) location on page 238
(hdl_impl) location on page 242
```

```
ChipWare—hdl_bind Attributes
```
January 2019 234 Product Version 18.1

## hdl_bind Attributes

Contain information about binding within the ChipWare Developer framework.

➤ To set an hdl_bind attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_bind name ]
```
➤ To get a an hdl_bind attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_bind name ]
```
## avoid

avoid {false | true}

_Default_ : false

**Read-write** hdl_bind attribute. Determines whether the specified binding should be used
during elaboration.

**Related Information**

## constraint

constraint _constraint_setting_

**Read-write** hdl_bind attribute. Specifies the constraint setting, which is a set of
conditions that must be satisfied to make the specified binding valid during elaboration.

## operator

operator _operator_name_

**Read-only** hdl_bind attribute. Returns the name of the synthetic operator to which the
specified binding applies.

```
Related attributes: (hdl_comp) avoid on page 237
(hdl_impl) avoid on page 241
(hdl_lib) avoid on page 250
(libcell) avoid on page 304
```

```
ChipWare—hdl_bind Attributes
```
January 2019 235 Product Version 18.1

## param_association

param_association _string_

**Read-write** hdl_bind attribute. Specifies the method to compute values for parameters
of the component. The parameter values can be obtained either from

■ Input pins of the synthetic operator that are driven by constant values in the HDL
subprogram

■ Constant values

## pin_association

pin_association _string_

**Read-write** hdl_bind attribute. Specifies how pins of the specified component are to be
mapped. They can be mapped either through:

■ Pins of the synthetic operator

■ Constant values

## priority

priority _integer_

**Read-write** hdl_bind attribute. Specifies an integer representing the priority of the
binding among all the valid bindings of the specified synthetic operator. The highest value
indicates the highest priority.

**Related Information**

```
Related attributes: (hdl_impl) priority on page 244
```

```
ChipWare—hdl_bind Attributes
```
January 2019 236 Product Version 18.1

## unbound_oper_pin

unbound_oper_pin _unbound_setting_

**Read-write** hdl_bind attribute. Specifies the unbound setting. The unbound setting is a
set of constant values that can be given to the input pins of the synthetic operator. The input
pins cannot already be mapped to signals in an HDL subprogram that specifies the synthetic
operator through the map_to_operator pragma.


```
ChipWare—hdl_comp Attributes
```
January 2019 237 Product Version 18.1

## hdl_comp Attributes

Contain information about ChipWare components.

➤ To set an hdl_comp attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_comp name ]
```
➤ To get a an hdl_comp attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_comp name ]
```
## avoid

avoid {false | true}

_Default_ : false

**Read-write** hdl_comp attribute. Determines whether a particular ChipWare component
from the specified library should be used during elaboration.

**Example**

The following example specifies that the CW_add component should not be used during
elaboration:

legacy_genus:/> set_attribute avoid true /hdl_libraries/CW/components/CW_add

**Related Information**

```
Related attributes: (hdl_bind) avoid on page 234
(hdl_impl) avoid on page 241
(hdl_lib) avoid on page 250
(libcell) avoid on page 304
```

```
ChipWare—hdl_comp Attributes
```
January 2019 238 Product Version 18.1

## designware_compatibility

designware_compatibility {false | true}

**Read-write** hdl_comp attribute. Indicates whether the component is compatible with an
existing DesignWare component. When false, the component has no corresponding
DesignWare counterpart. When true, the component is compatible with an existing
DesignWare component. When you use such a component the tool prints message
CDFG-820 to the log file to point out that while the features and functions are compatible they
cannot be guaranteed to be exactly implementation-equivalent. It is your responsibility to
verify if the specific Cadence implementation matches your requirements.

## location

location _pathname_

**Read-write** hdl_comp attribute. Specifies the physical location of the source file that
contains the VHDL entity declaration for the specified component.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

## obsolete

obsolete {false | true}

_Default_ : false

**Read-write** hdl_comp attribute. Indicates whether the specified ChipWare component will
be obsolete. If the attribute returns a value of true, you should replace the component with
a comparable one that will not be obsoleted.

**Related Information**

```
Related attributes: (hdl_arch) location on page 233
(hdl_impl) location on page 242
```
```
Related attribute: (hdl_impl) obsolete on page 242
```

```
ChipWare—hdl_comp Attributes
```
January 2019 239 Product Version 18.1

## parameters

parameters _string_

**Read-only** hdl_comp attribute. Returns an ordered list of all parameters of the specified
ChipWare component.

**Note:** Do not confuse this attribute with the parameters branch of vdir objects attached to the
hdl_comp object. Under that branch, each parameter is represented by its own hdl_param
object.

**Related Information**

## pins

pins _pin_list_

**Read-only** hdl_comp attribute. Returns an ordered list of all pins of the specified ChipWare
component.

**Note:** Do not confuse this attribute with the pins branch of vdir objects attached to this
hdl_comp object. Under that branch, each pin is represented by its own hdl_pin object.

**Related Information**

## report_as_datapath

report_as_datapath {false | true}

_Default_ : false

**Read-write** hdl_comp attribute. When set to true, the ChipWare component represented
by this hdl_comp attribute is considered a datapath component, and it will be included in the
datapath report generated by the report datapath command.

If this attribute is set to false, then this ChipWare component will not be included in the
datapath report.

Regarding ChipWare components, this attribute is set to true by default for datapath
components and set to false by default for other components.

```
Related attribute: (hdl_arch) parameters on page 530
```
```
Related attribute: (hdl_arch) parameters on page 530
```

```
ChipWare—hdl_comp Attributes
```
January 2019 240 Product Version 18.1

## sim_model

sim_model **{{** _hdl_format list_of_unix_paths_ **}** ... **}**

**Read-write** hdl_comp attribute. Specifies the UNIX location of the simulation model for the
specified ChipWare component. This attribute takes a Tcl list of Tcl lists: each sub-list
represents a simulation model of the ChipWare component and a pair of strings in the
following format:

{ _hdl_format list_of_unix_paths_ }

The possible values for _hdl_format_ are:

■ v1995 (for Verilog-1995 simulation models)

■ v2001 (for Verilog-2001 simulation models)

■ sv (for SystemVerilog simulation models)

■ vhdl1987 (for VHDL-1987 simulation models)

■ vhdl1993 (for VHDL-1993 simulation models)

The _list_of_paths_ is a UNIX path pointing to the simulation model. If it is a relative path,
the hdl_search_path attribute can help identify its actual location.

**Examples**

If the simulation model is not hierarchical, the sim_model attribute values can look like the
following example:

{ { v1995 $path/CW_complete.v } \
{ v2001 $path/CW_complete.v } \
{ vhdl1987 $path/CW_complete.vhdl } \
{ vhdl1993 $path/CW_complete.vhdl } }

If the simulation model is hierarchical, the sim_model attribute values can look like the
following example:

{ { v1995 { $path/CW_top.v $path/CW_leaf.v } } \
{ v2001 { $path/CW_top.v $path/CW_leaf.v } } \
{ vhdl1987 { $path/CW_top.vhdl $path/CW_leaf.vhdl}}\
{ vhdl1993 { $path/CW_top.vhdl $path/CW_leaf.vhdl}}}

**Related Information**

```
Affects this command: elaborate
```

```
ChipWare—hdl_impl Attributes
```
## January 2019 11 Product Version 18.

## hdl_impl Attributes

Contain information about implementation within the ChipWare Developer framework.

➤ To set an hdl_impl attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_impl name ]
```
➤ To get a an hdl_impl attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_impl name ]
```
## avoid

avoid {false | true}

_Default_ : false

**Read-write** hdl_impl attribute. Specifies whether a particular architecture of a specific
ChipWare component should be used during elaboration.

**Related Information**

## language

language {v1995 | v2001 | vhdl87 | vhdl93}

**Read-write** hdl_impl attribute. Returns the HDL language version in which the RTL code
for the specified architecture was written.

## legal

legal _formula_

**Read-write** hdl_impl attribute. Specifies a formula, in Tcl, to determine the legality of the
specified implementation. The criteria is usually based on the bit-width of input/output signals.

```
Related attributes: (hdl_bind) avoid on page 234
(hdl_comp) avoid on page 237
(hdl_lib) avoid on page 250
(libcell) avoid on page 304
```

```
ChipWare—hdl_impl Attributes
```
January 2019 242 Product Version 18.1

## location

location _pathname_

**Read-write** hdl_impl attribute. Specifies the physical location of the source file containing
the RTL code of the specified component implementation. If the source file is Verilog, it
specifies the location of the entire synthesis model. If the source file is in VHDL, it specifies
the location of the VHDL architecture.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

## obsolete

obsolete {false | true}

**Read-write** hdl_impl attribute. Indicates whether the implementation (architecture) of the
specified ChipWare component will be obsoleted. If this attribute returns a value of true, you
should replace the implementation with a comparable one that will not be obsoleted.

**Related Information**

```
Related attributes: (hdl_arch) location on page 233
(hdl_comp) location on page 238
```
```
Related attribute: (hdl_comp) obsolete on page 238
```

```
ChipWare—hdl_impl Attributes
```
January 2019 243 Product Version 18.1

## pre_elab_script

pre_elab_script { _UNIX_path_ }

**Read-write** hdl_impl attribute. Specifies the UNIX path that contains the pre-elaboration
script. Each CWD synthesis model can be accompanied by a "pre-elaboration script". When
this synthesis model is to be used to implement something, this script is sourced after its HDL
code is parsed, but before its HDL code is elaborated (hence the name).

A pre-elaboration script is exercised on an hdl_arch object.

**Example**

The following example specifies the preferred component and implementations of the HDL
operators and CWD instantiation in a module:

assert [string equal [pwd] /hdl_libraries/default/architectures/my_mult(booth)]
set_attribute preferred_impl cla instances/INST_W*
set_attribute preferred_impl rpl instances/INST_R*
set_attribute preferred_comp CW_add labels/LABEL_R*
set_attribute preferred_impl rpl labels/LABEL_R*
if [expr [get_attribute current_value parameters/A_width] > 1] {
if [expr [get_attribute current_value parameters/B_width] > 1] {
set_attribute preferred_comp CW_add labels/LABEL_A*
set_attribute preferred_impl cla labels/LABEL_A*
}
}

This example assumes the HDL code of the synthesis model of this implementation has:

■ Instance names starting with INST_W

■ Instance names starting with INST_R

■ Label names starting with LABEL_R

■ Label names starting with LABEL_A

**Related Information**

```
Related attributes: (hdl_inst) preferred_impl on page 246
(hdl_label) preferred_impl on page 249
preferred_comp on page 248
```

```
ChipWare—hdl_impl Attributes
```
January 2019 244 Product Version 18.1

## preserve_techelts

preserve_techelts {false | true | const_prop_delete_ok | const_prop_size_delete_ok
| delete_ok | map_size_ok | size_ok | size_delete_ok}

**Read-write** hdl_impl attribute. Determines how to optimize the technology cells that are
explicitly instantiated in the synthesis model of the specified ChipWare implementation.

## priority

priority _integer_

**Read-write** hdl_impl attribute. Specifies an integer representing the priority of the
implementation among all the valid implementations of the specified component. The highest
value indicates the highest priority.

```
const_prop_delete_ok Allows deleting the technology cells, and allows
constant propagation through the the technology cells,
but does not allow resizing, renaming or remapping
them.
const_prop_size_delete_ok Allows deleting and resizing the technology cells and
allows constant propagation through them, but does not
allow renaming or remapping. them
delete_ok Allows the technology cells to be deleted during
optimization, but does not allow resizing, renaming, or
remapping them.
false Allows changes to all the technology cells in the
synthesis model during optimization.
map_size_ok Allows resizing, unmapping, and remapping of the
technology cells, but not renaming or deleting them.
size_delete_ok Allows resizing or deleting of the technology cells during
optimization, but not renaming or remapping them.
size_ok Allows resizing of the technology cells during
optimization, but not deleting, renaming, or remapping
them.
true Prevents logic changes to the technology cells during
optimization.
```

```
ChipWare—hdl_impl Attributes
```
January 2019 245 Product Version 18.1

**Related Information**

## technology

technology _library_name_

**Read-write** hdl_impl attribute. Specifies the name of a technology library, if the specified
architecture (implementation) is technology-specific. The value should be a null string if it is
technology-neutral.

```
Related attributes: (hdl_bind) priority on page 235
```

```
ChipWare—hdl_inst Attributes
```
January 2019 246 Product Version 18.1

## hdl_inst Attributes

Contain information about HDL instances.

➤ To set an hdl_inst attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_inst name ]
```
➤ To get a an hdl_inst attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_inst name ]
```
## preferred_impl

preferred_impl _implementation_name_ [ _hdl_inst_pathname_ ]

**Read-write** hdl_inst attribute. Specifies a preferred implementation for the specified CWD
component instance. When Genus is choosing an implementation for a particular CWD
component, it applies a rigorous selection process to select the best implementation. This
attribute allows you to explicitly communicate to Genus a preference for a particular
implementation for a particular CWD component.

**Note:** This attribute needs to be set before the elaborate command is issued.

As the name of this attribute indicates, it is a preference. The specified implementation must
pass all of the following criteria to be conclusively honored:

■ Its legal attribute is evaluated to true

■ Its priority attribute is greater than 0

■ Its avoid attribute is false

■ Its technology attribute is either empty or consistent with the current library setting.

If any of these criteria fail for the specified implementation the following actions occur:

■ A warning message is issued to explain the failure

■ The preference is ignored

■ The default implementation selection mechanism is used


```
ChipWare—hdl_inst Attributes
```
January 2019 247 Product Version 18.1

**Example**

In the following example, the CWD component, CW_my_comp, has two implementations, i1
and i2. The RTL code that instantiates this component with an instance named u1:

module my_top (...);
...
CW_my_comp #(...) u1 (...);
...
endmodule

To force Genus to use the i2 implementation for this instance of CW_my_comp, use the
following commands before issuing the elaborate command.

legacy_genus:/> set_attribute preferred_impl i2 \
[find [find / -hdl_arch my_top] -hdl_inst u1]

Alternatively, you can cd into the directory:

legacy_genus:/hdl_libraries/default/architectures/my_top/instances> ls
./ u1 u2
legacy_genus:/hdl_libraries/default/architectures/my_top/instances> set_attribute
\
preferred_impl i2 u1

**Related Information**

```
Affects this attribute: selected_impl on page 257
Related attributes: candidate_impls on page 256
pre_elab_script on page 243
(hdl_label) preferred_impl on page 249
```

```
ChipWare—hdl_label Attributes
```
January 2019 248 Product Version 18.1

## hdl_label Attributes

Contain information about HDL labels.

➤ To set an hdl_label attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_label name ]
```
➤ To get a an hdl_label attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_label name ]
```
## preferred_comp

preferred_comp _component_name_

**Read-write** hdl_label attribute. Used in conjunction with the preferred_impl attribute.
The preferred_comp attribute specifies a preferred component for the HDL operator
annotated by a label in the RTL code. For example, the following operation in the RTL code
is label L1:

p <= a + b; -- pragma label L1

During elaboration, if the specified component is available, Genus uses it to implement the
HDL operator. Otherwise, the component will be ignored and Genus will choose the best
component.

**Related Information**

```
Affects this attribute: selected_impl on page 257
Related attributes: candidate_impls on page 256
pre_elab_script on page 243
(hdl_label) preferred_impl on page 249
```

```
ChipWare—hdl_label Attributes
```
January 2019 249 Product Version 18.1

## preferred_impl

preferred_impl _implementation_name_

**Read-write** hdl_label attribute. Used in conjunction with the preferred_comp attribute.
The preferred_impl attribute specifies a preferred implementation for the HDL operator
annotated by a label in the RTL code. For example, the following operation in the RTL code
is label L1:

p <= a + b; -- pragma label L1

During elaboration, if the specified implementation is available, Genus uses it to implement
the HDL operator. Otherwise, the implementation will be ignored and Genus will choose the
best implementation.

**Related Information**

```
Affects this attribute: selected_impl on page 257
Related attributes: candidate_impls on page 256
pre_elab_script on page 243
preferred_comp on page 248
(hdl_inst) preferred_impl on page 246
```

```
ChipWare—hdl_lib Attributes
```
January 2019 250 Product Version 18.1

## hdl_lib Attributes

Contain information about the HDL libraries.

➤ To set an hdl_lib attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_lib name ]
```
➤ To get a an hdl_lib attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_lib name ]
```
## avoid

avoid {false | true}

_Default_ : false

**Read-write** hdl_lib attribute. Determines whether ChipWare components from the
specified library should be used during elaboration.

**Related Information**

```
Related attributes: (hdl_comp) avoid on page 237
(hdl_impl) avoid on page 241
(hdl_lib) avoid on page 250
(libcell) avoid on page 304
```

```
ChipWare—hdl_oper Attributes
```
January 2019 251 Product Version 18.1

## hdl_oper Attributes

Contain information about synthetic operators within the ChipWare Developer framework.

➤ To get a an hdl_oper attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_oper name ]
```
## signed

signed {true | false}

**Read-only** hdl_oper attribute. Returns whether the specified synthetic operator is a
signed operator.

**Related Information**

```
Related attributes: (hdl_pin) signed on page 254
```

```
ChipWare—hdl_param Attribute
```
January 2019 252 Product Version 18.1

## hdl_param Attribute

Contain information about the HDL parameters used inside the ChipWare component.

➤ To set an hdl_param attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_param name ]
```
➤ To get a an hdl_param attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_param name ]
```
## current_value

current_value _integer_

**Read-write** hdl_param attribute. Specifies the value currently assigned to this parameter.

You can use this attribute in pre-elaboration scripts that are attached to hdl_impl objects
via the pre_elab_script attribute.

**Related Information**

## hdl_parameter

hdl_parameter {true | false}

**Read-only** hdl_param attribute. Returns whether the specified parameter is visible within
the ChipWare component. If the specified parameter was created with the hdl_create
parameter command without its -hdl_invisible option, the default value of this attribute
will be false. If the specified parameter was created with the -hdl_invisible option, this
attribute value becomes true. This attribute is valid on all parameters (hdl_param objects),
not just those created by the hdl_create parameter command.

**Related Information**

```
Related command: hdl_create parameter
```
```
Affected by this command: hdl_create parameter
```

```
ChipWare—hdl_param Attribute
```
January 2019 253 Product Version 18.1

## formula

formula _string_

**Read-write** hdl_param attribute. Specifies a formula, in Tcl, to compute the value of a
parameter.


```
ChipWare—hdl_pin Attributes
```
January 2019 254 Product Version 18.1

## hdl_pin Attributes

Contain information about the pins of the ChipWare component.

➤ To set an hdl_pin attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_pin name ]
```
➤ To get a an hdl_pin attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_pin name ]
```
## bit_width

bit_width _formula_

**Read-write** hdl_pin attribute. Specifies a formula, in Tcl, to compute the bit-width of the
specified pin. The values are usually based on the parameters of the component.

## direction

direction {input | output | inout}

**Read-only** hdl_pin attribute. Returns the direction of the specified pin.

## permutable_group

permutable_group _group_name_

**Read-write** hdl_pin attribute. Specifies the name of the permutation group to which this
pin belongs. The value is the null string if no group is specified.

## signed

signed {true | false}

**Read-write** hdl_pin attribute. Determines whether the input or output pin of a synthetic
operator is a signed or unsigned pin. By default, all inputs and outputs of a synthetic operator
have the same signedness as the operator itself. Usually, you do not need to set this attribute.
However, if a particular pin has a different signedness than the operator, you must set this
attribute for that pin.


```
ChipWare—hdl_pin Attributes
```
January 2019 255 Product Version 18.1

**Example**

■ In the following example the DECODE_OP operator is created a s an unsigned operator.
By default, its pins A and Z will also be unsigned:
hdl_create_operator DECODE_OP -unsigned
cd /hdl_libraries/synthetic/operators/DECODE_OP
hdl_create_pin A -input
hdl_create_pin Z -output

■ In the following example the DECREMENT_UNS_CI_OP operator is created a s an unsigned
operator. However, you want the output pin to be signed:
hdl_create_operator DECREMENT_UNS_CI_OP -unsigned
cd /hdl_libraries/synthetic/operators/DECREMENT_UNS_CI_OP
hdl_create_pin A -input
hdl_create_pin CI -input
hdl_create_pin Z -output
set_attr -quiet signed true pins/Z

**Related Information**

```
Related attributes: (hdl_oper) signed on page 251
```

```
ChipWare—Subdesign Attributes
```
January 2019 256 Product Version 18.1

## Subdesign Attributes

Contain information about the subdesigns in the specified design. Subdesigns correspond to
Verilog modules or VHDL entities instantiated in the top-level Verilog module or top-level
VHDL entity.

➤ To set a subdesign attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -subdesign name ]
```
➤ To get a subdesign attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -subdesign name ]
```
**Note:** These attributes are located at /designs/ _design_ /subdesigns

## candidate_impls

candidate_impls {{ _impl_directory_1 bind_name_1_ }
{ _impl_directory_2 bind_name_2_ } ...}

**Read-only** subdesign attribute. Returns all the implementations available for a particular
a subdesign. The returned value is a Tcl list of a Tcl list, where impl_directory represents
the implementation directory and bind_name represents the binding name. Each list item
represents a possible implementation, which is a valid binding to a particular instance.

**Related Information**

```
Related attributes: selected_impl on page 257
(hdl_inst) preferred_impl on page 246
(hdl_label) preferred_impl on page 249
```

```
ChipWare—Subdesign Attributes
```
January 2019 257 Product Version 18.1

## selected_impl

selected_impl { _impl_directory bind_name_ }

**Read-only** subdesign attribute. Returns the implementation of the subdesign at any stage
in the synthesis flow. The returned value is a Tcl list, where _impl_directory_
(implementation directory) can be the name of the hdl_lib, hdl_comp, or hdl_impl
object. _bind_name_ (binding name) is the name of the hdl_bind object.

**Related Information**

## speed_grade

speed_grade {very_slow | slow | medium| fast | very_fast | timing_driven}

**Read-only** subdesign attribute. Specifies the speed of an internal RC component, such
as a datapath component. A component can have several implementations with different
speeds. Genus automatically determines which implementation to choose to meet timing and
area requirements.

**Related Information**

```
Affected by these attributes (hdl_inst) preferred_impl on page 246
(hdl_label) preferred_impl on page 249
Related attribute: candidate_impls on page 256
```
```
Affects this command: syn_generic
Affected by this attribute: user_speed_grade on page 258
```

```
ChipWare—Subdesign Attributes
```
January 2019 258 Product Version 18.1

## sub_arch

sub_arch {no_value | non_booth | booth | radix8 | ao | barrel}

**Read-only** subdesign attribute. Returns the partial product encoding scheme that the tool
used for a particular multiplier component.

**Example**

The following command returns the sub-architecture of a particular multiplier component:

legacy_genus:/> get_attribute sub_arch [find /designs* -subdesign name]

**Related Information**

## user_speed_grade

user_speed_grade {very_slow | slow | medium | fast | very_fast}

**Read-write** subdesign attribute. Allows you to choose a fixed implementation of an internal
Genus component, such as a datapath component. A component can have several
implementations with different speeds. Genus automatically determines which
implementation to choose to meet timing and area requirements, but this attribute allows you
to choose a different implementation.

**Note:** Set this attribute only on datapath subdesigns inferred by Genus.

**Related Information**

```
Affects this command: syn_generic
Affected by this attribute: user_sub_arch on page 1265
```
```
Affects these commands: syn_generic
syn_map
Affects this attribute: speed_grade on page 257
```

```
ChipWare—Subdesign Attributes
```
January 2019 259 Product Version 18.1

## user_sub_arch

user_sub_arch {no_value | non_booth | booth | radix8 | ao | barrel}

Read-write module attribute. Controls the partial product encoding scheme that you want
the tool to use for a multiplier, which affects the number of partial products generated.

**Example**

legacy_genus:/> set_attribute user_sub_arch booth [find /designs* -subdesign name]

**Related Information**

Affects this command: syn_generic

Affects this attribute: sub_arch on page 258


```
ChipWare—Subdesign Attributes
```
January 2019 260 Product Version 18.1


## January 2019 12 Product Version 18.

# 6

## Library.

## List

**_Library Attributes_**

■ cap_scale_in_ff on page 278

■ default_opcond on page 278

■ default_power_rail on page 278

■ default_wireload on page 279

■ files on page 279

■ has_cells_having_power_ground_pins on page 279

■ input_threshold_pct_fall on page 280

■ input_threshold_pct_rise on page 280

■ leakage_power_scale_in_nw on page 280

■ lib_cells on page 281

■ liberty_attributes on page 281

■ library_type on page 282

■ nominal_process on page 282

■ nominal_temperature on page 283

■ nominal_voltage on page 283

■ operating_conditions on page 283

■ output_threshold_pct_fall on page 283

■ output_threshold_pct_rise on page 283

■ power_rails on page 284

■ slew_derate_from_library on page 284


```
Library—List
```
January 2019 262 Product Version 18.1

■ slew_lower_threshold_pct_fall on page 285

■ slew_lower_threshold_pct_rise on page 285

■ slew_upper_threshold_pct_fall on page 285

■ slew_upper_threshold_pct_rise on page 286

■ time_scale_in_ps on page 286

■ usable_comb_cells on page 286

■ usable_seq_cells on page 287

■ usable_timing_models on page 287

■ version on page 287

■ wireload_models on page 287

■ wireload_selections on page 287

**_base_cell_set Attributes_**

■ base_cells on page 288

**_base_cell Attributes_**

■ area on page 289

■ base_class on page 289

■ base_pins on page 289

■ bbox on page 289

■ class on page 290

■ clock_gating_integrated_cell on page 290

■ dont_touch on page 290

■ dont_use on page 291

■ is_always_on on page 292

■ is_black_box on page 292

■ is_buffer on page 292


```
Library—List
```
January 2019 263 Product Version 18.1

■ is_combinational on page 292

■ is_fall_edge_triggered on page 293

■ is_flop on page 293

■ is_inferred_macro on page 293

■ is_integrated_clock_gating on page 293

■ is_interface_timing on page 294

■ is_inverter on page 294

■ is_isolation_cell on page 294

■ is_latch on page 295

■ is_level_shifter on page 295

■ is_macro on page 295

■ is_master_slave_flop on page 296

■ is_master_slave_lssd_flop on page 296

■ is_memory on page 296

■ is_negative_level_sensitive on page 296

■ is_pad on page 297

■ is_physical_defined on page 297

■ is_physical_only on page 297

■ is_pll on page 297

■ is_positive_level_sensitive on page 298

■ is_power_switch on page 298

■ is_retention_cell on page 298

■ is_rise_edge_triggered on page 298

■ is_sequential on page 299

■ is_timing_defined on page 299

■ is_timing_model on page 299

■ is_tristate on page 300


```
Library—List
```
January 2019 264 Product Version 18.1

■ left_padding on page 300

■ level_shifter_type on page 300

■ lib_cells on page 301

■ num_base_pins on page 301

■ pg_base_pins on page 301

■ right_padding on page 301

■ symmetry on page 302

**_Libcell Attributes_**

■ area on page 303

■ area_multiplier on page 303

■ async_clear_pins on page 304

■ async_preset_pins on page 304

■ avoid on page 304

■ avoid on page 304

■ base_cell on page 305

■ bit_width on page 306

■ cell_delay_multiplier on page 306

■ cell_min_delay_multiplier on page 307

■ clock on page 307

■ clock_gating_integrated_cell on page 308

■ clock_pins on page 308

■ combinational on page 308

■ congestion_avoid on page 309

■ constraint_multiplier on page 309

■ data_pins on page 309

■ dont_touch on page 310


```
Library—List
```
January 2019 265 Product Version 18.1

■ dont_use on page 310

■ failure_probability on page 310

■ has_non_seq_setup_arc on page 311

■ height on page 311

■ internal_power on page 311

■ is_adder on page 312

■ is_always_on on page 312

■ is_black_box on page 312

■ is_buffer on page 312

■ is_clock_isolation_cell on page 313

■ is_combinational on page 313

■ is_fall_edge_triggered on page 313

■ is_flop on page 313

■ is_inferred_macro on page 314

■ is_integrated_clock_gating on page 314

■ is_interface_timing on page 314

■ is_inverter on page 315

■ is_isolation_cell on page 315

■ is_latch on page 315

■ is_level_shifter on page 315

■ is_macro_cell on page 316

■ is_master_slave_flop on page 316

■ is_master_slave_lssd_flop on page 316

■ is_memory on page 317

■ is_negative_level_sensitive on page 317

■ is_pad on page 317

■ is_physical_defined on page 318


```
Library—List
```
January 2019 266 Product Version 18.1

■ is_physical_only on page 318

■ is_pll on page 318

■ is_positive_level_sensitive on page 318

■ is_power_switch on page 319

■ is_retention_cell on page 319

■ is_rise_edge_triggered on page 319

■ is_sequential on page 319

■ is_timing_model on page 320

■ is_tristate on page 320

■ is_usable on page 320

■ latch on page 321

■ latch_enable_pins on page 321

■ latch_enable on page 321

■ leakage_power on page 321

■ left_padding on page 322

■ level_shifter_direction on page 322

■ level_shifter_type on page 322

■ level_shifter_valid_location on page 323

■ lib_pins on page 323

■ liberty_attributes on page 323

■ liberty_level_shifter_type on page 324

■ master_slave_flop on page 325

■ master_slave_lssd_flop on page 325

■ max_ground_input_voltage on page 325

■ max_ground_output_voltage on page 325

■ max_input_voltage on page 326

■ max_output_voltage on page 326


```
Library—List
```
January 2019 267 Product Version 18.1

■ min_ground_input_voltage on page 327

■ min_ground_output_voltage on page 327

■ min_input_voltage on page 328

■ min_output_voltage on page 328

■ non_seq_setup_arc on page 328

■ pad on page 329

■ power_gating_cell on page 330

■ power_gating_cell_type on page 330

■ preserve on page 331

■ primary_power on page 331

■ required_condition on page 331

■ right_padding on page 332

■ scan_enable_pins on page 332

■ scan_in_pins on page 332

■ scan_out on page 332

■ scan_out_pins on page 332

■ sequential on page 333

■ short on page 333

■ std_cell_main_rail_pin on page 333

■ switch_off_enables on page 334

■ switched_power on page 334

■ sync_clear_pins on page 334

■ sync_enable_pins on page 335

■ sync_preset_pins on page 335

■ systematic_probability on page 335

■ timing_model on page 336

■ timing_model_reason on page 336


```
Library—List
```
January 2019 268 Product Version 18.1

■ timing_model_type on page 336

■ tristate on page 337

■ unusable_reason on page 337

■ usable on page 337

■ width on page 338

**_base_pin Attributes_**

■ base_cell on page 339

■ direction on page 339

■ is_always_on on page 339

■ is_analog on page 340

■ is_clock_isolation_clock_pin on page 340

■ is_isolated on page 340

■ is_isolation_cell_enable on page 341

■ is_level_shifter_enable on page 341

■ is_power_switch_enable on page 341

■ is_retention_cell_enable on page 342

■ is_unconnected on page 342

■ pg_type on page 342

■ related_ground_pin on page 342

■ related_power_pin on page 343

■ tied_to on page 343

■ use on page 343

**_Libpin Attributes_**

■ alive_during_partial_power_down on page 345

■ alive_during_power_up on page 345


```
Library—List
```
January 2019 269 Product Version 18.1

■ all_q_pin_of_d_pin on page 345

■ async_clear_polarity on page 346

■ async_preset_polarity on page 346

■ base_pin on page 346

■ bundle on page 347

■ capacitance on page 347

■ capacitance_max_fall on page 347

■ capacitance_max_rise on page 348

■ capacitance_min_fall on page 348

■ capacitance_min_rise on page 348

■ capacitance_rf on page 349

■ clock_gate_enable_pin on page 349

■ clock_gate_enable_polarity on page 349

■ clock_polarity on page 350

■ direction on page 350

■ drive_resistance on page 350

■ driver_type on page 350

■ fanout_load on page 351

■ from_lib_arcs on page 351

■ function on page 351

■ generated_clock on page 352

■ ground on page 353

■ higher_drive_pin on page 353

■ input on page 353

■ is_always_on on page 353

■ is_analog on page 354

■ is_async on page 354


```
Library—List
```
January 2019 270 Product Version 18.1

■ is_clock on page 354

■ is_clock_gate_clock on page 354

■ is_clock_gate_enable on page 355

■ is_clock_gate_obs on page 355

■ is_clock_gate_out on page 355

■ is_clock_gate_reset on page 355

■ is_clock_gate_reset on page 355

■ is_clock_gate_test on page 356

■ is_clock_isolation_clock_pin on page 356

■ is_data on page 356

■ is_generated_clock on page 357

■ is_ground on page 357

■ is_inverted on page 358

■ is_iq_function on page 358

■ is_iqn_function on page 358

■ is_isolated on page 358

■ is_isolation_cell_enable on page 359

■ is_level_shifter_enable on page 359

■ is_pad on page 359

■ is_power on page 360

■ is_power_switch_enable on page 362

■ is_scan_out on page 360

■ is_scan_out_inverted on page 360

■ is_std_cell_main_rail on page 360

■ is_tristate on page 361

■ is_unconnected on page 361

■ isolation_enable_condition on page 361


```
Library—List
```
January 2019 271 Product Version 18.1

■ isolation_enable_phase on page 361

■ latch_enable_polaity on page 362

■ level_shifter_enable_pin on page 362

■ liberty_attributes on page 363

■ lower_drive_pin on page 363

■ max_capacitance on page 364

■ max_fanout on page 364

■ max_transition on page 365

■ min_capacitance on page 365

■ min_fanout on page 365

■ min_transition on page 366

■ mother_power on page 366

■ non_seq_setup_arc on page 367

■ outgoing_timing_arcs on page 367

■ output on page 367

■ pad on page 367

■ pg_type on page 367

■ physical_connection on page 368

■ polarity on page 368

■ power on page 368

■ power_gating_class on page 369

■ power_gating_pin_phase on page 369

■ power_gating_polarity on page 370

■ pulse_clock on page 370

■ rail_connection on page 370

■ related_bias_pin on page 371

■ related_ground_pin on page 371


```
Library—List
```
January 2019 272 Product Version 18.1

■ related_power_pin on page 371

■ scan_enable_polarity on page 371

■ scan_in_polarity on page 372

■ signal_level on page 372

■ slew_threshold_percent_fall_high on page 372

■ slew_threshold_percent_fall_low on page 373

■ slew_threshold_percent_rise_high on page 373

■ slew_threshold_percent_rise_low on page 373

■ stack_via_list on page 373

■ stack_via_required on page 373

■ switch_off_enable_polarity on page 374

■ sync_clear_polarity on page 374

■ sync_enable_polarity on page 374

■ sync_preset_polarity on page 374

■ tied_to on page 375

■ to_lib_arcs on page 375

■ tristate on page 375

■ use on page 376

■ user_function on page 376

■ voltage_value on page 377

■ voltage_value on page 377

■ x_offset on page 377

■ y_offset on page 377

**_pg_base_pin Attributes_**

■ base_cell on page 378

■ pg_type on page 378


```
Library—List
```
January 2019 273 Product Version 18.1

**_pg_lib_pin Attributes_**

■ all_q_pin_of_d_pin on page 379

■ async_clear_polarity on page 379

■ async_preset_polarity on page 379

■ base_pin on page 380

■ bundle on page 380

■ capacitance on page 380

■ capacitance_max_fall on page 381

■ capacitance_max_rise on page 381

■ capacitance_min_fall on page 381

■ capacitance_min_rise on page 382

■ capacitance_rf on page 382

■ clock_gate_enable_pin on page 382

■ clock_gate_enable_polarity on page 383

■ clock_polarity on page 383

■ direction on page 383

■ drive_resistance on page 383

■ driver_type on page 384

■ fanout_load on page 384

■ from_lib_arcs on page 385

■ function on page 385

■ function_type on page 385

■ higher_drive_pin on page 386

■ is_always_on on page 386

■ is_async on page 386

■ is_clock_gate_clock on page 387

■ is_clock_gate_enable on page 387


```
Library—List
```
January 2019 274 Product Version 18.1

■ is_clock_gate_obs on page 387

■ is_clock_gate_out on page 387

■ is_clock_gate_reset on page 388

■ is_clock_gate_test on page 388

■ is_clock_isolation_clock_pin on page 388

■ is_data on page 389

■ is_generated_clock on page 389

■ is_ground on page 389

■ is_inverted on page 390

■ is_iq_function on page 390

■ is_iqn_function on page 390

■ is_isolated on page 390

■ is_isolation_cell_enable on page 391

■ is_level_shifter_enable on page 391

■ is_pad on page 391

■ is_power on page 392

■ is_scan_out on page 392

■ is_scan_out_inverted on page 392

■ is_std_cell_main_rail on page 392

■ is_tristate on page 393

■ is_unconnected on page 393

■ isolation_enable_condition on page 393

■ isolation_enable_phase on page 393

■ latch_enable_polarity on page 394

■ lib_cell on page 394

■ liberty_attributes on page 394

■ lower_drive_pin on page 395


```
Library—List
```
January 2019 275 Product Version 18.1

■ max_capacitance on page 395

■ max_fanout on page 396

■ max_transition on page 396

■ min_capacitance on page 396

■ min_fanout on page 397

■ min_transition on page 397

■ non_seq_setup_arc on page 398

■ permit_power_down on page 398

■ pg_type on page 398

■ physical_connection on page 399

■ power_gating_class on page 399

■ power_gating_pin_phase on page 400

■ pulse_clock on page 401

■ rail_connection on page 401

■ related_bias_pin on page 401

■ scan_enable_polarity on page 402

■ scan_in_polarity on page 402

■ signal_level on page 402

■ stack_via_list on page 403

■ stack_via_required on page 403

■ sync_clear_polarity on page 403

■ sync_enable_polarity on page 404

■ sync_preset_polarity on page 404

■ tied_to on page 404

■ to_lib_arcs on page 405

■ tristate on page 405

■ use on page 405


```
Library—List
```
January 2019 276 Product Version 18.1

■ user_function on page 406

■ voltage_value on page 406

■ voltage_value on page 406

■ x_offset on page 406

■ y_offset on page 407

**_Libarc Attributes_**

■ drive_resistance_fall on page 408

■ drive_resistance_rise on page 408

■ enabled on page 408

■ from_lib_pin on page 409

■ is_disabled on page 409

■ lib_cell on page 409

■ liberty_attributes on page 409

■ mode on page 410

■ real_enabled on page 410

■ sdf_cond on page 410

■ sense on page 410

■ to_lib_pin on page 411

■ type on page 411

■ when on page 411

**_Seq Function Attributes_**

■ d_function on page 412

**_Operating Conditions Attributes_**

■ liberty_attributes on page 413

■ process on page 414


```
Library—List
```
January 2019 277 Product Version 18.1

■ temperature on page 414

■ tree_type on page 414

■ voltage on page 415

**_Wireload Attributes_**

■ fanout_cap on page 416

■ liberty_attributes on page 417


```
Library—Library Attributes
```
January 2019 278 Product Version 18.1

## Library Attributes

Contain information about the specified technology library. Most of these attributes are read
only.

➤ To set a library attribute, type

```
set_attribute attribute_name attribute_value /libraries/ library
or
set_attribute attribute_name attribute_value [find /lib* -library library ]
```
➤ To get a library attribute value, type

```
get_attribute attribute_name [find /lib* -library library ]
```
## cap_scale_in_ff

cap_scale_in_ff _float_

**Read-only** library attribute. Returns the scaling factor used to compute any capacitance
value in the library. All capacitance values in Genus are expressed in femtofarads. Resolution
is 1/10.

**Related Information**

## default_opcond

default_opcond _string_

**Read-only** library attribute. Returns the default operating conditions of the library.

## default_power_rail

default_power_rail _string_

**Read-only** library attribute. Returns the attribute value of the Liberty
default_power_rail attribute.

```
Affects this attribute: library on page 469
```

```
Library—Library Attributes
```
January 2019 279 Product Version 18.1

## default_wireload

default_wireload _string_

**Read-write** library attribute. Specifies the default wire-load model for a library. This
model can be specified in the library, but you can override it.

## files

files _string_

**Read-only** library attribute. Returns the full pathname of the specified library.

**Example**

■ The following example specifies the tutorial.lib to be used and then uses the
files attribute to return the full path name of tutorial.lib.
legacy_genus:/>set_attribute library tutorial.lib
legacy_genus:/>get_attribute files tutorial
/home/usr/lib/tutorial.lib

■ The following example appends the second library to the first and then uses the files
attribute to return the full path name of both libraries.
legacy_genus:/>set_attribute library {{tutorial.lib append_factors.lib}}
legacy_genus:/>get_attribute files tutorial
/home/usr/lib/tutorial.lib /home/usr/lib/append_factors.lib

**Related Information**

## has_cells_having_power_ground_pins

has_cells_having_power_ground_pins {false | true}

**Read-only** library attribute. Indicates whether the library has cells with power and ground
pins.

```
Affected by this attribute library on page 469
```

```
Library—Library Attributes
```
January 2019 280 Product Version 18.1

## input_threshold_pct_fall

input_threshold_pct_fall _float_

**Read-only** library attribute. Returns the default value of the threshold point on an input
pin signal falling from 1 to 0. If this attribute is not specified in the library, the value defaults to
50.0.

**Related Information**

## input_threshold_pct_rise

input_threshold_pct_rise _float_

**Read-only** library attribute. Returns the default value of the threshold point on an input
pin signal rising from 0 to 1. If this attribute is not specified in the library, the value defaults to
50.0.

**Related Information**

## leakage_power_scale_in_nw

leakage_power_scale_in_nW _float_

**Read-only** library attribute. Returns the scaling factor used to compute the cell leakage
power in the library. This attribute is determined by the value of the leakage_power_unit
attribute defined in the Liberty library.

If the leakage_power_unit in the Liberty library is 10 pW, then this value is 0.01.

```
Affects these commands: report cell_delay_calculation
report slew_calculation
report timing
```
```
Affects these commands: report cell_delay_calculation
report slew_calculation
report timing
```

```
Library—Library Attributes
```
January 2019 281 Product Version 18.1

**Related Information**

## lib_cells

lib_cells _list_of_cells_

**Read-only** library attribute. Returns the list of library cells available in this library. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**Related Information**

## liberty_attributes

liberty_attributes _string_

**Read-only** library attribute. Returns a list of Liberty attributes and values that were
specified at the library level.

**Related Information**

```
Affects these commands: report gates
```
```
report power
Affects this attribute: leakage_power on page 321
```
```
Related attributes: (base_cell) lib_cells on page 301
```
```
Related attributes: (libcell) liberty_attributes on page 323
(libpin) liberty_attributes on page 363
(pg_lib_pin) liberty_attributes on page 394
(libarc) liberty_attributes on page 409
(operating conditions) liberty_attributes on page 413
(wireload) liberty_attributes on page 417
```

```
Library—Library Attributes
```
January 2019 282 Product Version 18.1

## library_type

library_type _string_

**Read-only** library attribute. Indicates whether the library is a target library, a link library,
or both.

**Related Information**

## max_operating_voltage

max_operating_voltage _double_

**Read-only** library attribute. Defines the maximum operating voltage for the library.

**Related Information**

## min_operating_voltage

min_operating_voltage _double_

**Read-only** library attribute. Defines the minimum operating voltage for the library.

**Related Information**

## nominal_process

nominal_process _float_

**Read-only** library attribute. Returns the nominal process multiplier.

```
Related attributes: (library_domain) link_library on page 802
(library_domain) target_library on page 803
```
```
Related attributes: library on page 469
```
```
Related attributes: library on page 469
```

```
Library—Library Attributes
```
January 2019 283 Product Version 18.1

## nominal_temperature

nominal_temperature _float_

**Read-only** library attribute. Returns the nominal temperature value.

## nominal_voltage

nominal_voltage _float_

**Read-only** library attribute. Returns the nominal voltage of the library.

## operating_conditions

operating_conditions _list_of_operating_conditions_

**Read-only** library attribute. Returns a list of operating conditions in the library.

## output_threshold_pct_fall

output_threshold_pct_fall _float_

**Read-only** library attribute. Returns the default value of the threshold point on an output
pin signal falling from 1 to 0. If this attribute is not specified in the library, the value defaults to
50.0.

**Related Information**

## output_threshold_pct_rise

output_threshold_pct_rise _float_

**Read-only** library attribute. Returns the default value of the threshold point on an output
pin signal rising from 0 to 1. If this attribute is not specified in the library, the value defaults to
50.0.

```
Affects these commands: report cell_delay_calculation
report slew_calculation
report timing
```

```
Library—Library Attributes
```
January 2019 284 Product Version 18.1

**Related Information**

## power_rails

power_rails _Tcl_list_

**Read-only** library attribute. Returns a Tcl list of Tcl lists. Each Tcl list contains the power
supply name and the corresponding voltage. The number of Tcl lists corresponds to the
number of power_rail attributes in the power_supply group in the .lib file.

**Example**

legacy_genus:/libraries/> get_att power_rails mylib
{VDDH 1.08} {VDDL 0.7} {VSS 0}

**Related Information**

Leakage Power Specification in _Genus Library Guide_

Internal Power Specification in _Genus Library Guide_

## slew_derate_from_library

slew_derate_from_library _float_

**Read-only** library attribute. Returns how the transition times need to be derated to match
the transition times between the characterization trip points. If this attribute is not specified in
the library, the value defaults to 1.0.

**Related Information**

```
Affects these commands: report cell_delay_calculation
```
```
report slew_calculation
report timing
```
```
Affects these commands: report gates
report power
Affects this attribute: leakage_power on page 321
```
```
Affects these commands: report cell_delay_calculation
```

```
Library—Library Attributes
```
January 2019 285 Product Version 18.1

## slew_lower_threshold_pct_fall

slew_lower_threshold_pct_fall _float_

**Read-only** library attribute. Returns the default value of the lower threshold point used for
modeling the delay of a pin falling from 1 to 0. If this attribute is not specified in the library, the
value defaults to 20.0.

**Related Information**

## slew_lower_threshold_pct_rise

slew_lower_threshold_pct_rise _float_

**Read-only** library attribute. Returns the default value of the lower threshold point used for
modeling the delay of a pin rising from 0 to 1. If this attribute is not specified in the library, the
value defaults to 20.0.

**Related Information**

## slew_upper_threshold_pct_fall

slew_upper_threshold_pct_fall _float_

**Read-only** library attribute. Returns the default value of the upper threshold point used
for modeling the delay of a pin falling from 1 to 0. If this attribute is not specified in the library,
the value defaults to 80.0.

```
report slew_calculation
report timing
```
```
Affects these commands: report cell_delay_calculation
report slew_calculation
report timing
```
```
Affects these commands: report cell_delay_calculation
report slew_calculation
report timing
```

```
Library—Library Attributes
```
January 2019 286 Product Version 18.1

**Related Information**

## slew_upper_threshold_pct_rise

slew_upper_threshold_pct_rise _float_

**Read-only** library attribute. Returns the default value of the upper threshold point used
for modeling the delay of a pin rising from 0 to 1. If this attribute is not specified in the library,
the value defaults to 80.0.

**Related Information**

## time_scale_in_ps

time_scale_in_ps _integer_

**Read-only** library attribute. Returns the scaling factor used to compute any timing value
in the library. All timing values in Genus are expressed in picoseconds.

**Related Information**

## usable_comb_cells

usable_comb_cells _integer_

**Read-only** library attribute. Returns the number of usable combinational cells in the
library.

```
Affects these commands: report cell_delay_calculation
```
```
report slew_calculation
report timing
```
```
Affects these commands: report cell_delay_calculation
report slew_calculation
report timing
```
```
Affects this attribute: library on page 469
```

```
Library—Library Attributes
```
January 2019 287 Product Version 18.1

## usable_seq_cells

usable_seq_cells _integer_

**Read-only** library attribute. Returns the number of usable sequential cells in the library.

## usable_timing_models

usable_timing_models _integer_

**Read-only** library attribute. Returns the number of library cells of which Genus can
understand the timing behavior, but not the combinational or sequential logic function. Genus
will never map to these cells, but if you instantiate these cells, Genus can analyze their timing
correctly. A RAM is the most common example.

## version

version _string_

**Read-only** library attribute. Returns the version string for the library. The library creator
supplies this string, therefore there is no convention for the version of a library.

## wireload_models

wireload_models _list_of_wireload_models_

**Read-only** library attribute. Returns a list of wireload models in the library. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

## wireload_selections

wireload_selections _list_of_wireload_selections_

**Read-only** library attribute. Returns a list of wireload selection tables in the library. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.


```
Library—base_cell_set Attributes
```
## January 2019 13 Product Version 18.

## base_cell_set Attributes

## base_cells

base_cells _list_of_base_cells_

**Read-only** base_cell_set attribute. Returns the base cells that belong to this base cell
set.

## orig_base_cells

orig_base_cells _list_of_lib_cells_

**Read-only** base_cell_set attribute. Returns the user-defined base_cells that belong to
this lib set.


```
Library—base_cell Attributes
```
January 2019 289 Product Version 18.1

## base_cell Attributes

## area

area _float_

**Read-write** base_cell attribute. Specifies the area of the base_cell in the technology
library. You can only overwrite this area for synthesis when the interconnect_mode design
attribute is set to wireload.

**Related Information**

## base_class

base_class {none | block | core | corener | cover | pad}

**Read-only** base_cell attribute. Returns the base_class of the cell as defined in the LEF
library.

## base_pins

base_pins _list_of_base_pins_

**Read-only** base_cell attribute. Returns the list of base_pin objects.

## bbox

bbox _rect_

**Read-only** base_cell attribute. Returns the coordinates of the physical boundary of the
base_cell.

**Related Information**

```
Affects these commands: report_area
report_gates
Related attribute (libcell) area on page 303
```
```
Related attribute: (libcell) bbox on page 306
```

```
Library—base_cell Attributes
```
January 2019 290 Product Version 18.1

## class

class string

**Read-only** base_cell attribute. Returns the class of the cell as defined in the LEF library.

Possible values are: none, block, block_blackbox, block_ring, block_soft, core,
core_antenna, core_endcap_post, core_endcap_pre, core_feedthru, core_spacer,
core_tie_high, core_tie_low, core_welltap, corner_bottom_left,
corner_bottom_right, corner_top_left, corner_top_right, cover, cover_bump,
pad, pad_area_io, pad_inout, pad_input, pad_output, pad_power, pad_spacer

**Related Information**

## clock_gating_integrated_cell

clock_gating_integrated_cell _string_

**Read-only** base_cell attribute. Describes the functionality of the integrated clock-gating
cell: type of sequential cell, whether the cell is appropriate for positive or negative-edge
triggered registers, whether the test control logic is located before or after the latch or flip-flop,
or does not exist, and whether the cell contains observability logic or not.

**Note:** An empty string indicates that the cell is not an integrated clock-gating cell.

**Related Information**

## dont_touch

dont_touch {false | true}

**Read-write** base_cell attribute. Controls whether instances of this cell should be
preserved during optimization.

**Related Information**

```
Affects these commands: report_area
report_gates
```
```
Related attribute: (libcell) clock_gating_integrated_cell on page 308
```
```
Related attribute: (libcell) dont_touch on page 310
```

```
Library—base_cell Attributes
```
January 2019 291 Product Version 18.1

## dont_use

dont_use {false |true}

**Read-write** base_cell attribute. Controls whether the cell can be used during optimization.

**Related Information**

## integrated_clock_gating_type

integrated_clock_gating_type _string_

**Read-only** base_cell attribute. Describes the functionality of the integrated clock-gating
cell: type of sequential cell, whether the cell is appropriate for positive or negative-edge
triggered registers, whether the test control logic is located before or after the latch or flip-flop,
or does not exist, and whether the cell contains observability logic or not.

**Note:** An empty string indicates that the cell is not an integrated clock-gating cell.

**Related Information**

**Related Information**

Clock Gating Cell Specification in the _Genus Library Guide._
r

```
Related attribute: (libcell) dont_use on page 310
```
```
Related attribute: (libcell) clock_gating_integrated_cell on page 308
```
```
Affects these commands: syn_generic
syn_map
syn_opt
Related attributes: lp_clock_gating_add_obs_port on page 1827
lp_clock_gating_add_reset on page 1828
lp_clock_gating_control_point on page 1834
lp_clock_gating_style on page 1838
```

```
Library—base_cell Attributes
```
January 2019 292 Product Version 18.1

## is_always_on

is_always_on {false | true}

_Default_ : false

**Read-write** base_cell attribute. Specifies whether the base_cell is an always-on cell.

**Related Information**

## is_black_box

is_black_box {true | false}

**Read-only** base_cell attribute. Indicates if the base_cellis a blackbox.

**Related Information**

## is_buffer

is_buffer {true | false}

**Read-only** base_cell attribute. Indicates if the base_cell is a buffer.

**Related Information**

## is_combinational

is_combinational {false | true}

**Read-only** base_cell attribute. Indicates if the base_cell is a combinational cell.

**Related Information**

```
Related attribute: (libcell) is_always_on on page 312
```
```
Related attributes (libcell) is_black_box on page 312
```
```
Related attribute: (libcell) is_buffer on page 312
```
```
Related attribute (libcell) combinational on page 308
```

```
Library—base_cell Attributes
```
January 2019 293 Product Version 18.1

## is_fall_edge_triggered

is_fall_edge_triggered

**Read-only** base_cell attribute. Indicates whether the base_cell has a falling clock.

**Related Information**

## is_flop

is_flop {true | false}

**Read-only** base_cell attribute. Indicates if the base_cell is a flip-flop.

**Related Information**

## is_inferred_macro

is_inferred_macro {false| true}

**Read-only** base_cell attribute. Indicates whether the base_cell is inferred. This applies

■ in case of pad cells

■ in case of timing models (other than cgic cells)

■ in case that output function is not set

■ in case the cell is only a physical cell as a macro cell.

**Related Information**

## is_integrated_clock_gating

is_integrated_clock_gating {false| true}

```
Related attribute: (libcell) is_fall_edge_triggered on page 313
```
```
Related attribute: (libcell) is_flop on page 313
```
```
Related attribute: (libcell) is_inferred_macro on page 314
```

```
Library—base_cell Attributes
```
January 2019 294 Product Version 18.1

**Read-only** base_cell attribute. Indicates whether the base_cell is an integrated
clock_gating cell.

**Related Information**

## is_interface_timing

is_interface_timing {false | true}

**Read-only** base_cell attribute. Indicates whether the base_cell has the
interface_timing Liberty cell attribute.

**Related Information**

## is_inverter

is_inverter {true | false}

**Read-only** base_cell attribute. Indicates if the base_cell is an inverter.

**Related Information**

## is_isolation_cell

is_isolation_cell {false | true}

_Default_ : false

**Read-write** base_cell attribute. Indicates if the base_cell is an isolation cell. Isolation cells
are used in n designs with switchable power domains.

**Related Information**

```
Related attribute: (libcell) is_integrated_clock_gating on page 314
```
```
Related attribute: (libcell) is_interface_timing on page 314
```
```
Related attribute: (libcell) is_inverter on page 315
```
```
Related attributes (libcell) is_isolation_cell on page 315
```

```
Library—base_cell Attributes
```
January 2019 295 Product Version 18.1

## is_latch

is_latch {true | false}

**Read-only** base_cell attribute. Indicates if the base_cell is a latch.

**Related Information**

## is_level_shifter

is_level_shifter {false | true}

_Default_ : false

**Read-write** base_cell attribute. Specifies whether the libcell is a level-shifter cell. Level
shifters are used in MSV designs.

**Related Information**

## is_macro

is_macro {false | true}

_Default_ : false

**Read-only** base_cell attribute. Indicates whether this base_cell is a macro cell.

**Related Information**

```
is_isolation_cell_enable on page 359
```
```
Related attribute: (libcell) is_latch on page 315
```
```
Related attribute: (libcell) is_level_shifter on page 315
```
```
Related attributes: (inst) is_macro on page 1358
(libcell) is_macro on page 316
```

```
Library—base_cell Attributes
```
January 2019 296 Product Version 18.1

## is_master_slave_flop

is_master_slave_flop {false | true}

**Read-only** base_cell attribute. Indicates if the base_cell is a master-slave flip-flop.

**Related Information**

## is_master_slave_lssd_flop

is_master_slave_lssd_flop {false | true}

**Read-only** base_cell attribute. Indicates if the base_cell is a master-slave LSSD flip-flop.

**Related Information**

## is_memory

is_memory {false | true}

**Read-write** base_cell attribute. Specifies that this base_cell is a memory. You should only
set this if the cell has address, data, and enable pins.

**Related Information**

## is_negative_level_sensitive

is_negative_level_sensitive {false | true}

**Read-only** base_cell attribute. Indicates whether the base_cell is negative level-sensitive.

**Related Information**

```
Related attribute: (libcell) is_master_slave_flop on page 316
```
```
Related attribute: (libcell) is_master_slave_lssd_flop on page 316
```
```
Related attribute: (libcell) is_memory on page 317
```
```
Related attribute: (libcell) is_negative_level_sensitive on page 317
```

```
Library—base_cell Attributes
```
January 2019 297 Product Version 18.1

## is_pad

is_pad {false | true}

**Read-only** base_cell attribute. Indicates if the base_cell is a pad cell.

The attribute value will be set to true if the cell has a corresponding cell in the LEF library
defined as CLASS PAD.

**Related Information**

## is_physical_defined

is_physical_defined {false | true}

**Read-only** base_cell attribute. Indicates whether the base_cell is only defined in the LEF
library.

**Related Information**

## is_physical_only

is_physical_only {false | true}

**Read-only** base_cell attribute. Indicates whether the base_cell is only defined in the LEF
library.

**Related Information**

## is_pll

is_pll {false | true}

**Read-only** base_cell attribute. Indicates whether the base_cell has unknown internal
functionality.

```
Related attribute: (libcell) is_pad on page 317
```
```
Related attribute: (libcell) is_physical_defined on page 318
```
```
Related attribute: (libcell) is_physical_only on page 318
```

```
Library—base_cell Attributes
```
## January 2019 14 Product Version 18.

**Related Information**

## is_positive_level_sensitive

is_positive_level_sensitive {false | true}

**Read-only** base_cell attribute. Indicates whether the base_cell is positive level-sensitive.

**Related Information**

## is_power_switch

is_power_switch {false | true}

**Read-only** base_cell attribute. Indicates if the base_cell is a power swicth cell.

**Related Information**

## is_retention_cell

is_retention_cell {false | true}

**Read-only** base_cell attribute. Indicates if the base_cell is a retention cell

**Related Information**

## is_rise_edge_triggered

is_rise_edge_triggered {false | true}

**Read-only** base_cell attribute. Indicates whether the base_cell has a rising clock.

```
Related attribute: (libcell) is_pll on page 318
```
```
Related attribute: (libcell) is_positive_level_sensitive on page 318
```
```
Related attribute: (libcell) is_power_switch on page 319
```
```
Related attribute: (libcell) is_retention_cell on page 319
```

```
Library—base_cell Attributes
```
January 2019 299 Product Version 18.1

**Related Information**

## is_sequential

is_sequential {false | true}

**Read-only** base_cell attribute. Indicates if the base_cell is a sequential cell

**Related Information**

## is_timing_defined

is_timing_defined {false | true}

**Read-only** base_cell attribute. Indicates if the base_cell has timing information.

## is_timing_model

is_timing_model {false | true}

**Read-only** base_cell attribute. Indicates if the internal functionality of the base_cell is
unknown.

**Related Information**

Cells Identified as Timing Models in _Genus User Guide for Legacy UI_

```
Related attribute: (libcell) is_rise_edge_triggered on page 319
```
```
Related attributes: (inst) sequential on page 1362
(libcell) sequential on page 333
```
```
Related attributes: (libcell) is_timing_model on page 320
timing_model_reason on page 336
```

```
Library—base_cell Attributes
```
January 2019 300 Product Version 18.1

## is_tristate

is_tristate {true | false}

**Read-only** base_cell attribute. Indicates if the base_cell has at least one tristate output.

**Related Information**

## left_padding

left_padding _integer_

**Read-only** base_cell attribute. Returns the left padding of the base_cell.

**Related Information**

## level_shifter_type

level_shifter_type {LH | HL | HL_LH}

**Read-only** base_cell attribute. Returns the value of the Liberty level_shifter_type
attribute or the supported voltage conversion by the level shifter cell. Valid values for a level
shifter are:

■ LH—Low to High

■ HL—High to Low

■ HL_LH—High to Low and Low to High.

**Note:** The attribute value can be null if this library cell is not a level shifter, or if the level
shifter does not have the level_shifter_type base_cell attribute in the Liberty library. In
the latter case, the default type for the level shifter is HL_LH.

**Related Information**

```
Related attributes: (inst) tristate on page 1365
(libcell) is_tristate on page 320
```
```
Related attribute: (libcell) left_padding on page 322
```
```
Related attribute: (libcell) liberty_level_shifter_type on page 324
```

```
Library—base_cell Attributes
```
January 2019 301 Product Version 18.1

## lib_cells

lib_cells _list_of_lib_cells_

**Read-only** base_cell attribute. Returns the list of libcells that have this base_cell.

**Related Information**

## num_base_pins

num_base_pins _integer_

**Read-only** base_cell attribute. Returns the number of logical pins that the base_cell has.

**Related Information**

## pg_base_pins

pg_base_pins _list_of_pg_pins_

**Read-only** base_cell attribute. Returns the list of pg_pins that the base_cell has.

**Related Information**

## right_padding

right_padding _integer_

**Read-only** base_cell attribute. Returns the right padding of the base_cell.

**Related Information**

```
Related attributes: (library) lib_cells on page 281
```
```
Related attribute: (libcell) num_base_pins on page 329
```
```
Related attribute: (libcell) pg_lib_pins on page 329
```
```
Related attribute: (libcell) right_padding on page 332
```

```
Library—base_cell Attributes
```
January 2019 302 Product Version 18.1

## symmetry

symmetry _string_

**Read-only** base_cell attribute. Returns the symmetry info of the base_cell. Valid values
are r, x, y, xy, and rxy, where

r—Indicates thst the cell is symmetrical in 90 degree counterclockwise rotation

x—Indicates thst the cell is symmetrical about the x-axis

y—Indicates thst the cell is symmetrical about the y-axis

**Related Information**

```
Related attribute: (libcell) symmetry on page 334
```

```
Library—Libcell Attributes
```
January 2019 303 Product Version 18.1

## Libcell Attributes

Contain information about a cell in the specified technology library.

➤ To set a libcell attribute, type

```
set_attribute attribute_name attribute_value \
[find /lib*/ library -libcell cell ]
```
➤ To get a libcell attribute value, type

```
get_attribute attribute_name [find /lib*/ library -libcell cell ]
```
## area

area _float_

**Read-write** libcell attribute. Specifies the area of the cell in the technology library. You
can only overwrite this area for synthesis when the interconnect_mode design attribute is
set to wireload.

**Related Information**

## area_multiplier

area_multiplier _float_

_Default_ : 1.0

**Read-write** libcell attribute. Specifies the area scaling factor to use for this cell.
Increasing the multiplier can prevent the use of this cell during synthesis, while specifying a
number smaller than the default, can favor the use of the cell. This attribute is applied to the
cell area in both the Liberty and LEF cell libraries that are read.

**Related Information**

```
Affects these commands: report area
report gates
Related attribute (base_cell) area on page 289
Affects this attribute: (design) insts_area on page 1323
```
```
Affects these commands: report area
```

```
Library—Libcell Attributes
```
January 2019 304 Product Version 18.1

## async_clear_pins

async_clear_pins { _libpins_ | _pg_lib_pins_ }

**Read-only** libcell attribute. Returns the full path to the library pin(s) that corresponds to
the asynchronous clear pin of this library cell.

The attribute can return a collection of libpins in case of a multibit libcell with multiple
asynchronous clear pins.

**Note:** An empty string indicates that this library cell is either not a sequential cell, or that the
sequential cell has no asynchronous clear pin.

## async_preset_pins

async_preset_pins { _libpins_ | _pg_lib_pins_ }

**Read-only** libcell attribute. Returns the full path to the library pin that corresponds to the
asynchronous preset pin of this library cell.

The attribute can return a collection of libpins in case of a multibit libcell with multiple
asynchronous preset pins.

**Note:** An empty string indicates that this library cell is either not a sequential cell, or that the
sequential cell has no asynchronous preset pin.

## avoid

avoid {false | true}

_Default_ : false

**Read-write** libcell attribute. When set to true, prevents a library cell from being used by
the technology mapper. If certain library cells are not desired, setting the avoid attribute on
them will cause them not to be selected during mapping.

```
report gates
syn_generic
syn_map
syn_opt
Affects this attribute: (design) insts_area on page 1323
```

```
Library—Libcell Attributes
```
January 2019 305 Product Version 18.1

**Note:** This attribute is automatically set to true when you set the preserve attribute on this
libcell to true.Similarly, if you set the avoid attribute to false, the preserve attribute will
implicitly be set to false. This action can override the dont_touch value specified in the
Liberty file for the libcell.

**Related Information**

## backup_power_pins

backup_power_pins _backup_power_pins_

**Read-only** lib_cell attribute. Returns the back up power pins of the library cell. Each
library pin whose pg_type attribute equals backup_power will be part of the list.

**Related Information**

## base_cell

base_cell _base_cell_

**Read-only** libcell attribute. Returns the base_cell for this libcell.

**Related Information**

```
Affects these commands: syn_generic
syn_map
syn_opt
Affected by this attribute: usable on page 337
Related attribute: preserve on page 331
```
```
Related attribute: (instance) backup_power_pins on page 1354
```
```
Related attributes: (base_pin) base_cell on page 339
(pg_base_pin) base_cell on page 378
```

```
Library—Libcell Attributes
```
January 2019 306 Product Version 18.1

## bbox

bbox _rect_

**Read-only** libcell attribute. Returns the coordinates of the physical boundary of the
libcell.

**Related Information**

## bit_width

bit_width _integer_

**Read-only** libcell attribute. Specifies the width of the cell in terms of number of unit
components.

**Related Information**

## cell_delay_multiplier

cell_delay_multiplier _float_

_Default_ : 1.0

**Read-write** libcell attribute. Specifies the scaling factor for all the delay arcs of this libcell.

This attribute can also be set by the following SDC command:

set_timing_derate -late -data -cell_delay _libcell_name_

**Example**

The following command scales all delay arcs of cell DFFHQX1 by 4.3.

set_attr cell_delay_multiplier 4.3 [find /lib*/ _*_ -libcell DFFHQX1]

```
Related attribute (base_cell) bbox on page 289
```
```
Related attributes: multibit_cells_from_different_busses on page 1139
use_multibit_cells on page 1171
use_multibit_combo_cells on page 1172
use_multibit_seq_and_tristate_cells on page 1174
```

```
Library—Libcell Attributes
```
January 2019 307 Product Version 18.1

**Related Information**

## cell_min_delay_multiplier

cell_min_delay_multiplier _float_

_Default_ : 1.0

**Read-write** libcell attribute. Scales the minimum delay of the libcell by the specified
value. This scaled delay is used to compute the input delay to the from_pin during data-to-
data checking.

This attribute can also be set by the following SDC command:

set_timing_derate -early -data -cell_delay _libcell_

**Related Information**

## clock

clock _path_list_

**Read-only** libcell attribute. Returns the path to the library pins that correspond to the
clock pins of this library cell.

For timing models, it returns the path to the pin which has the clock-constraints.

**Note:** An empty string indicates that this library cell is not a flip-flop cell.

```
Affects these commands: report cell_delay_calculation
```
```
report slew_calculation
report timing
Related attributes: cell_delay_multiplier on page 828
```
```
Affects these commands: report cell_delay_calculation
report slew_calculation
report timing
Related attribute: cell_min_delay_multiplier on page 829
```

```
Library—Libcell Attributes
```
January 2019 308 Product Version 18.1

## clock_gating_integrated_cell

clock_gating_integrated_cell _string_

**Read-only** libcell attribute. Describes the functionality of the integrated clock-gating cell:
type of sequential cell, whether the cell is appropriate for positive or negative-edge triggered
registers, whether the test control logic is located before or after the latch or flip-flop, or does
not exist, and whether the cell contains observability logic or not.

**Note:** An empty string indicates that the cell is not an integrated clock-gating cell.

**Related Information**

Clock Gating Cell Specification in the _Genus Library Guide._

## clock_pins

clock_pins { _libpins_ | _pg_lib_pins_ }

**Read-only** libcell attribute. Returns the path to the library pins that correspond to the
clock pins of this library cell.

For timing models, it returns the path to the pin which has the clock-constraints.

**Note:** An empty string indicates that this library cell is not a flip-flop cell.

## combinational

combinational {false | true}

**Read-only** libcell attribute. Indicates if the libcell is a combinational cell.

```
Affects these commands: syn_generic
syn_map
syn_opt
Related attributes (base_cell) clock_gating_integrated_cell on page 290
lp_clock_gating_add_obs_port on page 1827
lp_clock_gating_add_reset on page 1828
lp_clock_gating_control_point on page 1834
lp_clock_gating_style on page 1838
```

```
Library—Libcell Attributes
```
January 2019 309 Product Version 18.1

## congestion_avoid

congestion_avoid {false | true}

_Default_ : false

**Read-write** libcell attribute. Indicates whether this libcell should be avoided in congested
regions and replaced with other available libcells in the library.

**Related Information**

## constraint_multiplier

constraint_multiplier _float_

_Default_ : 1.0

**Read-write** libcell attribute. Specifies the scaling factor for all the constraint arcs (setup,
removal, recovery) of this libcell.

**Example**

The following command scales the setup, removal and recovery arcs of cell DFFHQX1 by 4.3.

set_attr constraint_multiplier 4.3 [find /lib*/ _*_ -libcell DFFHQX1]

**Related Information**

## data_pins

data_pins { _libpins_ | _pg_lib_pins_ }

**Read-only** libcell attribute. Returns the data pins that are used in the next_state
statement of the sequential cell.

```
Affects this command: syn_opt -physical -incr
```
```
Affects these commands: report cell_delay_calculation
report slew_calculation
report timing
```

```
Library—Libcell Attributes
```
January 2019 310 Product Version 18.1

**Example**

Assume libcell mycell has the following next_state function:

next_state : "((SE&SD)|((!SE)&((D1&S)|(D2&(!S)))))"

The attribute will return:

legacy_genus:/> get_attr data_pins mycell
/libraries/mylib/libcells/mycell/D1 /libraries/mylib/libcells/mycell/D2
/libraries/mylib/libcells/mycell/S

## dont_touch

dont_touch {false | true}

**Read-write** libcell attribute. Controls whether instances of this cell should be preserved
during optimization.

**Related Information**

## dont_use

dont_use {false |true}

**Read-write** libcell attribute. Controls whether the cell can be used during optimization.

**Related Information**

## failure_probability

failure_probability _float_

_Default_ : 0.0

**Read-write** libcell attribute. Specifies the probability that one instance of the cell will fail.
The probability is specified as a floating point number (with double precision) between 0.0 and
1.0.

```
Related attribute (base_cell) dont_touch on page 290
```
```
Related attribute (base_cell) dont_use on page 291
```

```
Library—Libcell Attributes
```
## January 2019 15 Product Version 18.

**Related Information**

## has_non_seq_setup_arc

has_non_seq_setup_arc {false | true}

**Read-only** libcell attribute. Indicates whether the cell has non-sequential setup arcs.

## height

height _float_

**Read-only** libcell attribute. Returns the height, in microns, of the object based on the
information from the physical library.

**Related Information**

## internal_power

internal_power {no_value | _float_ }

_Default_ : no_value

**Read-write** libcell attribute. Specifies the internal power of the cell. The unit of the power
value is determined by the value of the lp_power_unit attribute.

By default, the internal cell power is derived from the power tables in the library. When you
overwrite the internal cell power, the tool issues a warning message.

**Example**

The following example sets the internal cell power of cell AND2A to 10.1. If you did not change
the value of lp_power_unit attribute, the units are in nW.

legacy_genus:/> set_att internal_power 10.1 [find / -libcell AND2A]
Warning : Overwrote internal power characterized in the .lib. [LBR-89]
: Overwrote the internal power of library-cell
’/libraries/cg/libcells/AND2A’ with the user defined value ’10.100000’.
: The user defined value will be used for power analysis.

```
Set by this command: read_dfm
```
```
Related attribute: (libcell) width on page 338
```

```
Library—Libcell Attributes
```
January 2019 312 Product Version 18.1

**Related Information**

## is_adder

is_adder {true |false}

**Read-only** libcell attribute. Indicates if the libcell is a 1-bit half adder or full adder.

## is_always_on

is_always_on {false | true}

_Default_ : false

**Read-write** libcell attribute. Indicates if the libcell is an always-on cell.

## is_black_box

is_black_box {false | true}

**Read-only** libcell attribute. Indicates if the libcell is a blackbox.

**Related Information**

## is_buffer

is_buffer {true | false}

**Read-only** libcell attribute. Indicates if the libcell is a buffer.

```
Affects these commands: report gates
```
```
report power
syn_generic
syn_map
syn_opt
```
```
Related attribute: (base_cell) is_black_box on page 292
```

```
Library—Libcell Attributes
```
January 2019 313 Product Version 18.1

**Related Information**

## is_clock_isolation_cell

is_clock_isolation_cell {false | true}

**Read-only** libcell attribute. Indicates if the libcell is a clock isolation cell.

## is_combinational

is_combinational {false | true}

**Read-only** libcell attribute. Indicates if the libcell is a combinational cell.

**Related Information**

## is_fall_edge_triggered

is_fall_edge_triggered

**Read-only** libcell attribute. Indicates whether the libcell has a falling clock.

**Related Information**

## is_flop

is_flop {true | false}

**Read-only** libcell attribute. Indicates if the libcell is a flip-flop.

**Related Information**

```
Related attribute: (base_cell) is_buffer on page 292
```
```
Related attribute: (base_cell) is_combinational on page 292
```
```
Related attribute: (base_cell) is_fall_edge_triggered on page 293
```
```
Related attribute: (base_cell) is_flop on page 293
```

```
Library—Libcell Attributes
```
January 2019 314 Product Version 18.1

## is_inferred_macro

is_inferred_macro {false| true}

**Read-only** libcell attribute. Indicates whether the libcell is inferred as a macro cell. This
applies

■ in case of pad cells

■ in case of timing models (other than cgic cells)

■ in case that output function is not set

■ in case the cell is only a physical cell as a macro cell.

**Related Information**

## is_integrated_clock_gating

is_integrated_clock_gating {false| true}

**Read-only** libcell attribute. Indicates whether the libcell is an integrated clock_gating
cell.

**Related Information**

## is_interface_timing

is_interface_timing {false | true}

**Read-only** libcell attribute. Indicates whether the libcell has the interface_timing
Liberty cell attribute.

**Related Information**

```
Related attribute: (base_cell) is_inferred_macro on page 293
```
```
Related attributes: (base_cell) is_integrated_clock_gating on page 293
```
```
Related attributes: (base_cell) is_interface_timing on page 294
```

```
Library—Libcell Attributes
```
January 2019 315 Product Version 18.1

## is_inverter

is_inverter {true | false}

**Read-only** libcell attribute. Indicates if the libcell is an inverter.

**Related Information**

## is_isolation_cell

is_isolation_cell {false | true}

_Default_ : false

**Read-write** libcell attribute. Indicates if the libcell is an isolation cell. Isolation cells are
used in n designs with switchable power domains.

**Related Information**

## is_latch

is_latch {true | false}

**Read-only** libcell attribute. Indicates if the libcell is a latch.

**Related Information**

## is_level_shifter

is_level_shifter {false | true}

_Default_ : false

**Read-write** libcell attribute. Indicates if the libcell is a level-shifter cell. Level shifters are
used in MSV designs.

```
Related attributes: (base_cell) is_inverter on page 294
(instance) inverter on page 1357
```
```
Related attribute: (base_cell) is_isolation_cell on page 294
```
```
Related attribute: (base_cell) is_latch on page 295
```

```
Library—Libcell Attributes
```
January 2019 316 Product Version 18.1

**Related Information**

## is_macro

is_macro {false | true}

_Default_ : false

**Read-write** libcell attribute. Indicates if the libcell is a macro

**Related Information**

## is_macro_cell

is_macro_cell {false | true}

_Default_ : false

**Read-write** libcell attribute. Enables you to specify whether the libcell is a macro cell.

## is_master_slave_flop

is_master_slave_flop {false | true}

**Read-only** libcell attribute. Indicates if the libcell is a master-slave flip-flop.

**Related Information**

## is_master_slave_lssd_flop

is_master_slave_lssd_flop {false | true}

**Read-only** libcell attribute. Indicates if the libcell is a master-slave LSSD flip-flop.

```
Related attribute: level_shifter_enable_pin on page 362
```
```
Related attributes: (base_cell) is_macro on page 295
(instance) is_macro on page 1358
```
```
Related attributes: (base_cell) is_master_slave_flop on page 296
```

```
Library—Libcell Attributes
```
January 2019 317 Product Version 18.1

**Related Information**

## is_memory

is_memory {false | true}

**Read-write** libcell attribute. Specifies that this libcell is a memory. You should only set
this if the cell has address, data, and enable pins.

**Related Information**

## is_negative_level_sensitive

is_negative_level_sensitive {false | true}

**Read-only** libcell attribute. Indicates whether the libcell is negative level-sensitive.

**Related Information**

## is_pad

is_pad {false | true}

**Read-only** libcell attribute. Indicates if the libcell is a pad cell.

The attribute value will be set to true if the cell has a corresponding cell in the LEF library
defined as CLASS PAD.

**Related Information**

```
Related attributes: (base_cell) is_master_slave_lssd_flop on page 296
```
```
Related attributes: (base_cell) is_memory on page 296
```
```
Related attribute: (base_cell) is_negative_level_sensitive on page 296
```
```
Related attribute: (base_cell) is_pad on page 297
```

```
Library—Libcell Attributes
```
January 2019 318 Product Version 18.1

## is_physical_defined

is_physical_defined {false | true}

**Read-only** libcell attribute. Indicates whether the libcell is only defined in the LEF library.

**Related Information**

## is_physical_only

is_physical_only {false | true}

**Read-only** libcell attribute. Indicates whether the libcell is only defined in the LEF library.

**Related Information**

## is_pll

is_pll {false | true}

**Read-only** libcell attribute. Indicates if the libcellhas unknown internal functionality

**Related Information**

## is_positive_level_sensitive

is_positive_level_sensitive {false | true}

**Read-only** libcell attribute.Indicates whether the base_cell is positive level-sensitive.

**Related Information**

```
Related attribute: (base_cell) is_physical_defined on page 297
```
```
Related attribute: (base_cell) is_physical_only on page 297
```
```
Related attribute: (base_cell) is_pll on page 297
```
```
Related attribute: (base_cell) is_positive_level_sensitive on page 298
```

```
Library—Libcell Attributes
```
January 2019 319 Product Version 18.1

## is_power_switch

is_power_switch {false | true}

**Read-only** libcell attribute. Indicates if the libcell is a power swicth cell.

**Related Information**

## is_retention_cell

is_retention_cell {false | true}

**Read-only** libcell attribute. Indicates if the libcell is a retention cell

**Related Information**

## is_rise_edge_triggered

is_rise_edge_triggered {false | true}

**Read-only** libcell attribute. Indicates whether the base_cell has a rising clock.

**Related Information**

## is_sequential

is_sequential {true | false}

**Read-only** libcell attribute. Indicates if the libcell is a sequential cell.

**Related Information**

```
Related attribute: (base_cell) is_power_switch on page 298
```
```
Related attribute: (base_cell) is_retention_cell on page 298
```
```
Related attribute: (base_cell) is_rise_edge_triggered on page 298
```
```
Related attributes: (base_cell) is_sequential on page 299
(inst) sequential on page 1362
```

```
Library—Libcell Attributes
```
January 2019 320 Product Version 18.1

## is_timing_model

is_timing_model {true | false}

**Read-only** libcell attribute. Indicates if the internal functionality of the libcell is unknown.

**Related Information**

## is_tristate

is_tristate {true | false}

**Read-only** libcell attribute. Indicates if the libcell has at least one tristate output.

**Related Information**

## is_usable

is_usable {true | false}

**Read-only** libcell attribute. Indicates if the libcell can be used during mapping or
incremental optimization.

If the tool cannot infer the libcell, or the libcell cannot be used during mapping or incremental
optimization, this attribute will be set to false.

Even when the avoid attribute can indicate that a libcell can be used for mapping or
optimization, the tool can consider the libcell not to be usable, for example because the
function or timing is too complex.

**Related Information**

```
Related attributes: (base_cell) is_timing_model on page 299
(inst) timing_model on page 1365
timing_model_reason on page 336
```
```
Related attributes: (base_cell) is_tristate on page 300
(inst) tristate on page 1365
```
```
Affects this attribute: avoid on page 304
```

```
Library—Libcell Attributes
```
## January 2019 16 Product Version 18.

## latch

latch {true | false}

**Read-only** libcell attribute. Indicates if the libcell is a latch.

**Related Information**

## latch_enable

latch_enable { _libpin_ | _pg_lib_pin_ }

**Read-only** libcell attribute. Returns the path to the library pin that corresponds to the
latch enable pin of this library cell.

**Note:** An empty string indicates that this library cell is not a latch cell.

## latch_enable_pins

latch_enable_pins { _libpins_ | _pg_lib_pins_ }

**Read-only** libcell attribute. Returns the path to the library pin(s) that correspond to the
latch enable pin(s) of this library cell.

**Note:** An empty string indicates that this library cell is not a latch cell.

## leakage_power

leakage_power {no_value | _float_ }

_Default_ : no_value

**Read-write** libcell attribute. Specifies the leakage power of the libcell. The unit of the
power value is determined by the value of the leakage_power_scale_in_nw attribute.

**Example**

If the value of leakage_power_scale_in_nW is 0.01 and the value of leakage_power is
1000, the leakage power of this cell is 10 nW.

**Related Information**

```
Related attribute: (instance) latch on page 1359
```
```
Affects these commands: report_gates
```

```
Library—Libcell Attributes
```
January 2019 322 Product Version 18.1

## left_padding

left_padding _float_

**Read-only** libcell attribute. Returns the left padding of the libcell.

**Related Information**

## level_shifter_direction

level_shifter_direction {up|down|bidir}

**Read-only** libcell attribute. Specifies whether the level shifter can be used between a
lower and higher voltage, or between a higher and lower voltage, or both.

■ up indicates that the level shifter connects from a lower voltage domain to a higher
voltage domain.

■ down indicates that the level shifter connects from a higher voltage domain to a lower
voltage domain.

■ bidir indicates that the direction of the level shifter can be up or down.

**Related Information**

## level_shifter_type

level_shifter_type {LH | HL | HL_LH}

**Read-only** libcell attribute. Returns the supported voltage conversion by the level shifter
cell. Valid values for a level shifter are:

```
report_power
syn_generic
syn_map
syn_opt
```
```
Related attribute: (base_cell) left_padding on page 300
```
```
Affected by this command: read_power_intent
Affected by this attribute: (library_domain) library on page 1916
```

```
Library—Libcell Attributes
```
January 2019 323 Product Version 18.1

■ LH—Low to High

■ HL—High to Low

■ HL_LH—High to Low and Low to High.

**Note:** The attribute value can be null if this library cell is not a level shifter, or if the level
shifter does not have the level_shifter_type libcell attribute in the Liberty library. In the
latter case, the default type for the level shifter is HL_LH.

**Related Information**

## level_shifter_valid_location

level_shifter_valid_location {from|to|on|off|either|any}

**Read-write** libcell attribute. Specifies where the level shifters can be placed.

**Related Information**

define_level_shifter_cell in the _Common Power Format Language Reference_

## lib_pins

lib_pins _list_of_lib_pins_

**Read-only** libcell attribute. Returns the list of lib_pins associated with the libcell.

## liberty_attributes

liberty_attributes _string_

**Read-only** libcell attribute. Returns a list of Liberty attributes and values that were
specified for this cell in the library.

```
Related attribute: (base_cell) level_shifter_type on page 300
```
```
Affected by this command: read_power_intent
```

```
Library—Libcell Attributes
```
January 2019 324 Product Version 18.1

**Related Information**

## library

library _library_object_

**Read-only** libcell attribute. Returns the name of the library that this libcell belongs to.

**Related Information**

## liberty_level_shifter_type

liberty_level_shifter_type {LH | HL | HL_LH}

**Read-only** libcell attribute. Returns the supported voltage conversion by the level shifter
cell. Valid values for a level shifter are:

■ LH—Low to High

■ HL—High to Low

■ HL_LH—High to Low and Low to High.

**Note:** The attribute value can be null if this library cell is not a level shifter, or if the level
shifter does not have the level_shifter_type libcell attribute in the Liberty library. In the
latter case, the default type for the level shifter is HL_LH.

```
Related attributes: (library) liberty_attributes on page 281
(libpin) liberty_attributes on page 363
(libarc) liberty_attributes on page 409
(pg_lib_pin) liberty_attributes on page 394
(operating conditions) liberty_attributes on page 413
(wireload) liberty_attributes on page 417
```
```
Related attributes: (operating_condition) library on page 413
(wireload) library on page 417
(wireload_selection) library on page 418
```

```
Library—Libcell Attributes
```
January 2019 325 Product Version 18.1

## master_slave_flop

master_slave_flop {false | true}

**Read-only** libcell attribute. Indicates if the libcell is a master-slave flip-flop.

## master_slave_lssd_flop

master_slave_lssd_flop {false | true}

**Read-only** libcell attribute. Indicates if the libcell is a master-slave LSSD flip-flop.

## max_ground_input_voltage

max_ground_input_voltage _float_

_Default_ : 0.0

**Read-write** libcell attribute. Specifies the maximum voltage for the input (source) ground
supply voltage that can be handled by this level shifter cell.

**Note:** This attribute only applies to ground level shifters.

**Related Information**

## max_ground_output_voltage

max_ground_output_voltage _float_

_Default_ : 0.0

**Read-write** libcell attribute. Specifies the maximum voltage for the output (destination)
ground supply voltage that can be handled by this level shifter.

**Note:** This attribute only applies to ground level shifters.

```
Affected by this command: read_power_intent
Related attributes: (level_shifter_group) max_ground_input_voltage on
page 1921
(level_shifter_group) min_ground_input_voltage on
page 1923
(libcell) min_ground_input_voltage on page 327
```

```
Library—Libcell Attributes
```
January 2019 326 Product Version 18.1

**Related Information**

## max_input_voltage

max_input_voltage _float_

_Default_ : 0.0

**Read-write** libcell attribute. Specifies the upper bound of the voltage range (in volt) that
can be handled by the level shifter for the source domain.

**Related Information**

## max_output_voltage

max_output_voltage _float_

_Default_ : 0.0

**Read-write** libcell attribute. Specifies the upper bound of the voltage range (in volt) that
can be handled by the level shifter for the destination domain.

**Related Information**

```
Affected by this command: read_power_intent
```
```
Related attribute: (level_shifter_group) max_ground_output_voltage on
page 1922
(level_shifter_group) min_ground_output_voltage on
page 1923
(libcell) min_ground_output_voltage on page 327
```
```
Affected by this command: read_power_intent
Affected by this attribute: (library_domain) library on page 1916
Related attribute: (level_shifter_group) max_input_voltage on page 1922
```
```
Affected by this command: read_power_intent
Affected by this attribute: (library_domain) library on page 1916
Related attribute: (level_shifter_group) max_output_voltage on
page 1922
```

```
Library—Libcell Attributes
```
January 2019 327 Product Version 18.1

## min_ground_input_voltage

min_ground_input_voltage _float_

_Default_ : 0.0

**Read-write** libcell attribute. Specifies the minimum voltage for the input (source) ground
supply voltage that can be handled by this level shifter.

**Note:** This attribute only applies to ground level shifters.

**Related Information**

## min_ground_output_voltage

min_ground_output_voltage _float_

_Default_ : 0.0

**Read-write** libcell attribute. Specifies the minimum voltage for the output (destination)
ground supply voltage that can be handled by this level shifter.

**Note:** This attribute only applies to ground level shifters.

**Related Information**

```
Affected by this command: read_power_intent
Related attributes: (level_shifter_group) min_ground_input_voltage on
page 1923
(level_shifter_group) max_ground_input_voltage on
page 1921
(libcell) max_ground_input_voltage on page 325
```
```
Affected by this command: read_power_intent
Related attributes: (level_shifter_group) min_ground_output_voltage on
page 1923
(level_shifter_group) max_ground_output_voltage on
page 1922
(libcell) max_ground_output_voltage on page 325
```

```
Library—Libcell Attributes
```
January 2019 328 Product Version 18.1

## min_input_voltage

min_input_voltage _float_

_Default_ : 0.0

**Read-write** libcell attribute. Specifies the lower bound of the voltage range (in volt) that
can be handled by the level shifter for the source domain.

**Related Information**

## min_output_voltage

min_output_voltage _float_

_Default_ : 0.0

**Read-write** libcell attribute. Specifies the lower bound of the voltage range (in volt) that
can be handled by the level shifter for the destination domain.

**Related Information**

## non_seq_setup_arc

non_seq_setup_arc {false | true}

**Read-only** libcell attribute. Specifies whether the libcell has an enabled
non_seq_setup timing arc.

**Related Information**

```
Affected by this command: read_power_intent
Affected by this attribute: (library_domain) library on page 1916
Related attribute: (level_shifter_group) min_input_voltage on page 1924
```
```
Affected by this command: read_power_intent
Affected by this attribute: (library_domain) library on page 1916
Related attribute: (level_shifter_group) min_output_voltage on page 1924
```
```
Related attributes: (libpin) non_seq_setup_arc on page 367
```

```
Library—Libcell Attributes
```
January 2019 329 Product Version 18.1

## num_base_pins

num_base_pins _integer_

**Read-only** libcell attribute. Returns the number of logical pins that the libcell has.

## pg_lib_pins

pg_lib_pins _list_of_pg_lib_pins_

**Read-only** libcell attribute. Returns the list of power and ground lib_pins associated with
the libcell.

## phys_area

phys_area _float_

**Read-only** libcell attribute. Returns the physical area of the cell as defined in the LEF
file. This is the area of the bounding box minus the area of any overlap obstructions. The area
is expressed in square microns.

## pad

pad {true | false}

**Read-only** libcell attribute. Indicates if the libcell is a pad cell.

The attribute value will be set to true if the cell has a corresponding cell in the LEF library
defined as CLASS PAD.

**Related Information**

```
(pg_lib_pin) non_seq_setup_arc on page 398
```
```
Related attribute: pad on page 367
```

```
Library—Libcell Attributes
```
January 2019 330 Product Version 18.1

## power_gating_cell

power_gating_cell {false | true}

_Default_ : false

**Read-write** libcell attribute. Indicates if the cell is configured to support state-retention
power gating (SRPG).

**Related Information**

## power_gating_cell_type

power_gating_cell_type _string_

**Read-write** libcell attribute. Identifies the type of a state-retention cell. By default, the
type corresponds to the value of the power_gating_cell Liberty cell attribute.

**Related Information**

```
Related attributes: power_gating_cell_type on page 330
power_gating_class on page 369
power_gating_pin_phase on page 369
```
```
Related attributes: power_gating_cell on page 330
power_gating_class on page 369
power_gating_pin_phase on page 369
```

```
Library—Libcell Attributes
```
January 2019 331 Product Version 18.1

## preserve

preserve {false | true}

_Default_ : false

**Read-write** libcell attribute. Preserves instances of this cell from optimization.

By default, Genus performs optimizations that can result in logic changes to any object in the
design. You can prevent any logic changes on instances of this cell while still allowing
mapping optimizations in the surrounding logic.

**Note:** Setting this attribute to true, causes the tool to automatically set the avoid attribute
on this libcell to true, which prevents the tool from using the cell during mapping or
optimization.If the libcell was already instantiated in the design before the preserve libcell
attribute was set to true, the instances would remain in the design.

**Related Information**

## primary_power

primary_power { _pg_lib_pin_ | _libpin_ }

**Read-only** libcell attribute. Returns the primary power pin of a power switch cell.

## required_condition

required_condition _string_

**Read-only** libcell attribute. Returns the required_condition attribute of the
retention_condition group in the .lib cell description of a retention cell,

```
Affects these commands: syn_generic
syn_map
syn_opt
Affects this attribute: avoid on page 304
Related attributes: (design) preserve on page 1184
(instance) preserve on page 1202
(net) preserve on page 1231
(subdesign) preserve on page 1262
```

```
Library—Libcell Attributes
```
January 2019 332 Product Version 18.1

## right_padding

right_padding _float_

**Read-only** libcell attribute. Returns the right padding of the libcell.

**Related Information**

## scan_enable_pins

scan_enable_pins ( _libpins_ | _pg_lib_pins_ }

**Read-only** libcell attribute. Returns the path(s) to the library pin(s) that correspond(s) to
the scan enable pin(s) of this library cell.

**Note:** An empty string indicates that this library cell is not a scan flip-flop.

## scan_in_pins

scan_in_pins ( _libpins_ | _pg_lib_pins_ }

**Read-only** libcell attribute. Returns the path to the library pin that corresponds to the
scan data input pin of this library cell.

**Note:** An empty string indicates that this library cell is not a scan flip-flop.

## scan_out

scan_out _string_

**Read-only** libcell attribute. Returns the path to the library pin that corresponds to the
scan data output pin of this library cell.

**Note:** An empty string indicates that this library cell is not a scan flip-flop.

## scan_out_pins

scan_out_pins ( _libpins_ | _pg_lib_pins_ }

**Read-only** libcell attribute. Returns the list of library pins that are scan data output pins.

**Note:** An empty string indicates that this library cell is not a scan flip-flop.

```
Related attribute: (base_cell) right_padding on page 301
```

```
Library—Libcell Attributes
```
## January 2019 17 Product Version 18.

## sequential

sequential {true | false}

**Read-only** libcell attribute. Indicates if the libcell is a sequential logic circuit.

**Related Information**

## short

short { _libpin_list_ | _pg_lib_pin_list_ }...

**Read-write** libcell attribute. Specifies the shorted pins that are connected together by a
metal or poly trace. The attribute value is a list of lists, and each list contains a set of pins that
are shorted.

**Related Information**

## std_cell_main_rail_pin

std_cell_main_rail_pin {lib_pin | pg_lib_pin}

**Read-only** libcell attribute. Returns the power pin which is the main rail in the cell.

**Related Information**

```
Related attribute: (instance) sequential on page 1362
```
```
Set by this command: read_power_intent -1801
```
```
Related attribute: (instance) std_cell_main_rail_pin on page 1363
```

```
Library—Libcell Attributes
```
January 2019 334 Product Version 18.1

## switch_off_enables

switch_off_enables {lib_pin | pg_lib_pin}...

**Read-only** libcell attribute. Returns the switch-off enables of a power switch cell.

## switched_power

switched_power {lib_pin | pg_lib_pin}

**Read-only** libcell attribute. Returns the switched power pin of a power switch cell.

## symmetry

symmetry _string_

**Read-only** libcell attribute. Returns the symmetry info of the libcell. Valid values are r,
x, y, xy, and rxy, where

r—Indicates thst the cell is symmetrical in 90 degree counterclockwise rotation

x—Indicates thst the cell is symmetrical about the x-axis

y—Indicates thst the cell is symmetrical about the y-axis

**Related Information**

## sync_clear_pins

sync_clear_pins ( _libpins_ | _pg_lib_pins_ }

**Read-only** libcell attribute. Returns the path to the library pin(s) that correspond to the
synchronous clear pin(s) of this library cell.

**Note:** An empty string indicates that this library cell either is not a flip-flop cell, or has no
synchronous clear pin.

**Related Information**

```
Related attribute: (base_cell) symmetry on page 302
```
```
Related attribute: use_nextstate_type_only_to_assign_sync_ctrls on page 1174
```

```
Library—Libcell Attributes
```
January 2019 335 Product Version 18.1

## sync_enable_pins

sync_enable ( _libpins_ | _pg_lib_pins_ }

**Read-only** libcell attribute. Returns the path to the library pin(s) that corresponds to the
synchronous enable pin(s) of this library cell.

**Note:** An empty string indicates that this library cell either is not a flip-flop cell, or has no
synchronous enable pin.

## sync_preset_pins

sync_preset_pins ( _libpins_ | _pg_lib_pins_ }

**Read-only** libcell attribute. Returns the path to the library pin(s) that corresponds to the
synchronous preset pin(s) of this library cell.

**Note:** An empty string indicates that this library cell either is not a flip-flop cell, or has no
synchronous preset pin.

## systematic_probability

systematic_probability _float_

_Default_ : 0.0

**Read-write** libcell attribute. Specifies the probability of a systematic failure of the cell,
that is, the probability that one or more instances of the cell will fail. The probability is specified
as a floating point number (with double precision) between 0.0 and 1.0.

**Related Information**

```
Set by this command: read_dfm
Related attribute: instance_probability on page 255
```

```
Library—Libcell Attributes
```
January 2019 336 Product Version 18.1

## timing_model

timing_model {true | false}

**Read-only** libcell attribute. Indicates if the internal functionality of the libcell is unknown.

**Related Information**

Cells Identified as Timing Models in _Genus User Guide for Legacy UI_

## timing_model_reason

timing_model_reason _string_

**Read-only** libcell attribute. Returns the reason why the library cell is considered a timing
model.

**Related Information**

Cells Identified as Timing Models in _Genus User Guide for Legacy UI_

## timing_model_type

timing_model_type _string_

**Read-only** libcell attribute. Returns the value of the Liberty timing_model_type
attribute.

**Note:** The attribute value can be null if this library cell does not have the
timing_model_type attribute in the Liberty library.

```
Related attributes: (instance) timing_model on page 1365
timing_model_reason on page 336
```
```
Related attributes: (instance) timing_model on page 1365
(libcell) timing_model on page 336
```

```
Library—Libcell Attributes
```
January 2019 337 Product Version 18.1

## tristate

tristate {true | false}

**Read-only** libcell attribute. Indicates if the libcell has at least one tristate output.

**Related Information**

## unusable_reason

unusable_reason _string_

**Read-only** libcell attribute. Returns the reason why the library cell is considered
unusable.

**Related Information**

Cells Identified as Unusable in _Genus User Guide for Legacy UI_

## usable

usable {true | false}

**Read-only** libcell attribute. Indicates if the libcell can be used during mapping or
incremental optimization.

If the tool cannot infer the libcell, or the libcell cannot be used during mapping or incremental
optimization, this attribute will be set to false.

Even when the avoid attribute can indicate that a libcell can be used for mapping or
optimization, the tool can consider the libcell not to be usable, for example because the
function or timing is too complex.

```
Related attribute: (instance) tristate on page 1365
(libpin) tristate on page 375
(pg_lib_pin) tristate on page 405
```
```
Related attribute: usable on page 337
```

```
Library—Libcell Attributes
```
January 2019 338 Product Version 18.1

**Related Information**

## width

width _float_

**Read-only** libcell attribute. Returns the width, in microns, of the cell based on the
information from the physical library.

**Related Information**

```
Affects this attribute: avoid on page 304
```
```
Related attributes: (instance) height on page 641
(instance) width on page 645
(libcell) width on page 338
```

```
Library—base_pin Attributes
```
January 2019 339 Product Version 18.1

## base_pin Attributes

## base_cell

base_cell _object_

**Read-only** base_pin attribute. Returns the base_cell that this base_pin belongs to.

**Related Information**

## direction

direction {internal | in | out | inout}

**Read-only** base_pin attribute. Returns the direction of the base_pin.

**Related Information**

## is_always_on

is_always_on {false | true}

_Default_ : false

**Read-write** base_pin attribute. Indicates if this base_pin is an always-on pin on an always-
on cell.

**Related Information**

```
Related attributes: (libcell) base_cell on page 305
(pg_base_pin) base_cell on page 378
```
```
Related attributes: (libpin) direction on page 350
(pg_lib_pin) direction on page 383
```
```
Related attributes: (lib_pin) is_always_on on page 353
(pg_lib_pin) is_always_on on page 386
```

```
Library—base_pin Attributes
```
January 2019 340 Product Version 18.1

## is_analog

is_analog {false| true}

_Default_ : false

**Read-write** base_pin attribute. Identifies an analog signal pin as analog so it can be
recognized by the tools.

**Related Information**

## is_clock_isolation_clock_pin

is_clock_isolation_clock_pin {false |t rue}

**Read-only** base_pin attribute. Indicates if this pin is the clock pin of a clock isolation cell.

**Related Information**

## is_isolated

is_isolated {false| true}

**Read-only** base_pin attribute. Indicates if this pin is internally isolated and does not require
the insertion of an external isolation cell.

**Related Information**

```
Related attribute: (libpin) is_analog on page 354
```
```
Related attributes: (libpin) is_clock_isolation_clock_pin on page 356
(pg_lib_pin) is_clock_isolation_clock_pin on page 388
```
```
Related attributes: (libpin) is_isolated on page 358
(pg_lib_pin) is_isolated on page 390
```

```
Library—base_pin Attributes
```
January 2019 341 Product Version 18.1

## is_isolation_cell_enable

is_isolation_cell_enable {false | true}

_Default_ : false

**Read-write** base_pin attribute. Indicates if this pin is the enable pin of an isolation cell.

**Related Information**

## is_level_shifter_enable

is_level_shifter_enable {false | true}

_Default_ : false

**Read-write** base_pin attribute.Indicates if this pin is the enable pin of a level shifter cell.

**Related Information**

## is_power_switch_enable

is_power_switch_enable {false | true}

_Default_ : false

**Read-write** base_pin attribute. Indicates if this pin is the enable pin of a power switch cell.

**Related Information**

```
Related attributes: (libpin) is_isolation_cell_enable on page 359
(pg_lib_pin) is_isolation_cell_enable on page 391
```
```
Related attributes: (libpin) level_shifter_enable_pin on page 362
(pg_lib_pin) is_level_shifter_enable on page 391
```
```
Related attribute: (libpin) is_power_switch_enable on page 362
```

```
Library—base_pin Attributes
```
January 2019 342 Product Version 18.1

## is_retention_cell_enable

is_retention_cell_enable {false | true}

**Read-only** base_pin attribute. Indicates if this pin is the retention pin of a lib cell.

**Related Information**

## is_unconnected

is_unconnected {false| true}

**Read-only** lib_pin attribute. Indicates whether the lib pin is connected.

**Related Information**

## pg_type

pg_type _string_

**Read-write** base_pin attribute. Specifies the pg_type info of the pin. This corresponds to
the value of the pg_type Liberty pin attribute.

**Related Information**

## related_ground_pin

related_ground_pin ( _libpin_ | _pg_lib_pin_ }

**Read-only** base_pin attribute. Associates a predefined ground pin with the specified
base_pin.

```
Related attributes: (lib_pin) level_shifter_enable_pin on page 362
```
```
Related attributes: (lib_pin) is_unconnected on page 361
(pg_lib_pin) is_unconnected on page 393
```
```
Related attributes: (libpin) pg_type on page 367
(pg_base_pin) pg_type on page 378
(pg_lib_pin) pg_type on page 398
```

```
Library—base_pin Attributes
```
January 2019 343 Product Version 18.1

**Related Information**

## related_power_pin

related_power_pin ( _libpin_ | _pg_lib_pin_ }

**Read-only** base_pin attribute. Associates a predefined power pin with the specified
base_pin.

**Related Information**

## tied_to

tied_to _string_

**Read-only** base_pin attribute. Returns the value to which the power or ground pin is tied.

**Related Information**

## use

use {signal | analog | clock | ground | power}

**Read-only** base_pin attribute. Returns the use of the base_pin. If the cell was read from a
library in Liberty format, the use will be signal. If a LEF library is read later, the value of this
attribute might change if the pin’s use was defined through the USE statement in the LEF
library.

```
Related attribute: (libpin) related_ground_pin on page 371
```
```
Related attribute: (lib_pin) related_power_pin on page 371
```
```
Related attribute: (libpin) tied_to on page 375
(pg_base_pin) tied_to on page 378
(pg_lib_pin) tied_to on page 404
```

```
Library—base_pin Attributes
```
January 2019 344 Product Version 18.1

**Related Information**

```
Related attributes: lef_library on page 468
```
```
library on page 469
(lib_pin) use on page 376
(pg_lib_pin) use on page 405
```

```
Library—Libpin Attributes
```
## January 2019 18 Product Version 18.

## Libpin Attributes

Contain information about a pin of the specified technology library cell.

➤ To set a libpin attribute, type

```
set_attribute attribute_name attribute_value \
[find /lib*/ library -libpin libcell / pin ]
```
➤ To get a libpin attribute value, type

```
get_attribute attribute_name [find /lib*/ library -libpin libcell/pin ]
```
## alive_during_partial_power_down

alive_during_partial_power_down {false | true}

_Default_ : false

**Read-write** libpin attribute. Indicates whether the pin is alive during partial power down.

## alive_during_power_up

alive_during_power_up {false | true}

_Default_ : false

**Read-write** libpin attribute. Indicates whether the pin is alive during power up.

## all_q_pin_of_d_pin

all_q_pin_of_d_pin ( _libpin_ | _pg_lib_pin_ }

**Read-only** libpin attribute. Returns the output pin that corresponds to the data pin of the
sequential cell. Use this for sequential cells with multiple data pins and output pins.

**Example**

Assume libcell mycell has the following data pins: D1, D2, S

To find the corresponding output (Q) pin for data pin D1, use the following command:

legacy_genus:/> get_attr all_q_pin_of_d_pin mycell/D1
/libraries/mylib/libcells/mycell/Q


```
Library—Libpin Attributes
```
January 2019 346 Product Version 18.1

**Related Information**

## async_clear_polarity

async_clear_polarity {active_high | active_low | none}

**Read-only** libpin attribute. Returns the active phase of the asynchronous clear pin of a
sequential cell.

**Note:** The value none indicates that the pin is not an asynchronous clear pin.

**Related Information**

## async_preset_polarity

async_preset_polarity {active_high | active_low | none}

**Read-only** libpin attribute. Returns the active phase of the asynchronous preset pin of a
sequential cell.

**Note:** The value none indicates that this pin is not an asynchronous preset pin.

**Related Information**

## base_pin

base_pin _base_pin_

**Read-only** libpin attribute. Returns the reference base pin of this library pin.

**Related Information**

```
Related attribute: (pg_lib_pin) all_q_pin_of_d_pin on page 379
```
```
Related attribute: (pg_lib_pin) async_clear_polarity on page 379
```
```
Related attribute: (pg_lib_pin) async_preset_polarity on page 379
```
```
Related attribute: (pg_lib_pin) base_pin on page 380
```

```
Library—Libpin Attributes
```
January 2019 347 Product Version 18.1

## bundle

bundle _string_list_

**Read-only** libpin attribute. Returns for every pin that is part of a bundle, a string of the
following format:

bundle _bundle_name_ : _bundle_member bundle_member_ ...

For multi-bit cells, all pins that have similar timing or functionality are grouped in a bundle. The
attribute value for all bundle members will be the same.

**Note:** This attribute has no value for single-bit cells.

**Related Information**

## capacitance

capacitance _string_

**Read-only** libpin attribute. Returns the value of the capacitance attribute from the Liberty
library at the pin, cell, or library level depending on the precedence rules.

**Related Information**

## capacitance_max_fall

capacitance_max_fall _max_cap_

**Read-only** libpin attribute. Returns the maximum fall capacitance of the lib_pin.

**Related Information**

```
Related attribute: (pg_lib_pin) bundle on page 380
```
```
Related attribnute: (pg_lib_pin) capacitance on page 380
```
```
Related attributes: (libpin) capacitance_max_rise on page 348
(pg_lib_pin) capacitance_max_fall on page 381
(pg_lib_pin) capacitance_max_rise on page 381
```

```
Library—Libpin Attributes
```
January 2019 348 Product Version 18.1

## capacitance_max_rise

capacitance_max_rise _max_cap_

**Read-only** libpin attribute. Returns the maximum rise capacitance of the lib_pin.

**Related Information**

## capacitance_min_fall

capacitance_min_fall _min_cap_

**Read-only** libpin attribute. Returns the minimum fall capacitance of the lib_pin.

**Related Information**

## capacitance_min_rise

capacitance_min_rise _min_cap_

**Read-only** libpin attribute. Returns the minimum rise capacitance of the lib_pin.

**Related Information**

```
Related attributes: (libpin) capacitance_max_fall on page 347
(pg_lib_pin) capacitance_max_fall on page 381
(pg_lib_pin) capacitance_max_rise on page 381
```
```
Related attributes: (libpin) capacitance_min_rise on page 348
(pg_lib_pin) capacitance_max_fall on page 381
(pg_lib_pin) capacitance_max_rise on page 381
```
```
Related attributes: (libpin) capacitance_min_fall on page 348
(pg_lib_pin) capacitance_max_fall on page 381
```
```
(pg_lib_pin) capacitance_max_rise on page 381
```

```
Library—Libpin Attributes
```
January 2019 349 Product Version 18.1

## capacitance_rf

capacitance_rf _string_

**Read-write** libpin attribute. Specifies the rise and fall capacitive load of the pin in
femtofarads.

**Related Information**

## clock_gate_enable_pin

clock_gate_enable_pin {true | false}

**Read-only** libpin attribute. Indicates if this pin is an enable pin on a clock-gating cell.

**Related Information**

## clock_gate_enable_polarity

clock_gate_enable_polarity {high | low}

**Read-only** libpin attribute. Returns the active phase of the enable pin of a clock-gating
cell.

**Related Information**

```
Affects these commands: syn_generic
syn_map
syn_opt
(pg_lib_pin) capacitance_rf on page 382
```
```
Affects this command: syn_generic
Related attribute: (pg_lib_pin) clock_gate_enable_pin on page 382
```
```
Related attribute: (pg_lib_pin) clock_gate_enable_polarity on page 383
```

```
Library—Libpin Attributes
```
January 2019 350 Product Version 18.1

## clock_polarity

clock_polarity {active_high | active_low | none}

**Read-only** libpin attribute. Returns the active phase of the clock pin of a sequential cell

**Note:** The value none indicates that this pin is not a clock pin of a sequential cell.

## direction

direction {internal | in | out | inout}

**Read-only** libpin attribute. Returns the direction of the pin.

**Related Information**

## drive_resistance

drive_resistance _int_

**Read-only** libpin attribute. Returns the approximate drive resistance of the pin in Ohm.

**Related Information**

## driver_type

driver_type {bus_hold | open_drain | open_source | pull_up | pull_down
| resistive | resistive_0 | resistive_1}

**Read-only** libpin attribute. Returns the driver type of the output or inout pin.

If the pin is an inout pin, the attribute can have a driver type for the input and output. In this
case the following applies:

■ if pull_up or pull_down is returned with open_drain, the pull_up or pull_down
value will be applied to the input, while the open_drain will be applied to the output

■ if the value returned is bus_hold, it will be applied to the input and output

```
Related attributes: (base_pin) direction on page 339
(pg_lib_pin) direction on page 383
```
```
Related attribute: (pg_lib_pin) drive_resistance on page 383
```

```
Library—Libpin Attributes
```
January 2019 351 Product Version 18.1

■ if the value returned is not bus_hold, it will be applied to the output.

For output pins only one of the possible values can be returned.

**Note:** This attribute has no value for input pins.

**Related Information**

## fanout_load

fanout_load _float_

**Read-only** libpin attribute. Specifies the internal fanout of the input pin. Resolution is
1/1000. Typical units are standard loads or pin count.

**Related Information**

## from_lib_arcs

from_lib_arcs _string_

**Read-only** libpin attribute. Returns a list of outgoing timing arcs.

**Related Information**

## function

function _string_

**Read-only** libpin attribute. Specifies the value (Boolean expression) of an output pin as a
function of the cell’s input or inout pins.

```
Related command: report dft_violations
Related attribute: (pg_lib_pin) driver_type on page 384
```
```
Related attribute: (pg_lib_pin) fanout_load on page 384
```
```
Related attribute: (pg_lib_pin) from_lib_arcs on page 385
```

```
Library—Libpin Attributes
```
January 2019 352 Product Version 18.1

**Example**

legacy_genus:/libraries/tutorial/libcells> get_att function nor2/Y
(A + B)’

**Related Information**

## function_type

function_type {none | async_clear | async_preset | clear | clock
| clock_gate_enable | data_enable | ground | latch_enable | power
| preset | scan_out | scan_in | scan_enable | tristate_enable}

**Read-only** libpin attribute. Returns the function of the pin.

**Example**

legacy_genus:/libraries/tutorial/libcells> get_att function_type DFFNRX1/RN
async_clear

**Related Information**

## generated_clock

generated_clock _string_

**Read-only** libpin attribute. Returns the Liberty attributes and corresponding values that
were specified in the generated_clock group for the libcell to which this pin belongs.

The following Liberty attributes _can_ be specified in a generated_clock group:

■ clock_pin

■ master_pin

■ divided_by

■ multipled_by

■ invert

■ duty_cycle

```
Related attribute: (pg_lib_pin) function on page 385
```
```
Related attribute: (pg_lib_pin) function_type on page 385
```

```
Library—Libpin Attributes
```
January 2019 353 Product Version 18.1

■ edges

■ shifts

## ground

ground {false | true}

**Read-only** libpin attribute. Indicates if the libpin is a ground pin.

## higher_drive_pin

higher_drive_pin ( _libpin_ | _pg_lib_pin_ }

**Read-only** libpin attribute. Returns the path to the library pin of a cell that has the same
functionality, but has a higher drive strength. If your library contains several cells with the
same functionality, this attribute points to the pin with the next higher drive strength. The
attribute value on the pin with the highest drive strength is an empty string.

**Related Information**

## input

input {true | false}

**Read-only** libpin attribute. Indicates if this pin is an input pin.

## is_always_on

is_always_on {false | true}

_Default_ : false

**Read-write** libpin attribute. Indicates if this pin is an always-on pin on an always-on cell.

**Related Information**

```
Related attribute: (pg_lib_pin) higher_drive_pin on page 386
```
```
Set by this command: read_power_intent
Related attributes: (base_pin) is_always_on on page 339
```

```
Library—Libpin Attributes
```
January 2019 354 Product Version 18.1

## is_analog

is_analog {true | false}

**Read-only** libpin attribute. Indicates if this pin is analog signal pin.

**Related Information**

## is_async

is_async {false| true}

**Read-only** libpin attribute. Indicates whether this pin is an asynchronous pin.

**Related Information**

## is_clock

is_clock {false| true}

**Read-only** libpin attribute. Indicates whether this pin is a clock pin.

**Related Information**

## is_clock_gate_clock

is_clock_gate_clock {false | true}

**Read-only** libpin attribute. Indicates if this pin is a clock pin on a clock-gating cell.

**Related Information**

```
R (pg_lib_pin) is_always_on on page 386
```
```
Related attribute: (base_pin) is_analog on page 340
```
```
Related attribute: (pg_lib_pin) is_async on page 386
```
```
Affects this command: syn_generic
Related attribute: (pg_lib_pin) is_clock_gate_clock on page 387
```

```
Library—Libpin Attributes
```
January 2019 355 Product Version 18.1

## is_clock_gate_enable

is_clock_gate_enable {false | true}

**Read-only** libpin attribute. Indicates if this pin is an enable pin on a clock-gating cell.

**Related Information**

## is_clock_gate_obs

is_clock_gate_obs {false | true}

**Read-only** libpin attribute. Indicates if this pin is an observable pin on a clock-gating cell.

**Related Information**

## is_clock_gate_out

is_clock_gate_out {false | true}}

**Read-only** libpin attribute. Indicates if this pin is an output pin on a clock-gating cell.

**Related Information**

## is_clock_gate_reset

is_clock_gate_reset {false | true}

**Read-only** libpin attribute. Indicates if this pin is an asynchronous reset pin on a clock-
gating cell.

```
Affects this command: syn_generic
Related attribute: (pg_lib_pin) is_clock_gate_enable on page 387
```
```
Affects this command: syn_generic
Related attribute: (pg_lib_pin) is_clock_gate_obs on page 387
```
```
Affects this command: syn_generic
Related attribute: (pg_lib_pin) is_clock_gate_out on page 387
```

```
Library—Libpin Attributes
```
## January 2019 19 Product Version 18.

**Related Information**

## is_clock_gate_test

is_clock_gate_test {false | true}

**Read-only** libpin attribute. Indicates if this pin is a test pin on a clock-gating cell.

**Related Information**

## is_clock_isolation_clock_pin

is_clock_isolation_clock_pin {false | true}

**Read-only** libpin attribute. Indicates if this pin is the clock pin of a clock isolation cell.

**Related Information**

## is_data

is_data {false | true}

**Read-only** libpin attribute. Indicates if this pin is a data pin.

**Related Information**

```
Affects this command: syn_generic
```
```
Related attribute: (pg_lib_pin) is_clock_gate_reset on page 388
```
```
Affects this command: syn_generic
Related attribute: (pg_lib_pin) is_clock_gate_test on page 388
```
```
Related attributes: (base_pin) is_clock_isolation_clock_pin on page 340
(pg_lib_pin) is_clock_isolation_clock_pin on page 388
```
```
Related attribute: (pg_lib_pin) is_data on page 389
```

```
Library—Libpin Attributes
```
January 2019 357 Product Version 18.1

## is_generated_clock

is_generated_clock _string_

**Read-only** libpin attribute. Returns the Liberty attributes and corresponding values that
were specified in the generated_clock group for the libcell to which this pin belongs.

The following Liberty attributes _can_ be specified in a generated_clock group:

■ clock_pin

■ master_pin

■ divided_by

■ multipled_by

■ invert

■ duty_cycle

■ edges

■ shifts

**Related Information**

## is_ground

is_ground {false | true}

**Read-only** libpin attribute. Indicates if the pin is a ground pin.

**Related Information**

```
Related attribute: (pg_lib_pin) is_generated_clock on page 389
```
```
Related attribute: (pg_lib_pin) is_ground on page 389
```

```
Library—Libpin Attributes
```
January 2019 358 Product Version 18.1

## is_inverted

is_inverted {false | true}

**Read-only** libpin attribute. Indicates if this pin is an inverted lib pin.

**Related Information**

## is_iq_function

is_iq_function {true | false}

**Read-only** libpin attribute. Indicates if this pin is an IQ (noninverting output) pin.

**Related Information**

## is_iqn_function

is_iqn_function {true | false}

**Read-only** libpin attribute. Indicates if this pin is an IQN (inverting output) pin.

**Related Information**

## is_isolated

is_isolated {false| true}

**Read-only** libpin attribute. Indicates if this pin is internally isolated and does not require
the insertion of an external isolation cell.

**Related Information**

```
Related attribute: (pg_lib_pin) is_inverted on page 390
```
```
Related attribute: (pg_lib_pin) is_iq_function on page 390
```
```
Related attribute: (pg_lib_pin) is_iqn_function on page 390
```
```
Related attribute: (pg_lib_pin) is_isolated on page 390
```

```
Library—Libpin Attributes
```
January 2019 359 Product Version 18.1

## is_isolation_cell_enable

is_isolation_cell_enable {false | true}

_Default_ : false

**Read-write** libpin attribute. Indicates if this pin is the enable pin of an isolation cell.

**Related Information**

## is_level_shifter_enable

is_level_shifter_enable {false | true}

_Default_ : false

**Read-write** libpin attribute. Indicates if this pin is the enable pin of a level shifter cell.

**Related Information**

## is_pad

is_pad {false | true}

**Read-only** libpin attribute. Indicates if the lib_pin is a pad pin.

**Related Information**

```
Related attributes: is_isolation_cell on page 315
(base_pin) is_isolation_cell_enable on page 341
(pg_lib_pin) is_isolation_cell_enable on page 391
```
```
Related attributes: (base_pin) is_level_shifter_enable on page 341
(pg_lib_pin) is_level_shifter_enable on page 391
```
```
Related attribute: (pg_lib_pin) is_pad on page 391
```

```
Library—Libpin Attributes
```
January 2019 360 Product Version 18.1

## is_power

is_power {false | true}

**Read-only** libpin attribute. Indicates if the pin is a power pin.

**Related Information**

## is_scan_out

is_scan_out {false| true}

**Read-only** libpin attribute. Indicates whether the pin is a scan data output pin.

**Related Information**

## is_scan_out_inverted

is_scan_out_inverted {false| true}

**Read-only** libpin attribute. Indicates whether the pin is a scan data output pin.

**Related Information**

## is_std_cell_main_rail

is_std_cell_main_rail {false | true}

**Read-only** libpin attribute. Indicates whether this pin is a primary power pin on the main
rail in the cell.

**Related Information**

```
Related attribute: (pg_lib_pin) is_power on page 392
```
```
Related attribute: (pg_lib_pin) is_scan_out on page 392
```
```
Related attribute: (pg_lib_pin) is_scan_out_inverted on page 392
```
```
Related attribute: (pg_lib_pin) is_std_cell_main_rail on page 392
```

```
Library—Libpin Attributes
```
January 2019 361 Product Version 18.1

## is_tristate

is_tristate {true | false}

**Read-only** libpin attribute. Indicates whether the pin is a tristate output.

**Related Information**

## is_unconnected

is_unconnected {false| true}

**Read-only** libpin attribute. Indicates whether the pin is connected.

**Related Information**

## isolation_enable_condition

isolation_enable_condition _string_

**Read-only** libpin attribute. Returns the condition of isolation for an internally isolated pin.
The ocndition is specified as a Boolean expression in terms of input and inout pins.

**Related Information**

## isolation_enable_phase

isolation_enable_phase {active_high | active_low | none}

**Read-only** libpin attribute. Returns the active phase of the isolation enable pin of an
isolation cell.

**Note:** The value none indicates that this pin is not an isolation enable pin.

```
Related attribute: (pg_lib_pin) is_tristate on page 393
```
```
Related attributes: (base_pin) is_unconnected on page 342
(pg_lib_pin) is_unconnected on page 393
```
```
Related attribute: (pg_lib_pin) isolation_enable_condition on page 393
```

```
Library—Libpin Attributes
```
January 2019 362 Product Version 18.1

**Related Information**

## is_power_switch_enable

is_power_switch_enable {false | true}

_Default_ : false

**Read-write** libpin attribute. Indicates if this pin is the enable pin of a power switch cell.

**Related Information**

## latch_enable_polaity

latch_enable_polarity {active_high | active_low | none}

**Read-only** libpin attribute. Returns the active phase of the latch enable pin of a sequential
cell.

**Note:** The value none indicates that this pin is not a latch input enable.

**Related Information**

## level_shifter_enable_pin

level_shifter_enable_pin {false | true}

_Default_ : false

**Read-write** libpin attribute. Indicates if this pin is the enable pin of a level shifter cell.

**Related Information**

```
Related attribute: (pg_lib_pin) isolation_enable_phase on page 393
```
```
Related attribute: (base_pin) is_power_switch_enable on page 341
```
```
Related attribute: (pg_lib_pin) latch_enable_polarity on page 394
```
```
Related attribute: is_level_shifter on page 315
```

```
Library—Libpin Attributes
```
January 2019 363 Product Version 18.1

## lib_cell

lib_cell _lib_cell_

**Read-only** libpin attribute. Returns the lib_cell that this pin belongs to.

**Related Information**

## liberty_attributes

liberty_attributes _string_

**Read-only** libpin attribute. Returns a list of Liberty attributes and values that were
specified for this pin in the library.

**Related Information**

## lower_drive_pin

lower_drive_pin ( _libpin_ | _pg_lib_pin_ }

**Read-only** libpin attribute. Returns the path to the library pin of a cell that has the same
functionality, but has a lower drive strength. If your library contains several cells with the same
functionality, this attribute points to the pin with the next lower drive strength. The attribute
value on the pin with the lowest drive strength is an empty string.

```
Related attributes: (lib_arc) lib_cell on page 409
(pg_lib_pin) lib_cell on page 394
(seq_function) lib_cell on page 412
```
```
Related attributes: (library) liberty_attributes on page 281
(libcell) liberty_attributes on page 323
(libarc) liberty_attributes on page 409
(pg_lib_pin) liberty_attributes on page 394
(operating conditions) liberty_attributes on page 413
(wireload) liberty_attributes on page 417
```

```
Library—Libpin Attributes
```
January 2019 364 Product Version 18.1

**Related Information**

## max_capacitance

max_capacitance _float_

_Default_ : inf

**Read-write** libpin attribute. Specifies the maximum capacitance in femtofarads that an
output pin can drive.

**Note:** This attribute has no value for input pins.

**Related Information**

## max_fanout

max_fanout _float_

**Read-write** libpin attribute. Specifies the maximum fanout that an output pin of the library
cell can drive.

**Note:** This attribute has no value for input pins.

**Related Information**

```
Related attributes: (lib_pin) higher_drive_pin on page 353
```
```
(pg_lib_pin) higher_drive_pin on page 386
(pg_lib_pin) lower_drive_pin on page 395
```
```
Affected by this attribute: ignore_library_drc on page 812
Related attributes: (design) max_capacitance on page 823
(port) max_capacitance on page 937
```
```
Affected by this attribute: ignore_library_drc on page 812
Related attributes: (design) max_fanout on page 824
(port) max_fanout on page 938
```

```
Library—Libpin Attributes
```
January 2019 365 Product Version 18.1

## max_transition

max_transition _float_

_Default_ : inf

**Read-write** libpin attribute. Specifies the maximum acceptable transition time (in
picoseconds) on the library pin.. This attribute applies to input and output pins.

**Related Information**

## min_capacitance

min_capacitance _float_

_Default_ : 0.0

**Read-write** libpin attribute. Specifies the minimum capacitance in femtofarads that an
output pin can drive.

Minimum DRC values are used to ensure the predictability of the timing by ensuring it falls
within the characterization range, and to ensure that high drive cells are only used when
needed.

**Note:** This attribute has no value for input pins.

**Related Information**

## min_fanout

min_fanout _float_

**Read-write** libpin attribute. Specifies the minimum fanout that an output pin of the library
cell can drive.

```
Affected by this attribute: ignore_library_drc on page 812
Related attributes: (design) max_transition on page 825
(pg_lib_pin) max_transition on page 396
(port) max_transition on page 939
```
```
Related attribute: (pg_lib_pin) min_capacitance on page 396
```

```
Library—Libpin Attributes
```
January 2019 366 Product Version 18.1

Minimum DRC values are used to ensure the predictability of the timing by ensuring it falls
within the characterization range, and to ensure that high drive cells are only used when
needed.

**Note:** This attribute has no value for input pins.

**Related Information**

## min_transition

min_transition _float_

_Default_ : 0.0

**Read-write** libpin attribute. Specifies the minimum acceptable transition time on the
library pin. This attribute applies to input and output pins.

Minimum DRC values are used to ensure the predictability of the timing by ensuring it falls
within the characterization range, and to ensure that high drive cells are only used when
needed.

**Related Information**

## mother_power

mother_power {pg_lib_pin|lib_pin}

**Read-only** libpin attribute. Returns the mother pin of the switched power of a power switch
cell.

**Related Information**

```
Related attribute: (pg_lib_pin) min_fanout on page 397
```
```
Related attribute: (pg_lib_pin) min_transition on page 397
```
```
Related attributes (pg_lib_pin) mother_power on page 398
```

```
Library—Libpin Attributes
```
## January 2019 20 Product Version 18.

## non_seq_setup_arc

non_seq_setup_arc {false | true}

**Read-only** libpin attribute. Specifies whether the pin has an enabled non_seq_setup
timing arc.

**Related Information**

## outgoing_timing_arcs

outgoing_timing_arcs _string_

**Read-only** libpin attribute. Returns a list of outgoing timing arcs.

## output

output {true | false}

**Read-only** libpin attribute. Indicates if this pin is an output.

## pad

pad {true | false}

**Read-only** libpin attribute. Indicates if the libpin is a pad pin.

**Related Information**

## pg_type

pg_type _string_

**Read-write** libpin attribute. Specifies the pg_type info of the pin. This corresponds to the
value of the pg_type Liberty pin attribute.

```
Related attribute: (libcell) non_seq_setup_arc on page 328
(pg_lib_pin) non_seq_setup_arc on page 398
```
```
Related attribute: pad on page 329
```

```
Library—Libpin Attributes
```
January 2019 368 Product Version 18.1

**Related Information**

## physical_connection

physical_connection _string_

**Read-only** libpin attribute. Returns the physical_connection info of the power or ground
pin. This corresponds to the value of the physical_connection Liberty pin attribute.

**Related Information**

## polarity

polarity {high | low}

_Default:_ high

**Read-write** libpin attribute. Specifies the polarity of the test or reset pin of an integrated
clock-gating cell.

**Related Information**

## power

power {false | true}

**Read-only** libpin attribute. Indicates if the libpin is a power pin.

```
Related attributes: (base_pin) pg_type on page 342
```
```
(pg_base_pin) pg_type on page 378
(pg_lib_pin) pg_type on page 398
```
```
Related attribute: (pg_lib_pin) physical_connection on page 399
```
```
Related attributes: lp_insert_clock_gating on page 1819
lp_clock_gating_control_point on page 1834
```

```
Library—Libpin Attributes
```
January 2019 369 Product Version 18.1

## power_gating_class

power_gating_pin_class _string_

**Read-write** libpin attribute. Specifies the class of the power gating pin of a state-retention
cell. The value is of the form power_pin_x, where x can take an integer value from 1 through
5.

**Note:** The value corresponds to the first part of the power_gating_pin pin Liberty attribute
value.

**Related Information**

## power_gating_pin_phase

power_gating_pin_phase {none | active_low | active_high}

_Default_ : none

**Read-write** libpin attribute. Specifies the active phase of the pin of a state-retention cell.

■ active_low indicates that an active low signal (0) applied to this pin puts the gate in
sleep mode.

■ active_high indicates that an active high signal (1) applied to this pin puts the gate
into sleep mode.

The value of this attribute is the opposite of the value of the power_gating_pin pin Liberty
attribute.

**Note:** The value none indicates that the pin is not a power gating pin.

**Related Information**

```
Related attributes: (pg_lib_pin) power_gating_class on page 399
```
```
Related attributes: (pg_lib_pin) power_gating_polarity on page 400
power_gating_cell on page 330
power_gating_cell_type on page 330
power_gating_class on page 369
```

```
Library—Libpin Attributes
```
January 2019 370 Product Version 18.1

## power_gating_polarity

power_gating_polarity {none | active_low | active_high}

_Default_ : none

**Read-write** libpin attribute. Specifies the active phase of the pin of a state-retention cell.

■ active_low indicates that an active low signal (0) applied to this pin puts the gate in
sleep mode.

■ active_high indicates that an active high signal (1) applied to this pin puts the gate
into sleep mode.

The value of this attribute is the opposite of the value of the power_gating_pin pin Liberty
attribute.

**Note:** The value none indicates that the pin is not a power gating pin.

**Related Information**

## pulse_clock

pulse_clock _string_

**Read-only** libpin attribute. Returns the attribute value of the Liberty pulse_clock pin
attribute.

**Related Information**

## rail_connection

rail_connection _string_

**Read-only** libpin attribute. Returns the rail connection of the pin.

```
Related attributes: (pg_lib_pin) power_gating_pin_phase on page 400
power_gating_cell on page 330
power_gating_cell_type on page 330
power_gating_class on page 369
```
```
Related attribute: (pg_lib_pin) pulse_clock on page 401
```

```
Library—Libpin Attributes
```
January 2019 371 Product Version 18.1

**Related Information**

## related_bias_pin

related_bias_pin ( _libpins_ | _pg_lib_pins_ }

**Read-only** libpin attribute. Defines all bias pins associated with a signal pin.

**Related Information**

## related_ground_pin

related_ground_pin ( _libpin_ | _pg_lib_pin_ }

**Read-only** libpin attribute. Associates a predefined ground pin with the specified library
pin.

**Related Information**

## related_power_pin

related_power_pin ( _libpin_ | _pg_lib_pin_ }

**Read-only** libpin attribute. Associates a predefined power pin with the specified library
pin.

**Related Information**

## scan_enable_polarity

scan_enable_polarity {active_high | active_low | none}

```
Related attribute: (pg_lib_pin) rail_connection on page 401
```
```
Related attribute: (pg_lib_pin) related_bias_pin on page 401
```
```
Related attributes: (base_pin) related_ground_pin on page 342
```
```
Related attributes: (base_pin) related_power_pin on page 343
```

```
Library—Libpin Attributes
```
January 2019 372 Product Version 18.1

**Read-only** libpin attribute. Returns the active phase of the scan enable pin of a scan flip-
flop.

**Note:** The value none indicates that the pin is not a scan enable pin.

**Related Information**

## scan_in_polarity

scan_in_polarity {active_high | active_low | none}

**Read-only** libpin attribute. Returns the active phase of the scan data input pin of a scan
flip-flop.

The value none indicates that the pin is not a scan data input pin.

**Related Information**

## signal_level

signal_level _string_

**Read-only** libpin attribute. Returns the name of the power supply that the pin is connected
to. This information is defined in the .lib file through the input_signal_level
(output_signal_level) attribute for an input (output) pin.

**Related Information**

## slew_threshold_percent_fall_high

slew_threshold_percent_fall_high _float_

**Read-only** libpin attribute. Returns the value of the higher threshold point used for
modeling the delay of a falling transition at the pin.

```
Related attributes: (pg_lib_pin) scan_enable_polarity on page 402
```
```
Related attributes: (pg_lib_pin) scan_in_polarity on page 402
```
```
Related attributes: (pg_lib_pin) signal_level on page 402
```

```
Library—Libpin Attributes
```
January 2019 373 Product Version 18.1

## slew_threshold_percent_fall_low

slew_threshold_percent_fall_low _float_

**Read-only** libpin attribute. Returns the value of the lower threshold point used for
modeling the delay of a falling transition at the pin.

## slew_threshold_percent_rise_high

slew_threshold_percent_rise_high _float_

**Read-only** libpin attribute. Returns the value of the higher threshold point used for
modeling the delay of a rising transition at the pin.

## slew_threshold_percent_rise_low

slew_threshold_percent_rise_low _float_

**Read-only** libpin attribute. Returns the value of the lower threshold point used for
modeling the delay of a rising transition at the pin.

## stack_via_list

stack_via_list _string_

**Read-write** libpin attribute. Specifies a list of stacked vias (via pillar) to be used for this
pin. Set this attribtue before spatial or physical optimization.

**Related Information**

## stack_via_required

stack_via_required {false |true}

_Default_ : false

**Read-write** libpin attribute. Specifies whether a list of stacked vias (via pillar) must be
used for all its pins in the design. A list of stacked vias (via pillar) must be defined for this
library pin through the stack_vias_list attribute.

```
Related attributes: (pg_lib_pin) stack_via_list on page 403
```

```
Library—Libpin Attributes
```
January 2019 374 Product Version 18.1

**Related Information**

## switch_off_enable_polarity

switch_off_enable_polarity {none | active_low | active_high}

**Read-only** libpin attribute. Returns the phase of the switch-off enable pin.

**Note:** The value none indicates that the pin is not a switch-off enable pin pin.

## sync_clear_polarity

sync_clear_polarity {active_high | active_low | none}

**Read-only** libpin attribute. Returns the active phase of the synchronous clear pin of a
sequential cell.

**Note:** The value none indicates that the pin is not a synchronous clear pin.

**Related Information**

## sync_enable_polarity

sync_enable_polarity {active_high | active_low | none}

**Read-only** libpin attribute. Returns the active phase of the synchronous enable pin of a
sequential cell.

The value none indicates that the pin is not a synchronous enable pin.

**Related Information**

## sync_preset_polarity

sync_preset_polarity {active_high | active_low | none}

```
Related attributes: (pg_lib_pin) stack_via_required on page 403
```
```
Related attributes: (pg_lib_pin) sync_clear_polarity on page 403
```
```
Related attributes: (pg_lib_pin) sync_enable_polarity on page 404
```

```
Library—Libpin Attributes
```
January 2019 375 Product Version 18.1

**Read-only** libpin attribute. Returns the active phase of the synchronous preset pin of a
sequential cell.

**Note:** The value none indicates that this pin is not an synchronous preset pin.

**Related Information**

## tied_to

tied_to _string_

**Read-only** libpin attribute. Returns the value to which the power or ground libpin is tied.

**Related Information**

## to_lib_arcs

to_lib_arcs _string_

**Read-only** libpin attribute. Returns a list of incoming timing arcs.

**Related Information**

## tristate

tristate {true | false}

**Read-only** libpin attribute. Indicates if this pin is a tristate output.

**Related Information**

```
Related attributes: (pg_lib_pin) sync_preset_polarity on page 404
```
```
Related attribute: (base_pin) tied_to on page 343
(pg_base_pin) tied_to on page 378
(pg_lib_pin) tied_to on page 404
```
```
Related attribute: (pg_lib_pin) to_lib_arcs on page 405
```
```
Related attributes: (instance) tristate on page 1365
```

```
Library—Libpin Attributes
```
January 2019 376 Product Version 18.1

## use

use {signal | analog | clock | ground | power}

**Read-only** libpin attribute. Returns the use of the pin. If the cell was read from a library in
Liberty format, the use will be signal. If a LEF library is read later, the value of this attribute
might change if the pin’s use was defined through the USE statement in the LEF library.

**Related Information**

## user_function

user_function _string_

**Read-write** libpin attribute. Specifies the user-defined function for the cell on the output
pin.

**Related Information**

## voltage_name

voltage_name _float_

**Read-only** lib_pin attribute. Returns the attribute value of the Liberty voltage_name pin
attribute in case the library pin is a power or ground pin.

**Related Information**

```
(libcell) tristate on page 337
```
```
Related attributes: lef_library on page 468
library on page 469
```
```
Related attributes: (pg_lib_pin) user_function on page 406
```
```
Related attribute: (pg_lib_pin) voltage_name on page 406
```

```
Library—Libpin Attributes
```
January 2019 377 Product Version 18.1

## voltage_value

voltage_value _float_

**Read-only** libpin attribute. Specifies the voltage value in case the library pin is a power or
ground pin.

**Related Information**

## x_offset

x_offset _float_

**Read-only** libpin attribute. Specifies the x-offset (in microns) of the corresponding LEF
cell.

**Related Information**

## y_offset

y_offset _float_

**Read-only** libpin attribute. Specifies the y-offset (in microns) of the corresponding LEF
cell.

**Related Information**

```
Related attribute: (pg_lib_pin) voltage_value on page 406
```
```
Related attributes: (pg_lib_pin) x_offset on page 406
```
```
Related attributes: (pg_lib_pin) y_offset on page 407
```

```
Library—pg_base_pin Attributes
```
January 2019 378 Product Version 18.1

## pg_base_pin Attributes

## base_cell

base_cell _object_

**Read-only** pg_base_pin attribute. Returns the base_cell that this pg_base_pin belongs to.

**Related Information**

## pg_type

pg_type _string_

**Read-write** pg_base_pin attribute. Specifies the pg_type info of the pin. This corresponds
to the value of the pg_type Liberty pin attribute.

**Related Information**

**tied_to**

tied_to _string_

**Read-only** libpin attribute. Returns the value to which the power or ground libpin is tied.

**Related Information**

```
Related attributes: (base_pin) base_cell on page 339
(libcell) base_cell on page 305
```
```
Related attributes: (base_pin) pg_type on page 342
(libpin) pg_type on page 367
(pg_lib_pin) pg_type on page 398
```
```
Related attribute: (base_pin) tied_to on page 343
(libpin) tied_to on page 375
(pg_lib_pin) tied_to on page 404
```

```
Library—pg_lib_pin Attributes
```
January 2019 379 Product Version 18.1

**pg_lib_pin Attributes**

**all_q_pin_of_d_pin**

all_q_pin_of_d_pin pg_ _lib_pin_

**Read-only** pg_lib_pin attribute. Returns the output pin(s) that corresponds to the data pin
of the sequential cell. Use this for sequential cells with multiple data pins and output pins.

**Example**

Assume lib_cell mycell has the following data pins: D1, D2, S

To find the corresponding output (Q) pin for data pin D1, use the following command:

legacy_genus:/> get_attr all_q_pin_of_d_pin mycell/D1
/libraries/mylib/lib_cells/mycell/Q

**Related Information**

**async_clear_polarity**

async_clear_polarity {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the asynchronous clear pin
of a sequential cell.

**Note:** The value none indicates that the pin is not an asynchronous clear pin.

**Related Information**

**async_preset_polarity**

async_preset_polarity {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the asynchronous preset pin
of a sequential cell.

**Note:** The value none indicates that this pin is not an asynchronous preset pin.

```
Related attribute: (libpin) all_q_pin_of_d_pin on page 345
```
```
Related attribute: (libpin) async_clear_polarity on page 346
```

```
Library—pg_lib_pin Attributes
```
January 2019 380 Product Version 18.1

**Related Information**

**base_pin**

base_pin _base_pin_

**Read-only** pg_lib_pin attribute. Returns the reference base pin of this library pin.

**Related Information**

**bundle**

bundle _string_list_

**Read-only** pg_lib_pin attribute. Returns for every pin that is part of a bundle, a string of
the following format:

bundle _bundle_name_ : _bundle_member bundle_member_ ...

For multi-bit cells, all pins that have similar timing or functionality are grouped in a bundle. The
attribute value for all bundle members will be the same.

**Note:** This attribute has no value for single-bit cells.

**Related Information**

**capacitance**

capacitance _string_

**Read-only** pg_lib_pin attribute. Returns the value of the capacitance attribute from the
Liberty library at the pin, cell, or library level depending on the precedence rules.

**Related Information**

```
Related attribute: (libpin) async_preset_polarity on page 346
```
```
Related attribute: (libpin) base_pin on page 346
```
```
Related attribute: (libpin) bundle on page 347
```
```
Related attribute: (libpin) capacitance on page 347
```

```
Library—pg_lib_pin Attributes
```
January 2019 381 Product Version 18.1

**capacitance_max_fall**

capacitance_max_fall _max_cap_

**Read-only** pg_lib_pin attribute. Returns the maximum fall capacitance of the pg_lib_pin.

**Related Information**

**capacitance_max_rise**

capacitance_max_rise _max_cap_

**Read-only** pg_lib_pin attribute. Returns the maximum rise capacitance of the pg_lib_pin.

**Related Information**

**capacitance_min_fall**

capacitance_min_fall _min_cap_

**Read-only** pg_lib_pin attribute. Returns the minimum fall capacitance of the pg_lib_pin.

**Related Information**

```
Related attributes: (libpin) capacitance_max_fall on page 347
(libpin) capacitance_max_rise on page 348
(pg_lib_pin) capacitance_max_rise on page 381
```
```
Related attributes: (libpin) capacitance_max_fall on page 347
(libpin) capacitance_max_rise on page 348
(pg_lib_pin) capacitance_max_fall on page 381
```
```
Related attributes: (libpin) capacitance_min_fall on page 348
(libpin) capacitance_min_rise on page 348
```
```
(pg_lib_pin) capacitance_min_rise on page 382
```

```
Library—pg_lib_pin Attributes
```
January 2019 382 Product Version 18.1

**capacitance_min_rise**

capacitance_min_rise _min_cap_

**Read-only** pg_lib_pin attribute. Returns the minimum rise capacitance of the pg_lib_pin.

**Related Information**

**capacitance_rf**

capacitance_rf _string_

**Read-write** pg_lib_pin attribute. Specifies the rise and fall capacitive load of the pin in
femtofarads.

**Related Information**

**clock_gate_enable_pin**

clock_gate_enable_pin {true | false}

**Read-only** pg_lib_pin attribute. Indicates if this pin is an enable pin on a clock-gating cell.

**Related Information**

```
Related attributes: (libpin) capacitance_min_fall on page 348
(libpin) capacitance_min_rise on page 348
(pg_lib_pin) capacitance_min_fall on page 381
```
```
Affects these commands: syn_generic
syn_map
syn_opt
(libpin) capacitance_rf on page 349
```
```
Affects this command: syn_generic
Related attribute: (libpin) clock_gate_enable_pin on page 349
```

```
Library—pg_lib_pin Attributes
```
January 2019 383 Product Version 18.1

**clock_gate_enable_polarity**

clock_gate_enable_polarity {high | low}

**Read-only** pg_lib_pin attribute. Returns the active phase of the enable pin of a clock-
gating cell.

**Related Information**

**clock_polarity**

clock_polarity {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the clock pin of a sequential
cell

**Note:** The value none indicates that this pin is not a clock pin of a sequential cell.

**Related Information**

**direction**

direction {internal | in | out | inout}

**Read-only** pg_lib_pin attribute. Returns the direction of the library pin.

**Related Information**

**drive_resistance**

drive_resistance _int_

**Read-only** pg_lib_pin attribute. Returns the approximate drive resistance of the pin in
Ohm.

```
Related attributes: (libpin) clock_gate_enable_polarity on page 349
```
```
Related attribute: (libpin) clock_polarity on page 350
```
```
Related attributes: (base_pin) direction on page 339
(libpin) direction on page 350
```

```
Library—pg_lib_pin Attributes
```
January 2019 384 Product Version 18.1

**Related Information**

**driver_type**

driver_type {bus_hold | open_drain | open_source | pull_up | pull_down
| resistive | resistive_0 | resistive_1}

**Read-only** pg_lib_pin attribute. Returns the driver type of the output or inout pin.

If the pin is an inout pin, the attribute can have a driver type for the input and output. In this
case the following applies:

■ if pull_up or pull_down is returned with open_drain, the pull_up or pull_down
value will be applied to the input, while the open_drain will be applied to the output

■ if the value returned is bus_hold, it will be applied to the input and output

■ if the value returned is not bus_hold, it will be applied to the output.

For output pins only one of the possible values can be returned.

**Note:** This attribute has no value for input pins.

**Related Information**

**fanout_load**

fanout_load _float_

**Read-only** pg_lib_pin attribute. Specifies the internal fanout of the input pin. Resolution
is 1/1000. Typical units are standard loads or pin count.

**Related Information**

```
Related attributes: (libpin) drive_resistance on page 350
```
```
Related attribute: (libpin) driver_type on page 350
```
```
Related attribute: (libpin) fanout_load on page 351
```

```
Library—pg_lib_pin Attributes
```
January 2019 385 Product Version 18.1

**from_lib_arcs**

from_lib_arcs _string_

**Read-only** pg_lib_pin attribute. Returns a list of outgoing timing arcs.

**Related Information**

**function**

function _string_

**Read-only** pg_lib_pin attribute. Specifies the value (Boolean expression) of an output pin
as a function of the cell’s input or inout pins.

**Example**

legacy_genus:/libraries/tutorial/lib_cells> get_att function nor2/Y
(A + B)’

**Related Information**

**function_type**

function_type {none | async_clear | async_preset | clear | clock
| clock_gate_enable | data_enable | ground | power | preset
| scan_out | scan_in | scan_enable | scan_enable}

**Read-only** pg_lib_pin attribute. Returns the function of the pin.

**Related Information**

```
Related attribute: (libpin) from_lib_arcs on page 351
```
```
Related attribute: (libpin) function on page 351
```
```
Related attribute: (libpin) function_type on page 352
```

```
Library—pg_lib_pin Attributes
```
January 2019 386 Product Version 18.1

**higher_drive_pin**

higher_drive_pin ( _libpin_ | _pg_lib_pin_ }

**Read-only** pg_lib_pin attribute. Returns the path to the library pin of a cell that has the
same functionality, but has a higher drive strength. If your library contains several cells with
the same functionality, this attribute points to the pin with the next higher drive strength. The
attribute value on the pin with the highest drive strength is an empty string.

**Related Information**

**is_always_on**

is_always_on {false | true}

_Default_ : false

**Read-write** pg_lib_pin attribute. Indicates if this pin is an always-on pin on an always-on
cell.

**Related Information**

**is_async**

is_async {false| true}

**Read-only** pg_lib_pin attribute. Indicates whether this pin is an asynchronous pin.

**Related Information**

```
Related attribute: (libpin) higher_drive_pin on page 353
```
```
Related attributes: (base_pin) is_always_on on page 339
(libpin) is_always_on on page 353
```
```
Related attribute: (libpin) is_async on page 354
```

```
Library—pg_lib_pin Attributes
```
January 2019 387 Product Version 18.1

**is_clock_gate_clock**

is_clock_gate_clock {false | true}

**Read-only** pg_lib_pin attribute. Indicates if this pin is a clock pin on a clock-gating cell.

**Related Information**

**is_clock_gate_enable**

is_clock_gate_enable {false | true}

**Read-only** pg_lib_pin attribute. Indicates if this pin is an enable pin on a clock-gating cell.

**Related Information**

**is_clock_gate_obs**

is_clock_gate_obs {false | true}

**Read-only** pg_lib_pin attribute. Indicates if this pin is an observable pin on a clock-gating
cell.

**Related Information**

**is_clock_gate_out**

is_clock_gate_out {false | true}}

**Read-only** pg_lib_pin attribute. Indicates if this pin is an output pin on a clock-gating cell.

```
Affects this command: syn_generic
Related attribute: (libpin) clock_gate_enable_pin on page 349
```
```
Affects this command: syn_generic
Related attribute: (libpin) is_clock_gate_enable on page 355
```
```
Affects this command: syn_generic
Related attribute: (libpin) is_clock_gate_obs on page 355
```

```
Library—pg_lib_pin Attributes
```
January 2019 388 Product Version 18.1

**Related Information**

**is_clock_gate_reset**

is_clock_gate_reset {false | true

**Read-only** pg_lib_pin attribute. Indicates if this pin is an asynchronous reset pin on a
clock-gating cell.

**Related Information**

**is_clock_gate_test**

is_clock_gate_test {false | true}

**Read-only** pg_lib_pin attribute. Indicates if this pin is a test pin on a clock-gating cell.

**Related Information**

**is_clock_isolation_clock_pin**

is_clock_isolation_clock_pin {false |t rue}

**Read-only** pg_lib_pin attribute. Indicates if this pin is the clock pin of a clock isolation cell.

**Related Information**

```
Affects this command: syn_generic
```
```
Related attribute: (libpin) is_clock_gate_out on page 355
```
```
Affects this command: syn_generic
Related attribute: (libpin) is_clock_gate_reset on page 355
```
```
Affects this command: syn_generic
Related attribute: (libpin) is_clock_gate_test on page 356
```
```
Related attributes: (base_pin) is_clock_isolation_clock_pin on page 340
(libpin) is_clock_isolation_clock_pin on page 356
```

```
Library—pg_lib_pin Attributes
```
January 2019 389 Product Version 18.1

**is_data**

is_data {false | true}

**Read-only** pg_lib_pin attribute. Indicates if this pin is a data pin.

**Related Information**

**is_generated_clock**

is_generated_clock _string_

**Read-only** pg_lib_pin attribute. Returns the Liberty attributes and corresponding values
that were specified in the generated_clock group for the lib_cell to which this pin belongs.

The following Liberty attributes _can_ be specified in a generated_clock group:

■ clock_pin

■ master_pin

■ divided_by

■ multipled_by

■ invert

■ duty_cycle

■ edges

■ shifts

**Related Information**

**is_ground**

is_ground {false | true}

**Read-only** pg_lib_pin attribute. Indicates if the library pin is a ground pin.

```
Related attribute: (libpin) is_data on page 356
```
```
Related attribute: (libpin) is_generated_clock on page 357
```

```
Library—pg_lib_pin Attributes
```
January 2019 390 Product Version 18.1

**Related Information**

**is_inverted**

is_inverted {false | true}

**Read-only** pg_lib_pin attribute. Indicates if this pin is an inverted lib pin.

**Related Information**

**is_iq_function**

is_iq_function {true | false}

**Read-only** pg_lib_pin attribute. Indicates if this pin is an IQ (noninverting output) pin.

**Related Information**

**is_iqn_function**

is_iqn_function {true | false}

**Read-only** pg_lib_pin attribute. Indicates if this pin is an IQN (inverting output) pin.

**Related Information**

**is_isolated**

is_isolated {false| true}

**Read-only** pg_lib_pin attribute. Indicates that this library pin is internally isolated and
does not require the insertion of an external isolation cell.

```
Related attribute: (libpin) is_ground on page 357
```
```
Related attribute: (libpin) is_inverted on page 358
```
```
Related attribute: (libpin) is_iq_function on page 358
```
```
Related attribute: (libpin) is_iqn_function on page 358
```

```
Library—pg_lib_pin Attributes
```
January 2019 391 Product Version 18.1

**Related Information**

**is_isolation_cell_enable**

is_isolation_cell_enable {false | true}

_Default_ : false

**Read-write** pg_lib_pin attribute. Indicates if this pin is the enable pin of an isolation cell.

**Related Information**

**is_level_shifter_enable**

is_level_shifter_enable {false | true}

_Default_ : false

**Read-write** pg_lib_pin attribute. Indicates if this pin is the enable pin of a level shifter cell.

**Related Information**

**is_pad**

is_pad {false | true}

**Read-only** pg_lib_pin attribute. Indicates if the pg_lib_pin is a pad pin.

**Related Information**

```
Related attributes: (base_pin) is_isolated on page 340
```
```
(libpin) is_isolated on page 358
```
```
Related attributes: (base_pin) is_isolation_cell_enable on page 341
(libpin) is_isolation_cell_enable on page 359
```
```
Related attributes: (base_pin) is_level_shifter_enable on page 341
(libpin) is_level_shifter_enable on page 359
```
```
Related attribute: (libpin) is_pad on page 359
```

```
Library—pg_lib_pin Attributes
```
January 2019 392 Product Version 18.1

**is_power**

is_power {false | true}

**Read-only** pg_lib_pin attribute. Indicates if the library pin is a power pin.

**Related Information**

**is_scan_out**

is_scan_out {false| true}

**Read-only** pg_lib_pin attribute. Indicates whether the pin is a scan data output pin.

**Related Information**

**is_scan_out_inverted**

is_scan_out_inverted {false| true}

**Read-only** pg_lib_pin attribute. Indicates whether the pin is a scan data output pin.

**Related Information**

**is_std_cell_main_rail**

is_std_cell_main_rail {false | true}

**Read-only** pg_lib_pin attribute. Indicates whether this power pin is a primary power pin
on the main rail in the cell.

**Related Information**

```
Related attribute: (libpin) is_power on page 360
```
```
Related attribute: (libpin) is_scan_out on page 360
```
```
Related attribute: (libpin) is_scan_out_inverted on page 360
```
```
Related attribute: (libpin) is_std_cell_main_rail on page 360
```

```
Library—pg_lib_pin Attributes
```
January 2019 393 Product Version 18.1

**is_tristate**

is_tristate {true | false}

**Read-only** pg_lib_pin attribute. Indicates whetherif the pin is a tristate output.

**Related Information**

**is_unconnected**

is_unconnected {false| true}

**Read-only** pg_lib_pin attribute. Indicates whether library pin is connected.

**Related Information**

**isolation_enable_condition**

isolation_enable_condition _string_

**Read-only** pg_lib_pin attribute. Specifies the condition of isolation for an internally
isolated library pin. The ocndition is specified as a Boolean expression in terms of input and
inout pins.

**Related Information**

**isolation_enable_phase**

isolation_enable_phase {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the isolation enable pin of an
isolation cell.

**Note:** The value none indicates that this pin is not an isolation enable pin.

```
Related attribute: (libpin) is_tristate on page 361
```
```
Related attributes: (base_pin) is_unconnected on page 342
(libpin) is_unconnected on page 361
```
```
Related attribute: (libpin) isolation_enable_condition on page 361
```

```
Library—pg_lib_pin Attributes
```
January 2019 394 Product Version 18.1

**Related Information**

**latch_enable_polarity**

latch_enable_polarity {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the latch enable pin of a
sequential cell.

**Note:** The value none indicates that this pin is not a latch input enable.

**Related Information**

**lib_cell**

lib_cell _lib_cell_

**Read-only** pg_lib_pin attribute. Returns the lib_cell that this library pin belongs to.

**Related Information**

**liberty_attributes**

liberty_attributes _string_

**Read-only** pg_lib_pin attribute. Returns a list of Liberty attributes and values that were
specified for this pin in the library.

**Related Information**

```
Related attribute: (libpin) isolation_enable_phase on page 361
```
```
Related attribute: (libpin) latch_enable_polaity on page 362
```
```
Related attributes: (libarc) lib_cell on page 409
(libpin) lib_cell on page 363
(seq_function) lib_cell on page 412
```
```
Related attributes: (library) liberty_attributes on page 281
(libarc) liberty_attributes on page 409
```

```
Library—pg_lib_pin Attributes
```
January 2019 395 Product Version 18.1

**lower_drive_pin**

lower_drive_pin ( _libpin_ | _pg_lib_pin_ }

**Read-only** pg_lib_pin attribute. Returns the path to the library pin of a cell that has the
same functionality, but has a lower drive strength. If your library contains several cells with the
same functionality, this attribute points to the pin with the next lower drive strength. The
attribute value on the pin with the lowest drive strength is an empty string.

**Related Information**

**max_capacitance**

max_capacitance _float_

**Read-write** pg_lib_pin attribute. Specifies the maximum capacitance in femtofarads that
an output pin can drive.

**Note:** This attribute has no value for input pins.

**Related Information**

```
(libcell) liberty_attributes on page 323
(libpin) liberty_attributes on page 363
(operating_condition) liberty_attributes on page 413
(wireload) liberty_attributes on page 417
```
```
Related attribute: (pg_lib_pin) higher_drive_pin on page 386
(libpin) higher_drive_pin on page 353
(libpin) lower_drive_pin on page 363
```
```
Affected by this attribute: ignore_library_drc on page 812
Related attributes: (design) max_capacitance on page 364
(lib_pin) max_capacitance on page 364
(port) max_capacitance on page 937
```

```
Library—pg_lib_pin Attributes
```
January 2019 396 Product Version 18.1

**max_fanout**

max_fanout _float_

**Read-write** pg_lib_pin attribute. Specifies the maximum fanout that an output pin of the
library cell can drive.

**Note:** This attribute has no value for input pins.

**Related Information**

**max_transition**

max_transition _float_

**Read-write** pg_lib_pin attribute. Specifies the maximum acceptable transition time (in
picoseconds) on the library pin. This attribute applies to input and output pins.

**Related Information**

**min_capacitance**

min_capacitance _float_

**Read-write** pg_lib_pin attribute. Specifies the minimum capacitance in femtofarads that
an output pin can drive.

Minimum DRC values are used to ensure the predictability of the timing by ensuring it falls
within the characterization range, and to ensure that high drive cells are only used when
needed.

```
Affected by this attribute: ignore_library_drc on page 812
Related attributes: (design) max_fanout on page 824
Related attributes: (lib_pin) max_fanout on page 364
(port) max_fanout on page 938
```
```
Affected by this attribute: ignore_library_drc on page 812
Related attributes: (design) max_transition on page 365
Related attributes: (lib_pin) max_transition on page 365
(port) max_transition on page 939
```

```
Library—pg_lib_pin Attributes
```
January 2019 397 Product Version 18.1

**Note:** This attribute has no value for input pins.

**Related Information**

**min_fanout**

min_fanout _float_

**Read-write** pg_lib_pin attribute. Specifies the minimum fanout that an output pin of the
library cell can drive.

Minimum DRC values are used to ensure the predictability of the timing by ensuring it falls
within the characterization range, and to ensure that high drive cells are only used when
needed.

**Note:** This attribute has no value for input pins.

**Related Information**

**min_transition**

min_transition _float_

**Read-write** pg_lib_pin attribute. Specifies the minimum acceptable transition time on the
library pin. This attribute applies to input and output pins.

Minimum DRC values are used to ensure the predictability of the timing by ensuring it falls
within the characterization range, and to ensure that high drive cells are only used when
needed.

**Related Information**

```
Related attribute: (libpin) min_capacitance on page 365
```
```
Related attribute: (libpin) min_fanout on page 365
```
```
Related attribute: (libpin) min_transition on page 366
```

```
Library—pg_lib_pin Attributes
```
January 2019 398 Product Version 18.1

**mother_power**

mother_power {pg_lib_pin|lib_pin}

**Read-only** pg_lib_pin attribute. Returns the mother pin of the switched power of a power
switch cell.

**Related Information**

**non_seq_setup_arc**

non_seq_setup_arc {false | true}

**Read-only** pg_lib_pin attribute. Specifies whether the pin has an enabled
non_seq_setup timing arc.

**Related Information**

**permit_power_down**

permit_power_down {false | true}

_Default_ : false

**Read-write** pg_lib_pin attribute. Specifies whether the power pin can bepowered down
while in the isolation mode.. This corresponds to the value of the permit_power_down
Liberty pin attribute.

**pg_type**

pg_type _string_

**Read-write** pg_lib_pin attribute. Specifies the pg_type info of the pin. This corresponds
to the value of the pg_type Liberty pin attribute.

```
Related attribute: (libpin) mother_power on page 366
```
```
Related attributes: (libcell) non_seq_setup_arc on page 328
(libpin) non_seq_setup_arc on page 367
```

```
Library—pg_lib_pin Attributes
```
January 2019 399 Product Version 18.1

**Related Information**

**physical_connection**

physical_connection _string_

**Read-only** pg_lib_pin attribute. Returns the physical_connection info of the power or
ground pin. This corresponds to the value of the physical_connection Liberty pin
attribute.

**Related Information**

**power_gating_class**

power_gating_class _string_

**Read-write** pg_lib_pin attribute. Specifies the class of the power gating pin of a state-
retention cell. The value is of the form power_pin_x, where x can take an integer value from
1 through 5.

**Note:** The value corresponds to the first part of the power_gating_pin pin Liberty attribute
value.

**Related Information**

```
Related attributes: (base_pin) pg_type on page 342
```
```
(libpin) pg_type on page 367
(pg_base_pin) pg_type on page 378
```
```
Related attribute: (libpin) physical_connection on page 368
```
```
Related attribute: (libpin) power_gating_class on page 369
```

```
Library—pg_lib_pin Attributes
```
January 2019 400 Product Version 18.1

**power_gating_pin_phase**

power_gating_pin_phase {none | active_low | active_high}

_Default_ : none

**Read-write** pg_lib_pin attribute. Specifies the active phase of the pin of a state-retention
cell.

■ active_low indicates that an active low signal (0) applied to this pin puts the gate in
sleep mode.

■ active_high indicates that an active high signal (1) applied to this pin puts the gate
into sleep mode.

The value of this attribute is the opposite of the value of the power_gating_pin pin Liberty
attribute.

**Note:** The value none indicates that the pin is not a power gating pin.

**Related Information**

**power_gating_polarity**

power_gating_polarity {none | active_low | active_high}

_Default_ : none

**Read-write** pg_lib_pin attribute. Specifies the active phase of the pin of a state-retention
cell.

■ active_low indicates that an active low signal (0) applied to this pin puts the gate in
sleep mode.

■ active_high indicates that an active high signal (1) applied to this pin puts the gate
into sleep mode.

The value of this attribute is the opposite of the value of the power_gating_pin pin Liberty
attribute.

**Note:** The value none indicates that the pin is not a power gating pin.

```
Related attribute: (libpin) power_gating_pin_phase on page 369
```

```
Library—pg_lib_pin Attributes
```
January 2019 401 Product Version 18.1

**Related Information**

**pulse_clock**

pulse_clock _string_

**Read-only** pg_lib_pin attribute. Returns the attribute value of the Liberty pulse_clock
pin attribute.

**Related Information**

**rail_connection**

rail_connection _string_

**Read-write** pg_lib_pin attribute. Returns the rail connection of the pin.

**Related Information**

**related_bias_pin**

related_bias_pin ( _libpins_ | _pg_lib_pins_ }

**Read-only** pg_lib_pin attribute. Defines all bias pins associated with this power or ground
pin.f

**Related Information**

```
Related attributes: (libpin) power_gating_polarity on page 370
```
```
Related attributes: (libpin) pulse_clock on page 370
```
```
Related attribute: (libpin) rail_connection on page 370
```
```
Related attribute: (libpin) related_bias_pin on page 371
```

```
Library—pg_lib_pin Attributes
```
January 2019 402 Product Version 18.1

**scan_enable_polarity**

scan_enable_polarity {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the scan enable pin of a scan
flip-flop.

**Note:** The value none indicates that the pin is not a scan enable pin.

**Related Information**

**scan_in_polarity**

scan_in_polarity {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the scan data input pin of a
scan flip-flop.

The value none indicates that the pin is not a scan data input pin.

**Related Information**

**signal_level**

signal_level _string_

**Read-only** pg_lib_pin attribute. Returns the name of the power supply that the pin is
connected to. This information is defined in the .lib file through the input_signal_level
(output_signal_level) attribute for an input (output) pin.

**Related Information**

```
Related attribute: (libpin) scan_enable_polarity on page 371
```
```
Related attribute: (libpin) scan_in_polarity on page 372
```
```
Related attribute: (libpin) signal_level on page 372
```

```
Library—pg_lib_pin Attributes
```
January 2019 403 Product Version 18.1

**stack_via_list**

stack_via_list _string_

**Read-write** pg_lib_pin attribute. Specifies a list of stacked vias (via pillar) to be used for
this pin. Set this attribtue before spatial or physical optimization.

**Related Information**

**stack_via_required**

stack_via_required {false |true}

_Default_ : false

**Read-write** pg_lib_pin attribute. Specifies whether a list of stacked vias (via pillar) must
be used for all its pins in the design. A list of stacked vias (via pillar) must be defined for this
library pin through the stack_vias_list attribute.

**Related Information**

**sync_clear_polarity**

sync_clear_polarity {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the synchronous clear pin of
a sequential cell.

**Note:** The value none indicates that the pin is not a synchronous clear pin.

**Related Information**

```
Related attribute: (libpin) stack_via_list on page 373
```
```
Related attribute: (libpin) stack_via_required on page 373
```
```
Related attribute: (libpin) sync_clear_polarity on page 374
```

```
Library—pg_lib_pin Attributes
```
January 2019 404 Product Version 18.1

**sync_enable_polarity**

sync_enable_polarity {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the synchronous enable pin
of a sequential cell.

The value none indicates that the pin is not a synchronous enable pin.

**Related Information**

**sync_preset_polarity**

sync_preset_polarity {active_high | active_low | none}

**Read-only** pg_lib_pin attribute. Returns the active phase of the synchronous preset pin
of a sequential cell.

**Note:** The value none indicates that this pin is not an synchronous preset pin.

**Related Information**

**tied_to**

tied_to _string_

**Read-only** pg_lib_pin attribute. Returns the value to which the power or ground libpin is
tied.

**Related Information**

```
Related attribute: (libpin) sync_enable_polarity on page 374
```
```
Related attribute: (libpin) sync_preset_polarity on page 374
```
```
Related attribute: (base_pin) tied_to on page 343
(libpin) tied_to on page 375
(pg_base_pin) tied_to on page 378
```

```
Library—pg_lib_pin Attributes
```
January 2019 405 Product Version 18.1

**to_lib_arcs**

to_lib_arcs _string_

**Read-only** pg_lib_pin attribute. Returns a list of outgoing timing arcs.

**Related Information**

**tristate**

tristate {true | false}

**Read-only** pg_lib_pin attribute. Indicates if this library pin is a tristate output.

**Related Information**

**use**

use {signal | analog | clock | ground | power}

**Read-only** pg_lib_pin attribute. Returns the use of the pin. If the cell was read from a
library in Liberty format, the use will be signal. If a LEF library is read later, the value of this
attribute might change if the pin’s use was defined through the USE statement in the LEF
library.

**Related Information**

```
Related attribute: (libpin) to_lib_arcs on page 375
```
```
Related attributes: (instance) tristate on page 1365
(libcell) tristate on page 337
(libpin) tristate on page 375
```
```
Related attributes: lef_library on page 468
library on page 469
(base_pin) use on page 343
(lib_pin) use on page 376
```

```
Library—pg_lib_pin Attributes
```
January 2019 406 Product Version 18.1

**user_function**

user_function _string_

**Read-write** pg_lib_pin attribute. Specifies the user-defined function for the cell on the
output pin.

**Related Information**

**voltage_name**

voltage_name _float_

**Read-only** pg_lib_pin attribute. Returns the attribute value of the Liberty voltage_name
attribute in case the library pin is a power or ground pin.

**Related Information**

**voltage_value**

voltage_value _float_

**Read-only** pg_lib_pin attribute. Specifies the voltage value of the power or ground pin.

**Related Information**

**x_offset**

x_offset _float_

**Read-only** pg_lib_pin attribute. Specifies the x-offset (in microns) of the corresponding
LEF cell.

```
Related attribute: (libpin) user_function on page 376
```
```
Related attribute: (lib_pin) voltage_name on page 376
```
```
Related attribute: (libpin) voltage_value on page 377
```

```
Library—pg_lib_pin Attributes
```
January 2019 407 Product Version 18.1

**Related Information**

**y_offset**

y_offset _float_

**Read-only** pg_lib_pin attribute. Specifies the y-offset (in microns) of the corresponding
LEF cell.

**Related Information**

```
Related attribute: (libpin) x_offset on page 377
```
```
Related attribute: (libpin) y_offset on page 377
```

```
Library—Libarc Attributes
```
January 2019 408 Product Version 18.1

**Libarc Attributes**

Contain information about a timing path between two pins of the specified technology library
cell.

➤ To set a libarc attribute, type

```
set_attribute attribute_name attribute_value \
[find /lib*/ library -libarc libcell/output_pin/input_pin* ]
```
➤ To get a libarc attribute value, type

```
get_attribute attribute_name
[find /lib*/ library -libarc libcell/output_pin/input_pin* ]
```
**drive_resistance_fall**

drive_resistance_fall _float_

**Read-only** libarc attribute. Returns the driving resistance of the cell for falling transistions.

**drive_resistance_rise**

drive_resistance_rise _float_

**Read-only** libarc attribute. Returns the driving resistance of the cell for rising transistions.

**enabled**

enabled {true | false}

_Default_ : true

**Read-write** libarc attribute. Generally, all timing arcs (libarcs) defined in the library are
valid. Using this attribute you can disable one or more timing arcs of a particular cell in the
design, or re-enable a previously disabled arc.

**Related Information**

Disabling Timing Arcs in _Genus Timing Analysis Guide for Legacy UI_

```
Affected by this attribute: real_enabled on page 410
```

```
Library—Libarc Attributes
```
January 2019 409 Product Version 18.1

**from_lib_pin**

from_lib_pin { _libpin_ | _pg_lib_pin_ }

**Read-only** libarc attribute. Specifies the path to the pin where this timing path originated.

**is_disabled**

is_disabled {true | false}

_Default_ : true

**Read-write** libarc attribute. Specifies whether this library timing arc is disabled by the
user.

**Related Information**

Disabling Timing Arcs in _Genus Timing Analysis Guide for Legacy UI_

**lib_cell**

lib_cell _lib_cell_

**Read-only** libarc attribute. Returns the lib_cell that this library timing arc is associated
with.

**Related Information**

**liberty_attributes**

liberty_attributes _string_

**Read-only** libarc attribute. Returns a list of Liberty attributes and values that were
specified for this timing arc in the library.

```
Affected by this attribute: real_enabled on page 410
```
```
Related attributes: (libpin) lib_cell on page 363
(pg_lib_pin) lib_cell on page 394
(seq_function) lib_cell on page 412
```

```
Library—Libarc Attributes
```
January 2019 410 Product Version 18.1

**Related Information**

**mode**

mode _string_

**Read-only** libarc attribute. Returns the mode to which this timing arc applies.

**real_enabled**

real_enabled {true | false}

**Read-only** libarc attribute. Represents the enabling of the timing arc internally.

Even when the enabled attribute indicates that the timing arc is enabled, the tool can
consider it otherwise.

**Related Information**

**sdf_cond**

sdf_cond {no_value | _string_ }

**Read-only** libarc attribute. Returns the SDF condition specified for the timing arc.

**sense**

sense {postive_unate | negative_unate}

**Read-only** libarc attribute. Returns the sense of the timing arc.

```
Related attributes: (library) liberty_attributes on page 281
```
```
(libcell) liberty_attributes on page 323
(libpin) liberty_attributes on page 363
(pg_lib_pin) liberty_attributes on page 394
(operating conditions) liberty_attributes on page 413
(wireload) liberty_attributes on page 417
```
```
Affects this attribute: enabled on page 408
```

```
Library—Libarc Attributes
```
January 2019 411 Product Version 18.1

**timing_type**

timing_type _string_

**Read-only** libarc attribute. Defines the type of timing arc for the library.

**to_lib_pin**

to_lib_pin { _libpin_ | _pg_lib_pin_ }

**Read-only** libarc attribute. Specifies the lib_pin to where this timing arc is destined.

**type**

type { borrow_arc | clear_arc | clock_edge_arc | combo_arc | hold_arc
| nonseq_hold_arc | nonseq_setup_arc | preset_arc | recovery_arc | removal_arc
| setup_arc | tristate_disable_arc | tristate_enable_arc }

**Read-only** libarc attribute. Represents the timing arc type.

**when**

when _string_

**Read-only** libarc attribute. Specifies the condition that a timing arc depends on to activate
a path.


```
Library—Seq Function Attributes
```
January 2019 412 Product Version 18.1

**Seq Function Attributes**

Contain information about the function of the specified sequential cell.

➤ To get a seq_function attribute value, type

```
get_attribute attribute_name [find /lib*/ library -seq_function libcell /*]
```
**d_function**

d_function _string_

**Read-only** seq_function attribute. Returns the function of the sequential cell.

**Example**

The following example returns the function of sequential cell SEDFFTRX1:

legacy_genus:/> get_att d_function [find /lib*/* -seq_function SEDFFTRX1/*]
(SE SI) + (SE’ ((E RN D) + (E’ RN IQ)))

**lib_cell**

lib_cell _lib_cell_

**Read-only** seq_function attribute. Returns the lib_cell that this sequential function is
associated with.

**Related Information**

```
Related attributes: (libarc) lib_cell on page 409
(libpin) lib_cell on page 363
(pg_lib_pin) lib_cell on page 394
```

```
Library—Operating Conditions Attributes
```
January 2019 413 Product Version 18.1

**Operating Conditions Attributes**

Contain information about the operating conditions for which the specified technology library
is characterized.

➤ To set an operating_condition attribute, type

```
set_attribute attribute_name attribute_value \
[find /lib*/ library -operating_condition condition ]
```
➤ To get an operating_condition attribute value, type

```
get_attribute attribute_name \
[find /lib*/ library -operating_condition condition ]
```
**liberty_attributes**

liberty_attributes _string_

**Read-only** operating_condition attribute. Returns a list of Liberty attributes and values
that were specified for the operating condition in the library.

**Related Information**

**library**

library _library_object_

**Read-only** operating_condition attribute. Returns the name of the library that this
operating condition is associated with.

```
Related attributes: (library) liberty_attributes on page 281
(libcell) liberty_attributes on page 323
(libpin) liberty_attributes on page 363
(libarc) liberty_attributes on page 409
(pg_lib_pin) liberty_attributes on page 394
(wireload) liberty_attributes on page 417
```

```
Library—Operating Conditions Attributes
```
January 2019 414 Product Version 18.1

**Related Information**

**process**

process _string_

**Read-write** operating_condition attribute. Specifies the process value.

This attribute is useful when tracking down timing discrepancies between different tools. A
common source of timing discrepancies is caused by differences in the technology library
files.

**temperature**

temperature _string_

**Read-write** operating_condition attribute. Specifies the operating temperature.

This attribute is useful when tracking down timing discrepancies between different tools. A
common source of timing discrepancies is caused by differences in the technology library
files.

**tree_type**

tree_type {balanced_tree | best_case_tree | worst_case_tree}

**Read-write** operating_condition attribute. Specifies the wire delay estimation method.

This attribute is useful when tracking down timing discrepancies between different tools. A
common source of timing discrepancies is caused by differences in the technology library
files.

```
Related attributes: (libcell) library on page 324
```
```
(wireload) library on page 417
(wireload_selection) library on page 418
```

```
Library—Operating Conditions Attributes
```
January 2019 415 Product Version 18.1

**voltage**

voltage _float_

**Read-write** operating_condition attribute. Specifies the operating voltage.

This attribute is useful when tracking down timing discrepancies between different tools. A
common source of timing discrepancies is caused by differences in the technology library
files.

If the voltage is missing, Genus defaults to the nominal voltage. If the nominal voltage value
is missing, Genus defaults to 1.0V.


```
Library—Wireload Attributes
```
January 2019 416 Product Version 18.1

**Wireload Attributes**

Contain information about the available wire-load models in the technology library.

➤ To set a wireload attribute, type

```
set_attribute attribute_name attribute_value \
[find /lib*/ library -wireload model ]
```
➤ To get a wireload attribute value, type

```
get_attribute attribute_name [find /lib*/ library -wireload model ]
```
**fanout_cap**

fanout_cap _string_

**Read-write** wireload attribute. Sets the capacitance per fanout for the wire-load model.

**Example**

legacy_genus:/libraries/my_lib/wireload_models> set_att fanout_cap {{3 128} {5
543}} 30x30
Setting attribute of wireload 30x30: ’fanout_cap’ = {{3 128.00}{5 543.00}}
legacy_genus:/libraries/my_lib/wireload_models> ls -a -l 30x30
/libraries/tsmc_25/wireload_models/30x30 (wireload)
All attributes:
fanout_cap = {{3 128.00}{5 543.00}}
liberty_attributes = area 0 capacitance 1 resistance 0 slope 0.782
Additional information:
NOTE: lu=library units
fanout : 1 2 3 4 5 6
cap(fF) : 42.7 85.3 128.0 335.5 543.0 1325.0
res(kOhm) : 0.00 0.00 0.00 0.00 0.00 0.00
area(lu) : 0.00 0.00 0.00 0.00 0.00 0.00

**Related Information**

```
Affects these commands: syn_generic
syn_map
syn_opt
report area
report design_rules
report gates
report summary
```

```
Library—Wireload Attributes
```
January 2019 417 Product Version 18.1

**liberty_attributes**

liberty_attributes _string_

**Read-only** wireload attribute. Returns a list of Liberty attributes and values that were
specified for the wireload_model in the library.

**Related Information**

**library**

library _library_object_

**Read-only** wireload attribute. Returns the name of the library that this wire-load model
belongs to.

**Related Information**

```
report timing
```
```
Related attributes: (library) liberty_attributes on page 281
(libcell) liberty_attributes on page 323
(libpin) liberty_attributes on page 363
(libarc) liberty_attributes on page 409
(pg_lib_pin) liberty_attributes on page 394
(operating conditions) liberty_attributes on page 413
```
```
Related attributes: (libcell) library on page 324
(operating_condition) library on page 413
(wireload_selection) library on page 418
```

```
Library—wireload_selection Attributes
```
January 2019 418 Product Version 18.1

**wireload_selection Attributes**

**library**

library _library_object_

**Read-only** wireload attribute. Returns the name of the library that this wireload selection
table belongs to.

**Related Information**

```
Related attributes: (libcell) library on page 324
(operating_condition) library on page 413
(wireload) library on page 417
```

January 2019 419 Product Version 18.1

# 7

## Input and Output

**List**
**_Root Attributes_**

■ bit_blasted_port_style on page 428

■ ccd_executable on page 429

■ clp_enable_1801_hierarchical_bbox on page 429

■ clp_ignore_ls_high_to_low on page 429

■ clp_treat_errors_as_warnings on page 430

■ cmd_file on page 430

■ command_log on page 431

■ common_ui on page 431

■ detailed_sdc_messages on page 431

■ dft_atpg_executable on page 434

■ dft_license_scheme on page 434

■ error_on_lib_lef_pin_inconsistency on page 434

■ ets_executable on page 435

■ frc_treat_modules_as_leaf_insts on page 435

■ free_global_vars_set_by_read_sdc on page 435

■ group_generate_portname_from_netname on page 436

■ group_instance_suffix on page 438

■ hdl_allow_inout_const_port_connect on page 439

■ hdl_allow_instance_name_conflict on page 440

■ hdl_exclude_params_in_cell_search on page 440


```
Input and Output—List
```
January 2019 420 Product Version 18.1

■ hdl_ignore_pragma_names on page 440

■ hdl_keep_first_module_definition on page 441

■ hdl_language on page 441

■ hdl_max_loop_limit on page 442

■ hdl_max_memory_address_range on page 442

■ hdl_module_definition_resolution on page 443

■ hdl_nc_compatible_module_linking on page 444

■ hdl_overwrite_command_line_macros on page 445

■ hdl_primitive_input_multibit on page 446

■ hdl_report_case_info on page 447

■ hdl_track_filename_row_col on page 449

■ hdl_use_current_dir_before_hdl_search_path on page 450

■ hdl_verilog_defines on page 451

■ hdl_vhdl_assign_width_mismatch on page 452

■ hdl_vhdl_case on page 453

■ hdl_vhdl_environment on page 453

■ hdl_vhdl_lrm_compliance on page 453

■ hdl_vhdl_preferred_architecture on page 454

■ hdl_vhdl_range_opto on page 455

■ hdl_vhdl_read_version on page 455

■ hdl_zero_replicate_is_null on page 456

■ ignore_pin_error_in_test_cell_function on page 456

■ init_blackbox_for_undefined on page 457

■ init_hdl_search_path on page 459

■ input_assert_one_cold_pragma on page 460

■ input_assert_one_hot_pragma on page 460

■ input_asynchro_reset_blk_pragma on page 460


```
Input and Output—List
```
January 2019 421 Product Version 18.1

■ input_asynchro_reset_pragma on page 461

■ input_case_cover_pragma on page 461

■ input_case_decode_pragma on page 462

■ input_map_to_mux_pragma on page 462

■ input_pragma_keyword on page 463

■ input_synchro_enable_blk_pragma on page 463

■ input_synchro_enable_pragma on page 464

■ input_synchro_reset_blk_pragma on page 464

■ input_synchro_reset_pragma on page 465

■ inst_prefix on page 465

■ lbr_respect_async_controls_priority on page 466

■ lbr_use_test_cell_seq on page 466

■ lec_executable on page 467

■ lef_add_logical_pins on page 467

■ lef_add_power_and_ground_pins on page 467

■ lef_library on page 468

■ library on page 469

■ path on page 470

■ script_begin on page 471

■ script_end on page 471

■ script_search_path on page 472

■ support_appending_libs on page 472

■ support_multi_seq_elements on page 473

■ synthesis_off_command on page 473

■ synthesis_on_command on page 474

■ ungroup_separator on page 474

■ use_power_ground_pin_from_lef on page 475


```
Input and Output—List
```
January 2019 422 Product Version 18.1

■ verification_directory_naming_style on page 475

■ wccd_threshold_percentage on page 476

■ wcdc_clock_dom_comb_propagation on page 477

■ wclp_lib_statetable on page 477

■ wlec_add_noblack_box_retime_subdesign on page 478

■ wlec_analyze_abort on page 478

■ wlec_analyze_setup on page 479

■ wlec_auto_analyze on page 480

■ wlec_compare_threads on page 481

■ wlec_composite_compare on page 481

■ wlec_cut_point on page 482

■ wlec_dft_constraint_file on page 482

■ wlec_hier_comp_threshold on page 482

■ wlec_lib_statetable on page 483

■ wlec_low_power_analysis on page 483

■ wlec_multithread_license_list on page 484

■ wlec_parallel_threads on page 484

■ wlec_set_cdn_synth_root on page 484

■ write_sv_port_wrapper on page 485

■ wlec_uniquify on page 486

■ wlec_use_lec_model on page 488

■ wlec_use_smart_lec on page 488

■ write_verification_files on page 489

■ write_vlog_bit_blast_bus_connections on page 489

■ write_vlog_bit_blast_constants on page 491

■ write_vlog_bit_blast_mapped_ports on page 493

■ write_vlog_bit_blast_tech_cell on page 495


```
Input and Output—List
```
January 2019 423 Product Version 18.1

■ write_vlog_convert_onebit_vector_to_scalar on page 498

■ write_vlog_declare_wires on page 500

■ write_vlog_empty_module_for_black_box on page 502

■ write_vlog_empty_module_for_logic_abstract on page 503

■ write_vlog_generic_gate_define on page 505

■ write_vlog_line_wrap_limit on page 506

■ write_vlog_no_negative_index on page 507

■ write_vlog_preserve_net_name on page 508

■ write_vlog_skip_ilm_modules on page 509

■ write_vlog_top_module_first on page 509

■ write_vlog_unconnected_port_style on page 511

■ write_vlog_wor_wand on page 513

■ xm_protect_version on page 515

**_Design Attributes_**

■ arch_filename on page 516

■ embedded_script on page 517

■ entity_filename on page 517

■ hdl_all_filelist on page 518

■ hdl_config_name on page 519

■ hdl_filelist on page 520

■ hdl_user_name on page 522

■ hdl_v2001 on page 522

■ protected on page 523

■ verification_directory on page 523

■ wcdc_synchronizer_type on page 524


```
Input and Output—List
```
January 2019 424 Product Version 18.1

**_Instance Attributes_**

■ hdl_v2001 on page 525

■ write_vlog_port_association_style on page 526

**_Pin Attributes_**

■ hdl_v2001 on page 527

**_Pgpin Attributes_**

■ hdl_v2001 on page 528

**_hdl_arch Attributes_**

■ blocks on page 529

■ encrypted on page 529

■ hdl_lib on page 529

■ instances on page 530

■ labels on page 530

■ parameters on page 530

■ pins on page 531

■ processes on page 531

■ start_source_line on page 532

■ structural on page 532

■ subprograms on page 532

■ verilog_macros on page 533

**_hdl_bind Attributes_**

■ hdl_component on page 534


```
Input and Output—List
```
January 2019 425 Product Version 18.1

**_hdl_block Attributes_**

■ blocks on page 535

■ hdl_architecture on page 535

■ hdl_block on page 536

■ hdl_lib on page 536

■ instances on page 536

■ labels on page 537

■ processes on page 537

■ subprograms on page 537

**_hdl_comp Attributes_**

■ hdl_lib on page 538

**_hdl_config Attributes_**

■ entity on page 539

■ hdl_lib on page 539

■ location on page 539

**_hdl_impl Attributes_**

■ hdl_component on page 541

**_hdl_inst Attributes_**

■ component on page 542

■ hdl_architecture on page 542

■ hdl_block on page 542

**_hdl_label Attributes_**

■ hdl_architecture on page 544


```
Input and Output—List
```
January 2019 426 Product Version 18.1

■ hdl_block on page 544

**_hdl_lib Attributes_**

■ architectures on page 545

■ components on page 545

■ configurations on page 545

■ operators on page 545

■ packages on page 546

**_hdl_oper Attributes_**

■ hdl_lib on page 547

**_hdl_pack Attributes_**

■ default_location on page 548

■ hdl_lib on page 548

■ location on page 549

■ subprograms on page 549

**_hdl_param Attribute_**

■ hdl_architecture on page 550

■ hdl_component on page 550

**_hdl_pin Attributes_**

■ hdl_architecture on page 551

■ hdl_component on page 551

■ hdl_operator on page 552


```
Input and Output—List
```
January 2019 427 Product Version 18.1

**_hdl_proc Attributes_**

■ hdl_architecture on page 553

■ hdl_block on page 553

**_hdl_subp Attributes_**

■ hdl_architecture on page 554

■ hdl_block on page 554

■ hdl_package on page 555

**_Port Attributes_**

■ hdl_v2001 on page 556

**_Subdesign Attributes_**

■ arch_filename on page 557

■ embedded_script on page 558

■ entity_filename on page 558

■ hdl_all_filelist on page 559

■ hdl_config_name on page 560

■ hdl_filelist on page 561

■ hdl_user_name on page 562

■ hdl_v2001 on page 562

■ protected on page 563

■ write_vlog_empty_module_for_subdesign on page 564

■ write_vlog_skip_subdesign on page 565

**_Subport Attributes_**

■ hdl_v2001 on page 567


```
Input and Output—Root Attributes
```
January 2019 428 Product Version 18.1

**Root Attributes**

Contain information about all loaded designs. The root object is identified by a forward slash
(/).

➤ To set a root attribute, type

```
set_attribute attribute_name attribute_value /
```
➤ To get a root attribute value, type

```
get_attribute attribute_name /
```
**bit_blasted_port_style**

bit_blasted_port_style _string_

_Default:_ %s_%d

**Read-write** root attribute. Specifies the naming style to be used if mapped ports are bit
blasted. The attribute value needs to contain elements %s and %d, in that order.

The following rules apply:

■ An port name always starts with the base name (represented by %s)

■ The suffix is appended to the base name to form the port name, according to the format
specified in the attribute value.

■ %d represents the bit information

**Example**

legacy_genus:/> set_attr bit_blasted_port_style %d_%s /
Error : The naming style is not legal. [TUI-261] [set_attribute]
: The given value was ’%d_%s’
: The string must contain substrings ’%s’ and ’%d’ in that order.
legacy_genus:legacy_genus:/> set_attribute bit_blasted_port_style %s\[%d\]
Setting attribute of root ’/’: ’bit_blasted_port_style’ = %s[%d]

**Related Information**

```
Affects these commands: edit_netlist bitblast_all_ports
write_hdl
```

```
Input and Output—Root Attributes
```
January 2019 429 Product Version 18.1

**ccd_executable**

ccd_executable _path_

**Read-write** root attribute. Specifies the Conformal ® Constraint Designer (CCD) executable
that should be used for the generate_constraints and validate_constraints
commands.

**Example**

The following example takes the CCD executable from the specified directory:

legacy_genus:/> set_attribute ccd_executable / _path_ /conformal/ccd07.10/bin/ccd /

**Related Information**

**clp_enable_1801_hierarchical_bbox**

clp_enable_1801_hierarchical_bbox {false | true}

_Default_ : false

**Read-write** root attribute. Determines whether to enable the 1801 hierarchical blackboxed
block flow in Conformal Low Power (CLP).

**Related Information**

**clp_ignore_ls_high_to_low**

clp_ignore_ls_high_to_low {false | true}

_Default_ : false

**Read-write** root attribute. Determines whether Conformal Low Power (CLP) should check
for high to low voltage level shifting.

```
Affects these commands: generate_constraints
validate_constraints
```
```
Affects this command: verify_power_structure
```

```
Input and Output—Root Attributes
```
January 2019 430 Product Version 18.1

**Related Information**

**clp_treat_errors_as_warnings**

clp_treat_errors_as_warnings _error_message_list_

**Read-write** root attribute. Forces Conformal Low Power (CLP) to treat the specified error
message IDs as warnings.

**Example**

The following example specifies that CLP should consider all ISO error messages to be
"Warning" messages.

legacy_genus:/> set_attribute clp_treat_errors_as_warning ISO*

This attribute setting forces the write_do_clp command to generate the following
command in the dofile:

set rule handling ISO* -Warning

**Related Information**

**cmd_file**

cmd_file _string_

_Default_ : genus.cmd

**Read-write** root attribute. Specifies the output file to which to write all commands executed
in the session.

```
Affects this command: verify_power_structure
```
```
Affects these commands: check_cpf
verify_power_structure
write_do_clp
```

```
Input and Output—Root Attributes
```
January 2019 431 Product Version 18.1

**command_log**

command_log _string_

_Default_ : rc.cmd

**Read-write** root attribute. Specifies the output file to which to write all commands executed
in the session.

**common_ui**

common_ui {true |false}

_Default:_ true

**Read-write** root attribute. Enables the common-UI command mode. By default, the tool
starts with common UI.

**detailed_sdc_messages**

detailed_sdc_messages {false | true}

_Default_ : false

**Read-write** root attribute. Controls the preciseness of the line numbers reported in the
messages for failing SDC commands when reading in an SDC file.

Set this attribute to true to get an exact pointer to the line number of the failing SDC
command during read_sdc. This is especially useful when the SDC command is embedded
within control structures (if, foreach, while etc) or within a TCL procedure.

By default, the warning and error messages simply point to the line number of the _control_
structure (if,foreach,while) enclosing the SDC command or to the line number of the
procedure call.


```
Input and Output—Root Attributes
```
January 2019 432 Product Version 18.1

**Examples**

For the examples below, the lines in the sample SDC file (test.sdc) below are numbered:

1.set temp 1

2. if {$temp} {
3
4.
5.
6.
7.
8.
9.set_false_path -from [get_cells ffff]
10.
11.
12.
13.}

■ The following messages are given with the default behavior:

legacy_genus:/> read_sdc test.sdc
Warning : Could not find requested search value. [SDC-208] [get_cells]
: The ’get_cells’ command **on line ’2’** of the SDC file ’test.sdc’ cannot fi
nd any cells named ’ffff’.
: Use the ’cd’ and ’ls’ commands to browse the virtual directories to find
the object because the specified name and/or location does not exist.
Error : A required object parameter could not be found. [TUI-61] [parse_options]
: An object of type ’clock|port|instance|pin’ named ’’ could not be found.
: Check to make sure that the object exists and is of the correct type.
The ’what_is’ command can be used to determine the type of an object.

Usage: set_false_path [-rise] [-fall] [-from <clock|port|instance|pin>+]
[-rise_from <clock|port|instance|pin>+]
[-fall_from <clock|port|instance|pin>+]
[-to <clock|port|instance|pin>+] [-rise_to <clock|port|instance|pin>+]
[-fall_to <clock|port|instance|pin>+] ...
...
Error : Could not interpret SDC command. [SDC-202] [read_sdc]
: The ’read_sdc’ command encountered an error while processing this command
on line ’2’ of the SDC file ’test.sdc’: if {$temp} {

set_false_path -from [get_cells ffff]

}.
: The ’read_sdc’ command encountered a problem while trying to evaluate an
SDC command. This SDC command will be added to the Tcl variable
$::dc::sdc_failed_commands.
Statistics for commands executed by read_sdc:
"get_cells" - successful 0 , failed 1 (runtime 0.00)
"set_false_path" - successful 0 , failed 1 (runtime 0.00)
Warning : Total failed commands during read_sdc are 2
Warning : One or more commands failed when these constraints were applied.[SDC-209]
: The ’read_sdc’ command encountered a problem while processing commands.


```
Input and Output—Root Attributes
```
January 2019 433 Product Version 18.1

: You can examine the failed commands or save them to a file by querying
the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0.0

■ The following messages are given when you setdetailed_sdc_messagestotrue:

```
legacy_genus:/> read_sdc test.sdc
```
-- Message **on line ’9’** of the SDC file ’test.sdc’
-- The command present in the file is : ’get_cells ffff’
-- The command passed to the interpreter is : ’::dc::get_cells ffff’
-- Message type: Error
Warning : Could not find requested search value. [SDC-208] [get_cells]
: The ’get_cells’ command on line ’9’ of the SDC file ’test.sdc’ cannot
find any cells named ’ffff’.
-- End of messages for line ’9’

-- Message **on line ’9’** of the SDC file ’test.sdc’
-- The command present in the file is : ’set_false_path -from [get_cells ffff]’
-- The command passed to the interpreter is : ’::dc::set_false_path -from {}’
-- Message type: Error
Error : A required object parameter could not be found. [TUI-61] [parse_options]
: An object of type ’clock|port|instance|pin’ named ’’ could not be found.

Usage: set_false_path [-rise] [-fall] [-from <clock|port|instance|pin>+]
[-rise_from <clock|port|instance|pin>+]
[-fall_from <clock|port|instance|pin>+]
[-to <clock|port|instance|pin>+] [-rise_to <clock|port|instance|pin>+]
[-fall_to <clock|port|instance|pin>+] ...
...
-- End of messages for line ’9’

Error : Could not interpret SDC command. [SDC-202] [read_sdc]
: The ’read_sdc’ command encountered an error while processing this comman
d
from line ’2’ to line ’13’ of the SDC file ’test.sdc’
: The command is:
if {$temp} {

set_false_path -from [get_cells ffff]

}
##### M1 - End of error Messages from line ’2’ to line ’13’ of test.sdc

Statistics for commands executed by read_sdc:
"get_cells" - successful 0 , failed 1 (runtime 0.00)
"set_false_path" - successful 0 , failed 1 (runtime 0.00)
Warning : Total failed commands during read_sdc are 2
Warning : One or more commands failed when these constraints were applied. [SDC-20
9]
: The ’read_sdc’ command encountered a problem while processing commands.
Total runtime 0.0


```
Input and Output—Root Attributes
```
January 2019 434 Product Version 18.1

**Related Information**

**dft_atpg_executable**

dft_atpg_executable _path_

**Read-write** root attribute. Specifies the path to the Modus or Encounter Test executable to
be called from Genus.

**dft_license_scheme**

dft_license_scheme {Modus | Encounter_Test}

_Default_ : Modus

**Read-write** root attribute. Selects which license to use with DFT in Genus. By default, a
Modus license will be used to launch the Modus executable from Genus. To use an Encounter
Test license, ste the attibute to Encounter_Test.

**error_on_lib_lef_pin_inconsistency**

error_on_lib_lef_pin_inconsistency {false | true}

_Default_ : false

**Read-write** root attribute. If enabled, the tool will issue an error message if a library pin of
a logical cell is not found in the corresponding physical cell.

**Note:** You must set this attribute before reading the libraries.

**Related Information**

```
Related command: read_sdc
```
```
Affects this attribute: library on page 469
```

```
Input and Output—Root Attributes
```
January 2019 435 Product Version 18.1

**ets_executable**

ets_executable _path_

_Default_ : default_search_order

**Read-write** root attribute. Specifies the Encounter ® Timing System executable that should
be used for the validate_timing command. If this attribute is not set, it examines the
PATH environment variable. If not executable is found, the command issues an error
message.

**Related Information**

**frc_treat_modules_as_leaf_insts**

frc_treat_modules_as_leaf_insts _string_

_Default_ : {}

**Read-write** root attribute. Specifies a list of modules that should be treated as leaf level
instances. All the instances within those modules get the same file, row, and column tracking
information as the module, assuming it was a leaf level instance.

**Related Information**

**free_global_vars_set_by_read_sdc**

free_global_vars_set_by_read_sdc {false | true}

_Default_ : false

**Read-write** root attribute. Controls the unsetting of global variables set by the read_sdc
command. Set this attribute to true before read_sdc to unset any of those global variables
when the read_sdc command finishes.

```
Affects these commands: validate_timing
```
```
Affects these commands: elaborate
read_hdl
read_netlist
Related attribute hdl_track_filename_row_col on page 449
```

```
Input and Output—Root Attributes
```
January 2019 436 Product Version 18.1

**Note:** Having large TCL variables can cause potential issues during super-threading.

**Example**

Assume the SDC file has

set X [get_cells –hier]
set_false_path –from $X

Setting this attribute to true before read_sdc, unsets the global variable X at the end of read_sdc.

**group_generate_portname_from_netname**

group_generate_portname_from_netname {false | true}

_Default_ : false

**Read-write** root attribute. Determines whether the port names of a grouped module should
be generated based on the names of the nets connected to these ports.

By default, the port name might be generated arbitrarily. Usually the port name of a new group
is generated based on the names of the instance and pin to which the port is connected.

**Example**

Consider the following RTL.

module test (en,in, out, clk);
input [4:0] in;
input clk,en;
output [4:0] out;
reg [4:0] out;
always @(posedge clk)
begin
if(en)
out <= in;
else
out <= out;
end
endmodule

Now consider the following script:

**set_attr group_generate_portname_from_netname true**
set_attr library tutorial.lib
set_attr lp_insert_clock_gating true /
read_hdl test.v
elab
syn_map
cd /designs/test/instances_seq
**edit_netlist group -group_name my_module** [list out_reg[2] out_reg[3] ]
write_hdl


```
Input and Output—Root Attributes
```
January 2019 437 Product Version 18.1

In the following netlist, the port names of module my_module are based on the net names
(in, rc_gclk, and out) connected to these ports.

module RC_CG_MOD_AUTO_test(ck_in, enable, test, ck_out);
...
endmodule
**module my_module(in, rc_gclk, out);**
input [1:0] in;
input rc_gclk;
output [1:0] out;
wire [1:0] in;
wire **rc_gclk** ;
wire [1:0] out;
fflopd \out_reg[2] (.CK (rc_gclk), .D (in[0]), .Q (out[0]));
fflopd \out_reg[3] (.CK (rc_gclk), .D (in[1]), .Q (out[1]));
endmodule
module test(en, in, out, clk);
input en, clk;
input [4:0] in;
output [4:0] out;
wire en, clk;
wire [4:0] in;
wire [4:0] out;
wire **rc_gclk** ;
RC_CG_MOD_AUTO_test RC_CG_HIER_INST1(.ck_in (clk), .enable (en),
.test (1’b0), .ck_out (rc_gclk));
my_module my_modulei(.in (in[3:2]), .rc_gclk (rc_gclk), .out (out[3:2]));
fflopd \out_reg[4] (.CK (rc_gclk), .D (in[4]), .Q (out[4]));
fflopd \out_reg[1] (.CK (rc_gclk), .D (in[1]), .Q (out[1]));
fflopd \out_reg[0] (.CK (rc_gclk), .D (in[0]), .Q (out[0]));
endmodule

If you use the default value of the attribute, the port names may be arbitrary. In this example,
the clock port of the group is based on the names of the instance and the pin that the port is
connected to.

**module my_module(in, RC_CG_HIER_INST1_ck_out, out);**
input [1:0] in;
input RC_CG_HIER_INST1_ck_out;
output [1:0] out;
wire [1:0] in;
wire RC_CG_HIER_INST1_ck_out;
wire [1:0] out;
fflopd \out_reg[2] (.CK (RC_CG_HIER_INST1_ck_out), .D (in[0]), .Q (out[0]));
fflopd \out_reg[3] (.CK (RC_CG_HIER_INST1_ck_out), .D (in[1]), .Q (out[1]));
endmodule

**Related information**

```
Affects this command: edit_netlist group
```

```
Input and Output—Root Attributes
```
January 2019 438 Product Version 18.1

**group_instance_suffix**

group_instance_suffix _string_

_Default_ : i

**Read-write** root attribute. Controls the suffix added to the instance name of a new group
hierarchy.

**Example**

The following command prevents a suffix to be added.

set_attribute group_instance_suffix "" /

**Related information**

```
Affects this command: edit_netlist group
```

```
Input and Output—Root Attributes
```
January 2019 439 Product Version 18.1

**hdl_allow_inout_const_port_connect**

hdl_allow_inout_const_port_connect {false | true}

_Default_ : false

**Read-write** root attribute. When set to false, issues an error message if an output or inout
pin of an instantiated submodule is connected to a constant value.

**Note:** This attribute is supported only in the RTL flow.

**Example**

Consider the following RTL:

module top (enable,CLK, CLK1, CLK2, in1, in2, out1, out2, inout_1, inout_2);
input in1, in2 ;
input enable ;
inout inout_1, inout_2;
input CLK, CLK1, CLK2 ;
output out1, out2 ;

test test1(.enable(enable),.CLK(CLK),.CLK1(CLK1), .CLK2(CLK2), .in1(in1),
.in2(in2), .out1(out1), .out2(out2), **.inout_1(1’b1)** );
endmodule
module test (enable, CLK, CLK1, CLK2, in1, in2, out1, out2, inout_1);
input in1, in2 ;
input enable ;
inout inout_1;
input CLK, CLK1, CLK2 ;
output out1, out2 ;
reg out1, out2 ;
wire CLK3;
wire en;

assign en = enable? in1&in2&enable : in1|in2|enable ;
assign CLK3 = en? CLK1 : CLK2 ;
always @ ( posedge CLK3 )
out1 <= en? in1 & in2 : out1 ;
always @ ( posedge CLK )
out2 <= en? in1 | in2 : out2 ;
endmodule

Now consider the following script:

set_attr library typical.lib
**set_attribute hdl_allow_inout_const_port_connect false /**
read_hdl test.v
elab top

When you use the default value (false) as in the script above, you will get the following error:

Error : Cannot associate a constant to an output or inout port. [CDFG-413]
[elaborate]
: Port ’inout_1’ of module ’test’ in file ’test.v’ on line 10.
: Use ’set_attribute hdl_allow_inout_const_port_connect true /’ to allow
connection of a constant to an inout port.


```
Input and Output—Root Attributes
```
January 2019 440 Product Version 18.1

**Related Information**

HDL-Related Attributes in _Genus HDL Modeling Guide for Legacy UI_

**hdl_allow_instance_name_conflict**

hdl_allow_instance_name_conflict {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether the input Verilog file can have a variable (reg
or wire) and an instance with the same name. By default, this results in an error. Set this
attribute to true to allow this situation.

**Related Information**

**hdl_exclude_params_in_cell_search**

hdl_exclude_params_in_cell_search _string_

_Default_ : {}

**Read-write** root attribute. Controls how a parameterized module instantiation is resolved
with a Liberty complex cell as opposed to an hdl module. List the names of the cells for which
the search must be done with the name of the module and without the parameter information.

**Related Information**

**hdl_ignore_pragma_names**

cphdl_ignore_pragma_names _string_

_Default_ : coveragepf

**Read-write** root attribute. Specifies a Tcl list of one or more pragma names that must be
ignored when reading in Verilog or VHDL.

```
Affects these commands: read_hdl
read_netlist
```
```
Affects these commands: read_hdl
read_netlist
```

```
Input and Output—Root Attributes
```
January 2019 441 Product Version 18.1

**Related Information**

Specifying Synthesis Pragma Keywords in _Genus HDL Modeling Guide for Legacy UI_

**hdl_keep_first_module_definition**

hdl_keep_first_module_definition {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether the first seen or last seen definition for a given
module name is used. When encountering multiple definitions for the same module name,
Genus keeps by default the last seen definition while ignoring other definitions for the same
module name. To force Genus to retain the first seen (instead of the last seen) definition for
a given module name, set the hdl_keep_first_module_definition attribute to true.

**Related Information**

**hdl_language**

hdl_language {v2001 | v1995 | vhdl | sv}

_Default_ : v2001

**Read-write** root attribute. Specifies the default hdl language mode assumed when you run
the read_hdl command without specifying the language mode.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

HDL-Related Attributes in _Genus HDL Modeling Guide for Legacy UI_

```
Affects this command: read_hdl
```
```
Affects these commands: read_hdl
```
```
Affects these commands: elaborate
read_hdl
```

```
Input and Output—Root Attributes
```
January 2019 442 Product Version 18.1

**hdl_max_loop_limit**

hdl_max_loop_limit _integer_

_Default:_ 1024

**Read-write** root attribute. Determines the maximum number of iterations for unfolding a
loop construct of any type. Genus stops and produces an error message when it needs to
unroll a loop that has more iterations than the specified threshold.

This is a safety measure to avoid infinite unrolling, as well as to avoid loops with an
unexpectedly large number of iterations, which can cause errors in the RTL code. Usually the
overflow detection mechanism catches overflow conditions that cause infinite unrolling.

For example, unrolling the following loop causes an infinite loop and is therefore disallowed
by the overflow detection mechanism:

reg [3:0] i;
for (i=0; i<16; i=i+1)
...

Being 4-bit wide, the loop index goes back to 0 after reaching 15.

The overflow detection mechanism also catches infinite unrolling that is _not_ caused by
overflow conditions. For example:

parameter incr = 0;
reg [4:0] i;
for (i=0; i<16; i=i+incr)
...

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

**hdl_max_memory_address_range**

hdl_max_memory_address_range _integer_

_Default:_ 16384

**Read-write** root attribute. Specifies the maximum range of indexed memory access (read
or write) that can be elaborated and synthesized.

```
Affects these commands: elaborate
read_hdl
```

```
Input and Output—Root Attributes
```
January 2019 443 Product Version 18.1

**Related Information**

**hdl_module_definition_resolution**

hdl_module_definition_resolution {last | first | first_dir_netlist |
first_dir_rtl}

_Default:_ last

**Read-write** root attribute. Controls which definition for a given module name is used when
using the read_hdl command with or without the -netlist option. When encountering
multiple definitions for the same module name, Genus keeps by default the last seen
definition while ignoring other definitions for the same module name. This attribute can have
the following values:

**Related Information**

```
Affects these commands: elaborate
```
```
read_hdl
```
```
first Uses the first seen definition in case of multiple definitions of
the same module.
first_dir_netlist Uses the first read module definition in case different files exist
in different directories containing the same module definition,
and use the last read module in case the same directory
contains multiple files with the same module definition when
using read_hdl -netlist.
Note: In case of conflict, modules read with read_hdl
-netlist are given priority over the same modules read with
the read_hdl and read_hdl -vhdl commands.
first_dir_rtl Uses the first read module definition in case different files exist
in different directories containing the same module definition,
and use the last read module in case the same directory
contains multiple files with the same module definition when
using read_hdl without the -netlist option
last Uses the last seen definition in case of multiple definitions of
the same module.
```
```
Affects this command: read_hdl
```

```
Input and Output—Root Attributes
```
January 2019 444 Product Version 18.1

**hdl_nc_compatible_module_linking**

hdl_nc_compatible_module_linking {true | false}

_Default_ : true

**Read-write** root attribute. When set to true, implements Native Compiler (NC) compatible
binding rules for linking module or entity instantiations with corresponding definitions.

To link a module instantiation and choose a definition that should be linked, the following rules
describe the order in which a search is applied to find a module to link.

■ For a Verilog instance, searches:

```
❑ The entity in the work default library.
```
```
❑ All libraries if the hdl_nc_compatible_module_linking attribute is set to
true.
```
■ For a VHDL instance, searches:

```
❑ The specified library to find a module definition if the library name is specified as part
of the instantiation, for example:
instance_name: entity lib_name.entity_name
If the library is not found, then the search is not attempted across any other library
and a message is issued stating that the specified binding was not found.
```
```
❑ The library in which the component was compiled.
```
```
❑ A design unit made visible with a USE clause given to the architecture instantiating
the component.
```
```
❑ A design unit made visible with a USE clause given to the entity of the architecture
instantiating the component.
```
```
❑ A design unit in Genus’s default library.
```
```
❑ A design unit made visible with a LIBRARY clause given to the architecture
instantiating the component.
```
```
❑ A design unit made visible with a LIBRARY clause given to the entity of the
architecture instantiating the component.
```
With these rules in place, if there is more than one match found for a particular search rule,
then the following describes the search order:

■ For a Verilog instance, searches only for a case-sensitive match.


```
Input and Output—Root Attributes
```
January 2019 445 Product Version 18.1

■ For a VHDL instance, searches:

```
❑ A VHDL specific binding. A matching VHDL module that was read in first will be
picked up for linking.
```
```
❑ A verilog module whose name and case matches that used in the component
declaration.
```
```
❑ A verilog module with a matching name that is all lowercase.
```
```
❑ A verilog module with a matching name in any case.
```
When multiple module definitions exist for an instantiation, setting the attribute to false
allows the tool to search in all libraries for a module definition. The module resolution for the
instance may or may not be successful depending on finding the exact match. If there are
multiple matches, linking resolution may not happen. When set to false, the tool does not
follow any particular set of rules when performing linking resolution.

```
Tip
```
```
It is recommended to set the attribute to true, especially when multiple definitions
exist for the same module.
```
**Related Information**

**hdl_overwrite_command_line_macros**

hdl_overwrite_command_line_macros {true|false}

_Default_ : true

**Read-write** root attribute. Enables overwriting the values of macros passed with the
read_hdl -define command with the values specified in the RTL files. If you set this
attribute to false, the command line values are retained throughout unless a particular
macro is undefined in some file. You need to set this attribute before you read the RTL files.

**Example**

Consider the following RTL file:

// test1.v
‘define MACRO1 4
module test1 (out1);

```
Affects these commands: elaborate
read_hdl
```

```
Input and Output—Root Attributes
```
January 2019 446 Product Version 18.1

output[7:0] out1;
ssign out1 = ‘MACRO1;
endmodule // test1

Consider the following script:

read_hdl -define MACRO1=5 test1.v

■ When you use the default setting (true), the value used for MACRO1 will be 4. That is,
the value in the RTL file (4) overwrites the value of the command line (5).

■ When you set the hdl_overwrite_command_line_macros to false, the value of
the command line will be used, and the value of MACRO1 will be 5.

**Related Information**

**hdl_primitive_input_multibit**

hdl_primitive_input_multibit {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether a Verilog primitive gate instantiated in RTL can
have a multibit output pin connected to the primitive. For example, gates like NOT, bufif0,
bufif1, notif0, notif1, and tran expect a single bit output. However, sometimes multibit
outputs are connected in the RTL to these primitives.

Set this attribute to true to allow the LSB bit of a multibit output to be connected to the input
of these primitives. By default, RTL with multibit signals connected to the input would not be
allowed.

**Related Information**

```
Affects this command: read_hdl
```
```
Affects these commands: elaborate
read_hdl
```

```
Input and Output—Root Attributes
```
January 2019 447 Product Version 18.1

**hdl_report_case_info**

hdl_report_case_info {false | true}

_Default_ : false

**Read-write** root attribute. When set to true, reports information about how the
elaborate command infers parallel-case or full-case for every “multi-way decision
statement” (like a case statement). The reporting is module-by-module, with one report for
each module.

The reports can help users understand whether both:

■ Genus honored the full_case or parallel_case pragma

■ Genus automatically inferred a full or parallel case

**Related Information**

hdl_report_case_info in _Genus HDL Modeling Guide for Legacy UI_

**hdl_resolve_parameterized_instance_with_structural_module**

hdl_resolve_parameterized_instance_with_structural_module {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether module linking uses the parameterized module
name. During elaboration, Genus tries to identify a child module for every instantiation
statement in the RTL code.

By default, Genus does not look for a parameterized module name to resolve the
instantiation, but instead looks for a module with the exact same name as given in the
instantiation statement.

If you set this attribute to true, Genus looks for the parameterized module names during
module linking.

■ If the instantiation statement provides the parameter name(s), the child module name is
parameterized using the _%s%d style as illustrated in the first example.

```
Affects these commands: elaborate
read_hdl
```

```
Input and Output—Root Attributes
```
January 2019 448 Product Version 18.1

■ If the instantiation statement does not provide a parameter name, the child module name
is parameterized using the _%d style as illustrated in the second example.

■ Child modules with a parameter in their body are not considered during linking as
illustrated in the third example.

At the module linking step during elaboration, the hdl_parameter_naming_style
attribute setting does not affect how the instantiated module name is parameterized.

**Note:** This attribute is supported only in the RTL flow.

**Examples**

■ The following RTL code of the top-level module has an instantiation statement that
contains the parameter name p and references the parameter value 16.
module top (y, a, b);
parameter w = 16;
input [w-1:0] a, b;
output [w-1:0] y;
**btm #(.p(w)) u1 (y, a, b);**
endmodule
If the attribute is set to false, Genus links this instance to a Verilog module (or a VHDL
entity) whose name is btm. If set to true, Genus links the instance to a module or entity
whose name is btm_p16. The parameterized module name includes both the parameter
name p and the parameter value 16.

```
The linked child module might be similar to:
module btm_p16 (z, c, d);
input [15:0] c, d;
output [15:0] z;
...
endmodule
```
■ The following RTL code of the top-level module has an instantiation statement that
references a parameter value (16) but has no parameter name.
module top (y, a, b);
parameter w = 16;
input [w-1:0] a, b;
output [w-1:0] y;
**btm #(w) u1 (y, a, b);**
endmodule
If the attribute is set to false, Genus links this instance of instantiation to a Verilog
module (or a VHDL entity) whose name is btm. If set to true, Genus links the instance
to a module or entity whose name is btm_16. This parameterized module name does
not include the parameter name, because the tool cannot derive that from the
instantiation statement. The linked child module might be similar to:
module **btm_16** (z, c, d);
input [15:0] c, d;


```
Input and Output—Root Attributes
```
January 2019 449 Product Version 18.1

```
output [15:0] z;
...
endmodule
```
■ The following RTL code of the top-level module has an instantiation statement that
references a parameter value (16) and has no parameter name. Even when the attribute
is set to true, Genus will not link instance uo to module btm_16 because module
btm_16 has a parameter statement.
module top (...);
btm #(16) u0 (...);
....
endmodule
module btm_16 (...);
parameter p = 32;
...
endmodule

**Related Information**

**hdl_track_filename_row_col**

hdl_track_filename_row_col {false | true}

_Default:_ false

**Read-write** root attribute. Enables or disables file, row, and column information tracking.
When set to false, all the file, row, and column information is deleted. Set this attribute to
true to enable file, row, column information before using the elaborate command.

This attribute enables Genus to keep track of filenames, line numbers, and column numbers
for all instances before optimization, and use this information in selected reports and
messages.

Enabling this attribute can have an impact on the runtime.

**Note:** This attribute is supported in the RTL flow and the structural flow.

**Related Information**

```
Affects these commands: elaborate
read_hdl
```
```
Affects these commands: elaborate
read_hdl
```

```
Input and Output—Root Attributes
```
January 2019 450 Product Version 18.1

**hdl_use_current_dir_before_hdl_search_path**

hdl_use_current_dir_before_hdl_search_path {false | true}

_Default:_ false

**Read-write** root attribute. Controls the order of the directories from where the include files
must be read. By default, the tool uses the directories specified with the
init_hdl_search_path attribute to search for include files. When this attribute is set to
true, the tool uses the directory of the source file (containing the include file) before the hdl
search path.

**Examples**

Consider the following directory structure:

TOP.v
define.v
D1/
| A.v
| define.v
D2/
| B.v
| define.v
D3/
| C.v
| define.v

Files A.v, B.v, and C.v, each include a define.v file. The content of the define.v files
in the three directories is different.

Assume you run the following script

set_attr library tutorial.lib /
set_attr init_hdl_search_path {./D1 ./D2 ./D3} /
read_hdl A.v B.v C.v TOP.v

■ Using the default setting (false) of the attribute.

```
The tool will use the directories specified with the init_hdl_search_path attribute.
In this case, the define.v file will be picked from the ./D1 directory.
```
■ Using the true setting of the hdl_use_current_dir_before_hdl_search_path
attribute.

```
read_netlist
Related attribute frc_treat_modules_as_leaf_insts on page 435
```

```
Input and Output—Root Attributes
```
January 2019 451 Product Version 18.1

```
In this case, you will see that the tool uses the define.v file from the directory of the
source file (that contains the include file).
Reading Verilog file ’./D1/A.v’
Reading Verilog file ’./D1/define.v’
Reading Verilog file ’./D2/B.v’
Reading Verilog file ’./D2/define.v’
Reading Verilog file ’./D3/C.v’
Reading Verilog file ’./D3/define.v’
Reading Verilog file ’./TOP.v’
```
**Related Information**

**hdl_verilog_defines**

hdl_verilog_defines _macro_definition_list_

_Default:_ SYNTHESIS

**Read-write** root attribute. Specifies a list of global macro definitions that must be applied
to each subsequent read_hdl (except with -vhdl) and read_netlist command. This
includes calls to read_hdl made during a call to elaborate -libpath.

Each macro definition has the form id or id=expr.

**Example**

The following commands are equivalent:

■ set_attr hdl_verilog_defines "A B=4 C"
read_hdl ...

■ read_hdl -define "A B=4 C" ...

■ read_hdl -define A -define B=4 -define C ...

**Related Information**

```
Affects these commands: elaborate
read_hdl
read_netlist -netlist
```
```
Affects these commands: elaborate -libpath
read_hdl
read_netlist
```

```
Input and Output—Root Attributes
```
January 2019 452 Product Version 18.1

**hdl_vhdl_assign_width_mismatch**

hdl_vhdl_assign_width_mismatch {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether to allow an assignment in VHDL when the
left-hand side (lhs) and right-hand side (rhs) have the same array type but mismatching width.
When set to true, the rhs gets truncated or extended to the width of the lhs. By default,
VHDL does not allow such assignments.

**Example**

Consider the following RTL. Ports Mult_A and Z have the same array type but have
incompatible bit widths.

library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity mmnumeric1 is
generic (wmA : integer := 2;
wZ : integer := 5);
port ( Mult_A : in signed (wmA-1 downto 0);
Z : out signed (wZ-1 downto 0) );
end;
architecture rtl of mmnumeric1 is
begin
Z <= Mult_A;
end;

With the default setting of hdl_vhdl_assign_width_mismatch (false), Genus issues
error message CDFG-283 during elaboration.

When you set hdl_vhdl_assign_width_mismatch to true,the RTL will successfully
elaborate, but Genus issues warning message CDFG-239.

**Related Information**

VHDL-Specific Attributes in _Genus HDL Modeling Guide for Legacy UI_

```
Affects these commands: elaborate
read_hdl
```

```
Input and Output—Root Attributes
```
January 2019 453 Product Version 18.1

**hdl_vhdl_case**

hdl_vhdl_case {original | lower | upper}

_Default:_ original

**Read-write** root attribute. Stores VHDL identifiers and operators in lowercase, uppercase,
or the case given in the source file.

**Related Information**

VHDL-Specific Attributes in _Genus HDL Modeling Guide for Legacy UI_

**hdl_vhdl_environment**

hdl_vhdl_environment {common | synergy}

_Default:_ common

**Read-write** root attribute. Specifies the selection of the predefined arithmetic libraries.

**Related Information**

VHDL-Specific Attributes in _Genus HDL Modeling Guide for Legacy UI_

**hdl_vhdl_lrm_compliance**

hdl_vhdl_lrm_compliance {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, the read_hdl command enforces a strict
interpretation of the VHDL LRM. This variable lets you verify that your VHDL code is
compliant with the LRM, such that it is likely to work on other VHDL tools.

```
Affects these commands: elaborate
read_hdl
```
```
Affects these commands: elaborate
read_hdl
```

```
Input and Output—Root Attributes
```
January 2019 454 Product Version 18.1

When set to false the following features are allowed:

■ Treats a concatenation as a locally static expression, which allows constructs such as
the following:
case expr is
when "001" & ’1’ => ...

■ Initializes an interface object with a function call.

■ Lets you use name _X_ in the definition of a different _X_ :

```
constant c : integer := 3;
function f (c : integer := c) is ...
```
■ In VHDL-1987, treats a function call with globally static arguments as a globally static
expression. For instance:
function f(x : integer) return integer;
...
generic (y : integer := f(3));

**Related Information**

VHDL-Specific Attributes in _Genus HDL Modeling Guide for Legacy UI_

**hdl_vhdl_preferred_architecture**

hdl_vhdl_preferred_architecture _string_

**Read-write** root attribute. Sets the name of preferred architecture to use with an entity
when there are multiple architectures.

**Related Information**

VHDL-Specific Attributes in _Genus HDL Modeling Guide for Legacy UI_

```
Affects these commands: elaborate
read_hdl
```
```
Affects these commands: elaborate
read_hdl
```

```
Input and Output—Root Attributes
```
January 2019 455 Product Version 18.1

**hdl_vhdl_range_opto**

hdl_vhdl_range_opto {false | true}

_Default:_ false

**Read-write** root attribute. Controls the optimization of the widths of arithmetic operators
(+, *, -) that have ranged integer arguments in VHDL.

**Example**

Consider the following RTL:

entity rngopt is port(
in1 : in integer range 0 to 12;
in2 : in integer range 0 to 3;
output : out integer);
end;

architecture rtl of rngopt is
begin
output <= in1 + in2;
end;

■ When you set hdl_vhdl_range_opto to true, Genus infers an unsigned adder with
an output width of 4 bits during elaboration, because the result will be in the range of 0
to 15 (12+3).

■ When you use the default setting (false) Genus infers an unsigned adder with an
output width of 5 bits during elaboration.

**Related Information**

VHDL-Specific Attributes in _Genus HDL Modeling Guide for Legacy UI_

**hdl_vhdl_read_version**

hdl_vhdl_read_version {1993 | 1987 | 2008}

_Default:_ 1993

**Read-write** root attribute. Specifies the VHDL version to be used when reading VHDL
designs. If you change the hdl_vhdl_read_version read version at any time, Genus
automatically re-maps the IEEE and STD VHDL libraries to the correct directory in the
software release. In this way the correct versions of standard packages in these libraries are
picked up.

```
Affects this command: elaborate
```

```
Input and Output—Root Attributes
```
January 2019 456 Product Version 18.1

**Related Information**

VHDL-Specific Attributes in _Genus HDL Modeling Guide for Legacy UI_

**hdl_zero_replicate_is_null**

hdl_zero_replicate_is_null {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether a zero-length replication is treated as a null
expression having zero width. This matches the behavior of Conformal® Equivalence
Checking.

**Example**

Consider the following expression.

{ {0{8’hff}}, 3’b111 }

If the attribute is set to false, this expression evaluates to 4’b0111.
If the attribute is set to true, the expression evaluates to 3’b111.

**Related Information**

**ignore_pin_error_in_test_cell_function**

ignore_pin_error_in_test_cell_function {false | true|

_Default_ : false

**Read-write** root attribute. Controls whether to ignore the pin errors in the test cell function.

This attribute must be set before you read in the libraries.

```
Affects these commands: elaborate
read_hdl
```
```
Affects these commands: elaborate
read_hdl
```

```
Input and Output—Root Attributes
```
January 2019 457 Product Version 18.1

**Related Information**

**init_blackbox_for_undefined**

init_blackbox_for_undefined {true | false}

_Default_ : true

**Read-write** root attribute. Controls how a logic abstract that is inferred from an empty
module, an entity without an architecture, or an entity whose architecture is empty, is
interpreted.

If set to true, the logic abstract becomes an unresolved reference in the design. Genus tries
to find a library cell with a name corresponding to that of the logic abstract. If it finds such a
cell, the logic abstract is represented as an instance of that library cell. Otherwise, the logic
abstract becomes an unresolved reference.

```
Caution
```
```
If set to false , the logic abstract remains as a module in the design
hierarchy. In this case, an empty module is created which is not
considered unresolved. This is an unrealistic situation. The tool would
treat the output ports of the module as undriven and would assign them
values based on the setting of the hdl_undriven_output_port_value
attribute. This can potentially create false non-eq points during
verification with Lec. Therefore, this setting should be avoided.
```
**Note:** This attribute is supported in the RTL and structural flows.

**Example**

Consider design top which instantiates empty module foo.

module top(a,b,c);
input a,b;
output c;
foo u0 (a,b,c);
endmodule
module foo (a,b,c);
input a,b;
output c;
endmodule

```
Related attributes: library on page 469
```
```
lbr_use_test_cell_seq on page 466
```

```
Input and Output—Root Attributes
```
January 2019 458 Product Version 18.1

■ The following script uses the default setting of the init_blackbox_for_undefined
attribute.
set_attr library tutorial.lib
set_attribute init_blackbox_for_undefined true /
read_hdl test.v
elaborate
When elaborating this design, you get messages similar to the following indicating that
the empty module foo is considered as an unresolved module. It will be treated as any
other blackbox: its output ports will not be treated as undriven and so will not be driven
by a constant logic value.
Info : Elaborating Design. [ELAB-1]
: Elaborating top-level block ’top’ from file ’test.v’.
Warning : Detected a logic abstract. [CDFG-331]
: Logic abstract ’foo’ in file ’test.v’ on line 6.
....
Info : Done Elaborating Design. [ELAB-3]
: Done elaborating ’top’.
/designs/top
The instance u0 will be marked unresolved:
legacy_genus:/> get_attr unresolved u0
true

■ The following script changes the init_blackbox_for_undefined attribute setting to
false.
set_attr library tutorial.lib
set_attribute init_blackbox_for_undefined false /
read_hdl test.v
elaborate
Now when elaborating the design, module foo will be treated like a regular module. As
a result, its ports will be treated as undriven and optimizations can take place on module
foo.
Info : Elaborating Design. [ELAB-1]
: Elaborating top-level block ’top’ from file ’test.v’.
Warning : Undriven module output port. [ELABUTL-123]
: Undriven bits of output port ’c’ in module ’foo’ in file ’test.v’ on
line 8, column 17.
....
The instance u0 will not be marked as unresolved:
legacy_genus:/> get_attr unresolved u0
false


```
Input and Output—Root Attributes
```
January 2019 459 Product Version 18.1

**Related Information**

Modeling Logic Abstracts in _Genus HDL Modeling Guide for Legacy UI_.

**init_hdl_search_path**

init_hdl_search_path _Tcl_list_

_Default_ : {. }

**Read-write** root attribute. Specifies a list of UNIX directories that Genus should search for
files associated with the read_hdl command. The behavior is similar to the search path in
UNIX.

In Verilog, this attribute directs the search of Verilog files specified with the read_hdl
command and `include files specified in Verilog code.

In VHDL, this attribute directs the search of VHDL files specified with the read_hdl command.

**Note:** The “~” is supported.

This attribute is supported in the RTL flow and the structural flow.

**Example**

set_attr init_hdl_search_path { ../src ../incl }

**Related Information**

```
Affects these commands: elaborate
read_hdl
read_netlist
Affected by this attribute: hdl_resolve_instance_with_libcell on page 1109
```
```
Affects these commands: elaborate
read_hdl
read_netlist
```

```
Input and Output—Root Attributes
```
January 2019 460 Product Version 18.1

**input_assert_one_cold_pragma**

input_assert_one_cold_pragma _string_

_Default_ : assert_one_cold one_cold

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
one_cold pragma when reading in Verilog or VHDL

**Related Information**

Specifying Synthesis Pragma Keywords in _Genus HDL Modeling Guide for Legacy UI_

**input_assert_one_hot_pragma**

input_assert_one_hot_pragma _string_

_Default_ : assert_one_hot one_hot

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
one_hot pragma when reading in Verilog or VHDL.

**Related Information**

Specifying Synthesis Pragma Keywords in _Genus HDL Modeling Guide for Legacy UI_

**input_asynchro_reset_blk_pragma**

input_asynchro_reset_blk_pragma _string_

_Default_ : async_set_reset_local asynchro_reset_blk

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
asynchro_reset_blk pragma when reading in Verilog or VHDL. Specifies the equivalent
used in input pragmas for the Genus asynchro_reset_blk pragma.

//cadence asynchro_reset_blk <namedBlock> [{rst1 rst2}]

Any if conditions in the specified block containing rst1 and rst2 are considered as
asynchronous reset condition inside the asynchronous if-then-else decoding code.

```
Affects this command: read_hdl
```
```
Affects this command: read_hdl
```

```
Input and Output—Root Attributes
```
January 2019 461 Product Version 18.1

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Specifying Synthesis Pragma Keywords in _Genus HDL Modeling Guide for Legacy UI_

**input_asynchro_reset_pragma**

input_asynchro_reset_pragma _string_

_Default_ : async_set_reset asynchro_reset

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
asynchro_reset pragma when reading in Verilog or VHDL.Specifies the equivalent used
in input pragmas for the Genus asynchro_reset pragma.

//cadence asynchro_reset [{rst1 rst2}]

Any if conditions containing rst1 and rst2 are considered as asynchronous reset
conditions inside the asynchronous if-then-else decoding code.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Specifying Synthesis Pragma Keywords in _Genus HDL Modeling Guide for Legacy UI_

**input_case_cover_pragma**

input_case_cover_pragma _string_

_Default_ : full_case

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
full_case pragma when reading in Verilog or VHDL.

Specifies the equivalent used in input pragmas for the Genus case_logic cover pragma.

**Note:** This attribute is supported only in the RTL flow.

```
Affects this command: read_hdl
```
```
Affects this command: read_hdl
```

```
Input and Output—Root Attributes
```
January 2019 462 Product Version 18.1

**Related Information**

Specifying Synthesis Pragma Keywords in _Genus HDL Modeling Guide for Legacy UI_

**input_case_decode_pragma**

input_case_decode_pragma _string_

_Default_ : parallel_case

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
parallel_case pragma when reading in Verilog or VHDL.

Specifies the equivalent used in input pragmas for the Genus case_logic no_priority
pragma.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Specifying Synthesis Pragma Keywords in _Genus HDL Modeling Guide for Legacy UI_

**input_map_to_mux_pragma**

input_map_to_mux_pragma _string_

_Default_ : map_to_mux infer_mux

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
map_to_mux pragma when reading in Verilog or VHDL.

Specifies the equivalent used in input pragmas for the Genus map_to_mux pragma.

**Note:** This attribute is supported only in the RTL flow.

```
Affects this command: read_hdl
```
```
Affects this command: read_hdl
```

```
Input and Output—Root Attributes
```
January 2019 463 Product Version 18.1

**Related Information**

Specifying Synthesis Pragma Keywords in _Genus HDL Modeling Guide for Legacy UI_

**input_pragma_keyword**

input_pragma_keyword _string_

_Default_ : cadence synopsys ambit pragma synthesis

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as
the keyword indicating a pragma when reading in Verilog or VHDL.

A pragma is a comment whose first word is a pragma keyword specified in this attribute.

You cannot remove the cadence keyword from the list.

**Note:** This attribute is supported in the RTL flow and the structural flow.

**Related Information**

Specifying Synthesis Pragma Keywords in _Genus HDL Modeling Guide for Legacy UI_

**input_synchro_enable_blk_pragma**

input_synchro_enable_blk_pragma _string_

_Default_ : synchro_enable_blk

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
synchro_enable_blk pragma when reading in Verilog or VHDL.

Specifies the synchro_reset_blk pragma name in input pragmas.

```
Affects this command: read_hdl
Related attribute map_to_mux on page 1195
```
```
Affects these commands: read_hdl
read_netlist
```

```
Input and Output—Root Attributes
```
January 2019 464 Product Version 18.1

**Related Information**

Specifying Synthesis Pragma Keywords in _Genus HDL Modeling Guide for Legacy UI_

**input_synchro_enable_pragma**

input_synchro_enable_pragma _string_

_Default_ : synchro_enable

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
synchro_enable pragma when reading in Verilog or VHDL.

Specifies the synchro enable command in input pragmas.

**Related Information**

Specifying Synthesis Pragma Keywords in _Genus HDL Modeling Guide for Legacy UI_

**input_synchro_reset_blk_pragma**

input_synchro_reset_blk_pragma _string_

_Default_ : sync_set_reset_local synchro_reset_blk

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
synchro_reset_blk pragma when reading in Verilog or VHDL.

Specifies the equivalent used in input pragmas for the Genus sync_set_reset_local
pragma.

//cadence sync_set_reset_local ,namedBlock "comma-separated_list_of_signals"

**Note:** This attribute is supported only in the RTL flow.

```
Affects this command: read_hdl
```
```
Affects this command: read_hdl
read_netlist
```

```
Input and Output—Root Attributes
```
January 2019 465 Product Version 18.1

**Related Information**

Specifying Synthesis Pragma Keywords in _Genus HDL Modeling Guide for Legacy UI_

**input_synchro_reset_pragma**

input_synchro_reset_pragma _string_

_Default_ : sync_set_reset synchro_rest

**Read-write** root attribute. Carries a Tcl list of one or more names, each being treated as a
synchro_reset_blk pragma when reading in Verilog or VHDL.

Specifies the equivalent used in input pragmas for the Genus synchro_reset pragma.

//cadence sync_set_reset [{rst1 rst2}]

Any if conditions containing rst1 and rst2 are considered as synchronous reset
conditions inside the synchronous if-then-else decoding code.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Specifying Synthesis Pragma Keywords in _Genus HDL Modeling Guide for Legacy UI_

**inst_prefix**

inst_prefix _string_

_Default_ : g

**Read-write** root attribute. Specifies the prefix to be used together with an integer to
generate new instance names. For example, g4044.

Each gate is named by constructing a string from the instance prefix and an integer that
allows Genus to construct unique instance names. This attribute lets you change the naming
scheme for gates.

```
Affects this command: read_hdl
```
```
Affects this command: read_hdl
```

```
Input and Output—Root Attributes
```
January 2019 466 Product Version 18.1

**Related Information**

**lbr_respect_async_controls_priority**

lbr_respect_async_controls_priority {true | false}

_Default_ : true

**Read-write** root attribute. Instructs the library parser to consider the asynchronous control
pins priority description of sequential libcells from the liberty files. This enables the implicit
implementation of the priority logic by the sequential library cells during mapping.

Set this attribute to false if you want the priority logic to be implemented explicitly by
combinational gates. It is recommended to set this attribute before reading the libraries to
reduce the runtime of processing the libraries.

**Related Information**

**lbr_use_test_cell_seq**

lbr_use_test_cell_seq {true| false}

_Default_ : true

**Read-write** root attribute. Controls whether to use the test cell function if the main cell
function is unusable.

This attribute must be set before you read in the libraries.

**Related Information**

```
Affects these commands: elaborate
```
```
syn_generic
syn_map
syn_opt
```
```
Affects this attribute library on page 469
```
```
Related attributes: ignore_pin_error_in_test_cell_function on page 456
library on page 469
```

```
Input and Output—Root Attributes
```
January 2019 467 Product Version 18.1

**lec_executable**

lec_executable _path_

**Read-write** root attribute. Specifies the Conformal ® Low Power (CLP) executable that
should be used for the verify_power_structure and check_cpf commands.

**Example**

The following example takes the CLP executable from the specified directory:

legacy_genus:/> set_attribute lec_executable / _path_ /conformal/lec07.10/bin/lec /

**Related Information**

**lef_add_logical_pins**

lef_add_logical_pins {true|false}

_Default_ : true

**Read-write** root attribute. Controls the addition of LEF logical pins (pins other than
ANALOG, GROUND or POWER) that are not part of the libcell definition in the Liberty file. By
default these pins are added to the libcell definition.

**lef_add_power_and_ground_pins**

lef_add_power_and_ground_pins {true|false}

_Default_ : true

**Read-write** root attribute. Controls the addition of LEF POWER and GROUND pins that are
not part of the libcell definition in the Liberty file. By default these pins are added to the libcell
definition.

```
Affects these commands: check_cpf
verify_power_structure
```

```
Input and Output—Root Attributes
```
January 2019 468 Product Version 18.1

**lef_library**

lef_library _lef_library_

**Read-write** root attribute. Specifies the LEF libraries for technology mapping. Specifically,
Genus will use the wire resistance, capacitance, area, and site size information in the LEF
library. The capacitance table file can contain the same information but in all cases, Genus
will use the latest specification. You must specify the LEF libraries before the capacitance
table file for the best synthesis results.

Cells that are found in the timing library but not in the LEF library will be marked as avoid.
That is, the avoid attribute will be set to true. on those cells that are in the .lib file but not
in the LEF file.

When you read in LEF libraries, the cell area defined in the LEF libraries will be used instead
of the cell area specified in the timing library (.lib). The timing library area will be used if the
physical libraries do not contain any cell definitions.

**Note:** Reading in LEF libraries, sets the interconnect_mode root attribute to ple.

Genus supports LEF 5.3 and above.

**Note:** You must import all LEF libraries, not just the technology LEF. You must specify the
technology LEF file first.

**Example**

The following example specifies two LEF libraries, tech.lef and cell.lef:

legacy_genus:/> set_attribute lef_library {tech.lef cell.lef}

The following example differs from the above example: it replaces the existing LEF file
because it specifies the files separately with two set_attribute commands as opposed to
a Tcl list with one set_attribute command.

legacy_genus:/> set_attribute lef_library tech.lef
legacy_genus:/> set_attribute lef_library cell.lef

**Related Information**

```
Related attributes: avoid on page 304
```
```
cap_table_file on page 587
interconnect_mode on page 592
scale_of_cap_per_unit_length on page 616
scale_of_res_per_unit_length on page 616
```

```
Input and Output—Root Attributes
```
January 2019 469 Product Version 18.1

**library**

library **{{** _lib_ [ _lib_ ]... **}** [ **{** _lib_ [ _lib_ ]... **}** ]... **}**

**Read-write** root attribute. Sets the target library for technology mapping.

You must specify this attribute on root if you have a single voltage design.

You can specify a single library or a Tcl list of library lists. Each library list is also a Tcl list.
Each library must be found in the library search path (specified through the
lib_search_path attribute). The first library in each list is considered the master library to
which the content of the other libraries in that list is appended.

The library attribute also supports libraries that have been compressed with GNU Zip (.gz
extension).

**Note:** The information in the appended libraries overwrites the corresponding information in
the master library. However, Genus fails on loading the libraries if the delay models in the
appended libraries differ from the delay models in the master library.

**Examples**

■ To read independent libraries, type the following command:

```
set_attribute library {a.lib b.lib c.lib x.lib y.lib} /
This command creates five libraries in the /libraries directory.
```
■ To load one library and append some others, type the following command:

```
set_attribute library {{a.lib b.lib c.lib x.lib y.lib}} /
This command loads the first library and appends the contents of the next libraries to the
first one. This command creates one library (a.lib) in the /libraries directory.
```
■ To load several libraries and append some, type the following command:

```
set_attribute library {{a.lib b.lib} {c.lib} {x.lib y.lib}}
This command loads a.lib, appends b.lib to a.lib, then loads c.lib, followed by
x.lib and finally appends y.lib to x.lib. This command creates three libraries in the
/libraries directory: a.lib, c.lib, and x.lib.
```
■ To load a GZIP compressed library, type the following command:

```
set_attribute library big_15_lv.lib.gz
```
**Related Information**

```
Affected by this attribute: init_lib_search_path on page 154
```

```
Input and Output—Root Attributes
```
January 2019 470 Product Version 18.1

**path**

path _string_

_Default:_. / /libraries/* /libraries/library_domains/*/*
/libraries/library_sets/*/* /libraries/library_domains/*
/libraries/library_sets/* /designs/* /designs/*/timing/clocks/
/designs/*/timing/clock_domains/*
/designs/*/dft/test_clock_domains/*
/designs/*/dft/mbist/mbist_clock_domains/* /designs/*/modes
/designs/*/modes/*/clocks /designs/*/modes/*/clock_domains/*
/mmmc_designs_spec/* /designs/*/mmmc/*

**Read-write** root attribute. Specifies the search paths for implicit finds. During an implicit
find, Genus will perform an exhaustive search by recursively searching the specified paths.

**Example**

In the following example, Genus recursively searches the paths specified with the path
attribute and sets a false path between all clock objects named clk1 and clk2.

legacy_genus:/> set_false_path -from clk1 -to clk2

In this case, Genus interprets the names clk1 and clk2 to be clock names because the
inherent object search order of the SDC command set_false_path is clocks, ports,
instances, pins. If there were no clocks named clk1 or clk2, Genus would have interpreted
the names to have been port names.

```
Related attribute: support_appending_libs on page 472
```

```
Input and Output—Root Attributes
```
January 2019 471 Product Version 18.1

**script_begin**

script_begin _string_

_Default:_ dc_script_begin dc_tcl_script_begin script_begin

**Read-write** root attribute. Specifies the keyword in the RTL netlist that indicates the
beginning of a script included in the netlist.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Supported Synopsys Pragmas in _Genus HDL Modeling Guide for Legacy UI_

**script_end**

script_end _string_

_Default:_ dc_script_end dc_tcl_script_end script_end

**Read-write** root attribute. Specifies the keyword in the RTL netlist that indicates the end of
a script included in the netlist.

**Related Information**

Supported Synopsys Pragmas in _Genus HDL Modeling Guide for Legacy UI_

```
Affects this command: read_hdl
Affects this attribute: hdl_auto_exec_sdc_scripts on page 1067
Related attribute: script_end on page 471
```
```
Affects this command: read_hdl
Affects this attribute: hdl_auto_exec_sdc_scripts on page 1067
Related attribute: script_end on page 471
```

```
Input and Output—Root Attributes
```
January 2019 472 Product Version 18.1

**script_search_path**

script_search_path _string_

_Default:_ {. / _install_dir_ /lib/etc}

**Read-write** root attribute. Specifies the search path for script files. The “~” is supported.

**Note:** This attribute affects the include and the source commands.

**Examples**

The following example sets the script path to /home/monicas/Genus/scripts and then
uses the include command to run the example.g script in the directory:

legacy_genus:/> set_attribute script_search_path /home/monicas/Genus/scripts
Setting attribute of root /: ’script_search_path’ = /home/monicas/Genus/scripts
legacy_genus:/> include example.g

**Related Information**

**support_appending_libs**

support_appending_libs {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether you can append two or more libraries that are
defined in different .lib files and that have the same library name and the same PVT conditions
but contain different libcells.

**Example**

Assume you have libraries lib1.lib, lib2.lib and lib3.lib. The three library files
have the same internal library name and PVT conditions but contain different libcells. To
append the libcells of lib2.lib and lib3.lib to lib1.lib, enter the following:

set_attribute support_appending_libs true /
set_attribute library {{lib1.lib lib2.lib lib3.lib }} /

These commands create one library (lib1.lib) in the /libraries directory.

```
Affects this command: include
```

```
Input and Output—Root Attributes
```
January 2019 473 Product Version 18.1

**Related Information**

**support_multi_seq_elements**

support_multi_seq_elements {true | false}

_Default_ : true

**Read-write** root attribute. Controls the conversion of a state retention cell with multiple
sequential elements (for example, multiple ff or latch groups) into a single ff or latch
function.

Any outgoing timing arcs on the power gating pin of the state-retention cell are enabled by
default.

**Note:** You must set this attribute before you read the libraries.

**Related Information**

**synthesis_off_command**

synthesis_off_command _string_

_Default_ : translate_off synthesis_off

**Read-write** root attribute. Specifies the pragma that is used to indicate the beginning of
non-synthesizable constructs in the RTL source code or in the generated generic netlist.

**Note:** This attribute is supported in the RTL flow and the structural flow.

**Related Information**

Specifying Synthesis Pragma Keywords in _Genus HDL Modeling Guide for Legacy UI_

```
Affects this attribute: library on page 469
```
```
Affects this attribute: library on page 469
```
```
Affects this command: read_hdl
read_netlist
Related attributes: synthesis_on_command on page 474
input_pragma_keyword on page 463
```

```
Input and Output—Root Attributes
```
January 2019 474 Product Version 18.1

**synthesis_on_command**

synthesis_on_command _string_

_Default_ : translate_on synthesis_on

**Read-write** root attribute. Specifies the pragma that is used to indicate the end of non
synthesizeable constructs in the RTL source code or in the generated generic netlist.

**Note:** This attribute is supported in the RTL flow and the structural flow.

**Related Information**

Specifying Synthesis Pragma Keywords in _Genus HDL Modeling Guide for Legacy UI_

**ungroup_separator**

ungroup_separator _string_

_Default_ : _

**Read-write** root attribute. Specifies the string used to separate the hierarchical names of
instances that are ungrouped (flattened) after elaboration.

**Example**

The following example uses the slash ("/") to separate ungrouped instances:

legacy_genus:/> set_attribute ungroup_separator /

```
Affects this command: read_hdl
read_netlist
Related attributes: synthesis_off_command on page 473
input_pragma_keyword on page 463
```

```
Input and Output—Root Attributes
```
January 2019 475 Product Version 18.1

**use_power_ground_pin_from_lef**

use_power_ground_pin_from_lef {true | false}

_Default_ : true

**Read-write** root attribute. Specifies whether to ignore the inconsistency in the use
definition of power and ground pins between .lib and LEF libraries. By default, the definition
from LEF is used when an inconsistency is detected.

**Note:** When this attribute is enabled, you must read in the LEF libraries before reading the
design information.

**verification_directory_naming_style**

verification_directory_naming_style _string_

_Default:_ fv/%s

**Read-write** root attribute. Specifies the format to use to name the directory to which the
verification files are written when the write_verification_files attribute is set to
true.

The attribute value can contain an arbitrary string, zero or one %s representing the design
name, and zero or one %d representing the number of the session.

■ If the value contains neither a %s or a %d, each elaboration run writes the files in the same
directory, overwriting the existing ones.

■ If the value contains a %d, each elaboration run creates a new directory.

■ If the value contains a %s but no %d, a new directory is created only if elaboration is given
a different top design.

By default, the verification directory will be overwritten each time you run a new Genus
session.

The following files will be written to this directory:

■ fv_map.v.gz—intermediate netlist generated during syn_map

■ rtl_to_fv_map.do—do file for comparison between RTL and the intermediate netlist
generated during syn_map

■ fv_map.fv.json—auxiliary information

**Note:** If you want to change the attribute setting, do so before you elaborate the design.


```
Input and Output—Root Attributes
```
January 2019 476 Product Version 18.1

**Examples**

■ Assume your design name is test, the name of the directory will be fv/test.

■ The following setting can be used to prevent overwriting the directory for each new
Genus session.
set_attribute verification_directory_naming_style fv/%s_%d /

**Related Information**

**wccd_threshold_percentage**

wccd_threshold_percentage _float_

_Default_ : 0.8

**Read-write** root attribute. Specifies the threshold percentage in the dofiles for the false
path generation flow and the directed false path generation flow. This value instructs the
Conformal ® Constraint Designer tool to consider only those paths with logic length that is
greater than the maximum logic length of all paths in the design multiplied by the specified
value. You can specify a real number between 0 and 1 for the threshold percentage.

**Related Information**

```
Affects these commands: elaborate
syn_generic
syn_map
syn_opt
```
```
Affects this command generate_constraints -dfpgen
generate_constraints -fpgen
write_do_ccd generate -dfpgen
write_do_ccd generate -dpgen
```

```
Input and Output—Root Attributes
```
January 2019 477 Product Version 18.1

**wcdc_clock_dom_comb_propagation**

wcdc_clock_dom_comb_propagation {logic_nophase | exact_phase | either_phase | wire
| logic_phase}

_Default_ : logic_nophase

**Read-write** root attribute. Controls clock domain propagation through combinational
elements in the Conformal® Extended Checks software.

**Example**

The following command sets this attribute to exact_phase.

set_attribute wcdc_clock_dom_comb_propagation exact_phase /

This attribute setting causes the following clock domain rule:

set clock_domain rule -derived -exact_phase -extract buffer

**Related Information**

**wclp_lib_statetable**

wclp_lib_statetable {true | false}

_Default_ : true

**Read-write** root attribute. Affects the read library -liberty command in the
generated dofile. If set to true, that command is equipped with a -statetable option. If
set to false, that command will not have -statetable.

**Related Information**

```
Affects this command write_do_verify cdc
```
```
Affects this command check_cpf
verify_power_structure
write_do_clp
```

```
Input and Output—Root Attributes
```
January 2019 478 Product Version 18.1

**wlec_add_noblack_box_retime_subdesign**

wlec_add_noblack_box_retime_subdesign {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether to add the Conformal LEC command that
excludes the specified retimed modules from the hierarchical dofile script generation. Specify
this attribute before writing out the intermediate netlist.

The default value is the recommended value for retiming verification.

**Example**

Assume that your synthesis script contains the following commands:

set_attribute retime true {submod1 submod2}
set_attribute wlec_add_noblack_box_retime_subdesign true /

As a results, the following commands are added in the dofile generated by the
write_do_lec command:

add noblack box submod1 -submodules -golden
add noblack box submod1 -submodules -revised
add noblack box submod2 -submodules -golden
add noblack box submod2 -submodules -revised

**Related Information**

**wlec_analyze_abort**

wlec_analyze_abort {false | true}

_Default_ : false

**Read-write** root attribute. Adds the Conformal LEC command that analyzes the abort
points to the dofile. The command works on the abort points in the design and tries to resolve
them by adding partition points, increasing the compare effort, and more. Specify this
attribute before writing out the intermediate netlist.

If the attribute is set to true in a hierarchical compare, the following commands are added in
the dofile:

write hier_compare dofile <dofile name> -noexact_pin_match -constraint -usage
-replace -run_hier -prepend_string

```
Affects this command write_do_lec
```

```
Input and Output—Root Attributes
```
January 2019 479 Product Version 18.1

"remodel -seq_constant -repeat"
run hier_compare <dofile name> -analyze_abort

If the attribute is set to true in a _flat_ compare, the following commands are added in the
dofile:

set system mode lec
remodel -seq_constant -repeat
map key points
report mapped points
report unmapped points -summary
report unmapped points -extra -unreachable -notmapped
add compared points -all
compare
usage
// if seeing abort, please try ’analyze abort -compare’
report compare data

**Related Information**

**wlec_analyze_setup**

wlec_analyze_setup {false | true}

_Default:_ false

**Read-write** root attribute. Adds the Conformal LEC command analyze setup
-verbose to the dofile. The command analyzes setup related issues and tries to correct any
key point mapping related issues before starting the comparison. Specify this attribute before
writing out the intermediate netlist.

If the attribute is set to true in a _hierarchical_ compare, the following commands will be
added in the dofile:

write hier_compare dofile <dofile name> -noexact_pin_match -constraint \
-usage -replace -run_hier -prepend_string
"remodel -seq_constant -repeat;analyze setup -verbose; map key points"

If the attribute is set to true in a _flat_ compare, the following commands are added:

set system mode lec
remodel -seq_constant -repeat
analyze setup -verbose
map key points

```
Affects this command write_do_lec
Affected by this attribute: wlec_auto_analyze on page 480
```

```
Input and Output—Root Attributes
```
January 2019 480 Product Version 18.1

**Related Information**

**wlec_auto_analyze**

wlec_auto_analyze {true | false}

_Default:_ true

**Read-write** root attribute. Adds the Conformal LEC command set analyze option
-auto to the dofile. This command handles both setup related issues as well as abort points
(if any). This attribute is a superset of the wlec_analyze_abort and
wlec_analyze_setup attributes. Hence, if you keep this attribute at its default value of
true, you do not need to specify neither wlec_analyze_setup nor
wlec_analyze_abort.

By default the _hierarchical_ compare will have the following commands in the dofile:

set flatten model -seq_constant -seq_constant_x_to 0
set flatten model -nodff_to_dlat_zero -nodff_to_dlat_feedback
set analyze option -auto
write hier_compare dofile <dofile name> -noexact_pin_match -constraint -usage \
-replace -run_hier -prepend_string "remodel -seq_constant -repeat"
run hier_compare <dofile name>

By default, the _flat_ compare will have the following commands in the dofile:

set flatten model -seq_constant -seq_constant_x_to 0
set flatten model -nodff_to_dlat_zero -nodff_to_dlat_feedback
set analyze option -auto
set system mode lec
remodel -seq_constant -repeat

If all of the wlec_auto_analyze, wlec_analyze_setup, and wlec_analyze_abort
attributes are set to true, the wlec_auto_analyze will take precedence.

**Related Information**

```
Affects this command write_do_lec
```
```
Affected by this attribute: wlec_auto_analyze on page 480
```
```
Affects this command write_do_lec
Affects these attributes: wlec_analyze_abort on page 478
wlec_analyze_setup on page 479
```

```
Input and Output—Root Attributes
```
January 2019 481 Product Version 18.1

**wlec_compare_threads**

wlec_compare_threads _integer_

_Default:_ 4

**Read-write** root attribute. Adds the Conformal® LEC command set compare options
with the -threads option to the dofile. The attribute value specifies the number of compare
threads.

**Related Information**

**wlec_composite_compare**

wlec_composite_compare {true | false}

_Default:_ true

**Read-write** root attribute. Specifies that the generated .do file includes two compare
operations: rtl-to-fv_map and fv_map-to-revised.The 'fv_map' netlist is automatically written
in the verification directory during mapping (syn_map). When disabled, the generated .do file
contains only one compare operation: golden-to-revised.

**Note:** Only applicable when you execute the write_do_lec command after the syn_map
command with the -golden_design defaulting to the RTL.

**Related Information**

```
Affects this command write_do_lec
```
```
Affects this command: write_do_lec
Related attributes verification_directory on page 523
verification_directory_naming_style on page 475
```

```
Input and Output—Root Attributes
```
January 2019 482 Product Version 18.1

**wlec_cut_point**

wlec_cut_point {none| golden | revised | both}

_Default:_ none

**Read-write** root attribute. Controls whether the write_do_lec command should locate
all instances of cdn_loop_breaker gates in the current design and identify the hierarchical
pins driving these cdn_loop_breaker gates.

If the attribute value is not an empty string, the write_do_lec command adds the following
LEC command to the dofile for each of the identified hierarchical pins:

ADD CUt Point _path_to_cut_point_ -pin -{golden|revised|both}

**Related Information**

**wlec_dft_constraint_file**

wlec_dft_constraint_file _file_

**Read-write** root attribute. Specifies a TCL script to be sourced from the generated .do
dofile. This provides a method to apply additional DFT constraints during formal verification
when a third-party DFT tool is used. This file must exist when verification is performed.

**Related Information**

**wlec_hier_comp_threshold**

wlec_hier_comp_threshold _integer_

_Default:_ 50

**Read-write** root attribute. Specifies the minimum number of instances required in a module
to perform a hierarchical comparison on that module with the Conformal® Logical
Equivalence Checker.

```
Affects this command write_do_lec
```
```
Affects this command: write_do_lec
```

```
Input and Output—Root Attributes
```
January 2019 483 Product Version 18.1

**Related Information**

**wlec_lib_statetable**

wlec_lib_statetable {true | false}

_Default:_ true

**Read-write** root attribute. Affects the read library -liberty command in the
generated dofile. If set to true, that command is equipped with a -statetable option. If
set to false, that command will not have -statetable.

**Related Information**

**wlec_low_power_analysis**

wlec_low_power_analysis {false | true}

_Default:_ false

**Read-write** root attribute. When enabled, adds the Conformal Low Power commands to
compare the power domains between the golden and revised designs. The design needs to
have power intent information.

**Note:** This attribute controls the following the Conformal Low Power commands:
check_lowpower_cells (CPF) and compare_power_consistency (1801 flow), and
compare_power_intent.

**Related Information**

```
Affects this command write_do_lec
```
```
Affects this command write_do_lec
```
```
Affects this command: write_do_lec
```

```
Input and Output—Root Attributes
```
January 2019 484 Product Version 18.1

**wlec_multithread_license_list**

wlec_multithread_license_list _string_

_Default:_ {}

**Read-write** root attribute. Specifies the Conformal license or list of Conformal licenses to
use for multi-threaded processing. If the list is empty, the Conformal default list will be used.

**Related Information**

**wlec_parallel_threads**

wlec_parallel_threads _integer_

_Default:_ 4

**Read-write** root attribute. Adds the Conformal LEC command set parallel option
with the -threads option to the dofile. The attribute value specifies the number of parallel
threads.

**Related Information**

**wlec_set_cdn_synth_root**

wlec_set_cdn_synth_root {false | true}

_Default:_ false

**Read-write** root attribute. This attribute only applies if the design contains ChipWare or
third party libraries. By default, the CDN_SYNTH_ROOT environment variable will not be set in
the generated dofile. This allows you the flexibility to manually set CDN_SYNTH_ROOT.

If this attribute is set to true, the CDN_SYNTH_ROOT is set to the directory in which Genus is
installed. This ensures that the ChipWare/third party library components are picked from the
same Genus session that was used during synthesis.

```
Affects this command write_do_lec
```
```
Affects this command write_do_lec
```

```
Input and Output—Root Attributes
```
January 2019 485 Product Version 18.1

**Related Information**

**write_sv_port_wrapper**

write_sv_port_wrapper {false | true}

_Default:_ false

**Read-write** root attribute. Determines if the write_hdl command should write out a
wrapper to connect the original I/O interfaces to the port names in the Verilog it writes out.

**Note:** This attribute applies only to RTL using System Verilog interfaces. By default, the I/O
ports in the Verilog netlist written by the write_hdl command do not match the test bench
because interfaces were used.

**Example**

Consider the following RTL:

interface ffbus (input logic c, d, output logic q);
endinterface: ffbus
module ff (ffbus a);
always @(posedge a.c) a.q <= a.d;
endmodule

Set the write_sv_port_wrapper attribute to true as shown in the following script:

set_attr library tutorial.lib
set_attr write_sv_port_wrapper true
read_hdl -sv 1.v
elab
write_hdl

The write_hdl command writes out the following netlist:

module ff(.a({a_q, a_d, a_c}));
input a_c, a_d;
output a_q;
wire a_c, a_d;
wire a_q;
CDN_flop a_q_reg(.clk (a_c), .d (a_d), .sena (1’b1), .aclr (1’b0),
.apre (1’b0), .srl (1’b0), .srd (1’b0), .q (a_q));
endmodule

```
Affects this command write_do_lec
```

```
Input and Output—Root Attributes
```
January 2019 486 Product Version 18.1

`ifdef SYNTHESIS
`else
module CDN_flop(clk, d, sena, aclr, apre, srl, srd, q);
input clk, d, sena, aclr, apre, srl, srd;
output q;
wire clk, d, sena, aclr, apre, srl, srd;
wire q;
reg qi;
assign #1 q = qi;
always
@(posedge clk or posedge apre or posedge aclr)
if (aclr)
qi = 0;
else if (apre)
qi = 1;
else if (srl)
qi = srd;
else begin
if (sena)
qi = d;
end
initial
qi = 1’b0;
endmodule
`endif

**Related Information**

**wlec_uniquify**

wlec_uniquify {true | false}

_Default:_ true

**Read-write** root attribute. Controls uniquification of all modules in the design. If this
attribute is set to true, the write_do_lec command adds the following LEC command to
the generated dofile:

uniquify -all -nolib

This attribute is only effective if the generated dofile performs a hierarchical Conformal
comparison.

**Note:** If the RTL has instantiated ChipWare components, the uniquify command will be
generated in the dofile regardless of the value of the wlec_uniquify attribute. This is to
prevent these modules from getting skipped during hierarchical compare.

```
Affects this command: write_hdl
```

```
Input and Output—Root Attributes
```
January 2019 487 Product Version 18.1

**Related Information**

```
Affects this command write_do_lec
```

```
Input and Output—Root Attributes
```
January 2019 488 Product Version 18.1

**wlec_use_lec_model**

wlec_use_lec_model {true | false}

_Default:_ true

**Read-write** root attribute. Controls whether all ChipWare simulation models should be
included.

If this attribute is set to false, the simulation for all ChipWare components will be loaded.

If set to true, the simulation model for all ChipWare components will be loaded except the
following two:

CW_mult

DW02_mult

The generated dofile uses the Conformal built-in models instead. For these two components,
the write_do_lec command

■ Assumes the existence of LEC built-in models if

```
set_attribute wlec_use_lec_model true /
```
■ Adds the Genus provided models into the dofile if

```
set_attribute wlec_use_lec_model false /
```
This attribute is effective only if the golden design is the RTL code that was loaded into Genus.

**Related Information**

**wlec_use_smart_lec**

wlec_use_smart_lec {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether to add adaptive-proof commands and
information on massively parallel hierarchical compare to the dofile.

**Note:** A Conformal Smart LEC license is required.

```
Affects this command write_do_lec
```

```
Input and Output—Root Attributes
```
January 2019 489 Product Version 18.1

**Related Information**

**write_verification_files**

write_verification_files {true | false}

_Default:_ true

**Read-write** root attribute. Controls whether to write intermediate files to the verification
directory, specified by the verification_directory_naming_style attribute.

**Related Information**

**write_vlog_bit_blast_bus_connections**

write_vlog_bit_blast_bus_connections {false | true}

_Default:_ false

**Read-write** root attribute. Determines if the write_hdl command will write out the busses
connected to the instance pins as individual bits (in a bit-blasted style).

**Examples**

If the default value of false is maintained, the bus connection style for instance pins is the
merged style. In the following example, a and b are each four bit busses:

sub sub(.a ({a[3], 1’b0, a[1:0]}), .b (b));

If the attribute is set to true, the instance pins will be bit-blasted:

sub sub(.a ({a[3],1’b0,a[1],a[0]}), .b ({b[3],b[2],b[1],b[0]}));

```
Affects this command write_do_lec
```
```
Affects these commands: elaborate
syn_generic
syn_map
syn_opt
```

```
Input and Output—Root Attributes
```
January 2019 490 Product Version 18.1

**Related Information**

```
Affects this command: write_hdl
```
```
Related Attributes: write_vlog_bit_blast_constants on page 491
write_vlog_bit_blast_mapped_ports on page 493
write_vlog_bit_blast_tech_cell on page 495
write_vlog_convert_onebit_vector_to_scalar on page 498
write_vlog_declare_wires on page 500
write_vlog_empty_module_for_black_box on page 502
write_vlog_empty_module_for_logic_abstract on page 503
write_vlog_generic_gate_define on page 505
write_vlog_line_wrap_limit on page 506
write_vlog_no_negative_index on page 507
write_vlog_port_association_style on page 526
write_vlog_preserve_net_name on page 508
write_vlog_top_module_first on page 509
write_vlog_unconnected_port_style on page 511
write_vlog_wor_wand on page 513
```

```
Input and Output—Root Attributes
```
January 2019 491 Product Version 18.1

**write_vlog_bit_blast_constants**

write_vlog_bit_blast_constants {false | true}

_Default_ : false

**Read-write** root attribute. Determines if the write_hdl command will write out constants
as individual bits (in a bit-blasted style).

**Example**

■ For the following example RTL:

```
// filename: test.v
module leaf (y, a, b);
input [7:0] a, b;
output [7:0] y;
assign y = a + b;
endmodule
module top (y, a, b);
input [7:0] a;
input [3:0] b;
output [7:0] y;
leaf u1 (y, a, {4’b0110, b});
endmodule
If you set the write_vlog_bit_blast_constants attribute to false as follows:
legacy_genus:/> set_attribute library tutorial.lib
legacy_genus:/> read_hdl test.v
legacy_genus:/> elaborate
legacy_genus:/> set_attribute write_vlog_bit_blast_constants false
legacy_genus:/> write_hdl
Then the write_hdl command writes out the following output:
module leaf (y, a, b);
...
endmodule
module top (y, a, b);
input [7:0] a;
input [3:0] b;
output [7:0] y;
leaf u1 (y, a, {4’b0110, b});
endmodule
```

```
Input and Output—Root Attributes
```
January 2019 492 Product Version 18.1

```
If you set the write_vlog_bit_blast_constants attribute to true, the
write_hdl command writes out the following netlist:
module leaf (y, a, b);
...
endmodule
module top (y, a, b);
input [7:0] a;
input [3:0] b;
output [7:0] y;
leaf u1 (y, a, {1’b0, 1’b1, 1’b1, 1’b0, b});
endmodule
```
**Related Information**

```
Affects this command: write_hdl
Related Attributes: write_vlog_bit_blast_bus_connections on page 489
write_vlog_bit_blast_mapped_ports on page 493
write_vlog_bit_blast_tech_cell on page 495
write_vlog_convert_onebit_vector_to_scalar on page 498
write_vlog_declare_wires on page 500
write_vlog_empty_module_for_black_box on page 502
write_vlog_empty_module_for_logic_abstract on page 503
write_vlog_generic_gate_define on page 505
write_vlog_line_wrap_limit on page 506
write_vlog_no_negative_index on page 507
write_vlog_port_association_style on page 526
write_vlog_preserve_net_name on page 508
write_vlog_top_module_first on page 509
write_vlog_unconnected_port_style on page 511
write_vlog_wor_wand on page 513
```

```
Input and Output—Root Attributes
```
January 2019 493 Product Version 18.1

**write_vlog_bit_blast_mapped_ports**

write_vlog_bit_blast_mapped_ports {false | true}

_Default_ : false

**Read-write** root attribute. Indicates if mapped ports are separated into bits (bit blasted).

**Example**

■ For the following example RTL:

```
// filename: test.v
module leaf (y, a, b);
input [5:0] a, b;
output [5:0] y;
assign y = a + b;
endmodule
module top (y, a, b);
input [5:0] a;
input [2:0] b;
output [5:0] y;
leaf u1 (y, a, {3’b010, b});
endmodule
If you use the following script:
set_attribute library tutorial.lib
read_hdl test.v
elaborate
set_attribute write_vlog_bit_blast_mapped_ports false
write_hdl
Then the write_hdl command writes out the following netlist:
module leaf (y, a, b);
input [5:0] a, b;
output [5:0] y;
...
endmodule
module top (y, a, b);
input [5:0] a;
input [2:0] b;
output [5:0] y;
leaf u1 (y, a, {3’b010, b});
endmodule
```
■ If you set the write_vlog_bit_blast_mapped_ports attribute to true, then the
write_hdl command writes out the following netlist:
module leaf (y_5, y_4, y_3, y_2, y_1, y_0, a_5, a_4, a_3, a_2, a_1, a_0, b_5,
b_4, b_3, b_2, b_1, b_0);
input a_5, a_4, a_3, a_2, a_1, a_0;
input b_5, b_4, b_3, b_2, b_1, b_0;
output y_5, y_4, y_3, y_2, y_1, y_0;
...
endmodule


```
Input and Output—Root Attributes
```
January 2019 494 Product Version 18.1

```
module top (y_5, y_4, y_3, y_2, y_1, y_0, a_5, a_4, a_3, a_2, a_1, a_0,
b_2, b_1, b_0);
input a_5, a_4, a_3, a_2, a_1, a_0;
input b_2, b_1, b_0;
output y_5, y_4, y_3, y_2, y_1, y_0;
leaf u1 (y_5, y_4, y_3, y_2, y_1, y_0,
a_5, a_4, a_3, a_2, a_1, a_0,
1’b0, 1’b1, 1’b0, b_2, b_1, b_0);
endmodule
```
**Related Information**

```
Affects this command: write_hdl
Related Attributes: write_vlog_bit_blast_bus_connections on page 489
write_vlog_bit_blast_constants on page 491
write_vlog_bit_blast_tech_cell on page 495
write_vlog_convert_onebit_vector_to_scalar on page 498
write_vlog_declare_wires on page 500
write_vlog_empty_module_for_black_box on page 502
write_vlog_empty_module_for_logic_abstract on page 503
write_vlog_generic_gate_define on page 505
write_vlog_line_wrap_limit on page 506
write_vlog_no_negative_index on page 507
write_vlog_port_association_style on page 526
write_vlog_preserve_net_name on page 508
write_vlog_top_module_first on page 509
write_vlog_unconnected_port_style on page 511
write_vlog_wor_wand on page 513
```

```
Input and Output—Root Attributes
```
January 2019 495 Product Version 18.1

**write_vlog_bit_blast_tech_cell**

write_vlog_bit_blast_tech_cell {false | true}

_Default_ : false

**Read-write** root attribute. Determines if the write_hdl command will write out ports of
technology cells that are explicitly instantiated in the netlist as individual bits (in a bit-blasted
style).

**Examples**

Consider the following RTL code:

module lte_modem_fft_s3_ram256x38_1_fft (sin, we_n, \din[5] , \din[4] , \din[3] ,
\din[2] , \din[1] , \din[0] , sout, clk, \addr[7] , \addr[6] , \addr[5] , \addr[4] ,
\addr[3] , \addr[2] , \addr[1] , \addr[0] , \dout[5] , \dout[4] , \dout[3] ,
\dout[2] , \dout[1] , \dout[0] , slp_ret_n, shift_n, slp_nret_n, scan_n, cs_n);
input sin;
input we_n;
input \din[5] , \din[4] , \din[3] , \din[2] , \din[1] , \din[0] ;
output sout;
input clk;
input \addr[7] , \addr[6] , \addr[5] , \addr[4] , \addr[3] , \addr[2] ,
\addr[1] , \addr[0] ;
output \dout[5] , \dout[4] , \dout[3] , \dout[2] , \dout[1] , \dout[0] ;
input slp_ret_n;
input shift_n;
input slp_nret_n;
input scan_n;
input cs_n;
// Internal wires
wire FE_OFN200_s2_b_im_p_2__5_;
wire FE_OFN199_s2_b_im_p_2__1_;
qcsram1111_22rwdng00_256x38_4_stdsp_rhrf M1 (
.\dout[5] (\dout[5] ), .\dout[4] (\dout[4] ), .\dout[3] (\dout[3] ),
.\dout[2] (\dout[2] ), .\dout[1] (\dout[1] ), .\dout[0] (\dout[0] ),
.\din[5] (FE_OFN200_s2_b_im_p_2__5_), .\din[4] (\din[4] ),
.\din[3] (\din[3] ), .\din[2] (\din[2] ),
.\din[1] (FE_OFN199_s2_b_im_p_2__1_), .\din[0] (\din[0] ),
.\addr[7] (\addr[7] ), .\addr[6] (\addr[6] ), .\addr[5] (\addr[5] ),
.\addr[4] (\addr[4] ), .\addr[3] (\addr[3] ), .\addr[2] (\addr[2] ),
.\addr[1] (\addr[1] ), .\addr[0] (\addr[0] ),
.we_n(we_n),
.sout(sout),
.slp_ret_n(slp_ret_n),
.slp_nret_n(slp_nret_n),
.sin(sin),
.shift_n(shift_n),
.scan_n(scan_n),
.cs_n(cs_n),
.clk(clk));
endmodule


```
Input and Output—Root Attributes
```
January 2019 496 Product Version 18.1

The following examples show how the setting of the write_vlog_bit_blast_tech_cell
attribute affect the generated netlist. You can compare the bolded text in both examples to
see the effect.

■ Assume you use the following script:

```
set_attribute library lte_modem_ram_0.99v_ss_m30_cmax_m30_1.0.lib.gz
read_netlist write_vlog_bit_blast_tech_cell.v
set_attribute write_vlog_bit_blast_tech_cell false
write_hdl
Then the write_hdl command writes out the following netlist:
module lte_modem_fft_s3_ram256x38_1_fft(sin, we_n, \din[5] , \din[4] ,
\din[3] , \din[2] , \din[1] , \din[0] , sout, clk, \addr[7] , \addr[6] ,
\addr[5] , \addr[4] , \addr[3] , \addr[2] , \addr[1] , \addr[0] , \dout[5] ,
\dout[4] , \dout[3] , \dout[2] , \dout[1] , \dout[0] , slp_ret_n, shift_n,
slp_nret_n, scan_n, cs_n);
input sin, we_n, \din[5] , \din[4] , \din[3] , \din[2] , \din[1] ,
\din[0] , clk, \addr[7] , \addr[6] , \addr[5] , \addr[4] , \addr[3] ,
\addr[2] , \addr[1] , \addr[0] , slp_ret_n, shift_n, slp_nret_n,
scan_n, cs_n;
output sout, \dout[5] , \dout[4] , \dout[3] , \dout[2] , \dout[1] ,
\dout[0] ;
wire sin, we_n, \din[5] , \din[4] , \din[3] , \din[2] , \din[1] ,
\din[0] , clk, \addr[7] , \addr[6] , \addr[5] , \addr[4] , \addr[3] ,
\addr[2] , \addr[1] , \addr[0] , slp_ret_n, shift_n, slp_nret_n,
scan_n, cs_n;
wire sout, \dout[5] , \dout[4] , \dout[3] , \dout[2] , \dout[1] , \dout[0] ;
wire FE_OFN199_s2_b_im_p_2__1_, FE_OFN200_s2_b_im_p_2__5_;
qcsram1111_22rwdng00_256x38_4_stdsp_rhrf M1(.clk (clk), .sin (sin),
.we_n (we_n), .din ({FE_OFN200_s2_b_im_p_2__5_, \din[4] , \din[3] ,
\din[2] , FE_OFN199_s2_b_im_p_2__1_, \din[0]}), .addr ({\addr[7] ,
\addr[6] , \addr[5] , \addr[4] , \addr[3] , \addr[2] , \addr[1] ,
\addr[0] }), .shift_n (shift_n), .slp_ret_n (slp_ret_n),
.slp_nret_n (slp_nret_n), .scan_n (scan_n), .cs_n (cs_n),
.sout (sout), .dout ({\dout[5] , \dout[4] , \dout[3] , \dout[2] ,
\dout[1] , \dout[0] }));
endmodule
```
■ If you set the write_vlog_bit_blast_tech_cell attribute to **true** , then the
write_hdl command writes out the following netlist.
module lte_modem_fft_s3_ram256x38_1_fft(sin, we_n, \din[5] , \din[4] ,
\din[3] , \din[2] , \din[1] , \din[0] , sout, clk, \addr[7] , \addr[6] ,
\addr[5] , \addr[4] , \addr[3] , \addr[2] , \addr[1] , \addr[0] , \dout[5] ,
\dout[4] , \dout[3] , \dout[2] , \dout[1] , \dout[0] , slp_ret_n, shift_n,
slp_nret_n, scan_n, cs_n);
input sin, we_n, \din[5] , \din[4] , \din[3] , \din[2] , \din[1] ,
\din[0] , clk, \addr[7] , \addr[6] , \addr[5] , \addr[4] , \addr[3] ,
\addr[2] , \addr[1] , \addr[0] , slp_ret_n, shift_n, slp_nret_n,
scan_n, cs_n;
output sout, \dout[5] , \dout[4] , \dout[3] , \dout[2] , \dout[1] ,
\dout[0] ;
wire sin, we_n, \din[5] , \din[4] , \din[3] , \din[2] , \din[1] ,
\din[0] , clk, \addr[7] , \addr[6] , \addr[5] , \addr[4] , \addr[3] ,
\addr[2] , \addr[1] , \addr[0] , slp_ret_n, shift_n, slp_nret_n,
scan_n, cs_n;
wire sout, \dout[5] , \dout[4] , \dout[3] , \dout[2] , \dout[1] , \dout[0]
wire FE_OFN199_s2_b_im_p_2__1_, FE_OFN200_s2_b_im_p_2__5_;


```
Input and Output—Root Attributes
```
January 2019 497 Product Version 18.1

```
qcsram1111_22rwdng00_256x38_4_stdsp_rhrf M1(.clk (clk), .sin (sin),
.we_n (we_n), .\din[5] (FE_OFN200_s2_b_im_p_2__5_),
.\din[4] (\din[4] ), .\din[3] (\din[3] ), .\din[2] (\din[2] ),
.\din[1] (FE_OFN199_s2_b_im_p_2__1_), .\din[0] (\din[0] ),
.\addr[7] (\addr[7] ), .\addr[6] (\addr[6] ), .\addr[5] (\addr[5] ),
.\addr[4] (\addr[4] ), .\addr[3] (\addr[3] ), .\addr[2] (\addr[2] ),
.\addr[1] (\addr[1] ), .\addr[0] (\addr[0] ), .shift_n (shift_n),
.slp_ret_n (slp_ret_n), .slp_nret_n (slp_nret_n), .scan_n (scan_n),
.cs_n (cs_n), .sout (sout), .\dout[5] (\dout[5] ),
.\dout[4] (\dout[4] ), .\dout[3] (\dout[3] ), .\dout[2] (\dout[2] ),
.\dout[1] (\dout[1] ), .\dout[0] (\dout[0] ));
endmodule
```
**Related Information**

```
Affects this command: write_hdl
Related Attributes: write_vlog_bit_blast_bus_connections on page 489
write_vlog_bit_blast_constants on page 491
write_vlog_bit_blast_mapped_ports on page 493
write_vlog_convert_onebit_vector_to_scalar on page 498
write_vlog_declare_wires on page 500
write_vlog_empty_module_for_black_box on page 502
write_vlog_empty_module_for_logic_abstract on page 503
write_vlog_generic_gate_define on page 505
write_vlog_line_wrap_limit on page 506
write_vlog_no_negative_index on page 507
write_vlog_port_association_style on page 526
write_vlog_preserve_net_name on page 508
write_vlog_top_module_first on page 509
write_vlog_unconnected_port_style on page 511
write_vlog_wor_wand on page 513
```

```
Input and Output—Root Attributes
```
January 2019 498 Product Version 18.1

**write_vlog_convert_onebit_vector_to_scalar**

write_vlog_convert_onebit_vector_to_scalar {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to write out one bit vectors present in RTL as
scalars in the generated netlist.

**Example**

Consider the following RTL code:

module x(X, A1, A2);
input [0:0] A1 ;
input [0:0] A2 ;
output X ;
and U$1(X, A1, A2);
endmodule

■ If you use the default value, the netlist written out will be similar to:

```
module x(X, A1, A2);
input [0:0] A1, A2;
wire [0:0] A1, A2;
wire X;
and U$1 (X, A1, A2);
endmodule
```
■ If you set this attribute to true, the generated netlist will be similar to:

```
module x(X, A1, A2);
input A1, A2;
output X;
wire A1, A2;
wire X;
and U$1 (X, A1, A2);
endmodule
```
**Related Information**

```
Affects this command: write_hdl
Related Attributes: write_vlog_bit_blast_bus_connections on page 489
write_vlog_bit_blast_constants on page 491
write_vlog_bit_blast_mapped_ports on page 493
write_vlog_bit_blast_tech_cell on page 495
write_vlog_declare_wires on page 500
write_vlog_empty_module_for_black_box on page 502
```

```
Input and Output—Root Attributes
```
January 2019 499 Product Version 18.1

```
write_vlog_empty_module_for_logic_abstract on page 503
write_vlog_generic_gate_define on page 505
write_vlog_line_wrap_limit on page 506
write_vlog_no_negative_index on page 507
write_vlog_port_association_style on page 526
write_vlog_preserve_net_name on page 508
write_vlog_top_module_first on page 509
write_vlog_unconnected_port_style on page 511
write_vlog_wor_wand on page 513
```

```
Input and Output—Root Attributes
```
January 2019 500 Product Version 18.1

**write_vlog_declare_wires**

write_vlog_declare_wires {true | false}

_Default_ : true

**Read-write** root attribute. Specifies whether to generate a netlist with or without implicit
wires. When set to false, Genus suppresses the declarations of implicit wires.

**Example**

■ For the following example RTL:

```
// filename: test.v
module test (y, a, b, c);
input [3:0] a, b, c;
output [3:0] y;
assign y = a & b & c;
endmodule
If you set the write_vlog_declare_wires to true as follows:
legacy_genus:/> set_attribute library tutorial.lib
legacy_genus:/> read_hdl test.v
legacy_genus:/> elaborate
legacy_genus:/> set_attribute write_vlog_declare_wires true
legacy_genus:/> write_hdl
Then the write_hdl command writes out the following netlist:
module test (y, a, b, c);
input [3:0] a, b, c;
output [3:0] y;
wire [3:0] a, b, c;
wire [3:0] y;
wire n_9, n_10, n_11, n_12;
and g1 (n_9, a[0], b[0]);
and g3 (n_10, a[1], b[1]);
and g4 (n_11, a[2], b[2]);
and g5 (n_12, a[3], b[3]);
and g6 (y[0], n_9, c[0]);
and g2 (y[1], n_10, c[1]);
and g7 (y[2], n_11, c[2]);
and g8 (y[3], n_12, c[3]);
endmodule
If you set the write_vlog_declare_wires to false, then the write_hdl
command writes out the following netlist:
module test (y, a, b, c);
input [3:0] a, b, c;
output [3:0] y;
and g1 (n_9, a[0], b[0]);
and g3 (n_10, a[1], b[1]);
and g4 (n_11, a[2], b[2]);
```

```
Input and Output—Root Attributes
```
January 2019 501 Product Version 18.1

```
and g5 (n_12, a[3], b[3]);
and g6 (y[0], n_9, c[0]);
and g2 (y[1], n_10, c[1]);
and g7 (y[2], n_11, c[2]);
and g8 (y[3], n_12, c[3]);
endmodule
```
**Related Information**

```
Affects this command: write_hdl
Related Attributes: write_vlog_bit_blast_bus_connections on page 489
write_vlog_bit_blast_constants on page 491
write_vlog_bit_blast_mapped_ports on page 493
write_vlog_bit_blast_tech_cell on page 495
write_vlog_convert_onebit_vector_to_scalar on page 498
write_vlog_empty_module_for_black_box on page 502
write_vlog_empty_module_for_logic_abstract on page 503
write_vlog_generic_gate_define on page 505
write_vlog_line_wrap_limit on page 506
write_vlog_no_negative_index on page 507
write_vlog_port_association_style on page 526
write_vlog_preserve_net_name on page 508
write_vlog_top_module_first on page 509
write_vlog_unconnected_port_style on page 511
write_vlog_wor_wand on page 513
```

```
Input and Output—Root Attributes
```
January 2019 502 Product Version 18.1

**write_vlog_empty_module_for_black_box**

write_vlog_empty_module_for_black_box {false | true}

_Default_ : false

**Read-write** root attribute: Controls whether an empty module will be written out for an
unresolved black box. If set to true, the unresolved black box is written as an empty module.
If set to false, the unresolved black box model remains unresolved in the netlist.

**Related Information**

Modeling Logic Abstracts in _Genus HDL Modeling Guide for Legacy UI_.

```
Affects this command: write_hdl
Related Attributes: write_vlog_bit_blast_bus_connections on page 489
write_vlog_bit_blast_constants on page 491
write_vlog_bit_blast_mapped_ports on page 493
write_vlog_bit_blast_tech_cell on page 495
write_vlog_convert_onebit_vector_to_scalar on page 498
write_vlog_declare_wires on page 500
write_vlog_empty_module_for_black_box on page 502
write_vlog_empty_module_for_logic_abstract on page 503
write_vlog_generic_gate_define on page 505
write_vlog_line_wrap_limit on page 506
write_vlog_no_negative_index on page 507
write_vlog_port_association_style on page 526
write_vlog_preserve_net_name on page 508
write_vlog_top_module_first on page 509
write_vlog_unconnected_port_style on page 511
write_vlog_wor_wand on page 513
```

```
Input and Output—Root Attributes
```
January 2019 503 Product Version 18.1

**write_vlog_empty_module_for_logic_abstract**

write_vlog_empty_module_for_logic_abstract {true | false}

_Default_ : true

**Read-write** root attribute: Controls how an unresolved logic abstract model is written out in
a Verilog netlist. If set to true, the unresolved logic abstract model is written as an empty
module. If set to false, the unresolved logic abstract model remains unresolved in the netlist.

**Example**

■ For the following example RTL:

```
// filename: test.vhd
library ieee;
use ieee.std_logic_1164.all;
entity my_top is
generic (w : integer := 4);
port (a, b, c : in std_logic_vector (w-1 downto 0);
y : out std_logic_vector (w-1 downto 0) );
end my_top;
architecture rtl of my_top is
signal t : std_logic_vector (w-1 downto 0);
component my_sub
generic (w : integer := 4);
port (p, q : in std_logic_vector (w-1 downto 0);
x : out std_logic_vector (w-1 downto 0) );
end component;
begin
u1: my_sub generic map (w => w)
port map (p => a, q => b, x => t);
y <= t or c;
end rtl;
If you set the write_vlog_empty_module_for_logic_abstract attribute to
true:
legacy_genus:/> set_attribute library tutorial.lib
legacy_genus:/> read_hdl -vhdl test.vhd
legacy_genus:/> elaborate
legacy_genus:/> set_attribute write_vlog_empty_module_for_logic_abstract true
legacy_genus:/> write_hdl
Then the write_hdl command writes out the following netlist:
module my_sub_w4 (p, q, x); // an empty module
input [3:0] p, q;
output [3:0] x;
endmodule
module my_top (a, b, c, y);
input [3:0] a, b, c;
output [3:0] y;
```

```
Input and Output—Root Attributes
```
January 2019 504 Product Version 18.1

```
wire t0, t1, t2, t3;
my_sub_w4 u1 (.p(a), .q(b), .x({t3, t2, t1, t0}));
or g1 (y[0], t0, c[0]);
or g2 (y[1], t1, c[1]);
or g3 (y[2], t2, c[2]);
or g4 (y[3], t3, c[3]);
endmodule
If you set the write_vlog_empty_module_for_logic_abstract attribute to
false, then the write_hdl command writes out the following netlist:
module my_top (a, b, c, y);
input [3:0] a, b, c;
output [3:0] y;
wire t0, t1, t2, t3;
my_sub_w4 u1 (.p(a), .q(b), .x({t3, t2, t1, t0}));
or g1 (y[0], t0, c[0]);
or g2 (y[1], t1, c[1]);
or g3 (y[2], t2, c[2]);
or g4 (y[3], t3, c[3]);
endmodule
```
**Related Information**

Modeling Logic Abstracts in _Genus HDL Modeling Guide for Legacy UI_.

```
Affects this command: write_hdl
Related Attributes: write_vlog_bit_blast_bus_connections on page 489
write_vlog_bit_blast_constants on page 491
write_vlog_bit_blast_mapped_ports on page 493
write_vlog_bit_blast_tech_cell on page 495
write_vlog_convert_onebit_vector_to_scalar on page 498
write_vlog_declare_wires on page 500
write_vlog_empty_module_for_black_box on page 502
write_vlog_empty_module_for_black_box on page 502
write_vlog_generic_gate_define on page 505
write_vlog_line_wrap_limit on page 506
write_vlog_no_negative_index on page 507
write_vlog_port_association_style on page 526
write_vlog_preserve_net_name on page 508
write_vlog_top_module_first on page 509
write_vlog_unconnected_port_style on page 511
write_vlog_wor_wand on page 513
```

```
Input and Output—Root Attributes
```
January 2019 505 Product Version 18.1

**write_vlog_generic_gate_define**

write_vlog_generic_gate_define _string_

_Default_ : RC_CDN_GENERIC_GATE

**Read-write** root attribute. Specifies the Verilog macro name that is written in the output
Verilog netlist to enclose module descriptions of Genus built-in generic gates within ’ifdef
and ’endif Verilog compiler directives.

A netlist written after elaborate can have the following module description:

`ifdef RC_CDN_GENERIC_GATE
`else
module CDN_flop(clk, d, sena, aclr, apre, srl, srd, q);
....
`endif

You must include module descriptions of generic gates in the output netlist to simulate the
design, but the module descriptions are not needed to read in the netlist in Genus.

**Related Information**

```
Affects this command: write_hdl
Related Attributes: write_vlog_bit_blast_bus_connections on page 489
write_vlog_bit_blast_constants on page 491
write_vlog_bit_blast_mapped_ports on page 493
write_vlog_bit_blast_tech_cell on page 495
write_vlog_convert_onebit_vector_to_scalar on page 498
write_vlog_declare_wires on page 500
write_vlog_empty_module_for_black_box on page 502
write_vlog_empty_module_for_logic_abstract on page 503
write_vlog_line_wrap_limit on page 506
write_vlog_no_negative_index on page 507
write_vlog_port_association_style on page 526
write_vlog_preserve_net_name on page 508
write_vlog_top_module_first on page 509
write_vlog_unconnected_port_style on page 511
write_vlog_wor_wand on page 513
```

```
Input and Output—Root Attributes
```
January 2019 506 Product Version 18.1

**write_vlog_line_wrap_limit**

write_vlog_line_wrap_limit _integer_

_Default_ : 72

**Read-write** root attribute. Specifies the number of printable characters on a single line in
the written netlist.

**Note:** This attribute is not supported for writing out encrypted modules.

**Related Information**

```
Affects these commands: write_hdl
Related Attributes: write_vlog_bit_blast_bus_connections on page 489
write_vlog_bit_blast_constants on page 491
write_vlog_bit_blast_mapped_ports on page 493
write_vlog_bit_blast_tech_cell on page 495
write_vlog_convert_onebit_vector_to_scalar on page 498
write_vlog_declare_wires on page 500
write_vlog_empty_module_for_black_box on page 502
write_vlog_empty_module_for_logic_abstract on page 503
write_vlog_generic_gate_define on page 505
write_vlog_no_negative_index on page 507
write_vlog_port_association_style on page 526
write_vlog_preserve_net_name on page 508
write_vlog_top_module_first on page 509
write_vlog_unconnected_port_style on page 511
write_vlog_wor_wand on page 513
```

```
Input and Output—Root Attributes
```
January 2019 507 Product Version 18.1

**write_vlog_no_negative_index**

write_vlog_no_negative_index {false | true}

_Default_ : false

**Read-write** root attribute. When set to true, Genus converts negative ranges to the
standard (normalized) range and keeps the direction unchanged as follows:

input a[-4:0] --> input a[0:4]
input b[0:-4] --> input b[4:0]

**Note:** This attribute also applies to internal bus wires.

**Related Information**

```
Affects these commands: write_hdl
Related Attributes: write_vlog_bit_blast_bus_connections on page 489
write_vlog_bit_blast_constants on page 491
write_vlog_bit_blast_mapped_ports on page 493
write_vlog_bit_blast_tech_cell on page 495
write_vlog_convert_onebit_vector_to_scalar on page 498
write_vlog_declare_wires on page 500
write_vlog_empty_module_for_black_box on page 502
write_vlog_empty_module_for_logic_abstract on page 503
write_vlog_generic_gate_define on page 505
write_vlog_line_wrap_limit on page 506
write_vlog_port_association_style on page 526
write_vlog_preserve_net_name on page 508
write_vlog_top_module_first on page 509
write_vlog_unconnected_port_style on page 511
write_vlog_wor_wand on page 513
```

```
Input and Output—Root Attributes
```
January 2019 508 Product Version 18.1

**write_vlog_preserve_net_name**

write_vlog_preserve_net_name {true | false}

_Default_ : false

**Read-write** root attribute. When set to true, Genus preserves the wire names present in
the input design. This will result in an increase in the number of assign statements in the
output netlist.

**Note:** This attribute is supported in both RTL and Structural flows.

**Related Information**

```
Affects this command: write_hdl
Related Attributes: write_vlog_bit_blast_bus_connections on page 489
write_vlog_bit_blast_constants on page 491
write_vlog_bit_blast_mapped_ports on page 493
write_vlog_bit_blast_tech_cell on page 495
write_vlog_convert_onebit_vector_to_scalar on page 498
write_vlog_declare_wires on page 500
write_vlog_empty_module_for_black_box on page 502
write_vlog_empty_module_for_logic_abstract on page 503
write_vlog_generic_gate_define on page 505
write_vlog_line_wrap_limit on page 506
write_vlog_no_negative_index on page 507
write_vlog_port_association_style on page 526
write_vlog_top_module_first on page 509
write_vlog_unconnected_port_style on page 511
write_vlog_wor_wand on page 513
```

```
Input and Output—Root Attributes
```
January 2019 509 Product Version 18.1

**write_vlog_skip_ilm_modules**

write_vlog_skip_ilm_modules {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to skip writing out Verilog for ILM modules.

**write_vlog_top_module_first**

write_vlog_top_module_first {false | true}

_Default_ : false

**Read-write** root attribute. Indicates if the top module is written first in the Verilog output.

**Example**

■ For the following example RTL:

```
module top(in, out);
input in;
output out;
sub a1(.in(in), .out(out));
endmodule
module sub(in, out);
input in;
output out;
assign out = in;
endmodule
If you set the write_vlog_top_module_first attribute to true, the write_hdl
command writes out the netlist with the top module first. The default behavior is shown
below:
module sub(in, out);
input in;
output out;
assign out = in;
endmodule
module top(in, out);
input in;
output out;
sub a1(.in(in), .out(out));
endmodule
```
**Related Information**

```
Affects these commands: write_hdl
Related Attributes: write_vlog_bit_blast_bus_connections on page 489
```

```
Input and Output—Root Attributes
```
January 2019 510 Product Version 18.1

```
write_vlog_bit_blast_constants on page 491
write_vlog_bit_blast_mapped_ports on page 493
write_vlog_bit_blast_tech_cell on page 495
write_vlog_convert_onebit_vector_to_scalar on page 498
write_vlog_declare_wires on page 500
write_vlog_empty_module_for_black_box on page 502
write_vlog_empty_module_for_logic_abstract on
page 503
write_vlog_generic_gate_define on page 505
write_vlog_line_wrap_limit on page 506
write_vlog_no_negative_index on page 507
write_vlog_port_association_style on page 526
write_vlog_preserve_net_name on page 508
write_vlog_unconnected_port_style on page 511
write_vlog_wor_wand on page 513
```

```
Input and Output—Root Attributes
```
January 2019 511 Product Version 18.1

**write_vlog_unconnected_port_style**

write_vlog_unconnected_port_style {full | none | partial}

_Default_ : full

**Read-write** root attribute. Selects the Verilog style for unconnected _instance_ pins. By
default, the write_hdl command writes out dummy wires for unconnected instance pins.

**Note:** This attribute does **not** apply to Verilog gate _primitives_.

**Examples**

■ Consider the following RTL example:

```
module test1 (A1,A2,Y1,Y2);
input A1,A2;
output Y1,Y2;
DELAY1 DL (.A(A2));
endmodule
Genus generates the following Verilog netlists depending upon the value of the
write_vlog_unconnected_port_style attribute:
```
```
❑ write_vlog_unconnected_port_style full
module test1(A1, A2, Y1, Y2);
input A1, A2;
output Y1, Y2;
wire A1, A2;
wire Y1, Y2;
wire UNCONNECTED;
DELAY1 DL(.A (A2), .Z (UNCONNECTED));
endmodule
❑ write_vlog_unconnected_port_style partial
module test1(A1, A2, Y1, Y2);
input A1, A2;
output Y1, Y2;
wire A1, A2;
wire Y1, Y2;
DELAY1 DL(.A (A2), .Z ());
endmodule
❑ write_vlog_unconnected_port_style none
module test1(A1, A2, Y1, Y2);
input A1, A2;
output Y1, Y2;
wire A1, A2;
wire Y1, Y2;
DELAY1 DL(.A (A2));
endmodule
```

```
Input and Output—Root Attributes
```
January 2019 512 Product Version 18.1

■ Consider the following basic gate:

```
module test(in1,ou1);
input in1;
output out1;
not n1(w,in1);
endmodule
Genus generates the following Verilog netlist, independent of the setting of the attribute:
module test(in1,ou1);
input in1;
output out1;
not n1(w,in1);
endmodule
```
**Related Information**

```
Affects these commands: write_hdl
Related Attributes: write_vlog_bit_blast_bus_connections on page 489
write_vlog_bit_blast_constants on page 491
write_vlog_bit_blast_mapped_ports on page 493
write_vlog_bit_blast_tech_cell on page 495
write_vlog_convert_onebit_vector_to_scalar on page 498
write_vlog_declare_wires on page 500
write_vlog_empty_module_for_logic_abstract on page 503
write_vlog_empty_module_for_logic_abstract on page 503
write_vlog_generic_gate_define on page 505
write_vlog_line_wrap_limit on page 506
write_vlog_no_negative_index on page 507
write_vlog_port_association_style on page 526
write_vlog_preserve_net_name on page 508
write_vlog_top_module_first on page 509
write_vlog_wor_wand on page 513
```

```
Input and Output—Root Attributes
```
January 2019 513 Product Version 18.1

**write_vlog_wor_wand**

write_vlog_wor_wand {true | false}

_Default_ : true

**Read-write** root attribute. When set to false, a wor (wand) wire is declared as a wire
rather than a wor (wand).

**Examples**

By default, Genus does not synthesize wor/wand logic, even if it is present in the HDL read
into Genus. However, if a signal is originally declared as a wor signal, then the write_hdl
command writes it out in the synthesized netlist.

■ The following command prevents signals from being declared as wor/wand in the Genus
generated netlist:
legacy_genus:/> set_attribute write_vlog_wor_wand false
For example, for the following RTL:
module leaf (y, a, b);
parameter w = 4;
input [w-1:0] a, b;
output [w-1:0] y;
assign y = a & b;
endmodule
module top (y, data_0, data_1, sel_0, sel_1);
parameter w = 4;
input [w-1:0] data_0, data_1, sel_0, sel_1;
output [w-1:0] y;
wor [w-1:0] y;
leaf #(w) u0 (y, data_0, sel_0);
leaf #(w) u1 (y, data_1, sel_1);
endmodule
Genus generates the following Verilog netlists depending upon the value of the
write_vlog_wor_wand attribute:

```
❑ write_vlog_wor_wand true (default)
module leaf_w4(y, a, b);
....
endmodule
module top(y, data_0, data_1, sel_0, sel_1);
input [3:0] data_0, data_1, sel_0, sel_1;
output [3:0] y;
wire [3:0] data_0, data_1, sel_0, sel_1, y;
wor n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8; // <== wor
leaf_w4 u0({n_7, n_5, n_3, n_1}, data_0, sel_0);
leaf_w4 u1({n_8, n_6, n_4, n_2}, data_1, sel_1);
or g1 (y[0], n_1, n_2);
or g2 (y[1], n_3, n_4);
or g3 (y[2], n_5, n_6);
```

```
Input and Output—Root Attributes
```
January 2019 514 Product Version 18.1

```
or g4 (y[3], n_7, n_8);
endmodule
❑ write_vlog_wor_wand false
module leaf_w4(y, a, b);
....
endmodule
module top(y, data_0, data_1, sel_0, sel_1);
input [3:0] data_0, data_1, sel_0, sel_1;
output [3:0] y;
wire [3:0] data_0, data_1, sel_0, sel_1, y;
wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8; // <== wire
leaf_w4 u0({n_7, n_5, n_3, n_1}, data_0, sel_0);
leaf_w4 u1({n_8, n_6, n_4, n_2}, data_1, sel_1);
or g1 (y[0], n_1, n_2);
or g2 (y[1], n_3, n_4);
or g3 (y[2], n_5, n_6);
or g4 (y[3], n_7, n_8);
endmodule
```
**Related Information**

```
Affects these commands: write_hdl
Related Attributes: write_vlog_bit_blast_bus_connections on page 489
write_vlog_bit_blast_constants on page 491
write_vlog_bit_blast_mapped_ports on page 493
write_vlog_bit_blast_tech_cell on page 495
write_vlog_convert_onebit_vector_to_scalar on page 498
write_vlog_declare_wires on page 500
write_vlog_empty_module_for_black_box on page 502
write_vlog_empty_module_for_logic_abstract on page 503
write_vlog_generic_gate_define on page 505
write_vlog_line_wrap_limit on page 506
write_vlog_no_negative_index on page 507
write_vlog_port_association_style on page 526
write_vlog_preserve_net_name on page 508
write_vlog_top_module_first on page 509
write_vlog_unconnected_port_style on page 511
```

```
Input and Output—Root Attributes
```
January 2019 515 Product Version 18.1

**xm_protect_version**

xm_protect_version _string_

_Default_ : 18.03-s014

**Read-only** root attribute. Indicates which release of the xmprotect utiltiy is supported by
Genus.

**Note:** The xmprotect utility is a utility of the Cadence® Xcelium Simulators.


```
Input and Output—Design Attributes
```
January 2019 516 Product Version 18.1

**Design Attributes**

Contain information about the specified design.

➤ To set a design attribute, type

```
set_attribute attribute_name attribute_value /designs/ design
or
set_attribute attribute_name attribute_value [find /des* -design name ]
```
➤ To get a design attribute value, type

```
get_attribute attribute_name design
```
**arch_filename**

arch_filename _string_

**Read-write** design attribute. Returns the name and physical location of the source file that
contains the specified architecture (in VHDL) or module (in Verilog).

**Note:** This attribute is only supported in the RTL flow.

**Example**

When multiple design files are loaded, it might be difficult to correlate a module or architecture
to the file in which it was instantiated. The following example illustrates how to find the VHDL
file for a particular submodule my_block, using the get_attribute command.

legacy_genus:/> get_attribute arch_filename /designs/top/subdesigns/my_block

The above command would return something like the following output, showing that the
my_block submodule was instantiated in the file block_arch.vhdl:

../rtl/archs/block_arch.vhdl

**Related Information**

```
Related attributes: (subdesign) arch_filename on page 557
(design) entity_filename on page 517
(subdesign) entity_filename on page 558
```

```
Input and Output—Design Attributes
```
January 2019 517 Product Version 18.1

**embedded_script**

embedded_script _string_

**Read-write** design attribute. Stores the embedded SDC command script in the RTL code
describing the module or entity of this design or subdesign.

Using the exec_embedded_script command applies the stored script onto the design or
subdesign.

You can use a synthesis script to modify the contents of the embedded_script attribute
before executing it.

The embedded script can have any SDC command that is supported by the read_sdc
command.

**Related Information**

**entity_filename**

entity_filename _string_

**Read-write** design attribute. Returns the name and physical location of the source file that
contains the specified VHDL entity. Since Verilog does not have the concept of VHDL entities,
this attribute will return the file that contains the Verilog module. For Verilog modules, the
entity_filename and arch_filename attributes behave identically.

**Note:** This attribute is only supported in the RTL flow.

**Example**

When multiple entity files are loaded, it might be difficult to correlate an entity to the file in
which it was instantiated. The following example illustrates how to find the entity file for a
particular submodule my_block, using the get_attribute command.

legacy_genus:/> get_attribute entity_filename /designs/top/subdesign/my_block

The above command would return something like the following output, showing that the
my_block submodule was instantiated in the file block_ent.vhdl:

../rtl/entities/block_ent.vhdl

```
Related attributes: (subdesign) embedded_script on page 558
```

```
Input and Output—Design Attributes
```
January 2019 518 Product Version 18.1

**Related Information**

**hdl_all_filelist**

hdl_all_filelist **{** _hdl_library language_standard_ **{** _define_value_ ... **}
{** _hdl_file_ ... **} {** _search_path_ **}}** ...

**Read-write** design attribute. Stores the information required by the read_hdl command
to elaborate the design. The information is stored as a list of values that can be used as
options for the read_hdl command. The list of files includes any ‘include and package
files read into Genus for the specified design.

■ _hdl_library_ is the value for the -library option.

■ _language_standard_ corresponds to one of the following: -v1995, -v2001,
-vhdl1987, -vhdl1193, -vhdl2008, or -sv.

```
For vhdl, the value of the hdl_vhdl_read_version attribute is appended to -vhdl.
```
■ _define_value_ is the value for the -define option (default: SYNTHESIS)

■ _hdl_file_ corresponds to the list of files required to elaborate the design.

■ _search_path_ is the directory of the location of the HDL files. An empty value signifies
the current directory.

Since the attribute contains only those files that have been used during elaboration, you can
use this attribute to prune unnecessary read_hdl commands from your scripts.

**Note:** This attribute is supported in the RTL flow and the structural flow.

**Example**

Consider the following RTL files:

File top.v

```
module top(a,b);
input [1:0] a;
output [1:0] b;
bot u1(.x(a),.y(b));
endmodule
```
```
Related attributes: (design) arch_filename on page 516
```
```
(subdesign) arch_filename on page 557
(subdesign) entity_filename on page 558
```

```
Input and Output—Design Attributes
```
January 2019 519 Product Version 18.1

File bot.v

```
`include "siz.h"
`include "inc.h"
module bot(x,y);
input [`SIZE:0] x;
output [`SIZE:0] y;
wire [`SIZE:0] tmp;
assign y = `ADD(x,tmp);
endmodule
```
File siz.h

```
`define SIZE 1
```
File inc.h

```
`define ADD(a,b) a+b
```
Consider the following script:

```
set_attr library tutorial.lib
read_hdl top.v
read_hdl bot.v
elab top
```
After elaboration, the hdl_all_filelist for design top will return:

{default -v2001 {SYNTHESIS} {top.v} {}} {default -v2001 {SYNTHESIS} {bot.v siz.h inc.h} {}}

The difference between hdl_filelist and hdl_all_filelist is that
hdl_all_filelist also lists the include files siz.h and inc.h.

**Related Information**

**hdl_config_name**

hdl_config_name _string_

**Read-write** design attribute. Specifies the name of the configuration used to build this
design.

**Related Information**

```
Related attributes: (design) hdl_filelist on page 520
(subdesign) hdl_all_filelist on page 559
```
```
Related attributes: (subdesign) hdl_config_name on page 560
```

```
Input and Output—Design Attributes
```
January 2019 520 Product Version 18.1

**hdl_filelist**

hdl_filelist **{** _hdl_library language_standard_ **{** _define_value_ ... **} {** _hdl_file_ ... **}
{** _search_path_ **}}** ...

**Read-write** design attribute. Stores the information required by the read_hdl command
to elaborate the design. The information is stored as a list of values that can be used as
options for the read_hdl command.

■ _hdl_library_ is the value for the -library option.

■ _language_standard_ corresponds to one of the following: -v1995, -v2001,
-vhdl1987, -vhdl1193, -vhdl2008, or -sv.

```
For vhdl, the value of the hdl_vhdl_read_version attribute is appended to -vhdl.
```
■ _define_value_ is the value for the -define option (default: SYNTHESIS)

■ _hdl_file_ corresponds to the list of files required to elaborate the design.

■ _search_path_ is the directory of the location of the HDL files. An empty value signifies
the current directory.

Since the attribute contains only those files that have been used during elaboration, you can
use this attribute to prune unnecessary read_hdl commands from your scripts.

**Note:** This attribute is supported in the RTL flow and the structural flow.

**Examples**

■ The following command shows the value of the hdl_filelist attribute on design m1
after elaborating the design.

legacy_genus:/ read_hdl -v2001 top.v
legacy_genus:/ read_hdl -vhdl -lib mylib sub.vhdl
legacy_genus:/ elaborate
legacy_genus:/ get_attribute hdl_filelist m1
{default -v2001 {SYNTHESIS} {top.v} {}} {mylib -vhdl1193 {SYNTHESIS} {sub.vhdl} {}}

■ Consider the following RTL files:

```
File top.v
module top(a,b);
...
mid u1(.c(a),.d(b));
endmodule
```

```
Input and Output—Design Attributes
```
January 2019 521 Product Version 18.1

```
File mid.v
module mid(c,d);
...
bot u2(.x(c),.y(d));
endmodule
File bot.v
module bot(x,y);
...
endmodule
File foo.v
module foo(q,w);
...
endmodule
Consider the following script:
set_attr library tutorial.lib
read_hdl top.v mid.v bot.v foo.v
elab top
After elaboration, the hdl_file_list for design top will return:
{default -v1995 {SYNTHESIS} {top.v mid.v bot.v} {}}
```
```
File foo.v is not stored because it was not used during elaboration.
```
**Related Information**

```
Affects these commands: elaborate
write_do_lec
Affected by this attribute: hdl_vhdl_read_version on page 455
Related attributes: (design) hdl_all_filelist on page 518
(subdesign) hdl_filelist on page 561
```

```
Input and Output—Design Attributes
```
January 2019 522 Product Version 18.1

**hdl_user_name**

hdl_user_name _string_

**Read-write** design attribute. Represents the name of the Verilog module or the VHDL entity
from which the given design was derived. The design’s name may differ from the
hdl_user_name value and from the addition of suffixes for the module name uniquification.

For example, a parameterized module named adder with wA and wB parameters may result
in a design whose name is adder_wA5_wB3. However, the hdl_user_name attribute for
this design would still be adder.

**Related Information**

**hdl_v2001**

hdl_v2001 _string_

**Read-write** design attribute. Sets the specified Verilog 2001 attributes on this design.

**Example**

The following command removes the Verilog 2001 attributes from the design:

set_attr hdl_v2001 {" "} [find. -design test]

**Related Information**

```
Related attributes: (subdesign) hdl_user_name on page 562
```
```
Set by this command: read_netlist -v2001
Related attributes: (instance) hdl_v2001 on page 525
(pin) hdl_v2001 on page 527
(pgpin) hdl_v2001 on page 528
(port) hdl_v2001 on page 556
(subdesign) hdl_v2001 on page 562
(subport) hdl_v2001 on page 567
```

```
Input and Output—Design Attributes
```
January 2019 523 Product Version 18.1

**protected**

protected {false | true}

_Default_ : false

**Read-only** design attribute. This attribute is set to true if the design object represents a
module or entity whose HDL source code is encrypted or only partially encrypted.

**Related Information**

IP Protection in _Genus User Guide for Legacy UI_

**verification_directory**

verification_directory _string_

**Read-write** design attribute. Specifies the directory to which the verification files are
written. The directory will be created if it did not already exist.

If no directory name is specified, the default directory name will be based on the
verification_directory_name_style attribute value.

**Related Information**

```
Affects this command: write_hdl
report datapath
Related attribute: (hdl_arch) protected on page 531
(subdesign) protected on page 563
```
```
Affected by this attribute: verification_directory_naming_style on page 475
```

```
Input and Output—Design Attributes
```
January 2019 524 Product Version 18.1

**wcdc_synchronizer_type**

wcdc_synchronizer_type {dff | mux | module}...

_Default_ : {dff mux}

**Read-write** design attribute. Specifies the type of synchronizer circuit used in the design.
You can specify multiple values.

**Example**

The following command sets this attribute to dff.

set_attribute wcdc_synchronizer_type dff _design_

This attribute setting causes the following synchronization rules:

add synchronization rule r_1 -dff 2 infinity -sync_chain buffer single_chain \
-cdc_path logic multiple_destination -source -all -destination -all \
-from -all -to -all
add synchronization rule r_2 -dff 2 infinity -sync_chain wire single_chain \
-cdc_path buffer single_destination -source -all -destination -all \
-from -all -to -all

**Related Information**

```
Affects this command write_do_verify cdc
```

```
Input and Output—Instance Attributes
```
January 2019 525 Product Version 18.1

**Instance Attributes**

Contain information about a combinational, sequential, or hierarchical instance in the
specified design. Instance objects are found in the instances_comb, instances_seq,
and instances_hier directories.

➤ To set an instance attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -instance name ]
```
➤ To get an instance attribute value, type

```
get_attribute attribute_name [find /des*/ design -instance name ]
```
**hdl_v2001**

hdl_v2001 _string_

**Read-write** instance attribute. Sets the specified Verilog 2001 attributes on this instance.

**Example**

The following command retrieves the Verilog 2001 attributes set on instance test/uo.

legacy_genus:/designs> get_attr hdl_v2001 [find. -instance test/u0]
{top_inst_name="u1"}

**Related Information**

```
Set by this command: read_netlist -v2001
Related attributes: (design) hdl_v2001 on page 522
(pin) hdl_v2001 on page 527
(pgpin) hdl_v2001 on page 528
(port) hdl_v2001 on page 556
(subdesign) hdl_v2001 on page 562
(subport) hdl_v2001 on page 567
```

```
Input and Output—Instance Attributes
```
January 2019 526 Product Version 18.1

**write_vlog_port_association_style**

write_vlog_port_association_style {default | positional | named}

_Default_ : default

**Read-write** instance attribute. Determines the style for writing port connections of an
instance. The style can be default, which specifies that the instance is written out the same
as the original design input, positional, which specifies that the instance is written out as a
positional instance, or named, which specifies that the instance is written out as a named
instance.

**Note:** This attribute is supported only for hierarchical and blackbox instances.

**Related Information**

```
Affects this command: write_hdl
Related Attributes: write_vlog_bit_blast_bus_connections on page 489
write_vlog_bit_blast_constants on page 491
write_vlog_bit_blast_mapped_ports on page 493
write_vlog_bit_blast_tech_cell on page 495
write_vlog_convert_onebit_vector_to_scalar on page 498
write_vlog_declare_wires on page 500
write_vlog_empty_module_for_black_box on page 502
write_vlog_empty_module_for_logic_abstract on page 503
write_vlog_generic_gate_define on page 505
write_vlog_line_wrap_limit on page 506
write_vlog_no_negative_index on page 507
write_vlog_preserve_net_name on page 508
write_vlog_top_module_first on page 509
write_vlog_unconnected_port_style on page 511
write_vlog_wor_wand on page 513
```

```
Input and Output—Pin Attributes
```
January 2019 527 Product Version 18.1

**Pin Attributes**

Contain information about the specified instance pin. A pin is a single bit connection point on
an instance. Pin objects are stored in pins_in and pins_out directories.

➤ To set a pin attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -pin instance /pin]
```
➤ To get a pin attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -pin instance /pin]
```
**Note:** You may need to specify more than one instance to serve as the search path that will
uniquely identify the relevant pin.

**hdl_v2001**

hdl_v2001 _string_

**Read-write** pin attribute. Sets the specified Verilog 2001 attributes on this instance pin. The
instance can be a primitive, gate, blackbox, logic abstract, or hierarchical instance.

**Example**

The following command retrieves the Verilog 2001 attributes set on pin u10/A.

legacy_genus:/> get_attr hdl_v2001 [find / -pin [find / -pin test/u10/A]
{bit_0}

**Related Information**

```
Set by this command: read_netlist -v2001
Related attributes: (design) hdl_v2001 on page 522
(pgpin) hdl_v2001 on page 528
(port) hdl_v2001 on page 556
(subdesign) hdl_v2001 on page 562
(subport) hdl_v2001 on page 567
```

```
Input and Output—Pgpin Attributes
```
January 2019 528 Product Version 18.1

**Pgpin Attributes**

Contain information about power and ground instance pins. Pgpin objects are stored in
pgpins_in and pgpins_out directories.

➤ To set a pgpin attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -pgpin instance / pin ]
```
➤ To get a port attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -pgpin instance / pin ]
```
**hdl_v2001**

hdl_v2001 _string_

**Read-write** pgpin attribute. Sets the specified Verilog 2001 attributes on this instance
pgpin. The instance can be a primitive, gate, blackbox, logic abstract, or hierarchical instance.

**Related Information**

```
Set by this command: read_netlist -v2001
Related attributes: (design) hdl_v2001 on page 522
((pin) hdl_v2001 on page 527
(port) hdl_v2001 on page 556
(subdesign) hdl_v2001 on page 562
(subport) hdl_v2001 on page 567
```

```
Input and Output—hdl_arch Attributes
```
January 2019 529 Product Version 18.1

**hdl_arch Attributes**

Contain information about user-defined modules (or entities).

➤ To set an hdl_arch attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_arch name ]
```
➤ To get a an hdl_arch attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_arch name ]
```
**blocks**

blocks _list_of_hdl_blocks_

**Read-only** hdl_arch attribute. Returns a list of hdl_block objects for this architecture. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**Related Information**

**encrypted**

encrypted {false | true}

**Read-only** hdl_arch attribute. Indicates whether the format of the input architecture was
encrypted.

**Related Information**

IP Protection in _Genus User Guide for Legacy UI_

**hdl_lib**

hdl_lib _object_

**Read-only** hdl_arch attribute. Returns the hdl_lib to which the architecture belongs.

```
Related attribute: (hdl_block) blocks on page 535
```
```
Related command: read_hdl
```

```
Input and Output—hdl_arch Attributes
```
January 2019 530 Product Version 18.1

**Related Information**

**instances**

instances _list_of_hdl_insts_

**Read-only** hdl_arch attribute.

**Related Information**

**labels**

labels _list_of_hdl_label_

**Read-only** hdl_arch attribute. Returns the list of hdl_label objects for this architecture. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**Related Information**

**parameters**

parameters _string_

**Read-only** hdl_arch attribute. In Verilog, this attribute keeps an ordered list of all
parameters of the module represented by the hdl_arch object. In VHDL, this attribute keeps
an ordered list of generics of the entity represented by the hdl_arch object.

```
Related attributes: (hdl_block) hdl_lib on page 536
```
```
(hdl_comp) hdl_lib on page 538
(hdl_config) hdl_lib on page 539
(hdl_oper) hdl_lib on page 547
(hdl_pack) hdl_lib on page 548
```
```
Related attributes: (hdl_block) instances on page 536
```
```
Related attribute: (hdl_block) labels on page 537
```

```
Input and Output—hdl_arch Attributes
```
January 2019 531 Product Version 18.1

**Note:** Do not confuse this attribute with the parameters branch of vdir objects attached to the
hdl_object. Under that branch, each parameter is represented by its own hdl_param
object.

**Related Information**

**pins**

pins _pin_list_

**Read-only** hdl_arch attribute. Keeps an ordered list of all pins of the Verilog module or
VHDL entity represented by the hdl_arch object.

**Note:** Do not confuse this attribute with the pins branch of vdir objects attached to the
hdl_arch object. Under that branch, each pin is represented by its own hdl_pin object.

**Related Information**

**processes**

processes _list_of_hdl_procedures_

**Read-only** hdl_arch attribute. Returns the list of hdl_procedure objects for this
architecture. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**protected**

protected {false | true}

_Default_ : false

**Read-only** hdl_arch attribute. This attribute is set to true if the architecture was read in
encrypted format and the output netlist will be in encrypted format.

```
Related attribute: (hdl_comp) parameters on page 239
```
```
Related attribute: (hdl_comp) pins on page 239
```
```
Related attribute: (hdl_block) processes on page 537
```

```
Input and Output—hdl_arch Attributes
```
January 2019 532 Product Version 18.1

**Related Information**

IP Protection in _Genus User Guide for Legacy UI_

**start_source_line**

start_source_line _integer_

**Read-only** hdl_arch attribute. Returns the start line number in an HDL input file for a
module.

**Note:** This attribute is supported only in the RTL flow.

**structural**

structural {true | false}

**Read-only** hdl_arch attribute. Returns whether the architecture specified in an HDL file is
structural.

**subprograms**

subprograms _list_of_hdl_subprograms_

**Read-only** hdl_arch attribute. Returns the list of hdl_subprogram objects for this
architecture. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

```
Affects this command: write_hdl
report datapath
Related attribute: (design) protected on page 523
(subdesign) protected on page 563
```
```
Related attribute: (hdl_block) subprograms on page 537
```
```
(hdl_pack) subprograms on page 549
```

```
Input and Output—hdl_arch Attributes
```
January 2019 533 Product Version 18.1

**verilog_macros**

verilog_macros _list_

**Read-only** hdl_arch attribute. Returns information about all the `define macros and their
values used in this user-defined module using the following Tcl list format:

{ _file_name line_number_ { _macro_name macro_value_ }}

This attribute must be used after the read_hdl command, but before the elaborate
command.

**Example**

Consider module test defined in file test.v

module test(c);

`define MACRO4 6
output c;
`ifdef MACRO4
assign c = `MACRO4 ;
`else
assign c = 1 ;
`endif
endmodule // test

The following command returns information about the ’define macro commands used in
module test. In this case only MACRO4 was defined and used.

legacy_genus:/>get_attr verilog_macros /hdl_libraries/default/architectures/test
{test.v 5 {MACRO4 DEFINED}} {test.v 6 {MACRO4 6}}

**Related Information**

```
Related command: read_hdl
```

```
Input and Output—hdl_bind Attributes
```
January 2019 534 Product Version 18.1

**hdl_bind Attributes**

Contain information about binding within the ChipWare Developer framework.

➤ To set an hdl_bind attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_bind name ]
```
➤ To get a an hdl_bind attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_bind name ]
```
**hdl_component**

hdl_component _hdl_component_

**Read-only** hdl_bind attribute. Returns the hdl_component for this hdl_bind object.

**Related Information**

```
Related attributes: (hdl_implem) hdl_component on page 541
(hdl_param) hdl_component on page 550
(hdl_pin) hdl_component on page 551
```

```
Input and Output—hdl_block Attributes
```
January 2019 535 Product Version 18.1

**hdl_block Attributes**

Contain information about hdl blocks.

➤ To get a an hdl_block attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_block name ]
```
**blocks**

blocks _list_of_hdl_blocks_

**Read-only** hdl_block attribute. Returns a list of hdl_block objects for this block. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

**hdl_architecture**

hdl_architecture _object_

**Read-only** hdl_block attribute. Returns the hdl_architecture for this block.

**Related Information**

```
Related attribute: (hdl_arch) blocks on page 529
```
```
Related attributes: (hdl_inst) hdl_architecture on page 542
(hdl_label) hdl_architecture on page 544
(hdl_param) hdl_architecture on page 550
(hdl_pin) hdl_architecture on page 551
(hdl_proc) hdl_architecture on page 553
(hdl_subp) hdl_architecture on page 554
```

```
Input and Output—hdl_block Attributes
```
January 2019 536 Product Version 18.1

**hdl_block**

hdl_block _object_

**Read-only** hdl_block attribute. Returns the hdl_block for this block.

**Related Information**

**hdl_lib**

hdl_lib _object_

**Read-only** hdl_block attribute.Returns the hdl_lib to which the block belongs.

**Related Information**

**instances**

instances _list_of_hdl_insts_

**Read-only** hdl_block attribute. Returns the list of hdl_inst objects for this block. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

```
Related attributes: (hdl_inst) hdl_block on page 542
(hdl_label) hdl_block on page 544
(hdl_proc) hdl_block on page 553
(hdl_subp) hdl_block on page 554
```
```
Related attributes: (hdl_arch) hdl_lib on page 529
(hdl_comp) hdl_lib on page 538
(hdl_config) hdl_lib on page 539
(hdl_oper) hdl_lib on page 547
(hdl_pack) hdl_lib on page 548
```
```
Related attributes: (hdl_arc) instances on page 530
```

```
Input and Output—hdl_block Attributes
```
January 2019 537 Product Version 18.1

**labels**

labels _list_of_hdl_label_

**Read-only** hdl_block attribute. Returns the list of hdl_label objects for this block. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**Related Information**

**processes**

processes _list_of_hdl_procedures_

**Read-only** hdl_block attribute. Returns the list of hdl_procedure objects for this block.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

**subprograms**

subprograms _list_of_hdl_subprograms_

**Read-only** hdl_block attribute. Returns the list of hdl_subprogram objects for this block.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

```
Related attribute: (hdl_arch) labels on page 530
```
```
Related attribute: (hdl_arc) processes on page 531
```
```
Related attribute: (hdl_arch) subprograms on page 532
(hdl_package) subprograms on page 537
```

```
Input and Output—hdl_comp Attributes
```
January 2019 538 Product Version 18.1

**hdl_comp Attributes**

Contain information about ChipWare components.

➤ To set an hdl_comp attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_comp name ]
```
➤ To get a an hdl_comp attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_comp name ]
```
**bindings**

bindings _list_of_hdl_bind_

**Read-only** hdl_comp attribute. Returns a list of hdl_bind objects for this hdl_component.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**hdl_lib**

hdl_lib _object_

**Read-only** hdl_comp attribute. Returns the hdl_lib to which the hdl_component belongs.

**Related Information**

```
Related attributes: (hdl_arch) hdl_lib on page 529
(hdl_block) hdl_lib on page 536
(hdl_config) hdl_lib on page 539
(hdl_oper) hdl_lib on page 547
(hdl_pack) hdl_lib on page 548
```

```
Input and Output—hdl_config Attributes
```
January 2019 539 Product Version 18.1

**hdl_config Attributes**

Contain information about VHDL configurations.

➤ To set an hdl_config attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_config name ]
```
➤ To get a an hdl_comp_arch attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_config name ]
```
**entity**

entity _string_

**Read-only** hdl_config attribute. Specifies the name of the entity to which this
configuration applies.

**hdl_lib**

hdl_lib _object_

**Read-only** hdl_config attribute. Returns the hdl_lib to which the configuration belongs.

**Related Information**

**location**

location _pathname_

**Read-only** hdl_config attribute. Returns the location of the VHDL source file that contains
the specified VHDL configuration.

```
Related attributes: (hdl_arch) hdl_lib on page 529
(hdl_block) hdl_lib on page 536
(hdl_comp) hdl_lib on page 538
(hdl_oper) hdl_lib on page 547
(hdl_pack) hdl_lib on page 548
```

```
Input and Output—hdl_config Attributes
```
January 2019 540 Product Version 18.1

**Related Information**

```
Related attributes: (hdl_pack) location on page 549
```

```
Input and Output—hdl_impl Attributes
```
January 2019 541 Product Version 18.1

**hdl_impl Attributes**

Contain information about implementation within the ChipWare Developer framework.

➤ To set an hdl_impl attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_impl name ]
```
➤ To get a an hdl_impl attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_impl
```
**hdl_component**

hdl_component _hdl_component_

**Read-only** hdl_impl attribute. Returns the hdl_component for this hdl_implementation.

**Related Information**

```
Related attributes: (hdl_bind) hdl_component on page 534
(hdl_param) hdl_component on page 550
(hdl_pin) hdl_component on page 551
```

```
Input and Output—hdl_inst Attributes
```
January 2019 542 Product Version 18.1

**hdl_inst Attributes**

Contain information about HDL instances.

➤ To set an hdl_inst attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_inst name ]
```
➤ To get a an hdl_inst attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_inst name ]
```
**component**

component _string_

**Read-only** hdl_inst attribute. Returns the instance.

This attribute is supported only in the RTL flow.

**hdl_architecture**

hdl_architecture _object_

**Read-only** hdl_inst attribute. Returns the hdl_architecture for this hdl_inst.

**Related Information**

**hdl_block**

hdl_block _object_

**Read-only** hdl_inst attribute. Returns the hdl_block for this hdl_inst.

```
Related attributes: (hdl_block) hdl_architecture on page 535
(hdl_label) hdl_architecture on page 544
(hdl_param) hdl_architecture on page 550
(hdl_pin) hdl_architecture on page 551
(hdl_proc) hdl_architecture on page 553
(hdl_subp) hdl_architecture on page 554
```

```
Input and Output—hdl_inst Attributes
```
January 2019 543 Product Version 18.1

**Related Information**

```
Related attributes: (hdl_block) hdl_block on page 536
```
```
(hdl_label) hdl_block on page 544
(hdl_proc) hdl_block on page 553
(hdl_subp) hdl_block on page 554
```

```
Input and Output—hdl_label Attributes
```
January 2019 544 Product Version 18.1

**hdl_label Attributes**

Contain information about HDL labels.

➤ To set an hdl_label attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_label name ]
```
➤ To get a an hdl_label attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_label name ]
```
**hdl_architecture**

hdl_architecture _object_

**Read-only** hdl_label attribute. Returns the hd_architecture for this label.

**Related Information**

**hdl_block**

hdl_block _object_

**Read-only** hdl_label attribute. Returns the hdl_block for this label.

**Related Information**

```
Related attributes: (hdl_block) hdl_architecture on page 535
(hdl_inst) hdl_architecture on page 542
(hdl_param) hdl_architecture on page 550
(hdl_pin) hdl_architecture on page 551
(hdl_proc) hdl_architecture on page 553
(hdl_subp) hdl_architecture on page 554
```
```
Related attributes: (hdl_block) hdl_block on page 536
(hdl_inst) hdl_block on page 542
(hdl_proc) hdl_block on page 553
(hdl_subp) hdl_block on page 554
```

```
Input and Output—hdl_lib Attributes
```
January 2019 545 Product Version 18.1

**hdl_lib Attributes**

Contain information about the HDL libraries.

➤ To set an hdl_lib attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_lib name ]
```
➤ To get a an hdl_lib attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_lib name ]
```
**architectures**

architectures _list_of_hdl_architectures_

**Read-only** hdl_lib attribute. Returns the list of hdl_arhictectures for this hdl_lib. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**components**

components _list_of_hdl_components_

**Read-only** hdl_lib attribute. Returns the list of components for this hdl_lib. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**configurations**

configurations _list_of_hdl_configurations_

**Read-only** hdl_lib attribute. Returns the list of configurations for this hdl_lib. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**operators**

operators _list_of_hdl_operators_

**Read-only** hdl_lib attribute. Returns the list of hdl_operators for this hdl_lib. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.


```
Input and Output—hdl_lib Attributes
```
January 2019 546 Product Version 18.1

**packages**

packages _list_of_hdl_packages_

**Read-only** hdl_lib attribute. Returns the list of hdl_packages for this hdl_lib. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.


```
Input and Output—hdl_oper Attributes
```
January 2019 547 Product Version 18.1

**hdl_oper Attributes**

Contain information about synthetic operators within the ChipWare Developer framework.

➤ To get a an hdl_oper attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_oper name ]
```
**hdl_lib**

hdl_lib _object_

**Read-only** hdl_oper attribute. Returns the hdl_lib to which this operator belongs.

**Related Information**

```
Related attributes: (hdl_arch) hdl_lib on page 529
(hdl_block) hdl_lib on page 536
(hdl_comp) hdl_lib on page 538
(hdl_config) hdl_lib on page 539
(hdl_pack) hdl_lib on page 548
```

```
Input and Output—hdl_pack Attributes
```
January 2019 548 Product Version 18.1

**hdl_pack Attributes**

Contain information about the VHDL packages.

➤ To get a an hdl_pack attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_pack name ]
```
**default_location**

default_location _pathname_

**Read-only** hdl_pack attribute. Returns the physical location of the source file that contains
the registered VHDL package. Registered VHDL packages are only created through the
hdl_create package command.

**Related Information**

**hdl_lib**

hdl_lib _object_

**Read-only** hdl_pack attribute. Returns the hdl_lib to which this package belongs.

**Related Information**

```
Affected by this command: hdl_create parameter
Related Attribpfutes (hdl_config) location on page 539
(hdl_pack) location on page 549
```
```
Related attributes: (hdl_arch) hdl_lib on page 529
(hdl_block) hdl_lib on page 536
(hdl_comp) hdl_lib on page 538
(hdl_config) hdl_lib on page 539
(hdl_oper) hdl_lib on page 547
```

```
Input and Output—hdl_pack Attributes
```
January 2019 549 Product Version 18.1

**location**

location _pathname_

**Read-only** hdl_pack attribute. Returns the name and physical location of the source file
that contains the specified VHDL package.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

**subprograms**

subprograms _list_of_hdl_subprograms_

**Read-only** hdl_pack attribute. Returns the list of hdl_subprogram objects for this package.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

```
Related attributes: default_location on page 548
(hdl_config) location on page 539
```
```
Related attribute: (hdl_arch) subprograms on page 532
(hdl_block) subprograms on page 537
```

```
Input and Output—hdl_param Attribute
```
January 2019 550 Product Version 18.1

**hdl_param Attribute**

Contain information about the HDL parameters used inside the ChipWare component.

➤ To set an hdl_param attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_param name ]
```
➤ To get a an hdl_param attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_param name ]
```
**hdl_architecture**

hdl_architecture _object_

**Read-only** hdl_param attribute. Returns the hd_architecture for this hdl_parameter.

**Related Information**

**hdl_component**

hdl_component _hdl_component_

**Read-only** hdl_param attribute. Returns the hdl_component for this hdl_parameter.

**Related Information**

```
Related attributes: (hdl_block) hdl_architecture on page 535
(hdl_inst) hdl_architecture on page 542
(hdl_label) hdl_architecture on page 544
(hdl_pin) hdl_architecture on page 551
(hdl_proc) hdl_architecture on page 553
(hdl_subp) hdl_architecture on page 554
```
```
Related attributes: (hdl_bind) hdl_component on page 534
(hdl_impl) hdl_component on page 541
(hdl_pin) hdl_component on page 551
```

```
Input and Output—hdl_pin Attributes
```
January 2019 551 Product Version 18.1

**hdl_pin Attributes**

Contain information about the pins of the ChipWare component.

➤ To set an hdl_pin attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_pin name ]
```
➤ To get a an hdl_pin attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_pin name ]
```
**hdl_architecture**

hdl_architecture _object_

**Read-only** hdl_pin attribute. Returns the hd_architecture for this hdl_pin.

**Related Information**

**hdl_component**

hdl_component _hdl_component_

**Read-only** hdl_pin attribute. Returns the hdl_component for this hdl_pin.

**Related Information**

```
Related attributes: (hdl_block) hdl_architecture on page 535
(hdl_inst) hdl_architecture on page 542
(hdl_label) hdl_architecture on page 544
(hdl_param) hdl_architecture on page 550
(hdl_proc) hdl_architecture on page 553
(hdl_subp) hdl_architecture on page 554
```
```
Related attributes: (hdl_bind) hdl_component on page 534
(hdl_impl) hdl_component on page 541
(hdl_param) hdl_component on page 550
```

```
Input and Output—hdl_pin Attributes
```
January 2019 552 Product Version 18.1

**hdl_operator**

hdl_operator _object_

**Read-only** hdl_pin attribute. Returns the hdl_operator for this hdl_pin.


```
Input and Output—hdl_proc Attributes
```
January 2019 553 Product Version 18.1

**hdl_proc Attributes**

Contain information about the HDL processes.

➤ To set an hdl_proc attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_proc name ]
```
➤ To get a an hdl_proc attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_proc name ]
```
**hdl_architecture**

hdl_architecture _object_

**Read-only** hdl_proc attribute. Returns the hd_architecture for this procedure.

**Related Information**

**hdl_block**

hdl_block _object_

**Read-only** hdl_proc attribute. Returns the hdl_block for this procedure.

**Related Information**

```
Related attributes: (hdl_block) hdl_architecture on page 535
(hdl_inst) hdl_architecture on page 542
(hdl_label) hdl_architecture on page 544
(hdl_param) hdl_architecture on page 550
(hdl_pin) hdl_architecture on page 551
(hdl_subp) hdl_architecture on page 554
```
```
Related attributes: (hdl_block) hdl_block on page 536
(hdl_inst) hdl_block on page 542
(hdl_label) hdl_block on page 544
(hdl_subp) hdl_block on page 554
```

```
Input and Output—hdl_subp Attributes
```
January 2019 554 Product Version 18.1

**hdl_subp Attributes**

Contain information about the HDL programs.

➤ To get a an hdl_subp attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_subp name ]
```
**hdl_architecture**

hdl_architecture _object_

**Read-only** hdl_subp attribute. Returns the hd_architecture for this subprogram.

**Related Information**

**hdl_block**

hdl_block _object_

**Read-only** hdl_subp attribute. Returns the hdl_block for this subprogram.

**Related Information**

```
Related attributes: (hdl_block) hdl_architecture on page 535
(hdl_inst) hdl_architecture on page 542
(hdl_label) hdl_architecture on page 544
(hdl_param) hdl_architecture on page 550
(hdl_pin) hdl_architecture on page 551
(hdl_proc) hdl_architecture on page 553
```
```
Related attributes: (hdl_block) hdl_block on page 536
(hdl_inst) hdl_architecture on page 542
(hdl_label) hdl_block on page 544
```
```
(hdl_proc) hdl_block on page 553
```

```
Input and Output—hdl_subp Attributes
```
January 2019 555 Product Version 18.1

**hdl_package**

hdl_package

**Read-only** hdl_subp attribute. Returns the hdl_package for this subprogram.


```
Input and Output—Port Attributes
```
January 2019 556 Product Version 18.1

**Port Attributes**

Contain information about single bit connection points in the specified top-level design. Port
objects are stored in ports_in and ports_out directories.

➤ To set a port attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/design -port name ]
```
➤ To get a port attribute value, type

```
get_attribute attribute_name [find /des*/design -port name ]
```
**hdl_v2001**

hdl_v2001 _string_

**Read-write** port attribute. Sets the specified Verilog 2001 attributes on this port.

**Example**

The following command sets the TB_KFLAG attribute to +ES on port PCLK.

set_attr hdl_v2001 {TB_KFLAG="+ES"} [find. port PCLK]

**Related Information**

```
Set by this command: read_netlist -v2001
Related attributes: (design) hdl_v2001 on page 522
(instance) hdl_v2001 on page 525
(pin) hdl_v2001 on page 527
(pgpin) hdl_v2001 on page 528
(subdesign) hdl_v2001 on page 562
(subport) hdl_v2001 on page 567
```

```
Input and Output—Subdesign Attributes
```
January 2019 557 Product Version 18.1

**Subdesign Attributes**

Contain information about the subdesigns in the specified design. Subdesigns correspond to
Verilog modules or VHDL entities instantiated in the top-level Verilog module or top-level
VHDL entity.

➤ To set a subdesign attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -subdesign name ]
```
➤ To get a subdesign attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -subdesign name ]
```
**arch_filename**

arch_filename _string_

**Read-write** subdesign attribute. Returns the name and physical location of the source file
that contains the specified architecture (in VHDL) or module (in Verilog).

**Note:** This attribute is only supported in the RTL flow.

**Example**

When multiple design files are loaded, it might be difficult to correlate a module or architecture
to the file in which it was instantiated. The following example illustrates how to find the VHDL
file for a particular submodule my_block, using the get_attribute command.

legacy_genus:/> get_attribute arch_filename /designs/top/subdesign/my_block

The above command would return something like the following output, showing that the
my_block submodule was instantiated in the file block_arch.vhdl:

../rtl/archs/block_arch.vhdl

**Related Information**

```
Related attributes: (design) arch_filename on page 516
(design) entity_filename on page 517
(subdesign) entity_filename on page 558
```

```
Input and Output—Subdesign Attributes
```
January 2019 558 Product Version 18.1

**embedded_script**

embedded_script _string_

**Read-write** subdesign attribute. Stores the embedded SDC command script in the RTL
code describing the module or entity of this design or subdesign.

Using the exec_embedded_script command applies the stored script onto the design or
subdesign.

You can use a synthesis script to modify the contents of the embedded_script attribute
before executing it.

The embedded script can have any SDC command that is supported by the read_sdc
command.

**Related Information**

**entity_filename**

entity_filename _string_

**Read-write** subdesign attribute. Returns the name and physical location of the source file
that contains the specified VHDL entity. Since Verilog does not have the concept of VHDL
entities, this attribute will return the file that contains the Verilog module. For Verilog modules,
the entity_filename and arch_filename attributes behave identically.

**Note:** This attribute is only supported in the RTL flow.

**Example**

When multiple entity files are loaded, it might be difficult to correlate an entity to the file in
which it was instantiated. The following example illustrates how to find the entity file for a
particular submodule my_block, using the get_attribute command.

legacy_genus:/> get_attribute entity_filename /designs/top/subdesign/my_block

The above command would return something like the following output, showing that the
my_block submodule was instantiated in the file block_ent.vhdl:

../rtl/entities/block_ent.vhdl

```
Related attributes: (design) embedded_script on page 517
```

```
Input and Output—Subdesign Attributes
```
January 2019 559 Product Version 18.1

**Related Information**

**hdl_all_filelist**

hdl_all_filelist **{** _hdl_library language_standard_ **{** _define_value_ ... **}
{** _hdl_file_ ... **} {** _search_path_ **}}** ...

**Read-write** subdesign attribute. Stores the information required by the read_hdl
command to elaborate the subdesign. The information is stored as a list of values that can be
used as options for the read_hdl command. The list of files includes any ‘include and
package files read into Genus for the specified design.

■ _hdl_library_ is the value for the -library option.

■ _language_standard_ corresponds to one of the following: -v1995, -v2001,
-vhdl1987, -vhdl1193, -vhdl2008, or -sv.

```
For vhdl, the value of the hdl_vhdl_read_version attribute is appended to -vhdl.
```
■ _define_value_ is the value for the -define option (default: SYNTHESIS)

■ _hdl_file_ corresponds to the list of files required to elaborate the design.

■ _search_path_ is the directory of the location of the HDL files. An empty value signifies
the current directory.

Since the attribute contains only those files that have been used during elaboration, you can
use this attribute to prune unnecessary read_hdl commands from your scripts.

**Note:** This attribute is supported in the RTL flow and the structural flow.

**Example**

Consider the following RTL files:

File top.v

```
module top(a,b);
input [1:0] a;
output [1:0] b;
bot u1(.x(a),.y(b));...
endmodule
```
```
Related attributes: (design) arch_filename on page 516
```
```
(subdesign) arch_filename on page 557
(design) entity_filename on page 517
```

```
Input and Output—Subdesign Attributes
```
January 2019 560 Product Version 18.1

File bot.v

```
`include "siz.h"
`include "inc.h"
module bot(x,y);
input [`SIZE:0] x;
output [`SIZE:0] y;
wire [`SIZE:0] tmp;
assign y = `ADD(x,tmp);
endmodule
```
File siz.h

```
`define SIZE 1
```
File inc.v

```
`define ADD(a,b) a+b
```
Consider the following script:

```
set_attr library tutorial.lib
read_hdl top.v
read_hdl bot.v
elab top
```
After elaboration, the hdl_all_filelist for subdesign bot will return:

{default -v1995 {SYNTHESIS} {bot.v siz.h inc.h}}

The difference between hdl_filelist and hdl_all_filelist is that
hdl_all_filelist also lists the include files siz.h and inc.h.

**Related Information**

**hdl_config_name**

hdl_config_name _string_

**Read-write** subdesign attribute. Specifies the name of the configuration used to build this
design.

**Related Information**

```
Related attributes: (design) hdl_all_filelist on page 518
(subdesign) hdl_filelist on page 561
```
```
Related attributes: (design) hdl_config_name on page 519
```

```
Input and Output—Subdesign Attributes
```
January 2019 561 Product Version 18.1

**hdl_filelist**

hdl_filelist **{** _hdl_library language_standard_ **{** _define_value_ ... **} {** _hdl_file_ ... **}
{** _search_path_ **}}** ...

**Read-write** subdesign attribute. Stores the information required by the read_hdl
command to elaborate the subdesign. The information is stored as a list of values that can be
used as options for the read_hdl command.

■ _hdl_library_ is the value for the -library option.

■ _language_standard_ corresponds to one of the following: -v1995, -v2001,
-vhdl1987, -vhdl1193, -vhdl2008, or -sv.

```
For vhdl, the value of the hdl_vhdl_read_version attribute is appended to -vhdl.
```
■ _define_value_ is the value for the -define option (default: SYNTHESIS)

■ _hdl_file_ corresponds to the list of files required to elaborate the design.

■ _search_path_ is the directory of the location of the HDL files. An empty value signifies
the current directory.

Since the attribute contains only those files that have been used during elaboration, you can
use this attribute to prune unnecessary read_hdl commands from your scripts.

**Note:** This attribute is supported in the RTL flow and the structural flow.

**Example**

■ Consider the following RTL files:

```
File top.v
module top(a,b);
...
mid u1(.c(a),.d(b));
endmodule
File mid.v
module mid(c,d);
...
bot u2(.x(c),.y(d));
endmodule
File bot.v
module bot(x,y);
...
endmodule
```

```
Input and Output—Subdesign Attributes
```
January 2019 562 Product Version 18.1

```
File foo.v
module foo(q,w);
...
endmodule
Consider the following script:
set_attr library tutorial.lib
read_hdl top.v mid.v bot.v foo.v
elab top
After elaboration, the hdl_filelist for subdesign mid will return:
{default -v1995 {SYNTHESIS} {mid.v bot.v} {}}
Files top.v and foo.v are not stored because they were not used during elaboration of the
subdesign mid.
```
**Related Information**

**hdl_user_name**

hdl_user_name _string_

**Read-write** subdesign attribute. Represents the name of the Verilog module or the VHDL
entity from which the given subdesign was derived. The design’s name may differ from the
hdl_user_name value and from the addition of suffixes for the module name uniquification.

For example, a parameterized module named adder with wA and wB parameters may result
in a design whose name is adder_wA5_wB3. However, the hdl_user_name attribute value
for this design would still be adder.

**Related Information**

**hdl_v2001**

hdl_v2001 _string_

**Read-write** subdesign attribute. Sets the specified Verilog 2001 attributes on this
subdesign.

```
Related attributes: (design) hdl_filelist on page 520
(subdesign) hdl_all_filelist on page 559
```
```
Related attributes: (design) hdl_user_name on page 522
```

```
Input and Output—Subdesign Attributes
```
January 2019 563 Product Version 18.1

**Example**

The following command sets the is_macro attribute to true on subdesign mytest.

set_attr hdl_v2001 {is_macro="true"} [find. -subdesign mytest]

**Related Information**

**protected**

protected {false | true}

_Default_ : false

**Read-only** subdesign attribute. This attribute is set to true if the subdesign object
represents a module or entity whose HDL source code is encrypted or only partially
encrypted.

**Related Information**

P Protection in _Genus User Guide for Legacy UI_

```
Set by this command: read_netlist -v2001
Related attributes: (design) hdl_v2001 on page 522
(instance) hdl_v2001 on page 525
(pin) hdl_v2001 on page 527
(pgpin) hdl_v2001 on page 528
(port) hdl_v2001 on page 556
(subport) hdl_v2001 on page 567
```
```
Affects this command: write_hdl
report datapath
Related attributes: (design) protected on page 523
(hdl_arch) protected on page 531
```

```
Input and Output—Subdesign Attributes
```
January 2019 564 Product Version 18.1

**write_vlog_empty_module_for_subdesign**

write_vlog_empty_module_for_subdesign {false | true}

_Default_ : false

**Read-only** subdesign attribute. Controls how a subdesign is written out in a Verilog netlist.
If set to true, the subdesign is written as an empty module.

**Example**

Consider the following design :

module sub(in, out);
input in;
output out;
assign out = in;
endmodule

module WRTV(in, out);
input in;
output [4:0]out;
sub s0(in, out[4]);
endmodule

■ Set the write_vlog_empty_module_for_subdesign to true to write out the sub
subdesign as an empty module:
set_attr write_vlog_empty_module_for_subdesign true \
/designs/WRTV/subdesigns/sub
module sub(in, out);
input in;
output out;
endmodule
module WRTV(in, out);
input in;
output [4:0]out;
sub s0(in, out[4]);
endmodule

■ Using the default setting for write_vlog_empty_module_for_subdesign, will
result in the following netlist::
set_attr write_vlog_empty_module_for_subdesign false \
/designs/WRTV/subdesigns/sub
module sub(in, out);
input in;
output out;
wire in;
wire out;
assign out = in;
endmodule
module WRTV(in, out);
input in;


```
Input and Output—Subdesign Attributes
```
January 2019 565 Product Version 18.1

```
output [4:0]out;
sub s0(in, out[4]);
endmodule
```
**Related Information**

**write_vlog_skip_subdesign**

write_vlog_skip_subdesign {false|true}

_Default_ : false

**Read-write** subdesign attribute. Prevents that the subdesign is written out as a Verilog
module in the netlist.

**Example**

Consider the following example RTL:

module sub(a, b);
input [3:0] a;
output [3:0] b;
inv1 g0(.A (a[0]), .Y (b[0]));
inv1 g1(.A (a[1]), .Y (b[1]));
inv1 g2(.A (a[2]), .Y (b[2]));
inv1 g3(.A (a[3]), .Y (b[3]));
endmodule
module test(a, b);
input [3:0] a;
output [3:0] b;
sub sub1(.a ({2'b10,a[1:0]}), .b ({b[3:2],1'b0, b[1]}));
sub sub2(.a (a), .b ({b[3], b[2:0]}));
sub sub3(.a ({a[3:2],2'b10}), .b (b));
sub1 sub13(.a ({2'b10,a[3:2],3'b101,a[1]}), .b (b));
endmodule

If you set the write_vlog_skip_subdesign attribute to true on the sub module, the
following netlist will be generated.

module test(a, b);
input [3:0] a;
output [3:0] b;
wire [3:0] a;
wire [3:0] b;
wire n_6, n_14, n_15, n_16, n_17, n_18;
assign n_14 = 1'b1;
assign n_15 = 1'b0;
assign n_16 = 1'b1;
assign n_17 = 1'b0;
assign n_18 = 1'b1;
assign n_6 = 1'b0;

```
Affects this command: write_hdl
```

```
Input and Output—Subdesign Attributes
```
January 2019 566 Product Version 18.1

sub sub1(.a ({2'b10, a[1:0]}), .b ({b[3:2], n_6, b[1]}));
sub sub2(.a (a), .b (b));
sub sub3(.a ({a[3:2], 2'b10}), .b (b));
sub1 sub13(.a ({n_18, n_17, a[3:2], n_16, n_15, n_14, a[1]}), .b (b));
endmodule

**Related Information**

```
Affects these commands: write_hdl
```

```
Input and Output—Subport Attributes
```
January 2019 567 Product Version 18.1

**Subport Attributes**

Contain information about subports in the specified design. A subport is a single bit
connection point within a hierarchical instance, that is a module or entity that has been
instantiated.

➤ To set a subport attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -subport hier_instance / name ]
```
➤ To get a subport attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -subport hier_instance/name ]
```
**Note:** You may need to specify more than one (hierarchical) instance to serve as the search
path that will uniquely identify the relevant subport.

**hdl_v2001**

hdl_v2001 _string_

**Read-write** subport attribute. Sets the specified Verilog 2001 attributes on this subport.

**Example**

The following command retrieves the Verilog attributes set on subport A of subdesign u0.

legacy_genus:/designs/test> get_attr hdl_v2001 [find. -subport u0/A]
{subport_in="A"}

**Related Information**

```
Set by this command: read_netlist -v2001
Related attributes: (design) hdl_v2001 on page 522
(instance) hdl_v2001 on page 525
(pin) hdl_v2001 on page 527
(pgpin) hdl_v2001 on page 528
(port) hdl_v2001 on page 556
(subdesign) hdl_v2001 on page 562
```

```
Input and Output—Subport Attributes
```
January 2019 568 Product Version 18.1


January 2019 569 Product Version 18.1

# 8

## Physical

**List**
**_Root Attributes_**

■ cap_table_file on page 587

■ congestion_effort on page 587

■ db_units on page 588

■ def_output_escape_multibit on page 588

■ def_output_version on page 588

■ design_mode_node on page 589

■ design_process_node on page 589

■ force_via_resistance on page 590

■ highlighted on page 591

■ ilm_disable_internal_paths on page 591

■ init_lef_files on page 591

■ init_lib_phys_consistency_checks on page 591

■ innovus_executable on page 592

■ interconnect_mode on page 592

■ invs_assign_buffer on page 593

■ invs_assign_removal on page 593

■ invs_clk_gate_recloning on page 594

■ invs_enable_useful_skew on page 594

■ invs_gzip_interface_files on page 595

■ invs_launch_servers on page 595


```
Physical—List
```
January 2019 570 Product Version 18.1

■ invs_leakage_to_dynamic_ratio on page 596

■ invs_opt_leakage on page 596

■ invs_opt_leakage_options on page 597

■ invs_place_opt_design on page 597

■ invs_postload_script on page 597

■ invs_power_library_flow on page 598

■ invs_pre_place_opt on page 598

■ invs_preexport_script on page 599

■ invs_preload_script on page 599

■ invs_save_db on page 600

■ invs_scan_def_file on page 600

■ invs_scanreorder_keepport on page 600

■ invs_set_lib_unit on page 600

■ invs_temp_dir on page 601

■ invs_timing_driven_place on page 602

■ invs_to_genus_colorized_lef_path on page 602

■ invs_user_constraint_file on page 602

■ invs_user_mode_file on page 603

■ invs_write_path_groups on page 604

■ invs_write_scandef_options on page 604

■ lef_manufacturing_grid on page 604

■ lef_stop_on_error on page 605

■ lef_units on page 605

■ lib_lef_consistency_check_enable on page 605

■ number_of_routing_layers on page 606

■ phys_annotate_ndr_nets on page 606

■ phys_assume_met_fill on page 606


```
Physical—List
```
January 2019 571 Product Version 18.1

■ phys_checkout_innovus_license on page 607

■ phys_extra_vias_length_factor on page 607

■ phys_fix_multi_height_cells on page 608

■ phys_flow_effort on page 608

■ phys_pre_place_iopt on page 609

■ phys_premorph_density on page 609

■ phys_scan_def_file on page 609

■ phys_summary_table_print_negative_tns on page 610

■ phys_update_preannotation_script on page 610

■ phys_use_read_script on page 610

■ physical_aware_multibit_mapping on page 611

■ pqos_ignore_msv on page 611

■ pqos_ignore_scan_chains on page 612

■ pqos_placement_effort on page 612

■ predict_floorplan_constraints on page 612

■ predict_floorplan_script on page 613

■ qos_report_power on page 613

■ qrc_tech_file on page 613

■ read_def_keep_net_property on page 614

■ read_def_libcell_mismatch_error on page 614

■ read_qrc_tech_file_rc_corner on page 615

■ report_ndr_min_layer_count on page 615

■ route_rules on page 615

■ scale_of_cap_per_unit_length on page 616

■ scale_of_res_per_unit_length on page 616

■ selected on page 617

■ shrink_factor on page 617


```
Physical—List
```
January 2019 572 Product Version 18.1

■ use_area_from_lef on page 617

■ via_resistance on page 618

■ write_design_create_boundary_opto_file on page 618

**_Design Attributes_**

■ aspect_ratio on page 619

■ avoid_no_row_libcell on page 619

■ bbox on page 620

■ blockages on page 620

■ boundary on page 621

■ bumps on page 621

■ def_component_mask_shift on page 621

■ def_extension on page 622

■ def_file on page 622

■ def_history on page 622

■ def_pins on page 623

■ def_technology on page 623

■ def_version on page 624

■ die_area on page 624

■ fills on page 624

■ fplan_height on page 625

■ fplan_width on page 625

■ groups on page 625

■ num_phys_insts on page 626

■ obstruction_routing_layer on page 626

■ pcells on page 627

■ phys_binary_mux_opt on page 628


```
Physical—List
```
January 2019 573 Product Version 18.1

■ phys_ignore_nets on page 628

■ phys_ignore_special_nets on page 628

■ phys_insts on page 628

■ pnets on page 629

■ preroute_as_obstruction on page 629

■ regions on page 629

■ route_rules on page 629

■ route_types on page 630

■ rows on page 630

■ sdp_files on page 630

■ sdp_groups on page 631

■ sdp_type on page 631

■ slots on page 631

■ specialnets on page 631

■ styles on page 632

■ track_count on page 632

■ utilization on page 632

■ utilization_threshold on page 632

**_Pin Attributes_**

■ location on page 633

■ location_x on page 633

■ location_y on page 634

■ place_status on page 634

**_Pgpin Attributes_**

■ location on page 635


```
Physical—List
```
January 2019 574 Product Version 18.1

■ location_x on page 635

■ location_y on page 636

■ place_status on page 636

**_fnet Attributes_**

■ bbox on page 637

■ physical_cap on page 637

**_Port Attributes_**

■ location on page 638

■ location_x on page 638

■ location_y on page 638

■ place_status on page 639

**_Subdesign Attributes_**

■ fplan_height on page 640

■ fplan_width on page 640

**_Instance Attributes_**

■ height on page 641

■ highlighted on page 642

■ llx on page 642

■ lly on page 642

■ location on page 643

■ location_x on page 643

■ location_y on page 643

■ physical on page 643

■ placement_status on page 644


```
Physical—List
```
January 2019 575 Product Version 18.1

■ skip_in_write_def on page 644

■ urx on page 645

■ ury on page 645

■ width on page 645

■ width on page 645

**_Blockage Attributes_**

■ component on page 646

■ density on page 646

■ design on page 647

■ has_fills on page 647

■ has_slots on page 647

■ is_exceptpgnet on page 648

■ is_exclude_flops on page 648

■ is_partial on page 648

■ is_pushdown on page 649

■ is_soft on page 649

■ layer on page 649

■ location_x on page 650

■ location_y on page 650

■ max_layer on page 651

■ min_layer on page 651

■ polygons on page 651

■ rects on page 652

■ spacing on page 652

■ type on page 652

■ user_created on page 653


```
Physical—List
```
January 2019 576 Product Version 18.1

■ user_name on page 653

■ visible on page 653

■ width on page 654

**_Bump Attributes_**

■ base_cell on page 655

■ bbox on page 655

■ center on page 655

■ def_name on page 655

■ location on page 656

■ model on page 656

■ net on page 656

■ orientation on page 656

■ place_status on page 657

■ port on page 657

■ properties on page 657

■ urx on page 658

■ ury on page 658

■ weight on page 659

**_DEF_Pin Attributes_**

■ direction on page 660

■ layers on page 660

■ location_x on page 661

■ location_y on page 661

■ net_expr on page 661

■ net_name on page 662


```
Physical—List
```
January 2019 577 Product Version 18.1

■ orientation on page 662

■ placement_status on page 662

■ polygons on page 663

■ ports on page 663

■ special on page 664

■ use on page 664

■ vias on page 665

■ visible on page 665

**_Fill Attributes_**

■ layer on page 666

■ mask on page 666

■ opc on page 667

■ polygons on page 667

■ rects on page 667

■ via on page 668

■ via_mask on page 668

■ via_opc on page 668

■ via_points on page 668

**_Gcell Attributes_**

■ horizontal_remaining on page 669

■ horizontal_remaining on page 669

■ instance_count on page 669

■ instances on page 670

■ pin_count on page 670

■ pin_density on page 670


```
Physical—List
```
January 2019 578 Product Version 18.1

■ pins on page 671

■ rect on page 671

■ utilization on page 671

■ vertical_remaining on page 672

**_Group Attributes_**

■ def_name on page 673

■ members on page 673

■ properties on page 674

■ region on page 674

■ user_created on page 675

**_Layer Attributes_**

■ area on page 676

■ cap_multiplier on page 676

■ cap_table_name on page 677

■ capacitance on page 676

■ color on page 677

■ direction on page 677

■ eol_spacing on page 678

■ layer_index on page 678

■ mask on page 679

■ max_adjacent_spacing on page 679

■ max_cut_spacing on page 679

■ max_width on page 679

■ min_spacing on page 679

■ min_width on page 679


```
Physical—List
```
January 2019 579 Product Version 18.1

■ mask on page 679

■ offset on page 679

■ offset_x on page 680

■ offset_y on page 680

■ pitch on page 680

■ pitch_x on page 680

■ pitch_y on page 681

■ resistance on page 681

■ type on page 682

■ used on page 682

■ utilization on page 682

■ visible on page 683

■ width on page 683

**_Pcell Attributes_**

■ def_name on page 684

■ height on page 684

■ location_x on page 685

■ location_y on page 685

■ model on page 686

■ orientation on page 686

■ placement_status on page 686

■ properties on page 687

■ urx on page 687

■ ury on page 688

■ weight on page 688

■ width on page 689


```
Physical—List
```
January 2019 580 Product Version 18.1

**_Pdomain Attributes_**

■ boundary on page 690

■ cutouts on page 690

■ mingap on page 691

■ rects on page 691

■ rsext on page 692

**_Pnet Attributes_**

■ capacitance on page 693

■ components on page 693

■ def_name on page 694

■ fixedbump on page 694

■ frequency on page 694

■ original_name on page 694

■ path_count on page 695

■ path_index on page 695

■ path_value on page 695

■ pattern on page 696

■ properties on page 696

■ rc_name on page 696

■ route_rule on page 696

■ shieldnet on page 697

■ source on page 697

■ use on page 697

■ visible on page 698

■ weight on page 698

■ xtalk on page 699


```
Physical—List
```
January 2019 581 Product Version 18.1

**_Power Domain Attributes_**

■ disjoint_hinst_box_list on page 700

■ ext_bottom on page 700

■ ext_edges on page 700

■ ext_left on page 701

■ ext_right on page 701

■ ext_top on page 701

■ gap_bottom on page 702

■ gap_edges on page 702

■ gap_left on page 702

■ gap_right on page 702

■ gap_top on page 703

■ group on page 703

■ min_gaps on page 703

■ rects on page 704

■ rs_exts on page 704

**_Region Attributes_**

■ def_name on page 705

■ derived_from_power_domain on page 705

■ group on page 705

■ location_x on page 706

■ location_y on page 706

■ properties on page 706

■ rects on page 706

■ type on page 707

■ user_created on page 708


```
Physical—List
```
January 2019 582 Product Version 18.1

**_Route_rule Attributes_**

■ from_lef on page 709

■ hardspacing on page 709

■ layers on page 710

■ mincuts on page 710

■ properties on page 710

■ user_defined on page 710

■ viarules on page 711

■ vias on page 711

**_Row Attributes_**

■ height on page 712

■ is_horizontal on page 712

■ location_x on page 713

■ location_y on page 713

■ macro on page 714

■ orientation on page 714

■ user_created on page 714

■ width on page 715

**_Site Attributes_**

■ class on page 716

■ height on page 716

■ symmetry on page 716

■ width on page 717

**_Slot Attributes_**

■ layer on page 718


```
Physical—List
```
January 2019 583 Product Version 18.1

■ layer on page 718

■ polygons on page 718

■ rects on page 719

**_Special Net Attributes_**

■ components on page 720

■ def_name on page 720

■ fixedbump on page 720

■ original_name on page 721

■ path_count on page 721

■ path_index on page 722

■ path_value on page 722

■ pattern on page 722

■ polygons on page 723

■ properties on page 723

■ rc_name on page 723

■ rectangles on page 723

■ source on page 724

■ style on page 724

■ type on page 725

■ use on page 725

■ voltage on page 726

■ weight on page 726

**_Style Attributes_**

■ index on page 727

■ polygon on page 727


```
Physical—List
```
January 2019 584 Product Version 18.1

**_Track Attributes_**

■ count on page 728

■ is_horizontal on page 728

■ is_used on page 729

■ layer on page 729

■ macro on page 730

■ start on page 731

■ step on page 731

**_Via Attributes_**

■ bottom_layer on page 732

■ cut_cols on page 732

■ cut_layer on page 733

■ cut_pattern on page 733

■ cut_rows on page 733

■ height on page 733

■ lef_name on page 734

■ min_route_layer on page 734

■ polygons on page 734

■ rects on page 734

■ top_layer on page 735

■ viarule_name on page 735

■ width on page 735

■ xbottom_enclosure on page 735

■ xbottom_offset on page 736

■ xcut_size on page 736

■ xcut_spacing on page 736


```
Physical—List
```
January 2019 585 Product Version 18.1

■ xorigin_offset on page 737

■ xtop_enclosure on page 737

■ xtop_offset on page 737

■ ybottom_enclosure on page 738

■ ybottom_offset on page 738

■ ycut_size on page 738

■ ycut_spacing on page 739

■ yorigin_offset on page 739

■ ytop_enclosure on page 739

■ ytop_offset on page 740

**_SDP Column Attributes_**

■ flip on page 741

■ index on page 741

■ justify_by on page 742

■ orient on page 742

■ sdp_group on page 742

■ sdp_instances on page 742

■ sdp_row on page 743

■ sdp_rows on page 743

■ size_same on page 743

■ skip_value on page 743

**_SDP Group Attributes_**

■ design on page 745

■ hier_path on page 745

■ orient on page 745


```
Physical—List
```
January 2019 586 Product Version 18.1

■ origin on page 746

■ sdp_columns on page 746

■ sdp_rows on page 746

**_SDP Instance Attributes_**

■ flip on page 747

■ index on page 747

■ instance on page 748

■ justify_by on page 748

■ orient on page 748

■ sdp_column on page 748

■ sdp_row on page 749

■ size_fixed on page 749

■ skip_value on page 749

**_SDP Row Attributes_**

■ flip on page 751

■ index on page 751

■ justify_by on page 752

■ orient on page 752

■ sdp_column on page 752

■ sdp_columns on page 752

■ sdp_group on page 753

■ sdp_instances on page 753

■ size_same on page 753

■ skip_value on page 753


```
Physical—Root Attributes
```
January 2019 587 Product Version 18.1

**Root Attributes**

Contain information about all loaded designs. The root object is identified by a forward slash
(/).

➤ To set a root attribute, type

```
set_attribute attribute_name attribute_value /
```
➤ To get a root attribute value, type

```
get_attribute attribute_name /
```
**cap_table_file**

cap_table_file _capacitance_table_file_

**Read-write** root attribute. Specifies the capacitance table file for technology mapping. You
can specify only one file. This file can be encrypted. Genus uses the capacitance table to
derive the capacitance unit per length, resistance unit per length, and area unit per length.

The LEF file can contain the same information but in all cases, Genus will use the latest
specification.

**Note:** You must specify the LEF files before the capacitance table file.

**Related Information**

**congestion_effort**

congestion_effort {off | low | medium | high)

_Default:_ off

**Read-write** root attribute. Specifies the effort that the incremental optimization engine
should use to optimize congestion. By default, congestion is not taken into account.

```
Affects these commands: syn_generic
syn_map
syn_opt
Related attributes: lef_library on page 468
scale_of_cap_per_unit_length on page 616
scale_of_res_per_unit_length on page 616
```

```
Physical—Root Attributes
```
January 2019 588 Product Version 18.1

**Related Information**

**db_units**

db_units _integer_

**Read-only** root attribute. Returns the number of database units used per micron in either
the LEF file or the Open Access (OA) technology file.

**def_output_escape_multibit**

def_output_escape_multibit {true | false}

_Default:_ true

**Read-write** root attribute. Specifies whether to add an escape character (\) before the
brackets in component names and before bit blasted ports and nets.

**Example**

By default, reg_out[1] is written as reg_out\[1\].

**def_output_version**

def_output_version _string_

_Default:_ 5.8

**Read-write** root attribute. Specifies the DEF version to use for DEF export. Supported
versions are 5.3 and up. The default for the attribute is the latest supported version.

**Related Information**

```
Affects this command: syn_opt -physical -incr
```
```
Affects these commands: syn_generic -physical
syn_opt -physical
```
```
write_def
write_design
write_encounter design
```

```
Physical—Root Attributes
```
January 2019 589 Product Version 18.1

**design_mode_node**

design_mode_node _string_

_Default:_ no_value

**Read-write** root attribute. Sets the design_mode_node attribute value in the Innovus™^
Implementation System.

**Related Information**

**design_process_node**

design_process_node _integer_

_Default:_ no_value

**Read-write** root attribute. Specifies the value for the setDesignMode -process
command of the Innovus™^ Implementation System. This command option specifies the
process technology value (in nanometers). Valid values are in the range of 10 to 250.

**Related Information**

**enc_temp_dir**

enc_temp_dir _string_

**Read-write** root attribute. Specifies the directory in which the Innovus^ interface files (such
as, .conf, .def, .sdc, netlist, and so on) generated during syn_opt -physical must be
stored.

Files with the genus2inv prefix can be used to transfer data from Genus to the Innovus™
Implementation System. Files with the inv2genus prefix can be used to transfer data from
the Innovus™ Implementation System tool to Genus.

The directory also contains setup files to reload the design in the Innovus tool and Genus.
The setup files allow the user to reload the state of the design before and after placement.

genus2inv.genus_setup.tcl —reloads the design in Genus before placement.

```
Affects this command: syn_opt -physical
```
```
Affects this command: syn_opt -physical
```

```
Physical—Root Attributes
```
January 2019 590 Product Version 18.1

genus2inv.inv_setup.tcl—reloads the design in Innovus before placement.

genus2inv.genus_setup.tcl—reloads the design in Genus after placement.

genus2inv.inv_setup.tcl—reloads the design in Innovus after placement.

**Note:** When you do not set this attribute, the directory is deleted after the syn_opt
-physical command completes.

**Example**

The following command requests to store the files in the rc_phys_data directory.

set_attribute enc_temp_dir rc_phys_data /
syn_opt -physical

**Related Information**

**force_via_resistance**

force_via_resistance _float_

_Default_ : no_value

**Read-write** root attribute. When specified, overrides the via resistance value read from the
capacitance table file or the LEF library. Specify the new value in ohm. A warning is given
when the specified value is set too high or too low. For example, you can use this attribute to
account for double via routing.

**Example**

legacy_genus:/> get_attr via_resistance /
4.0
legacy_genus:/> set_attr force_via_resistance 8 /
Forced via resistance is too large. Single via resistance is ’4.000’.
Setting attribute of root ’/’: ’force_via_resistance’ = 8.0
legacy_genus:/> set_attr force_via_resistance 1.5 /
Forced via resistance is too small. Single via resistance is ’4.000’.
Setting attribute of root ’/’: ’force_via_resistance’ = 1.5
legacy_genus:/> set_attr force_via_resistance 2.5 /
Setting attribute of root ’/’: ’force_via_resistance’ = 2.5
legacy_genus:/> set_attr force_via_resistance 5.5 /
Setting attribute of root ’/’: ’force_via_resistance’ = 5.5

```
Affects this command: syn_opt -physical
Related attribute: invs_gzip_interface_files on page 595
```

```
Physical—Root Attributes
```
January 2019 591 Product Version 18.1

**Related Information**

**highlighted**

highlighted _string_

**Read-only** root attribute. Returns the list of all highlighted objects in the GUI.

**Related Information**

**ilm_disable_internal_paths**

ilm_disable_internal_paths {false | true}

_Default:_ false

**Read-write** root attribute. When enabled, sets a false path on internal paths in ILM
instances.

**init_lef_files**

init_lef_files _string_

**Read-only** root attribute. Returns the list of LEF files that have been read in.

**init_lib_phys_consistency_checks**

init_lib_phys_consistency_checks {true | false}

_Default_ : true

**Read-write** root attribute. Specifies whether to perform a consistency check between the
timing and physical library.

```
Related attributes: cap_table_file on page 587
```
```
lef_library on page 468
via_resistance on page 618
```
```
Related attribute: (ins ) highlighted on page 642
```

```
Physical—Root Attributes
```
January 2019 592 Product Version 18.1

**innovus_executable**

innovus_executable _path_

_Default_ : default_search_order

**Read-write** root attribute. Specifies the Innovus executable that should be used for the
syn_opt -physical command. It overrides the default search order, which first examines the
environment variable ENCOUNTER, next the PATH environment variable, then the
CDS_SYNTH_ROOT environment variable. Includes checking to assure that the specified
executable is reachable.

```
Important
```
```
To ensure that Genus uses the proper Innovus executable from the user’s PATH
when using the default setting of the attribute, set the following environment variable
before you start Genus:
setenv genus_USE_PATH 1
```
**Example**

The following example takes the Innvovus executable from the specified directory:

set_attribute innovus_executable / _path_ /soce/bin/innovus /

**Related Information**

**interconnect_mode**

interconnect_mode {wireload | ple}

_Default_ : wireload

**Read-write** root attribute. Determines whether Genus should use the wire-load models or
physical layout estimators (PLEs) during synthesis.

When you read in LEF libraries, the interconnect_mode attribute is automatically set to
ple. In this case, Genus will use the physical information from the LEF and capacitance table
file during synthesis instead of the wire-load model from the technology library.

```
Affects this command: syn_opt -physical
Related attribute: phys_checkout_innovus_license on page 607
```

```
Physical—Root Attributes
```
January 2019 593 Product Version 18.1

In ple mode the cell area defined in the LEF will be used in place of those in the timing library
(.lib) area. The timing library area will be used if the physical libraries do not contain any
cell definitions.

**invs_assign_buffer**

invs_assign_buffer _string_

**Read-write** root attribute. Specifies the buffer to use for assign removal in the Innovus®
tool. If you set the attribute value to auto, the tool will automatically select the buffer type. If
you set the attribute value to none, the tool will use virtual buffers.

Specify this attribute before you issue the syn_opt -physical command.

**Related Information**

**invs_assign_removal**

invs_assign_removal {false | true}

_Default:_ false

**Read-write** root attribute. Specifies whether to perform assign removal in the Innovus®
Implementation System.

Specify this attribute before you issue the syn_opt -physical command.

**Related Information**

```
Affects this command: syn_opt -physical
```
```
Affects this command: syn_opt -physical
```

```
Physical—Root Attributes
```
January 2019 594 Product Version 18.1

**invs_clk_gate_recloning**

invs_clk_gate_recloning {false | true}

_Default:_ false

**Read-write** root attribute. Specifies whether to perform clock-gating recloning in the
Innovus Implementation System (that is, use the -clkGateRecloning option of the
Innovus placeDesign command during placement).

Specify this attribute before you issue the syn_opt -physical command.

**Related Information**

**invs_enable_useful_skew**

invs_enable_useful_skew {true | false}

_Default:_ true

**Read-write** root attribute. Controls whether to use the useful skew information—dumped
by the Innovus Implementation System in the latency.sdc file—during placement
optimization in Genus.

**Related Information**

```
Affects this command: syn_opt -physical
```
```
Affects this command: syn_opt -physical
```

```
Physical—Root Attributes
```
January 2019 595 Product Version 18.1

**invs_gzip_interface_files**

invs_gzip_interface_files {true | false}

_Default:_ true

**Read-write** root attribute. Compresses the Innvovus interface files (for example, .def, .v,
.g, and so on.) generated by the syn_opt -physical command in gzip format. These
files will remain compressed when you write them out with write_design -innovus.

**Example**

The following example compresses the Encounter interface files during syn_opt
-physical:

legacy_genus:/> set_attribute invs_gzip_interface_files true
...
elaborate
...
syn_opt -physical
...

You can also keep these files uncompressed during syn_opt -physical and only
compress them when they are written out using the -gzip_files option of the
write_encounter design command.

**Related Information**

**invs_launch_servers**

invs_launch_servers _string_

**Read-write** root attribute. Specifies a list of servers that can be used to launch an Innovus
batch process. The tool first tries to launch the batch job on the first specified. server. If this
attempt fails, the tool will try to launch on the next server, and so on.

The batch job is used to run placement in the physical flow.

The process uses the same controls as for Genus’s super-threading capability and has the
same license requirements as super-threading.

**Note:** You can use other servers than those specified with the super_thread_servers
attribute.

```
Affects these commands: syn_opt -physical
write_design -innovus
```

```
Physical—Root Attributes
```
January 2019 596 Product Version 18.1

**Example**

The following command specifies to run the placement job on servers linux21 and
linux24.

set_attr invs_launch_servers {linux21 linux24} /

**Related Information**

Super-threading in _Genus User Guide for Legacy UI_

**invs_leakage_to_dynamic_ratio**

invs_leakage_to_dynamic_ratio _string_

_Default:_ 1.0

**Read-write** root attribute. Specifies the value of leakage to dynamic ratio used by Innovus
during power optimization.

Specify this attribute before you issue the syn_opt -physical command.

**Related Information**

**invs_opt_leakage**

invs_opt_leakage {false| true}

_Default:_ false

**Read-write** root attribute. Controls whether to enable the optLeakagePower command
after the place_opt_design command in the Innovus Implementation System.

```
Affects this command: syn_opt -physical
Related attributes: super_thread_batch_command on page 177
super_thread_kill_command on page 180
super_thread_status_command on page 183
```
```
Affects this command: syn_opt -physical
```

```
Physical—Root Attributes
```
January 2019 597 Product Version 18.1

**Related Information**

**invs_opt_leakage_options**

invs_opt_leakage_options _string_

**Read-write** root attribute. Specifies any options to be used with the optLeakagePower
command in the Innovus Implementation System.

**Example**

set_attribute invs_opt_leakage_options ’-allowResizing’ /

**Related Information**

**invs_place_opt_design**

invs_place_opt_design {true| false}

_Default:_ true

**Read-write** root attribute. Enables concurrent placement and optimization in the Innovus
Implementation System.

**invs_postload_script**

invs_postload_script _string_

**Read-write** root attribute. Specifies the script to include in the Innovus setup file after the
setup steps (after the libraries, design, user constraints, and user modes are loaded) and
before placement is started.

The script will be sourced after the genus2invs.invs_setup.tcl file.

**Example**

Following is an example of such a script:

timeDesign -prePlace outDir ./ zwlm

```
Affects this command: syn_opt -physical
```
```
Affects this command: syn_opt -physical
```

```
Physical—Root Attributes
```
January 2019 598 Product Version 18.1

**Related Information**

**invs_power_library_flow**

invs_power_library_flow {false | true}

**Read-write** root attribute. Specifies whether to pass the power library and power analysis
view to Innovus through the multi-mode file.

The script will be sourced after the genus2invs.invs_setup.tcl file.

**Example**

Following is an example of such a script:

timeDesign -prePlace outDir ./ zwlm

**Related Information**

**invs_pre_place_opt**

invs_pre_place_opt {true | false}

_Default:_ true

**Read-write** root attribute. Specifies whether to perform buffer and inverter pair removal
during placement. This pre-placement optimization occurs when using the syn_opt
-physical command.

Specify this attribute before you issue the syn_opt -physical command.

**Related Information**

```
Affects this command: syn_opt -physical
```
```
Affects this command: syn_opt -physical
```
```
Affects this command: syn_opt -physical
```

```
Physical—Root Attributes
```
January 2019 599 Product Version 18.1

**invs_preexport_script**

invs_preexport_script _string_

**Read-write** root attribute. Specifies the script to be sourced in an Innovus batch file prior
to data export (that is after placement is completed, but before leaving Innovus).

**Note:** When sourcing this script, the tool will check out a license for Innovus and all its
relevant options for the specific flow.

Do not use this attribute in conjunction with the phys_flow_effort root attribute.

**Example**

Following is an example of such a script:

set_global report_timing_format {hpin cell fanout load slew delay arrival}
set_table_style -name report_timing -max_widths {256}
report_timing

**Related Information**

**invs_preload_script**

invs_preload_script _string_

**Read-write** root attribute. Specifies the script to include in the Innovus setup file prior to the
setup steps (before the libraries and the design are loaded).

**Example**

Following is an example of such a script:

set_global report_timing_format {hpin cell fanout load slew delay arrival}
set_table_style -name report_timing -max_widths {256}
suppressMessage SOCLF 200

**Related Information**

```
Affects this command: syn_opt -physical
```
```
Affects this command: syn_opt -physical
```

```
Physical—Root Attributes
```
January 2019 600 Product Version 18.1

**invs_save_db**

invs_save_db {false| true}

_Default:_ false

**Read-write** root attribute. Enables saving of the Innovus database during the
Genus-physical flow.

**Related Information**

**invs_scan_def_file**

invs_scan_def_file _string_

**Read-write** root attribute. Specifies the scanDEF file to be used in Innovus. If you set this
attribute, Genus does not write out a scanDEF file.

**Related Information**

**invs_scanreorder_keepport**

invs_scanreorder_keepport {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether to include the setScanReorderMode
-keepPort _file_ command in the Innovus setup file.

**Related Information**

**invs_set_lib_unit**

invs_set_lib_unit {false | true}

```
Affects this command: syn_opt -physical
```
```
Affects this command: syn_opt -physical
```
```
Affects this command: syn_opt -physical
```

```
Physical—Root Attributes
```
January 2019 601 Product Version 18.1

_Default:_ false

**Read-write** root attribute. Controls whether to include the timing and capacitance units in
the Innovus setup file.

Set this attribute when you read in multiple libraries with inconsistent units.

**Related Information**

**invs_temp_dir**

invs_temp_dir _string_

**Read-write** root attribute. Specifies the directory in which the Innovus interface files (such
as, .conf, .def, .sdc, netlist, and so on) generated during syn_opt -physical must be
stored.

Files with the genus2invs prefix can be used to transfer data from Genus to the Innovus™
Implementation System tool. Files with the invs2genus prefix can be used to transfer data
from Innovus to Genus.

The directory also contains setup files to reload the design in Innovus and Genus. The setup
files allow the user to reload the state of the design before and after placement.

genus2invs.genus_setup.tcl —reloads the design in Genus before placement.

genus2invs.invs_setup.tcl—reloads the design in Innovus before placement.

invs2genus.genus_setup.tcl—reloads the design in Genus after placement.

invs2genus.invs_setup.tcl—reloads the design in Innovus after placement.

**Note:** When you do not set this attribute, the directory is deleted after the syn_opt
-physical command completes.

**Related Information**

```
Affects this command: syn_opt -physical
```
```
Affects this command: syn_opt -physical
Related attribute: invs_gzip_interface_files on page 595
```

```
Physical—Root Attributes
```
January 2019 602 Product Version 18.1

**invs_timing_driven_place**

invs_timing_driven_place {true | false}

_Default:_ true

**Read-write** root attribute. Specifies whether to activate Innovus timing-driven placement to
generate the silicon virtual prototype when using the syn_opt -physical command.
Timing-driven placement balances the importance of meeting setup timing constraints with
routability, resulting in placement that is better suited for timing closure.

Specify this attribute before you issue the syn_opt -physical command.

**Note:** Using this attribute can cause an increase in run-time.

**Related Information**

**invs_to_genus_colorized_lef_path**

invs_to_genus_colorized_lef_path _string_

**Read-write** root attribute. Specifies the directory where the colorized LEF will be written out

**Related Information**

**invs_user_constraint_file**

invs_user_constraint_file _string_

**Read-write** root attribute. Specifies an additional constraint file to be used in an Innovus^
session. Include any commands that you want to execute in an Innovus session in this file.
The file is simply sourced during the Innovus session.

```
Affects this command: syn_opt -physical
```
```
Affects this command: syn_opt -physical
```

```
Physical—Root Attributes
```
January 2019 603 Product Version 18.1

**Example**

The following command reads the viewDefinition.tcl file containing the commands to
be executed in the Innovus session.

set_attribute invs_user_constraint_file viewDefinition.tcl /

The viewDefinition.tcl file might look like:

create_library_set -name timelib_max\
-timing\
[list ... ]
create_rc_corner -name rc_max\
-cap_table /xxxxx/abc/xyz_AP_Worst.captable \
-res_factor 0.95\
-default_cap_factor 1.0\
-detailed_cap_factor 1.157\
-xcap_factor 1\
-detailed_clock_cap_factor 0.816\
-T 25\
-qx_tech_file /xxxxx/abc/xyz/qrcTechFile
create_delay_corner -name delay_max\
-library_set timelib_max\
-opcond_library CORE65LPLVT\
-opcond wc_1.10V_125C\
-rc_corner rc_max
create_constraint_mode -name prects\
-sdc_files\
[list ...]
create_constraint_mode -name postcts\
-sdc_files\
[list ...]
create_analysis_view -name setup_prects -constraint_mode prects
-delay_corner delay_max
create_analysis_view -name setup_postcts -constraint_mode postcts
-delay_corner delay_max
set_analysis_view -setup [list setup_prects] -hold [list setup_prects]
set_timing_derate -delay_corner delay_max -early 0.95 -clock
set_timing_derate -delay_corner delay_max -late 1.05 -clock

**Related Information**

**invs_user_mode_file**

invs_user_mode_file _string_

**Read-write** root attribute. Specifies an additional mode file to include in Innovus data set.

```
Affects this command: syn_opt -physical
```

```
Physical—Root Attributes
```
January 2019 604 Product Version 18.1

**Related Information**

**invs_write_path_groups**

invs_write_path_groups {false | true}

_Default:_ false

**Read-write** root attribute. Specifies whether to write out all path groups defined in Genus
to a file to be read in Innovus. When enabled, the write_design -innovus command
writes out the _design_ .group_path.tcl file, which is then sourced in the
_design_ .invs_setup.tcl file.

**Related Information**

**invs_write_scandef_options**

invs_write_scandef_options _string_

**Read-write** root attribute. Specifies the options of the write_scandef command used to
write the scanDEF for Innovus.

**Related Information**

**lef_manufacturing_grid**

lef_manufacturing_grid _float_

**Read-only** root attribute. Returns the MANUFACTURINGGRID value defined in the LEF
library in microns.

**Related Information**

```
Affects this command: syn_opt -physical
```
```
Affects this command: syn_opt -physical
```
```
Affects this command: syn_opt -physical
```
```
Related attribute: lef_library on page 468
```

```
Physical—Root Attributes
```
January 2019 605 Product Version 18.1

**lef_stop_on_error**

lef_stop_on_error {false | true}

_Default:_ false

**Read-write** root attribute. Specifies whether the tool should stop when it encounters an
error in the LEF file. By default, the tool ignores the LEF parse errors.

**Related Information**

**lef_units**

lef_units _integer_

**Read-only** root attribute. Returns the units specified in the LEF file.

**Related Information**

**lib_lef_consistency_check_enable**

lib_lef_consistency_check_enable {true | false}

_Default:_ true

**Read-write** root attribute. Controls the consistency checking between the cells defined in
the LEF library and the timing library. If there is at least one MACRO definition in the LEF file,
Genus checks if all the cells in the timing library have a corresponding definition in the LEF
library. Any cells that are defined in the timing library but not in the LEF will be marked as
avoid (they will not be used during synthesis) and a warning message will be issued. To turn
off the consistency checking, set this attribute to false before you read the LEF libraries.

**Related Information**

```
Related attribute: lef_library on page 468
```
```
Related attribute: lef_library on page 468
```
```
Affects this attribute: lef_library on page 468
```

```
Physical—Root Attributes
```
January 2019 606 Product Version 18.1

**number_of_routing_layers**

number_of_routing_layers _integer_

**Read-write** root attribute. Limits the number of routing layers that will be used to calculate
the area, capacitance, and resistance per unit length. The attribute has no default value,
which indicates that all routing layers will be used.

**Related Information**

**phys_annotate_ndr_nets**

phys_annotate_ndr_nets {true | false}

_Default:_ true

**Read-write** root attribute. Annotates SPEF data for non-default routes (NDRs) and for nets
assigned to higher metal layers. Using the SPEF data improves correlation with the Innovus
System and improves QoS by focusing on the correct timing paths.

Genus Physical does not natively use higher metal layers or NDRs for route estimation. By
using Innovus SPEF, Genus Physical can accurately model the R/C for these special routes
and ensure good correlation.

**Note:** If you want to enable NDRs for optimization, you need to specify the appropriate
settings in the script passed to Innovus using using the enc_postload_script root
attribute.

Specify this attribute before you issue the syn_opt -physical command.

**Related Information**

**phys_assume_met_fill**

phys_assume_met_fill _float_

**Read-write** root attribute. Takes into account the metal fill in the design during extraction.

```
Related attributes: cap_table_file on page 587
lef_library on page 468
```
```
Affects this command: syn_opt -physical
```

```
Physical—Root Attributes
```
January 2019 607 Product Version 18.1

For preroute extraction, when calculating the capacitance of a wire segment on layer N , the
tool assumes layer N-1 and layer N+1 to be filled. You can specify one of the following values:

■ 0 : Assumes no metal fill in layer N.

```
When you do not specify this parameter, the software assumes no metal fill in layer N.
This is equivalent to setting the scalevalue parameter to 0.
```
■ 1 : Assumes full metal fill at minimum spacing distance.

```
Where there is a minimum of signal-to-signal spacing, the cross-coupling capacitance
will be extracted and reported.
```
```
Where there is no wire within the minimum spacing, a capacitance to ground will mimic
minimum-spaced metal fill in that location.
```
■ _x_ : Capacitance value is calculated once with full metal fill and once without metal fill. The
user-specified scale value (decimal value between 0 and 1) determines the interpolation
point between the two calculated values, for example, 0.5

**phys_checkout_innovus_license**

phys_checkout_innovus_license {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether the Innovus™ Implementation System can
check out the appropriate Innovus license(s) for the requested features. By default, Genus
Physical uses the basic placement capabilities available in Innovus without using any Innovus
license. Set this attribute to true to force the Innovus™ Implementation System to check out
the appropriate Innovus license(s) needed for the features that you use in your script. You will
get an error if you do not have access to the required licenses.

**Related Information**

**phys_extra_vias_length_factor**

phys_extra_vias_length_factor _integer_

_Default:_ 0

**Read-write** root attribute. Controls the pessimism added for postroute correleation by
adding higher costs to longer wire segments.

```
Affects this command: syn_opt -physical
```

```
Physical—Root Attributes
```
January 2019 608 Product Version 18.1

**phys_fix_multi_height_cells**

phys_fix_multi_height_cells {false |true}

_Default:_ false

**Read-write** root attribute. Controls whether to consider the placement of instances of
multiple-height cells (multiple of the standard cell height) fixed during incremental placement.

Multiple-height cells commonly have routing blockages on a particular metal layer in the LEF
library. These metal layers usually have power routes.

**Related Information**

**phys_flow_effort**

phys_flow_effort {medium| high | none}

_Default:_ medium

**Read-write** root attribute. Controls the placement and optimization steps in the Genus
Physical flow.

■ High effort provides the best QoR at the cost of runtime.

■ Medium effort offers the best trade-off between the runtime and QoR and turns
legalization off by default.

■ None will result in the best runtime.

**Note:** This flow does not require an Innovus license.

**Related Information**

```
Affects this command: syn_opt -physical [-incr]
```
```
Affects this command: syn_opt -physical [-incr]
```

```
Physical—Root Attributes
```
January 2019 609 Product Version 18.1

**phys_pre_place_iopt**

phys_pre_place_iopt {auto | true | false}

_Default:_ auto

**Read-write** root attribute. Controls whether to run fast parallel optimization before
placement in the physical flow. This attribute can have the following values:

**Related Information**

**phys_premorph_density**

phys_premorph_density _float_

_Default:_ 0.96

**Read-write** root attribute. Specifies the target maximum density during the placement
spreading step before legalization. Set this to a lower number for designs with large timing
jumps during legalization. The recommended value is between 0.85 and 0.96.

**Related Information**

**phys_scan_def_file**

phys_scan_def_file _string_

**Read-write** root attribute. Specifies the scanDEF file to use in the physical flow.

```
auto Automatically runs fast parallel optimization before placement
during syn_opt -physical.
false Prevents fast parallel optimization before placement.
true Runs fast parallel optimization before placement.
```
```
Affects this command: syn_opt -physical
```
```
Affects this command: syn_opt -physical [-incr]
```

```
Physical—Root Attributes
```
January 2019 610 Product Version 18.1

**phys_summary_table_print_negative_tns**

phys_summary_table_print_negative_tns {false | true}

_Default:_ false

**Read-write** root attribute. Enables Genus to report TNS values as negative values in the
summary report.

**Related Information**

**phys_update_preannotation_script**

phys_update_preannotation_script _string_

**Read-write** root attribute. Specifies the script to source in Genus after loading the physical
database from Innovus and before the parasitic annotation step in Genus.

**Related Information**

**phys_use_read_script**

phys_use_read_script {false | true}

_Default:_ false

**Read-write** root attribute. When enabled, uses the phys::read_script command
instead of the source command to read the script file in Genus setup file.

**Note:** The source command errors out when any command in the script file fails. The
phys::read_script command prints an info message when any command in the script
file fails and continues the Genus session.

```
Affects this command: summary_table
```
```
Affects this command: write_design
```

```
Physical—Root Attributes
```
January 2019 611 Product Version 18.1

**physical_aware_multibit_mapping**

physical_aware_multibit_mapping {auto | false | true}

_Default:_ auto

**Read-write** root attribute. Enables placement-based (or physical-aware) multibit merging
when placement information is available. This attribute can have following values:

**Related Information**

**pqos_ignore_msv**

pqos_ignore_msv {false | true}

_Default:_ false

**Read-write** root attribute. Specifies whether to pass library or power domain information to
the Innovus place and route tool.

**Related Information**

```
auto Performs multibit merging when placement information is available,
otherwise logical multibit merging is performed.
false Ignores placement information and does multibit merging bsed on
logical grouping.
true Only performs multibit merging when placement information is
available. So if no placement information is available, multibit
merging is skipped.
```
```
Affects by these commands syn_generic -physical
syn_opt -physical
```
```
Affects this command: syn_opt -physical
```

```
Physical—Root Attributes
```
January 2019 612 Product Version 18.1

**pqos_ignore_scan_chains**

pqos_ignore_scan_chains {false | true}

_Default:_ false

**Read-write** root attribute. Specifies whether to ignore scan chains during placement
estimation. Set this to true to disable the placement-based reordering in the Innovus™
Implementation System.

**Related Information**

**pqos_placement_effort**

pqos_placement_effort {no_value | low | medium | high}

_Default:_ no_value

**Read-write** root attribute. Specifies the effort level to be used for congestion optimization
during placement in Encounter® place and route. Sets the value of the -congEffort option
of the Encounter® setPlaceMode command.

**Related Information**

**predict_floorplan_constraints**

predict_floorplan_constraints _string_

_Default:_ no_value

**Read-write** root attribute.Specifies the name of the Automatic Floorplan Syntesis
constraint file that can be used by the Innovus planDesign command to guide the floorplan
estimation.

**Related Information**

```
Affects this command: syn_opt -physical
```
```
Affects this command: syn_opt -physical
```
```
Affects this command: predict_floorplan
```

```
Physical—Root Attributes
```
January 2019 613 Product Version 18.1

**predict_floorplan_script**

predict_floorplan_script _string_

_Default:_ no_value

**Read-write** root attribute.Specifies the name of the Master Floorplan script to guide the
floorplan estimation.

**Related Information**

**qos_report_power**

qos_report_power {auto | false | true}

_Default:_ auto

**Read-write** root attribute. Specifies whether to include leakage and dynamic power in QoS
statistics table.

**Related Information**

**qrc_tech_file**

qrc_tech_file _string_

**Read-write** root attribute. Specifies the QRC technology file from where the process and
extraction information must be read.

If you read in both a QRC technology file and a capacitance table file, the QRC technology
file will take precedence.

You must read in the LEF files before you can read in the QRC technology file.

**Note:** For technologies below 28nm, the Encounter® Digital Implementation System requires
a QRC technology file instead of a capacitance table file.

```
Affects this command: predict_floorplan
```
```
Affects these commands: generate_reports
summary_table
```

```
Physical—Root Attributes
```
January 2019 614 Product Version 18.1

**Related Information**

**read_def_keep_net_property**

read_def_keep_net_property _string_

_Default_ :

**Read-write** root attribute. Keeps the DEF NETs with the specified property name when
reading the DEF file.

**Related Information**

**read_def_libcell_mismatch_error**

read_def_libcell_mismatch_error {true| false}

_Default_ : true

**Read-write** root attribute. Controls whether the read_def command should fail if the
library cell instantiation for an instance in the DEF file does not match the netlist. By default,
an error will be issued when there is a mismatch.

**Related Information**

```
Affects these commands: syn_generic
```
```
syn_map
syn_opt
Related attribute: cap_table_file
```
```
Affects this command: read_def
```
```
Affects this command: read_def
```

```
Physical—Root Attributes
```
January 2019 615 Product Version 18.1

**read_qrc_tech_file_rc_corner**

read_qrc_tech_file_rc_corner {false | true}

_Default_ : false

**Read-write** root attribute. Specifies to replace the capacitance table file with the technology
file.

**report_ndr_min_layer_count**

report_ndr_min_layer_count {false| true}

_Default_ : false

**Read-write** root attribute. Controls whether the number of non-default routes and nets
assigned to higher metal layers by Innovus is reported in all subsequent QoR and summary
reports.

**Note:** Enabling this attribute affects the runtime of these report command.s

**Related Attributes**

**route_rules**

route_rules _string_

**Read-only** root attribute. Returns the list of routing rules.

```
Affects this command report qor
```

```
Physical—Root Attributes
```
January 2019 616 Product Version 18.1

**scale_of_cap_per_unit_length**

scale_of_cap_per_unit_length _float_

_Default_ : 1.0

**Read-write** root attribute. Specifies the scale for the wire capacitance value. This attribute
is used as multiplier to modify the capacitance values to resolve minor discrepancies between
the default, detail, and sign-off extractors in the Innovus™ Implementation System.

**Example**

The following example sets the scale factor to 1.2:

legacy_genus:/> set_attribute scale_of_cap_per_unit_length 1.2
Setting attribute of root ’/’: ’scale_of_cap_per_unit_length’ = 1.2

**Related Attributes**

**scale_of_res_per_unit_length**

scale_of_res_per_unit_length _float_

_Default_ : 1.0

**Read-write** root attribute. Specifies the scale for the wire resistance value. This attribute is
used as multiplier to modify the resistance values to resolve minor discrepancies between the
default, detail, and sign-off extractors in the Innovus™ Implementation System.

**Example**

The following example sets the scale factor to 1.2:

legacy_genus:/> set_attribute scale_of_res_per_unit_length 1.2
Setting attribute of root ’/’: ’scale_of_res_per_unit_length’ = 1.2

**Related Information**

```
Related attribute: scale_of_res_per_unit_length on page 616
```
```
Related attribute: scale_of_cap_per_unit_length on page 616
```

```
Physical—Root Attributes
```
January 2019 617 Product Version 18.1

**selected**

selected _string_

**Read-only** root attribute. Returns the list of all selected objects in the GUI.

**shrink_factor**

shrink_factor _float_

_Default:_ 1.0

**Read-write** root attribute. Specifies, as a floating point number less than 1.0, how much to
shrink the LEF geometries for timing purposes. Geometries in a LEF and DEF can be defined
much larger than what will actually be scribed on the silicon. In such cases, a process shrink
factor is used.

The shrink factor affects the layer widths. Since the layer widths are used to pick the
resistance and capacitance values from the captable, this attribute affect the resistance and
capacitance calculation.

**Example**

The following example sets the shrink factor to 65%. Values above 1.0 are not valid.

legacy_genus:/> set_attribute shrink_factor 0.65
Setting attribute of root ’/’: ’shrink_factor’ = 0.65

**Related Information**

**use_area_from_lef**

use_area_from_lef { false | true | 0 | 1 | auto}

_Default:_ false

**Read-write** root attribute. Specifies whether to use the cell area from the LEF libraries. If
you set this attribute to auto, the cell area will be read from the technology area unless the
LEF library is available and it has at least one macro definition. By default, the cell area will
not be read from the LEF library.

**Note:** 0 and false are equivalent, and 1 and true are equivalent.

```
Affected by this attribute shrink_factor
Affects this command: report area
```

```
Physical—Root Attributes
```
January 2019 618 Product Version 18.1

**Related Information**

**via_resistance**

via_resistance _float_

**Read-only** root attribute. Returns the average resistance of vias between metal1 and
metal2 layers and betwen metal2 and metal3 layers. This is a _computed_ attribute. Computed
attributes are potentially very time consuming to process and not listed by the ls command
by default.

**Related Information**

**write_design_create_boundary_opto_file**

write_design_create_boundary_opto_file {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether to write out a boundary_opto file with
write_design -innovus.

**Related Information**

```
Affects these commands: syn_generic
```
```
syn_map
syn_opt
```
```
Related attributes: cap_table_file on page 587
lef_library on page 468
force_via_resistance on page 590
```
```
Affects this command: syn_opt -physical [-incr]
```

```
Physical—Design Attributes
```
January 2019 619 Product Version 18.1

**Design Attributes**

Contain information about the specified design.

➤ To set a design attribute, type

```
set_attribute attribute_name attribute_value /designs/ design
or
set_attribute attribute_name attribute_value [find /des* -design name ]
```
➤ To get a design attribute value, type

```
get_attribute attribute_name /designs/ design
```
**aspect_ratio**

aspect_ratio _float_

_Default:_ 1.0

**Read-write** design attribute. Specifies the aspect ratio for the physical layout estimator
(PLE). The ratio is specified as height divided by width.

**Example**

The following example specifies a aspect ratio with a height of 2 and a width of 3 :

legacy_genus:/> set_attribute aspect_ratio .667 /designs/top

**avoid_no_row_libcell**

avoid_no_row_libcell {false| true}

_Default:_ false

**Read-write** design attribute. Prevents the use of libcells for which no rows have been
defined in the DEF file.

A libcell site must match that of a defined row, otherwise the cell is unplaceable.


```
Physical—Design Attributes
```
January 2019 620 Product Version 18.1

**Related Information**

**bbox**

bbox _rect_

**Read-only** design attribute. Returns the coordinates of the physical boundary of the
design.

**Related Information**

**blockages**

blockages _string_

**Read-only** design attribute. Returns information about all blockages specified for the
design in the DEF file. This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the ls command by default.

**Example**

legacy_genus:/designs/rct> get_attr blockages
{1_placement_halo placement_halo {} {} {{103.1 7.8} {105.9 16.4}} {} {slots 0 fills
0 pushdown 0 exceptpgnet 0 density 0.0 spacing 0.0 width 0.0}} {1_placement
placement {} {} {{300.6 151.0} {305.6 152.0}} {} {slots 0 fills 0 pushdown 0
exceptpgnet 0 density 0.0 spacing 0.0 width 0.0}} {2_placement placement {} g3
{{299.2 152.0} {299.4 152.4}} {} {slots 0 fills 0 pushdown 0 exceptpgnet 0 density
0.0 spacing 0.0 width 0.0}} {3_routing_metal1 routing metal1 {} {{266.4 150.0}
{267.4 153.5}} {} {slots 0 fills 0 pushdown 0 exceptpgnet 0 density 0.0 spacing 0.0
width 0.0}} {4_routing_metal1 routing metal1 g5 {{266.4 152.0} {267.4 153.0}} {}
{slots 0 fills 0 pushdown 0 exceptpgnet 0 density 0.0 spacing 0.0 width 0.0}}

```
Affects these commands: syn_generic
```
```
syn_map
syn_opt
Related command: read_def
```
```
Related attributes: (inst) bbox on page 641
(fnet) bbox on page 637
```

```
Physical—Design Attributes
```
January 2019 621 Product Version 18.1

**Related Information**

**boundary**

boundary _polygon_

**Read-only** design attribute. Returns the coordinates of the physical boundary of the
design.

**Related Information**

**bumps**

bumps _string_

**Read-only** design attribute. Returns information about all bump cells specified for the
design in the DEF file.

**def_component_mask_shift**

def_component_mask_shift _string_

**Read-only** design attribute. Returns the imported DEF component mask shift
information.The COMPONENTMASKSHIFT statement in the DEF file defines which layers of
a component are allowed to be shifted from the original mask colors in the LEF. This can be
useful to shift all the layers of a specific component in order to align the masks with other
component or router mask settings to increase routing density. This definition allows a
specific component to compactly describe the mask shifting for that component.

**Related Information**

```
Set by this command: read_def
```
```
Related attributes: Blockage Attributes on page 646
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Design Attributes
```
January 2019 622 Product Version 18.1

**def_extension**

def_extension _string..._

**Read-only** design attribute. Returns one or more strings each containing the tag and the
extension specified between the BEGINEXT and ENDEXT statements in the imported DEF file.

**Example**

Assume the DEF file contains the following statements:

BEGINEXT "tag_ext"
FOO string
BAR time
ENDEXT

The attribute will return the following value:

legacy_genus:/> get_attr def_extension /designs/rct
{ "tag_ext"
FOO string
BAR time
ENDEXT}

**Related Information**

**def_file**

def_file _def_filename_

**Read-only** design attribute. Returns the name of the loaded DEF file.

**Related Information**

**def_history**

def_history _string_

**Read-only** design attribute. Returns one or more strings each containing a historical record
(content of a HISTORY statement) specified in the imported DEF file.

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Design Attributes
```
January 2019 623 Product Version 18.1

**Example**

Assume the DEF file contains the following statements:

HISTORY this is history line 1 ;
HISTORY this is history line 2 ;

The attribute will return the following value:

legacy_genus:/> get_attr def_history /designs/rct
{ this is history line 1 } { this is history line 2 }

**Related Information**

**def_pins**

def_pins _list_of_def_pins_

**Read-only** design attribute. Returns a list of the def_pin objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**def_technology**

def_technology _string_

**Read-only** design attribute. Returns the technology name specified in the TECHNOLOGY
statement of the imported DEF file.

**Example**

Assume the DEF file contains the following statement:

TECHNOLOGY my_tech;

The attribute will return the following value:

legacy_genus:/> get_attr def_technology /designs/rct
my_tech

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Design Attributes
```
January 2019 624 Product Version 18.1

**def_version**

def_version _string_

**Read-only** design attribute. Returns the version of the loaded DEF file.

**Example**

legacy_genus:/> get_attr def_version /designs/rct
5.7

**Related Information**

**die_area**

die_area _float_

**Read-only** design attribute. Returns the die area, in square microns.

**Related Information**

**fills**

fills _list_of_fills_

**Read-only** design attribute. Returns a list of fill objects in the design. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the ls command by default.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
Related attributes: Fill Attributes on page 666
```

```
Physical—Design Attributes
```
January 2019 625 Product Version 18.1

**fplan_height**

fplan_height _float_

**Read-only** design attribute. Returns the height, in microns, of the physical block for a
design.

**Related Information**

**fplan_width**

fplan_width _float_

**Read-only** design attribute. Returns the width, in microns, of the physical block for a
design.

**Related Information**

**groups**

groups _string_

**Read-only** design attribute. Returns information such as the members, the region, and
properties for all groups defined for the design in the DEF file.

**Example**

legacy_genus:/designs/rct> get_attr groups
{GROUP_ONE {U1/g365 U1/g5} REGION_ONE {{grpPropString {group string}}
{grpPropInteger 12} {grpPropReal 1.23}}} {GROUP_TWO {U1/g20 U1/g21} {} {}}
{GROUP_THREE add_23_3* REGION_TWO {{grpPropInteger 42}}}

**Related Information**

```
Related attributes: ■ fplan_width on page 625
```
```
Related attribute: fplan_height on page 625
```
```
Set by this command: read_def
Related attributes: Group Attributes on page 673
```

```
Physical—Design Attributes
```
January 2019 626 Product Version 18.1

**num_phys_insts**

num_phys_insts _integer_

**Read-only** design attribute. Returns the number of physical instance objects in the design.

**obstruction_routing_layer**

obstruction_routing_layer _integer_

_Default_ : 2

**Read-write** design attribute. Specifies the maximum (top) layer index that the tool should
look at to derive (create) placement blockages from existing routing blockages.

**Note:** The layers are defined in the LEF file in process order from bottom to top.

**Related Information**

```
Related attributes: cap_table_file on page 587
lef_library on page 468
```

```
Physical—Design Attributes
```
January 2019 627 Product Version 18.1

**pcells**

pcells _string_

**Read-only** design attribute. Returns physical cell (pcell) information. A physical cell is a cell
that is instantiated in the DEF COMPONENTS section but is not instantiated in the netlist. These
cells have neither logical functions or timing arcs. This type of cell is often used to fill gaps in
a power grid. Examples include I/O pad corner cells, I/O power supply pads, filler cells, and
decoupling caps.

The pcell attribute returns the following physical cell data: The cell name (instance name),
macro name (library cell name), placement status (unplaced, placed and moveable or placed
and not movable), origin (placement location), orientation (how the cell is flipped and rotated),
halo, and properties. The halo specifies a placement blockage that is tied to the instance and
will therefore move with the instance. The halo is specified relative to the boundary of the cell
starting from left, bottom, right and top, in that order. The properties come from the DEF
mechanism to track user defined instance properties.

The output is of the form:

{cellname macroname placement_status {origin} orientation {halo} {properties}}

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**Example**

The following example shows the physical data for the following information in the design
called test:

cell name: U1/foo
macro name: ANALOG_MOD.
placement status: fixed
origin: {12.600 24.000}
orientation: East
halo: 0.200 0.200 0.200 0.200
properties: NETLIST
legacy_genus:/designs/> get_attribute pcells test
{U1/foo1 ANALOG_MOD fixed {12.600 24.000} E {0.200 0.200 0.200 0.200} NETLIST}

**Related Information**

```
Related command: read_def
```

```
Physical—Design Attributes
```
January 2019 628 Product Version 18.1

**phys_binary_mux_opt**

phys_binary_mux_opt {false |true}

_Default_ : false

**Read-write** design attribute. Enables physical-aware structuring binary mux rebalance
optimization for the design.

**phys_ignore_nets**

phys_ignore_nets {false | true}

_Default_ : false

**Read-write** design attribute. Controls processing of the NETS section in the DEF file by the
read_def or write_def commands. By default, the NETS section is processed.

**Related Information**

**phys_ignore_special_nets**

phys_ignore_special_nets {false | true}

_Default_ : false

**Read-write** design attribute. Controls processing of the SPECIALNETS section in the DEF
file by the read_def or write_def commands.

**Related Information**

**phys_insts**

phys_insts _list_of_phys_instances_

**Read-only** design attribute. Returns the list of physical instance objects in the design.

```
Affects these commands: read_def
write_def
```
```
Affects these commands: read_def
write_def
```

```
Physical—Design Attributes
```
January 2019 629 Product Version 18.1

**pnets**

pnets _list_of_pnets_

**Read-only** design attribute. Returns the list of pnets in the design.

**preroute_as_obstruction**

preroute_as_obstruction _string_

**Read-write** design attribute. Specifies to create placement blockages for the prerouted
nets on the layers identified by the specified layer indexes. You must list all layer indexes
individually, no ranges are allowed.

**Example**

Consider the following attribute setting:

set_attribute preroute_as_obstruction 1 2 4 /designs/mydesign

This will create placement blockages for any prerouted nets on layers M1, M2 and M4.

**Related Information**

**regions**

regions _string_

**Read-only** design attribute. Returns information for all regions defined for the design in the
DEF file. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

**route_rules**

route_rules _list_of_route_rules_

**Read-only** design attribute. Returns the list of all route_rule objects in the design. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

```
Related command: read_def
```

```
Physical—Design Attributes
```
January 2019 630 Product Version 18.1

**Example**

legacy_genus:/designs/rct> get_attr regions
{REGION_ONE region {{120.0 120.0} {180.0 180.0} {240.0 240.0} {300.0 300.0}}
{{regPropString {prop string}} {regPropInteger 42} {regPropReal 3.14}}}
{REGION_TWO fence {{30.0 30.0} {50.0 50.0}} {}} {REGION_THREE guide {{80.0 80.0}
{90.0 90.0}} {}}

**Related Information**

**route_types**

route_types _list_of_route_types_

**Read-only** design attribute. Returns the list of all route_type objects in the design. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**Related Information**

**rows**

rows _list_of_rows_

**Read-only** design attribute. Returns the list of rows in the design.

**Related Information**

**sdp_files**

sdp_files

**Read-only** design attribute. Returns the SDP relative placement file that has been read in.

```
Affects this command: read_def
Related attributes: Region Attributes on page 705
```
```
Related command: read_def
```
```
Related command: read_def
```

```
Physical—Design Attributes
```
January 2019 631 Product Version 18.1

**Related Information**

**sdp_groups**

sdp_groups _list_of_sdp_groups_

**Read-only** design attribute. Returns the list of sdp_group objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**sdp_type**

sdp_type {no_value | datapath | ff_column | both }

_Default_ : no_value

**Read-write** design attribute. Specifies the type of the SDP relative placement file read in
for the design to create SDP constraints.

**Related Information**

**slots**

slots _list_of_slots_

**Read-only** design attribute. Returns the list of all slot objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**specialnets**

specialnets _list_of_specialnets_

**Read-only** design attribute. Returns the list of all specialnets in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

```
Set by this command: read_sdp_file
```
```
Set by this command: read_sdp_file
```

```
Physical—Design Attributes
```
January 2019 632 Product Version 18.1

**styles**

styles _list_of_styles_

**Read-only** design attribute. Returns the list of all style objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**track_count**

track_count string

**Read-only** design attribute. Returns the total track count per layer.

**utilization**

utilization _float_

**Read-only** design attribute. Returns the design utilization. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the ls
command by default.

**utilization_threshold**

utilization_threshold _float_

_Default_ : 0.95

**Read-write** design attribute. Specifies the maximum value that the design can reach for
utilization during synthesis.

The specified value must be in the range of [0.0, 1.0] where a value of 1.0 corresponds
to100% utilization for the design.

**Related Information**

```
Related commands: syn_opt -physical [-incr]
```

```
Physical—Pin Attributes
```
January 2019 633 Product Version 18.1

**Pin Attributes**

Contain information about the specified instance pin. A pin is a single bit connection point on
an instance. Pin objects are stored in pins_in and pins_out directories.

➤ To set a pin attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/design -pin instance/pin ]
```
➤ To get a pin attribute value, type

```
get_attribute attribute_name [find /des*/design -pin instance/pin ]
```
**Note:** You may need to specify more than one instance to serve as the search path that will
uniquely identify the relevant pin.

**location**

location _point_

**Read-only** pin attribute. Returns the physical coordinates of the lower left hand corner of
the pin in microns.

**Related Information**

**location_x**

location_x _float_

**Read-only** pin attribute. Returns the physical X coordinate of the pin in microns. The
location_x value is derived from the DEF. This is a computed attribute. Computed
attributes are potentially very time consuming to process and not listed by the ls command
by default.

**Related Information**

```
Related attributes: (pin) location_x on page 633
(pin) location_y on page 634
```
```
Related attribute: location_y on page 638
```

```
Physical—Pin Attributes
```
January 2019 634 Product Version 18.1

**location_y**

location_y _float_

**Read-only** pin attribute. Returns the physical Y coordinate of the pin in microns. The
location_y value is derived from the DEF. This is a computed attribute. Computed
attributes are potentially very time consuming to process and not listed by the ls command
by default.

**Related Information**

**place_status**

place_status _string_

**Read-only** pin attribute. Returns the placement status of the pin. Possible values are:

■ cover—pin has a location, is part of the cover macro and cannot be moved by automatic
tools

■ fixed—pin has a location and cannot be moved by automatic tools

■ placed—pin has a location and can be moved by automatic tools

■ soft_fixed—pin has a location and cannot be moved during global placement, but can be
moved for legalization

■ unplaced—pin has no location

**Example**

legacy_genus:/designs/rct/> get_att placement_status [find / -pin *foo2]
placed

**Related Information**

```
Related attribute: location_x on page 638
```
```
Set by this command: read_def
```

```
Physical—Pgpin Attributes
```
January 2019 635 Product Version 18.1

**Pgpin Attributes**

Contain information about power and ground instance pins. Pgpin objects are stored in the
pgpins_in and pgpins_out directories.

➤ To set a pgpin attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -pgpin instance / pin ]
```
➤ To get a pgpin attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -pgpin instance / pin ]
```
**location**

location _point_

**Read-only** pgpin attribute. Returns the physical coordinates of the lower left hand corner
of the pg_pin in microns.

**Related Information**

**location_x**

location_x _float_

**Read-only** pgpin attribute. Returns the physical X coordinate of the pgpin in microns. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**Related Information**

```
Related attributes (pg_pin) location_x on page 635
(pg_pin) location_y on page 636
```
```
Related attribute: location_y on page 636
```

```
Physical—Pgpin Attributes
```
January 2019 636 Product Version 18.1

**location_y**

location_y _float_

**Read-only** pgpin attribute. Returns the physical Y coordinate of the pgpin in microns. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**Related Information**

**place_status**

place_status _string_

**Read-only** pgpin attribute. Returns the placement status of the pgpin. Possible values are:

■ cover—pgpin has a location, is part of the cover macro and cannot be moved by
automatic tools

■ fixed—pgpin has a location and cannot be moved by automatic tools

■ placed—pgpin has a location and can be moved by automatic tools

■ soft_fixed—pgpin has a location and cannot be moved during global placement, but can
be moved for legalization.

■ unplaced—pgpin has no location

**Example**

legacy_genus:/designs/rct/> get_att placement_status [find / -pgpin *foo2]
placed

**Related Information**

```
Related attribute: location_x on page 635
```
```
Set by this command: read_def
```

```
Physical—fnet Attributes
```
January 2019 637 Product Version 18.1

**fnet Attributes**

Contain information about a flat net in the specified design. A flat net spans across
hierarchies.

➤ To set a fnet attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/design -fnet instance /f net ]
```
➤ To get a fnet attribute value, type

```
get_attribute attribute_name [find /des*/design -fnet instance / net ]
```
**Note:** You may need to specify several instances to uniquely identify the net.

**Note:** These attributes are located at /designs/design/nets.

**bbox**

bbox _rect_

**Read-only** fnet attribute. Returns the boundary box of the flat net.

**Related Information**

**physical_cap**

physical_cap _float_

**Read-write** fnet attribute. Specifies the capacitance, in femtofarads, from the parasitic
annotation.

```
Related attributes: (design) bbox on page 620
(inst) bbox on page 641
```

```
Physical—Port Attributes
```
January 2019 638 Product Version 18.1

**Port Attributes**

Contain information about single bit connection points in the specified top-level design. Port
objects are stored in ports_in and ports_out directories.

➤ To set a port attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/design -port name ]
```
➤ To get a port attribute value, type

```
get_attribute attribute_name [find /des*/design -port name ]
```
**location**

location _point_

**Read-only** port attribute. Returns the physical coordinates of the lower left hand corner of
the port in microns.

**location_x**

location_x _float_

**Read-only** port attribute. Returns the physical X coordinate of the port in microns. The
location_x value is derived from the DEF.

**Related Information**

**location_y**

location_y _float_

**Read-only** port attribute. Returns the physical Y coordinate of the port in microns. The
location_y value is derived from the DEF.

**Related Information**

```
Related attribute: location_y on page 638
```
```
Related attribute: location_x on page 638
```

```
Physical—Port Attributes
```
January 2019 639 Product Version 18.1

**place_status**

place_status _string_

**Read-only** port attribute. Returns the placement status of the port. Possible values are:

■ cover—port has a location, is part of the cover macro and cannot be moved by
automatic tools

■ fixed—port has a location and cannot be moved by automatic tools

■ placed—port has a location and can be moved by automatic tools

■ soft_fixed—port has a location and cannot be moved during global placement, but can
be moved for legalization.

■ unplaced—port has no location

**Example**

legacy_genus:/designs/rct/> get_att placement_status [find / -port *foo2]
placed

**Related Information**

```
Set by this command: read_def
```

```
Physical—Subdesign Attributes
```
January 2019 640 Product Version 18.1

**Subdesign Attributes**

Contain information about the subdesigns in the specified design. Subdesigns correspond to
Verilog modules or VHDL entities instantiated in the top-level Verilog module or top-level
VHDL entity.

➤ To set a subdesign attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -subdesign name ]
```
➤ To get a subdesign attribute value, type

```
get_attribute attribute_name [find /des*/ design -subdesign name ]
```
**fplan_height**

fplan_height _float_

**Read-only** subdesign attribute. Returns the height, in microns, of the physical block for a
subdesign.

**Related Information**

**fplan_width**

fplan_width _float_

**Read-only** subdesign attribute. Returns the width, in microns, of the physical block for a
subdesign.

**Related Information**

```
Related attribute: fplan_width on page 640
```
```
Related attribute: fplan_height on page 640
```

```
Physical—Instance Attributes
```
January 2019 641 Product Version 18.1

**Instance Attributes**

Contain information about the specified instance.

➤ To set a instance attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/design -instance name ]
```
➤ To get a instance attribute value, type

```
get_attribute attribute_name [find /des*/ design -instance name ]
```
**bbox**

bbox _rect_

**Read-only** instance attribute. Returns the coordinates of the physical boundary of the
instance.

**Related Information**

**group**

group _group_name_

**Read-only** instance attribute. Returns the group that the instance belongs to.

**height**

height _float_

**Read-only** instance attribute. Returns the height, in microns, of the object based on the
information from the physical library.

**Related Information**

```
Related attributes: (design) bbox on page 620
(fnet) bbox on page 637
```
```
Related attributes: (libcell) height on page 311
(instance) width on page 645
(libcell) width on page 338
```

```
Physical—Instance Attributes
```
January 2019 642 Product Version 18.1

**highlighted**

highlighted {false| true}

**Read-only** instance attribute. Indicates whether the instance has been highlighted in the
GUI.

**Related Information**

**llx**

llx _float_

**Read-only** instance attribute. Returns the physical X-coordinate of the lower left hand
corner of the instance in microns. The llx value is derived from the DEF.

**Related Information**

**lly**

lly _float_

**Read-only** instance attribute. Returns the physical Y-coordinate of the lower left hand
corner of the instance in microns. The lly value is derived from the DEF.

**Related Information**

```
Related attribute: (root ) highlighted on page 591
```
```
Related attributes: lly on page 642
urx on page 645
ury on page 645
```
```
Related attributes: llx on page 642
urx on page 645
ury on page 645
```

```
Physical—Instance Attributes
```
January 2019 643 Product Version 18.1

**location**

location _point_

**Read-only** instance attribute. Returns the physical coordinates of the lower left hand
corner of the hierarchical instance in microns.

**location_x**

location_x _float_

**Read-only** instance attribute. Returns the physical X-coordinate of the lower left hand
corner of the instance in microns. The location_x value is derived from the DEF.

**Related Information**

**location_y**

location_y _float_

**Read-only** instance attribute. Returns the physical Y-coordinate of the lower left hand
corner of the instance in microns. The location_x value is derived from the DEF.

**Related Information**

**physical**

physical {false | true}

**Read-only** instance attribute. Indicates whether this is a pure physical instance or not.

```
Related attribute: location_y on page 643
```
```
Related attribute: location_x on page 643
```

```
Physical—Instance Attributes
```
January 2019 644 Product Version 18.1

**placement_status**

placement_status _string_

**Read-only** instance attribute. Returns the placement status of the instance. Possible
values are:

■ cover—instance has a location, is part of the cover macro and cannot be moved by
automatic tools

■ fixed—instance has a location and cannot be moved by automatic tools

■ placed—instance has a location and can be moved by automatic tools

■ unplaced—instance has no location

**Example**

legacy_genus:/designs/rct/> get_att placement_status [find / -instance *foo2]
placed

**Related Information**

**skip_in_write_def**

skip_in_write_def {false | true}

_Default:_ false

**Read-write** instance attribute. Controls whether to skip the content of this instance when
writing out the DEF file.

**Note:** Applies only to hierarchical instances.

You can use this attribute in a hierarchical DEF flow to create a top-level DEF file that does
not contain the content of the hierarchical instances. Content of these hierarchical instances
can be added later.

**Related Information**

```
Set by this command: read_def
```
```
Affects this command: write_def
```

```
Physical—Instance Attributes
```
January 2019 645 Product Version 18.1

**urx**

urx _float_

**Read-only** instance attribute. Returns the physical X-coordinate of the upper right hand
corner of the instance in microns. The urx value is derived from the DEF.

**Related Information**

**ury**

ury _float_

**Read-only** instance attribute. Returns the physical Y-coordinate of the upper right hand
corner of the instance in microns. The ury value is derived from the DEF.

**Related Information**

**width**

width _float_

**Read-only** instance attribute. Returns the width, in microns, of the object based on the
information from the physical library.

**Related Information**

```
Related attributes: llx on page 642
lly on page 642
ury on page 645
```
```
Related attributes: llx on page 642
lly on page 642
urx on page 645
```
```
Related attributes: height on page 641
(libcell) height on page 311
(libcell) width on page 338
```

```
Physical—Blockage Attributes
```
January 2019 646 Product Version 18.1

**Blockage Attributes**

Contain information about the specified blockage. These attributes are read-only attributes,
so you cannot set their values.

➤ To get a blockage attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -blockage blockage ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/blockages/ _blockage_

**component**

component _string_

**Read-only** blockage attribute. Returns a component name if the blockage is associated
with a component.

**Related Information**

**density**

density _float_

_Default:_ 0.00

**Read-only** blockage attribute. Returns the percentage of the blockage area that can be
used for standard cells during initial placement if the blockage was marked partial.

**Example**

In the following example 50% of the 3_placement blockage can be used for placement of
standard cells.

legacy_genus:/designs/DTMF_CHIP> get_att density [find / -blockage 3_placement]
50.00

```
Set by this command: read_def
Related attribute: (hdl_inst) component on page 542
```

```
Physical—Blockage Attributes
```
January 2019 647 Product Version 18.1

**Related Information**

**design**

design _design_

**Read-only** blockage attribute. Returns the design to which the blockage belongs.

**has_fills**

has_fills {false |true}

_Default:_ false

**Read-write** blockage attribute. Specifies whether the blockage has metal fills.

**Related Information**

**has_slots**

has_slots {false |true}

_Default:_ false

**Read-write** blockage attribute. Specifies whether the blockage has slots.

**Related Information**

```
Set by this command: read_def
```
```
Related attribute: is_partial on page 648
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Blockage Attributes
```
January 2019 648 Product Version 18.1

**is_exceptpgnet**

is_exceptpgnet {false |true}

_Default:_ false

**Read-only** blockage attribute. Indicates whether the blockage only blocks signal net
routing, and does not block power or ground net routing.

**Related Information**

**is_exclude_flops**

is_exclude_flops {false |true}

_Default:_ false

**Read-only** blockage attribute. Indicates whether the blockage excludes flip-flops.

**Related Information**

**is_partial**

is_partial {false |true}

_Default:_ false

**Read-only** blockage attribute. Indicates whether the blockage can be partially used for
initial placement.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
Related attribute: density on page 646
```

```
Physical—Blockage Attributes
```
January 2019 649 Product Version 18.1

**is_pushdown**

is_pushdown {false |true}

_Default:_ false

**Read-write** blockage attribute. Specifies whether the blockage was pushed down into the
block from the top level of the design.

**Related Information**

**is_soft**

is_soft {false |true}

_Default:_ false

**Read-only** blockage attribute. Indicates whether the blockage area can be used in phases
of the design after initial placement.

**Related Information**

**layer**

layer _string_

**Read-only** blockage attribute. Returns the name of the layer for which the blockage is
defined.

**Note:** This attribute applies only to routing blockages.

**Example**

legacy_genus:/designs/DTMF_CHIP> get_att layer [find / -blockage 9_routing_Metal3]
Metal3

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Blockage Attributes
```
January 2019 650 Product Version 18.1

**location_x**

location_x _float_

**Read-only** blockage attribute. Returns the physical X-coordinate of the lower left hand
corner of the blockage in microns. The location_x value is derived from the DEF.

**Related Information**

**location_y**

location_y _float_

**Read-only** blockage attribute. Returns the physical Y-coordinate of the lower left hand
corner of the blockage in microns. The location_x value is derived from the DEF.

**Related Information**

**mask**

mask _integer_

**Read-only** blockage attribute. Returns the mask number used for double- or
triple-patterning lithography.

**Related Information**

```
Related attribute: location_y on page 650
```
```
Related attribute: location_x on page 650
```
```
Set by this command: read_def
```

```
Physical—Blockage Attributes
```
January 2019 651 Product Version 18.1

**max_layer**

max_layer _string_

**Read-only** blockage attribute. Defines the top layer of a range of metal layers to which this
blockage applies

**Note:** This attribute applies only to routing halo blockages.

**Related Information**

**min_layer**

min_layer _string_

**Read-only** blockage attribute. Defines the bottom layer of a range of metal layers to which
this blockage applies.

**Note:** This attribute applies only to routing halo blockages.

**Related Information**

**polygons**

polygons _string_

**Read-only** blockage attribute. Returns a Tcl list of coordinates of at least three points if the
blockage has a polygon geometry.

**Example**

legacy_genus:/designs/DTMF_CHIP> get_att polygons [find / -blockage
5_routing_Metal6]
{{555.945 290.93} {555.945 323.32} {616.1 323.32}} {{616.1 323.32} {616.1 290.93}
{555.945 290.93}}

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Blockage Attributes
```
January 2019 652 Product Version 18.1

**rects**

rects **{** _rect_ ... **}**

**Read-only** blockage attribute. Returns a Tcl list with the lower left and upper right
coordinates of each rectangular-shaped box that is part of this blockage.

**Example**

legacy_genus:/designs/DTMF_CHIP> get_att rects [find / -blockage 4_placement]
{893.64 482.16 931.26 1081.92} {759.0 451.92 1106.82 502.32}

**Related Information**

**spacing**

spacing _float_

_Default:_ 0.000

**Read-only** blockage attribute. Returns the minimum spacing allowed between the
blockage and any other routing shape. For a routing blockage either the spacing or the width
is specified.

**Related Information**

**type**

type _string_

**Read-only** blockage attribute. Returns the blockage type. This attribute can have any of
the following values: placement_soft, placement_halo, placement,
placement_halo_soft, placement_partial, routing, routing_halo.

**Example**

legacy_genus:/designs/DTMF_CHIP> get_att type [find / -blockage 9_routing_Metal3]
routing

```
Set by this command: read_def
```
```
Set by this command: read_def
Related attribute: (blockage) width on page 654
```

```
Physical—Blockage Attributes
```
January 2019 653 Product Version 18.1

**Related Information**

**user_created**

user_created {false | true}

**Read-only** blockage attribute. Indicates whether the blockage was created by the user in
Genus. The attribute returns false if the blockage was defined in the DEF file.

**Related Information**

**user_name**

user_name _string_

**Read-only** blockage attribute. Returns the blockage name assigned by the user.

**visible**

visible {false | true}

_Default_ : false

**Read-write** blockage attribute. Indicates whether this blockage is visible in the GUI.

```
Set by this command: read_def
```
```
Set by these commands: create_placement_blockage
create_placement_halo_blockage
create_routing_blockage
create_routing_halo_blockage
read_def
```

```
Physical—Blockage Attributes
```
January 2019 654 Product Version 18.1

**width**

width _float_

_Default:_ 0.000

**Read-only** blockage attribute. Returns the effective width that must be used for the
purposes of spacing calculations. For a routing blockage either the spacing or the width is
specified.

**Related Information**

```
Affected by this command: read_def
Related attribute: spacing on page 652
```

```
Physical—Bump Attributes
```
January 2019 655 Product Version 18.1

**Bump Attributes**

Contain information about the specified bump. Bumps represent the solder bumps on a chip.
Bumps are instantiated in the DEF COMPONENTS section but not instantiated in the netlist.
Bump cells are usually placed with + COVER placement status. In addition, they have a libcell
of type cover bump. These attributes are read-only attributes, so you cannot set their values.

➤ To get a bump attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -bump bump ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/bumps/ _bump_

**base_cell**

base_cell _base_cell_

**Read-only** bump attribute. Returns the base_cell name of the bump.

**bbox**

bbox _rect_

**Read-only** bump attribute. Returns the coordinates of the physical boundary of the bump.

**center**

center _point_

**Read-only** bump attribute. Returns the coordinates of the center of the bump in microns.

**def_name**

def_name _string_

**Read-only** bump attribute. Returns the DEF name of the bump.

**Related Information**

```
Set by this command: read_def
```

```
Physical—Bump Attributes
```
January 2019 656 Product Version 18.1

**location**

location _float_

**Read-only** bump attribute. Returns the x and y coordinates of the lower left corner of the
bump.

**Related Information**

**model**

model _string_

**Read-only** bump attribute. Returns the model of which this bump is an instance. The model
refers to a MACRO defined in the LEF library.

**Example**

legacy_genus:/designs/rct/physical> get_att model [find / -bump *bump2]
bumpcell

**Related Information**

**net**

net _net_name_

**Read-only** bump attribute. Returns the net associated with the bump.

**orientation**

orientation _string_

**Read-only** bump attribute. Returns the orientation of the bump. Following are the possible
orientations: N, S, E, W, FN, FS, FE, or FW.

**Example**

legacy_genus:/designs/rct> get_att orientation [find / -bump *bump2]
W

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Bump Attributes
```
January 2019 657 Product Version 18.1

**Related Information**

**place_status**

place_status _string_

**Read-only** bump attribute. Returns the placement status of the bump. Posiible values are:

■ cover—bump has a location, is part of the cover macro and cannot be moved by
automatic tools

■ fixed—bump has a location and cannot be moved by automatic tools

■ placed—bump has a location and can be moved by automatic tools

■ soft_fixed—bump has a location and cannot be moved during global placement, but can
be moved for legalization.

■ unplaced—bump has no location

**Note:** Bump cells are usually placed with + COVER placement status.

**Example**

legacy_genus:/designs/rct/> get_att placement_status [find / -bump *bump2]
cover

**Related Information**

**port**

port _port_

**Read-only** bump attribute. Returns the port associated with the bum.

**properties**

properties _string_

```
Set by this command: read_def
```
```
Related attribute: (row) orientation on page 714
```
```
Set by this command: read_def
```

```
Physical—Bump Attributes
```
January 2019 658 Product Version 18.1

**Read-only** bump attribute. Returns the properties associated with the bump.

**Related Information**

**urx**

urx _float_

_Default:_ 0.000

**Read-only** bump attribute. Returns the x-coordinate of the upper right corner of the bump.

**Example**

legacy_genus:/designs/rct/physical> get_att urx [find / -bump *bump2]
25740.000

**Related Information**

**ury**

ury _float_

_Default:_ 0.000

**Example**

legacy_genus:/designs/rct/physical> get_att ury [find / -bump *bump2]
28000.000

**Read-only** bump attribute. Returns the y-coordinate of the upper right corner of the bump.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Bump Attributes
```
January 2019 659 Product Version 18.1

**weight**

weight _integer_

**Read-only** bump attribute. Returns the weight assigned to the bump, which determines
whether or not automatic placement attempts to keep the bump near the location specified in
the DEF file. The weight is only meaningful when the bump is placed.

**Related Information**

```
Set by this command: read_def
```

```
Physical—DEF_Pin Attributes
```
January 2019 660 Product Version 18.1

**DEF_Pin Attributes**

Contain information about the external pins present in the design. These attributes are
created when the DEF file is read in. The information is based on the PINS statement in the
DEF file.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a def_pin attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -def_pin pin_name ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/def_pins/ _pin_name_

**direction**

direction _string_

**Read-only** def_pin attribute. Returns the direction of the physical pin. Following are the
possible values:

■ INPUT—Pin that accepts signals coming into the cell.

■ OUTPUT—Pin that drives signals out of the cell.

■ INOUT—Pin that can accept signals going either in or out of the cell.

■ FEEDTHRU—Pin that goes completely across the cell.

**Related Information**

**layers**

layers **{** _layer minspacing designrulewidth_ **{** _llx lly urx ury_ **}}** ...

**Read-only** def_pin attribute. Returns one or more lists with the layer information of the
physical pin if the pin was placed. Each list contains the layer name, the minimum spacing
allowed between this pin and any other routing shape, the effective layer width, and the lower
left and upper right coordinates for each pin location.

```
Set by this command: read_def
```

```
Physical—DEF_Pin Attributes
```
January 2019 661 Product Version 18.1

**Note:** In the DEF file, you can only specify the minimum spacing or the effective width. The
attribute, however, lists two numbers after the layer name, one of which will be 0. The
non-zero value corresponds to the information that was specified in the DEF file.

**Note:** This attribute will be empty is the pin has no PORT statements **and** no LAYER statements.

**Related Information**

**location_x**

location_x _float_

**Read-only** def_pin attribute. Returns the x-coordinate of the physical pin if the pin was
placed.

**Related Information**

**location_y**

location_y _float_

**Read-only** def_pin attribute. Returns the y-coordinate of the physical pin if the pin was
placed.

**Related Information**

**net_expr**

net_expr " _netExprPropName defaultNetName_ "

**Read-only** def_pin attribute. Returns the net expression associated with the physical pin.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—DEF_Pin Attributes
```
January 2019 662 Product Version 18.1

**net_name**

net_name _string_

**Read-only** def_pin attribute. Returns the internal net name associated with the physical
pin. This net name is defined in the NETS or SPECIALNETS statement.

**Related Information**

**orientation**

orientation _string_

**Read-only** def_pin attribute. Returns the orientation of the physical pin if the pin was
placed.

**Related Information**

**placement_status**

placement_status _string_

**Read-only** def_pin attribute. Returns the placement status of physical pin. Possible values
are:

■ COVER—Pin is part of the cover macro and cannot be moved

■ FIXED—Pin cannot be moved by automatic tools, but can be moved by interactive
commands.

■ PLACED—Pin can be moved by automatic tools.

■ UNPLACED—Pin has not been placed.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—DEF_Pin Attributes
```
January 2019 663 Product Version 18.1

**polygons**

polygons **{** _layer minspacing designrulewidth_ **{** _pt pt pt_ **[** _pt_ **] }} ...**

**Read-only** def_pin attribute. Returns one or more lists with polygon information of the
physical pin if the pin was placed. Each list contains the layer name, the minimum spacing
allowed between this pin and any other routing shape, the effective layer width, and a list of
coordinates of at least 3 points. A polygon is generated by connecting each successive point,
and then the first and last points.

**Note:** In the DEF file, you can only specify the minimum spacing or the effective width. The
attribute, however, lists two numbers after the layer name, one of which will be 0. The
non-zero value corresponds to the information that was specified in the DEF file.

**Note:** This attribute will be empty is the pin has no PORT statements **and** no POLYGON
statements.

**Related Information**

**ports**

ports **{** _placementStatus location_x location_y orientation_
**{{** _layer minspacing designrulewidth_ **{** _llx lly urx ury_ **}}** ... **}
{{** _layer minspacing designrulewidth_ **{** _pt pt pt_ **[** _pt_ **]}} ...}
{{** _vianame location_x location_y_ **}...} }...**

**Read-only** def_pin attribute. Returns one or more lists if the DEF file contains PORT
statement(s) for the physical pin. Each list contains

■ placement status

■ location of the physical pin

■ orientation

■ a list with layer information (corresponding to the LAYER statements for the PORT)

■ a list with polygon information (corresponding to the POLYGON statements for the
PORT)

■ a list with via information (corresponding to the VIA statements for the PORT)

If the DEF did not contain a LAYER, POLYGON or VIA statement for the PORT, the
corresponding list will be empty.

```
Set by this command: read_def
```

```
Physical—DEF_Pin Attributes
```
January 2019 664 Product Version 18.1

**Related Information**

**special**

special {false | true}

_Default_ : false

**Read-only** def_pin attribute. Indicates whether the pin is a special pin. In the place and
route tool, a special router routes special wiring to special pins.

**Related Information**

**use**

use _string_

**Read-only** def_pin attribute. Returns the use of the pin. Following are the possible values:

■ ANALOG—Used for analog connectivity

■ CLOCK—Used for clock net connectivity

■ GROUND—Used for connectivity to the chip-level ground distribution network

■ POWER—Used for connectivity to the chip-level power distribution network

■ RESET—Used as a reset pin

■ SCAN—Used as a scan pin

■ SIGNAL—Used for regular net connectivity

■ TIEOFF—Used as a tie-high or tie-low pin

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—DEF_Pin Attributes
```
January 2019 665 Product Version 18.1

**vias**

vias **{** _vianame location_x location_y_ **}** ...

**Read-only** def_pin attribute. Returns one or more lists with via information of the physical
pin if the pin was placed. Each list contains the name of a previously defined via (in the DEF
or LEF) and the location of the via.

**Note:** This attribute will be empty is the pin has no PORT statements **and** no VIA statements.

**Related Information**

**visible**

visible {true | false}

_Default:_ true

**Read-write** def_pin attribute. Indicates whether this physical pin is visible in the GUI.

```
Set by this command: read_def
```

```
Physical—Fill Attributes
```
January 2019 666 Product Version 18.1

**Fill Attributes**

Contain information about the metal fills present in the design. These attributes are created
when the DEF file is read in. The information is based on the FILLS statement in the DEF file.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a fill attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -fill fill ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/fills/ _fill_

**layer**

layer _string_

**Read-only** fill attribute. Returns the layer associated with this fill.

**Related Information**

**mask**

mask _integer_

**Read-only** fill attribute. Returns the mask number used for the layer of this fill in case
double- or triple-patterning lithography is used.

**Related Information**

```
Set by this command: read_def
Related attributes: rects on page 667
polygons on page 667
```
```
Set by this command: read_def
```

```
Physical—Fill Attributes
```
January 2019 667 Product Version 18.1

**opc**

opc {false | true}

**Read-only** fill attribute. Indicates whether the fill shape requires OPC correction during
mask generation.

**Related Information**

**polygons**

polygons **{{** _pt pt pt_ [ _pt_ ] **}** ... **}**

**Read-only** fill attribute. Returns one or more lists. Each list contains the coordinates of at
least 3 points of a polygon that is part of this fill. The polygon is generated by connecting each
successive point, and then the first and last points.

**Related Information**

**rects**

rects **{** _rect_ ... **}**

**Read-only** fill attribute. Returns one or more lists. Each list contains the lower left and
upper right coordinates of a rectangular-shaped box that is part of this fill.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
Related attributes: rects on page 667
layer on page 666
```
```
Set by this command: read_def
Related attributes: layer on page 666
polygons on page 667
```

```
Physical—Fill Attributes
```
January 2019 668 Product Version 18.1

**via**

via _string_

**Read-only** fill attribute. Returns the name of the via associated with this fill.

**Related Information**

**via_mask**

via_mask _integer_

**Read-only** fill attribute. Returns the mask number associated with the fill via in case
double or triple patterning lithography is used.

**Related Information**

**via_opc**

via_opc {false | true}

**Read-only** fill attribute. Indicates whether the fill via requires OPC correction during mask
generation.

**Related Information**

**via_points**

via_points **{** _pt pt pt_ [ _pt_ ] **}**

**Read-only** fill attribute. Returns the polygon geometry for the fill via.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Gcell Attributes
```
January 2019 669 Product Version 18.1

**Gcell Attributes**

Contain information about the specified gcell (global routing cell). Gcells are derived from the
GCELLGRID statements in the DEF file. These attributes are read-only attributes, so you
cannot set their values.

➤ To get a gcell attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -gcell gcell ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/gcells/ _gcell_

**horizontal_remaining**

horizontal_remaining _integer_

_Default:_ no_value

**Read-only** gcell attribute. Returns the number of horizontal tracks that are not required for
horizontal routing.

**Related Information**

**instance_count**

instance_count _integer_

_Default:_ 0

**Read-only** gcell attribute. Lists the number of instances that the gcell contains.

**Example**

legacy_genus:/designs/fifo> get_att instance_count [find / -gcell 1:2,8:81]
3

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Gcell Attributes
```
January 2019 670 Product Version 18.1

**instances**

instances _string_

**Read-only** gcell attribute. Lists the names of the instances that the gcell contains.

**Example**

legacy_genus:/designs/fifo> get_att instances [find / -gcell 1:2,8:81]
{mem_reg[3][1]} {mem_reg[7][2]} {mem_reg[5][1]}

**Related Information**

**pin_count**

pin_count _integer_

_Default:_ 0

**Read-only** gcell attribute. Returns the number of instance pins that can be accessed
within the gcell. Computed attributes are potentially very time consuming to process and not
listed by the ls command by default.

**Example**

legacy_genus:/designs/fifo> get_att pin_count [find / -gcell 1:2,8:81]
1

**Related Information**

**pin_density**

pin_density _float_

_Default:_ 0.00

**Read-only** gcell attribute. Returns the number of pins in the gcell divided by the gcell area.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Gcell Attributes
```
January 2019 671 Product Version 18.1

**Related Information**

**pins**

pins _pin_list_

**Read-only** gcell attribute. Lists the names of the instance pins that can be accessed within
the gcell. Computed attributes are potentially very time consuming to process and not listed
by the ls command by default.

**Example**

legacy_genus:/designs/fifo> get_att pins [find / -gcell 1:2,8:81]
{mem_reg[7][2]/CK}

**Related Information**

**rect**

rect **{** _llx lly urx ury_ **}**

**Read-only** gcell attribute. Returns the lower left and upper right coordinates of the gcell.
The coordinates can be floating numbers.

**Example**

legacy_genus:/designs/fifo> get_att rect [find / -gcell 1:2,8:81]
9.430 33.005 14.030 37.105

**Related Information**

**utilization**

utilization _float_

**Read-only** gcell attribute. Returns the actual utilization of the gcell.

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
Set by this command: read_def
```

```
Physical—Gcell Attributes
```
January 2019 672 Product Version 18.1

**Related Information**

**vertical_remaining**

vertical_remaining _integer_

_Default:_ no_value

**Read-only** gcell attribute. Returns the number of vertical tracks that are not required for
vertical routing.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Group Attributes
```
January 2019 673 Product Version 18.1

**Group Attributes**

Contain information about the specified DEF group. These attributes are read-only attributes,
so you cannot set their values.

➤ To get a gcell attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -group group ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/groups/ _group_

**def_name**

def_name _string_

**Read-only** group attribute. Retuns either the original DEF group name if the group was
defined in the DEF file, or the user-defined name in case the group was created in Genus.

**Related Information**

**members**

members _string_

**Read-only** group attribute. Lists the members associated with the group. This is a
_computed_ attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**Example**

legacy_genus:/designs/rct> get_att members [find / -group GROUP_THREE]
add_23_3*

**Related Information**

```
Set by these commands: create_group
read_def
```
```
Set by these commands: create_group
read_def
```

```
Physical—Group Attributes
```
January 2019 674 Product Version 18.1

**properties**

properties _string_

**Read-only** group attribute. Lists the properties (names and values) that are associated with
the group.

**Example**

legacy_genus:/designs/rct> get_att properties [find / -group GROUP_THREE]
{grpPropInteger 42}

**Related Information**

**region**

region _string_

**Read-write** group attribute. Specifies the name of the region that is associated with the
group.

**Note:** All instances assigned to this group must be placed within the specified region but
other instances not belonging to the group can also be placed within the region.

**Example**

legacy_genus:/designs/rct> get_att region [find / -group GROUP_THREE]
REGION_TWO

**Related Information**

```
Affected by this command: read_def
```
```
Set by these commands: create_group
read_def
Related attribute: groups on page 625
```

```
Physical—Group Attributes
```
January 2019 675 Product Version 18.1

**user_created**

user_created {false | true}

**Read-only** group attribute. Indicates whether the group was created by the user in Genus.
The attribute returns false if the group was defined in the DEF file.

**Related Information**

```
Set by these commands: create_group
read_def
```

```
Physical—Layer Attributes
```
January 2019 676 Product Version 18.1

**Layer Attributes**

Contain information specified for a layer in the LEF LAYER section.

➤ To set a layer attribute value, type

```
set_attribute attribute_name attribute_value \
[find /des*/*/phys* -layer layer ]
```
➤ To get a layer attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -layer layer ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/layers/ _layer_

**area**

area _float_

**Read-only** layer attribute. Returns the minimum required area for polygons on this metal
layer.

**cap_multiplier**

cap_multiplier _float_

**Read-only** layer attribute. Returns the multiplier for the interconnect capacitance that
accounts for increases in capacitance caused by nearby wires.

**Example**

legacy_genus:/designs/rct> get_attr cap_multiplier [find / -layer METAL2]
1.0

**Related Information**

**capacitance**

capacitance _float_

**Read-only** layer attribute. Returns the capacitance for each square unit, in picofarads per
square micron.

```
Set by this attribute: lef_library on page 468
```

```
Physical—Layer Attributes
```
January 2019 677 Product Version 18.1

**Example**

legacy_genus:/designs/rct> get_attr capacitance [find / -layer METAL2]
3.625e-05

**Related Information**

**cap_table_name**

cap_table_name _string_

**Read-only** layer attribute. Returns the corresponding layer name in the capacitance table file.

**Example**

legacy_genus:/designs/DTMF_CHIP> get_attr cap_table_name [find / -layer Metal2]
M2

**Related Information**

**color**

color _string_

**Read-write** layer attribute. Specifies the color of the layer in the GUI.

**direction**

direction {horizontal | vertical}

**Read-only** layer attribute. Returns the preferred routing direction for this layer.

**Note:** The tool ignores the diag45 and diag135 values

**Example**

legacy_genus:/designs/rct> get_attr direction [find / -layer METAL2]
vertical

```
Set by this attribute: lef_library on page 468
Related attribute: (libpin) capacitance on page 347
```
```
Set by this attribute: cap_table_file on page 587
```

```
Physical—Layer Attributes
```
January 2019 678 Product Version 18.1

**Related Information**

**eol_keepout**

eol_keepout _string_

**Read-only** layer attribute. Returns the layer end-of-line KEEPOUT rule that is applied
when the EXCEPTEOL condition is met.

**Note:** For more information refer to the _LEF/DEF 5.8 Language Reference_

**eol_spacing**

eol_spacing _float_

**Read-only** layer attribute. Returns the layer end-of-line spacing value (in micron) that is
applied when the EXCEPTEOL condition is met.

**Note:** For more information refer to the _LEF/DEF 5.8 Language Reference_

**layer_index**

layer_index _integer_

**Read-only** layer attribute. Returns the index for this layer. The first routing layer in the
process has index 0.

**Note:** The layers are defined in the LEF file in process order from bottom to top.

**Example**

legacy_genus:/designs/DTMF_CHIP> get_attr layer_index [find / -layer Metal3]
2

**Related Information**

```
Set by this attribute: lef_library on page 468
```
```
Set by this attribute: cap_table_file on page 587
```

```
Physical—Layer Attributes
```
January 2019 679 Product Version 18.1

**mask**

mask _integer_

**Read-only** layer attribute. Returns the number of masks that will be used for double- or
triple-patterning for this layer.

**max_adjacent_spacing**

max_adjacent_spacing _float_

**Read-only** layer attribute. Returns the maximum adjacent spacing for the via bottom layer.

**max_cut_spacing**

max_cut_spacing _float_

**Read-only** layer attribute. Returns the maximum spacing for the via bottom layer.

**max_width**

max_width _float_

**Read-only** layer attribute. Returns the maximum width of a track on the layer.

**min_spacing**

min_spacing _float_

**Read-only** layer attribute. Returns the minimum spacing between tracks on the layer.

**min_width**

min_width _float_

**Read-only** layer attribute. Returns the minimum width of a track on the layer.

**offset**

offset _float_

**Read-only** layer attribute. Returns the offset from the design origin for the preferred
direction routing tracks of the layer.


```
Physical—Layer Attributes
```
January 2019 680 Product Version 18.1

**offset_x**

offset_x _float_

**Read-only** layer attribute. Returns the x offset from the design origin for the vertical routing
tracks of the layer.

**offset_y**

offset_y _float_

**Read-only** layer attribute. Returns the y offset from the design origin for the horizontal
routing tracks of the layer.

**pitch**

pitch _float_

**Read-only** layer attribute. Returns the required routing pitch (in microns) for the layer. The
pitch for a given routing layer specifies the distance between routing tracks in the preferred
direction for that layer.

**Example**

legacy_genus:/designs/rct> get_attr pitch [find / -layer METAL2]
0.8

**Related Information**

**pitch_x**

pitch_x _float_

**Read-only** layer attribute. Returns the required x routing pitch (in microns) for the layer.
The x pitch specifies the distance between the vertical routing tracks for that layer.

**Related Information**

```
Set by this attribute: lef_library on page 468
```
```
Set by this attribute: lef_library on page 468
```

```
Physical—Layer Attributes
```
January 2019 681 Product Version 18.1

**pitch_y**

pitch_y _float_

**Read-only** layer attribute. Returns the required y routing pitch (in microns) for the layer.
The y pitch specifies the distance between the horizonatl tracks for that layer.

**Related Information**

**resistance**

resistance _float_

**Read-only** layer attribute. Returns the resistance for a square of wire, in ohms per square.

**Example**

legacy_genus:/designs/rct> get_attr resistance [find / -layer METAL2]
0.076

**Related Information**

**smallest_min_spacing**

smallest_min_spacing _double_

**Read-only** layer attribute. Specifies the minimum spacing for the layer.

_Default_ : 0.0

**Related Information**

```
Set by this attribute: lef_library on page 468
```
```
Set by this attribute: lef_library on page 468
```
```
Set by this attribute: lef_library on page 468
```

```
Physical—Layer Attributes
```
January 2019 682 Product Version 18.1

**type**

type {cut | implant | masterslice | overlap | routing}

**Read-only** layer attribute. Returns the type of the layer.

**Example**

legacy_genus:/designs/rct> get_attr type [find / -layer METAL2]
routing

**Related Information**

**used**

used {false | true}

**Read-only** layer attribute. Indicates whether this layer is used in PLE calculations.

**utilization**

utilization _float_

**Read-write** layer attribute. Specifies the layer utilization.

Each metal layer has a fixed number of tracks that can be used for routing. This attribute lets
you define the percentage of tracks that the router can use for this layer.

**Example**

The following command sets the utilization to 50%.

legacy_genus:/designs/rct> set_attr utilization 0.5 [find / -layer METAL2]

**Related Information**

```
Set by this attribute: lef_library on page 468
```
```
Set by this attribute: lef_library on page 468
```

```
Physical—Layer Attributes
```
January 2019 683 Product Version 18.1

**visible**

visible {false | true}

_Default_ : false

**Read-write** layer attribute. Indicates whether this layer is visible in the GUI.

**width**

width _float_

**Read-only** layer attribute. Returns the default routing width (in microns) to use for all
regular wiring on the layer.

**Example**

legacy_genus:/designs/rct> get_attr width [find / -layer METAL2]
0.4

**Related Information**

```
Set by this attribute: lef_library on page 468
```

```
Physical—Pcell Attributes
```
January 2019 684 Product Version 18.1

**Pcell Attributes**

Contain information about the specified pcell. Pcells are instantiated in the DEF COMPONENTS
section but not instantiated in the netlist. In addition, the SOURCE type specified in the
COMPONENTS section is either DIST or USER. These attributes are read-only attributes, so
you cannot set their values.

➤ To get a pcell attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -pcell pcell ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/pcells/ _pcell_

**def_name**

def_name _string_

**Read-only** pcell attribute. Returns the DEF name of the pcell.

**Example**

legacy_genus:/designs/rct> get_attr def_name [find /des*/*/phys* -pcell pcell_1]
U1/foo3

**Related Information**

**height**

height _float_

_Default:_ no_value

**Read-only** pcell attribute. Returns the height of the pcell.

**Example**

legacy_genus:/designs/rct> get_att height [find / -pcell *foo2]
4000.000

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Pcell Attributes
```
January 2019 685 Product Version 18.1

**location_x**

location_x _float_

_Default:_ no_value

**Read-only** pcell attribute. Returns the x-coordinate of the lower left corner of the pcell.

**Example**

legacy_genus:/designs/rct> get_att location_x [find / -pcell *foo2]
17740.000

**Related Information**

**location_y**

location_y _float_

_Default:_ 0.000

**Read-only** pcell attribute. Returns the y-coordinate of the lower left corner of the pcell.

**Example**

legacy_genus:/designs/rct/physical> get_att location_y [find / -pcell *foo2]
24000.000

**Related Information**

```
Related attribute: width on page 689
```
```
Set by this command: read_def
Related attribute location_y on page 685
```
```
Set by this command: read_def
Related attribute location_x on page 685
```

```
Physical—Pcell Attributes
```
January 2019 686 Product Version 18.1

**model**

model _string_

**Read-only** pcell attribute. Returns the model of which this pcell is an instance. The model
refers to a MACRO defined in the LEF library.

**Example**

legacy_genus:/designs/rct/physical> get_att model [find / -pcell *foo2]
OAI21XL

**Related Information**

**orientation**

orientation _string_

**Read-only** pcell attribute. Returns the orientation of the pcell. Following are the possible
orientations: N, S, E, W, FN, FS, FE, or FW.

**Example**

legacy_genus:/designs/rct> get_att orientation [find / -pcell *foo2]
W

**Related Information**

**placement_status**

placement_status _string_

**Read-only** pcell attribute. Returns the placement status of the pcell. Posiible values are:

■ cover—pcell has a location, is part of the cover macro and cannot be moved by
automatic tools

■ fixed—pcell has a location and cannot be moved by automatic tools

■ placed—pcell has a location and can be moved by automatic tools

```
Set by this command: read_def
```
```
Set by this command: read_def
Related attribute: (row) orientation on page 714
```

```
Physical—Pcell Attributes
```
January 2019 687 Product Version 18.1

■ unplaced—pcell has no location

**Example**

legacy_genus:/designs/rct/> get_att placement_status [find / -pcell *foo2]
placed

**Related Information**

**properties**

properties _string_

**Read-only** pcell attribute. Returns the properties associated with the pcell.

**Related Information**

**urx**

urx _float_

_Default:_ 0.000

**Read-only** pcell attribute. Returns the x-coordinate of the upper right corner of the pcell.

**Example**

legacy_genus:/designs/rct/physical> get_att urx [find / -pcell *foo2]
25740.000

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Pcell Attributes
```
January 2019 688 Product Version 18.1

**ury**

ury _float_

_Default:_ 0.000

**Example**

legacy_genus:/designs/rct/physical> get_att ury [find / -pcell *foo2]
28000.000

**Read-only** pcell attribute. Returns the y-coordinate of the upper right corner of the pcell.

**Related Information**

**weight**

weight _integer_

**Read-only** pcell attribute. Returns the weight assigned to the pcell, which determines
whether or not automatic placement attempts to keep the pcell near the location specified in
the DEF file. The weight is only meaningful when the pcell is placed.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Pcell Attributes
```
January 2019 689 Product Version 18.1

**width**

width _float_

_Default:_ 0.000

**Read-only** pcell attribute. Returns the width of the pcell.

**Example**

legacy_genus:/designs/rct/physical> get_att width [find / -pcell *foo2]
8000.000

**Related Information**

```
Set by this command: read_def
Related attribute: height on page 684
```

```
Physical—Pdomain Attributes
```
January 2019 690 Product Version 18.1

**Pdomain Attributes**

Contain physical information about the power domains specified in the DEF file. These
attributes are read-only attributes, so you cannot set their values.

➤ To get a pdomain attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -pdomain power_domain ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/pdomains/ _power_domain_

**boundary**

boundary _string_

**Read-only** pdomain attribute. Returns the coordinates of the physical boundary of the
power domain.

**Example**

legacy_genus:/designs/dtmf_recvr_core> get_attr boundary [find. -pdomain PLL]
30.94 251.86 171.92 329.98

**Related Information**

**cutouts**

cutouts _string_

**Read-only** pdomain attribute. Returns the list of power domain region cutouts. For example,
if a square region boundary is defined, you can remove a corner by specifying a cutout.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Pdomain Attributes
```
January 2019 691 Product Version 18.1

**mingap**

mingap _string_

**Read-only** pdomain attribute. Returns the top, bottom, left, and right distance, in microns,
that must be reserved from the power domain boundary edges for power routing.

**Example**

legacy_genus:/> get_attr mingap [find / -pdomain pd_08v]
10.1 20.2 30.5 40

**Related Information**

**rects**

rects **{** _rect_ ... **}**

**Read-only** pdomain attribute. Returns a Tcl list of power domain region boxes after cutout
processing.

**Example**

legacy_genus:/designs/dtmf_recvr_core> get_attr boxes [find. -pdomain PLL]
{30.94 251.86 124.88 329.98} {124.88 289.66 171.92 329.98}

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Pdomain Attributes
```
January 2019 692 Product Version 18.1

**rsext**

rsext _string_

**Read-only** pdomain attribute. Returns the top, bottom, left, and right boundary for legal
targets to be used by the power planning and routing commands, in conjunction with the
power domain boundary.

**Example**

legacy_genus:/> get_attr rsext [find / -pdomain pd_08v]
1.1 2.3 3.5 4.7

**Related Information**

```
Set by this command: read_def
```

```
Physical—Pnet Attributes
```
January 2019 693 Product Version 18.1

**Pnet Attributes**

Contain information about netlist connectivity for nets. These attributes are created when the
DEF file is read in. The information is based on the NETS section in the DEF file.

➤ To set a pnet attribute value, type

```
set_attribute attribute_name attribute_value [find /des*/*/phys* -pnet net ]
```
➤ To get a pnet attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -pnet net ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/pnets/ _net_

**capacitance**

capacitance _float_

_Default_ : no_value

**Read-only** pnet attribute. Returns the estimated wire capacitance. This is the value
specified for the ESTCAP keyword in the DEF file.

**Related Information**

**components**

components **{** _componentName pinName_ {0|1} **}...**

**Read-only** pnet attribute. Returns one or more lists. Each list contains the regular
component pin on a net or a subnet, its corresponding component, and an indication whether
the pin is part of a synthesized scan chain.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Pnet Attributes
```
January 2019 694 Product Version 18.1

**def_name**

def_name _string_

**Read-only** pnet attribute. Returns the name of the DEF net.

**Related Information**

**fixedbump**

fixedbump {false | true}

_Default_ : false

**Read-only** pnet attribute. Indicates whether the bump net in the net can be reassigned to a
different pin.

**Related Information**

**frequency**

frequency _float_

_Default_ : no_value

**Read-only** pnet attribute. Returns the frequency of the net in Hertz. The frequency value is
used by the router to choose the correct number of via cuts required for a given net.

**Related Information**

**original_name**

original_name _string_

**Read-only** pnet attribute. Returns the name of the original net that was partitioned and that
includes this net. This name was specified with the ORIGINAL keyword in the DEF file.

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Pnet Attributes
```
January 2019 695 Product Version 18.1

**Related Information**

**path_count**

path_count _integer_

_Default_ : 0

**Read-only** pnet attribute. Returns the number of paths for this net.

**Related Information**

**path_index**

path_index _integer_

_Default_ : 0

**Read-write** pnet attribute. Specifies the index of the path of the net for which you want to
get more information through the path_value attribute.

**Related Information**

**path_value**

path_value _string_

**Read-only** pnet attribute. Returns the information for the path identified through the
path_index attribute.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Sets this attribute: path_value on page 695
```
```
Set by this attribute: path_index on page 695
```

```
Physical—Pnet Attributes
```
January 2019 696 Product Version 18.1

**pattern**

pattern _string_

**Read-only** pnet attribute. Returns the routing pattern used for this net. The routing pattern
can be one of the following:

■ BALANCED—Used to minimize skews in timing delays for clock nets.

■ STEINER—Used to minimize net length.

■ TRUNK—Used to minimize delay for global nets.

■ WIREDLOGIC—Used in ECL designs to connect output and mustjoin pins before routing
to the remaining pins.

**Related Information**

**properties**

properties **{** _propertyName propertyValue_ **}** ...

**Read-only** pnet attribute. Returns one or more lists. Each list contains a property defined
for this net, that is, a property name followed by its value.

**Related Information**

**rc_name**

rc_name _string_

**Read-only** pnet attribute. Returns the name that Genus gave to this net.

**route_rule**

route_rule _string_

**Read-only** pnet attribute. Returns the LEF-defined route_rule name that is used when
creating the net and wiring.

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Pnet Attributes
```
January 2019 697 Product Version 18.1

**Related Information**

**shieldnet**

shieldnet _string_

**Read-only** pnet attribute. Returns the name of a special net that shields this net.

**Related Information**

**source**

source _string_

**Read-only** pnet attribute. Returns how the net was created.

■ DIST—Net is the result of adding physical components (that is, components that only
connect to power or ground nets), such as filler cells, well-taps, tie-high and tie-low cells,
and decoupling caps.

■ NETLIST—Net is defined in the original netlist. This is the default value, and is not
normally written out in the DEF file.

■ TEST—Net is part of a scan chain.

■ TIMING—Net represents a logical rather than physical change to netlist, and is used
typically as a buffer for a clock-tree, or to improve timing on long nets.

■ USER—Net is user defined.

**Related Information**

**use**

use _string_

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Pnet Attributes
```
January 2019 698 Product Version 18.1

**Read-only** pnet attribute. Returns the use of the net.

■ ANALOG—Used as an analog signal net.

■ CLOCK—Used as a clock net.

■ GROUND—Used as a ground net.

■ POWER—Used as a power net.

■ RESET—Used as a reset net.

■ SCAN—Used as a scan net.

■ SIGNAL—Used as a digital signal net.

■ TIEOFF—Used as a tie-high or tie-low net.

**Related Information**

**visible**

visible {false | true}

_Default_ : false

**Read-only** pnet attribute. Indicates whether this net is visible in the GUI.

**weight**

weight _integer_

_Default_ : no_value

**Read-only** pnet attribute. Returns the weight assigned to the net. Automatic layout tools
attempt to shorten the lengths of nets with high weights. A value of 0 indicates that the net
length for that net can be ignored. The value of 1 specifies that the net should be treated
normally. A larger weight specifies that the tool should try harder to minimize the net length
of that net.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Pnet Attributes
```
January 2019 699 Product Version 18.1

**xtalk**

xtalk _integer_

_Default_ : no_value

**Read-only** pnet attribute. Returns the crosstalk class number for the net. The value ranges
between 0 and 200.

**Related Information**

```
Set by this command: read_def
```

```
Physical—Power Domain Attributes
```
January 2019 700 Product Version 18.1

**Power Domain Attributes**

Contain physical information about the power domains specified in the DEF file. These
attributes are read-only attributes, so you cannot set their values.

➤ To get a power_domain attribute value, type

```
get_attribute attribute_name [find /des*/*/power -power_domain power_domain ]
```
**Note:** These attributes are located at

/designs/ _design_ /power/power_domains/ _power_domain_

**disjoint_hinst_box_list**

disjoint_hinst_box_list _string_

**Read-only** power_domain attribute. Returns a list of hierarchcial instances and disjoint
boxes that define the power domain boundary.

**Related Information**

**ext_bottom**

ext_bottom _coordinate_

**Read-only** power_domain attribute. Returns the bottom edge of the boundary for legal
targets to be used by the power planning and routing commands, in conjunction with the
power domain boundary.

**Related Information**

**ext_edges**

ext_edges _list_of_coordinates_

**Read-only** power_domain attribute. Returns the top, bottom, left, and right edges of the
boundary for legal targets to be used by the power planning and routing commands, in
conjunction with the power domain boundary.

```
Set by this command: modify_power_domain_attr
```
```
Set by this command: modify_power_domain_attr
```

```
Physical—Power Domain Attributes
```
January 2019 701 Product Version 18.1

**Related Information**

**ext_left**

ext_left _coordinate_

**Read-only** power_domain attribute. Returns the left edge of the boundary for legal targets
to be used by the power planning and routing commands, in conjunction with the power
domain boundary.

**Related Information**

**ext_right**

ext_right _coordinate_

**Read-only** power_domain attribute. Returns the right edge of the boundary for legal targets
to be used by the power planning and routing commands, in conjunction with the power
domain boundary.

**Related Information**

**ext_top**

ext_top _coordinate_

**Read-only** power_domain attribute. Returns the top edge of the boundary for legal targets
to be used by the power planning and routing commands, in conjunction with the power
domain boundary.

**Related Information**

```
Set by this command: modify_power_domain_attr
```
```
Set by this command: modify_power_domain_attr
```
```
Set by this command: modify_power_domain_attr
```
```
Set by this command: modify_power_domain_attr
```

```
Physical—Power Domain Attributes
```
January 2019 702 Product Version 18.1

**gap_bottom**

gap_bottom _coordinate_

**Read-only** power_domain attribute. Returns the distance, in microns, that must be
reserved from the bottom edge of the power domain boundary for power routing.

**Related Information**

**gap_edges**

gap_edges _list_of_coordinates_

**Read-only** power_domain attribute. Returns the top, bottom, left, and right distance, in
microns, that must be reserved from the power domain boundary edges for power routing.

**Related Information**

**gap_left**

gap_left _coordinate_

**Read-only** power_domain attribute. Returns the distance, in microns, that must be
reserved from the left edge of the power domain boundary for power routing.

**Related Information**

**gap_right**

gap_right _coordinate_

**Read-only** power_domain attribute. Returns the distance, in microns, that must be
reserved from the right edge of the power domain boundary for power routing.

```
Set by this command: modify_power_domain_attr
```
```
Set by this command: modify_power_domain_attr
```
```
Set by this command: modify_power_domain_attr
```

```
Physical—Power Domain Attributes
```
January 2019 703 Product Version 18.1

**Related Information**

**gap_top**

gap_top _coordinate_

**Read-only** power_domain attribute. Returns the distance, in microns, that must be
reserved from the top edge of the power domain boundary for power routing.

**Related Information**

**group**

group _string_

**Read-only** power_domain attribute. Retuns the DEF group associated with this power
domain.

**min_gaps**

min_gaps _string_

**Read-only** power_domain attribute. Returns the top, bottom, left, and right distance, in
microns, that must be reserved from the power domain boundary edges for power routing.

**Example**

legacy_genus:/> get_attr min_gaps [find / -power_domain pd_08v]
10.1 20.2 30.5 40

**Related Information**

```
Set by this command: modify_power_domain_attr
```
```
Set by this command: modify_power_domain_attr
```
```
Set by this command: modify_power_domain_attr
```

```
Physical—Power Domain Attributes
```
January 2019 704 Product Version 18.1

**rects**

rects **{** _rect_ ... **}**

**Read-only** power_domain attribute. Returns a Tcl list of boxes that define the power
domain boundary.

**Related Information**

**rs_exts**

rs_exts _string_

**Read-only** power_domain attribute. Returns the top, bottom, left, and right boundary for
legal targets to be used by the power planning and routing commands, in conjunction with the
power domain boundary.

**Example**

legacy_genus:/> get_attr rs_exts [find / -power_domain pd_08v]
1.1 2.3 3.5 4.7

**Related Information**

```
Set by this command: modify_power_domain_attr
```
```
Set by this command: modify_power_domain_attr
```

```
Physical—Region Attributes
```
January 2019 705 Product Version 18.1

**Region Attributes**

Contain information about the specified DEF region. These attributes are read-only attributes,
so you cannot set their values.

➤ To get a region attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -region region ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/regions/ _region_

**def_name**

def_name _string_

**Read-only** region attribute. Retuns either the original DEF region name if the region was
defined in the DEF file, or the user-defined name in case the region was created in Genus.

**Related Information**

**derived_from_power_domain**

derived_from_power_domain {false | true}

**Read-only** region attribute. Indicates whether this region was created when the power
domain physical boundary was created.

**Related Information**

**group**

group _string_

**Read-only** region attribute. Retuns the group associated with this region.

```
Set by these commands: create_region
read_def
```
```
Set by this command: modify_power_domain_attr
```

```
Physical—Region Attributes
```
January 2019 706 Product Version 18.1

**location_x**

location_x _float_

**Read-only** region attribute. Returns the physical X-coordinate of the lower left hand corner
of the region in microns. The location_x value is derived from the DEF.

**Related Information**

**location_y**

location_y _float_

**Read-only** region attribute. Returns the physical Y-coordinate of the lower left hand corner
of the region in microns. The location_x value is derived from the DEF.

**Related Information**

**properties**

properties _string_

**Read-only** region attribute. Lists the properties that are associated with the region.

**Related Information**

**rects**

rects **{** _rect_ ... **}**

**Read-only** region attribute. Returns one or more lists. Each list contains the lower left and
upper right coordinates of a rectangular area in the region. The coordinates can be floating
numbers.

```
Related attribute: location_y on page 706
```
```
Related attribute: location_x on page 650
```
```
Set by this command: read_def
```

```
Physical—Region Attributes
```
January 2019 707 Product Version 18.1

**Example**

legacy_genus:/designs/DTMF_CHIP> get_att rects [find / -region REGION_ONE]
{120.0 120.0 180.0 180.0} {240.0 240.0 300.0 300.0}

**Related Information**

**type**

type {derived_fence | fence | guide | region}

**Read-write** region attribute. Specifies the type of the region.

fence indicates that all instances assigned to this region must be exclusively placed inside
the region boundaries. No other instances are allowed inside this region.

derived_fence indicates that this region is a fence derived froma power domain boundary.

guide indicates that all instances assigned to this region should be placed inside this region;
however, it is a preference, not a hard constraint.

region indicates that the region was defined as a plain region in the DEF.

**Example**

legacy_genus:/designs/DTMF_CHIP> get_att type [find / -region DTMF*]
guide

**Related Information**

```
Set by these commands: create_region
read_def
```
```
Set by these commands: create_region
read_def
```

```
Physical—Region Attributes
```
January 2019 708 Product Version 18.1

**user_created**

user_created {false | true}

**Read-only** region attribute. Indicates whether the region was created by the user in Genus.
The attribute returns false if the region was defined in the DEF file.

**Related Information**

```
Set by these commands: create_region
read_def
```

```
Physical—Route_rule Attributes
```
January 2019 709 Product Version 18.1

**Route_rule Attributes**

Contain information about any nondefault rules used in this design. These attributes are
created when the LEF and DEF files are read in. The information is based on the
NONDEFAULTRULES statement in the LEF or DEF file.

**Note:** If the same rule exists in both LEF and DEF, the name of the second one read in will
be appended with _copy.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a route_rule attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -route_rule rule ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/route_rules/ _rule_

**from_lef**

from_lef {false | true}

**Read-only** route_rule attribute. Indicates whether the nondefault rule was specified in the
LEF file. If false, the route_rule was specified in the DEF file.

**Related Information**

**hardspacing**

hardspacing {false | true}

**Read-only** route_rule attribute. Specifies whether any spacing values that exceed the
LEF LAYER ROUTING spacing requirements are _hard_ rules instead of _soft_ rules. By default,
routers treat extra spacing requirements as soft rules.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Route_rule Attributes
```
January 2019 710 Product Version 18.1

**layers**

layers **{** layer _layername_ width _minwidth_ diagwidth _diagWidth_ spacing _minspacing_
wireext _wireext_ **} ...**

**Read-only** route_rule attribute. Returns one or more lists. Each list contains the name of
a routing layer and various width and spacing values to be used for this nondefault rule.

**Related Information**

**mincuts**

mincuts **{** layer _cutLayerName numCuts_ **}** ...

**Read-only** route_rule attribute. Returns one or more lists. Each list contains the layer
name, the cutlayer name and the minimum number of cuts required for this non-default rule.

**Related Information**

**properties**

properties **{** _propertyName propertyValue_ **}** ...

**Read-only** route_rule attribute. Returns one or more lists. Each list contains a property
defined for this non-default rule, that is, a property name followed by its value.

**Related Information**

**user_defined**

user_defined {false | true}...

**Read-only** route_rule attribute. Indicates whether a non-default route rule was
user-defined.

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Route_rule Attributes
```
January 2019 711 Product Version 18.1

**viarules**

viarules _viarulename ..._

**Read-only** route_rule attribute. Returns the viarule(s) to be used with this nondefault rule
previously defined in a LEF VIARULE GENERATE statement.

**Related Information**

**vias**

vias _vianame..._

**Read-only** route_rule attribute. Returns previously defined LEF or DEF vias to be used
with this nondefault rule.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Row Attributes
```
January 2019 712 Product Version 18.1

**Row Attributes**

Contain information about the specified DEF row. These attributes are read-only attributes,
so you cannot set their values.

➤ To get a row attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -row row ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/rows/ _row_

**height**

height _float_

_Default:_ no_value

**Read-only** row attribute. Returns the height of the row.

**Example**

legacy_genus:/designs/fifo> get_att height [find / -row CORE_ROW_7]
3.690

**Related Information**

**is_horizontal**

is_horizontal {true | false }

_Default:_ true

**Read-only** row attribute. Indicates whether the row is horizontal or vertical.

**Example**

legacy_genus:/designs/fifo> get_att is_horizontal [find / -row CORE_ROW_7]
true

```
Set by these commands: create_row
read_def
Related attribute: width on page 715
```

```
Physical—Row Attributes
```
January 2019 713 Product Version 18.1

**Related Information**

**location_x**

location_x _float_

_Default:_ no_value

**Read-only** row attribute. Returns the x-coordinate of the lower left corner of the row.

**Example**

legacy_genus:/designs/fifo/> get_att location_x [find / -row CORE_ROW_7]
0.000

**Related Information**

**location_y**

location_y _float_

_Default:_ no_value

**Read-only** row attribute. Returns the y-coordinate of the lower left corner of the row.

**Example**

legacy_genus:/designs/fifo/> get_att location_y [find / -row CORE_ROW_7]
25.830

**Related Information**

```
Set by this command: read_def
```
```
Set by these commands: create_row
read_def
Related attribute: location_y on page 713
```
```
Set by these commands: create_row
read_def
Related attribute location_x on page 713
```

```
Physical—Row Attributes
```
January 2019 714 Product Version 18.1

**macro**

macro _string_

**Read-only** row attribute. Retruns the name of the LEF site used for the row.

**Example**

legacy_genus:/designs/fifo> get_att macro [find / -row CORE_ROW_7]
tsm12site

**Related Information**

**orientation**

orientation _string_

**Read-only** row attribute. Returns the orientation of all sites in the row. Following are the
possible orientations: N, S, E, W, FN, FS, FE, or FW.

**Example**

legacy_genus:/designs/fifo> get_att orientation [find / -row CORE_ROW_7]
N

**Related Information**

**user_created**

user_created {false | true}

**Read-only** row attribute. Indicates whether the row was created by the user in Genus. The
attribute returns false if the row was defined in the DEF file.

**Related Information**

```
Set by these commands: create_row
read_def
```
```
Set by this command: read_def
```
```
Set by these commands: create_row
read_def
```

```
Physical—Row Attributes
```
January 2019 715 Product Version 18.1

**visible**

visible {true | false}

_Default:_ true

**Read-write** row attribute. Indicates whether the row is displayed in the GUI.

**Related Information**

**width**

width _float_

_Default:_ no_value

**Read-only** row attribute. Returns the physical width of the row.

**Example**

legacy_genus:/designs/fifo> get_att width [find / -row CORE_ROW_7]
93.380

**Related Information**

```
Set by these commands: create_row
read_def
```
```
Set by these commands: create_row
read_def
Related attribute: height on page 712
```

```
Physical—Site Attributes
```
January 2019 716 Product Version 18.1

**Site Attributes**

Contain information about the placement sites in the design. These attributes are created
when the LEF library is read in. The information is based on the SITE statement in the LEF
file.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a site attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -site site ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/sites/ _site_

**class**

class _string_

**Read-only** site attribute. Returns the site class name.

**Related Information**

**height**

height _float_

_Default:_ 0.000

**Read-only** site attribute. Returns the site height in microns.

**Related Information**

**symmetry**

symmetry {X | Y | R90}

**Read-only** site attribute. Returns the site symmetry.

```
Set by this attribute: lef_library on page 468
```
```
Set by this attribute: lef_library on page 468
```

```
Physical—Site Attributes
```
January 2019 717 Product Version 18.1

**Related Information**

**width**

width _float_

_Default:_ 0.000

**Read-only** site attribute. Returns the site width in microns.

**Related Information**

```
Set by this attribute: lef_library on page 468
```
```
Set by this attribute: lef_library on page 468
```

```
Physical—Slot Attributes
```
January 2019 718 Product Version 18.1

**Slot Attributes**

Contain information about the slotting of the wires in the design. These attributes are created
when the DEF file is read in. The information is based on the SLOTS statement in the DEF file.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a slot attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -slot slot ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/slots/ _slot_

**layer**

layer _string_

**Read-only** slot attribute. Returns the layer associated with this slot.

**Related Information**

**polygons**

polygons **{{** _pt pt pt_ [ _pt_ ] **}** ... **}**

**Read-only** slot attribute. Returns one or more lists. Each list contains a list of coordinates
of at least three points of a polygon that defines a slot. The polygon is generated by
connecting each successive point, and then the first and last points.

**Related Information**

```
Set by this command: read_def
Related attributes: rects on page 719
polygons on page 718
```
```
Set by this command: read_def
```
```
Related attributes: rects on page 719
layer on page 718
```

```
Physical—Slot Attributes
```
January 2019 719 Product Version 18.1

**rects**

rects **{** _rect_ ... **}**

**Read-only** slot attribute. Returns one or more lists. Each list contains the lower left and
upper right coordinates of a rectangular-shaped slot.

**Related Information**

```
Set by this command: read_def
Related attributes: layer on page 718
polygons on page 718
```

```
Physical—Special Net Attributes
```
January 2019 720 Product Version 18.1

**Special Net Attributes**

Contain information about netlist connectivity for nets containing special pins. These
attributes are created when the DEF file is read in. The information is based on the
SPECIALNETS statement in the DEF file.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a specialnet attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -specialnet net ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/specialnet/ _net_

**components**

components **{** _componentName pinName_ {0|1} **}...**

**Read-only** specialnet attribute. Returns one or more lists. Each list contains the special
pin on the net, its corresponding component, and an indication whether the pin is part of a
synthesized scan chain.

**Related Information**

**def_name**

def_name _string_

**Read-only** specialnet attribute. Returns the DEF name of the special net.

**Related Information**

**fixedbump**

fixedbump {false | true}

**Read-only** specialnet attribute. Indicates whether the bump net in the special net can be
reassigned.

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Special Net Attributes
```
January 2019 721 Product Version 18.1

**Related Information**

**Related Information**

**original_name**

original_name _string_

**Read-only** specialnet attribute. Returns the name of the original net that was partitioned
and that includes this special net.

**Related Information**

**path_count**

path_count _integer_

**Read-only** specialnet attribute. Returns the number of paths for this special net. Paths
contain the routing point data in the special wiring statement of the special net that are not
part of the POLYGON or RECT statements.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Special Net Attributes
```
January 2019 722 Product Version 18.1

**path_index**

path_index _integer_

_Default:_ 0

**Read-write** specialnet attribute. Specifies the index of the path of the special net for
which you want to get more information through the path_value attribute.

**Related Information**

**path_value**

path_value _string_

**Read-only** specialnet attribute. Returns the information for the path identified though the
path_index attribute.

**Related Information**

**pattern**

pattern _string_

**Read-only** specialnet attribute. Returns the routing pattern used for this special net. The
routing pattern can be one of the following:

■ BALANCED—Used to minimize skews in timing delays for clock nets.

■ STEINER—Used to minimize net length.

■ TRUNK—Used to minimize delay for global nets.

■ WIREDLOGIC—Used in ECL designs to connect output and mustjoin pins before routing
to the remaining pins.

**Related Information**

```
Sets this attribute: path_value on page 722
```
```
Set by this attribute: path_index on page 722
```
```
Set by this command: read_def
```

```
Physical—Special Net Attributes
```
January 2019 723 Product Version 18.1

**polygons**

polygons **{{** _layer_ **{** _pt pt pt_ [ _pt_ ] **}** ... **}**

**Read-only** specialnet attribute. Returns one or more lists. Each list defines a polygon on
the specified layer that is part of the routing of this special net.

**Related Information**

**properties**

properties **{** _propertyName propertyValue_ **}** ...

**Read-only** specialnet attribute. Returns one or more lists. Each list contains a property
defined for this specialnet, that is, a property name followed by its value.

**Related Information**

**rc_name**

rc_name _string_

**Read-only** specialnet attribute. Returns the name that Genus gave to this specialnet.

**rectangles**

rectangles **{** _layer llx lly urx ury_ **}** ...

**Read-only** specialnet attribute. Returns one or more lists. Each list defines a rectangle
on the specified layer that is part of the routing of this special net.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Special Net Attributes
```
January 2019 724 Product Version 18.1

**source**

source _string_

**Read-only** specialnet attribute. Returns how the net was created. The source can be one
of the following:

■ DIST—Net is the result of adding physical components (that is, components that only
connect to power or ground nets), such as filler cells, well-taps, tie-high and tie-low cells,
and decoupling caps.

■ NETLIST—Net is defined in the original netlist. This is the default value, and is not
normally written out in the DEF file.

■ TEST—Net is part of a scan chain.

■ TIMING—Net represents a logical rather than physical change to netlist, and is used
typically as a buffer for a clock-tree, or to improve timing on long nets.

■ USER—Net is user defined.

**Related Information**

**style**

style {no_value | _integer_ }

**Read-only** specialnet attribute. Returns the index of the style that defines the outer
boundary for this special net wire. The no_value value indicates that the special net does
not use a style.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Special Net Attributes
```
January 2019 725 Product Version 18.1

**type**

type _string_

**Read-only** specialnet attribute. Returns the routing wiring type (cover, fixed, or routed) of
the special net.

**Related Information**

**use**

use _string_

**Read-only** specialnet attribute. Returns the use of the specialnet. Following are the
possible values:

■ ANALOG—Used as an analog signal net.

■ CLOCK—Used as a clock net.

■ GROUND—Used as a ground net.

■ POWER—Used as a power net.

■ RESET—Used as a reset net.

■ SCAN—Used as a scan net.

■ SIGNAL—Used as a digital signal net.

■ TIEOFF—Used as a tie-high or tie-low net.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Special Net Attributes
```
January 2019 726 Product Version 18.1

**voltage**

voltage _float_

**Read-only** specialnet attribute. Returns the voltage of the specialnet.

**Related Information**

**weight**

weight _integer_

**Read-only** specialnet attribute. Returns the weight assigned to the special net.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Style Attributes
```
January 2019 727 Product Version 18.1

**Style Attributes**

Contain information about styles. A style polygon defines a wire’s outer boundary. These
attributes are created when the DEF file is read in. The information is based on the STYLES
statement in the DEF file.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a style attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -style name ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/styles/ _name_

**index**

index _integer_

**Read-only** style attribute. Returns the style index value (number following a STYLE
statement).

**Related Information**

**polygon**

polygon _polygon_

**Read-only** style attribute. Returns a list of coordinates from which the style polygon can
be generated.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Track Attributes
```
January 2019 728 Product Version 18.1

**Track Attributes**

Contain track (or routing grid) information for each layer. These attributes are created when
the DEF file is read in. The information is based on the TRACKS statements in the DEF file.
The names for the objects in the tracks directory are generated based on the layer name and
the routing direction. Y indicates that the track information is for the horizontal direction. X
indicates that the track information is for the vertical direction.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a track attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -track track ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/tracks/ _track_

**count**

count _integer_

**Read-only** track attribute. Returns the number of tracks for the layer identified by the
layer attribute in the routing direction identified by the is_horizontal attribute. This
number corresponds to the value specified for the DO keyword in the TRACKS statement in the
DEF file.

**Example**

The following command shows the number of tracks in the horizontal direction for layer
Metal2:

legacy_genus:/designs/DTMF_CHIP> get_attr count Metal2_Y_5
2410

**Related Information**

**is_horizontal**

is_horizontal {false | true}

**Read-only** track attribute. Indicates for which direction the track information applies. The
direction is determined by the X or Y specification following the TRACKS statement.

```
Set by this command: read_def
```

```
Physical—Track Attributes
```
January 2019 729 Product Version 18.1

**Example**

The following command shows the direction for which the track information applies:

legacy_genus:/designs/DTMF_CHIP> get_attr is_horizontal Metal2_Y_5
true

**Related Information**

**is_used**

is_used {false | true}

**Read-only** track attribute. Indicates whether the track is used during the physical layout
estimation.

**layer**

layer _string_

**Read-only** track attribute. Returns the layer to which the track information applies.

**Example**

The following command shows the layer for which the track information applies:

legacy_genus:/designs/DTMF_CHIP> get_attr layer Metal2_Y_5
Metal2

**Related Information**

**layer_number**

layer_number _integer_

**Read-only** track attribute. Returns the track layer number.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Track Attributes
```
January 2019 730 Product Version 18.1

**macro**

macro _string_

**Read-only** track attribute. Returns the macro associated with these tracks.

**Example**

The following command shows the macro for which the track information applies:

legacy_genus:/designs/DTMF_CHIP> get_attr macro Metal2_Y_5
Y

**Related Information**

**mask**

mask _integer_

**Read-only** track attribute. Returns the mask number used for the first routing track.in case
double- or triple-patterning lithography is used.

**Related Information**

**multiple**

multiple {false | true}

**Read-only** track attribute. Indicates whether there are multiple track definitions for the
same layer.

**same_mask**

same_mask {false | true}

**Read-only** track attribute. Indicates whether all routing tracks use the same mask as the
first track in case double- or triple-patterning lithography is used.

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Track Attributes
```
January 2019 731 Product Version 18.1

**start**

start _float_

**Read-only** track attribute. Returns the X or Y coordinate of the first line. The value will be
an X (Y) coordinate if the is_horizontal attribute is set to false (true).

**Example**

The following command shows the coordinate for which the track information applies:

legacy_genus:/designs/DTMF_CHIP> get_attr start Metal2_Y_5
0.280

**Related Information**

**step**

step _float_

**Read-only** track attribute. Returns the spacing between the tracks.

**Example**

The following command shows the layer for which the track information applies:

legacy_genus:/designs/DTMF_CHIP> get_attr step Metal2_Y_5
0.560

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Via Attributes
```
January 2019 732 Product Version 18.1

**Via Attributes**

Contain information about fixed vias and generated vias. These attributes are created when
the DEF file is read in. The information is based on the VIAS statement in the DEF file. The
via names correspond to the via names specified in the VIAS statement. All vias consist of
shapes on three layers: a cut layer and two routing layers that connect through the cut layer.

A fixed via is defined using rectangles or polygons, and does not use a VIARULE. A
generated via is defined using VIARULE parameters that are derived from a VIARULE
GENERATE statement in the LEF file.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a via attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -via via ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/vias/ _via_

**bottom_layer**

bottom_layer _string_

**Read-only** via attribute. Returns the name of the bottom routing layer associated with the
via.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**cut_cols**

cut_cols _integer_

**Read-only** via attribute. Returns the number of cut columns that make up the via array.

**Note:** This attribute has no value for fixed vias.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Via Attributes
```
January 2019 733 Product Version 18.1

**cut_layer**

cut_layer _string_

**Read-only** via attribute. Returns the name of the cut layer associated with the via.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**cut_pattern**

cut_pattern _string_

**Read-only** via attribute. Returns an ASCII string that represents the cut pattern associated
with the via. A cut pattern is used when some of the cuts are missing from the array of cuts.
When no cut pattern is available, all cuts are assumed to be present.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**cut_rows**

cut_rows _integer_

**Read-only** via attribute. Returns the number of cut rows that make up the via array.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**height**

height _float_

**Read-only** via attribute. Returns the height of the via.

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Via Attributes
```
January 2019 734 Product Version 18.1

**Related Information**

**lef_name**

lef_name _string_

**Read-only** via attribute. Returns the LEF name associated with the via.

**min_route_layer**

min_route_layer _integer_

**Read-only** via attribute. Returns the index value of the bottom routing layer.

**polygons**

polygons **{{** _layer_ mask **{** _pt pt pt_ [ _pt_ ] **}** ... **}**

**Read-only** via attribute. Returns one or more lists. Each list contains a layer name, which
mask for double- or triple-patterning lithography is to be applied to the defined shape, and a
list of coordinates of at least 3 points. A polygon is generated by connecting each successive
point, and then the first and last points.

**Related Information**

**rects**

rects **{{** _layer mask llx lly urx ury_ **}** ... **}**

**Read-only** via attribute. Returns one or more lists. Each list defines the via geometry for
the specified layer: it contains the layer name, which mask for double- or triple-patterning
lithography is to be applied to the defined shape, and the lower left and upper right
coordinates of the via shape. The coordinates are specified in microns and can be floating
numbers.

```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Via Attributes
```
January 2019 735 Product Version 18.1

**Related Information**

**top_layer**

top_layer _string_

**Read-only** via attribute. Returns the name of the top routing layer associated with the via.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**viarule_name**

viarule_name _string_

**Read-only** via attribute. Returns the name of the LEF VIARULE that produced this via.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**width**

width _float_

**Read-only** via attribute. Returns the width of the via.

**Related Information**

**xbottom_enclosure**

xbottom_enclosure _float_

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Via Attributes
```
January 2019 736 Product Version 18.1

**Read-only** via attribute. Returns the required x enclosure (in micron) for the bottom layer.
This enclosure measures the distance in the horizontal direction from the edge of the cut
array to the edge of the bottom metal layer that encloses the cut array.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**xbottom_offset**

xbottom_offset _float_

**Read-only** via attribute. Returns the xoffset of the bottom layer (in micron).

**Note:** This attribute has no value for fixed vias.

**Related Information**

**xcut_size**

xcut_size _float_

**Read-only** via attribute. Returns the required width of the cut layer rectangle (in micron).

**Note:** This attribute has no value for fixed vias.

**Related Information**

**xcut_spacing**

xcut_spacing _float_

**Read-only** via attribute. Returns the required spacing between cuts in the horizontal
direction. The spacing is measured from one cut edge to the next cut edge and is specified
in microns.

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Via Attributes
```
January 2019 737 Product Version 18.1

**Note:** This attribute has no value for fixed vias.

**Related Information**

**xorigin_offset**

xorigin_offset _float_

**Read-only** via attribute. Returns the x offset of the origin of the via shapes (in micron). By
default, the 0,0 origin of the via is the center of the cut array and the enclosing metal
rectangles.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**xtop_enclosure**

xtop_enclosure _float_

**Read-only** via attribute. Returns the required x enclosure for the top layer (in micron). This
enclosure measures the distance in the horizontal direction from the edge of the cut array to
the edge of the top metal layer that encloses the cut array.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**xtop_offset**

xtop_offset _float_

**Read-only** via attribute. Returns the x offset of the top layer (in micron).

**Note:** This attribute has no value for fixed vias.

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Via Attributes
```
January 2019 738 Product Version 18.1

**Related Information**

**ybottom_enclosure**

ybottom_enclosure _float_

**Read-only** via attribute. Returns the required y enclosure for the bottom layer (in micron).
This enclosure measures the distance in the vertical direction from the edge of the cut array
to the edge of the bottom metal layer that encloses the cut array.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**ybottom_offset**

ybottom_offset _float_

**Read-only** via attribute. Returns the y offset of the bottom layer (in micron).

**Note:** This attribute has no value for fixed vias.

**Related Information**

**ycut_size**

ycut_size _float_

**Read-only** via attribute. Returns the required height of the cut layer rectangle (in micron).

**Note:** This attribute has no value for fixed vias.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Via Attributes
```
January 2019 739 Product Version 18.1

**ycut_spacing**

ycut_spacing _float_

**Read-only** via attribute. Returns the required spacing between cuts in the vertical direction.
The spacing is measured from one cut edge to the next cut edge and is specified in microns.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**yorigin_offset**

yorigin_offset _float_

**Read-only** via attribute. Returns they offset of the origin of the via shapes (in micron). By
default, the 0,0 origin of the via is the center of the cut array and the enclosing metal
rectangles.

**Note:** This attribute has no value for fixed vias.

**Related Information**

**ytop_enclosure**

ytop_enclosure _float_

**Read-only** via attribute. Returns the required y enclosure for the top layer (in micron). This
enclosure measures the distance in the vertical direction from the edge of the cut array to the
edge of the top metal layer that encloses the cut array.

**Note:** This attribute has no value for fixed vias.

**Related Information**

```
Set by this command: read_def
```
```
Set by this command: read_def
```
```
Set by this command: read_def
```

```
Physical—Via Attributes
```
January 2019 740 Product Version 18.1

**ytop_offset**

ytop_offset _float_

**Read-only** via attribute. Returns the y offset of the top layer (in micron).

**Note:** This attribute has no value for fixed vias.

**Related Information**

```
Set by this command: read_def
```

```
Physical—SDP Column Attributes
```
January 2019 741 Product Version 18.1

**SDP Column Attributes**

Contains information about a column in the SDP relative placement file.

➤ To set an sdp_column attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design/ sdp_groups -sdp_column sdp_columns/ column ]
```
➤ To get an sdp_column attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ sdp_groups -sdp_column sdp_columns/ column ]
```
These attributes are located in an sdp_columns directory below the following directory:

/designs/ _design_ /sdp_groups/ _sdp_group_ /

As the SDP file can be nested, the sdp_columns directory can be below an _sdp_group_ ,
or below an _sdp_row_.

**flip**

flip {X | Y | XY}

**Read-only** sdp_column attribute. Indicates whether the column is flipped. If no flip value
was specified for the column in the SDP relative placement file, the attribute has no value.

**Related Information**

**index**

index _integer_

_Default:_ 0

**Read-only** sdp_column attribute. Returns the index or position of this column in the row it
belongs to.

**Related Information**

```
Set by this command: read_sdp_file
```
```
Set by this command: read_sdp_file
```

```
Physical—SDP Column Attributes
```
January 2019 742 Product Version 18.1

**justify_by**

justify_by {SW | NW | SE | NE | W | E | N | S | MID}

_Default:_ SW

**Read-only** sdp_column attribute. Returns the justifyBY constraint of the column. If no
constraint value was specified for the column in the SDP relative placement file, the value
defaults to SW.

**Related Information**

**orient**

orient {R0|R90|R180|R270|MX|MY|MY90|MX90}

_Default:_ RO

**Read-only** sdp_column attribute. Returns the orientation of the SDP column. If no
orientation value was specified for the column in the SDP relative placement file, the value
defaults to R0.

**Related Information**

**sdp_group**

sdp_group _string_

**Read-only** sdp_column attribute. Returns the SDP group that this column belongs to.

**sdp_instances**

sdp_instances _list_of_sdp_instances_

**Read-only** sdp_column attribute. Returns the list of SDP instances associated with this
SDP column.

```
Set by this command: read_sdp_file
```
```
Set by this command: read_sdp_file
```

```
Physical—SDP Column Attributes
```
January 2019 743 Product Version 18.1

**sdp_row**

sdp_row _string_

**Read-only** sdp_column attribute. Returns the SDP row that this column belongs to.

**sdp_rows**

sdp_rows _list_of_sdp_rows_

**Read-only** sdp_column attribute. Returns the list of SDP rows associated with this SDP
column.

**size_same**

size_same {false | true}

_Default:_ false

**Read-write** sdp_column attribute. Specifies whether all instances in the column have the
same width as the widest instance in the column.

**Related Information**

**skip_value**

skip_value _integer_

_Default:_ 0

**Read-only** sdp_column attribute. Specifies the number of columns to skip. This attribute
can only have a non-zero value for a column called skip_column_ _x_.

```
Set by this command: read_sdp_file
```

```
Physical—SDP Column Attributes
```
January 2019 744 Product Version 18.1

**Example**

The following example lists the attributes for all columns in row rb. Row rb has two columns
specified in the SDP relative placement file: cb and ca. Genus creates a column instance with
name skip_column_x for each column in the column. Following column cb is column
skip_column_0 (both columns have index 0). Following column ca is skip_column_1
(both columns have index 1). The skip_value for column_skip_0 is 4, which indicates
that there are four empty columns between columns cb and ca.

legacy_genus:/designs/test/sdp_groups/ga/sdp_rows/rb/sdp_columns> ls -al
Total: 5 items
./
ca/ (sdp_column)
All attributes:
flip =
index = 1
justify_by = N
orient =
size_same = false
skip_value = 0
cb/ (sdp_column)
All attributes:
flip = x
index = 0
justify_by = SW
orient =
size_same = false
skip_value = 0
skip_column_0/ (sdp_column)
All attributes:
flip =
index = 0
justify_by = SW
orient =
size_same = false
**skip_value = 4**
skip_column_1/ (sdp_column)
All attributes:
flip =
index = 1
justify_by = SW
orient =
size_same = false
skip_value = 0

**Related Information**

```
Set by this command: read_sdp_file
```

```
Physical—SDP Group Attributes
```
January 2019 745 Product Version 18.1

**SDP Group Attributes**

Contains information about a top SDP group (or datapath structure) in the SDP relative
placement file.

These attributes are read-only attributes, so you cannot set their values.

➤ To get an sdp_group attribute value, type

```
get_attribute attribute_name \
/des*/ design/ sdp_groups/ sdp_group
```
**Note:** These attributes are located at

/designs/design/sdp_groups/ _sdp_group_

**design**

design _design_

**Read-only** sdp_group attribute. Returns the design to which this sdp_group belongs.

**hier_path**

hier_path _string_

**Read-only** sdp_group attribute. Returns the hierarchical path name of the SDP group (or
datapath structure).

**Related Information**

**orient**

orient {R0|R90|R180|R270|MX|MY|MY90|MX90}

_Default:_ RO

**Read-only** sdp_group attribute. Returns the orientation of the SDP group (or datapath
structure). If no orientation value was specified for the SDP group in the SDP relative
placement file, the value defaults to R0.

```
Set by this command: read_sdp_file
```

```
Physical—SDP Group Attributes
```
January 2019 746 Product Version 18.1

**Related Information**

**origin**

origin _x y_

**Read-only** sdp_group attribute. Returns the coordinates of the origin of the SDP group (or
datapath structure).

**Related Information**

**sdp_columns**

sdp_columns _list_of_sdp_columns_

**Read-only** sdp_group attribute. Returns the list of SDP columns in this SDP group.This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**sdp_rows**

sdp_rows _list_of_sdp_rows_

**Read-only** sdp_group attribute. Returns the list of SDP rows in this SDP group.This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

```
Set by this command: read_sdp_file
```
```
Set by this command: read_sdp_file
```

```
Physical—SDP Instance Attributes
```
January 2019 747 Product Version 18.1

**SDP Instance Attributes**

Contain information about an instance in the SDP file.

➤ To set an sdp_instance attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design/ sdp_groups -sdp_instance sdp_instances/ instance ]
```
➤ To get an sdp_instance attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ sdp_groups -sdp_instance sdp_instances/ instance ]
```
These attributes are located in the sdp_instances directory below the following directory:

/designs/design/sdp_groups/ _sdp_group_ /

As SDP instances can part of a column or row, the instances directory can be below an
_sdp_column_ , or below an _sdp_row_.

**flip**

flip {X | Y | XY}

**Read-only** sdp_instance attribute. Indicates whether the instance is flipped. If no flip
value was specified for the instance in the SDP file, the attribute has no value.

**Related Information**

**index**

index _integer_

_Default:_ 0

**Read-only** sdp_instance attribute. Returns the index or position of the instance in the row
or column to which the instance belongs.

**Related Information**

```
Set by this command: read_sdp_file
```
```
Set by this command: read_sdp_file
```

```
Physical—SDP Instance Attributes
```
January 2019 748 Product Version 18.1

**instance**

instance _string_

**Read-only** sdp_instance attribute. Returns the full path name of the instance.

**Related Information**

**justify_by**

justify_by {SW | NW | SE | NE | W | E | N | S | MID}

_Default:_ SW

**Read-only** sdp_instance attribute. Returns the justifyBY constraint of the instance. If no
constraint value was specified for the instance in the SDP file, the value defaults to SW.

**Related Information**

**orient**

orient {R0|R90|R180|R270|MX|MY|MY90|MX90}

_Default:_ RO

**Read-only** sdp_column attribute. Returns the orientation of the SDP instance. If no
orientation value was specified for the instance in the SDP file, the value defaults to R0.

**Related Information**

**sdp_column**

sdp_column _sdp_column_

**Read-only** sdp_instance attribute. Returns the SDP column that this SDP instance
belongs to.

```
Set by this command: read_sdp_file
```
```
Set by this command: read_sdp_file
```
```
Set by this command: read_sdp_file
```

```
Physical—SDP Instance Attributes
```
January 2019 749 Product Version 18.1

**sdp_row**

sdp_row _sdp_row_

**Read-only** sdp_instance attribute. Returns the SDP row that this SDP instance belongs
to.

**size_fixed**

size_fixed {false | true}

_Default:_ false

**Read-write** sdp_instance attribute. Specifies whether the size of the instance can be
modified during incremental optimization. By default, the size can be modified.

**Related Information**

**skip_value**

skip_value _integer_

_Default:_ 0

**Read-only** sdp_instance attribute. Specifies the number of rows or columns to skip
between two instances. This attribute can only have a non-zero value for an instance called
skip_instance_ _x_.

```
Set by this command: read_sdp_file
```

```
Physical—SDP Instance Attributes
```
January 2019 750 Product Version 18.1

**Example**

The following example lists the attributes for all instances in row ra. Row ra has two
instances specified in the SDP file: st_box1_g1 and st_box1_g2. Genus creates an
instance with name skip_instance_x for each instance in the row. Following instance
st_box1_g1 is instance skip_instance_0 (both instances have index 0). Following
instance st_box1_g2 is skip_instance_0 (both instances have index 1). The
skip_value for skip_instance_0 is 3, which indicates that there are three empty places
between instances st_box1_g1 and st_box1_g2.

legacy_genus:/designs/test/sdp_groups/ga/sdp_columns/cb/sdp_rows/ra/
sdp_instances> ls -al
Total: 5 items
./
skip_instance_0 (sdp_instance)
All attributes:
index = 0
instance =
justify_by = SW
size_fixed = false
**skip_value = 3**
skip_instance_1 (sdp_instance)
All attributes:
index = 1
instance =
justify_by = SW
size_fixed = false
skip_value = 0
st_box1_g1 (sdp_instance)
All attributes:
index = 0
instance = /designs/test/instances_hier/st/instances_hier/box1
instances_comb/g1
justify_by = SW
size_fixed = false
skip_value = 0
st_box2_g1 (sdp_instance)
All attributes:
index = 1
instance = /designs/test/instances_hier/st/instances_hier/box2/
instances_comb/g1
justify_by = SW
size_fixed = false
skip_value = 0

**Related Information**

```
Set by this command: read_sdp_file
```

```
Physical—SDP Row Attributes
```
January 2019 751 Product Version 18.1

**SDP Row Attributes**

Contains information about a row in the SDP file.

➤ To set an sdp_row attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design/ sdp_groups -sdp_row sdp_rows/ row ]
```
➤ To get an sdp_row attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ sdp_groups -sdp_row sdp_rows/ row ]
```
These attributes are located in an sdp_rows directory below the following directory:

/designs/ _design_ /sdp_groups/ _sdp_group_ /

As the SDP file can be nested, the sdp_rows directory can be below an _sdp_group_ , or
below an _sdp_column_.

**flip**

flip {X | Y | XY}

_Default:_

**Read-only** sdp_row attribute. Indicates whether the SDP row is flipped. If no flip value was
specified for the row in the SDP file, the attribute has no value.

**Related Information**

**index**

index _integer_

_Default:_ 0

**Read-only** sdp_row attribute. Returns the index or position of this row in the column it
belongs to.

**Related Information**

```
Set by this command: read_sdp_file
```
```
Set by this command: read_sdp_file
```

```
Physical—SDP Row Attributes
```
January 2019 752 Product Version 18.1

**justify_by**

justify_by {SW | NW | SE | NE | W | E | N | S | MID}

_Default:_ SW

**Read-only** sdp_row attribute. Returns the justifyBY constraint of the row. If no constraint
value was specified for the row in the SDP file, the value defaults to SW.

**Related Information**

**orient**

orient {R0|R90|R180|R270|MX|MY|MY90|MX90}

_Default:_ RO

**Read-only** sdp_row attribute. Returns the orientation of the SDP row. If no orientation value
was specified for the row in the SDP file, the value defaults to R0.

**Related Information**

**sdp_column**

sdp_column _sdp_column_

**Read-only** sdp_row attribute. Returns the SDP column that this SDP row belongs to.

**sdp_columns**

sdp_columns _list_of_sdp_columns_

**Read-only** sdp_row attribute. Returns the list of SDP columns associated with this SDP
row. This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

```
Set by this command: read_sdp_file
```
```
Set by this command: read_sdp_file
```

```
Physical—SDP Row Attributes
```
January 2019 753 Product Version 18.1

**sdp_group**

sdp_group _sdp_group_

**Read-only** sdp_row attribute. Returns the SDP group that this SDP row belongs to.

**sdp_instances**

sdp_instances _list_of_sdp_instances_

**Read-only** sdp_row attribute. Returns the list of SDP instances associated with this SDP
row. This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**size_same**

size_same {false | true}

_Default:_ false

**Read-write** sdp_row attribute. Specifies whether all instances in the row have the same
width as the widest instance in the row.

**Related Information**

**skip_value**

skip_value _integer_

_Default:_ 0

**Read-only** sdp_row attribute. Specifies the number of rows to skip. This attribute can only
have a non-zero value for a column called skip_row_x.

```
Set by this command: read_sdp_file
```

```
Physical—SDP Row Attributes
```
January 2019 754 Product Version 18.1

**Example**

The following example lists the attributes for all rows in column cb. Column cb has two rows
specified in the SDP file: rb and ra. Genus creates a row instance with name skip_row_x
for each row in the column. Following row rb is row skip_row_0 (both rows have index 0).
Following row ra is skip_row_1 (both rows have index 1). The skip_value for
skip_row_0 is 4, which indicates that there are four empty rows between rows rb and ra.

legacy_genus:/designs/test/sdp_groups/ga/sdp_columns/cb/sdp_rows> ls -al
Total: 5 items
./
ra/ (sdp_row)
All attributes:
flip =
index = 1
justify_by = N
orient =
size_same = false
skip_value = 0
rb/ (sdp_row)
All attributes:
flip = y
index = 0
justify_by = SW
orient =
size_same = false
skip_value = 0
skip_row_0/ (sdp_row)
All attributes:
flip =
index = 0
justify_by = SW
orient =
size_same = false
**skip_value = 4**
skip_row_1/ (sdp_row)
All attributes:
flip =
index = 1
justify_by = SW
orient =
size_same = false
skip_value = 0

**Related Information**

```
Set by this command: read_sdp_file
```

```
Physical—SDP Row Attributes
```
January 2019 755 Product Version 18.1


```
Physical—SDP Row Attributes
```
January 2019 756 Product Version 18.1


January 2019 757 Product Version 18.1

# 9

## Design for Manufacturing

**List**
**_Root Attributes_**

■ optimize_yield on page 758

**_Design Attributes_**

■ yield on page 759


```
Design for Manufacturing—Root Attributes
```
January 2019 758 Product Version 18.1

**Root Attributes**

Contain information about all loaded designs. The root object is identified by a forward slash
(/).

➤ To set a root attribute, type

```
set_attribute attribute_name attribute_value /
```
➤ To get a root attribute value, type

```
get_attribute attribute_name /
```
**optimize_yield**

optimize_yield {false | true}

_Default_ : false

**Read-write** root attribute. Sets Genus into yield optimization mode. You must set this
attribute to true to use the design for manufacturing (DFM) flow.

**Related Information**

```
Affects these commands: report gates -yield
report yield
Affects this attribute: yield on page 759
```

```
Design for Manufacturing—Design Attributes
```
January 2019 759 Product Version 18.1

**Design Attributes**

Contain information about the specified design.

➤ To set a design attribute, type

```
set_attribute attribute_name attribute_value /designs/ design
or
set_attribute attribute_name attribute_value [find /des* -design name ]
```
➤ To get a design attribute value, type

```
get_attribute attribute_name design
```
**yield**

yield _number_

**Read-only** design attribute. Returns the total yield for the design.

**Example**

The following example finds the yield for the design penny:

legacy_genus:> get_attribute yield [find. -design penny]

0.999983594076

**Related Information**

```
Affected by this command: read_dfm
Affects these commands: report gates -yield
report yield
```

```
Design for Manufacturing—Design Attributes
```
January 2019 760 Product Version 18.1


January 2019 761 Product Version 18.1

# 10

## Constraint

**List**
**_Root Attributes_**

■ aae_enabled on page 774

■ aocv_library on page 774

■ auto_library_domain on page 774

■ auto_library_domain_threshold on page 775

■ case_analysis_multi_driver_propagation on page 775

■ case_analysis_propagation_for_icg on page 776

■ case_analysis_sequential_propagation on page 777

■ convert_rising_falling_arcs_to_combo_arcs on page 777

■ define_clock_with_new_cost_group on page 778

■ drc_first on page 778

■ drc_max_cap_first on page 779

■ drc_max_fanout_first on page 780

■ drc_max_trans_first on page 782

■ enable_break_timing_paths_by_mode on page 783

■ enable_data_check on page 784

■ fix_min_drcs on page 785

■ ignore_scan_combinational_arcs on page 785

■ lbr_clock_isolation_support on page 785

■ lbr_convert_n_piece_cap_to_2_piece on page 786

■ lbr_infer_cap_range_from_dynamic_pincap_model on page 786


```
Constraint—List
```
January 2019 762 Product Version 18.1

■ link_library on page 786

■ ocv_mode on page 786

■ operating_conditions on page 787

■ override_library_max_drc on page 787

■ phys_socv on page 788

■ report_logic_levels_histogram_fixed_depth on page 788

■ scale_factor_group_path_weights on page 788

■ sdc_filter_match_more_slashes on page 789

■ sdc_flat_view_default on page 789

■ sdc_match_more_slashes on page 789

■ support_combo_clock on page 790

■ target_library on page 790

■ tim_ignore_data_check_for_non_endpoint_pins on page 791

■ time_recovery_arcs on page 791

■ timing_analysis_type on page 792

■ timing_disable_non_sequential_checks on page 793

■ timing_enable_sr_latch_preset_clear_arcs on page 794

■ timing_library_lookup_drv_per_frequency on page 795

■ timing_no_path_segmentation on page 796

■ timing_nsigma_multiplier on page 797

■ timing_report_enable_common_header on page 797

■ timing_report_endpoint_fields on page 797

■ timing_report_load_unit on page 798

■ timing_report_path_type on page 798

■ timing_report_time_unit on page 799

■ timing_report_unconstrained on page 799

■ timing_spatial_derate_chip_size on page 799


```
Constraint—List
```
January 2019 763 Product Version 18.1

■ use_multi_clks_latency_uncertainty_optimize on page 800

■ use_multi_clks_latency_uncertainty_report on page 800

■ wireload_mode on page 801

■ wireload_selection on page 802

■ write_sdc_use_libset_name_set_dont_use on page 803

**_Library Domain Attributes_**

■ aocv_library on page 804

■ link_library on page 804

■ target_library on page 805

**_Design Attributes_**

■ cell_delay_multiplier on page 806

■ cell_min_delay_multiplier on page 807

■ early_fall_cell_check_derate_factor on page 807

■ early_fall_clk_cell_derate_factor on page 808

■ early_fall_clk_net_delta_derate_factor on page 808

■ early_fall_clk_net_derate_factor on page 808

■ early_fall_data_cell_derate_factor on page 808

■ early_fall_data_net_delta_derate_factor on page 809

■ early_fall_data_net_derate_factor on page 809

■ early_rise_cell_check_derate_factor on page 809

■ early_rise_clk_cell_derate_factor on page 809

■ early_rise_clk_net_delta_derate_factor on page 810

■ early_rise_clk_net_derate_factor on page 810

■ early_rise_data_cell_derate_factor on page 810

■ early_rise_data_net_delta_derate_factor on page 811

■ early_rise_data_net_derate_factor on page 811


```
Constraint—List
```
January 2019 764 Product Version 18.1

■ force_wireload on page 812

■ ideal_seq_async_pins on page 813

■ ignore_library_drc on page 814

■ ignore_library_max_fanout on page 815

■ latch_borrow on page 816

■ latch_max_borrow on page 818

■ latch_max_borrow_by_mode on page 819

■ late_fall_clk_net_delta_derate_factor on page 820

■ late_fall_clk_net_derate_factor on page 821

■ late_fall_data_net_delta_derate_factor on page 821

■ late_fall_data_net_derate_factor on page 822

■ late_rise_clk_net_delta_derate_factor on page 822

■ late_rise_clk_net_derate_factor on page 823

■ late_rise_data_net_delta_derate_factor on page 823

■ late_rise_data_net_derate_factor on page 824

■ max_capacitance on page 825

■ max_fanout on page 826

■ max_transition on page 827

■ timing_disable_internal_inout_net_arcs on page 828

**_Mode Attributes_**

■ default on page 829

**_Instance Attributes_**

■ cell_delay_multiplier on page 830

■ cell_min_delay_multiplier on page 831

■ disabled_arcs on page 832


```
Constraint—List
```
January 2019 765 Product Version 18.1

■ disabled_arcs_by_mode on page 833

■ early_fall_cell_check_derate_factor on page 834

■ early_fall_clk_cell_derate_factor on page 834

■ early_fall_data_cell_derate_factor on page 834

■ early_rise_cell_check_derate_factor on page 834

■ early_rise_clk_cell_derate_factor on page 834

■ early_rise_data_cell_derate_factor on page 835

■ hard_region on page 836

■ latch_borrow on page 836

■ latch_borrow_by_mode on page 838

■ latch_max_borrow on page 839

■ latch_max_borrow_by_mode on page 841

■ late_fall_cell_check_derate_factor on page 842

■ late_fall_clk_cell_derate_factor on page 842

■ late_fall_data_cell_derate_factor on page 842

■ late_rise_cell_check_derate_factor on page 843

■ late_rise_clk_cell_derate_factor on page 843

■ late_rise_data_cell_derate_factor on page 843

**_Pin Attributes_**

■ break_timing_paths on page 844

■ break_timing_paths_by_mode on page 846

■ clock_hold_uncertainty on page 847

■ clock_hold_uncertainty_by_mode on page 848

■ clock_network_early_latency on page 849

■ clock_network_early_latency_by_mode on page 851

■ clock_network_late_latency on page 853


```
Constraint—List
```
January 2019 766 Product Version 18.1

■ clock_network_late_latency_by_mode on page 855

■ clock_setup_uncertainty on page 857

■ clock_setup_uncertainty_by_mode on page 858

■ clock_source_early_latency on page 859

■ clock_source_early_latency_by_mode on page 860

■ clock_source_late_latency on page 862

■ clock_source_late_latency_by_mode on page 864

■ hold_uncertainty on page 865

■ hold_uncertainty_by_clock on page 866

■ ideal_driver on page 867

■ ideal_network on page 868

■ latch_max_borrow on page 869

■ latch_max_borrow_by_mode on page 870

■ min_pulse_width on page 871

■ min_pulse_width_by_mode on page 872

■ network_early_latency_by_clock on page 873

■ network_late_latency_by_clock on page 875

■ network_early_latency_by_clock on page 873

■ network_late_latency_by_clock on page 875

■ network_latency_fall_max on page 877

■ network_latency_fall_min on page 878

■ network_latency_rise_max on page 879

■ network_latency_rise_min on page 880

■ setup_uncertainty on page 881

■ setup_uncertainty_by_clock on page 881

■ source_early_latency_by_clock on page 882

■ source_late_latency_by_clock on page 884


```
Constraint—List
```
January 2019 767 Product Version 18.1

■ source_latency_early_fall_max on page 886

■ source_latency_early_fall_min on page 886

■ source_latency_early_rise_max on page 887

■ source_latency_early_rise_min on page 888

■ source_latency_late_fall_max on page 889

■ source_latency_late_fall_min on page 890

■ source_latency_late_rise_max on page 891

■ source_latency_late_rise_min on page 892

■ timing_case_logic_value on page 893

■ timing_case_logic_value_by_mode on page 894

**_Net Attributes_**

■ hdl_type on page 896

■ resistance on page 896

**_Fnet Attributes_**

■ resistance on page 897

**_Port Attributes_**

■ break_timing_paths on page 898

■ break_timing_paths_by_mode on page 899

■ clock_hold_uncertainty on page 901

■ clock_hold_uncertainty_by_mode on page 902

■ clock_network_early_latency on page 903

■ clock_network_early_latency_by_mode on page 905

■ clock_network_late_latency on page 907

■ clock_network_late_latency_by_mode on page 909

■ clock_setup_uncertainty on page 911


```
Constraint—List
```
January 2019 768 Product Version 18.1

■ clock_setup_uncertainty_by_mode on page 913

■ clock_source_early_latency on page 914

■ clock_source_early_latency_by_mode on page 916

■ clock_source_late_latency on page 918

■ clock_source_late_latency_by_mode on page 920

■ drive_resistance_fall_max on page 922

■ drive_resistance_fall_min on page 922

■ drive_resistance_rise_max on page 922

■ drive_resistance_rise_min on page 922

■ driver_from_pin_fall_max on page 922

■ driver_from_pin_fall_min on page 923

■ driver_from_pin_rise_max on page 923

■ driver_from_pin_rise_min on page 923

■ driver_ignore_drc on page 923

■ driver_input_slew_fall_to_fall_max on page 923

■ driver_input_slew_fall_to_fall_min on page 924

■ driver_input_slew_fall_to_rise_max on page 924

■ driver_input_slew_fall_to_rise_min on page 924

■ driver_input_slew_rise_to_fall_max on page 924

■ driver_input_slew_rise_to_fall_min on page 924

■ driver_input_slew_rise_to_rise_max on page 925

■ driver_input_slew_rise_to_rise_min on page 925

■ driver_pin_fall_max on page 925

■ driver_pin_fall_min on page 925

■ driver_pin_rise_max on page 926

■ driver_pin_rise_min on page 926

■ external_capacitance_max on page 926


```
Constraint—List
```
January 2019 769 Product Version 18.1

■ external_capacitance_min on page 926

■ external_driven_pin_fall on page 926

■ external_driven_pin_rise on page 927

■ external_driver on page 927

■ external_driver_from_pin on page 928

■ external_driver_input_slew on page 929

■ external_fanout_load on page 929

■ external_non_tristate_drivers on page 930

■ external_pin_cap on page 930

■ external_resistance on page 930

■ external_wire_cap on page 931

■ external_wire_res on page 931

■ external_wireload_fanout on page 932

■ external_wireload_model on page 932

■ fixed_slew on page 933

■ hold_uncertainty on page 934

■ hold_uncertainty_by_clock on page 935

■ ideal_driver on page 936

■ ideal_network on page 936

■ ignore_external_driver_drc on page 937

■ input_slew_max_fall on page 937

■ input_slew_max_rise on page 938

■ input_slew_min_fall on page 938

■ input_slew_min_rise on page 938

■ max_capacitance on page 939

■ max_fanout on page 940

■ max_transition on page 941


```
Constraint—List
```
January 2019 770 Product Version 18.1

■ min_pulse_width on page 941

■ min_pulse_width_by_mode on page 942

■ network_early_latency_by_clock on page 943

■ network_late_latency_by_clock on page 945

■ network_latency_fall_max on page 947

■ network_latency_fall_min on page 948

■ network_latency_rise_max on page 949

■ network_latency_rise_min on page 950

■ setup_uncertainty on page 951

■ setup_uncertainty_by_clock on page 951

■ source_early_latency_by_clock on page 953

■ source_late_latency_by_clock on page 955

■ source_latency_early_fall_max on page 957

■ source_latency_early_fall_min on page 958

■ source_latency_early_rise_max on page 959

■ source_latency_early_rise_min on page 960

■ source_latency_late_fall_max on page 961

■ source_latency_late_fall_min on page 962

■ source_latency_late_rise_max on page 963

■ source_latency_late_rise_min on page 964

■ timing_case_logic_value on page 965

■ timing_case_logic_value_by_mode on page 966

**_Subdesign Attributes_**

■ force_wireload on page 968

■ hard_region on page 969


```
Constraint—List
```
January 2019 771 Product Version 18.1

**_Clock Attributes_**

■ clock_hold_uncertainty on page 970

■ clock_network_early_latency on page 971

■ clock_network_late_latency on page 972

■ clock_setup_uncertainty on page 974

■ clock_source_early_latency on page 975

■ clock_source_late_latency on page 977

■ comment on page 978

■ hold_uncertainty on page 979

■ ideal_transition_max_fall on page 979

■ ideal_transition_max_rise on page 979

■ ideal_transition_min_fall on page 980

■ ideal_transition_min_rise on page 980

■ inverted_sources on page 980

■ is_combinational_source_path on page 980

■ latch_max_borrow on page 981

■ max_capacitance_clock_path_fall on page 981

■ max_capacitance_clock_path_rise on page 981

■ max_capacitance_data_path_fall on page 981

■ max_capacitance_data_path_rise on page 982

■ max_transition_clock_path_fall on page 982

■ max_transition_clock_path_rise on page 982

■ max_transition_data_path_fall on page 982

■ max_transition_data_path_rise on page 982

■ min_pulse_width on page 982

■ network_latency_fall_max on page 983

■ network_latency_fall_min on page 984


```
Constraint—List
```
January 2019 772 Product Version 18.1

■ network_latency_rise_max on page 985

■ network_latency_rise_min on page 986

■ non_inverted_sources on page 986

■ slew on page 987

■ source_latency_early_fall_max on page 988

■ source_latency_early_fall_min on page 989

■ source_latency_early_rise_max on page 990

■ source_latency_early_rise_min on page 991

■ source_latency_late_fall_max on page 992

■ source_latency_late_fall_min on page 993

■ source_latency_late_rise_max on page 994

■ source_latency_late_rise_min on page 995

**_Cost Group Attributes_**

■ weight on page 996

**_Exception Attributes_**

■ comment on page 997

■ max on page 998

■ no_compress on page 998

■ user_priority on page 998

**_External Delay Attributes_**

■ clock_network_latency_included on page 1000

■ clock_source_latency_included on page 1001

**_inst Attributes_**

■ box_has_aocv_derate on page 1002


```
Constraint—List
```
January 2019 773 Product Version 18.1

■ box_has_ocv_derate on page 1002


```
Constraint—Root Attributes
```
January 2019 774 Product Version 18.1

**Root Attributes**

Contain information about all loaded designs. The root object is identified by a forward slash
(/).

➤ To set a root attribute, type

```
set_attribute attribute_name attribute_value /
```
➤ To get a root attribute value, type

```
get_attribute attribute_name /
```
**aae_enabled**

aae_enabled _integer_

_Default:_ 0

**Read-write** root attribute. Enables the accurate delay calculation delay engine.

**aocv_library**

aocv_library _string_

_Default:_ {}

**Read-write** root attribute. Specifies the list of advanced on-chip variation (AOCV) libraries.

**Related Information**

**auto_library_domain**

auto_library_domain {false | true}

_Default_ : false

**Read-write** root attribute. Enables automatic library_domain creation. A library domain will
be created based on the nominal condition in the .lib. All libraries characterized for the same
nominal condition will than be associated with that library domain. The library domain creation
can further be controlled by the auto_library_domain_threshold attribute.

```
Related attribute: (root) aocv_library on page 804
```

```
Constraint—Root Attributes
```
January 2019 775 Product Version 18.1

**Related Information**

**auto_library_domain_threshold**

auto_library_domain_threshold _float_

_Default_ : 1e-6

**Read-write** root attribute. Specifies the maximum voltage difference allowed between two
libraries with the same nominal condition to be part of the same library domain. If the
threshold is exceeded, the libraries must be assigned to different library domains.

**Related Information**

**case_analysis_multi_driver_propagation**

case_analysis_multi_driver_propagation {favor_neither | favor_0 | favor_1 | none}

_Default:_ favor_neither

**Read-write** root attribute. Controls how case analysis values are propagated across nets
that have multiple drivers. There are four possible settings:

■ none: If one or more of the drivers of a multi-driven net are determined to be logic
constants for the purposes of timing case analysis, then the constant value is not
propagated to the loads of the net.

The following three settings will cause Genus to propagate a timing case logic constant value
to the loads of a multi-driven net. The following settings affect how Genus behaves when one
or more drivers has a value of 1 and one or more drivers has a value of 0 (conflicting case
values).

■ favor_0: The conflict is resolved by propagating a case value of 0 to the loads.

■ favor_1: The conflict is resolved by propagating a case value of 1 to the loads.

■ favor_neither: The conflict is resolved by not propagating a case value to the loads.

```
Related attribute: auto_library_domain_threshold on page 775
```
```
Related attribute: auto_library_domain on page 774
```

```
Constraint—Root Attributes
```
January 2019 776 Product Version 18.1

**Example**

The following example shows how the various settings will affect the computation of a timing
case value at the loads of the net In a case with a net with four drivers:

■ none

```
driver case values load case value
--------------------------------------
x1xx x
11xx x
0xxx x
1x00 x
```
■ favor_0

```
driver case values load case value
--------------------------------------
x1xx 1
11xx 1
0xxx 0
1x00 0<--
```
■ favor_1

```
driver case values load case value
--------------------------------------
x1xx 1
11xx 1
0xxx 0
1x00 1<--
```
■ favor_neither

```
driver case values load case value
--------------------------------------
x1xx 1
11xx 1
0xxx 0
1x00 x<--
```
**case_analysis_propagation_for_icg**

case_analysis_propagation_for_icg {false| always | is_seq_propagation}

_Default_ : false

**Read-write** root attribute. Indicates whether timing case analysis should propagate logic
constants through integrated clock-gating (ICG) cells.

If you set this attribute to always, the logic constants will always be propagated.

If you set this attribute to is_seq_propagation, the logic constants will only be propagated
if the case_analysis_sequential_propagation attribute is set to true.


```
Constraint—Root Attributes
```
January 2019 777 Product Version 18.1

**Note:** This attribute applies only to integrated clock-gating cells without statetable group.

**case_analysis_sequential_propagation**

case_analysis_sequential_propagation {false | true}

_Default_ : false

**Read-write** root attribute. Indicates whether timing case analysis should propagate logic
constants through sequential cells.

**Example**

legacy_genus:/> set_attribute case_analysis_sequential_propagation false /

**change_cap_precision**

change_cap_precision {0 | 1 | false | true}

_Default_ : false

**Read-write** root attribute. Changes the default capacitance value to 0.001ff.

**Example**

genus@root:/> set_db / .change_cap_precision true

**convert_rising_falling_arcs_to_combo_arcs**

convert_rising_falling_arcs_to_combo_arcs {false| true}

_Default_ : false

**Read-write** root attribute. Controls whether to convert the rising or falling edge arcs of
non-clocked pins having no valid setup arc to combinational arcs.

If set to false, the tool will treat the non-clocked pin with the clock-edge arcs as a clock pin,
and the cell will be treated as sequential cell.

If set to true, the tool will convert the rising or falling edge arcs of non-clocked pins having
no valid setup arc to combinational arcs, and the libcell will be treated as a combinational cell.


```
Constraint—Root Attributes
```
January 2019 778 Product Version 18.1

**define_clock_with_new_cost_group**

define_clock_with_new_cost_group {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether a new cost group can be created for each clock
defined with the define_clock command. Set this attribute to true to create cost groups.

**Related Information**

**drc_first**

drc_first {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to give _all_ design rule constraints higher
priority than the timing constraints.

The design rule constraints are optimized in the following order:

**1.** max_transition
**2.** max_capacitance
**3.** max_fanout

**Related Information**

```
Affects these commands: define_clock
report_timing
syn_generic
syn_map
syn_opt
```
```
Affects these commands: report design_rules
report timing
syn_opt
```

```
Constraint—Root Attributes
```
January 2019 779 Product Version 18.1

**drc_max_cap_first**

drc_max_cap_first {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to give the maximum capacitance cost higher
priority than the timing constraints.

To optimize the maximum capacitance cost before the timing constraints, set the drc_first
attribute to false and this attribute to true. In this case, the two other design rule
constraints are optimized after the timing constraints have been taken into account.

**Note:** If you set the drc_max_cap_first, drc_max_fanout_first, and
drc_max_trans_first attributes to true, all design rule constraints are optimized before
the timing constraints and they are optimized in the following order:

**1.** max_transition
**2.** max_capacitance
**3.** max_fanout

```
Related attributes: drc_max_cap_first on page 779
drc_max_fanout_first on page 780
drc_max_trans_first on page 782
ignore_library_drc on page 814
map_drc_first on page 1132
(design) max_capacitance on page 825
(libpin) max_capacitance on page 364
(port) max_capacitance on page 939
(design) max_fanout on page 826
(libpin) max_fanout on page 364
(port) max_fanout on page 940
(design) max_transition on page 941
(libpin) max_transition on page 365
(port) max_transition on page 941
```

```
Constraint—Root Attributes
```
January 2019 780 Product Version 18.1

**Related Information**

**drc_max_fanout_first**

drc_max_fanout_first {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to give the maximum fanout cost higher priority
than the timing constraints.

To optimize the maximum fanout cost before the timing constraints, set the drc_first
attribute to false and this attribute to true. In this case, the two other design rule
constraints are optimized after the timing constraints have been taken into account.

```
Affects these commands: report design_rules
```
```
report timing
syn_opt
Affected by this attribute: drc_first on page 778
Related attributes: drc_max_fanout_first on page 780
drc_max_trans_first on page 782
ignore_library_drc on page 814
(design) max_capacitance on page 825
(libpin) max_capacitance on page 364
(port) max_capacitance on page 939
(design) max_fanout on page 826
(libpin) max_fanout on page 364
(port) max_fanout on page 940
(design) max_transition on page 941
(libpin) max_transition on page 365
(port) max_transition on page 941
```

```
Constraint—Root Attributes
```
January 2019 781 Product Version 18.1

**Note:** If you set the drc_max_cap_first, drc_max_fanout_first, and
drc_max_trans_first attributes to true, all design rule constraints are optimized before
the timing constraints and in the following order:

**1.** max_transition
**2.** max_capacitance
**3.** max_fanout

**Related Information**

```
Affects these commands: report design_rules
report timing
syn_opt
Affected by this attribute: drc_first on page 778
Related attributes: drc_max_cap_first on page 779
drc_max_trans_first on page 782
ignore_library_drc on page 814
(design) max_capacitance on page 825
(libpin) max_capacitance on page 364
(port) max_capacitance on page 939
(design) max_fanout on page 826
(libpin) max_fanout on page 364
(port) max_fanout on page 940
(design) max_transition on page 941
(libpin) max_transition on page 365
(port) max_transition on page 941
```

```
Constraint—Root Attributes
```
January 2019 782 Product Version 18.1

**drc_max_trans_first**

drc_max_trans_first {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to consider the maximum transition cost
before the timing constraints.

To optimize the maximum transition cost before the timing constraints, set the drc_first
attribute to false and this attribute to true. In this case, the two other design rule
constraints are optimized after the timing constraints have been taken into account.

**Note:** If you set the drc_max_cap_first, drc_max_fanout_first, and
drc_max_trans_first attributes to true, the design rule constraints are optimized in the
following order:

**1.** max_transition
**2.** max_capacitance
**3.** max_fanout

**Related Information**

```
Affects these commands: report design_rules
report timing
syn_opt
Affected by this attribute: drc_first on page 778
Related attributes: drc_max_cap_first on page 779
drc_max_fanout_first on page 780
ignore_library_drc on page 814
(design) max_capacitance on page 825
(libpin) max_capacitance on page 364
(port) max_capacitance on page 939
(design) max_fanout on page 826
(libpin) max_fanout on page 364
(port) max_fanout on page 940
(design) max_transition on page 941
```

```
Constraint—Root Attributes
```
January 2019 783 Product Version 18.1

**enable_break_timing_paths_by_mode**

enable_break_timing_paths_by_mode {true | false}

_Default_ : true

**Read-write** root attribute. When in multi mode, indicates whether timing paths can be
broken by mode to honour different timing constraints by mode, such as clock gating checks.

```
Tip
```
```
Do not set this attribute to false unless the tool issued a warning message that
instructs you to change the setting.
```
**Related Information**

```
(libpin) max_transition on page 365
(port) max_transition on page 941
```
```
Affects these commands: report_clocks
report_qor
read_sdc
report_timing
write_sdc
write_script
Related commands: multi_cycle
path_adjust
path_delay
path_disable
specify_paths
Related attributes: (pin) break_timing_paths on page 844
(port) break_timing_paths on page 898
(instance) disabled_arcs on page 832
(pin) timing_case_computed_value_by_mode on
page 1416
```

```
Constraint—Root Attributes
```
January 2019 784 Product Version 18.1

**enable_data_check**

enable_data_check {true | false}

_Default:_ true

**Read-write** root attribute. When set to true, the data-to-data checks (specified through the
set_data_check SDC command or in the library) are enabled.

**Note:** You should set this attribute before reading in the design.

**Related Information**

```
(instance) timing_case_disabled_arcs on page 1363
(instance) timing_case_disabled_arcs_by_mode on
page 1364
(pin) timing_case_logic_value on page 893
(port) timing_case_logic_value on page 965
```
```
Affects these commands: report_timing
syn_generic
syn_map
syn_opt
Affects these attributes: (pin) has_min_delay on page 1398
(port) has_min_delay on page 1437
(pin) min_slew on page 1402
(port) min_slew on page 1440
(pin) min_timing_arcs on page 1403
Related attributes: timing_disable_non_sequential_checks on page 793
(libarc) type on page 411
```

```
Constraint—Root Attributes
```
January 2019 785 Product Version 18.1

**fix_min_drcs**

fix_min_drcs {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, fixes the minimum design rule costs based
on calculations in the library. Specifically, Genus fixes the minimum capacitance, minimum
transition, and minimum fanout design rule violations by resizing the driver and its loads.

**Related Information**

**ignore_scan_combinational_arcs**

ignore_scan_combinational_arcs {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether to ignore the combinational arcs from scan
input pins to output pins of scan flip-flops during timing analysis and optimization.

**Example**

legacy_genus:/> set_attribute ignore_scan_combinational_arcs false /

**Related Information**

**lbr_clock_isolation_support**

lbr_clock_isolation_support (true | false}

_Default_ : true

**Read-write** root attribute. Indicates whether to convert nochange arcs to setup or hold arcs.
By default, thee nochange arcs are converted.

```
Affects this command: syn_opt
```
```
Affects these commands: report_timing
syn_generic
syn_map
syn_opt
```

```
Constraint—Root Attributes
```
January 2019 786 Product Version 18.1

**lbr_convert_n_piece_cap_to_2_piece**

lbr_convert_n_piece_cap_to_2_piece (false | true}

_Default_ : false

**Read-write** root attribute. Enables Genus to convert an N piece capacitance model to a
two-piece capacitance model.

**lbr_infer_cap_range_from_dynamic_pincap_model**

lbr_infer_cap_range_from_dynamic_pincap_model (false | true}

_Default_ : false

**Read-write** root attribute. Enables Genus to override any static capacitance from the library
with an inferred capacitance.

**link_library**

link_library _string_

**Read-write** root attribute. Specifies the list of link libraries. Link libraries are technology
libraries which Genus uses to resolve cell references. The link libraries contain the
descriptions of cells (macros like RAMS, pads, PLLs, and so on) in a mapped netlist.

**Related Information**

**ocv_mode**

ocv_mode {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether to break timing paths for specific modes.

```
Related attributes: (root) target_library on page 790
(library_domain) link_library on page 804
(library_domain) target_library on page 805
```

```
Constraint—Root Attributes
```
January 2019 787 Product Version 18.1

**operating_conditions**

operating_conditions _operating_condition_

**Read-write** root attribute. Specifies the operating conditions to use for timing. You must
specify the path to an operating_conditions object in the library. The
operating_conditions attribute does not need to have a value if you want to use the
default operating conditions.

Specify this attribute before you use the libraries in the design.

**Example**

The following command sets the operating conditions to worst_case.

legacy_genus:/> set_attribute operating_conditions worst_case /

**Related Information**

**override_library_max_drc**

override_library_max_drc {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether you can relax the design rule constraints set
on the library. Set this attribute to true to relax the max_capacitance, max_fanout, and
max_transition constraints. By default, you can only tighten the constraint values.

**Related Information**

```
Related attribute: (library_domain) operating_conditions on page 1918
```
```
Affects these commands: report design_rules
syn_opt
Affects these attributes: (libpin) max_capacitance on page 364
(libpin) max_fanout on page 364
(libpin) max_transition on page 365
```

```
Constraint—Root Attributes
```
January 2019 788 Product Version 18.1

**phys_socv**

phys_socv {false|true}

_Default_ : false

**Read-write** root attribute. Controls Statistical On-Chip Variation (SOCV) support.

**report_logic_levels_histogram_fixed_depth**

report_logic_levels_histogram_fixed_depth _integer_

_Default_ : 0

**Read-write** root attribute. Controls the depth in the report_logic_levels_histogram
command. If you set this attribute, the -bar option of the
report_logic_levels_histogram command is ignored.

**scale_factor_group_path_weights**

scale_factor_group_path_weights _integer_

_Default_ : 1

**Read-write** root attribute. Scales the weights specified in any group_path SDC
command(s).

**Example**

Consider the following line in the SDC file:

group_path -weight 10 -name m -from in

The following command scales the weight of cost group m by 6.

set_attribute scale_factor_group_path_weights 6 /

As a result the weight of cost group m is now 60.

**Related Information**

```
Related command: group_path
```

```
Constraint—Root Attributes
```
January 2019 789 Product Version 18.1

**sdc_filter_match_more_slashes**

sdc_filter_match_more_slashes {false| true}

_Default_ : false

**Read-write** root attribute. When enabled, Genus will try to match slashes (/) in the search
pattern of the filter expression for the get_pins, get_nets, and get_cells commands.
Genus will consider the ’/’ as part of the instance name when searching for an instance name
(instead of treating ’/’ as the hierarchy separator). Set this attribute before you read in the SDC
constraints.

**Note:** This attribute is runtime intensive.

**sdc_flat_view_default**

sdc_flat_view_default {false | true}

_Default_ : false

**Read-write** root attribute. When enabled, Genus will change to the flat netlist view to read
in the SDC commands.

**Related Information**

**sdc_match_more_slashes**

sdc_match_more_slashes {false| true}

_Default_ : false

**Read-write** root attribute. When enabled, Genus will try to match slashes (/) as part of the
name in the search pattern for the get_pins, get_nets, and get_cells commands.
Genus will consider the ’/’ as part of the instance name when searching for an instance name
(instead of treating ’/’ as the hierarchy separator).. Set this attribute before you read in the
SDC constraints.

**Note:** This attribute is runtime intensive.

```
Related command: read_sdc
```

```
Constraint—Root Attributes
```
January 2019 790 Product Version 18.1

**socv_library**

socv_library _string_

_Default:_ {}

**Read-write** root attribute. Specifies the list of Statistical On-Chip Variation (SOCV)
libraries.

**Related Information**

**support_combo_clock**

support_combo_clock {false| true}

_Default_ : false

**Read-write** root attribute. When you set this attribute to true, non-sequential cells that
have a clock attribute set to true on one of the input pins, will be treated as sequential cells.

**Related Information**

**target_library**

target_library _string_

**Read-write** root attribute. Specifies the list of target libraries. Target libraries are
technology libraries that are used by the synthesis tool during mapping and optimization. The
target libraries contain the cells used to generate the netlist and definitions for the design’s
operating conditions.

```
Related attribute: (library_domain) socv_library on page 805
```
```
Affects these attributes: (libcell) is_combinational on page 313
(libcell) is_sequential on page 319
(libcell) is_usable on page 320
(libcell) timing_model on page 336
```

```
Constraint—Root Attributes
```
January 2019 791 Product Version 18.1

**Related Information**

**tim_ignore_data_check_for_non_endpoint_pins**

tim_ignore_data_check_for_non_endpoint_pins {false | true
| sdc_set_data_check_only | lib_non_seq_setup_only}

_Default_ : false

**Read-write** root attribute. Controls which data-to-data timing constraints are applied if the
constrained pins ( _to_pin_ ) are _not_ endpoints. You can specify the following values:

**time_recovery_arcs**

time_recovery_arcs {false | true}

_Default_ : false

**Read-write** root attribute. When set to true, all paths to the asynchronous pin of a flip-flop
become constrained to the recovery arc of the flip-flop. This attribute has no affect on those
asynchronous inputs of flip-flops that are not modeled with recovery arcs. This attribute does

```
Related attributes: (root) link_library on page 786
(library_domain) link_library on page 804
(library_domain) target_library on page 805
```
```
false Takes all data-to-data constraints into account, even when
the constrained pin is not an endpoint.
lib_non_seq_setup_only Specifies to only ignore constraints on instances whose
library cells have timing arcs of type
non_seq_setup_rising or
non_seq_setup_falling.
sdc_set_data_check_only Specifies to only ignore constraints specified with the
set_data_check SDC command.
true Ignores all data-to-data constraints into account.
```
```
This requirement avoids breaking timing paths at the
to_pin.
```

```
Constraint—Root Attributes
```
January 2019 792 Product Version 18.1

not change the ideal setting (the value of causes_ideal_net) of the asynchronous pin’s
net.

**Example**

legacy_genus:/> set_attribute time_recovery_arcs true /

**Related Information**

**timing_analysis_type**

timing_analysis_type {best_case_worst_case | ocv | single}

_Default_ : single or best_case_worst_case

**Read-write** root attribute. Specifies the timing analysis type to single, best case worst case,
or on-chip variation.

If you do not set this attribute and you read in one library, the tool uses single by default. In
this case the tool scales the delay values based on one operating condition.

If you do not set this attribute and you read in two libraries, the tool uses
best_case_worst_case by default. In this case, the tool checks the design for two extreme
operating conditions. The software uses the maximum delays for all paths during setup
checks and minimum delays for all paths during hold checks.

If you set this attribute to ocv, the tool calculates the delay for one path based on the
maximum operating condition while calculating the delay for another path based on the
minimum operating condition for setup or hold checks.

**Note:** Currently, Genus only supports the best_case_worst_case value.

```
Affects these commands: report_timing
Affects these commands: syn_generic
syn_map
syn_opt
Related attributes: (pin) causes_ideal_net on page 1387
(port) causes_ideal_net on page 1429
(subport) causes_ideal_net on page 1486
```

```
Constraint—Root Attributes
```
January 2019 793 Product Version 18.1

**timing_disable_non_sequential_checks**

timing_disable_non_sequential_checks {true|false}

_Default_ : true

**Read-write** root attribute. Controls whether the non_seq_setup_rising and
non_seq_setup_falling pin timing attributes specified in the library are taken into
account. Set this attribute to false to take these timing arcs into account.

**Related Information**

```
Affects these commands: report_timing
syn_generic
syn_map
syn_opt
Affects these attributes: (pin) has_min_delay on page 1398
(port) has_min_delay on page 1437
(pin) min_slew on page 1402
(port) min_slew on page 1440
(pin) min_timing_arcs on page 1403
Affected by this attribute: enable_data_check on page 784
Related attribute: (libarc) type on page 411
```

```
Constraint—Root Attributes
```
January 2019 794 Product Version 18.1

**timing_enable_sr_latch_preset_clear_arcs**

timing_enable_sr_latch_preset_clear_arcs {false | true}

_Default_ : false

**Read-write** root attribute. Controls enabling the timing arcs through clear and preset pins
of SR latches.

```
Important
```
```
This feature is currently available as a limited access feature.
```
**Related Information**

```
Affects these commands: syn_generic
syn_map
syn_opt
report timing
```

```
Constraint—Root Attributes
```
January 2019 795 Product Version 18.1

**timing_library_lookup_drv_per_frequency**

timing_library_lookup_drv_per_frequency {worst | linear}

_Default_ : worst

**Read-write** root attribute. When max_cap lookup tables are present in the library, this
attribute determines whether the maximum capacitance values used for design rule
verification during incremental optimization should be the worst value for all frequencies, or
should be the interpolated value for the maximum frequency.

In the library, the maximum capacitance can be specified as follows:

■ at the library level using the default_max_capacitance attribute

■ at the pin level using the max_capacitance attribute

■ at the pin level using the max_cap group (a table which specifies the maximum
capacitance in function of the frequency and the input transition time).

```
Note: Currently, the tool only supports one dimensional max_cap lookup tables in
function of the frequency.
```
If you set this attribute to linear, the tool always determines the maximum pin capacitance
by doing a linear interpolation of the pin’ s max_cap lookup table in function of the maximum
frequency constraint that the timing engine returns across all paths through the given pin.

If you set this attribute to worst, the tool uses a worst value for all frequencies determined
as following:

```
default_max_capacitance
(lib level)
```
```
max_capacitance
(pin level
```
```
max_cap group
(pin level) Action if attribute set to worst
yes yes yes Selects the worst of the
max_capacitance pin attribute
and the interpolated value of the
max_cap group
no yes yes Selects the worst of the
max_capacitance pin attribute
and the interpolated value of the
max_cap group
yes no yes Selects the worst of the
default_max_capacitance lib
level attribute and the interpolated
value of the max_cap group
no no yes Interpolates the value of the
max_cap group
```

```
Constraint—Root Attributes
```
January 2019 796 Product Version 18.1

**Note:** This attribute is only taken into account if the use_max_cap_lut attribute is set to
true.

**Related Information**

**timing_no_path_segmentation**

timing_no_path_segmentation _list_of_timing_checks_

**Read-write** root attribute. Prevents breaking of the timing path at the -to pin of the
specified timing checks. You can specify a combination of the following checks:
set_max_delay, clock_gating, and set_data_check. Set this attribute before you
read in the SDC constraints.

**Example**

The following command prevents breaking of the timing path for the set_max_delay and
set_data_check timing checks:

set_attribute timing_no_path_segmentation {set_max_delay set_data_check} /

**Related Information**

```
Affects these commands: syn_generic
syn_map
syn_opt
report timing
report design_rules
Affected by this attribute: use_max_cap_lut on page 1170
```
```
Affects these commands: report_timing
syn_generic
syn_map
syn_opt
```

```
Constraint—Root Attributes
```
January 2019 797 Product Version 18.1

**timing_nsigma_multiplier**

timing_nsigma_multiplier _float_

_Default_ : 3.0

**Read-write** root attribute. Specifies the multiplier factor used in SOCV analysis. This
multiplier indicates how much variation for delays, slews and arrival times to consider around
a mean value.

The default value is 3. Assuming a mean value of μ and sigma variation of σ, this means that
for a given quantity (delay, slew, arrival time)

■ μ + 3∗σ is the worst case value

■ μ – 3∗σ is the best case value

This attribute affects timing analysis and optimization.

**Related Information**

**timing_report_enable_common_header**

timing_report_enable_common_header {false | true}

_Default_ : false

**Read-write** root attribute. Reports the timing using the common UI format.

**Related Information**

**timing_report_endpoint_fields**

timing_report_endpoint_fields _list_of_strings_

_Default_ : id slack endpoint group view

**Read-write** root attribute. Specifies the default set of fields to be used for the endpoint
timing report.

```
Affects this command: report timing
```
```
Affects this command: report timing
```

```
Constraint—Root Attributes
```
January 2019 798 Product Version 18.1

**Related Information**

**timing_report_load_unit**

timing_report_load_unit {ff | fF | pf | pF}

_Default_ : ff

**Read-write** root attribute. Specifies the load unit to be used in the timing report.

**Related Information**

**timing_report_path_type**

timing_report_path_type {full | full_clock| endpoint | summary}

_Default_ : full

**Read-write** root attribute. Controls the path type shown in the timing report. You can specify
the following values:

**Note:** The -path_type option of the report_timing command overwrites the attribute
setting.

```
Affects this command: report timing
```
```
Affects this command: report timing
```
```
endpoint Generates an end point report for each path consisting of
an endpoint, cause, slack, arrival time, required time, and
phase.
full Generates a report that displays the full path with
accompanying required time and slack calculation.
full_clock Reports the full clock path (Other End Path) in addition to
the full data path (Timing Path) if the path reported ends at
a timing check.
summary Generates a summary report for each path consisting of a
start point, endpoint, cause, slack, arrival time, required
time, and phase.
```

```
Constraint—Root Attributes
```
January 2019 799 Product Version 18.1

**Related Information**

**timing_report_time_unit**

timing_report_time_unit {ps | ns}

_Default_ : ps

**Read-write** root attribute. Specifies the time unit to be used in the timing report.

**Related Information**

**timing_report_unconstrained**

timing_report_unconstrained {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to report the unconstrained paths in the timing
report.

**Note:** The -unconstrained option of the report_timing command overwrites the
attribute setting.

**Related Information**

**timing_spatial_derate_chip_size**

timing_spatial_derate_chip_size _float_

_Default_ : 1e+30

**Read-write** root attribute. Specifies the static chip size (in microns) to be used for SOCV
analysis. If this attribute is set to any other value then the default, this value will be used for
the chip size.

```
Affects this command: report timing
```
```
Affects this command: report timing
```
```
Affects this command: report timing
```

```
Constraint—Root Attributes
```
January 2019 800 Product Version 18.1

**use_multi_clks_latency_uncertainty_optimize**

use_multi_clks_latency_uncertainty_optimize {false | true}

_Default_ : false

**Read-write** root attribute. Enables optimization to take into account network and source
latencies on the pins and ports.

**Related Information**
.

**use_multi_clks_latency_uncertainty_report**

use_multi_clks_latency_uncertainty_report {false | true}

_Default_ : false

**Read-write** root attribute. Enables the timing analysis engine to take into account network
and source latencies on the pins and ports.

**Related Information**
.

```
Affects these commands: report_timing
set_clock_latency -clock
syn_generic
syn_map
syn_opt
Affects these attributes: (pin) setup_uncertainty_by_clock on page 881
(port) setup_uncertainty_by_clock on page 951
(pin) source_late_latency_by_clock on page 884
(port) source_late_latency_by_clock on page 955
```
```
Affects these commands: report_timing
set_clock_latency -clock
syn_generic
syn_map
syn_opt
```

```
Constraint—Root Attributes
```
January 2019 801 Product Version 18.1

**wireload_mode**

wireload_mode {none | enclosed| segmented | top }

**Read-write** root attribute. Allows you to override the computing net load method that is
normally specified in the technology library. The wire-load modes are:

By default, this attribute is set to the value of default_wire_load_mode Liberty attribute
of the library that was read in. If the default_wire_load_mode attribute was not set in the
library, the wireload_mode attribute defaults to none.

If multiple libraries are read in, the tool checks for a library that has the
default_wire_load_mode attribute set and the wireload_mode attribute is set to that
value. If multiple libraries have this attribute set, the wireload_mode attribute is set to the
value defined in the library that was read in first. If the default_wire_load_mode attribute
is not found in any of the libraries, the wireload_mode attribute defaults to none.

**Note:** When the interconnect_mode attribute is set to ple, the wireload_mode
attribute is set to none. In this case, the tool uses physical layout estimators instead of
wire-load models during synthesis.

```
Affects these attributes: (pin) setup_uncertainty_by_clock on page 881
(port) setup_uncertainty_by_clock on page 951
(pin) source_late_latency_by_clock on page 884
(port) source_late_latency_by_clock on page 955
```
```
enclosed Uses the wire-load model of the smallest block that fully
encloses the net to compute the load of the net. Hierarchical
boundary pins are not counted as fanouts.
segmented Divides nets that cross hierarchical boundaries into segments
with one segment for each level of hierarchy. Separate load
values are computed for each segment (counting the
hierarchical boundary pins as individual fanouts) and the load
values are added together.
top Uses the wire-load model of the top-level design for all nets in
all subdesigns. Hierarchical boundary pins are not counted as
fanouts.
```

```
Constraint—Root Attributes
```
January 2019 802 Product Version 18.1

**Related Information**

**wireload_selection**

wireload_selection {default | _table_ | none}

_Default_ : default

**Read-write** root attribute. Indicates whether to use a wire-load selection table to choose
default wire-load models for blocks based on their cell areas.

**Example**

■ Some libraries contain multiple selection tables, such as for different numbers of metal
layers), and in such cases you can indicate which wireload_selection table should
be used:
legacy_genus:/> set_attribute wireload_selection \
==> [find / -wireload_selection "4_layer"]

■ The following example chooses a different selection group:

```
legacy_genus:/> set_attribute wireload_selection wc_group /
```
**Related Information**

```
Affected by this attribute: interconnect_mode on page 592
```
```
Related attributes: force_wireload on page 812
wireload_selection on page 802
```
```
default Genus behaves as if the attribute had never been set. The
environment reverts to the default settings.
none Specifies not to perform automatic wire-load selection by area.
The only wire-load models that will be used are the ones that
are set with the force_wireload attribute on individual
modules or the default wireload model specified in the library.
table Specifies the wire-load selection table to use. Specify the
hierarchical path to the wire-load selection table to be used. You
can obtain the path using the find command.
```
```
Related attributes: force_wireload on page 812
wireload_mode on page 801
```

```
Constraint—Root Attributes
```
January 2019 803 Product Version 18.1

**write_sdc_use_libset_name_set_dont_use**

write_sdc_use_libset_name_set_dont_use {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to add the library set name in the
set_dont_use commands written out by the write_sdc command.

**Related Information**

```
(library_domain) wireload_selection on page 1919
```
```
Affects this command: write_sdc
```

```
Constraint—Library Domain Attributes
```
January 2019 804 Product Version 18.1

**Library Domain Attributes**

Contain information about the libraries associated with a library domain. These attributes are
read-write attributes.

➤ To set a library_domain attribute value, type

```
set_attribute attribute_name attribute_value \
[find /libraries -library_domain domain ]
```
➤ To get a library_domain attribute value, type

```
get_attribute attribute_name \
[find /libraries -library_domain domain ]
```
**Note:** These attributes are located at /libraries/library_domains/ _domain_.

**aocv_library**

aocv_library _string_

**Read-write** library_domain attribute. Specifies the list of advanced on-chip variation
(AOCV) libraries.

**Related Information**

**link_library**

link_library _string_

**Read-write** library_domain attribute. Specifies the list of link libraries for this library
domain. Link libraries are technology libraries which Genus uses to resolve cell references.
The link libraries contain the descriptions of cells (macros like RAMS, pads, PLLs, and so on)
in a mapped netlist.

**Related Information**

```
Related attribute: (root) aocv_library on page 774
```
```
Related attributes: (library_domain) target_library on page 805
```
```
(root) link_library on page 786
(root) target_library on page 790
```

```
Constraint—Library Domain Attributes
```
January 2019 805 Product Version 18.1

**socv_library**

socv_library _string_

**Read-write** library_domain attribute. Specifies the list of Statistical On-Chip Variation
(SOCV) libraries that applies to this library domain.

**Related Information**

**target_library**

target_library _string_

**Read-write** library_domain attribute. Specifies the list of target libraries for this library
domain. Target libraries are technology libraries that are used by the synthesis tool during
mapping and optimization. The target libraries contain the cells used to generate the netlist
and definitions for the design’s operating conditions.

**Related Information**

```
Related attribute: (root) socv_library on page 790
```
```
Related attributes: (library_domain) link_library on page 804
(root) link_library on page 786
(root) target_library on page 790
```

```
Constraint—Design Attributes
```
January 2019 806 Product Version 18.1

**Design Attributes**

Contain information about the specified design.

➤ To set a design attribute, type

```
set_attribute attribute_name attribute_value /designs/ design
or
set_attribute attribute_name attribute_value [find /des* -design name ]
```
➤ To get a design attribute value, type

```
get_attribute attribute_name design
```
**cell_delay_multiplier**

cell_delay_multiplier _float_

_Default_ : 1.0

**Read-write** design attribute. Scales the delay of the design by the specified value. If a
scaling factor is specified for an instance, that value will be used to scale the delay of that
instance. If no instance attribute was specified, but a libcell attribute was specified, that value
will be used to scale the delay of the corresponding instances.

This attribute can also be set by the following SDC command:

dc::set_timing_derate -late -data -cell_delay _design_

**Example**

Assume the cell_delay_multiplier attribute for the design is set to 1.5, the
cell_delay_multiplier attribute for libcell INVX4 is set to 1.4, and the corresponding
attribute for instance I54 of that libcell is set to 1.0. All instances of the design will be derated
by a value of 1.5, except for the instances of libcell INVX4 which will have a value of 1.4.
Instance I54 will have no derating with a value of 1.0.

**Related Information**

```
Affects these commands: report cell_delay_calculation
report slew_calculation
report timing
Related attributes: (libcell) cell_delay_multiplier on page 306
(instance) cell_delay_multiplier on page 830
```

```
Constraint—Design Attributes
```
January 2019 807 Product Version 18.1

**cell_min_delay_multiplier**

cell_min_delay_multiplier _float_

_Default_ : 1.0

**Read-write** design attribute. Scales the minimum delay of the design by the specified
value. This scaled delay is used to compute the input delay to the from_pin during
data-to-data checking. If a scaling factor is specified for an instance, that value will be used
to scale the delay of that instance. If no instance attribute was specified, but a libcell attribute
was specified, that value will be used to scale the delay of the corresponding instances.

This attribute can also be set by the following SDC command:

dc::set_timing_derate -early -data -cell_delay _design_

**Example**

Assume the cell_min_delay_multiplier attribute for the design is set to 1.5, the
cell_min_delay_multiplier attribute for libcell INVX4 is set to 1.4, and the
corresponding attribute for instance I55 of that libcell is set to 1.2. The minimum delay of all
instances of the design will be derated by a value of 1.5, except for the instances of libcell
INVX4 which will have a value of 1.4. The minimum delay of instance I55 will be scaled with
a value of 1.2.

**Related Information**

**early_fall_cell_check_derate_factor**

early_fall_cell_check_derate_factor _float_

**Read-write** design attribute. Returns the cell check derating factor specified through the
set_timing_derate command with the -early -fall -cell_check options.

```
Affects these commands: report cell_delay_calculation
report slew_calculation
report timing
Related attributes: (libcell) cell_min_delay_multiplier on page 307
(instance) cell_min_delay_multiplier on page 831
```

```
Constraint—Design Attributes
```
January 2019 808 Product Version 18.1

**early_fall_clk_cell_derate_factor**

early_fall_clk_cell_derate_factor _float_

**Read-write** design attribute. Returns the derating factor for early clock paths specified
through the set_timing_derate command with the -early -fall -clock options.

**early_fall_clk_net_delta_derate_factor**

early_fall_clk_net_delta_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the early derating factor for the delta portion of the
falling delays on the clock path nets. You can use -index option of the get_db command to
return the derate factor for a specific view.

**Related Information**

**early_fall_clk_net_derate_factor**

early_fall_clk_net_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the early derating factor for falling static delays on
clock path nets. You can use -index option of the get_db command to return the derate
factor for a specific view.

**Related Information**

**early_fall_data_cell_derate_factor**

early_fall_data_cell_derate_factor _float_

**Read-write** design attribute. Returns the derating factor for early data paths specified
through the set_timing_derate command with the -early -fall -data options.

```
Set by this command: set_timing_derate
```
```
Set by this command: set_timing_derate
```

```
Constraint—Design Attributes
```
January 2019 809 Product Version 18.1

**early_fall_data_net_delta_derate_factor**

early_fall_data_net_delta_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the early derating factor for the delta portion of the
falling delays on the data path nets. You can use -index option of the get_db command to
return the derate factor for a specific view.

**Related Information**

**early_fall_data_net_derate_factor**

early_fall_data_net_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the early derating factor for falling static delays on
data path nets. You can use -index option of the get_db command to return the derate
factor for a specific view.

**Related Information**

**early_rise_cell_check_derate_factor**

early_rise_cell_check_derate_factor _float_

**Read-write** design attribute. Returns the cell check derating factor specified through the
set_timing_derate command with the -early -rise -cell_check options.

**early_rise_clk_cell_derate_factor**

early_rise_clk_cell_derate_factor _float_

**Read-write** design attribute. Returns the derating factor for early clock paths specified
through the set_timing_derate with the -early -rise -clock options.

```
Set by this command: set_timing_derate
```
```
Set by this command: set_timing_derate
```

```
Constraint—Design Attributes
```
January 2019 810 Product Version 18.1

**early_rise_clk_net_delta_derate_factor**

early_rise_clk_net_delta_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the early derating factor for the delta portion of the
rising delays on the clock path nets. You can use -index option of the get_db command to
return the derate factor for a specific view.

**Related Information**

**early_rise_clk_net_derate_factor**

early_rise_clk_net_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the early derating factor for rising static delays on
clock path nets. You can use -index option of the get_db command to return the derate
factor for a specific view.

**Related Information**

**early_rise_data_cell_derate_factor**

early_rise_data_cell_derate_factor _float_

**Read-write** design attribute. Returns the derating factor for early data paths specified
through the set_timing_derate command with the -early -rise -data options.

```
Set by this command: set_timing_derate
```
```
Set by this command: set_timing_derate
```

```
Constraint—Design Attributes
```
January 2019 811 Product Version 18.1

**early_rise_data_net_delta_derate_factor**

early_rise_data_net_delta_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the early derating factor for the delta portion of the
rising delays on the data path nets. You can use -index option of the get_db command to
return the derate factor for a specific view.

**Related Information**

**early_rise_data_net_derate_factor**

early_rise_data_net_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the early derating factor for rising static delays on
data path nets. You can use -index option of the get_db command to return the derate
factor for a specific view.

**Related Information**

**early_rise_clk_check_derate_factor**

early_rise_clk_check_derate_factor _float_

**Read-write** design attribute. Returns the clock check derating factor specified through the
set_timing_derate command with the -early -rise -clock options.

**early_fall_clk_check_derate_factor**

early_rise_cell_check_derate_factor _float_

**Read-write** design attribute. Returns the clock check derating factor specified through the
set_timing_derate command with the -early -fall -clock options.

```
Set by this command: set_timing_derate
```
```
Set by this command: set_timing_derate
```

```
Constraint—Design Attributes
```
January 2019 812 Product Version 18.1

**late_rise_clk_check_derate_factor**

early_rise_cell_check_derate_factor _float_

**Read-write** design attribute. Returns the clock check derating factor specified through the
set_timing_derate command with the -late -rise -clock options.

**late_fall_clk_check_derate_factor**

early_rise_cell_check_derate_factor _float_

**Read-write** design attribute. Returns the clock check derating factor specified through the
set_timing_derate command with the -late -fall -clock options.

**force_wireload**

force_wireload {auto_select | _custom_wireload_ | none | inherit}

_Default_ : auto_select

**Read-write** design attribute. Forces Genus to use the specified wire-load model.

**Note:** When you set this attribute on the design it does not affect any subdesigns on which
this attribute was set, unless the value on the subdesign was set to inherit.

**Examples**

■ The following example specifies a wire-load model from a library when multiple libraries
are loaded:
legacy_genus:/> set_attribute force_wireload [find [find / -library _lib_name_ ]
\
-wireload "10x10"] [find / -design test_top]

```
auto_select Automatically selects wire-load models according to the
wire-load selection table or default wire-load model in the
technology library.
custom_wireload Forces Genus to use the specified custom wire-load model.
Specify the hierarchical path to the wire-load model to be used.
You can obtain the path using the find command.
inherit Causes the same behavior as auto_select.
none Prevents use of any wire-load models.
```

```
Constraint—Design Attributes
```
January 2019 813 Product Version 18.1

■ The following example specifies the 1x1 wire-load model on the chekov design:

```
legacy_genus:/> set_attribute force_wireload 1x1 chekov
```
**Related Information**

**ideal_seq_async_pins**

ideal_seq_async_pins {true | false}

_Default_ : true

**Read-write** design attribute. This attribute affects those nets that have both asynchronous
and synchronous loads. If this attribute is set to true, Genus will only treat the asynchronous
loads as ideal (0 capacitance) and not the entire net. Only the synchronous loads will be used
to compute the total load capacitance of these nets during timing and optimization. For
example, if there are 20 asynchronous reset loads on a net and each has a load capacitance
of 100 and there is also two D-pin loads and each has a load capacitance of 150, the total
load capacitance of the net is:

2 * 150 = 300

When a net has an inverter or buffer tree that in turn drives the synchronous or asynchronous
loads, then any asynchronous pin of a register is considered to be an asynchronous load. Any
inverter or buffer that drives *only* other asynchronous loads is itself considered to be an
asynchronous load for its driver net. Thus, if a buffer or inverter tree drives asynchronous or
synchronous loads, the asynchronous selection process is propagated backwards through
the chain of buffers or inverter.

**Example**

legacy_genus:/> set_attribute ideal_seq_async_pins false /designs/ _designname_

```
Affects these attributes: (subdesign) force_wireload on page 968
wireload on page 1336
Related attributes: wireload_mode on page 801
wireload_selection on page 802
```

```
Constraint—Design Attributes
```
January 2019 814 Product Version 18.1

**Related Information**

**ignore_library_drc**

ignore_library_drc {false | true}

_Default_ : false

**Read-write** design attribute. Controls the use of design rule constraints from the
technology library. When set to true, forces Genus to ignore any design rule constraints
specified in the technology library. You can use this attribute in conjunction with the
max_capacitance, max_fanout, and max_transition attributes to set looser design
rule constraints than the ones appearing in the technology library. Use the
ignore_library_drc attribute with care. The ignore_library_drc attribute applies to
the top-level module and all subdesigns.

**Example**

legacy_genus:/> set_attribute ignore_library_drc true /designs/ _designname_

**Related Information**

```
Related attributes: (pin) causes_ideal_net on page 1387
```
```
(port) causes_ideal_net on page 1429
(subport) causes_ideal_net on page 1486
(pin) ideal_driver on page 867
(port) ideal_driver on page 936
```
```
Affects these commands: report design_rules
syn_opt
Affects these attributes: drc_first on page 778
ignore_library_max_fanout on page 815
(design) max_capacitance on page 825
(port) max_capacitance on page 939
(design) max_fanout on page 826
(port) max_fanout on page 940
(design) max_transition on page 941
```

```
Constraint—Design Attributes
```
January 2019 815 Product Version 18.1

**ignore_library_max_fanout**

ignore_library_max_fanout {false | true}

_Default:_ false

**Read-write** design attribute. Determines whether to use the maximum fanout design rule
limits from the technology library.

**Related Information**

```
(port) max_transition on page 941
```
```
Affects these commands: report design_rules
syn_opt
Affected by this attribute: ignore_library_drc on page 814
Affects this attribute: (design) max_fanout on page 826
(port) max_fanout on page 940
Related attributes: drc_first on page 778
(design) max_capacitance on page 825
(port) max_capacitance on page 939
(design) max_fanout on page 826
(port) max_fanout on page 940
(design) max_transition on page 941
(port) max_transition on page 941
```

```
Constraint—Design Attributes
```
January 2019 816 Product Version 18.1

**latch_borrow**

latch_borrow {no_value | _float_ }

_Default_ : no_value

**Read-write** design attribute. Specifies the time (in ps) borrowed from the next clock cycle.
If set to no_value, the latch borrow values are computed dynamically.

**Example**

The following example sets a latch_borrow value of 300 p.s:

legacy_genus:/> set_attr latch_borrow 300 [find ./ -design test_top]

**Related Information**

Specifying Latch Time Borrow Values in _Genus Timing Analysis Guide for Legacy UI_.

```
Related attribute: (instance) latch_borrow on page 836
```

```
Constraint—Design Attributes
```
January 2019 817 Product Version 18.1

**latch_borrow_by_mode**

latch_borrow_by_mode **{** _mode_name_1 delay_value_ **}**
[ **{** _mode_name_2 delay_value_ **}** ]...

**Read-write** design attribute. Specifies the time borrowed from the next clock cycle for
latches in the netlist for all the timing modes. Valid only for latches and timing models. The
value must be non-negative. Specify a Tcl list of modes and corresponding delay values.

When the latch_borrow_by_mode attribute is set, the latch_borrow attribute will be
reset to no_value. However, when all the values for the latch_borrow_by_mode attribute
are the same, the latch_borrow attribute is set to that value.

When the latch_borrow attribute is set, the latch_borrow_by_mode attribute reflects
that value for each mode.

**Note:** If this attribute is set on a design and on an instance, the smaller time borrow value will
have priority.

**Examples**

■ The following example sets this attribute for the my_top design in modes a and b:

```
legacy_genus:/> set_attr latch_borrow_by_mode {{a 20} {b 5}} /designs/my_top
legacy_genus:/> get_attribute latch_borrow_by_mode /designs/my_top
{/designs/latch/modes/b 5.0} {/designs/latch/modes/a 20.0}
```
■ The following example shows that the value of this attribute is a list of lists that gets
overwritten each time it is set:
legacy_genus:/> get_attribute latch_borrow_by_mode /designs/my_top
{/designs/latch/modes/b 20.0}
legacy_genus:/> set_attribute latch_borrow_by_mode {{a 20}} /designs/my_top
legacy_genus:/> get_attribute latch_borrow_by_mode /designs/my_top
{/designs/latch/modes/a 20.0}

**Related Information**

Performing Multi-Mode Timing Analysis in _Genus Timing Analysis Guide for Legacy UI_.

```
Affects these commands: report clocks
report qor
report timing
write_sdc
write_script
```

```
Constraint—Design Attributes
```
January 2019 818 Product Version 18.1

**latch_max_borrow**

latch_max_borrow {no_value | _integer_ }.

_Default_ : no_value.

**Read-write** design attribute. Specifies the maximum amount of time that can be borrowed,
in picoseconds, from the next clock cycle. The specified value must be an integer greater or
equal to 0 (decimal values are rounded to the nearest integer) or no_value. This attribute is
available on latch cells, clocks, clock (enable) pin, data pin, or on a design. If the attribute is
set on multiple objects that overlap each other, for example a latch instance and its data pin,
the minimum value will be taken. If the latch_borrow attribute has already been set, then
the latch_max_borrow attribute is ignored.

**Related Information**

```
Related commands: create_mode
read_sdc
Affects this attribute (design) latch_borrow on page 816
Related attributes: (design) latch_borrow on page 816
(instance) latch_borrow on page 836
(instance) latch_borrow_by_mode on page 838
(instance) latch_max_borrow on page 839
(pin) latch_max_borrow on page 869
(clock) latch_max_borrow on page 981
(instance) latch_max_borrow on page 839
(pin) latch_max_borrow_by_mode on page 870
```
```
Affected by these attributes: (design) latch_borrow on page 816
(design) latch_max_borrow_by_mode on page 819
(clock) latch_max_borrow on page 981
(instance) latch_max_borrow on page 839
(pin) latch_max_borrow on page 869
```

```
Constraint—Design Attributes
```
January 2019 819 Product Version 18.1

**latch_max_borrow_by_mode**

latch_max_borrow_by_mode **{** _mode_name_1 delay_value_ **}**
[ **{** _mode_name_2 delay_value_ **}** ]...

**Read-write** design attribute. Specifies the maximum time borrowed, for a design, from the
next clock cycle for latches in a netlist for all timing modes. Valid only for latches and timing
models. The value must be non-negative. Specify a Tcl list of modes and corresponding
delays.

When the latch_max_borrow_by_mode attribute is set, the latch_max_borrow
attribute will be reset to no_value. However, when all the values for the
latch_max_borrow_by_mode attribute are the same, the latch_max_borrow attribute
is set to that value.

When the latch_max_borrow attribute is set, the latch_max_borrow_by_mode
attribute reflects that value for each mode.

**Examples**

■ The following example shows that the value of this attribute is a list of lists that gets
overwritten each time it is set:
legacy_genus:/> get_attribute latch_max_borrow_by_mode /designs/my_top/A
{/designs/latch/modes/a 20000.0}
legacy_genus:/> set_attribute latch_max_borrow_by_mode [list [list b 10000]] A
{designs/latch/modes/b 10000.0}

■ The following example sets this attribute in modes a and b:

```
legacy_genus:/> set_attribute latch_max_borrow_by_mode [list [list b 10000] \
[list a 20000]] A
legacy_genus:/> get_attribute latch_max_borrow_by_mode A
{designs/latch/modes/b 10000.0} {/designs/latch/modes/a 20000.0}
```
**Related Information**

Performing Multi-Mode Timing Analysis in _Genus Timing Analysis Guide for Legacy UI_.

```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
```

```
Constraint—Design Attributes
```
January 2019 820 Product Version 18.1

**late_fall_cell_check_derate_factor**

late_fall_cell_check_derate_factor _float_

**Read-write** design attribute. Returns the cell check derating factor specified through the
set_timing_derate command with the -late -fall -cell_check options.

**late_fall_clk_cell_derate_factor**

late_fall_clk_cell_derate_factor _float_

**Read-write** design attribute. Returns the derating factor for late clock paths specified
through the set_timing_derate command with the -late -fall -clock options.

**late_fall_clk_net_delta_derate_factor**

late_fall_clk_net_delta_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the late derating factor for the delta portion of the
falling delays on the clock path nets. You can use -index option of the get_db command to
return the derate factor for a specific view.

**Related Information**

```
write_script
Related commands: create_mode
read_sdc
Affects these attributes (design) latch_max_borrow on page 818
Related attributes: (design) latch_borrow on page 816
(instance) latch_borrow on page 836
(instance) latch_max_borrow on page 839
(pin) latch_max_borrow on page 869
(clock) latch_max_borrow on page 981
```
```
Set by this command: set_timing_derate
```

```
Constraint—Design Attributes
```
January 2019 821 Product Version 18.1

**late_fall_clk_net_derate_factor**

late_fall_clk_net_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the late derating factor for falling static delays on clock
path nets. You can use -index option of the get_db command to return the derate factor
for a specific view.

**Related Information**

**late_fall_data_cell_derate_factor**

late_fall_data_cell_derate_factor _float_

**Read-write** design attribute. Returns the derating factor for early data paths specified
through the set_timing_derate command with the -late -fall -data options.

**late_fall_data_net_delta_derate_factor**

late_fall_data_net_delta_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the late derating factor for the delta portion of the
falling delays on the data path nets. You can use -index option of the get_db command to
return the derate factor for a specific view.

**Related Information**

```
Set by this command: set_timing_derate
```
```
Set by this command: set_timing_derate
```

```
Constraint—Design Attributes
```
January 2019 822 Product Version 18.1

**late_fall_data_net_derate_factor**

late_fall_data_net_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the late derating factor for falling static delays on data
path nets. You can use -index option of the get_db command to return the derate factor
for a specific view.

**Related Information**

**late_rise_cell_check_derate_factor**

late_rise_cell_check_derate_factor _float_

**Read-write** design attribute. Returns the cell check derating factor specified through the
set_timing_derate command with the -late -rise -cell_check options.

**late_rise_clk_cell_derate_factor**

late_rise_clk_cell_derate_factor _float_

**Read-write** design attribute. Returns the derating factor for late clock paths specified
through the set_timing_derate command with the -late -rise -clock options.

**late_rise_clk_net_delta_derate_factor**

late_rise_clk_net_delta_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the late derating factor for the delta portion of the
rising delays on the clock path nets. You can use -index option of the get_db command to
return the derate factor for a specific view.

**Related Information**

```
Set by this command: set_timing_derate
```
```
Set by this command: set_timing_derate
```

```
Constraint—Design Attributes
```
January 2019 823 Product Version 18.1

**late_rise_clk_net_derate_factor**

late_rise_clk_net_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the late derating factor for rising static delays on clock
path nets. You can use -index option of the get_db command to return the derate factor
for a specific view.

**Related Information**

**late_rise_data_cell_derate_factor**

late_rise_data_cell_derate_factor _float_

**Read-write** design attribute. Returns the derating factor for early data paths specified
through the set_timing_derate command with the -late -rise -data options.

**late_rise_data_net_delta_derate_factor**

late_rise_data_net_delta_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the late derating factor for the delta portion of the
rising delays on the data path nets. You can use -index option of the get_db command to
return the derate factor for a specific view.

**Related Information**

```
Set by this command: set_timing_derate
```
```
Set by this command: set_timing_derate
```

```
Constraint—Design Attributes
```
January 2019 824 Product Version 18.1

**late_rise_data_net_derate_factor**

late_rise_data_net_derate_factor _float_

_Default_ : 1.0

**Read-write** design attribute. Returns the late derating factor for rising static delays on data
path nets. You can use -index option of the get_db command to return the derate factor
for a specific view.

**Related Information**

```
Set by this command: set_timing_derate
```

```
Constraint—Design Attributes
```
January 2019 825 Product Version 18.1

**max_capacitance**

max_capacitance {no_value | _float_ }

_Default_ : no_value

**Read-write** design attribute. Specifies the maximum capacitance design rule limit in
femtofarads for all nets in a design. The resolution is 1/10. When optimizing a design, Genus
attempts to satisfy all design rule constraints. These constraints can come from attributes on
a module or port, or from the technology library.

If set to no_value, no design-level constraint is applied, although design rules may still be
inferred from port attributes or from the technology library.

**Example**

■ The following example specifies a maximum capacitance limit for all nets in a design:

```
legacy_genus:/> set_attribute max_capacitance value /designs/my_top
```
**Related Information**

```
Affects these commands: report design_rules
report timing
syn_opt
Related attributes: drc_first on page 778
drc_max_cap_first on page 779
ignore_library_drc on page 814
(libpin) max_capacitance on page 364
(port) max_capacitance on page 939
```

```
Constraint—Design Attributes
```
January 2019 826 Product Version 18.1

**max_fanout**

max_fanout {no_value | _float_ }

_Default_ : no_value

**Read-write** design attribute. Specifies the maximum fanout design rule limit for all nets in
a design. The resolution is 1/1000. When optimizing a design, Genus attempts to satisfy all
design rule constraints. These constraints can come from attributes on a module or port, or
from the technology library.

If set to no_value, no design-level constraint is applied, although design rules may still be
inferred from port attributes or from the technology library.

**Example**

The following example specifies a maximum fanout design rule limit for all nets in design
test:

legacy_genus:/> set_attribute max_fanout _value_ /designs/test

**Related information**

```
Affects these commands: report design_rules
report timing
syn_opt
Related attributes: drc_first on page 778
drc_max_fanout_first on page 780
ignore_library_drc on page 814
ignore_library_max_fanout on page 815
(libpin) max_fanout on page 364
(port) max_fanout on page 940
```

```
Constraint—Design Attributes
```
January 2019 827 Product Version 18.1

**max_transition**

max_transition {no_value | _integer_ }

_Default_ : no_value

**Read-write** design attribute. Specifies a maximum transition design rule limit for all nets in
a design. The resolution is 1. When optimizing a design, Genus attempts to satisfy all design
rule constraints. These constraints can come from attributes on a module or port, or from the
technology library.

If set to no_value, no design-level constraint is applied, although design rules may still be
inferred from port attributes or from the technology library.

**Example**

■ The following example specifies a maximum transition design rule limit for all nets in a
design:
legacy_genus:/> set_attribute max_transition 5 /designs/my_top

**Related Information**

**nl_has_aocv_derate**

nl_has_aocv_derate {1 | 0 | true | false}

_Default_ : false

**Read-write** design attribute. Specifies that the netlist has user-defined derating factor.

```
Affects these commands: report design_rules
report timing
syn_opt
Related attributes: drc_first on page 778
drc_max_fanout_first on page 780
ignore_library_drc on page 814
(libpin) max_transition on page 365
(port) max_transition on page 941
```

```
Constraint—Design Attributes
```
January 2019 828 Product Version 18.1

**Related Information**

**timing_disable_internal_inout_net_arcs**

timing_disable_internal_inout_net_arcs {false | true}

_Default_ : false

**Read-write** design attribute. Determines whether to disable the path from internal drivers
of multi-driven nets when the net is connected to a bidirectional I/O port.

If this attribute is set to true, the following applies to multi-driven nets connected to an I/O
port:

■ All timing paths starting from drivers other than the I/O port to loads of the net are
disabled.

■ The only valid paths are from drivers other than the I/O port to the I/O and from the I/O
to the loads.

■ The slew value at the input pin of the loads is propagated from the I/O ports.

■ In case of multiple I/O ports, the worst slew among the I/O ports gets propagated to the
input pin of the loads.

**Related Information**

```
Set by this command: set_timing_derate
```
```
Affects these commands: syn_generic
syn_map
syn_opt
report timing
```

```
Constraint—Mode Attributes
```
January 2019 829 Product Version 18.1

**Mode Attributes**

Contain information about the design modes of the design. Mode objects are found in the
mode directory in the design directory. These attributes are read-only attributes, so you
cannot set their values.

➤ To get a mode attribute value, type

```
get_attribute attribute_name [find /des*/ design -mode name ]
```
**default**

default {false | true}

_Default_ : false

**Read-only** mode attribute. Indicates whether the mode is the default mode.

**Related Information**

```
Set by this command: create_mode
Related attribute: (library_domain) library on page 1916
```

```
Constraint—Instance Attributes
```
January 2019 830 Product Version 18.1

**Instance Attributes**

Contain information about a combinational, sequential, or hierarchical instance in the
specified design. Instance objects are found in the instances_comb, instances_seq,
and instances_hier directories.

➤ To set an instance attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -instance name ]
```
➤ To get an instance attribute value, type

```
get_attribute attribute_name [find /des*/ design -instance name ]
```
**cell_delay_multiplier**

cell_delay_multiplier _float_

_Default_ : 1.0

**Read-write** instance attribute. Scales the delay of the instance by the specified value. If
both the libcell and instance attribute values differ from1.0, the value of the instance attribute
will be used to scale the delay. If the value on the instance is the default value, but the value
on the libcell was changed, then the value on the libcell is used to scale the delay.

**Note:** You can only set this attribute on leaf-level instances.

This attribute can also be set by the following SDC command:

set_timing_derate -late -data -cell_delay _instance_

**Related Information**

```
Affects these commands: report cell_delay_calculation
report slew_calculation
report timing
Related attributes: (design) cell_delay_multiplier on page 806
(libcell) cell_delay_multiplier on page 306
```

```
Constraint—Instance Attributes
```
January 2019 831 Product Version 18.1

**cell_min_delay_multiplier**

cell_min_delay_multiplier _float_

_Default_ : 1.0

**Read-write** instance attribute. Scales the minimum delay of the instance by the specified
value. This scaled delay is used to compute the input delay to the from_pin during
data-to-data checking. If both the libcell and instance attribute values differ from1.0, the value
of the instance attribute will be used to scale the delay. If the value on the instance is the
default value, but the value on the libcell was changed, then the value on the libcell is used to
scale the delay.

**Note:** You can only set this attribute on leaf-level instances.

This attribute can also be set by the following SDC command:

set_timing_derate -early -data -cell_delay _instance_

**Related Information**

```
Affects these commands: report cell_delay_calculation
report slew_calculation
report timing
Related attributes: (design) cell_min_delay_multiplier on page 807
(libcell) cell_min_delay_multiplier on page 307
```

```
Constraint—Instance Attributes
```
January 2019 832 Product Version 18.1

**disabled_arcs**

disabled_arcs _Tcl_list_

**Read-write** instance attribute. Disables or breaks timing arcs (path delay) of library cells
for synthesis and static timing analysis. This attribute affects only the specified instance and
not all references of the library cell in the top level of the design. A disable on the specific arc
requests the static timing analysis engine not to consider the path under consideration for
timing analysis. You can specify a Tcl list of timing arcs.

**Note:** Only arcs of mapped instances can be disabled.

**Example**

The following example disables all the timing arcs from pin A1 to Z in instance p0553A which
is an AND2D1 cell in the design after mapping to the technology library.

set_attribute disabled_arcs [find ./lib*/*/libcells/AND2D1 -libarc A1_n90]
[find ./ -instance p0553A]

**Related Information**

Disabling Timing Arcs for a Specified Instance in _Genus Timing Analysis Guide for
Legacy UI_.

```
Related command: report timing
Related attributes: (instance) timing_case_disabled_arcs_by_mode on
page 1364
```

```
Constraint—Instance Attributes
```
January 2019 833 Product Version 18.1

**disabled_arcs_by_mode**

disabled_arcs_by_mode **{** _mode_name_1 libarcs_ **}** [ **{** _mode libarcs_ **}** ]...

**Read-write** instance attribute. Specifies the libarc objects to be disabled in each timing
mode. Specify a Tcl list of modes and a corresponding list of libarcs.

When the disabled_arcs_by_mode attribute is set, the disabled_arcs attribute will be
reset to "". However, when all the values for the disabled_arcs_by_mode attribute are
the same, the disabled_arcs attribute will be set to that value.

When the disabled_arcs attribute is set, the disabled_arcs_by_mode attribute will
reflect that value for each mode.

**Example**

■ The following example shows that this attribute displays a list of lists, which gets
overwritten each time it is set:
legacy_genus:/> get_attribute disabled_arcs_by_mode nand_inst
{/designs/top/modes/a /libraries/typical/libcells/NAND2X1/Y/inarcs/B_Y_n60}
legacy_genus:/> set_attribute disabled_arcs_by_mode [list [list b \
[find NAND2x1/Y -libarc B_Y*]]] nand_inst
legacy_genus:/> get_attribute disabled_arcs_by_mode nand_inst
(/designs/top/modes/b /libraries/typical/libcells/NAND2X1/Y/inarcs/B_Y_n60}

■ The following example shows how to set this attribute in different modes:

```
legacy_genus:/> set_attribute disabled_arcs_by_mode [list [list b \
[find NAND2X1/Y -libarc B_Y*]] [list a \
[find NAND2X1/Y -libarc B_Y*]]] nand_inst
legacy_genus:/> get_attribute disabled_arcs_by_mode nand_inst
{/designs/top/modes/b /libraries/typical/libcells/NAND2X1/Y/inarcs/B_Y_n60} \
{/designs/top/modes/a /libraries/typical/libcells/NAND2X1/Y/inarcs/B_Y_n60}
legacy_genus:/> get_attribute disabled_arcs_by_mode nand_inst
/libraries/typical/libcells/NAND2X1/Y/inarcs/B_Y_n60
```
**Related Information**

Performing Multi-Mode Timing Analysis in _Genus Timing Analysis Guide for Legacy UI_.

```
Affects these commands: report clocks
report qor
report timing
write_encounter
```

```
Constraint—Instance Attributes
```
January 2019 834 Product Version 18.1

**early_fall_cell_check_derate_factor**

early_fall_cell_check_derate_factor _float_

**Read-write** instance attribute. Returns the cell check derating factor specified through the
set_timing_derate with the -early -fall -cell_check options.

**early_fall_clk_cell_derate_factor**

early_fall_clk_cell_derate_factor _float_

**Read-write** instance attribute. Returns the derating factor for early clock paths specified
through the set_timing_derate with the -early -fall -clock options.

**early_fall_data_cell_derate_factor**

early_fall_data_cell_derate_factor _float_

**Read-write** instance attribute. Returns the derating factor for early data paths specified
through the set_timing_derate with the -early -fall -data options.

**early_rise_cell_check_derate_factor**

early_rise_cell_check_derate_factor _float_

**Read-write** instance attribute. Returns the cell check derating factor specified through the
set_timing_derate with the -early -rise -cell_check options.

**early_rise_clk_cell_derate_factor**

early_rise_clk_cell_derate_factor _float_

**Read-write** instance attribute. Returns the derating factor for early clock paths specified
through the set_timing_derate with the -early -rise -clock options.

```
write_sdc
write_script
Related commands: create_mode
read_sdc
Affects this attribute: disabled_arcs on page 832
```

```
Constraint—Instance Attributes
```
January 2019 835 Product Version 18.1

**early_rise_data_cell_derate_factor**

early_rise_data_cell_derate_factor _float_

**Read-write** instance attribute. Returns the derating factor for early data paths specified
through the set_timing_derate with the -early -rise -data options.

**box_has_aocv_derate**

box_has_aocv_derate {1 | 0 | true false}

_Default_ : false

**Read-write** instance attribute. Specifies user-defined derate factor on the box.

**box_has_ocv_derate**

box_has_ocv_derate {1 | 0 | true false}

_Default_ : false

**Read-write** instance attribute. Specifies user-defined derate factor on the box.

**early_rise_clk_check_derate_factor**

early_rise_clk_check_derate_factor _float_

**Read-write** instance attribute. Returns the clock check derating factor specified through
the set_timing_derate command with the -early -rise -clock options.

**early_fall_clk_check_derate_factor**

early_rise_cell_check_derate_factor _float_

**Read-write** instance attribute. Returns the clock check derating factor specified through
the set_timing_derate command with the -early -fall -clock options.

**late_rise_clk_check_derate_factor**

early_rise_cell_check_derate_factor _float_

**Read-write** instance attribute. Returns the clock check derating factor specified through
the set_timing_derate command with the -late -rise -clock options.


```
Constraint—Instance Attributes
```
January 2019 836 Product Version 18.1

**late_fall_clk_check_derate_factor**

early_rise_cell_check_derate_factor _float_

**Read-write** instance attribute. Returns the clock check derating factor specified through
the set_timing_derate command with the -late -fall -clock options.

**hard_region**

hard_region {false | true}

_Default_ : false

**Read-write** instance attribute. Specifies hierarchical instances that are recognized as
hard regions in your floorplan during logic synthesis and preserves pins and subports.

**Note:** Some place and route tools operate better if your design has no buffers between
regions at the top level. To accommodate this, specify hard regions before mapping.

**Example**

The following example specifies the hard region on the pbu_ctl instance:

legacy_genus:/> set_attribute hard_region 1 [find / -instance pbu_ctl]

**Related Information**

**latch_borrow**

latch_borrow {no_value | _float_ }

_Default_ : no_value

**Read-write** instance attribute. Specifies the time (in ps) borrowed from the next clock
cycle. The resolution is 1.

**Note:** A latch_borrow definition is only valid when inferencing a latch or a blackbox.

**Example**

The following example sets time borrowing to 300 picoseconds for all latches inferred in the
design top:

legacy_genus:/> set_attr latch_borrow 300 [find ./ -design test_top]

```
Related attribute: (subdesign) hard_region on page 969
```

```
Constraint—Instance Attributes
```
January 2019 837 Product Version 18.1

**Related Information**

Specifying Latch Time Borrowing in the _Genus Timing Analysis Guide for Legacy UI_.

```
Related attribute: (design) latch_borrow on page 816
```

```
Constraint—Instance Attributes
```
January 2019 838 Product Version 18.1

**latch_borrow_by_mode**

latch_borrow_by_mode **{** _mode_name_1 delay_value_ **}** [ **{** _mode_name_2 delay_value_ **}** ]...

**Read-write** instance attribute. Specifies the time borrowed from the next clock cycle for
latches in the netlist for all the timing modes. Valid only for latches and timing models. The
value must be non-negative. Specify a Tcl list of modes and corresponding delays.

When the latch_borrow_by_mode attribute is set, the latch_borrow attribute will be
reset to no_value. However, when all the values for the latch_borrow_by_mode attribute
are the same, the latch_borrow attribute is set to that value.

When the latch_borrow attribute is set, the latch_borrow_by_mode attribute reflects
that value for each mode.

**Note:** If this attribute is set on a design and on an instance, the smaller time borrow value will
have priority.

**Examples**

■ The following example sets this attribute in modes a and b:

```
legacy_genus:/> set_attribute latch_borrow_by_mode {{a 20} {b 5}} i0
legacy_genus:/> get_attribute latch_borrow_by_mode i0
{/designs/latch/modes/b 5.0} {/designs/latch/modes/a 20.0}
```
■ The following example shows that the value of this attribute is a list of lists that gets
overwritten each time it is set:
legacy_genus:/> get_attribute latch_borrow_by_mode i0
{/designs/latch/modes/b 20.0}
legacy_genus:/> set_attribute latch_borrow_by_mode {{a 20}} i0
legacy_genus:/> get_attribute latch_borrow_by_mode i0
{/designs/latch/modes/a 20.0}

**Related Information**

Performing Multi-Mode Timing Analysis in _Genus Timing Analysis Guide for Legacy UI_.

```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
```

```
Constraint—Instance Attributes
```
January 2019 839 Product Version 18.1

**latch_max_borrow**

latch_max_borrow {no_value | _integer_ }

_Default_ : no_value

**Read-write** instance attribute. Specifies the maximum amount of time that can be
borrowed, in picoseconds, from the next clock cycle. The specified value must be an integer
greater or equal to 0 (decimal values are rounded to the nearest integer) or no_value. This
attribute is available on latch cells, clocks, or on a design. If it is set on a latch cell, it replaces
the value set on the design. If the latch_borrow attribute has already been set, then the
latch_max_borrow attribute is ignored.

**Example**

legacy_genus:/> set_attribute latch_max_borrow no_value \
[find /des*/design -instance name]

**Related Information**

```
write_script
Related commands: create_mode
read_sdc
Affects this attribute (instance) latch_borrow on page 836
Related attributes: (design) latch_borrow on page 816
(instance) latch_borrow on page 836
(design) latch_borrow_by_mode on page 817
(clock) latch_max_borrow on page 981
(instance) latch_max_borrow on page 839
(pin) latch_max_borrow on page 869
(design) latch_max_borrow_by_mode on page 819
(pin) latch_max_borrow_by_mode on page 870
```
```
Affected by these attributes: (design) latch_borrow on page 816
(instance) latch_borrow on page 836
(pin) min_pulse_width on page 871
```

```
Constraint—Instance Attributes
```
January 2019 840 Product Version 18.1

```
Related attributes: (clock) latch_max_borrow on page 981
(design) latch_max_borrow on page 818
(pin) latch_max_borrow on page 869
(design) latch_max_borrow_by_mode on page 819
(pin) min_pulse_width on page 871
```

```
Constraint—Instance Attributes
```
January 2019 841 Product Version 18.1

**latch_max_borrow_by_mode**

latch_max_borrow_by_mode **{** _mode_name_1 delay_value_ **}**
[ **{** _mode_name_2 delay_value_ **}** ]...

**Read-write** instance attribute. Specifies the maximum time borrowed, for an instance,
from the next clock cycle for latches in a netlist for all timing modes. Valid only for latches and
timing models. The value must be non-negative. Specify a Tcl list of modes and
corresponding delays.

When the latch_max_borrow_by_mode attribute is set, the latch_max_borrow
attribute will be reset to no_value. However, when all the values for the
latch_max_borrow_by_mode attribute are the same, the latch_max_borrow attribute
is set to that value.

When the latch_max_borrow attribute is set, the latch_max_borrow_by_mode
attribute reflects that value for each mode.

**Example**

■ The following example shows that the value of this attribute is a list of lists that gets
overwritten each time it is set:
legacy_genus:/> get_attribute latch_max_borrow_by_mode i0
{/designs/latch/modes/a 20000.0}
legacy_genus:/> set_attr latch_max_borrow_by_mode [list [list b 10000]] i0
{designs/latch/modes/b 10000.0}

■ The following example sets this attribute in modes a and b:

```
legacy_genus:/> set_attribute latch_max_borrow_by_mode [list [list b 10000] \
[list a 20000]] i0
legacy_genus:/> get_attribute latch_max_borrow_by_mode i0
{designs/latch/modes/b 10000.0} {/designs/latch/modes/a 20000.0}
```
**Related Information**

Performing Multi-Mode Timing Analysis in _Genus Timing Analysis Guide for Legacy UI_.

```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
```

```
Constraint—Instance Attributes
```
January 2019 842 Product Version 18.1

**late_fall_cell_check_derate_factor**

late_fall_cell_check_derate_factor _float_

**Read-write** instance attribute. Returns the cell check derating factor specified through the
set_timing_derate with the -late -fall -cell_check options.

**late_fall_clk_cell_derate_factor**

late_fall_clk_cell_derate_factor _float_

**Read-write** instance attribute. Returns the derating factor for late clock paths specified
through the set_timing_derate with the -late -fall -clock options.

**late_fall_data_cell_derate_factor**

late_fall_data_cell_derate_factor _float_

**Read-write** instance attribute. Returns the derating factor for early data paths specified
through the set_timing_derate with the -late -fall -data options.

```
write_script
Related commands: create_mode
read_sdc
Affects this attributes instance) latch_max_borrow on page 839
Related attributes: (design) latch_borrow on page 816
(instance) latch_borrow on page 836
(design) latch_borrow_by_mode on page 817
(clock) latch_max_borrow on page 981
(pin) latch_max_borrow on page 869
(design) latch_max_borrow_by_mode on page 819
(pin) latch_max_borrow_by_mode on page 870
```

```
Constraint—Instance Attributes
```
January 2019 843 Product Version 18.1

**late_rise_cell_check_derate_factor**

late_rise_cell_check_derate_factor _float_

**Read-write** instance attribute. Returns the cell check derating factor specified through the
set_timing_derate with the -late -rise -cell_check options.

**late_rise_clk_cell_derate_factor**

late_rise_clk_cell_derate_factor _float_

**Read-write** instance attribute. Returns the derating factor for late clock paths specified
through the set_timing_derate with the -late -rise -clock options.

**late_rise_data_cell_derate_factor**

late_rise_data_cell_derate_factor _float_

**Read-write** instance attribute. Returns the derating factor for early data paths specified
through the set_timing_derate with the -late -rise -data options.


```
Constraint—Pin Attributes
```
January 2019 844 Product Version 18.1

**Pin Attributes**

Contain information about the specified instance pin. A pin is a single bit connection point on
an instance. Pin objects are stored in pins_in and pins_out directories.

➤ To set a pin attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -pin instance /pin]
```
➤ To get a pin attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -pin instance /pin]
```
**Note:** You may need to specify more than one instance to serve as the search path that will
uniquely identify the relevant pin.

**break_timing_paths**

break_timing_paths {false | true | clock_gating | propagate_slews | set_data_check
| set_dont_time | set_max_delay}

_Default_ : false

**Read-write** pin attribute. Controls whether to break the timing path at the specified pin. By
default the timing path is not broken. Some values are set by the tool.

```
clock_gating Set by the tool when a set_clock_gating_check constraint
is set at the specified pin.
false Prevents that the timing path is broken at the specified pin and
allows the slew values to propagate through the pin.
propagate_slews Allows the timing path to be broken at the specified pin but does
allow slews to propagate through the pin.
set_data_check Set by the tool when a set_data_check constraint is set at
the specified pin.
set_dont_time Set by the tool when a set_dont_time constraint is set at the
specified pin.
set_max_delay Set by the tool when a set_max_delay constraint is set from
or to the specified pin.
true Allows the timing path is broken at the specified pin and does
not allow slews to propgate through the pin.
Note: Can be set by the tool when reading SDC constraints.
```

```
Constraint—Pin Attributes
```
January 2019 845 Product Version 18.1

**Example**

legacy_genus:/> set_attribute break_timing_path true \
[find /des*/design -pin instance/pin]

**Related Information**

```
Affects these commands: report clocks
report qor
write_sdc
report timing
write_sdc
write_script
Related commands: multi_cycle
path_adjust
path_delay
path_disable
specify_paths
Affected by this attribute: timing_no_path_segmentation on page 796
Related attributes: (port) break_timing_paths on page 898
external_driver on page 927
fixed_slew on page 933
slew on page 987
```

```
Constraint—Pin Attributes
```
January 2019 846 Product Version 18.1

**break_timing_paths_by_mode**

break_timing_paths_by_mode {mode_1 {0 | 1 | propagate_slews}
{mode_2 {0 | 1 | propagate_slews}} ...

**Read-write** pin attribute Controls whether to break the timing path at the pin for particular
timing modes. Setting the value to 1 for a mode will break the timing path in that mode.

**Note:** The break_timing_paths attribute must be set to false for the
break_timing_paths_by_mode attribute to take effect.

```
Important
```
```
If you set the value to propagate_slews or false in one or more modes, but not
in all modes, the slews will be propagated in all modes.
```
```
Only if you set the value to true or 1 in all modes will the slew not be propagated. The
timing paths will be broken.
```
**Related Information**

```
Affects these commands: report clocks
report qor
report timing
write_sdc
write_script
Related commands: multi_cycle
path_adjust
path_delay
path_disable
specify_paths
Related attributes: (pin) break_timing_paths on page 844
(port) break_timing_paths on page 898
(port) break_timing_paths_by_mode on page 899
```

```
Constraint—Pin Attributes
```
January 2019 847 Product Version 18.1

**clock_hold_uncertainty**

clock_hold_uncertainty { {no_value no_value} | _Tcl_list_ }

_Default_ : no_value no_value

**Read-write** pin attribute. Specifies the uncertainty in the arrival times of capturing edges (in
picoseconds) for the clock in early-mode (hold) timing analysis. Genus ignores (does not use)
this value in optimization and timing analysis, but can pass it to downstream tools.

If you specify a single value, then both the rising and falling edge are set to that single value.
If you specify a Tcl list containing two values, then the two values are interpreted as the rising
and falling edge.

**Example**

The following commands set the rising and falling clock edge to 50 picoseconds on pin c.

legacy_genus:/> set_attribute clock_hold_uncertainty 50 a/b/c
legacy_genus:/> set_attribute clock_hold_uncertainty {50 50} a/b/c

**Related Information**

```
Related attributes: (clock) clock_hold_uncertainty on page 970
(port) clock_hold_uncertainty on page 901
(pin) clock_hold_uncertainty_by_mode on page 848
(port) clock_hold_uncertainty_by_mode on page 902
```

```
Constraint—Pin Attributes
```
January 2019 848 Product Version 18.1

**clock_hold_uncertainty_by_mode**

clock_hold_uncertainty_by_mode { { _mode_1 Tcl_list_ } { _mode_2 Tcl_list_ } ...}

_Default_ : {no_value no_value} (for each mode)

**Read-write** pin attribute. Specifies the uncertainty in the arrival times of capturing edges (in
picoseconds) for the clock in early-mode (hold) timing analysis for particular timing modes.
Genus ignores (does not use) these values in optimization and timing analysis, but can pass
them to downstream tools.

If you specify a single value, then both the rising and falling edge are set to that single value.
If you specify a Tcl list containing two values, then the two values are interpreted as the rising
and falling edge.

**Note:** When you set this attribute, it overrides the clock_hold_uncertainty attribute on
this pin.

**Example**

The following command set the rising and falling clock edges for modes A and B on pin CK.

legacy_genus:/> set_attr clock_hold_uncertainty_by_mode {{ A {1 2}} {B 3}} [find /
-pin CK]
Setting attribute of pin ’CK’: ’clock_hold_uncertainty_by_mode’ =
{/designs/top/modes/A {1.0 2.0}} {/designs/top/modes/B {3.0 3.0}}

**Related Information**

```
Affected by this attribute: (pin) hold_uncertainty_by_clock on page 866
Affects this attribute: (pin) clock_hold_uncertainty on page 847
Related attributes: (clock) clock_hold_uncertainty on page 970
(port) clock_hold_uncertainty on page 901
(port) clock_hold_uncertainty_by_mode on page 902
```

```
Constraint—Pin Attributes
```
January 2019 849 Product Version 18.1

**clock_network_early_latency**

clock_network_early_latency { {no_value no_value no_value no_value} | _Tcl_list_ }

_Default_ : no_value no_value no_value no_value

**Read-write** pin attribute. Specifies the delay between the ideal waveform edges and the
sequential elements in the circuit for early-mode (hold checking) timing analysis. You can
specify a Tcl list of up to four delay values.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

The values set on the pin both override the latency values for all clock signals that propagate
through the pin and apply to all sequential elements in the transitive fanout.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

If you specify a single value, all four edge latencies are set to that single value. If you specify
a Tcl list containing two values, the two values are interpreted as rise and fall latency and the
same value is applied for the minimum and maximum values.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Example**

The following commands sets the minimum and maximum rise latencies to 150, and the
minim and maximum fall latencies to 30.

legacy_genus:/> set_attribute clock_network_early_latency {150 30} a/b/c
legacy_genus:/> set_attribute clock_network_early_latency {150 30 150 30} a/b/c

**Related Information**

```
Related attributes: (clock) clock_network_early_latency on page 971
```

```
Constraint—Pin Attributes
```
January 2019 850 Product Version 18.1

```
(port) clock_network_early_latency on page 903
(pin) clock_network_early_latency_by_mode on page 851
(port) clock_network_early_latency_by_mode on page 905
(clock) clock_network_late_latency on page 972
(pin) clock_network_late_latency on page 853
(port) clock_network_late_latency on page 907
```

```
Constraint—Pin Attributes
```
January 2019 851 Product Version 18.1

**clock_network_early_latency_by_mode**

clock_network_early_latency_by_mode { { _mode_1 Tcl_list_ } { _mode_2 Tcl_list_ } ...}

_Default_ : {no_value no_value no_value no_value} (for each mode)

**Read-write** pin attribute. Specifies the delay at the pin between the ideal waveform edges
and the sequential elements in the circuit for early-mode (hold checking) timing analysis. For
each timing mode, you can specify a Tcl list of up to four delay values.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

The values set on the pin both override the latency values for all clock signals that propagate
through the pin and apply to all sequential elements in the transitive fanout.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

If you specify a single value, all four edge latencies are set to that single value. If you specify
a Tcl list containing two values, the two values are interpreted as rise and fall latency and the
same value is applied for the minimum and maximum values.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Note:** When you set this attribute, it overrides the clock_network_early_latency
attribute set on the pin.

**Example**

The following command sets the network early latencies for modes A and B on pin CK.

legacy_genus:/> set_attr clock_network_early_latency_by_mode {{ A {150 30}} \
==> {B {75 20 60 15}}} flop/CK
Setting attribute of pin ’CK’: ’clock_network_early_latency_by_mode’ =
{/designs/top/modes/A {150.0 30.0 150.0 30.0}} {/designs/top/modes/B {75.0 20.0
60.0 150.0}}


```
Constraint—Pin Attributes
```
January 2019 852 Product Version 18.1

**Related Information**

```
Affects this attribute: (pin) clock_network_early_latency on page 849
```
```
Related attributes: (clock) clock_network_early_latency on page 971
(port) clock_network_early_latency on page 903
(port) clock_network_early_latency_by_mode on page 905
(clock) clock_network_late_latency on page 972
(pin) clock_network_late_latency on page 853
(port) clock_network_late_latency on page 907
(pin) clock_network_late_latency_by_mode on page 855
(port) clock_network_late_latency_by_mode on page 909
```

```
Constraint—Pin Attributes
```
January 2019 853 Product Version 18.1

**clock_network_late_latency**

clock_network_late_latency { {no_value no_value no_value no_value} | _Tcl_list_ }

_Default_ : no_value no_value no_value no_value

**Read-write** pin attribute. Specifies the delay (in picoseconds) between the ideal waveform
edges and the sequential elements in the circuit for late-mode (setup checking) timing
analysis.

The total latency, or delay, for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

The values set on the pin both override the latency values for all clock signals that propagate
through the pin and apply to all sequential elements in the transitive fanout.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive values produce looser timing constraints. For maximum (capture)
latency edges, positive values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency. The default value of the attribute is
{no_value no_value no_value no_value}, which indicates that all four latency
values should remain unchanged.

If you specify a single value, all four edge latencies are set to that single value. If you specify
a Tcl list containing two values, the two values are interpreted as rise and fall latency and the
same value is applied for the minimum and maximum values.


```
Constraint—Pin Attributes
```
January 2019 854 Product Version 18.1

**Examples**

■ Both of the following examples have the same effect:

```
legacy_genus:/> set_attribute clock_network_late_latency {150 30} a/b/c
legacy_genus:/> set_attribute clock_network_late_latency {150 30 150 30} a/b/c
```
■ The following example sets the network fall latency to 50 picoseconds but leaves the
network rise latency unchanged:
legacy_genus:/> set_attribute clock_network_late_latency {no_value 50} a/b/c

**Related Information**

```
Related attributes: (clock) clock_network_early_latency on page 971
(pin) clock_network_early_latency on page 849
(port) clock_network_early_latency on page 903
(clock) clock_network_late_latency on page 972
(port) clock_network_late_latency on page 907
(pin) clock_network_late_latency_by_mode on page 855
(port) clock_network_late_latency_by_mode on page 909
```

```
Constraint—Pin Attributes
```
January 2019 855 Product Version 18.1

**clock_network_late_latency_by_mode**

clock_network_late_latency_by_mode { { _mode_1 Tcl_list_ } { _mode_2 Tcl_list_ } ...}

_Default_ : {no_value no_value no_value no_value} (for each mode)

**Read-write** pin attribute. Specifies the delay at the pin (in picoseconds) between the ideal
waveform edges and the sequential elements in the circuit for late-mode (setup checking)
timing analysis. For each timing mode, you can specify a Tcl list of up to four delay values.

The total latency, or delay, for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

The values set on the pin both override the latency values for all clock signals that propagate
through the pin and apply to all sequential elements in the transitive fanout.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive values produce looser timing constraints. For maximum (capture)
latency edges, positive values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency. The default value of the attribute is
{no_value no_value no_value no_value}, which indicates that all four latency
values should remain unchanged.

If you specify a single value, all four edge latencies are set to that single value. If you specify
a Tcl list containing two values, the two values are interpreted as rise and fall latency and the
same value is applied for the minimum and maximum values.

**Note:** When you set this attribute, it overrides the clock_network_late_latency
attribute set on this pin.


```
Constraint—Pin Attributes
```
January 2019 856 Product Version 18.1

**Example**

The following command sets the network late latencies for modes A and B on pin CK.

legacy_genus:/> set_attr clock_network_late_latency_by_mode {{ A {150 30}} \
==> {B {75 20 60 15}}} flop/CK
Setting attribute of pin ’CK’: ’clock_network_late_latency_by_mode’ =
{/designs/top/modes/A {150.0 30.0 150.0 30.0}} {/designs/top/modes/B {75.0 20.0
60.0 15.0}}

**Related Information**

```
Affects this attribute: (pin) clock_network_late_latency on page 853
Related attributes: (clock) clock_network_early_latency on page 971
(pin) clock_network_early_latency on page 849
(port) clock_network_early_latency on page 903
(pin) clock_network_early_latency_by_mode on page 851
(port) clock_network_early_latency_by_mode on page 905
(clock) clock_network_late_latency on page 972
(port) clock_network_late_latency on page 907
(port) clock_network_late_latency_by_mode on page 909
```

```
Constraint—Pin Attributes
```
January 2019 857 Product Version 18.1

**clock_setup_uncertainty**

clock_setup_uncertainty { {no_value no_value} | _Tcl_list_ }

_Default_ : no_value no_value

**Read-write** pin attribute. Specifies the uncertainty in the arrival times of capturing edges for
clocks in late-mode timing analysis. The values set on a pin both override the uncertainty
values for all clock signals that propagate through the pin and apply to all sequential elements
in the transitive fanout.

The attribute value is a Tcl list specifying the uncertainty in the rising and falling edges of the
ideal clock waveform. Positive values indicate that the clock may arrive earlier in time, which
causes timing constraints to be tighter.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the uncertainty times. The default value of this
attribute is {no_value no_value}, indicating that both rise and fall uncertainties should be
left unchanged.

If you specify a single value (instead of a Tcl list representing the rise and fall values), both
rise and fall values are set to the single value.

**Examples**

■ Both of the following commands set the rise and fall setup uncertainty arrival times for
pin a/b/c to 100 picoseconds:
legacy_genus:/> set_attribute clock_setup_uncertainty {100 100} a/b/c
legacy_genus:/> set_attribute clock_setup_uncertainty 100 a/b/c

■ The following command sets the rise setup uncertainty to 100 picoseconds and the fall
setup uncertainty to 50 picoseconds:
legacy_genus:/> set_attribute clock_setup_uncertainty {100 50} a/b/c

■ The following command sets the rise setup uncertainty to 50 picoseconds but leaves the
fall uncertainty unchanged:
legacy_genus:/> set_attribute clock_setup_uncertainty {50 no_value} a/b/c

**Related Information**

```
Related attributes: (clock) clock_setup_uncertainty on page 974
(port) clock_setup_uncertainty on page 911
(pin) clock_setup_uncertainty_by_mode on page 858
(port) clock_setup_uncertainty_by_mode on page 913
```

```
Constraint—Pin Attributes
```
January 2019 858 Product Version 18.1

**clock_setup_uncertainty_by_mode**

clock_setup_uncertainty_by_mode { { _mode_1 Tcl_list_ } { _mode_2 Tcl_list_ } ...}

_Default_ : {no_value no_value} (for each mode)

**Read-write** pin attribute. Specifies the uncertainty in the arrival times of capturing edges for
clocks in late-mode timing analysis. The values set on a pin both override the uncertainty
values for all clock signals that propagate through the pin and apply to all sequential elements
in the transitive fanout. For each timing mode, you can specify a Tcl list of up to two values.

The attribute value is a Tcl list specifying the uncertainty in the rising and falling edges of the
ideal clock waveform. Positive values indicate that the clock may arrive earlier in time, which
causes timing constraints to be tighter.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the uncertainty times. The default value of this
attribute is {no_value no_value}, indicating that both rise and fall uncertainties should be
left unchanged.

If you specify a single value (instead of a Tcl list representing the rise and fall values), both
rise and fall values are set to the single value.

**Note:** When you set this attribute, it overrides the clock_setup_uncertainty attribute
set on this pin.

**Examples**

■ The following command sets the setup uncertainties for modes A and B:

```
legacy_genus:/> set_attr clock_setup_uncertainty_by_mode {{ A {100 50}} {B 50}}
\
==> [find / -pin CK]
Setting attribute of pin ’CK’: ’clock_setup_uncertainty_by_mode’ =
{/designs/top/modes/A {100.0 50.0}} {/designs/top/modes/B {50.0 50.0}}
```
**Related Information**

```
Affected by this attribute: (pin) setup_uncertainty_by_clock on page 881
Affects this attribute: (pin) clock_setup_uncertainty on page 857
Related attributes (clock) clock_setup_uncertainty on page 974
(port) clock_setup_uncertainty on page 911
(port) clock_setup_uncertainty_by_mode on page 913
```

```
Constraint—Pin Attributes
```
January 2019 859 Product Version 18.1

**clock_source_early_latency**

clock_source_early_latency { {no_value no_value no_value no_value} | _Tcl_list_ }

_Default_ : no_value no_value no_value no_value

**Read-write** pin attribute. Specifies the delay between the ideal waveform edges and the
sequential elements in the circuit for early-mode (hold checking) timing analysis.

The total latency, or delay, for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

The values set on the pin both override the latency values for all clock signals that propagate
through the pin and apply to all sequential elements in the transitive fanout.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

If you specify a single value, all four edge latencies are set to that single value. If you specify
a Tcl list containing two values, the two values are interpreted as rise and fall latency and the
same value is applied for the minimum and maximum values.

The Genus tool does not use these attribute values because the tool does not perform any
hold timing analysis. However, when you execute the write_sdc command, the values
specified for the clock_source_early_latency attribute are written out to the SDC
constraints file.

**Example**

legacy_genus:/> set_attribute clock_source_early_latency 150 a/b/c


```
Constraint—Pin Attributes
```
January 2019 860 Product Version 18.1

**Related Information**

**clock_source_early_latency_by_mode**

clock_source_early_latency_by_mode { { _mode_1 Tcl_list_ } { _mode_2 Tcl_list_ } ...}

_Default_ : {no_value no_value no_value no_value} (for each mode)

**Read-write** pin attribute. Specifies the delay between the ideal waveform edges and the
sequential elements in the circuit for early-mode (hold checking) timing analysis. For each
timing mode, you can specify a Tcl list of up to four delay values.

The total latency, or delay, for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

The values set on the pin both override the latency values for all clock signals that propagate
through the pin and apply to all sequential elements in the transitive fanout.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

If you specify a single value, all four edge latencies are set to that single value. If you specify
a Tcl list containing two values, the two values are interpreted as rise and fall latency and the
same value is applied for the minimum and maximum values.

```
Related attributes: (clock) clock_source_early_latency on page 975
```
```
(port) clock_source_early_latency on page 914
(pin) clock_source_early_latency_by_mode on page 860
(port) clock_source_early_latency_by_mode on page 916
(clock) clock_source_late_latency on page 977
(pin) clock_source_late_latency on page 862
(port) clock_source_late_latency on page 918
```

```
Constraint—Pin Attributes
```
January 2019 861 Product Version 18.1

The Genus tool does not use these attribute values because the tool does not perform any
hold timing analysis. However, when you execute the write_sdc command, the values
specified for the clock_source_early_latency_by_mode attribute are written out to the
SDC constraints file.

**Note:** When you set this attribute, it overrides the clock_source_early_latency
attribute set on this pin.

**Example**

legacy_genus:/> set_attr clock_source_early_latency_by_mode {{ A {100 50 150 60}} \
==> {B {110 70}}} [find / -pin CK]
Setting attribute of pin ’CK’: ’clock_source_early_latency_by_mode’ =
{/designs/top/modes/A {100.0 50.0 150.0 60.0}} {/designs/top/modes/B {110.0 70.0
110.0 70.0}}

**Related Information**

```
Affected by this attribute: (pin) source_early_latency_by_clock on page 882
Affects this attribute: (pin) clock_source_early_latency on page 859
Related attributes: (clock) clock_source_early_latency on page 975
(port) clock_source_early_latency on page 914
(port) clock_source_early_latency_by_mode on page 916
(clock) clock_source_late_latency on page 977
(pin) clock_source_late_latency on page 862
(port) clock_source_late_latency on page 918
(pin) clock_source_late_latency_by_mode on page 864
(port) clock_source_late_latency_by_mode on page 920
```

```
Constraint—Pin Attributes
```
January 2019 862 Product Version 18.1

**clock_source_late_latency**

clock_source_late_latency { {no_value no_value no_value no_value} | _Tcl_list_ }

_Default_ : no_value no_value no_value no_value

**Read-write** pin attribute. Specifies the delay between the ideal waveform edges and the
sequential elements in the circuit for late-mode (setup checking) timing analysis.

The total latency, or delay, for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

The values set on the pin both override the latency values for all clock signals that propagate
through the pin and apply to all sequential elements in the transitive fanout.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive values produce looser timing constraints. For maximum (capture)
latency edges, positive values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency. The default value of the attribute is
{no_value no_value no_value no_value}, which indicates that all four latency
values should remain unchanged.

If you specify a single value, all four edge latencies are set to that single value. If you specify
a Tcl list containing two values, the two values are interpreted as rise and fall latency and the
same value is applied for the minimum and maximum values.


```
Constraint—Pin Attributes
```
January 2019 863 Product Version 18.1

**Examples**

All of the following examples have the same effect:

legacy_genus:/> set_attribute clock_source_late_latency 150 a/b/c
legacy_genus:/> set_attribute clock_source_late_latency {150 150} a/b/c
legacy_genus:/> set_attribute clock_source_late_latency {150 150 150 150} a/b/c

**Related Information**

```
Related attributes: (clock) clock_source_early_latency on page 975
(pin) clock_source_early_latency on page 859
(port) clock_source_early_latency on page 914
(clock) clock_source_late_latency on page 977
(port) clock_source_late_latency on page 918
(pin) clock_source_late_latency_by_mode on page 864
(port) clock_source_late_latency_by_mode on page 920
```

```
Constraint—Pin Attributes
```
January 2019 864 Product Version 18.1

**clock_source_late_latency_by_mode**

clock_source_late_latency_by_mode { { _mode_1 Tcl_list_ } { _mode_2 Tcl_list_ } ...}

_Default_ : {no_value no_value no_value no_value} (for each mode)

**Read-write** pin attribute. Specifies the delay between the ideal waveform edges and the
sequential elements in the circuit for late-mode (setup checking) timing analysis. For each
timing mode, you can specify a Tcl list of up to four delay values.

The total latency, or delay, for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

The values set on the pin both override the latency values for all clock signals that propagate
through the pin and apply to all sequential elements in the transitive fanout.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive values produce looser timing constraints. For maximum (capture)
latency edges, positive values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency. The default value of the attribute is
{no_value no_value no_value no_value}, which indicates that all four latency
values should remain unchanged.

If you specify a single value, all four edge latencies are set to that single value. If you specify
a Tcl list containing two values, the two values are interpreted as rise and fall latency and the
same value is applied for the minimum and maximum values.

**Note:** When you set this attribute, it overrides the clock_source_late_latency attribute
on this pin.


```
Constraint—Pin Attributes
```
January 2019 865 Product Version 18.1

**Examples**

legacy_genus:/> set_attr clock_source_late_latency_by_mode {{ A {100 50 150 60}} \
==> {B {110 70}}} [find / -pin CK]
Setting attribute of pin ’CK’: ’clock_source_late_latency_by_mode’ =
{/designs/top/modes/A {100.0 50.0 150.0 60.0}} {/designs/top/modes/B {110.0 70.0
110.0 70.0}}

**Related Information**

**hold_uncertainty**

hold_uncertainty _delay_

_Default:_ no_value

**Read-write** pin attribute. Specifies the uncertainty in the arrival times of capturing edges (in
picoseconds) for the clock in early-mode (hold) timing analysis.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Related Information**

```
Affected by this attribute: (pin) source_late_latency_by_clock on page 884
Affects this attribute: (pin) clock_source_late_latency on page 862
Related attributes: (clock) clock_source_early_latency on page 975
(pin) clock_source_early_latency on page 859
(port) clock_source_early_latency on page 914
(pin) clock_source_early_latency_by_mode on page 860
(port) clock_source_early_latency_by_mode on page 916
(clock) clock_source_late_latency on page 977
(port) clock_source_late_latency on page 918
(port) clock_source_late_latency_by_mode on page 920
```
```
Related attributes: (clock) hold_uncertainty on page 979
(pin) hold_uncertainty on page 865
(port) hold_uncertainty on page 934
```

```
Constraint—Pin Attributes
```
January 2019 866 Product Version 18.1

**hold_uncertainty_by_clock**

hold_uncertainty_by_clock **{{** _clock_ **{** _rise fall_ **}}** ... **}**

**Read-write** pin attribute. Specifies the uncertainty in the arrival times of the capturing edges
of the specified clocks in early-mode timing analysis.

The attribute value is a Tcl list of Tcl lists for a pin. There can be as many Tcl lists as there
are clocks propagating to this pin. The Tcl list for a clock contains

■ The name of the clock

■ The rise and fall uncertainties, respectively

If a single value is specified for a clock, then the rise and fall uncertainties are set to that single
value.

If no value is specified for this attribute, or if no specific value is specified for a clock
propagating to this pin, the value of the clock_hold_uncertainty pin attribute applies.

The Genus tool does not use these attribute values because the tool does not perform any
hold timing analysis. However, when you execute the write_sdc command, the values
specified for the hold_uncertainty_by_clock attribute are written out to the SDC
constraints file.

■ If only one uncertainty value is specified for a clock, the following SDC command is
written:
set_clock_uncertainty -clock _clock uncertainty_ -hold _pin_

■ If rise and fall uncertainties were specified, the following SDC commands are written:

```
set_clock_uncertainty -clock clock -rise uncertainty -hold pin
set_clock_uncertainty -clock clock -fall uncertainty -hold pin
```
**Example**

The following command specifies the rise and fall uncertainty numbers for clock abc at pin
clk to be 17 and 27 ps.

set_attr hold_uncertainty_by_clock { {abc {17 27}} } [find /des*/top -pin clk]

**Related Information**

```
Related attributes: (clock) clock_hold_uncertainty on page 970
```
```
(pin) clock_hold_uncertainty on page 847
(port) clock_hold_uncertainty on page 901
```

```
Constraint—Pin Attributes
```
January 2019 867 Product Version 18.1

**ideal_driver**

ideal_driver {false | true}

_Default_ : false

**Read-write** pin attribute. Indicates if the pin is to be considered an ideal driver.

If the pin is an ideal driver, the timer and optimizer will not attempt to optimize any net driven
by this pin. Therefore, transitions, connect delay, and design rule constraints of this pin are
ignored. This attribute is available on both mapped and unmapped netlists.

**Example**

legacy_genus:/> set_attribute ideal_driver true [find /des*/design -pin
instance/pin]

**Related Information**

```
Affected by this attribute: ideal_seq_async_pins on page 813
Related attribute: (port) ideal_driver on page 936
```

```
Constraint—Pin Attributes
```
January 2019 868 Product Version 18.1

**ideal_network**

ideal_network {false | true}

_Default_ : false

**Read-write** pin attribute. Sets the network of the specified driver pin to an ideal network.
The pin must be a driving pin. This attribute propagates through combinational gates, and
hierarchical boundaries, unlike the ideal_driver attribute.

**Propagation Rules**

The propagation of the ideal_network attribute follows these rules:

■ A pin is treated as ideal if it is either a:

```
❑ Pin specified in the object list of the ideal_network attribute.
```
```
❑ Driver pin and its cell is ideal.
```
```
❑ Load pin attached to an ideal net.
```
■ A net is treated as ideal if all its driving cells are ideal.

■ A combinational cell is treated as ideal if all its input pins are ideal.

```
Note: A hierarchical pin can propagate the ideal_network attribute.
```
Propagation stops at the pins where these conditions are not met. These pins are referred to
as network boundary pins, and they are ideal pins.

**Example**

The following example sets the network to which the foo pin is connected, to an ideal
network:

legacy_genus:/> set_attribute ideal_network true \
{/designs/example/instances_comb/inst2/pins_out/foo}

**Related Information**

```
Affects this attribute: propagated_ideal_network on page 1409
Related attributes: (pin) ideal_driver on page 867
(port) ideal_driver on page 936
(port) ideal_network on page 936
```

```
Constraint—Pin Attributes
```
January 2019 869 Product Version 18.1

**latch_max_borrow**

latch_max_borrow {no_value | _integer_ }

_Default_ : no_value

**Read-write** pin attribute. Specifies the maximum amount of time that can be borrowed, in
picoseconds, from the next clock cycle. The specified value must be an integer greater or
equal to 0 (decimal values are rounded to the nearest integer) or no_value. This attribute is
available on latch cells, clocks, clock (enable) pin, data pin, or on a design. If the attribute is
set on multiple objects that overlap each other, for example a latch instance and its data pin,
the minimum value will be taken. If the latch_borrow attribute has already been set, then
the latch_max_borrow attribute is ignored.

**Example**

legacy_genus:/> set_attribute latch_max_borrow 20000.0 \
[find /des*/design -pin instance_A/B]

**Related Information**

```
Affected by these attributes: (design) latch_borrow on page 816
(instance) latch_borrow on page 836
Related attributes: (clock) latch_max_borrow on page 981
(design) latch_max_borrow on page 818
(pin) latch_max_borrow on page 869
(design) latch_max_borrow_by_mode on page 819
```

```
Constraint—Pin Attributes
```
January 2019 870 Product Version 18.1

**latch_max_borrow_by_mode**

latch_max_borrow_by_mode **{** _mode_ _name_1 _delay_value_ **}**
[ **{** _mode_name_2 delay_value_ **}** ]...

**Read-write** pin attribute. Specifies the maximum time borrowed from the next clock cycle
for latches in a netlist for all timing modes. Valid only for data and enable pins of latches and
timing models. The value must be non-negative. Specify a Tcl list of modes and
corresponding delays.

When the latch_max_borrow_by_mode attribute is set, the latch_max_borrow
attribute will be reset to no_value. However, when all the values for the
latch_max_borrow_by_mode attribute are the same, the latch_max_borrow attribute
is set to that value.

When the latch_max_borrow attribute is set, the latch_max_borrow_by_mode
attribute reflects that value for each mode.

**Example**

■ The following example shows that the value of this attribute is a list of lists that gets
overwritten each time it is set:
legacy_genus:/> get_attribute latch_max_borrow_by_mode i0/A
{/designs/latch/modes/a 20000.0}
legacy_genus:/> set_attr latch_max_borrow_by_mode [list [list b 10000]] i0/A
{designs/latch/modes/b 10000.0}

■ The following example sets this attribute in modes a and b:

```
legacy_genus:/> set_attribute latch_max_borrow_by_mode [list [list b 10000] \
[list a 20000]] i0/A
legacy_genus:/> get_attribute latch_max_borrow_by_mode i0/A
{designs/latch/modes/b 10000.0} {/designs/latch/modes/a 20000.0}
```
**Related Information**

Performing Multi-Mode Timing Analysis in _Genus Timing Analysis Guide for Legacy UI_.

```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
```

```
Constraint—Pin Attributes
```
January 2019 871 Product Version 18.1

**min_pulse_width**

min_pulse_width { **{** no_value no_value **}** | _Tcl_list_ }

**Read-write** pin attribute. Specifies the minimum pulse width that the low and high signal
levels of the clock should have when arriving at this pin. You can specify one or two values.

If you specify a single value, then the same constraint applies to the low and high signal
values of the clock. If you specify a Tcl list containing two values, then the first value applies
to the low signal of the clock, while the second value applies to the high signal value of the
clock.

**Related Information**

```
write_script
Related commands: create_mode
read_sdc
Affects this attributes instance) latch_max_borrow on page 839
Related attributes: (design) latch_borrow on page 816
(instance) latch_borrow on page 836
(design) latch_borrow_by_mode on page 817
(clock) latch_max_borrow on page 981
(pin) latch_max_borrow on page 869
(design) latch_max_borrow_by_mode on page 819
```
```
Related attributes: (clock) min_pulse_width on page 982
(port) min_pulse_width on page 941
(pin) min_pulse_width_by_mode on page 872
(port) min_pulse_width_by_mode on page 942
```

```
Constraint—Pin Attributes
```
January 2019 872 Product Version 18.1

**min_pulse_width_by_mode**

min_pulse_width **{{** _mode_1 Tcl_list_ **} {** _mode_2 Tcl_list_ **}** ... **}**

**Read-write** pin attribute. Specifies for each timing mode the minimum pulse width that the
low and high signal levels of the clock should have when arriving at this pin. You can specify
one or two values per mode.

If you specify a single value, then the same constraint applies to the low and high signal
values of the clock. If you specify a Tcl list containing two values, then the first value applies
to the low signal of the clock, while the second value applies to the high signal value of the
clock.

**Related Information**

```
Related attributes: (clock) min_pulse_width on page 982
(pin) min_pulse_width on page 871
(port) min_pulse_width on page 941
(port) min_pulse_width_by_mode on page 942
```

```
Constraint—Pin Attributes
```
January 2019 873 Product Version 18.1

**network_early_latency_by_clock**

network_early_latency_by_clock **{{** _clock_ **{** _min_rise min_fall max_rise
max_fall_ **}}** ... **}**

**Read-write** pin attribute. Specifies the delay between the ideal waveform edges of the
specified clocks and the sequential elements in the circuit for early-mode (hold checking)
timing analysis.

The total latency, or delay, for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

The attribute value is a Tcl list of Tcl lists for a pin. There can be as many Tcl lists as there
are clocks propagating to this pin. The Tcl list for a clock contains

■ The name of the clock

■ The minimum (capture) latency of the rise edge of the ideal waveform of the clock

■ The minimum (capture) latency of the fall edge of the ideal waveform of the clock

■ The maximum (launch) latency of the rise edge of the ideal waveform of the clock

■ The maximum (launch) latency of the fall edge of the ideal waveform of the clock

If a single value is specified for a clock, then all four edge latencies are set to that single value.
If the specified value for a clock is a Tcl list containing two values, then the two values are
interpreted as rise latency and fall latency.

If no value is specified for this attribute, or if no specific value is specified for a clock
propagating to this pin, the value of the clock_network_early_latency pin attribute
applies.

The Genus tool does not use these attribute values because the tool does not perform any
hold timing analysis. However, when you execute the write_sdc command, the values
specified for the network_early_latency_by_clock attribute are written out to the SDC
constraints file.

■ If only one value was specified for a clock, the following SDC command is written:

```
set_clock_latency -clock clock uncertainty -early pin
```
■ If two values were specified for a clock, the following SDC commands are written:

```
set_clock_latency -clock clock -min uncertainty -early pin
set_clock_latency -clock clock -max uncertainty -early pin
```

```
Constraint—Pin Attributes
```
January 2019 874 Product Version 18.1

■ If four values were specified for a clock, the following SDC commands are written:

```
set_clock_latency -clock clock -min -rise uncertainty -early pin
set_clock_latency -clock clock -min -fall uncertainty -early pin
set_clock_latency -clock clock -max -rise uncertainty -early pin
set_clock_latency -clock clock -max -fall uncertainty -early pin
```
**Example**

The following command specifies four latency values for each of the following clocks
propagating to pin clk: clk1, clk2, clk3, and clk4 on.

set_att network_early_latency_by_clock { {clk1 {10 20 30 40}} {clk2 {50 60 70 80}} \
{clk3 {90 100 110 120}} {clk4 {130 140 150 160}} } \
[find /des*/design -pin clk]

**Related Information**

Specifying Clock Latency (Insertion Delay) in _Genus Timing Analysis Guide for Legacy
UI_

```
Related attributes: (clock) clock_network_early_latency on page 971
(pin) clock_network_early_latency on page 849
(port) clock_network_early_latency on page 903
(port) network_early_latency_by_clock on page 943
```

```
Constraint—Pin Attributes
```
January 2019 875 Product Version 18.1

**network_late_latency_by_clock**

network_late_latency_by_clock **{{** _clock_ **{** _min_rise min_fall max_rise
max_fall_ **}}** ... **}**

**Read-write** pin attribute. Specifies the delay between the ideal waveform edges of the
specified clocks and the sequential elements in the circuit for late-mode (setup checking)
timing analysis.

The total latency, or delay, for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

The attribute value is a Tcl list of Tcl lists for a pin. There can be as many Tcl lists as there
are clocks propagating to this pin. The Tcl list for a clock contains

■ The name of the clock

■ The minimum (capture) latency of the rise edge of the ideal waveform

■ The minimum (capture) latency of the fall edge of the ideal waveform

■ The maximum (launch) latency of the rise edge of the ideal waveform

■ The maximum (launch) latency of the fall edge of the ideal waveform

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive values produce looser timing constraints. For maximum (capture)
latency edges, positive values produce tighter timing constraints.

If a single value is specified for a clock, then all four edge latencies are set to that single value.
If the specified value for a clock is a Tcl list containing two values, then the two values are
interpreted as rise latency and fall latency.

If no value is specified for this attribute, or if no specific value is specified for a clock
propagating to this pin, the value of the clock_network_late_latency pin attribute
applies.


```
Constraint—Pin Attributes
```
January 2019 876 Product Version 18.1

To take this attribute into account during timing analysis and optimization, set the following
root attributes to true:

set_attribute use_multi_clks_latency_uncertainty_report true /
set_attribute use_multi_clks_latency_uncertainty_optimize true /

When you execute the write_sdc command, the values specified for the
network_late_latency_by_clock attribute are written out to the SDC constraints file.

■ If only one value was specified for a clock, the following SDC command is written:

```
set_clock_latency -clock clock uncertainty -late pin
```
■ If two values were specified for a clock, the following SDC commands are written:

```
set_clock_latency -clock clock -min uncertainty -late pin
set_clock_latency -clock clock -max uncertainty -late pin
```
■ If four values were specified for a clock, the following SDC commands are written:

```
set_clock_latency -clock clock -min -rise uncertainty -late pin
set_clock_latency -clock clock -min -fall uncertainty -late pin
set_clock_latency -clock clock -max -rise uncertainty -late pin
set_clock_latency -clock clock -max -fall uncertainty -late pin
```
**Example**

The following command sets the rise and fall capture, and rise and fall launch network latency
numbers for clock clk3 to 90, 100, 100 and 120 ps at pin clk for setup analysis.

set_attr network_late_latency_by_clock { {clk3 {90 100 110 120}} } \
[find /des*/ _design_ -pin clk]

**Related Information**

Specifying Clock Latency (Insertion Delay) in _Genus Timing Analysis Guide for Legacy
UI_

```
Affects these commands: report_timing
: syn_generic
syn_map
syn_opt
Affected by these attributes: use_multi_clks_latency_uncertainty_optimize on
page 800
```
```
use_multi_clks_latency_uncertainty_report on page 800
Related attributes: (port) network_late_latency_by_clock on page 945
```

```
Constraint—Pin Attributes
```
January 2019 877 Product Version 18.1

**network_latency_fall_max**

network_latency_fall_max _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the maximum (launch) latency (in picoseconds) between
the fall edge of the ideal waveform and the sequential elements in the circuit for late-mode
(setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) network_latency_fall_max on page 983
(port) network_latency_fall_max on page 947
(pin) network_latency_fall_min on page 878
(pin) network_latency_rise_max on page 879
(pin) network_latency_rise_min on page 880
```

```
Constraint—Pin Attributes
```
January 2019 878 Product Version 18.1

**network_latency_fall_min**

network_latency_fall_min _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the minimum (capture) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) network_latency_fall_min on page 984
(port) network_latency_fall_min on page 948
(pin) network_latency_fall_max on page 877
(pin) network_latency_rise_max on page 879
(pin) network_latency_rise_min on page 880
```

```
Constraint—Pin Attributes
```
January 2019 879 Product Version 18.1

**network_latency_rise_max**

network_latency_rise_max _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the maximum (launch) latency (in picoseconds) between
the rising edge of the ideal waveform and the sequential elements in the circuit for late-mode
(setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) clock_network_late_latency on page 972
(port) network_latency_rise_max on page 949
(pin) network_latency_fall_max on page 877
(pin) network_latency_fall_min on page 878
(pin) network_latency_rise_min on page 880
```

```
Constraint—Pin Attributes
```
January 2019 880 Product Version 18.1

**network_latency_rise_min**

network_latency_rise_min _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the minimum (capture) latency (in picoseconds)
between the rising edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) network_latency_rise_min on page 986
(port) network_latency_rise_min on page 950
(pin) network_latency_fall_max on page 877
(pin) network_latency_fall_min on page 878
(pin) network_latency_rise_max on page 879
```

```
Constraint—Pin Attributes
```
January 2019 881 Product Version 18.1

**setup_uncertainty**

setup_uncertainty _delay_

_Default_ : no_value

**Read-write** pin attribute. Specifies the uncertainty of the ideal clock waveform edges (in
picoseconds) in late-mode (setup) timing analysis.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the uncertainty.

**Related Information**

**setup_uncertainty_by_clock**

setup_uncertainty_by_clock **{{** _clock_ **{** _rise fall_ **}}** ... **}**

**Read-write** pin attribute. Specifies the uncertainty in the arrival times of capturing edges for
particular clocks in late-mode timing analysis.

The attribute value is a Tcl list of Tcl lists for a pin. There can be as many Tcl lists as there
are clocks propagating to this pin. The Tcl list for a clock contains

■ The name of the clock

■ The rise and fall uncertainties, respectively. Positive values indicate that the clock may
arrive earlier in time, which causes timing constraints to be tighter.

If a single value is specified for a clock, the rise and fall uncertainties are set to that single
value.

If no value is specified for this attribute, or if no specific value is specified for a clock
propagating to this pin, the value of the clock_setup_uncertainty pin attribute applies.

To take this attribute into account during timing analysis and optimization, set the following
root attributes to true:

set_attribute use_multi_clks_latency_uncertainty_report true /
set_attribute use_multi_clks_latency_uncertainty_optimize true /

```
Related attributes: (clock) setup_uncertainty on page 987
(pin) setup_uncertainty on page 881
(port) setup_uncertainty on page 951
```

```
Constraint—Pin Attributes
```
January 2019 882 Product Version 18.1

When you execute the write_sdc command, the values specified for the
setup_uncertainty_by_clock attribute are written out to the SDC constraints file.

■ If only one uncertainty value is specified for a clock, the following SDC command is
written:
set_clock_uncertainty -clock _clock uncertainty_ -setup _pin_

■ If rise and fall uncertainties were specified, the following SDC commands are written:

```
set_clock_uncertainty -clock clock -rise uncertainty -setup pin
set_clock_uncertainty -clock clock -fall uncertainty -setup pin
```
**Example**

The following command specifies the rise and fall uncertainty numbers for clock abc at pin
clk.

set_attr setup_uncertainty_by_clock { {abc {17 27}} } [find /des*/top -pin clk]

**Related Information**

**source_early_latency_by_clock**

source_early_latency_by_clock **{{** _clock_ **{** _min_rise min_fall max_rise
max_fall_ **}}** ... **}**

**Read-write** pin attribute. Specifies the delay between the ideal waveform edges of the
specified clocks and the sequential elements in the circuit for early-mode (hold checking)
timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

```
Affects these commands: report_timing
A syn_generic
syn_map
syn_opt
Affected by these attributes: use_multi_clks_latency_uncertainty_optimize on page 800
use_multi_clks_latency_uncertainty_report on page 800
Related attribute: (port) setup_uncertainty_by_clock on page 951
```

```
Constraint—Pin Attributes
```
January 2019 883 Product Version 18.1

The attribute value is a Tcl list of Tcl lists for a pin. There can be as many Tcl lists as there
are clocks propagating to this pin. The Tcl list for a clock contains

■ The name of the clock

■ The minimum (capture) latency of the rise edge of the ideal waveform of the clock

■ The minimum (capture) latency of the fall edge of the ideal waveform of the clock

■ The maximum (launch) latency of the rise edge of the ideal waveform of the clock

■ The maximum (launch) latency of the fall edge of the ideal waveform of the clock

If a single value is specified for a clock, then all four edge latencies are set to that single value.
If the specified value for a clock is a Tcl list containing two values, then the two values are
interpreted as rise latency and fall latency.

If no value is specified for this attribute, or if no specific value is specified for a clock
propagating to this pin, the value of the clock_source_early_latency pin attribute
applies.

The Genus tool does not use these attribute values because the tool does not perform any
hold timing analysis. However, when you execute the write_sdc command, the values
specified for the source_early_latency_by_clock attribute are written out to the SDC
constraints file.

■ If only one value was specified for a clock, the following SDC command is written:

```
set_clock_latency -clock clock uncertainty -source -early pin
```
■ If two values were specified for a clock, the following SDC commands are written:

```
set_clock_latency -clock clock -min uncertainty -source -early pin
set_clock_latency -clock clock -max uncertainty -source -early pin
```
■ If four values were specified for a clock, the following SDC commands are written:

```
set_clock_latency -clock clock -min -rise uncertainty -source -early pin
set_clock_latency -clock clock -min -fall uncertainty -source -early pin
set_clock_latency -clock clock -max -rise uncertainty -source -early pin
set_clock_latency -clock clock -max -fall uncertainty -source -early pin
```
**Example**

The following command specifies four source latency values for each of the following clocks
propagating to pin clk for hold analysis: clk1, clk2, clk3, and clk4.

set_attr source_early_latency_by_clock { {clk1 {10 20 30 40}} {clk2 {50 60 70 80}}
{clk3 {90 100 110 120}} {clk4 {130 140 150 160}} } [find /des*/top -pin clk]


```
Constraint—Pin Attributes
```
January 2019 884 Product Version 18.1

**Related Information**

**source_late_latency_by_clock**

source_late_latency_by_clock **{{** _clock_ **{** _min_rise min_fall max_rise max_fall_ **}}** ... **}**

**Read-write** pin attribute. Specifies the delay between the ideal waveform edges of the
specified clocks and the sequential elements in the circuit for late-mode (setup checking)
timing analysis.

The total latency, or delay, for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

The attribute value is a Tcl list of Tcl lists for a pin. There can be as many Tcl lists as there
are clocks propagating to this pin. The Tcl list for a clock contains

■ The name of the clock

■ The minimum (capture) latency of the rise edge of the ideal waveform

■ The minimum (capture) latency of the fall edge of the ideal waveform

■ The maximum (launch) latency of the rise edge of the ideal waveform

■ The maximum (launch) latency of the fall edge of the ideal waveform

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive values produce looser timing constraints. For maximum (capture)
latency edges, positive values produce tighter timing constraints.

If the specified value for a clock is set to a single delay value, then all four edge latencies are
set to that single value. If the attribute is set to a Tcl list containing two values, then the two
values are interpreted as rise latency and fall latency.

```
Related attribute: (port) source_early_latency_by_clock on page 953
```

```
Constraint—Pin Attributes
```
January 2019 885 Product Version 18.1

If no value is specified for this attribute, or if no specific value is specified for a clock
propagating to this pin, the value of the clock_source_late_latency pin attribute
applies.

To take this attribute into account during timing analysis and optimization, set the following
root attributes to true:

set_attribute use_multi_clks_latency_uncertainty_report true /
set_attribute use_multi_clks_latency_uncertainty_optimize true /

When you execute the write_sdc command, the values specified for the
source_late_latency_by_clock attribute are written out to the SDC constraints file.

■ If only one value was specified for a clock, the following SDC command is written:

```
set_clock_latency -clock clock uncertainty -source -late pin
```
■ If two values were specified for a clock, the following SDC commands are written:

```
set_clock_latency -clock clock -min uncertainty -source -late pin
set_clock_latency -clock clock -max uncertainty -source -late pin
```
■ If four values were specified for a clock, the following SDC commands are written:

```
set_clock_latency -clock clock -min -rise uncertainty -source -late pin
set_clock_latency -clock clock -min -fall uncertainty -source -late pin
set_clock_latency -clock clock -max -rise uncertainty -source -late pin
set_clock_latency -clock clock -max -fall uncertainty -source -late pin
```
**Example**

The following command sets the capture rise and fall, and launch rise and fall source latency
numbers for clock clk3 to 90, 100, 100 and 120 ps at pin clk for setup analysis.

set_attr source_late_latency_by_clock { {clk3 {90 100 110 120}} } \
[find /des*/design -pin clk]

**Related Information**

```
Affects these commands: report_timing
Affects these commands: syn_generic
syn_map
syn_opt
Affected by these attributes: use_multi_clks_latency_uncertainty_optimize on page 800
```
```
use_multi_clks_latency_uncertainty_report on page 800
Related attribute: (port) source_late_latency_by_clock on page 955
```

```
Constraint—Pin Attributes
```
January 2019 886 Product Version 18.1

**source_latency_early_fall_max**

source_latency_early_fall_max _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the maximum (launch) latency (in picoseconds) between
the fall edge of the ideal waveform and the sequential elements in the circuit for early-mode
(hold) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

**source_latency_early_fall_min**

source_latency_early_fall_min _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the minimum (capture) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis..

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit

```
Related attributes: (clock) source_latency_early_fall_min on page 989
(port) source_latency_early_fall_min on page 958
(pin) source_latency_early_fall_min on page 886
(pin) source_latency_early_rise_max on page 887
(pin) source_latency_early_rise_min on page 888
```

```
Constraint—Pin Attributes
```
January 2019 887 Product Version 18.1

where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

**source_latency_early_rise_max**

source_latency_early_rise_max _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the maximum (launch) latency (in picoseconds) between
the rise edge of the ideal waveform and the sequential elements in the circuit for early-mode
(hold) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

```
Related attributes: (clock) source_latency_early_fall_min on page 989
(port) source_latency_early_fall_min on page 958
(pin) source_latency_early_fall_max on page 886
(pin) source_latency_early_rise_max on page 887
(pin) source_latency_early_rise_min on page 888
```

```
Constraint—Pin Attributes
```
January 2019 888 Product Version 18.1

**Related Information**

**source_latency_early_rise_min**

source_latency_early_rise_min _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the minimum (capture) latency (in picoseconds)
between the rise edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis. You can specify a Tcl list of four delay values.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_early_rise_max on page 990
```
```
(port) source_latency_early_rise_max on page 959
(pin) source_latency_early_fall_max on page 886
(pin) source_latency_early_fall_min on page 886
(pin) source_latency_early_rise_min on page 888
```
```
Related attributes: (clock) source_latency_early_rise_min on page 991
(port) source_latency_early_rise_min on page 960
(pin) source_latency_early_fall_max on page 886
```
```
(pin) source_latency_early_fall_min on page 886
(pin) source_latency_early_rise_max on page 887
```

```
Constraint—Pin Attributes
```
January 2019 889 Product Version 18.1

**source_latency_late_fall_max**

source_latency_late_fall_max _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the maximum (launch) latency between the falling edge
of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_fall_max on page 992
(port) source_latency_late_fall_max on page 961
(pin) source_latency_late_fall_min on page 890
(pin) source_latency_late_rise_max on page 891
(pin) source_latency_late_rise_min on page 892
```

```
Constraint—Pin Attributes
```
January 2019 890 Product Version 18.1

**source_latency_late_fall_min**

source_latency_late_fall_min _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the minimum (capture) latency between the fall edge of
the ideal waveform and the sequential elements in the circuit for late-mode (setup checking)
timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_fall_min on page 993
(port) source_latency_late_fall_min on page 962
(pin) source_latency_late_fall_max on page 889
(pin) source_latency_late_rise_max on page 891
(pin) source_latency_late_rise_min on page 892
```

```
Constraint—Pin Attributes
```
January 2019 891 Product Version 18.1

**source_latency_late_rise_max**

source_latency_late_rise_max _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the maximum (launch) latency between the rising edge
of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_rise_max on page 994
(port) source_latency_late_rise_max on page 963
(pin) source_latency_late_fall_max on page 889
(pin) source_latency_late_fall_min on page 890
(pin) source_latency_late_rise_min on page 892
```

```
Constraint—Pin Attributes
```
January 2019 892 Product Version 18.1

**source_latency_late_rise_min**

source_latency_late_rise_min _float_

_Default_ : no_value

**Read-write** pin attribute. Specifies the minimum (capture) latency between the rising edge
of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_rise_min on page 995
(port) source_latency_late_rise_min on page 964
(pin) source_latency_late_fall_max on page 889
(pin) source_latency_late_fall_min on page 890
(pin) source_latency_late_rise_max on page 891
```

```
Constraint—Pin Attributes
```
January 2019 893 Product Version 18.1

**timing_case_logic_value**

timing_case_logic_value {no_value | 0 | 1 | rise | fall}

_Default_ : no_value

**Read-write** pin attribute. Forces the pin to assume the specified logic value or transistion
value for timing analysis purposes. You can set this attribute on mapped leaf (combinational)
instance pins, hierarchical boundary pins or outputs pins of sequential cells. The timer
automatically sets the logic constants to their appropriate value.

**Example**

In the following example, the SDC set_case_analysis command was applied on the A pin
of the nand_inst instance for mode a:

legacy_genus:/>get_attribute timing_case_logic_value_by_mode nand_inst/A
{/designs/top/modes/a 0}

In this case, the timing_case_logic_value attribute returns the default no_value for
pin A:

legacy_genus:/>get_attribute timing_case_logic_value nand_inst/A
no_value

**Related Information**

```
Affects these commands: report_timing
syn_generic
syn_map
syn_opt
Related attribute: (port) timing_case_logic_value on page 965
```

```
Constraint—Pin Attributes
```
January 2019 894 Product Version 18.1

**timing_case_logic_value_by_mode**

timing_case_logic_value_by_mode **{** _mode_name_1 case_analyis_value_ **}**
[ **{** _mode_name_2 case_analysis_value_ **}** ]...

**Read-write** pin attribute. Forces the timer to assume logic values (0 or 1) for particular
timing modes. Specify a Tcl list of modes and corresponding case analysis values.

When the timing_case_logic_value_by_mode attribute is set, the
timing_case_logic_value attribute will be reset to no_value. However, when all the
values for the timing_case_logic_value_by_mode attribute are the same, the
timing_case_logic_value attribute will be set to that value.

When the timing_case_logic_value attribute is set, the
timing_case_logic_value_by_mode attribute will reflect that value for each mode.

For example:

legacy_genus:/> dc::set_case_analysis -mode a 0 [dc::get_pins nand_inst/A]
legacy_genus:/> get_attribute timing_case_logic_value_by_mode nand_inst/A
{/designs/top/modes/a 0}
legacy_genus:/> get_attribute timing_case_logic_value nand_inst/A
no_value

**Note:** Specifying the timing_case_logic_value_by_mode attribute applies the
timing_case_computed_value_by_mode attribute on the port where it is applied and on
the relevant pins of logic downstream.

**Example**

The following example shows how to set this attribute in modes a and b:

legacy_genus:/> set_attribute timing_case_logic_value_by_mode {{a 1} {b 0}} \
/designs/add/instances_comb/n0001D/I1
Setting attribute of pin ’I1’: ’timing_case_logic_value_by_mode’ =
{/designs/add/modes/b 0} {/designs/add/modes/a 1}
legacy_genus:/> get_attr timing_case_logic_value_by_mode n0001D/I1 \
{/designs/add/modes/b 0} {/designs/add/modes/a 1}

**Related Information**

Performing Multi-Mode Timing Analysis in _Genus Timing Analysis Guide for Legacy UI_.

```
Affects these commands: report clocks
report qor
```

```
Constraint—Pin Attributes
```
January 2019 895 Product Version 18.1

```
report timing
write_encounter
write_sdc
write_script
Related commands: create_mode
read_sdc
Affects these attributes: (pin) timing_case_logic_value on page 893
Related attribute: (port) timing_case_logic_value on page 965
```

```
Constraint—Net Attributes
```
January 2019 896 Product Version 18.1

**Net Attributes**

Contain information about a net in the specified design. A net can be a top-level net or can
belong to a hierarchical instance.

➤ To set a net attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/design -net instance / net ]
```
➤ To get a net attribute value, type

```
get_attribute attribute_name [find /des*/ design -net instance / net ]
```
**Note:** You may need to specify several instances to uniquely identify the net.

**hdl_type**

hdl_type {wire | wand | wor | supply0 | supply1}

_Default_ : wire

**Read-write** net attribute. Specifies the type of the net.

**resistance**

resistance _float_ [ _float_ ]

_Default_ : no_value no_value

**Read-write** net attribute. Specifies the wire resistance of the net in kohms. You can specify
two values: falling and rising resistance values.

**Related Information**

```
Set by this command: set_resistance
Related attribute: (fnet) resistance on page 897
```

```
Constraint—Fnet Attributes
```
January 2019 897 Product Version 18.1

**Fnet Attributes**

**resistance**

resistance _float_ [ _float_ ]

_Default_ : no_value no_value

**Read-write** fnet attribute. Specifies the wire resistance of the fnet in kohms. You can
specify two values: falling and rising resistance values.

**Related Information**

```
Set by this command: set_resistance
Related attribute: (net) resistance on page 896
```

```
Constraint—Port Attributes
```
January 2019 898 Product Version 18.1

**Port Attributes**

Contain information about single bit connection points in the specified top-level design. Port
objects are stored in ports_in and ports_out directories.

➤ To set a port attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -port name ]
```
➤ To get a port attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -port name ]
```
**break_timing_paths**

break_timing_paths {false | true | clock_gating | propagate_slews | set_data_check
| set_dont_time | set_max_delay}

_Default_ : false

**Read-write** port attribute. Controls whether to break the timing path at the specified port.
By default the timing path is not broken. Some values are set by the tool.

```
clock_gating Set by the tool when a set_clock_gating_check constraint
is set at the specified pin.
false Prevents that the timing path is broken at the specified pin and
allows the slew values to propagate through the pin.
propagate_slews Allows the timing path to be broken at the specified pin but does
allow slews to propagate through the pin.
set_data_check Set by the tool when a set_data_check constraint is set at
the specified pin.
set_dont_time Set by the tool when a set_dont_time constraint is set at the
specified pin.
set_max_delay Set by the tool when a set_max_delay constraint is set from
or to the specified pin.
true Allows the timing path is broken at the specified pin and does
not allow slews to propgate through the pin.
Note: Can be set by the tool when reading SDC constraints.
```

```
Constraint—Port Attributes
```
January 2019 899 Product Version 18.1

**Related Information**

**break_timing_paths_by_mode**

break_timing_paths_by_mode {mode_1 (0 | 1 | no_value)}
{mode_2 (0 | 1 | no_value)} ...

**Read-write** port attribute. Controls whether to break the timing path at the port for particular
timing modes.

**Note:** The break_timing_paths attribute must be set to false for the
break_timing_paths_by_mode attribute to take effect.

```
Important
```
```
If you set the value to propagate_slews or false in one or more modes, but not
in all modes, the slews will be propagated in all modes.
```
```
Only if you set the value to true or 1 in all modes will the slew not be propagated. The
timing paths will be broken.
```
```
Related commands: multi_cycle
```
```
path_adjust
path_delay
path_disable
specify_paths
Related attributes: (pin) break_timing_paths on page 844
external_driver on page 927
fixed_slew on page 933
slew on page 987
```

```
Constraint—Port Attributes
```
January 2019 900 Product Version 18.1

**Related Information**

```
Affects these commands: report clocks
report qor
read_sdc
report timing
write_sdc
write_script
Related attributes: (pin) break_timing_paths on page 844
(port) break_timing_paths on page 898
pin) break_timing_paths_by_mode on page 846
(instance) disabled_arcs on page 832
(instance) disabled_arcs_by_mode on page 833
(pin) timing_case_computed_value_by_mode on
page 1416
(port) timing_case_computed_value_by_mode on
page 1451
(instance) timing_case_disabled_arcs on page 1363
(instance) timing_case_disabled_arcs_by_mode on
page 1364
(pin) timing_case_logic_value on page 893
(port) timing_case_logic_value on page 965
(pin) timing_case_logic_value_by_mode on page 894
(port) timing_case_logic_value_by_mode on page 966
```

```
Constraint—Port Attributes
```
January 2019 901 Product Version 18.1

**clock_hold_uncertainty**

clock_hold_uncertainty { {no_value no_value} | _Tcl_list_ }

_Default_ : no_value no_value

**Read-write** port attribute. Specifies the uncertainty in the arrival times of capturing edges
(in picoseconds) for the clock in early-mode (hold) timing analysis.

If you specify a single value, both the rising and falling edge are set to that single value. If you
specify a Tcl list containing two values, the two values are interpreted as the rising and falling
edge.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Related Information**

```
Related attributes: (clock) clock_hold_uncertainty on page 970
(pin) clock_hold_uncertainty on page 847
(pin) clock_hold_uncertainty_by_mode on page 848
(port) clock_hold_uncertainty_by_mode on page 902
(clock) clock_setup_uncertainty on page 974
(pin) clock_setup_uncertainty on page 857
(port) clock_setup_uncertainty on page 911
(pin) hold_uncertainty_by_clock on page 866
```

```
Constraint—Port Attributes
```
January 2019 902 Product Version 18.1

**clock_hold_uncertainty_by_mode**

clock_hold_uncertainty_by_mode { { _mode_1 Tcl_list_ } { _mode_2 Tcl_list_ } ...}

_Default_ : {no_value no_value} (for each mode)

**Read-write** port attribute. Specifies the uncertainty in the arrival times of capturing edges
(in picoseconds) for the clock in early-mode (hold) timing analysis for particular timing modes.
Genus ignores (does not use) these values in optimization and timing analysis, but can pass
them to downstream tools.

If you specify a single value, then both the rising and falling edge are set to that single value.
If you specify a Tcl list containing two values, then the two values are interpreted as the rising
and falling edge.

**Note:** When you set this attribute, it overrides the clock_hold_uncertainty attribute on
this port.

**Example**

The following command sets the rising and falling clock edges for modes A and B on port clk.

legacy_genus:/> set_attr clock_hold_uncertainty_by_mode {{ A {1 2}} {B 3}} [find /
-port clk]
Setting attribute of port ’clk’: ’clock_hold_uncertainty_by_mode’ =
{/designs/top/modes/A {1.0 2.0}} {/designs/top/modes/B {3.0 3.0}}

**Related Information**

```
Affected by this attribute: (port) hold_uncertainty_by_clock on page 935
Affects this attribute: (port) clock_hold_uncertainty on page 901
Related attributes: (clock) clock_hold_uncertainty on page 970
(pin) clock_hold_uncertainty on page 847
(pin) clock_hold_uncertainty_by_mode on page 848
(clock) clock_setup_uncertainty on page 974
(pin) clock_setup_uncertainty on page 857
(port) clock_setup_uncertainty on page 911
(pin) clock_setup_uncertainty_by_mode on page 858
(port) clock_setup_uncertainty_by_mode on page 913
```

```
Constraint—Port Attributes
```
January 2019 903 Product Version 18.1

**clock_network_early_latency**

clock_network_early_latency { {no_value no_value no_value no_value} | _Tcl_list_ }

_Default_ : no_value no_value no_value no_value

**Read-write** port attribute. Specifies the delay (in picoseconds) between the ideal waveform
edges and the sequential elements in the circuit for early-mode (hold checking) timing
analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

If you specify a single value, all four edge latencies are set to that single value. If you specify
a Tcl list containing two values, the two values are interpreted as rise and fall latency and the
same value is applied for the minimum and maximum values.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Related Information**

```
Related attributes: (clock) clock_network_early_latency on page 971
(pin) clock_network_early_latency on page 849
(pin) clock_network_early_latency_by_mode on page 851
(port) clock_network_early_latency_by_mode on page 905
(clock) clock_network_late_latency on page 972
(pin) clock_network_late_latency on page 853
(port) clock_network_late_latency on page 907
```

```
Constraint—Port Attributes
```
January 2019 904 Product Version 18.1

```
(clock) clock_source_early_latency on page 975
(pin) clock_source_early_latency on page 859
(port) clock_source_early_latency on page 914
(clock) clock_source_late_latency on page 977
(pin) clock_source_late_latency on page 862
(port) clock_source_late_latency on page 918
```

```
Constraint—Port Attributes
```
January 2019 905 Product Version 18.1

**clock_network_early_latency_by_mode**

clock_network_early_latency_by_mode { { _mode_1 Tcl_list_ } { _mode_2 Tcl_list_ } ...}

_Default_ : {no_value no_value no_value no_value} (for each mode)

**Read-write** port attribute. Specifies the delay at the port between the ideal waveform edges
and the sequential elements in the circuit for early-mode (hold checking) timing analysis. For
each timing mode, you can specify a Tcl list of up to four delay values.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

The values set on the port both override the latency values for all clock signals that propagate
through the port and apply to all sequential elements in the transitive fanout.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

If you specify a single value, all four edge latencies are set to that single value. If you specify
a Tcl list containing two values, the two values are interpreted as rise and fall latency and the
same value is applied for the minimum and maximum values.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Note:** When you set this attribute, it overrides the clock_network_early_latency
attribute set on the port.

**Example**

The following command sets the network early latencies for modes A and B on port clk.

legacy_genus:/> set_attr clock_network_early_latency_by_mode {{ A {150 30}} \
==> {B {75 20 60 15}}} [find / -port clk]
Setting attribute of port ’clk’: ’clock_network_early_latency_by_mode’ =
{/designs/top/modes/A {150.0 30.0 150.0 30.0}} {/designs/top/modes/B {75.0 20.0
60.0 150.0}}


```
Constraint—Port Attributes
```
January 2019 906 Product Version 18.1

**Related Information**

Specifying Clock Latency (Insertion Delay) in _Genus Timing Analysis Guide for Legacy
UI_

```
Affects this attribute: (port) clock_network_early_latency on page 903
Related attributes: (clock) clock_network_early_latency on page 971
(pin) clock_network_early_latency on page 849
(pin) clock_network_early_latency_by_mode on page 851
(clock) clock_network_late_latency on page 972
(pin) clock_network_late_latency on page 853
(port) clock_network_late_latency on page 907
(pin) clock_network_late_latency_by_mode on page 855
(port) clock_network_late_latency_by_mode on page 909
(clock) clock_source_early_latency on page 975
(pin) clock_source_early_latency on page 859
(port) clock_source_early_latency on page 914
(pin) clock_source_early_latency_by_mode on page 860
(port) clock_source_early_latency_by_mode on page 916
(clock) clock_source_late_latency on page 977
(pin) clock_source_late_latency on page 862
(port) clock_source_late_latency on page 918
(pin) clock_source_late_latency_by_mode on page 864
(port) clock_source_late_latency_by_mode on page 920
```

```
Constraint—Port Attributes
```
January 2019 907 Product Version 18.1

**clock_network_late_latency**

clock_network_late_latency { {no_value no_value no_value no_value} | _Tcl_list_ }

_Default_ : no_value no_value no_value no_value

**Read-write** port attribute. Specifies the delay between the ideal waveform edges and the
sequential elements in the circuit for late-mode (setup checking) timing analysis.

The total latency, or delay, for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

The values set on the port both override the latency values for all clock signals that propagate
through the port and apply to all sequential elements in the transitive fanout.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive values produce looser timing constraints. For maximum (capture)
latency edges, positive values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency. The default value of the attribute is
{no_value no_value no_value no_value}, which indicates that all four latency
values should remain unchanged.

If this attribute is set to a single delay value, then all four edge latencies are set to that single
value. If the attribute is set to a Tcl list containing two values, then the two values are
interpreted as rise latency and fall latency.


```
Constraint—Port Attributes
```
January 2019 908 Product Version 18.1

**Examples**

■ Both of the following commands have the same effect:

```
legacy_genus:/> set_attribute clock_network_late_latency {150 30} [find /
-port a]
legacy_genus:/> set_attribute clock_network_late_latency {150 30 150 30} [find
/ -port a]
```
■ The following command sets the network fall latency to 50 picoseconds but leaves the
network rise latency unchanged:
legacy_genus:/> set_attribute clock_network_late_latency {no_value 50} [find /
-port a]

**Related Information**

```
Related attributes: (clock) clock_network_early_latency on page 971
(pin) clock_network_early_latency on page 849
(port) clock_network_early_latency on page 903
(clock) clock_network_late_latency on page 972
(pin) clock_network_late_latency on page 853
(pin) clock_network_late_latency_by_mode on page 855
(port) clock_network_late_latency_by_mode on page 909
(clock) clock_source_early_latency on page 975
(pin) clock_source_early_latency on page 859
(port) clock_source_early_latency on page 914
(clock) clock_source_late_latency on page 977
(pin) clock_source_late_latency on page 862
(port) clock_source_late_latency on page 918
```

```
Constraint—Port Attributes
```
January 2019 909 Product Version 18.1

**clock_network_late_latency_by_mode**

clock_network_late_latency_by_mode { { _mode_1 Tcl_list_ } { _mode_2 Tcl_list_ } ...}

_Default_ : {no_value no_value no_value no_value} (for each mode)

**Read-write** port attribute. Specifies the delay at the port (in picoseconds) between the ideal
waveform edges and the sequential elements in the circuit for late-mode (setup checking)
timing analysis. For each timing mode, you can specify a Tcl list of up to four delay values.

The total latency, or delay, for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

The values set on the port both override the latency values for all clock signals that propagate
through the port and apply to all sequential elements in the transitive fanout.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive values produce looser timing constraints. For maximum (capture)
latency edges, positive values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency. The default value of the attribute is
{no_value no_value no_value no_value}, which indicates that all four latency
values should remain unchanged.

If you specify a single value, all four edge latencies are set to that single value. If you specify
a Tcl list containing two values, the two values are interpreted as rise and fall latency and the
same value is applied for the minimum and maximum values.

**Note:** When you set this attribute, it overrides the clock_network_late_latency
attribute set on this port.


```
Constraint—Port Attributes
```
January 2019 910 Product Version 18.1

**Example**

The following command sets the network late latencies for modes A and B on port CK.

legacy_genus:/> set_attr clock_network_late_latency_by_mode {{ A {150 30}} \
==> {B {75 20 60 15}}} [find / -port CK]
Setting attribute of port ’CK’: ’clock_network_late_latency_by_mode’ =
{/designs/top/modes/A {150.0 30.0 150.0 30.0}} {/designs/top/modes/B {75.0 20.0
60.0 15.0}}

**Related Information**

Specifying Clock Latency (Insertion Delay) in _Genus Timing Analysis Guide for Legacy
UI_

```
Affects this attribute: (port) clock_network_late_latency on page 907
Related attributes: (clock) clock_network_early_latency on page 971
(pin) clock_network_early_latency on page 849
(port) clock_network_early_latency on page 903
(pin) clock_network_early_latency_by_mode on page 851
(port) clock_network_early_latency_by_mode on page 905
(clock) clock_network_late_latency on page 972
(pin) clock_network_late_latency on page 853
(pin) clock_network_late_latency_by_mode on page 855
(clock) clock_source_early_latency on page 975
(pin) clock_source_early_latency on page 859
(port) clock_source_early_latency on page 914
(pin) clock_source_early_latency_by_mode on page 860
(port) clock_source_early_latency_by_mode on page 916
(clock) clock_source_late_latency on page 977
(pin) clock_source_late_latency on page 862
(port) clock_source_late_latency on page 918
(pin) clock_source_late_latency_by_mode on page 864
(port) clock_source_late_latency_by_mode on page 920
```

```
Constraint—Port Attributes
```
January 2019 911 Product Version 18.1

**clock_setup_uncertainty**

clock_setup_uncertainty { {no_value no_value} | _Tcl_list_ }

_Default_ : no_value no_value

**Read-write** port attribute. Specifies the uncertainty in the arrival times of capturing edges
for clocks in late-mode timing analysis. The values set on the port both override the
uncertainty values for all clock signals that propagate through the port and apply to all
sequential elements in the transitive fanout.

The attribute value is a Tcl list specifying the uncertainty in the rising and falling edges of the
ideal clock waveform. Positive values indicate that the clock may arrive earlier in time, which
causes timing constraints to be tighter.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the uncertainty times. The default value of this
attribute is {no_value no_value}, indicating that both rise and fall uncertainties should be
left unchanged.

If this attribute is set to a single value (instead of a Tcl list representing the rise and fall
values), then both rise and fall values are set to the single value.

**Examples**

■ Both of the following commands set the rise and fall setup uncertainty arrival times for
port a to 100 picoseconds:
legacy_genus:/> set_attribute clock_setup_uncertainty {100 100} [find / -port
a]
legacy_genus:/> set_attribute clock_setup_uncertainty 100 [find / -port a]

■ The following command sets the rise setup uncertainty to 100 picoseconds and the fall
setup uncertainty to 50 picoseconds:
legacy_genus:/> set_attribute clock_setup_uncertainty {100 50} [find / -port a]

■ The following command sets the rise setup uncertainty to 50 picoseconds but leaves the
fall uncertainty unchanged:
legacy_genus:/> set_attribute clock_setup_uncertainty {50 no_value} [find /
-port a]

**Related Information**

```
Related attributes: (clock) clock_hold_uncertainty on page 970
(pin) clock_hold_uncertainty on page 847
```

```
Constraint—Port Attributes
```
January 2019 912 Product Version 18.1

```
(port) clock_hold_uncertainty on page 901
(clock) clock_setup_uncertainty on page 974
(pin) clock_setup_uncertainty on page 857
(pin) clock_setup_uncertainty_by_mode on page 858
(port) clock_setup_uncertainty_by_mode on page 913
```

```
Constraint—Port Attributes
```
January 2019 913 Product Version 18.1

**clock_setup_uncertainty_by_mode**

clock_setup_uncertainty_by_mode { { _mode_1 Tcl_list_ } { _mode_2 Tcl_list_ } ...}

_Default_ : {no_value no_value} (for each mode)

**Read-write** port attribute. Specifies the uncertainty in the arrival times of capturing edges
for clocks in late-mode timing analysis. The values set on a port both override the uncertainty
values for all clock signals that propagate through the port and apply to all sequential
elements in the transitive fanout. For each timing mode, you can specify a Tcl list of up to two
values.

The attribute value is a Tcl list specifying the uncertainty in the rising and falling edges of the
ideal clock waveform. Positive values indicate that the clock may arrive earlier in time, which
causes timing constraints to be tighter.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the uncertainty times. The default value of this
attribute is {no_value no_value}, indicating that both rise and fall uncertainties should be
left unchanged.

If you specify a single value (instead of a Tcl list representing the rise and fall values), both
rise and fall values are set to the single value.

**Note:** When you set this attribute, it overrides the clock_setup_uncertainty attribute
set on this port.

**Examples**

■ The following command sets the setup uncertainties for modes A and B:

```
legacy_genus:/> set_attr clock_setup_uncertainty_by_mode {{ A {100 50}} {B 50}}
\
==> [find / -port CK]
Setting attribute of port ’CK’: ’clock_setup_uncertainty_by_mode’ =
{/designs/top/modes/A {100.0 50.0}} {/designs/top/modes/B {50.0 50.0}}
```
**Related Information**

```
Affected by this attribute: (port) setup_uncertainty_by_clock on page 951
Affects this attribute: (port) clock_setup_uncertainty on page 911
Related attributes: (clock) clock_hold_uncertainty on page 970
(pin) clock_hold_uncertainty on page 847
(port) clock_hold_uncertainty on page 901
```

```
Constraint—Port Attributes
```
January 2019 914 Product Version 18.1

**clock_source_early_latency**

clock_source_early_latency { {no_value no_value no_value no_value} | _Tcl_list_ }

_Default_ : no_value no_value no_value no_value

**Read-write** port attribute. Specifies the delay between the ideal waveform edges and the
sequential elements in the circuit for early-mode (hold checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

If you specify a single value, all four edge latencies are set to that single value. If you specify
a Tcl list containing two values, the two values are interpreted as rise and fall latency and the
same value is applied for the minimum and maximum values.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

```
(pin) clock_hold_uncertainty_by_mode on page 848
(port) clock_hold_uncertainty_by_mode on page 902
(clock) clock_setup_uncertainty on page 974
(pin) clock_setup_uncertainty on page 857
(pin) clock_setup_uncertainty_by_mode on page 858
```

```
Constraint—Port Attributes
```
January 2019 915 Product Version 18.1

**Related Information**

```
Related attributes: (clock) clock_network_early_latency on page 971
```
```
(pin) clock_network_early_latency on page 849
(port) clock_network_early_latency on page 903
(clock) clock_network_late_latency on page 972
(pin) clock_network_late_latency on page 853
(port) clock_network_late_latency on page 907
(clock) clock_source_early_latency on page 975
(pin) clock_source_early_latency on page 859
(pin) clock_source_early_latency_by_mode on page 860
(port) clock_source_early_latency_by_mode on page 916
(clock) clock_source_late_latency on page 977
(pin) clock_source_late_latency on page 862
(port) clock_source_late_latency on page 918
```

```
Constraint—Port Attributes
```
January 2019 916 Product Version 18.1

**clock_source_early_latency_by_mode**

clock_source_early_latency_by_mode { { _mode_1 Tcl_list_ } { _mode_2 Tcl_list_ } ...}

_Default_ : {no_value no_value no_value no_value} (for each mode)

**Read-write** port attribute. Specifies the delay between the ideal waveform edges and the
sequential elements in the circuit for early-mode (hold checking) timing analysis. For each
timing mode, you can specify a Tcl list of up to four delay values.

The total latency, or delay, for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

The values set on the port both override the latency values for all clock signals that propagate
through the port and apply to all sequential elements in the transitive fanout.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

If you specify a single value, all four edge latencies are set to that single value. If you specify
a Tcl list containing two values, the two values are interpreted as rise and fall latency and the
same value is applied for the minimum and maximum values.

The Genus tool does not use these attribute values because the tool does not perform any
hold timing analysis. However, when you execute the write_sdc command, the values
specified for the clock_source_early_latency_by_mode attribute are written out to the
SDC constraints file.

**Note:** When you set this attribute, it overrides the clock_source_early_latency
attribute set on this port.

**Example**

legacy_genus:/> set_attr clock_source_early_latency_by_mode {{ A {100 50 150 60}} \
==> {B {110 70}}} [find / -port CK]
Setting attribute of port ’CK’: ’clock_source_early_latency_by_mode’ =
{/designs/top/modes/A {100.0 50.0 150.0 60.0}} {/designs/top/modes/B {110.0 70.0
110.0 70.0}}


```
Constraint—Port Attributes
```
January 2019 917 Product Version 18.1

**Related Information**

```
Affected by this attribute: (port) source_early_latency_by_clock on page 953
```
```
Affects this attribute: (port) clock_source_early_latency on page 914
Related attributes: (clock) clock_network_early_latency on page 971
(pin) clock_network_early_latency on page 849
(port) clock_network_early_latency on page 903
(pin) clock_network_early_latency_by_mode on page 851
(port) clock_network_early_latency_by_mode on page 905
(clock) clock_network_late_latency on page 972
(pin) clock_network_late_latency on page 853
(port) clock_network_late_latency on page 907
(pin) clock_network_late_latency_by_mode on page 855
(port) clock_network_late_latency_by_mode on page 909
(clock) clock_source_early_latency on page 975
(pin) clock_source_early_latency on page 859
(pin) clock_source_early_latency_by_mode on page 860
(clock) clock_source_late_latency on page 977
(pin) clock_source_late_latency on page 862
(port) clock_source_late_latency on page 918
(pin) clock_source_late_latency_by_mode on page 864
(port) clock_source_late_latency_by_mode on page 920
```

```
Constraint—Port Attributes
```
January 2019 918 Product Version 18.1

**clock_source_late_latency**

clock_source_late_latency { {no_value no_value no_value no_value} | _Tcl_list_ }

_Default_ : no_value no_value no_value no_value

**Read-write** port attribute. Specifies the delay between the ideal waveform edges and the
sequential elements in the circuit for late-mode (setup checking) timing analysis.

The total latency, or delay, for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

The values set on the port both override the latency values for all clock signals that propagate
through the port and apply to all sequential elements in the transitive fanout.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive values produce looser timing constraints. For maximum (capture)
latency edges, positive values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency. The default value of the attribute is
{no_value no_value no_value no_value}, which indicates that all four latency
values should remain unchanged.

If this attribute is set to a single delay value, then all four edge latencies are set to that single
value. If the attribute is set to a Tcl list containing two values, then the two values are
interpreted as rise latency and fall latency.


```
Constraint—Port Attributes
```
January 2019 919 Product Version 18.1

**Examples**

All of the following commands have the same effect:

legacy_genus:/> set_attribute clock_source_late_latency 150 [find / -port a]
legacy_genus:/> set_attribute clock_source_late_latency {150 150} [find / -port a]
legacy_genus:/> set_attribute clock_source_late_latency {150 150 150 150} [find /
-port a]

**Related Information**

```
Related attributes: (clock) clock_network_early_latency on page 971
(pin) clock_network_early_latency on page 849
(port) clock_network_early_latency on page 903
(clock) clock_network_late_latency on page 972
(pin) clock_network_late_latency on page 853
(port) clock_network_late_latency on page 907
(clock) clock_source_early_latency on page 975
(pin) clock_source_early_latency on page 859
(port) clock_source_early_latency on page 914
(clock) clock_source_late_latency on page 977
(pin) clock_source_late_latency on page 862
(pin) clock_source_late_latency_by_mode on page 864
(port) clock_source_late_latency_by_mode on page 920
```

```
Constraint—Port Attributes
```
January 2019 920 Product Version 18.1

**clock_source_late_latency_by_mode**

clock_source_late_latency_by_mode { { _mode_1 Tcl_list_ } { _mode_2 Tcl_list_ } ...}

_Default_ : {no_value no_value no_value no_value} (for each mode)

**Read-write** port attribute. Specifies the delay between the ideal waveform edges and the
sequential elements in the circuit for late-mode (setup checking) timing analysis. For each
timing mode, you can specify a Tcl list of up to four delay values.

The total latency, or delay, for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

The values set on the port both override the latency values for all clock signals that propagate
through the port and apply to all sequential elements in the transitive fanout.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive values produce looser timing constraints. For maximum (capture)
latency edges, positive values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency. The default value of the attribute is
{no_value no_value no_value no_value}, which indicates that all four latency
values should remain unchanged.

If you specify a single value, all four edge latencies are set to that single value. If you specify
a Tcl list containing two values, the two values are interpreted as rise and fall latency and the
same value is applied for the minimum and maximum values.

**Note:** When you set this attribute, it overrides the clock_source_late_latency attribute
on this port.


```
Constraint—Port Attributes
```
January 2019 921 Product Version 18.1

**Examples**

legacy_genus:/> set_attr clock_source_late_latency_by_mode {{ A {100 50 150 60}} \
==> {B {110 70}}} [find / -port CK]
Setting attribute of port ’CK’: ’clock_source_late_latency_by_mode’ =
{/designs/top/modes/A {100.0 50.0 150.0 60.0}} {/designs/top/modes/B {110.0 70.0
110.0 70.0}}

**Related Information**

```
Affected by this attribute: (port) source_late_latency_by_clock on page 955
Affects this attribute: (port) clock_source_late_latency on page 918
Related attributes: (clock) clock_network_early_latency on page 971
(pin) clock_network_early_latency on page 849
(port) clock_network_early_latency on page 903
(pin) clock_network_early_latency_by_mode on page 851
(port) clock_network_early_latency_by_mode on page 905
(clock) clock_network_late_latency on page 972
(pin) clock_network_late_latency on page 853
(port) clock_network_late_latency on page 907
(pin) clock_network_late_latency_by_mode on page 855
(port) clock_network_late_latency_by_mode on page 909
(clock) clock_source_early_latency on page 975
(pin) clock_source_early_latency on page 859
(port) clock_source_early_latency on page 914
(pin) clock_source_early_latency_by_mode on page 860
(port) clock_source_early_latency_by_mode on page 916
(clock) clock_source_late_latency on page 977
(pin) clock_source_late_latency on page 862
(pin) clock_source_late_latency_by_mode on page 864
(port) clock_source_late_latency_by_mode on page 920
```

```
Constraint—Port Attributes
```
January 2019 922 Product Version 18.1

**drive_resistance_fall_max**

drive_resistance_fall_max _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum driving resistance (in kilo Ohms) on the
port for falling transitions.

**drive_resistance_fall_min**

drive_resistance_fall_min _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum driving resistance (in kilo Ohms) on the
port for falling transitions.

**drive_resistance_rise_max**

drive_resistance_rise_max _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum driving resistance (in kilo Ohms) on the
port for rising transitions.

**drive_resistance_rise_min**

drive_resistance_rise_min _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum driving resistance (in kilo Ohms) on the
port for rising transitions.

**driver_from_pin_fall_max**

driver_from_pin_fall_max _libpin_

**Read-write** port attribute. Returns the driving cell input pin specified for maximim falling
delays at the port.


```
Constraint—Port Attributes
```
January 2019 923 Product Version 18.1

**driver_from_pin_fall_min**

driver_from_pin_fall_min _libpin_

**Read-write** port attribute. Returns the driving cell input pin specified for minimum falling
delays at the port.

**driver_from_pin_rise_max**

driver_from_pin_rise_max _libpin_

**Read-write** port attribute. Returns the driving cell input pin specified for maximim rising
delays at the port.

**driver_from_pin_rise_min**

driver_from_pin_rise_min _libpin_

**Read-write** port attribute. Returns the driving cell input pin specified for minimum rising
delays at the port.

**driver_ignore_drc**

driver_ignore_drc {false | true}

_Default_ : false

**Read-write** port attribute. Controls whether to use design constraints of the external driver.

**driver_input_slew_fall_to_fall_max**

driver_input_slew_fall_to_fall_max _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the falling input transition for the from_pin of the driving
cell, which is used for the maximum falling delay and transition calculations at the port.


```
Constraint—Port Attributes
```
January 2019 924 Product Version 18.1

**driver_input_slew_fall_to_fall_min**

driver_input_slew_fall_to_fall_min _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the falling input transition for the from_pin of the driving
cell, which is used for the minimum falling delay and transition calculations at the port.

**driver_input_slew_fall_to_rise_max**

driver_input_slew_fall_to_rise_max _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the falling input transition for the from_pin of the driving
cell, which is used for the maximum rising delay and transition calculations at the port.

**driver_input_slew_fall_to_rise_min**

driver_input_slew_fall_to_rise_min _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the falling input transition for the from_pin of the driving
cell, which is used for the minimum rising delay and transition calculations at the port.

**driver_input_slew_rise_to_fall_max**

driver_input_slew_rise_to_fall_max _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the rising input transition for the from_pin of the driving
cell, which is used for the maximum falling delay and transition calculations at the port.

**driver_input_slew_rise_to_fall_min**

driver_input_slew_rise_to_fall_min _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the rising input transition for the from_pin of the driving
cell, which is used for the minimum falling delay and transition calculations at the port.


```
Constraint—Port Attributes
```
January 2019 925 Product Version 18.1

**driver_input_slew_rise_to_rise_max**

driver_input_slew_rise_to_rise_max _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the rising input transition for the from_pin of the driving
cell, which is used for the maximum rising delay and transition calculations at the port.

**driver_input_slew_rise_to_rise_min**

driver_input_slew_rise_to_rise_min _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the rising input transition for the from_pin of the driving
cell, which is used for the minimum rising delay and transition calculations at the port.

**driver_pin_fall_max**

driver_pin_fall_max _libpin_

**Read-write** port attribute. Specifies a library pin object for the maximum fall timing mode.
The indicated library pin is assumed to be driving the port externally for the purposes of timing
calculation and design rule checking in this timing mode.

**Note:** This attribute applies only to input ports.

**driver_pin_fall_min**

driver_pin_fall_min _libpin_

**Read-write** port attribute. Specifies a library pin object for the minimum fall timing mode.
The indicated library pin is assumed to be driving the port externally for the purposes of timing
calculation and design rule checking in this timing mode.

**Note:** This attribute applies only to input ports. Genus ignores (does not use) the minimum
values in optimization and timing analysis, but can pass them to downstream tools.


```
Constraint—Port Attributes
```
January 2019 926 Product Version 18.1

**driver_pin_rise_max**

driver_pin_rise_max _libpin_

**Read-write** port attribute. Specifies a library pin object for the maximum rise timing mode.
The indicated library pin is assumed to be driving the port externally for the purposes of timing
calculation and design rule checking in this timing mode.

**Note:** This attribute applies only to input ports.

**driver_pin_rise_min**

driver_pin_rise_min _libpin_

**Read-write** port attribute. Specifies a library pin object for the minimum rise timing mode.
The indicated library pin is assumed to be driving the port externally for the purposes of timing
calculation and design rule checking in this timing mode.

**Note:** This attribute applies only to input ports. Genus ignores (does not use) the minimum
values in optimization and timing analysis, but can pass them to downstream tools.

**external_capacitance_max**

external_capacitance_max _rise_capacitance fall_capacitance_

**Read-write** port attribute. Specifies the maximum allowed external capacitance (in
femtoFarad) for a rise transition and fall transistion at this port, respectively.

**external_capacitance_min**

external_capacitance_min _rise_capacitance fall_capacitance_

**Read-write** port attribute. Specifies the minimum allowed external capacitance (in
femtoFarad) for a rise transition and fall transistion at this port, respectively.

**external_driven_pin_fall**

external_driven_pin_fall _string_

**Read-write** port attribute. Specifies the input pin of the external object that is driven in case
of a fall transition. This information is useful for fall slope sensitivity modeling on output ports.
You must specify a library pin object.


```
Constraint—Port Attributes
```
January 2019 927 Product Version 18.1

**Example**

The following command specifies to assume that the output ports are driving input A of cell
AN2.

set_attribute external_driven_pin_fall [find [find / -libcell AN2] -libpin A] \
/designs/des/ports_out/*

**Related information**

**external_driven_pin_rise**

external_driven_pin_rise _string_

**Read-write** port attribute. Specifies the input pin of the external object that is driven in case
of a rise transition. This information is useful for rise slope sensitivity modeling on output
ports. You must specify a library pin object.

**Example**

The following command specifies to assume that the output ports are driving input A of cell
AN2.

set_attribute external_driven_pin_rise [find [find / -libcell AN2] -libpin A] \
/designs/des/ports_out/*

**Related information**

**external_driver**

external_driver _Tcl_list_

**Read-write** port attribute. Specifies a string that corresponds to a library pin object or
objects for the minimum rise, minimum fall, maximum rise, and maximum fall timing modes.
The indicated library pin is assumed to be driving the port externally for the purposes of timing
calculation and design rule checking in the given timing mode.

You can specify either 1, 2, or 4 values for the library pins. If you specify different values, you
must do so as a Tcl list (within braces).

```
Related attribute: external_driven_pin_rise on page 927
```
```
Related attribute: external_driven_pin_fall on page 926
```

```
Constraint—Port Attributes
```
January 2019 928 Product Version 18.1

**Note:** This attribute applies only to input ports. Genus ignores (does not use) the minimum
values in optimization and timing analysis, but can pass them to downstream tools.

**Example**

set_attribute external_driver [find [find / -libcell AN2] -libpin Z] \
/designs/des/ports_in/*

**Related information**

**external_driver_from_pin**

external_driver_from_pin _Tcl_list_

**Read-write** port attribute. Indicates which input pin to use when modeling the transition on
the port driven by the external driver. The external_driver _libpin_ and the
external_driver_from_pin attributes must be set to libpins from the same libcell.

**Note:** Genus ignores (does not use) the minimum values in optimization and timing analysis,
but they can pass them to downstream tools.

**Example**

The following command specifies to assume that the input port in1[0] is driving input A of
cell AN2.

set_attribute external_driver_from_pin [find [find / -libcell AN2] -libpin A] \
/designs/des/ports_in/in1[0]

**Related information**

```
Affected by this attribute: ignore_external_driver_drc on page 937
Related attributes: external_driver_from_pin on page 928
external_driver_input_slew on page 929
external_non_tristate_drivers on page 930
```
```
Affected by this attribute: ignore_external_driver_drc on page 937
Related attributes: external_driver on page 927
external_driver_input_slew on page 929
external_non_tristate_drivers on page 930
```

```
Constraint—Port Attributes
```
January 2019 929 Product Version 18.1

**external_driver_input_slew**

external_driver_input_slew {no_value | _integer_ }

_Default_ : no_value

**Read-write** port attribute. Specifies the rise and fall values, respectively, for an input of an
external driver in picoseconds.

If you specify different rise and fall slew values, you must do so as a Tcl list (within braces).

**Example**

The following specifies a rise slew value of 100 picoseconds and a fall slew value of 110
picoseconds for the input of an external driver in1[0]:

legacy_genus:/> set_attribute external_driver_input_slew {100 110} \
/designs/example_design/ports_in/in1[0]

The following example specifies a rise slew and fall slew value of 100 picoseconds for the
input of an external driver in1[1]:

legacy_genus:/> set_attribute external_driver_input_slew 100 \
/designs/example_design/ports_in/in1[1]

**Related information**

**external_fanout_load**

external_fanout_load {no_value | _float_ }

_Default_ : no_value

**Read-write** port attribute. Indicates the fanout load seen by the port outside the design.
This information is used by the maximum and minimum fanout design rules. The resolution is
1/1000.

**Related information**

```
Related attribute: external_driver on page 927
```
```
Related attributes: (design) max_fanout on page 826
(port) max_fanout on page 940
```

```
Constraint—Port Attributes
```
January 2019 930 Product Version 18.1

**external_non_tristate_drivers**

external_non_tristate_drivers _integer_

_Default_ : 0

**Read-write** port attribute. Specifies the number of parallel driving pins.

**Related information**

**external_pin_cap**

external_pin_cap _rise_capacitance fall_capacitance_

_Default_ : no_value no_value

**Read-write** port attribute. Indicates the external capacitive load (in femtofarads) due to pins
that are connected to this port.

**Related information**

**external_resistance**

external_resistance { {no_value no_value no_value no_value} | _Tcl_list_ }

_Default_ : {no_value no_value no_value no_value}

**Read-write** port attribute. Specifies the resistance of the external driver in kilo ohm for a
minimum rise, minimum fall, maximum rise and maximum fall transition. The resolution is
1/1000.

If you specify different resistance values, you must do so as a Tcl list (within braces).

**Note:** Genus ignores (does not use) the minimum values in optimization and timing analysis,
but they can be passed to downstream tools.

```
Related attribute: external_driver on page 927
```
```
Related attributes: external_wire_cap on page 931
external_wire_res on page 931
external_wireload_fanout on page 932
external_wireload_model on page 932
```

```
Constraint—Port Attributes
```
January 2019 931 Product Version 18.1

**Example**

■ The following example sets the fixed minimum rise value to be 1.0, minimum fall value
to be 1.2, maximum rise value to be 1.1 and maximum fall value to be 1.2 on the port
in1[0]:
legacy_genus:/> set_attribute external_resistance {1.0 1.2 1.1 1.2} \
/designs/example_design/ports_in/in1[0]

**Related information**

**external_wire_cap**

external_wire_cap {no_value | _float_ }

_Default_ : no_value

**Read-write** port attribute. Specifies the capacitance (in femtofarads) of the external wire
connected to this port. The resolution is 1/10.

**Related information**

**external_wire_res**

external_wire_res {no_value | _float_ }

_Default_ : no_value

**Read-write** port attribute. Specifies the resistance (in kilo ohm) of the external wire
connected to this port. The resolution is 1/1000.

```
Related attributes: fixed_slew on page 933
```
```
Related attributes: external_pin_cap on page 930
external_wire_res on page 931
external_wireload_fanout on page 932
external_wireload_model on page 932
```

```
Constraint—Port Attributes
```
January 2019 932 Product Version 18.1

**Related information**

**external_wireload_fanout**

external_wireload_fanout {no_value | _integer_ }

_Default_ : no_value

**Read-write** port attribute. Specifies the number of fanouts for this port outside the design.

**Related information**

**external_wireload_model**

external_wireload_model _string_

**Read-write** port attribute. Specifies the wire-load model to use for this port.

**Related information**

```
Related attributes: external_pin_cap on page 930
```
```
external_wire_cap on page 931
external_wireload_fanout on page 932
external_wireload_model on page 932
```
```
Related attributes: external_pin_cap on page 930
external_wire_cap on page 931
external_wire_res on page 931
external_wireload_model on page 932
```
```
Affected by these attributes: (design) force_wireload on page 812
(subdesign) force_wireload on page 968
Related attributes: external_pin_cap on page 930
```
```
external_wire_cap on page 931
external_wire_res on page 931
external_wireload_fanout on page 932
```

```
Constraint—Port Attributes
```
January 2019 933 Product Version 18.1

**fixed_slew**

fixed_slew { {no_value no_value no_value no_value} | _Tcl_list_ }

_Default_ : {no_value no_value no_value no_value}

**Read-write** port attribute. Specifies fixed minimum rise, minimum fall, maximum rise and
maximum fall slew times, respectively, for the specified port in picoseconds.

If you specify different slew values, you must do so as a Tcl list (within braces).

**Note:** Genus ignores (does not use) the minimum values in optimization and timing analysis,
but can passed them to downstream tools.

**Example**

■ The following example sets the fixed minimum rise value to be 100, minimum fall value
to be 110, maximum rise value to be 110 and maximum fall value to be 120 on the port
in1[0]:
legacy_genus:/> set_attribute fixed_slew {100 110 110 120} \
/designs/example_design/ports_in/in1[0]

■ The following example specifies a maximum rise slew value of 100 and a maximum fall
slew value of 110 on the input port, in1[0]:
legacy_genus:/> set_attribute fixed_slew {100 110} \
/designs/example_design/ports_in/in1[0]

■ The following example specifies a maximum rise slew and a maximum fall slew value of
100 on the input port, in1[0]:
legacy_genus:/> set_attribute fixed_slew 100
/designs/example_design/ports_in/in1[0]

**Related information**

```
Related attributes: external_driver on page 927
external_resistance on page 930
```

```
Constraint—Port Attributes
```
January 2019 934 Product Version 18.1

**hold_uncertainty**

hold_uncertainty _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the uncertainty in the arrival times of capturing edges
(in picoseconds) for the clock in early-mode (hold) timing analysis.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Related Information**

```
Related attributes: (clock) hold_uncertainty on page 979
(pin) hold_uncertainty on page 865
(port) clock_setup_uncertainty on page 911
```

```
Constraint—Port Attributes
```
January 2019 935 Product Version 18.1

**hold_uncertainty_by_clock**

hold_uncertainty_by_clock **{{** _clock_ **{** _rise fall_ **}}** ... **}**

**Read-write** port attribute. Specifies the uncertainty in the arrival times of the capturing
edges of the specified clocks in early-mode timing analysis.

The attribute value is a Tcl list of Tcl lists for a port. There can be as many Tcl lists as there
are clocks propagating to this port. The Tcl list for a clock contains

■ The name of the clock

■ The rise and fall uncertainties, respectively

If a single value is specified for a clock, then the rise and fall uncertainties are set to that single
value.

If no value is specified for this attribute, or if no specific value is specified for a clock
propagating to this port, the value of the clock_hold_uncertainty port attribute applies.

The Genus tool does not use these attribute values because the tool does not perform any
hold timing analysis. However, when you execute the write_sdc command, the values
specified for the hold_uncertainty_by_clock attribute are written out to the SDC
constraints file.

■ If only one uncertainty value is specified for a clock, the following SDC command is
written:
set_clock_uncertainty -clock _clock uncertainty_ -hold _port_

■ If rise and fall uncertainties were specified, the following SDC commands are written:

```
set_clock_uncertainty -clock clock -rise uncertainty -hold port
set_clock_uncertainty -clock clock -fall uncertainty -hold port
```
**Example**

The following command specifies the rise and fall uncertainty numbers for clock abc at port
clk.

set_attr hold_uncertainty_by_clock { {abc {17 27}} } [find /des*/top -port clk]

**Related Information**

```
Related attributes: (clock) clock_hold_uncertainty on page 970
(pin) clock_hold_uncertainty on page 847
(port) clock_hold_uncertainty on page 901
(pin) hold_uncertainty_by_clock on page 866
```

```
Constraint—Port Attributes
```
January 2019 936 Product Version 18.1

**ideal_driver**

ideal_driver {false | true}

_Default_ : false

**Read-write** port attribute. Indicates if the port is to be considered an ideal driver. If the port
is an ideal driver, the timer and optimizer will not attempt to optimize any net driven by this
pin. Therefore, transitions, connect delay, and design rule constraints for this pin are ignored.

This attribute is available on both mapped and unmapped netlists.

**Note:** This attribute does not propagate to the fanout drivers.

**Related Information**

**ideal_network**

ideal_network {false | true}

_Default_ : false

**Read-write** port attribute. Sets the network of the specified driver port to an ideal network.
The port must be a driving port. This attribute propagates through combinational gates, and
hierarchical boundaries, unlike the ideal_driver attribute.

If an ideal signal arrives at a multi-input instance, the output of that instance is considered
ideal if all inputs of the instance are ideal.

**Example**

The following example sets the network to which the foo port is connected, to an ideal
network:

legacy_genus:/> set_attribute ideal_network true {/designs/example/ports_in/foo}

```
Affected by this attribute: ideal_seq_async_pins on page 813
Related attribute: (pin) ideal_driver on page 867
```

```
Constraint—Port Attributes
```
January 2019 937 Product Version 18.1

**Related Information**

**ignore_external_driver_drc**

ignore_external_driver_drc {false | true}

_Default_ : false

**Read-write** port attribute. Indicates whether to use or ignore the design rule constraints
specified on the external driver.

**Related information**

**input_slew_max_fall**

input_slew_max_fall _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum falling slew for the input port.

**Related Information**

```
Affects this attribute: propagated_ideal_network on page 1409
```
```
Related attributes: (pin) ideal_driver on page 867
(port) ideal_driver on page 936
(pin) ideal_network on page 868
```
```
Affects this command: syn_opt
Affects this attribute: external_driver on page 927
```
```
Set by this command: set_input_transition
```

```
Constraint—Port Attributes
```
January 2019 938 Product Version 18.1

**input_slew_max_rise**

input_slew_max_rise _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum rising slew for the input port.

**Related Information**

**input_slew_min_fall**

input_slew_min_fall _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum falling slew for the input port.

**Related Information**

**input_slew_min_rise**

input_slew_rise_min _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum rising slew for the input port.

**Related Information**

```
Set by this command: set_input_transition
```
```
Set by this command: set_input_transition
```
```
Set by this command: set_input_transition
```

```
Constraint—Port Attributes
```
January 2019 939 Product Version 18.1

**max_capacitance**

max_capacitance {no_value | _float_ }

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum capacitance design rule constraint in
femtofarads for the net connected to the port. The resolution is 1/1000. When optimizing a
design, Genus attempts to satisfy all design rule constraints. These constraints can come
from attributes on a block or port, or from the technology library.

If the attribute is set to no_value, no port constraint is applied, although design rules may
still be inferred from block attributes or from any driving pin that has been applied to the port
(using the external_driver attribute).

**Related Information**

```
Affects these commands: report design_rules
syn_opt
Affected by these attributes: ignore_library_drc on page 814
(design) max_capacitance on page 825
Related attributes: drc_first on page 778
(design) max_capacitance on page 825
(libpin) max_capacitance on page 364
```

```
Constraint—Port Attributes
```
January 2019 940 Product Version 18.1

**max_fanout**

max_fanout {no_value | _float_ }

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum fanout design rule limit for the net
connected to the port. The resolution is 1/1000. When optimizing a design, Genus attempts
to satisfy all design rule constraints. These constraints can come from attributes on a module
or port, or from the technology library.

If set to no_value, no port constraint is applied, although design rules may still be inferred
from module attributes or from any driving pin that has been applied to the port (using the
external_driver attribute).

**Related Information**

```
Affects these commands: report design_rules
syn_opt
Affected by these attributes: ignore_library_drc on page 814
ignore_library_max_fanout on page 815
(design) max_fanout on page 826
Related attributes: drc_first on page 778
(design) max_fanout on page 826
(libpin) max_fanout on page 364
```

```
Constraint—Port Attributes
```
January 2019 941 Product Version 18.1

**max_transition**

max_transition {no_value | _integer_ }

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum transition design rule limit (in
picoseconds) for the net connected to the port. The resolution is 1. When optimizing a design,
Genus attempts to satisfy all design rule constraints. These constraints can come from
attributes on a module or port, or from the technology library.

If set to no_value, no port constraint is applied, although design rules may still be inferred
from module attributes or from any driving pin that has been applied to the port (using the
external_driver attribute).

**Note:** The specified value for the max_transition attribute must be at least 55 ps.

**Related Information**

**min_pulse_width**

min_pulse_width { **{** no_value no_value **}** | _Tcl_list_ }

_Default_ : **{** no_value no_value **}**

**Read-write** port attribute. Specifies the minimum pulse width that the low and high signal
levels of the clock should have when arriving at this port. You can specify one or two values.

If you specify a single value, then the same constraint applies to the low and high signal
values of the clock. If you specify a Tcl list containing two values, then the first value applies
to the low signal of the clock, -while the second value applies to the high signal value of the
clock.

```
Affects these commands: report design_rules
syn_opt
Affected by these attributes: ignore_library_drc on page 814
(design) max_transition on page 941
Related attributes: drc_first on page 778
(design) max_transition on page 827
(libpin) max_transition on page 365
```

```
Constraint—Port Attributes
```
January 2019 942 Product Version 18.1

**Related Information**

**min_pulse_width_by_mode**

min_pulse_width **{{** _mode_1 Tcl_list_ **} {** _mode_2 Tcl_list_ **}** ... **}**

**Read-write** port attribute. Specifies for each timing mode the minimum pulse width that the
low and high signal levels of the clock should have when arriving at this port. You can specify
one or two values per mode.

If you specify a single value, then the same constraint applies to the low and high signal
values of the clock. If you specify a Tcl list containing two values, then the first value applies
to the low signal of the clock, while the second value applies to the high signal value of the
clock.

**Related Information**

```
Related attributes: (clock) min_pulse_width on page 982
```
```
(pin) min_pulse_width on page 871
(pin) min_pulse_width_by_mode on page 872
(port) min_pulse_width_by_mode on page 942
```
```
Related attributes: (clock) min_pulse_width on page 982
(pin) min_pulse_width on page 871
(pin) min_pulse_width_by_mode on page 872
(port) min_pulse_width on page 941
```

```
Constraint—Port Attributes
```
January 2019 943 Product Version 18.1

**network_early_latency_by_clock**

network_early_latency_by_clock **{{** _clock_ **{** _min_rise min_fall max_rise
max_fall_ **}}** ... **}**

**Read-write** port attribute. Specifies the delay between the ideal waveform edges of the
specified clocks and the sequential elements in the circuit for early-mode (hold checking)
timing analysis.

The total latency, or delay, for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

The attribute value is a Tcl list of Tcl lists for a port. There can be as many Tcl lists as there
are clocks propagating to this port. The Tcl list for a clock contains

■ The name of the clock

■ The minimum (capture) latency of the rise edge of the ideal waveform of the clock

■ The minimum (capture) latency of the fall edge of the ideal waveform of the clock

■ The maximum (launch) latency of the rise edge of the ideal waveform of the clock

■ The maximum (launch) latency of the fall edge of the ideal waveform of the clock

If a single value is specified for a clock, then all four edge latencies are set to that single value.
If the specified value for a clock is a Tcl list containing two values, then the two values are
interpreted as rise latency and fall latency.

If no value is specified for this attribute, or if no specific value is specified for a clock
propagating to this port, the value of the clock_network_early_latency port attribute
applies.

The Genus tool does not use these attribute values because the tool does not perform any
hold timing analysis. However, when you execute the write_sdc command, the values
specified for the network_early_latency_by_clock attribute are written out to the SDC
constraints file.

■ If only one value was specified for a clock, the following SDC command is written:

```
set_clock_latency -clock clock uncertainty -early port
```
■ If two values were specified for a clock, the following SDC commands are written:

```
set_clock_latency -clock clock -min uncertainty -early port
set_clock_latency -clock clock -max uncertainty -early port
```

```
Constraint—Port Attributes
```
January 2019 944 Product Version 18.1

■ If four values were specified for a clock, the following SDC commands are written:

```
set_clock_latency -clock clock -min -rise uncertainty -early port
set_clock_latency -clock clock -min -fall uncertainty -early port
set_clock_latency -clock clock -max -rise uncertainty -early port
set_clock_latency -clock clock -max -fall uncertainty -early port
```
**Example**

The following command specifies four latency values for each of the following clocks
propagating to port clk: clk1, clk2, clk3, and clk4 on.

set_att network_early_latency_by_clock { {clk1 {10 20 30 40}} {clk2 {50 60 70 80}} \
{clk3 {90 100 110 120}} {clk4 {130 140 150 160}} } \
[find /des*/design -port clk]

**Related Information**

Specifying Clock Latency (Insertion Delay) in _Genus Timing Analysis Guide for Legacy
UI_

```
Related attributes: (clock) clock_network_early_latency on page 971
(pin) clock_network_early_latency on page 849
(port) clock_network_early_latency on page 903
(pin) network_early_latency_by_clock on page 873
```

```
Constraint—Port Attributes
```
January 2019 945 Product Version 18.1

**network_late_latency_by_clock**

network_late_latency_by_clock **{{** _clock_ **{** _min_rise min_fall max_rise
max_fall_ **}}** ... **}**

**Read-write** port attribute. Specifies the delay between the ideal waveform edges of the
specified clocks and the sequential elements in the circuit for late-mode (setup checking)
timing analysis.

The total latency, or delay, for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

The attribute value is a Tcl list of Tcl lists for a pin. There can be as many Tcl lists as there
are clocks propagating to this pin. The Tcl list for a clock contains

■ The name of the clock

■ The minimum (capture) latency of the rise edge of the ideal waveform

■ The minimum (capture) latency of the fall edge of the ideal waveform

■ The maximum (launch) latency of the rise edge of the ideal waveform

■ The maximum (launch) latency of the fall edge of the ideal waveform

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive values produce looser timing constraints. For maximum (capture)
latency edges, positive values produce tighter timing constraints.

If a single value is specified for a clock, then all four edge latencies are set to that single value.
If the specified value for a clock is a Tcl list containing two values, then the two values are
interpreted as rise latency and fall latency.

If no value is specified for this attribute, or if no specific value is specified for a clock
propagating to this port, the value of the clock_network_late_latency port attribute
applies.


```
Constraint—Port Attributes
```
January 2019 946 Product Version 18.1

To take this attribute into account during timing analysis and optimization, set the following
root attributes to true:

set_attribute use_multi_clks_latency_uncertainty_report true /
set_attribute use_multi_clks_latency_uncertainty_optimize true /

When you execute the write_sdc command, the values specified for the
network_late_latency_by_clock attribute are written out to the SDC constraints file.

■ If only one value was specified for a clock, the following SDC command is written:

```
set_clock_latency -clock clock uncertainty -late port
```
■ If two values were specified for a clock, the following SDC commands are written:

```
set_clock_latency -clock clock -min uncertainty -late port
set_clock_latency -clock clock -max uncertainty -late port
```
■ If four values were specified for a clock, the following SDC commands are written:

```
set_clock_latency -clock clock -min -rise uncertainty -late port
set_clock_latency -clock clock -min -fall uncertainty -late port
set_clock_latency -clock clock -max -rise uncertainty -late port
set_clock_latency -clock clock -max -fall uncertainty -late port
```
**Example**

The following command sets the rise and fall capture, and rise and fall launch network latency
numbers for clock clk3 to 90, 100, 100 and 120 ps at port clk for setup analysis.

set_attr network_late_latency_by_clock { {clk3 {90 100 110 120}} } \
[find /des*/design -port clk]

**Related Information**

Specifying Clock Latency (Insertion Delay) in _Genus Timing Analysis Guide for Legacy
UI_

```
Affects these commands: report_timing
ef syn_generic
syn_map
syn_opt
Affected by these attributes: use_multi_clks_latency_uncertainty_optimize on page 800
use_multi_clks_latency_uncertainty_report on page 800
Related attributes: (clock) clock_network_late_latency on page 972
(pin) clock_network_late_latency on page 853
```

```
Constraint—Port Attributes
```
January 2019 947 Product Version 18.1

**network_latency_fall_max**

network_latency_fall_max _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum (launch) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
(port) clock_network_late_latency on page 907
(clock) clock_source_late_latency on page 977
(pin) clock_source_late_latency on page 862
(port) clock_source_late_latency on page 918
(pin) network_late_latency_by_clock on page 875
```
```
Related attributes: (clock) network_latency_fall_max on page 983
```
```
(pin) clock_network_late_latency on page 853
(port) network_latency_fall_min on page 948
(port) network_latency_rise_max on page 949
(port) network_latency_rise_min on page 950
```

```
Constraint—Port Attributes
```
January 2019 948 Product Version 18.1

**network_latency_fall_min**

network_latency_fall_min _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum (capture) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) network_latency_fall_min on page 984
(pin) network_latency_fall_min on page 878
(port) network_latency_fall_max on page 947
(port) network_latency_rise_max on page 949
(port) network_latency_rise_min on page 950
```

```
Constraint—Port Attributes
```
January 2019 949 Product Version 18.1

**network_latency_rise_max**

network_latency_rise_max _float_

_Default_ : no_value

**Read-write** port attribute. pecifies the maximum (launch) latency (in picoseconds) between
the rising edge of the ideal waveform and the sequential elements in the circuit for late-mode
(setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) clock_network_late_latency on page 972
(pin) network_latency_rise_max on page 879
(port) network_latency_fall_max on page 947
(port) network_latency_fall_min on page 948
(port) network_latency_rise_min on page 950
```

```
Constraint—Port Attributes
```
January 2019 950 Product Version 18.1

**network_latency_rise_min**

network_latency_rise_min _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum (capture) latency (in picoseconds)
between the rising edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) network_latency_rise_min on page 986
(pin) network_latency_rise_min on page 880
(port) network_latency_fall_max on page 947
(port) network_latency_fall_min on page 948
(port) network_latency_rise_max on page 949
```

```
Constraint—Port Attributes
```
January 2019 951 Product Version 18.1

**setup_uncertainty**

setup_uncertainty _delay_

_Default_ : no_value

**Read-write** port attribute. Specifies the uncertainty of the ideal clock waveform edges (in
picoseconds) in late-mode (setup) timing analysis.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the uncertainty.

**Related Information**

**setup_uncertainty_by_clock**

setup_uncertainty_by_clock **{{** _clock_ **{** _rise fall_ **}}** ... **}**

**Read-write** port attribute. Specifies the uncertainty in the arrival times of capturing edges
for particular clocks in late-mode timing analysis.

The attribute value is a Tcl list of Tcl lists for a port. There can be as many Tcl lists as there
are clocks propagating to this port. The Tcl list for a clock contains

■ The name of the clock

■ The rise and fall uncertainties, respectively. Positive values indicate that the clock may
arrive earlier in time, which causes timing constraints to be tighter.

If a single value is specified for a clock, then the rise and fall uncertainties are set to that single
value.

If no value is specified for this attribute, or if no specific value is specified for a clock
propagating to this port, the value of the clock_setup_uncertainty port attribute
applies.

```
Related attributes: (clock) setup_uncertainty on page 987
(pin) setup_uncertainty on page 881
(port) hold_uncertainty on page 934
```

```
Constraint—Port Attributes
```
January 2019 952 Product Version 18.1

To take this attribute into account during timing analysis and optimization, set the following
root attributes to true:

set_attribute use_multi_clks_latency_uncertainty_report true /
set_attribute use_multi_clks_latency_uncertainty_optimize true /

When you execute the write_sdc command, the values specified for the
setup_uncertainty_by_clock attribute are written out to the SDC constraints file.

■ If only one uncertainty value is specified for a clock, the following SDC command is
written:
set_clock_uncertainty -clock _clock uncertainty_ -setup _port_

■ If rise and fall uncertainties were specified, the following SDC commands are written:

```
set_clock_uncertainty -clock clock -rise uncertainty -setup port
set_clock_uncertainty -clock clock -fall uncertainty -setup port
```
**Example**

The following command specifies the rise and fall uncertainty numbers for clock abc at port
clk.

set_attr setup_uncertainty_by_clock { {abc {17 27}} } [find /des*/top -port clk]

**Related Information**

```
Affects these commands: report_timing
syn_generic
syn_map
syn_opt
Affected by these attributes: use_multi_clks_latency_uncertainty_optimize on page 800
use_multi_clks_latency_uncertainty_report on page 800
Related attributes: (pin) clock_setup_uncertainty on page 857
(port) clock_setup_uncertainty on page 911
(pin) setup_uncertainty_by_clock on page 881
```

```
Constraint—Port Attributes
```
January 2019 953 Product Version 18.1

**source_early_latency_by_clock**

source_early_latency_by_clock **{{** _clock_ **{** _min_rise min_fall max_rise
max_fall_ **}}** ... **}**

**Read-write** port attribute. Specifies the delay between the ideal waveform edges of the
specified clocks and the sequential elements in the circuit for early-mode (hold checking)
timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

The attribute value is a Tcl list of Tcl lists for a port. There can be as many Tcl lists as there
are clocks propagating to this port. The Tcl list for a clock contains

■ The name of the clock

■ The minimum (capture) latency of the rise edge of the ideal waveform of the clock

■ The minimum (capture) latency of the fall edge of the ideal waveform of the clock

■ The maximum (launch) latency of the rise edge of the ideal waveform of the clock

■ The maximum (launch) latency of the fall edge of the ideal waveform of the clock

If a single value is specified for a clock, then all four edge latencies are set to that single value.
If the specified value for a clock is a Tcl list containing two values, then the two values are
interpreted as rise latency and fall latency.

If no value is specified for this attribute, or if no specific value is specified for a clock
propagating to this port, the value of the clock_source_early_latency port attribute
applies.

The Genus tool does not use these attribute values because the tool does not perform any
hold timing analysis. However, when you execute the write_sdc command, the values
specified for the source_early_latency_by_clock attribute are written out to the SDC
constraints file.

■ If only one value was specified for a clock, the following SDC command is written:

```
set_clock_latency -clock clock uncertainty -source -early port
```
■ If two values were specified for a clock, the following SDC commands are written:

```
set_clock_latency -clock clock -min uncertainty -source -early port
set_clock_latency -clock clock -max uncertainty -source -early port
```

```
Constraint—Port Attributes
```
January 2019 954 Product Version 18.1

■ If four values were specified for a clock, the following SDC commands are written:

```
set_clock_latency -clock clock -min -rise uncertainty -source -early port
set_clock_latency -clock clock -min -fall uncertainty -source -early port
set_clock_latency -clock clock -max -rise uncertainty -source -early port
set_clock_latency -clock clock -max -fall uncertainty -source -early port
```
**Example**

The following command specifies four source latency values for each of the following clocks
propagating to port clk: clk1, clk2, clk3, and clk4 for hold analysis.

set_attr source_early_latency_by_clock { {clk1 {10 20 30 40}} {clk2 {50 60 70 80}}
{clk3 {90 100 110 120}} {clk4 {130 140 150 160}} } [find /des*/top -port clk]

**Related Information**

```
Related attributes: (clock) clock_network_early_latency on page 971
(pin) clock_network_early_latency on page 849
(port) clock_network_early_latency on page 903
(clock) clock_source_late_latency on page 977
(pin) clock_source_late_latency on page 862
(port) clock_source_late_latency on page 918
(pin) source_early_latency_by_clock on page 882
```

```
Constraint—Port Attributes
```
January 2019 955 Product Version 18.1

**source_late_latency_by_clock**

source_late_latency_by_clock **{{** _clock_ **{** _min_rise min_fall max_rise max_fall_ **}}** ... **}**

**Read-write** port attribute. Specifies the delay between the ideal waveform edges of the
specified clocks and the sequential elements in the circuit for late-mode (setup checking)
timing analysis.

The total latency, or delay, for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and the actual sequential elements.

The attribute value is a Tcl list of Tcl lists for a port. There can be as many Tcl lists as there
are clocks propagating to this port. The Tcl list for a clock contains

■ The name of the clock

■ The minimum (capture) latency of the rise edge of the ideal waveform

■ The minimum (capture) latency of the fall edge of the ideal waveform

■ The maximum (launch) latency of the rise edge of the ideal waveform

■ The maximum (launch) latency of the fall edge of the ideal waveform

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive values produce looser timing constraints. For maximum (capture)
latency edges, positive values produce tighter timing constraints.

If the specified value for a clock is set to a single delay value, then all four edge latencies are
set to that single value. If the attribute is set to a Tcl list containing two values, then the two
values are interpreted as rise latency and fall latency.

If no value is specified for this attribute, or if no specific value is specified for a clock
propagating to this port, the value of the clock_source_late_latency port attribute
applies.


```
Constraint—Port Attributes
```
January 2019 956 Product Version 18.1

To take this attribute into account during timing analysis and optimization, set the following
root attributes to true:

set_attribute use_multi_clks_latency_uncertainty_report true /
set_attribute use_multi_clks_latency_uncertainty_optimize true /

When you execute the write_sdc command, the values specified for the
source_late_latency_by_clock attribute are written out to the SDC constraints file.

■ If only one value was specified for a clock, the following SDC command is written:

```
set_clock_latency -clock clock uncertainty -source -late port
```
■ If two values were specified for a clock, the following SDC commands are written:

```
set_clock_latency -clock clock -min uncertainty -source -late port
set_clock_latency -clock clock -max uncertainty -source -late port
```
■ If four values were specified for a clock, the following SDC commands are written:

```
set_clock_latency -clock clock -min -rise uncertainty -source -late port
set_clock_latency -clock clock -min -fall uncertainty -source -late port
set_clock_latency -clock clock -max -rise uncertainty -source -late port
set_clock_latency -clock clock -max -fall uncertainty -source -late port
```
**Example**

The following command sets the capture rise and fall, and launch rise and fall source latency
numbers for clock clk3 to 90, 100, 100 and 120 ps at port clk for setup analysis.

set_attr source_late_latency_by_clock { {clk3 {90 100 110 120}} } \
[find /des*/design -port clk]

**Related Information**

```
Affects these commands: report_timing
Affects these commands: syn_generic
syn_map
syn_opt
Affected by these attributes: use_multi_clks_latency_uncertainty_optimize on page 800
use_multi_clks_latency_uncertainty_report on page 800
Related attributes: (clock) clock_network_late_latency on page 972
```
```
(pin) clock_network_late_latency on page 853
(port) clock_network_late_latency on page 907
(clock) clock_source_late_latency on page 977
```

```
Constraint—Port Attributes
```
January 2019 957 Product Version 18.1

**source_latency_early_fall_max**

source_latency_early_fall_max _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum (launch) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
(pin) clock_source_late_latency on page 862
(port) clock_source_late_latency on page 918
(pin) source_late_latency_by_clock on page 884
```
```
Related attributes: (clock) clock_source_early_latency on page 975
(pin) source_latency_early_fall_max on page 886
(port) source_latency_early_fall_min on page 958
(port) source_latency_early_rise_max on page 959
(port) source_latency_early_rise_min on page 960
```

```
Constraint—Port Attributes
```
January 2019 958 Product Version 18.1

**source_latency_early_fall_min**

source_latency_early_fall_min _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum (capture) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis..

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_early_fall_min on page 989
(pin) source_latency_early_fall_min on page 886
(port) source_latency_early_fall_max on page 957
(port) source_latency_early_rise_max on page 959
(port) source_latency_early_rise_min on page 960
```

```
Constraint—Port Attributes
```
January 2019 959 Product Version 18.1

**source_latency_early_rise_max**

source_latency_early_rise_max _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum (launch) latency (in picoseconds)
between the rise edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_early_rise_max on page 990
(pin) source_latency_early_rise_max on page 887
(port) source_latency_early_fall_max on page 957
(port) source_latency_early_fall_min on page 958
(port) source_latency_early_rise_min on page 960
```

```
Constraint—Port Attributes
```
January 2019 960 Product Version 18.1

**source_latency_early_rise_min**

source_latency_early_rise_min _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum (capture) latency (in picoseconds)
between the rise edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis. You can specify a Tcl list of four delay values.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

In addition to numeric delay values, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_early_rise_min on page 991
(pin) source_latency_early_rise_min on page 888
(port) source_latency_early_fall_max on page 957
(port) source_latency_early_fall_min on page 958
(port) source_latency_early_rise_max on page 959
```

```
Constraint—Port Attributes
```
January 2019 961 Product Version 18.1

**source_latency_late_fall_max**

source_latency_late_fall_max _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum (launch) latency between the falling edge
of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_fall_max on page 992
(pin) source_latency_late_fall_max on page 889
(port) source_latency_late_fall_min on page 962
(port) source_latency_late_rise_max on page 963
(port) source_latency_late_rise_min on page 964
```

```
Constraint—Port Attributes
```
January 2019 962 Product Version 18.1

**source_latency_late_fall_min**

source_latency_late_fall_min _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum (capture) latency between the fall edge
of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_fall_min on page 993
(pin) source_latency_late_fall_min on page 890
(port) source_latency_late_fall_max on page 961
(port) source_latency_late_rise_max on page 963
(port) source_latency_late_rise_min on page 964
```

```
Constraint—Port Attributes
```
January 2019 963 Product Version 18.1

**source_latency_late_rise_max**

source_latency_late_rise_max _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the maximum (launch) latency between the rising edge
of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_rise_max on page 994
(pin) source_latency_late_rise_max on page 891
(port) source_latency_late_fall_max on page 961
(port) source_latency_late_fall_min on page 962
(port) source_latency_late_rise_min on page 964
```

```
Constraint—Port Attributes
```
January 2019 964 Product Version 18.1

**source_latency_late_rise_min**

source_latency_late_rise_min _float_

_Default_ : no_value

**Read-write** port attribute. Specifies the minimum (capture) latency between the rising
edge of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

In addition to a numeric delay value, this attribute accepts the special string no_value to
indicate that no change should be made to the latency.

**Related Information**

```
Related attributes: (clock) source_latency_late_rise_min on page 995
(pin) source_latency_late_rise_min on page 892
(port) source_latency_late_fall_max on page 961
(port) source_latency_late_fall_min on page 962
(port) source_latency_late_rise_max on page 963
```

```
Constraint—Port Attributes
```
January 2019 965 Product Version 18.1

**timing_case_logic_value**

timing_case_logic_value {no_value | 0 | 1 | rise | fall}

_Default_ : no_value

**Read-write** port attribute. Forces the port to assume the specified logic value or transistion
value for timing analysis purposes. You can set this attribute on input ports.

**Related Information**

```
Affects these commands: report_timing
syn_generic
syn_map
syn_opt
Related attribute: (pin) timing_case_logic_value on page 893
```

```
Constraint—Port Attributes
```
January 2019 966 Product Version 18.1

**timing_case_logic_value_by_mode**

timing_case_logic_value_by_mode **{** _mode_name_1 case_analyis_value_ **}**
[ **{** _mode_name_2 case_analysis_value_ **}** ]...

**Read-write** port attribute. Forces the timer to assume the specified logic value for particular
timing modes. Specify a Tcl list of modes and corresponding case analysis values.

When the timing_case_logic_value_by_mode attribute is set, the
timing_case_logic_value attribute will be reset to no_value. However, when all the
values for the timing_case_logic_value_by_mode attribute are the same, the
timing_case_logic_value attribute will be set to that value.

■ The following example show that when the timing_case_logic_value attribute is
set, the timing_case_logic_value_by_mode attribute will reflect that value for
each mode.
legacy_genus:/> dc::set_case_analysis -mode a 0 [dc::get_ports in
legacy_genus:/> get_attribute timing_case_logic_value_by_mode in
{/designs/top/modes/a 0}
legacy_genus:/> get_attribute timing_case_logic_value in
no_value

■ The following example shows how to set this attribute in modes a and b:

```
legacy_genus:/> set_attribute timing_case_logic_value_by_mode {{a 1} {b 0}} \
[find / -port in]
Setting attribute of port ’in’: ’timing_case_logic_value_by_mode’ =
{/designs/add/modes/b 0} {/designs/add/modes/a 1}
legacy_genus:/> get_attr timing_case_logic_value_by_mode n0001D/I1 \
[find / -port in]
{/designs/add/modes/b 0} {/designs/add/modes/a 1}
```
**Note:** Specifying the timing_case_logic_value_by_mode attribute applies the
timing_case_computed_value_by_mode attribute on the port where it is applied and on
the relevant pins of logic downstream.

**Example**

■ The following example shows how to set this attribute in modes a and b:

```
legacy_genus:/> set_attribute timing_case_logic_value_by_mode {{a 1} {b 0}}
/designs/add/instances_comb/n0001D/I1
Setting attribute of pin ’I1’: ’timing_case_logic_value_by_mode’ =
{/designs/add/modes/b 0} {/designs/add/modes/a 1}
legacy_genus:/> get_attr timing_case_logic_value_by_mode n0001D/I1
{/designs/add/modes/b 0} {/designs/add/modes/a 1}
```

```
Constraint—Port Attributes
```
January 2019 967 Product Version 18.1

**Related Information**

Performing Multi-Mode Timing Analysis in _Genus Timing Analysis Guide for Legacy UI_.

```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
write_script
Related commands: create_mode
read_sdc
Affects this attribute: (port) timing_case_logic_value on page 965
Related attributes: disabled_arcs_by_mode on page 833
(pin) external_delays_by_mode on page 1396
(port) external_delays_by_mode on page 1435
(design) latch_borrow_by_mode on page 817
(instance) Pin Attributes on page 844
(pin) propagated_clocks_by_mode on page 1407
(port) propagated_clocks_by_mode on page 1445
(design) slack_by_mode on page 1334
(pin) slack_by_mode on page 1411
(port)slack_by_mode on page 1448
(cost group) slack_by_mode on page 1312
(pin) timing_case_computed_value_by_mode on
page 1416
(port) timing_case_computed_value_by_mode on
page 1451
instance) timing_case_disabled_arcs on page 1363
(instance) timing_case_disabled_arcs_by_mode on
page 1364
(pin) timing_case_logic_value on page 893
```

```
Constraint—Subdesign Attributes
```
January 2019 968 Product Version 18.1

**Subdesign Attributes**

Contain information about the subdesigns in the specified design. Subdesigns correspond to
Verilog modules or VHDL entities instantiated in the top-level Verilog module or top-level
VHDL entity.

➤ To set a subdesign attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -subdesign name ]
```
➤ To get a subdesign attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -subdesign name ]
```
**force_wireload**

force_wireload {auto_select | _custom_wireload_ | none | inherit}

_Default_ : auto_select

**Read-write** subdesign attribute. Forces Genus to use the specified wire-load model.

To revert to the default behavior, set the force_wireload attribute to an empty string:

set_attribute force_wireload "" [find / -design -subdesign "add"]

```
auto_select Automatically selects wire-load models according to the
wire-load selection table or default wire-load model in the
technology library.
```
```
Wire-load models are not used if the wireload_selection
attribute is set to none.
custom_wireload Forces Genus to use the specified custom wire-load model.
Specify the hierarchical path to the wire-load model to be used.
You can obtain the path using the find command.
set_attribute force_wireload [find / -wireload "10x10] \
==> [find / -design -subdesign "add"]
inherit Uses wire-load model of the subdesign or design that
instantiates this subdesign.
none Prevents use of any wire-load models.
```

```
Constraint—Subdesign Attributes
```
January 2019 969 Product Version 18.1

**Related Information**

**hard_region**

hard_region {false | true}

_Default_ : false

**Read-write** subdesign attribute. Specifies that the subdesign will be treated as a hard
region in the floorplan and preserves pins and subports.

**Note:** Some place and route tools operate better if your design has no buffers between
regions at the top level. To accommodate this, specify hard regions before mapping.

**Related Information**

```
Affected by these attributes: (design) force_wireload on page 812
```
```
wireload_selection on page 802
```
```
Related attribute: (instance) hard_region on page 836
```

```
Constraint—Clock Attributes
```
January 2019 970 Product Version 18.1

**Clock Attributes**

Contain information about clock objects in the specified design.

➤ To set a clock attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -clock myclock ]
```
➤ To get a clock attribute value, type

```
get_attribute attribute_name [find /des*/ design -clock myclock ]
```
**clock_hold_uncertainty**

clock_hold_uncertainty _Tcl_list_

_Default:_ 0 0 {R F}

**Read-write** clock attribute. Specifies the uncertainty in the arrival times of capturing edges
(in picoseconds) for the clock in early-mode (hold) timing analysis.

If you specify a single value, then both the rising and falling edge are set to that single value.
If you specify a Tcl list containing two values, then the two values are interpreted as the rising
and falling edge.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Related Information**

```
Related attributes: (pin) clock_hold_uncertainty on page 847
(port) clock_hold_uncertainty on page 901
(clock) clock_setup_uncertainty on page 974
(pin) clock_setup_uncertainty on page 857
(port) clock_setup_uncertainty on page 911
```

```
Constraint—Clock Attributes
```
January 2019 971 Product Version 18.1

**clock_network_early_latency**

clock_network_early_latency _Tcl_list_

_Default:_ 0 0 0 0 {r f R F}

**Read-write** clock attribute. Specifies the delay (in picoseconds) between the ideal
waveform edges and the sequential elements in the circuit for early-mode (hold) timing
analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

If you specify a single value, all four edge latencies are set to that single value. If you specify
a Tcl list containing two values, the two values are interpreted as rise and fall latency and the
same value is applied for the minimum and maximum values.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Related Information**

```
Related attributes: (pin) clock_network_early_latency on page 849
(port) clock_network_early_latency on page 903
(clock) clock_network_late_latency on page 972
(pin) clock_network_late_latency on page 853
(port) clock_network_late_latency on page 907
(clock) clock_source_early_latency on page 975
(pin) clock_source_early_latency on page 859
```

```
Constraint—Clock Attributes
```
January 2019 972 Product Version 18.1

**clock_network_late_latency**

clock_network_late_latency _Tcl_list_

_Default:_ 0 0 0 0 {r f R F}

**Read-write** clock attribute. Specifies the delay (in picoseconds) between the ideal
waveform edges and the sequential elements in the circuit for late-mode (setup checking)
timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

If you specify a single value, all four edge latencies are set to that single value. If you specify
a Tcl list containing two values, the two values are interpreted as rise and fall latency and the
same value is applied for the minimum and maximum values.

```
(port) clock_source_early_latency on page 914
(clock) clock_source_late_latency on page 977
(pin) clock_source_late_latency on page 862
(port) clock_source_late_latency on page 918
```

```
Constraint—Clock Attributes
```
January 2019 973 Product Version 18.1

**Example**

Both of the following examples set the latency to 150 picoseconds:

legacy_genus:/> set_attribute clock_network_late_latency 150 clk1
legacy_genus:/> set_attribute clock_network_late_latency {150 150} clk1

**Related Information**

Specifying Clock Latency (Insertion Delay) in _Genus Timing Analysis Guide for Legacy
UI_

```
Related attributes: (clock) clock_network_early_latency on page 971
(pin) clock_network_early_latency on page 849
(port) clock_network_early_latency on page 903
(pin) clock_network_late_latency on page 853
(port) clock_network_late_latency on page 907
(clock) clock_source_early_latency on page 975
(pin) clock_source_early_latency on page 859
(port) clock_source_early_latency on page 914
(clock) clock_source_late_latency on page 977
(pin) clock_source_late_latency on page 862
(port) clock_source_late_latency on page 918
```

```
Constraint—Clock Attributes
```
January 2019 974 Product Version 18.1

**clock_setup_uncertainty**

clock_setup_uncertainty _Tcl_list_

_Default:_ 0 0

**Read-write** clock attribute. Specifies the uncertainty in the arrival times of capturing edges
(in picoseconds) for the respective clock in late-mode (setup) timing analysis. The attribute
value is a Tcl list of integers specifying the uncertainty in the rising and falling edges of the
ideal clock waveform. Positive values indicate that the clock may arrive earlier in time, which
causes timing constraints to be tighter.

If the attribute is set to a single value (instead of a list representing the rise and fall values),
then both the rise and fall values are set to the specified single value.

**Examples**

■ The following commands set the rise and fall setup uncertainty for clk1 to100
picoseconds:
legacy_genus:/> set_attribute clock_setup_uncertainty {100 100} clk1
legacy_genus:/> set_attribute clock_setup_uncertainty 100 clk1

■ The following command sets the rise setup uncertainty to 100 picoseconds and the fall
setup uncertainty to 50 picoseconds:
legacy_genus:/> set_attribute clock_setup_uncertainty {100 50} clk1

**Related Information**

```
Related attributes: (clock) clock_hold_uncertainty on page 970
(pin) clock_hold_uncertainty on page 847
(port) clock_hold_uncertainty on page 901
(pin) setup_uncertainty_by_clock on page 881
(port) clock_setup_uncertainty on page 911
```

```
Constraint—Clock Attributes
```
January 2019 975 Product Version 18.1

**clock_source_early_latency**

clock_source_early_latency _Tcl_list_

_Default:_ {0.0 0.0 0.0 0.0}

**Read-write** clock attribute. Specifies the delay (in picoseconds) between the ideal
waveform edges and the sequential elements in the circuit for early-mode (hold) timing
analysis. You can specify a Tcl list of four delay values.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

The attribute value is a Tcl list of four delay values that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

If you specify a single value, all four edge latencies are set to that single value. If you specify
a Tcl list containing two values, the two values are interpreted as rise and fall latency and the
same value is applied for the minimum and maximum values.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Related Information**

```
Related attributes: (clock) clock_network_early_latency on page 971
(pin) clock_network_early_latency on page 849
(port) clock_network_early_latency on page 903
(clock) clock_network_late_latency on page 972
(pin) clock_network_late_latency on page 853
(port) clock_network_late_latency on page 907
(pin) clock_source_early_latency on page 859
```

```
Constraint—Clock Attributes
```
January 2019 976 Product Version 18.1

```
(port) clock_source_early_latency on page 914
(clock) clock_source_late_latency on page 977
(pin) clock_source_late_latency on page 862
(port) clock_source_late_latency on page 918
```

```
Constraint—Clock Attributes
```
January 2019 977 Product Version 18.1

**clock_source_late_latency**

clock_source_late_latency _Tcl_list_

_Default:_ {0.0 0.0 0.0 0.0}

**Read-write** clock attribute. Specifies the delay between the ideal waveform edges and the
sequential elements in the circuit for late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

The attribute value is a Tcl list of four delay values in picoseconds that represent (in order):

■ Minimum (capture) latency of the rise edge of the ideal waveform

■ Minimum (capture) latency of the fall edge of the ideal waveform

■ Maximum (launch) latency of the rise edge of the ideal waveform

■ Maximum (launch) latency of the fall edge of the ideal waveform

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

If you specify a single value, all four edge latencies are set to that single value. If you specify
a Tcl list containing two values, the two values are interpreted as rise and fall latency and the
same value is applied for the minimum and maximum values.

**Example**

All of the following examples set the latency to 150 picoseconds:

legacy_genus:/> set_attribute clock_source_late_latency 150 clk1
legacy_genus:/> set_attribute clock_source_late_latency {150 150} clk1
legacy_genus:/> set_attribute clock_source_late_latency {150 150 150 150} clk1


```
Constraint—Clock Attributes
```
January 2019 978 Product Version 18.1

**Related Information**

**comment**

comment _string_

**Read-write** clock attribute. Specifies the comment tagged to this clock.

**Example**

legacy_genus:/> dc::create_clock -name myclck -period 10 -comment "comment for
create clock"
legacy_genus:/> get_attribute comment [find /designs/top -clock myclck]
comment for create clock

**Related Information**

```
Related attributes: (clock) clock_network_early_latency on page 971
```
```
(pin) clock_network_early_latency on page 849
(port) clock_network_early_latency on page 903
(clock) clock_network_late_latency on page 972
(pin) clock_network_late_latency on page 853
(port) clock_network_late_latency on page 907
(clock) clock_source_early_latency on page 975
(pin) clock_source_early_latency on page 859
(port) clock_source_early_latency on page 914
(pin) clock_source_late_latency on page 862
(port) clock_source_late_latency on page 918
```
```
Set by one of these commands: dc::create_clock
dc::create_generated_clock
Related attribute: (exception) comment on page 997
```

```
Constraint—Clock Attributes
```
January 2019 979 Product Version 18.1

**hold_uncertainty**

hold_uncertainty _delay_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the uncertainty in the arrival times of capturing edges
(in picoseconds) for the clock in early-mode (hold) timing analysis.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Related Information**

**ideal_transition_max_fall**

ideal_transition_max_fall _float_

_Default_ : 0.0

**Read-write** clock attribute. Specifies the maximum fall slew value in picoseconds. The slew
can affect both the delay through the sequential devices and the setup requirements within
them.

**ideal_transition_max_rise**

ideal_transition_max_rise _float_

_Default_ : 0.0

**Read-write** clock attribute. Specifies the maximum rise slew value in picoseconds. The
slew can affect both the delay through the sequential devices and the setup requirements
within them.

```
Related attributes: (clock) hold_uncertainty on page 979
(pin) hold_uncertainty on page 865
(port) hold_uncertainty on page 934
(clock) clock_setup_uncertainty on page 974
```

```
Constraint—Clock Attributes
```
January 2019 980 Product Version 18.1

**ideal_transition_min_fall**

ideal_transition_min_fall _float_

_Default_ : 0.0

**Read-write** clock attribute. Specifies the minimum fall slew value in picoseconds. Genus
ignores (does not use) the minimum values but they can be passed to downstream tools. The
slew can affect both the delay through the sequential devices and the setup requirements
within them.

**ideal_transition_min_rise**

ideal_transition_min_rise _float_

_Default_ : 0.0

**Read-write** clock attribute. Specifies the minimum rise slew value in picoseconds. Genus
ignores (does not use) the minimum values but they can be passed to downstream tools. The
slew can affect both the delay through the sequential devices and the setup requirements
within them.

**inverted_sources**

inverted_sources _string_

**Read-write** clock attribute. Specifies a Tcl list of the ports and pins that are inverted
sources of the clock waveform.

**Related Information**

**is_combinational_source_path**

is_combinational_source_path {false | true}

**Read-write** clock attribute. Indicates whether the generated clock was created with the
-combinational option. This information is only used by the write_sdc command.

```
Related attribute: non_inverted_sources on page 986
```

```
Constraint—Clock Attributes
```
January 2019 981 Product Version 18.1

**latch_max_borrow**

latch_max_borrow {no_value | _integer_ }

_Default_ : no_value

**Read-write** clock attribute. Specifies the maximum amount of time that can be borrowed,
in picoseconds, from the next clock cycle. The specified value must be an integer greater or
equal to 0 (decimal values are rounded to the nearest integer) or no_value. This attribute is
available on latch cells, clocks, or on a design. If it is set on a latch cell, it replaces the value
set on the design. If the latch_borrow attribute has already been set, then the
latch_max_borrow attribute is ignored.

**Related Information**

**max_capacitance_clock_path_fall**

max_capacitance_clock_path_fall {inf | _float_ }

**Read-write** clock attribute. Returns the fall max_capacitance value on clock paths.

**max_capacitance_clock_path_rise**

max_capacitance_clock_path_rise {inf | _float_ }

**Read-write** clock attribute. Returns the rise max_capacitance value on clock paths.

**max_capacitance_data_path_fall**

max_capacitance_data_path_fall {inf | _float_ }

**Read-write** clock attribute. Returns the fall max_capacitance value on data paths.

```
Affected by these attributes: (design) latch_borrow on page 816
(instance) latch_borrow on page 836
Related attributes: (design) latch_max_borrow on page 818
(instance) latch_max_borrow on page 839
(pin) latch_max_borrow on page 869
```

```
Constraint—Clock Attributes
```
January 2019 982 Product Version 18.1

**max_capacitance_data_path_rise**

max_capacitance_data_path_rise {inf | _float_ }

**Read-write** clock attribute. Returns the rise max_capacitance value on data paths.

**max_transition_clock_path_fall**

max_transition_clock_path_fall {inf | _float_ }

**Read-write** clock attribute. Returns the fall max_transition value on clock paths.

**max_transition_clock_path_rise**

max_transition_clock_path_rise {inf | _float_ }

**Read-write** clock attribute. Returns the rise max_transition value on clock paths.

**max_transition_data_path_fall**

max_transition_data_path_fall {inf | _float_ }

**Read-write** clock attribute. Returns the all max_transition value on data paths.

**max_transition_data_path_rise**

max_transition_data_path_rise {inf | _float_ }

**Read-write** clock attribute. Returns the rise max_transition value on data paths.

**min_pulse_width**

min_pulse_width { {no_value no_value} | _Tcl_list_ }

**Read-write** clock attribute. Specifies the minimum pulse width constraint on the low and
high signal levels of the clock. You can specify one or two values.

If you specify a single value, then the same constraint applies to the low and high signal
values of the clock. If you specify a Tcl list containing two values, then the first value applies
to the low signal of the clock, while the second value applies to the high signal value of the
clock.


```
Constraint—Clock Attributes
```
January 2019 983 Product Version 18.1

**Related Information**

**network_latency_fall_max**

network_latency_fall_max _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the maximum (launch) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

**Related Information**

```
Related attributes: (pin) min_pulse_width on page 871
```
```
(port) min_pulse_width on page 941
(pin) min_pulse_width_by_mode on page 872
(port) min_pulse_width_by_mode on page 942
```
```
Related attributes: (pin) clock_network_late_latency on page 853
(port) network_latency_fall_max on page 947
(clock) network_latency_fall_min on page 984
(clock) clock_network_late_latency on page 972
(clock) network_latency_rise_min on page 986
```

```
Constraint—Clock Attributes
```
January 2019 984 Product Version 18.1

**network_latency_fall_min**

network_latency_fall_min _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the minimum (capture) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

**Related Information**

```
Related attributes: (pin) network_latency_fall_min on page 878
(port) network_latency_fall_min on page 948
(clock) network_latency_fall_max on page 983
(clock) clock_network_late_latency on page 972
(clock) network_latency_rise_min on page 986
```

```
Constraint—Clock Attributes
```
January 2019 985 Product Version 18.1

**network_latency_rise_max**

network_latency_rise_max _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the maximum (launch) latency (in picoseconds)
between the rising edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

**Related Information**

```
Related attributes: (pin) network_latency_rise_max on page 879
(port) network_latency_rise_max on page 949
(clock) network_latency_fall_max on page 983
(clock) network_latency_fall_min on page 984
(clock) network_latency_fall_min on page 984
```

```
Constraint—Clock Attributes
```
January 2019 986 Product Version 18.1

**network_latency_rise_min**

network_latency_rise_min _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the minimum (capture) latency (in picoseconds)
between the rising edge of the ideal waveform and the sequential elements in the circuit for
late-mode (setup checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

**Related Information**

**non_inverted_sources**

non_inverted_sources _Tcl_list_

**Read-write** clock attribute. Specifies a Tcl list of the ports and pins that are sources of the
clock waveform.

```
Related attributes: (pin) network_latency_rise_min on page 880
(port) network_latency_rise_min on page 950
(clock) network_latency_fall_max on page 983
(clock) network_latency_fall_min on page 984
(clock) clock_network_late_latency on page 972
```

```
Constraint—Clock Attributes
```
January 2019 987 Product Version 18.1

**Related Information**

**setup_uncertainty**

setup_uncertainty _delay_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the uncertainty of the ideal clock waveform edges (in
picoseconds) in late-mode (setup) timing analysis.

**Related Information**

**slew**

slew _Tcl_list_

_Default_ : 0.0 0.0 0.0 0.0

**Read-write** clock attribute. Specifies the minimum rise, minimum fall, maximum rise, and
maximum fall slew values, respectively, in picoseconds. Genus ignores (does not use) the
minimum values but they can be passed to downstream tools. The slew can affect both the
delay through the sequential devices and the setup requirements within them.

If you specify different slew values, you must do so as a Tcl list (within braces).

**Example**

■ The following example sets the minimum rise value to be 100, minimum fall value to be
110, maximum rise value to be 110 and maximum fall value to be 120 on clock1:
legacy_genus:/> set_attribute slew {100 110 110 120} \
/designs/example_design/timing/clock_domains/domain_1/clock1

```
Related attribute: inverted_sources on page 980
```
```
Related attributes: (pin) setup_uncertainty on page 881
(port) setup_uncertainty on page 951
(clock) hold_uncertainty on page 979
```

```
Constraint—Clock Attributes
```
January 2019 988 Product Version 18.1

■ The following example sets the minimum and maximum rise slew values to be 100 and
the minimum and maximum fall slew values to be110 on clock1:
legacy_genus:/> set_attribute slew {100 110} \
/designs/example_design/timing/clock_domains/domain_1/clock1

■ The following example specifies all rise and slew values to be 100 on clock1:

```
legacy_genus:/> set_attribute slew 100 \
/designs/example_design/timing/clock_domains/domain_1/clock1
```
**Related Information**

**source_latency_early_fall_max**

source_latency_early_fall_max _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the maximum (launch) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Related Information**

```
Related attributes: (pin) slew on page 1412
(port) slew on page 1449
```
```
Related attributes (pin) source_latency_early_fall_max on page 886
(port) source_latency_early_fall_max on page 957
(clock) source_latency_early_fall_min on page 989
(clock) source_latency_early_rise_max on page 990
(clock) source_latency_early_rise_min on page 991
```

```
Constraint—Clock Attributes
```
January 2019 989 Product Version 18.1

**source_latency_early_fall_min**

source_latency_early_fall_min _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the minimum (capture) latency (in picoseconds)
between the fall edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis..

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Related Information**

```
Related attributes (pin) source_latency_early_fall_min on page 886
(port) source_latency_early_fall_min on page 958
(clock) clock_source_early_latency on page 975
(clock) source_latency_early_rise_max on page 990
(clock) source_latency_early_rise_min on page 991
```

```
Constraint—Clock Attributes
```
January 2019 990 Product Version 18.1

**source_latency_early_rise_max**

source_latency_early_rise_max _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the maximum (launch) latency (in picoseconds)
between the rise edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Related Information**

```
Related attributes (pin) source_latency_early_rise_max on page 887
(port) source_latency_early_rise_max on page 959
(clock) clock_source_early_latency on page 975
(clock) source_latency_early_fall_min on page 989
(clock) source_latency_early_rise_min on page 991
```

```
Constraint—Clock Attributes
```
January 2019 991 Product Version 18.1

**source_latency_early_rise_min**

source_latency_early_rise_min _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the minimum (capture) latency (in picoseconds)
between the rise edge of the ideal waveform and the sequential elements in the circuit for
early-mode (hold) timing analysis. You can specify a Tcl list of four delay values.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

**Note:** Genus ignores this value in optimization and timing analysis, but can pass it to
downstream tools.

**Related Information**

```
Related attributes (pin) source_latency_early_rise_min on page 888
(port) source_latency_early_rise_min on page 960
(clock) clock_source_early_latency on page 975
(clock) source_latency_early_fall_min on page 989
(clock) source_latency_early_rise_max on page 990
```

```
Constraint—Clock Attributes
```
January 2019 992 Product Version 18.1

**source_latency_late_fall_max**

source_latency_late_fall_max _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the maximum (launch) latency between the falling
edge of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

**Related Information**

```
Related attributes (pin) source_latency_late_fall_max on page 889
(port) source_latency_late_fall_max on page 961
(clock) source_latency_late_fall_min on page 993
(clock) source_latency_late_rise_max on page 994
(clock) source_latency_late_rise_min on page 995
```

```
Constraint—Clock Attributes
```
January 2019 993 Product Version 18.1

**source_latency_late_fall_min**

source_latency_late_fall_min _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the minimum (capture) latency between the fall edge
of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

**Related Information**

```
Related attributes (pin) source_latency_late_fall_min on page 890
(port) source_latency_late_fall_min on page 962
(clock) source_latency_late_fall_max on page 992
(clock) source_latency_late_rise_max on page 994
(clock) source_latency_late_rise_min on page 995
```

```
Constraint—Clock Attributes
```
January 2019 994 Product Version 18.1

**source_latency_late_rise_max**

source_latency_late_rise_max _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the maximum (launch) latency between the rising
edge of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

**Related Information**

```
Related attributes (pin) source_latency_late_rise_max on page 891
(port) source_latency_late_rise_max on page 963
(clock) source_latency_late_fall_max on page 992
(clock) source_latency_late_fall_min on page 993
(clock) source_latency_late_rise_min on page 995
```

```
Constraint—Clock Attributes
```
January 2019 995 Product Version 18.1

**source_latency_late_rise_min**

source_latency_late_rise_min _float_

_Default:_ 0.0

**Read-write** clock attribute. Specifies the minimum (capture) latency between the rising
edge of the ideal waveform and the sequential elements in the circuit for late-mode (setup
checking) timing analysis.

The total latency (or delay) for a clock edge is the sum of the “network” and “source” latencies.
The source latency is the delay between the ideal clock waveform and the point in the circuit
where the clock waveform is applied (such as the clock input port of the design). The network
latency is the delay of the clock network between the point where the clock has been defined
and an actual sequential element.

Genus computes timing constraints for a path using the maximum clock latency at the
launching clock edge and the minimum clock latency at the capturing clock edge. This
produces the tightest possible timing constraints.

Positive values for latency indicate that the edge arrives later in time. For minimum (capture)
latency edges, positive latency values produce looser timing constraints. For maximum
(capture) latency edges, positive latency values produce tighter timing constraints.

**Related Information**

```
Related attributes: (pin) source_latency_late_rise_min on page 892
(port) source_latency_late_rise_min on page 964
(clock) source_latency_late_fall_max on page 992
(clock) source_latency_late_fall_min on page 993
(clock) source_latency_late_rise_max on page 994
```

```
Constraint—Cost Group Attributes
```
January 2019 996 Product Version 18.1

**Cost Group Attributes**

Contain information about a group of timing paths in the specified design that have a single
timing optimization objective.

➤ To set a cost_group attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -cost_group group ]
```
➤ To get a cost_group attribute value, type

```
get_attribute attribute_name [find /des*/ design -cost_group group ]
```
**weight**

weight _float_

_Default_ : 1.0

**Read-write** cost_group attribute. Specifies the weight value specified using the _-_ weight
option of the define_cost_group command. You can override this value using the
set_attribute command.

**Related Information**

```
Set by this command: define_cost_group
```

```
Constraint—Exception Attributes
```
January 2019 997 Product Version 18.1

**Exception Attributes**

Contain information about the timing exceptions in the specified design. Timing exceptions
are specified through one of the following Genus commands (or their SDC equivalent):
multi_cycle, path_adjust, path_delay, path_disable, or path_group.

➤ To set an exception attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design/ timing -exception name ]
```
➤ To get an exception attribute value, type

```
get_attribute attribute_name [find /des*/ design/ timing -exception name ]
```
**comment**

comment _string_

**Read-write** exception attribute. Specifies the comment tagged to this exception.

**Example**

legacy_genus:/> dc::set_min_delay -from d 5 -comment "test comment for set min
delay"
/designs/top/timing/exceptions/path_delays/del_4
legacy_genus:/> get_attribute comment [find /designs/top -exception del_4]
test comment for set min delay

**Related Information**

```
Set by one of these commands: dc::group_path
dc::set_clock_groups
dc::set_false_path
dc::set_max_delay
dc::set_min_delay
dc::set_multicycle_path
Related attribute: (clock) comment on page 978
```

```
Constraint—Exception Attributes
```
January 2019 998 Product Version 18.1

**max**

max {true | false}

_Default_ : true

**Read-write** exception attribute. Indicates if the exception was created for a MAX delay
analysis. This attribute is set when you read in SDC constraints.

**Note:** Genus always performs a MAX delay analysis.

**no_compress**

no_compress {false | true}

_Default_ : false

**Read-write** exception attribute. Add control over compression of exceptions. By default,
the exceptions are compressed.

**user_priority**

user_priority _integer_

_Default_ : 0

**Read-write** exception attribute. Specifies the user priority associated with a timing
exception.

A timing path can meet the criteria of from-points, through-points, and to-points for a number
of timing exceptions. However, only one exception can be applied to the path. Also, only one
exception of type path_group can be applied to a path.

**Note:** This attribute is a read-only attribute for path_adjust exceptions. It does not make
sense to associate a priority with path_adjust exceptions because multiple path_adjust
exceptions can be applied to a single path.


```
Constraint—Exception Attributes
```
January 2019 999 Product Version 18.1

**Example**

If a timing path satisfies a path_disable and a multi_cycle exception and also two
different path_group exceptions, the timing engine selects one of the path_disable or
multi_cycle exceptions and one of the two path_group exceptions as being active for
that path. Genus chooses the exception with the higher user priority. In case of equal user
priority, Genus chooses the exception that was last entered.

**Related Information**

```
Related attribute: priority on page 1340
```

```
Constraint—External Delay Attributes
```
January 2019 1000 Product Version 18.1

**External Delay Attributes**

Contains information about the external delay constraints defined in the specified design.
These attributes are read-write attributes.

➤ To set an external_delay attribute value, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design/ timing -external_delay name ]
```
➤ To get an external_delay attribute value, type

```
get_attribute attribute_name [find /des*/ design/ timing -external_delay name ]
```
**clock_network_latency_included**

clock_network_latency_included {false | true}

_Default_ : false

**Read-write** external_delay attribute. When set to true, the external_delay delay
value (in ps) includes the clock latency values (in ps).

Normally, Genus constrains paths with both the external_delay value (in ps) and the clock
network latency values (in ps). If this attribute is set to true, Genus ignores the clock network
latency values if an external_delay on the path is already adjusting for the clock latency
values.

**Related Information**

```
Related attributes: (clock) clock_network_early_latency on page 971
(pin) clock_network_early_latency on page 849
(port) clock_network_early_latency on page 903
(clock) clock_network_late_latency on page 972
(pin) clock_network_late_latency on page 853
(port) clock_network_late_latency on page 907
(clock) clock_source_early_latency on page 975
```
```
(pin) clock_source_early_latency on page 859
(port) clock_source_early_latency on page 914
(clock) clock_source_late_latency on page 977
```

```
Constraint—External Delay Attributes
```
January 2019 1001 Product Version 18.1

**clock_source_latency_included**

clock_source_latency_included {false | true}

_Default_ : false

**Read-only** external_delay attribute. When set to true, the external_delay delay
value (in ps) includes the clock source latency values (in ps).

Normally, Genus constrains paths with both the external_delay value (in ps) and the clock
source latency values (in ps). If this attribute is set to true, Genus ignores the clock source
latency values if an external_delay on the path is already adjusting for the clock latency
values.

**Related Information**

```
(pin) clock_source_late_latency on page 862
(port) clock_source_late_latency on page 918
```
```
Related attributes: (clock) clock_network_early_latency on page 971
(pin) clock_network_early_latency on page 849
(port) clock_network_early_latency on page 903
(clock) clock_network_late_latency on page 972
(pin) clock_network_late_latency on page 853
(port) clock_network_late_latency on page 907
(clock) clock_source_early_latency on page 975
(pin) clock_source_early_latency on page 859
(port) clock_source_early_latency on page 914
(clock) clock_source_late_latency on page 977
(pin) clock_source_late_latency on page 862
(port) clock_source_late_latency on page 918
```

```
Constraint—inst Attributes
```
January 2019 1002 Product Version 18.1

**inst Attributes**

**box_has_aocv_derate**

box_has_aocv_derate {1 | 0 | true false}

_Default_ : false

**Read-write** instance attribute. Specifies user-defined derate factor on the box.

**box_has_ocv_derate**

box_has_ocv_derate {1 | 0 | true false}

_Default_ : false

**Read-write** instance attribute. Specifies user-defined derate factor on the box.

**early_rise_clk_check_derate_factor**

early_rise_clk_check_derate_factor _float_

**Read-write** instance attribute. Returns the clock check derating factor specified through
the set_timing_derate command with the -early -rise -clock options.

**early_fall_clk_check_derate_factor**

early_rise_cell_check_derate_factor _float_

**Read-write** instance attribute. Returns the clock check derating factor specified through
the set_timing_derate command with the -early -fall -clock options.

**late_rise_clk_check_derate_factor**

early_rise_cell_check_derate_factor _float_

**Read-write** instance attribute. Returns the clock check derating factor specified through
the set_timing_derate command with the -late -rise -clock options.


```
Constraint—inst Attributes
```
January 2019 1003 Product Version 18.1

**late_fall_clk_check_derate_factor**

early_rise_cell_check_derate_factor _float_

**Read-write** instance attribute. Returns the clock check derating factor specified through
the set_timing_derate command with the -late -fall -clock options.


```
Constraint—inst Attributes
```
January 2019 1004 Product Version 18.1


January 2019 1005 Product Version 18.1

# 11

## MMMC

```
Important
```
The Multi-Mode Multi-Corner (MMMC) feature is only available when you use the
common user interface. You can however, query the attributes in legacy mode.
**List**
**_analysis_view Attributes_**

■ constraint_mode on page 1009

■ delay_corner on page 1009

■ design on page 1009

■ is_dynamic on page 1009

■ is_hold on page 1009

■ is_hold_default on page 1009

■ is_leakage on page 1010

■ is_setup on page 1010

■ is_setup_default on page 1010

■ latency_file on page 1010

■ path_adjust_file on page 1010

■ power_modes on page 1010

**_constraint_mode Attributes_**

■ design on page 1011

■ ilm_sdc_files on page 1011

■ is_hold on page 1011

■ is_setup on page 1011


```
MMMC—List
```
January 2019 1006 Product Version 18.1

■ sdc_files on page 1011

■ tcl_vars on page 1012

**_delay_corner Attributes_**

■ design on page 1013

■ early_irdrop_files on page 1013

■ early_rc_corner on page 1013

■ early_temperature_files on page 1013

■ early_timing_condition on page 1014

■ early_timing_condition_string on page 1014

■ is_hold on page 1014

■ is_setup on page 1014

■ is_si_enabled on page 1015

■ late_irdrop_files on page 1015

■ late_rc_corner on page 1015

■ late_temperature_files on page 1015

■ late_timing_condition on page 1016

■ late_timing_condition_string on page 1016

■ mmmc_design on page 1016

**_library_set Attributes_**

■ aocv_files on page 1017

■ libraries on page 1017

■ library_files on page 1017

■ si_files on page 1017

■ socv_files on page 1018


```
MMMC—List
```
January 2019 1007 Product Version 18.1

**_opcond Attributes_**

■ is_hold on page 1019

■ is_setup on page 1019

■ is_virtual on page 1019

■ process on page 1019

■ temperature on page 1019

■ tree_type on page 1020

■ voltage on page 1020

**_rc_corner Attributes_**

■ cap_table_file on page 1021

■ post_route_cap on page 1021

■ post_route_clock_cap on page 1022

■ post_route_clock_res on page 1022

■ post_route_cross_cap on page 1023

■ post_route_res on page 1023

■ pre_route_cap on page 1024

■ pre_route_clock_cap on page 1024

■ pre_route_clock_res on page 1025

■ pre_route_res on page 1025

■ qrc_tech_file on page 1026

■ temperature on page 1026

**_root Attributes_**

■ timing_defer_mmmc_obj_updates on page 1027

**_timing_condition Attributes_**

■ library_sets on page 1028


```
MMMC—List
```
January 2019 1008 Product Version 18.1

■ opcond on page 1028

■ opcond_library on page 1028


```
MMMC—analysis_view Attributes
```
January 2019 1009 Product Version 18.1

**analysis_view Attributes**

**constraint_mode**

constraint_mode _constraint_mode_

**Read-only** analysis_view attribute. Returns the timing constraint mode for this
analysis_view.

**delay_corner**

delay_corner _delay_corner_

**Read-only** analysis_view attribute. Returns the delay_corner for this analysis_view.

**design**

design _design_

**Read-only** analysis_view attribute. Returns the design that this analysis_view belongs.

**is_dynamic**

is_dynamic {false | true}

**Read-only** analysis_view attribute. Indicates whether the analysis_view is for dynamic
power analysis.

**is_hold**

is_hold {false | true}

**Read-only** analysis_view attribute. Indicates whether the analysis_view is active for hold
analysis.

**is_hold_default**

is_hold_default {false | true}

**Read-only** analysis_view attribute. Indicates whether the analysis_view is the default
view for hold analysis.


```
MMMC—analysis_view Attributes
```
January 2019 1010 Product Version 18.1

**is_leakage**

is_leakage {false | true}

**Read-only** analysis_view attribute. Indicates whether the analysis view is for leakage
power analysis.

**is_setup**

is_setup {false | true}

**Read-only** analysis_view attribute. Indicates whether the analysis view is active for setup
analysis.

**is_setup_default**

is_setup_default {false | true}

**Read-only** analysis_view attribute. Indicates whether the analysis view is the default
view for setup analysis.

**latency_file**

latency_file _string_

**Read-write** analysis_view attribute. Returns the file that contains the clock latency
constraints for this analysis view.

**path_adjust_file**

path_adjust_file _string_

**Read-write** analysis_view attribute. Returns the file that contains the path_adjust
constraints for this analysis view.

**power_modes**

power_modes _list_of_power_modes_

**Read-only** analysis_view attribute. Returns the list of power_mode objects in the
analysis view.


```
MMMC—constraint_mode Attributes
```
January 2019 1011 Product Version 18.1

**constraint_mode Attributes**

**design**

design _design_

**Read-only** constraint_mode attribute. Returns the design that this constraint_mode
belongs.

**ilm_sdc_files**

ilm_sdc_files _list_of_sdc_files_

**Read-only** constraint_mode attribute. Returns the list of ILM SDC files associated with
this constraint mode.

**Related Information**

**is_hold**

is_hold {false | true}

**Read-only** constraint_mode attribute. Indicates whether the constraint_mode is used by
a hold active analysis view.

**is_setup**

is_setup {false | true}

**Read-only** constraint_mode attribute. Indicates whether the constraint_mode is used by
a setup active analysis view.

**sdc_files**

sdc_files _list_of_sdc_files_

**Read-only** constraint_mode attribute. Returns the list of SDC files associated with this
constraint mode.

```
Set by this command: create_constraint_mode
```

```
MMMC—constraint_mode Attributes
```
January 2019 1012 Product Version 18.1

**Related Information**

**tcl_vars**

tcl_vars _list_of_variables_

**Read-only** constraint_mode attribute. Returns the list of Tcl varibales set for this
constraint mode.

```
Set by this command: create_constraint_mode
```

```
MMMC—delay_corner Attributes
```
January 2019 1013 Product Version 18.1

**delay_corner Attributes**

**design**

design _design_

**Read-only** delay_corner attribute. Returns the design to which this delay_corner
belongs.

**early_irdrop_files**

early_irdrop_files _files_

**Read-only** delay_corner attribute. Returns the name of the IR drop file to apply for the
early delay calculation for this delay corner.

**Related Information**

**early_rc_corner**

early_rc_corner _rc_corner_

**Read-only** delay_corner attribute. Returns the RC corner object to associate with the
early delay corner.

**Related Information**

**early_temperature_files**

early_temperature_files _file_

**Read-only** delay_corner attribute. Returns the name of the temperature file for
temperature-aware delay calculation for an early corner.

```
Set by this command: create_delay_corner
```
```
Set by this command: create_delay_corner
```

```
MMMC—delay_corner Attributes
```
January 2019 1014 Product Version 18.1

**Related Information**

**early_timing_condition**

early_timing_condition _timing_condition_

**Read-only** delay_corner attribute. Returns the early timing conditions associated with the
specified power index.

**Related Information**

**early_timing_condition_string**

early_timing_condition_string _list_of_condition_pairs_

**Read-only** delay_corner attribute. Returns the early timing conditions for each power
domain using the following format for each pair:

( _power_domain_ , _timing_condition_ )

**Related Information**

**is_hold**

is_hold {false | true}

**Read-only** delay_corner attribute. Indicates whether the delay_corner is used by a hold
active analysis view.

**is_setup**

is_setup {false | true}

**Read-only** delay_corner attribute. Indicates whether the delay_corner is used by a setup
active analysis view.

```
Set by this command: create_delay_corner
```
```
Set by this command: create_delay_corner
```
```
Set by this command: create_delay_corner
```

```
MMMC—delay_corner Attributes
```
January 2019 1015 Product Version 18.1

**is_si_enabled**

is_si_enabled _string_

**Read-only** delay_corner attribute. Indicates whethre SI analysis was performed on the
delay_corner.

**Related Information**

**late_irdrop_files**

late_irdrop_files _files_

**Read-only** delay_corner attribute. Returns the name of the IR drop files to apply for the
late delay calculation for this delay corner.

**Related Information**

**late_rc_corner**

late_rc_corner _rc_corner_

**Read-only** delay_corner attribute. Returns the RC corner object to associate with the late
delay corner.

**Related Information**

**late_temperature_files**

late_temperature_files _files_

**Read-only** delay_corner attribute. Returns the name of the temperature files for
temperature-aware delay calculation for an late corner.

```
Set by this command: create_delay_corner
```
```
Set by this command: create_delay_corner
```
```
Set by this command: create_delay_corner
```

```
MMMC—delay_corner Attributes
```
January 2019 1016 Product Version 18.1

**Related Information**

**late_timing_condition**

late_timing_condition _timing_condition_

**Read-only** delay_corner attribute. Returns the late timing conditions associated with the
specified power index.

**Related Information**

**late_timing_condition_string**

late_timing_condition_string _list_of_condition_pairs_

**Read-only** delay_corner attribute. Returns the late timing conditions for each power
domain using the following format for each pair:

( _power_domain_ , _timing_condition_ )

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

**mmmc_design**

mmmc_design _mmmc_design_

**Read-only** delay_corner attribute. Returns the mmmc design that this constraint_mode
belongs to.

```
Set by this command: create_delay_corner
```
```
Set by this command: create_delay_corner
```
```
Set by this command: create_delay_corner
```

```
MMMC—library_set Attributes
```
January 2019 1017 Product Version 18.1

**library_set Attributes**

**aocv_files**

aocv_files _list_of_files_

**Read-only** library_set attribute. Returns the list of AOCV files that were read in.

**Related Information**

**libraries**

libraries _list_of_library_objects_

**Read-only** library_set attribute. Returns the list of library objects created after the
libraries were read in.

**library_files**

library_files _list_of_files_

**Read-only** library_set attribute. Returns the names of the libraries specified with the
-timing option of the create_library_set command.

**Related Information**

**si_files**

si_files _list_of_files_

**Read-only** library_set attribute. Returns the list of Signal Integrity (SI) library files that
were read in.

**Related Information**

```
Set by this command: create_library_set
```
```
Set by this command: create_library_set
```
```
Set by this command: create_library_set
```

```
MMMC—library_set Attributes
```
January 2019 1018 Product Version 18.1

**socv_files**

socv_files _list_of_files_

**Read-only** library_set attribute. Returns the list of Statistical On-Chip Variation (SOCV)
files that were read in.

**Related Information**

```
Set by this command: create_library_set
```

```
MMMC—opcond Attributes
```
January 2019 1019 Product Version 18.1

**opcond Attributes**

**is_hold**

is_hold {false | true}

**Read-only** opcond attribute. Indicates whether the opcond is used by a hold active analysis
view.

**is_setup**

is_setup {false | true}

**Read-only** opcond attribute. Indicates whether the opcond is used by a setup active
analysis view.

**is_virtual**

is_virtual {true | false}

**Read-only** opcond attribute. Indicates whether the opcond is created by the user.

**process**

process _float_

**Read-only** opcond attribute. Specifies the process value of the opcond.

**Related Information**

**temperature**

temperature _string_

**Read-only** opcond attribute. Specifies the temperature of the opcond.

**Related Information**

```
Set by this command: create_opcond
```
```
Set by this command: create_opcond
```

```
MMMC—opcond Attributes
```
January 2019 1020 Product Version 18.1

**tree_type**

tree_type {best_case | balanced_case | worst_case | binary_casedi}

**Read-only** opcond attribute. Specifies the tree_type of the opcond.

**voltage**

voltage _float_

**Read-only** opcond attribute. Returns the voltage of the opcond.

**Related Information**

```
Set by this command: create_opcond
```

```
MMMC—rc_corner Attributes
```
January 2019 1021 Product Version 18.1

**rc_corner Attributes**

**cap_table_file**

cap_table_file _capacitance_table_file_

**Read-only** rc_corner attribute. Returns the capacitance table file for this rc_corner.

**Related Information**

**post_route_cap**

post_route_cap { _capFactor1 capFactor2 capFactor3_ }

**Read-only** rc_corner attribute. Returns the capacitance scale factor(s) for RC extraction
in post-route mode. The attribute value can contain one, two, or three numbers.

■ If one value was returned, the scale factor applies to the low-level effort. A scale factor
value of 1 is used for the medium and high-level efforts by default.

■ If two values are returned, the first value is used for the low-level effort and the second
value is used for medium-level effort. Scale factor value of 1 is used for the high-level
effort by default.

■ If three values were returned, the first value is used for the low-level effort, the second
value is used for the medium-level effort, and the third value is used for the high-level
effort.

**Related Information**

```
Set by this command: create_rc_corner
```
```
Set by this command: create_rc_corner
```

```
MMMC—rc_corner Attributes
```
January 2019 1022 Product Version 18.1

**post_route_clock_cap**

post_route_clock_cap { _capFactor1 capFactor2 capFactor3_ }

**Read-only** rc_corner attribute. Returns the scale factor(s) for the capacitance of clock
nets for RC extraction in post-route mode. The attribute value can contain one, two, or three
numbers.

■ If one value was returned, the scale factor applies to the low-level effort. A scale factor
value of 1 is used for the medium and high-level efforts by default.

■ If two values are returned, the first value is used for the low-level effort and the second
value is used for medium-level effort. Scale factor value of 1 is used for the high-level
effort by default.

■ If three values were returned, the first value is used for the low-level effort, the second
value is used for the medium-level effort, and the third value is used for the high-level
effort.

**Related Information**

**post_route_clock_res**

post_route_clock_res { _resFactor1 resFactor2 resFactor3_ }

**Read-only** rc_corner attribute. Returns the scale factor(s) for the resistance of clock nets
for RC extraction in post-route mode. The attribute value can contain one, two, or three
numbers.

■ If one value was returned, the scale factor applies to the low-level effort. A scale factor
value of 1 is used for the medium and high-level efforts by default.

■ If two values are returned, the first value is used for the low-level effort and the second
value is used for medium-level effort. Scale factor value of 1 is used for the high-level
effort by default.

■ If three values were returned, the first value is used for the low-level effort, the second
value is used for the medium-level effort, and the third value is used for the high-level
effort.

**Related Information**

```
Set by this command: create_rc_corner
```
```
Set by this command: create_rc_corner
```

```
MMMC—rc_corner Attributes
```
January 2019 1023 Product Version 18.1

**post_route_cross_cap**

post_route_cross_cap { _capFactor1 capFactor2 capFactor3_

**Read-only** rc_corner attribute. Returns the scale factor(s) for coupling capacitances for
RC extraction in post-route mode. The attribute value can contain one, two, or three numbers.

■ If one value was returned, the scale factor applies to the low-level effort. A scale factor
value of 1 is used for the medium and high-level efforts by default.

■ If two values are returned, the first value is used for the low-level effort and the second
value is used for medium-level effort. Scale factor value of 1 is used for the high-level
effort by default.

■ If three values were returned, the first value is used for the low-level effort, the second
value is used for the medium-level effort, and the third value is used for the high-level
effort.

**Related Information**

**post_route_res**

post_route_res { _resFactor1 resFactor2 resFactor3_ }

**Read-only** rc_corner attribute. Returns the resistance scale factor(s) for RC extraction in
post-route mode. The attribute value can contain one, two, or three numbers.

■ If one value was returned, the scale factor applies to the low-level effort. A scale factor
value of 1 is used for the medium and high-level efforts by default.

■ If two values are returned, the first value is used for the low-level effort and the second
value is used for medium-level effort. Scale factor value of 1 is used for the high-level
effort by default.

■ If three values were returned, the first value is used for the low-level effort, the second
value is used for the medium-level effort, and the third value is used for the high-level
effort.

**Related Information**

```
Set by this command: create_rc_corner
```
```
Set by this command: create_rc_corner
```

```
MMMC—rc_corner Attributes
```
January 2019 1024 Product Version 18.1

**pre_route_cap**

pre_route_cap { _capFactor1 capFactor2 capFactor3_ }

**Read-only** rc_corner attribute. Returns the capacitance scale factor(s) for RC extraction
in pre-route mode. The attribute value can contain one, two, or three numbers.

■ If one value was returned, the scale factor applies to the low-level effort. A scale factor
value of 1 is used for the medium and high-level efforts by default.

■ If two values are returned, the first value is used for the low-level effort and the second
value is used for medium-level effort. Scale factor value of 1 is used for the high-level
effort by default.

■ If three values were returned, the first value is used for the low-level effort, the second
value is used for the medium-level effort, and the third value is used for the high-level
effort.

**Related Information**

**pre_route_clock_cap**

pre_route_clock_cap { _capFactor1 capFactor2 capFactor3_ }

**Read-only** rc_corner attribute. Returns the scale factor(s) for the capacitance of clock
nets for RC extraction in pre-route mode. The attribute value can contain one, two, or three
numbers.

■ If one value was returned, the scale factor applies to the low-level effort. A scale factor
value of 1 is used for the medium and high-level efforts by default.

■ If two values are returned, the first value is used for the low-level effort and the second
value is used for medium-level effort. Scale factor value of 1 is used for the high-level
effort by default.

■ If three values were returned, the first value is used for the low-level effort, the second
value is used for the medium-level effort, and the third value is used for the high-level
effort.

**Related Information**

```
Set by this command: create_rc_corner
```
```
Set by this command: create_rc_corner
```

```
MMMC—rc_corner Attributes
```
January 2019 1025 Product Version 18.1

**pre_route_clock_res**

pre_route_clock_res { _resFactor1 resFactor2 resFactor3_ }

**Read-only** rc_corner attribute. Returns the scale factor(s) for the resistance of clock nets
for RC extraction in pre-route mode. The attribute value can contain one, two, or three
numbers.

■ If one value was returned, the scale factor applies to the low-level effort. A scale factor
value of 1 is used for the medium and high-level efforts by default.

■ If two values are returned, the first value is used for the low-level effort and the second
value is used for medium-level effort. Scale factor value of 1 is used for the high-level
effort by default.

■ If three values were returned, the first value is used for the low-level effort, the second
value is used for the medium-level effort, and the third value is used for the high-level
effort.

**Related Information**

**pre_route_res**

pre_route_res { _resFactor1 resFactor2 resFactor3_ }

**Read-only** rc_corner attribute. Returns the resistance scale factor(s) for RC extraction in
pre-route mode. The attribute value can contain one, two, or three numbers.

■ If one value was returned, the scale factor applies to the low-level effort. A scale factor
value of 1 is used for the medium and high-level efforts by default.

■ If two values are returned, the first value is used for the low-level effort and the second
value is used for medium-level effort. Scale factor value of 1 is used for the high-level
effort by default.

■ If three values were returned, the first value is used for the low-level effort, the second
value is used for the medium-level effort, and the third value is used for the high-level
effort.

**Related Information**

```
Set by this command: create_rc_corner
```
```
Set by this command: create_rc_corner
```

```
MMMC—rc_corner Attributes
```
January 2019 1026 Product Version 18.1

**qrc_tech_file**

qrc_tech_file _file_

**Read-only** rc_corner attribute. Returns the QRC tech file of the rc_corner.

**Related Information**

**temperature**

temperature _string_

**Read-only** rc_corner attribute. Returns the temperature of the rc_corner.

**Related Information**

```
Set by this command: create_rc_corner
```
```
Set by this command: create_rc_corner
```

```
MMMC—root Attributes
```
January 2019 1027 Product Version 18.1

**root Attributes**

**timing_defer_mmmc_obj_updates**

timing_defer_mmmc_obj_updates {true | false}

_Default:_ true

**Read-write** root attribute. Defers to update the multi-mode multi-corner (MMMC) objects
until init_design command is executed.

When the timing_defer_mmmc_obj_updates attribute is set to false , MMMC update
commands, update_constraint_mode and update_analysis_view , actively load
new data upon execution. When all the timing information is reloaded with each update
command, executing a sequence of updates can result in multiple reloads and a subsequent
degradation of performance and turn-around-time.

**Note:** Genus currently does not support the false value.


```
MMMC—timing_condition Attributes
```
January 2019 1028 Product Version 18.1

**timing_condition Attributes**

**library_sets**

library_sets _library_sets_

**Read-only** timing_condition attribute. Returns the library sets for this timing condition.

**Related Information**

**opcond**

opcond _opcond_object_

**Read-only** timing_condition attribute. Returns the opcond object created for the
operating condition of this timing condition.

**Related Information**

**opcond_library**

opcond_library _library_name_

**Read-only** timing_condition attribute. Returns the name of the library in which the
operating condition for this timing condition is defined.

**Related Information**

```
Set by this command: create_timing_condition
```
```
Set by this command: create_timing_condition
```
```
Set by this command: create_timing_condition
```

January 2019 1029 Product Version 18.1

# 12

## Elaboration and Synthesis

**List**
**_Root Attributes_**

■ allow_invalid_primary_power_pins_libcell on page 1041

■ auto_partition on page 1042

■ auto_super_thread on page 1042

■ auto_ungroup on page 1043

■ avoid_tied_inputs on page 1043

■ bank_based_multibit_inferencing on page 1044

■ boundary_optimize_constant_hpins on page 1045

■ boundary_optimize_equal_opposite_hpins on page 1046

■ boundary_optimize_feedthrough_hpins on page 1047

■ boundary_optimize_invert_hpins on page 1048

■ boundary_optimize_invert_hpins_rename_nets on page 1049

■ boundary_optimize_invert_hpins_renaming_extension on page 1050

■ bus_naming_style on page 1051

■ cb_preserve_ports_nets on page 1051

■ comb_seq_merge_message_threshold on page 1052

■ control_logic_optimization on page 1052

■ delete_flops_on_preserved_net on page 1053

■ delete_hier_insts_on_preserved_net on page 1053

■ delete_unloaded_insts on page 1054

■ delete_unloaded_seqs on page 1054


```
Elaboration and Synthesis—List
```
January 2019 1030 Product Version 18.1

■ derive_bussed_pins on page 1055

■ distributed_area_opt_cleanup on page 1055

■ dont_use_qbar_seq_pins on page 1056

■ dp_analytical_opt on page 1056

■ dp_csa on page 1057

■ dp_rewriting on page 1058

■ dp_sharing on page 1058

■ dp_speculation on page 1059

■ dp_ungroup_during_syn_map on page 1060

■ dp_ungroup_separator on page 1061

■ driver_for_unloaded_hier_pins on page 1062

■ exact_match_seq_async_ctrls on page 1062

■ exact_match_seq_sync_ctrls on page 1063

■ force_merge_combos_into_multibit_cells on page 1064

■ force_merge_seqs_into_multibit_cells on page 1065

■ gen_module_prefix on page 1066

■ hdl_append_generic_ports on page 1066

■ hdl_array_naming_style on page 1068

■ hdl_async_set_reset on page 1068

■ hdl_auto_async_set_reset on page 1069

■ hdl_auto_exec_sdc_scripts on page 1069

■ hdl_auto_sync_set_reset on page 1071

■ hdl_bidirectional_assign on page 1071

■ hdl_bidirectional_wand_wor_assign on page 1072

■ hdl_bus_wire_naming_style on page 1073

■ hdl_case_mux_threshold on page 1075

■ hdl_case_sensitive_instances on page 1076


```
Elaboration and Synthesis—List
```
January 2019 1031 Product Version 18.1

■ hdl_convert_onebit_vector_to_scalar on page 1076

■ hdl_create_label_for_unlabeled_generate on page 1077

■ hdl_decimal_parameter_name on page 1079

■ hdl_delete_transparent_latch on page 1080

■ hdl_enable_non_default_library_domain_binding on page 1080

■ hdl_enable_proc_name on page 1081

■ hdl_error_on_blackbox on page 1081

■ hdl_error_on_latch on page 1082

■ hdl_error_on_logic_abstract on page 1082

■ hdl_error_on_negedge on page 1083

■ hdl_ff_keep_explicit_feedback on page 1083

■ hdl_ff_keep_feedback on page 1084

■ hdl_flatten_complex_port on page 1085

■ hdl_generate_index_style on page 1087

■ hdl_generate_separator on page 1090

■ hdl_index_mux_threshold on page 1092

■ hdl_instance_array_naming_style on page 1092

■ hdl_interface_separator on page 1094

■ hdl_latch_keep_feedback on page 1095

■ hdl_link_from_any_lib on page 1096

■ hdl_max_map_to_mux_control_width on page 1096

■ hdl_max_recursion_limit on page 1096

■ hdl_new_bidirectional_assign on page 1097

■ hdl_parameter_naming_style on page 1097

■ hdl_parameterize_module_name on page 1099

■ hdl_preserve_dangling_output_nets on page 1100

■ hdl_preserve_supply_nets on page 1100


```
Elaboration and Synthesis—List
```
January 2019 1032 Product Version 18.1

■ hdl_preserve_sync_ctrl_logic on page 1102

■ hdl_preserve_unused_flop on page 1102

■ hdl_preserve_unused_latch on page 1104

■ hdl_preserve_unused_registers on page 1106

■ hdl_record_naming_style on page 1109

■ hdl_reg_naming_style on page 1110

■ hdl_rename_cdn_flop_pins on page 1110

■ hdl_resolve_instance_with_libcell on page 1111

■ hdl_sv_module_wrapper on page 1112

■ hdl_sync_set_reset on page 1112

■ hdl_track_module_elab_memory_and_runtime on page 1113

■ hdl_unconnected_value on page 1114

■ hdl_use_block_prefix on page 1121

■ hdl_use_cw_first on page 1121

■ hdl_use_default_parameter_values_in_design_name on page 1121

■ hdl_use_default_parameter_values_in_name on page 1123

■ hdl_use_for_generate_prefix on page 1124

■ hdl_use_if_generate_prefix on page 1125

■ hdl_use_port_default_value on page 1127

■ ignore_clock_path_check on page 1127

■ ignore_preserve_in_tiecell_insertion on page 1127

■ ilm_keep_async on page 1128

■ iopt_allow_tiecell_with_inversion on page 1128

■ iopt_enable_floating_output_check on page 1129

■ iopt_force_constant_removal on page 1129

■ iopt_lp_power_analysis_effort on page 1129

■ iopt_remap_avoided_cells on page 1130


```
Elaboration and Synthesis—List
```
January 2019 1033 Product Version 18.1

■ iopt_sequential_duplication on page 1130

■ iopt_sequential_resynthesis on page 1131

■ iopt_sequential_resynthesis_min_effort on page 1131

■ iopt_temp_directory on page 1132

■ iopt_ultra_optimization on page 1132

■ lbr_seq_in_out_phase_opto on page 1133

■ map_drc_first on page 1134

■ map_latch_allow_async_decomp on page 1135

■ map_prefer_non_inverted_clock_line on page 1135

■ map_respect_rtl_clk_phase on page 1135

■ map_to_master_slave_lssd on page 1137

■ map_to_multiple_output_gates on page 1137

■ merge_combinational_hier_instances on page 1138

■ minimize_uniquify on page 1138

■ multibit_allow_async_phase_map on page 1139

■ multibit_allow_unused_bits on page 1140

■ multibit_auto_exclude_registers_with_exceptions on page 1141

■ multibit_cells_from_different_busses on page 1141

■ multibit_combo_name_concat_string on page 1142

■ multibit_debug on page 1142

■ multibit_mapping_effort_level on page 1144

■ multibit_predefined_allow_unused_bits on page 1144

■ multibit_prefix_string on page 1145

■ multibit_preserve_inferred_instances on page 1146

■ multibit_preserved_net_check on page 1146

■ multibit_seqs_instance_naming_style on page 1147

■ multibit_seqs_members_naming_style on page 1149


```
Elaboration and Synthesis—List
```
January 2019 1034 Product Version 18.1

■ multibit_seqs_name_concat_string on page 1150

■ multibit_short_prefix_string on page 1151

■ multibit_split_string on page 1151

■ multibit_unused_input_value on page 1153

■ optimize_constant_0_flops on page 1153

■ optimize_constant_1_flops on page 1153

■ optimize_constant_feedback_seqs on page 1154

■ optimize_constant_latches on page 1156

■ optimize_merge_flops on page 1156

■ optimize_merge_latches on page 1157

■ optimize_net_area on page 1157

■ optimize_seq_x_to on page 1158

■ partition_based_synthesis on page 1158

■ pbs_db_directory on page 1158

■ pbs_load_lib_in_group_of on page 1158

■ print_ports_nets_preserved_for_cb on page 1159

■ propagate_constant_from_timing_model on page 1159

■ proto_feasible_target on page 1160

■ proto_feasible_target_adjust_slack_pct on page 1160

■ proto_feasible_target_threshold on page 1160

■ proto_feasible_target_threshold_clock_pct on page 1161

■ proto_hdl on page 1161

■ remove_assigns on page 1162

■ retime_async_reset on page 1162

■ retime_effort_level on page 1163

■ retime_move_mux_loop_with_reg on page 1164

■ retime_optimize_reset on page 1164


```
Elaboration and Synthesis—List
```
January 2019 1035 Product Version 18.1

■ retime_reg_naming_suffix on page 1165

■ retime_verification_flow on page 1166

■ retiming_clocks on page 1166

■ segregate_summary_enable on page 1167

■ st_launch_wait_time on page 1167

■ stop_at_iopt_state on page 1167

■ syn_generic_effort on page 1168

■ syn_global_effort on page 1168

■ syn_map_effort on page 1169

■ syn_opt_effort on page 1169

■ tns_critical_range on page 1169

■ tns_opto on page 1170

■ uniquify_naming_style on page 1171

■ use_compatibility_based_grouping on page 1172

■ use_main_cell_output_function_for_test_cell on page 1172

■ use_max_cap_lut on page 1172

■ use_multibit_cells on page 1173

■ use_multibit_combo_cells on page 1174

■ use_multibit_iso_cells on page 1175

■ use_multibit_seq_and_tristate_cells on page 1176

■ use_nextstate_type_only_to_assign_sync_ctrls on page 1176

■ use_scan_seqs_for_non_dft on page 1177

■ use_tiehilo_for_const on page 1178

**_Design Attributes_**

■ control_logic_optimization on page 1180

■ delete_unloaded_seqs on page 1181


```
Elaboration and Synthesis—List
```
January 2019 1036 Product Version 18.1

■ dont_use_base_cell_set on page 1181

■ dp_csa on page 1182

■ dp_rewriting on page 1182

■ dp_sharing on page 1183

■ dp_speculation on page 1184

■ hdl_cw_list on page 1185

■ preserve on page 1186

■ retime on page 1187

■ retime_period_percentage on page 1188

**_Instance Attributes_**

■ allow_seq_in_out_phase_opto on page 1189

■ dont_merge_multibit on page 1190

■ dont_retime on page 1191

■ dont_split_multibit on page 1191

■ dont_use_base_cell_set on page 1192

■ dont_use_qbar_pin on page 1192

■ hdl_proc_name on page 1193

■ merge_multibit on page 1193

■ inherited_preserve on page 1194

■ iopt_allow_inst_dup on page 1195

■ map_to_multibit_bank_label on page 1195

■ map_to_multibit_register on page 1196

■ map_to_mux on page 1197

■ map_to_register on page 1198

■ merge_combinational_hier_instance on page 1198

■ multibit_allow_async_phase_map on page 1199


```
Elaboration and Synthesis—List
```
January 2019 1037 Product Version 18.1

■ optimize_constant_0_seq on page 1201

■ optimize_constant_1_seq on page 1202

■ optimize_merge_seq on page 1203

■ preserve on page 1204

■ propagate_constant_from_timing_model on page 1205

■ trace_retime on page 1206

■ ungroup_ok on page 1207

■ unresolved on page 1207

**_hdl_arch Attributes_**

■ blackbox on page 1209

■ hdl_auto_exec_sdc_scripts on page 1209

■ hdl_error_on_blackbox on page 1210

■ hdl_error_on_latch on page 1211

■ hdl_error_on_logic_abstract on page 1211

■ hdl_error_on_negedge on page 1212

■ hdl_ff_keep_explicit_feedback on page 1212

■ hdl_ff_keep_feedback on page 1213

■ hdl_flatten_complex_port on page 1213

■ hdl_generate_index_style on page 1214

■ hdl_generate_separator on page 1215

■ hdl_latch_keep_feedback on page 1216

■ hdl_preserve_unused_flop on page 1217

■ hdl_preserve_unused_latch on page 1217

■ hdl_preserve_unused_registers on page 1218

■ hdl_use_block_prefix on page 1218

■ hdl_use_for_generate_prefix on page 1219


```
Elaboration and Synthesis—List
```
January 2019 1038 Product Version 18.1

■ hdl_use_if_generate_prefix on page 1220

■ ungroup on page 1220

**_hdl_block Attributes_**

■ group on page 1222

**_hdl_comp Attributes_**

■ ungroup on page 1224

**_hdl_impl Attributes_**

■ ungroup on page 1225

**_hdl_inst Attributes_**

■ ungroup on page 1226

**_hdl_lib Attributes_**

■ components on page 1227

**_hdl_proc Attributes_**

■ group on page 1228

**_hdl_subp Attributes_**

■ map_to_module on page 1231

■ map_to_operator on page 1231

■ return_port on page 1231

**_Net Attributes_**

■ constant on page 1232

■ preserve on page 1233


```
Elaboration and Synthesis—List
```
January 2019 1039 Product Version 18.1

**_Pin Attributes_**

■ boundary_optimize_constant_hpins on page 1234

■ boundary_optimize_equal_opposite_hpins on page 1235

■ boundary_optimize_feedthrough_hpins on page 1237

■ boundary_optimize_hpin_invertible on page 1238

■ boundary_optimize_invert_hpins on page 1239

■ constant on page 1240

■ iopt_avoid_tiecell_replacement on page 1241

■ lssd_master_clock on page 1241

■ preserve on page 1242

■ prune_unused_logic on page 1243

**_Pgpin Attributes_**

■ constant on page 1244

■ preserve on page 1245

**_Port Attributes_**

■ constant on page 1246

■ iopt_avoid_tiecell_replacement on page 1247

■ lssd_master_clock on page 1247

**_Subdesign Attributes_**

■ boundary_opto on page 1248

■ boundary_optimize_constant_hpins on page 1249

■ boundary_optimize_equal_opposite_hpins on page 1250

■ boundary_optimize_feedthrough_hpins on page 1252

■ boundary_optimize_invert_hpins on page 1253

■ control_logic_optimization on page 1254


```
Elaboration and Synthesis—List
```
January 2019 1040 Product Version 18.1

■ delete_unloaded_insts on page 1255

■ delete_unloaded_seqs on page 1256

■ dp_csa on page 1257

■ dp_rewriting on page 1257

■ dp_sharing on page 1258

■ dp_speculation on page 1259

■ hdl_cw_list on page 1260

■ minimize_uniquify on page 1260

■ multibit_allow_async_phase_map on page 1262

■ preserve on page 1264

■ retime on page 1265

■ retime_hard_region on page 1265

■ retime_period_percentage on page 1266

■ user_sub_arch on page 1267

**_Subport Attributes_**

■ boundary_optimize_hpin_invertible on page 1268

■ constant on page 1269

■ iopt_avoid_tiecell_replacement on page 1269

■ lssd_master_clock on page 1270

**_Clock Attributes_**

■ clock_library_cells on page 1271


```
Elaboration and Synthesis—Root Attributes
```
January 2019 1041 Product Version 18.1

**Root Attributes**

Contain information about all loaded designs. The root object is identified by a forward slash
(/).

➤ To set a root attribute, type

```
set_attribute attribute_name attribute_value /
```
➤ To get a root attribute value, type

```
get_attribute attribute_name /
```
**allow_invalid_primary_power_pins_libcell**

allow_invalid_primary_power_pins_libcell {false | true}

_Default:_ false

**Read-write** root attribute. Treats cells with invalid primary power pins as unusable for
mapping and optimization. This includes

■ Cells with more than one primary_power pin and none of these are marked as
std_cell_main_rail=true.

■ Cells with more than one primary_power pin and more than one pin is marked as
std_cell_main_rail=true.

**Note:** This does not apply to level-shifter cells. Level-shifter cells with invalid primary_power
pins are treated as usable.

This attribute must be set before synthesis.

**Related Information**

Partitioning in _Genus User Guide for Legacy UI_

```
Affects these commands: syn_map
syn_opt
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1042 Product Version 18.1

**auto_partition**

auto_partition {true | false}

_Default:_ true

**Read-write** root attribute. Activates automatic internal partitioning of large designs for
efficient synthesis. This attribute must be set before synthesis.

**Related Information**

Partitioning in _Genus User Guide for Legacy UI_

**auto_super_thread**

auto_super_thread {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether super-threading is automatically launched
when the tool is running on a multi-processor machine, you have a Genus_Synthesis
license, **and** no super-thread servers were explicitly specified through the
super_thread_servers attribute.

When the auto_super_thread attribute is set to true, the effect is the same as specifying:

set_attribute super_thread_servers {localhost localhost localhost localhost} /

**Note:** This attribute defaults to false when

■ Running on a single-processor

■ Invoking Genus in an LSF environment

**Related Information**

```
Affects these commands: syn_generic
syn_map
```
```
Affects these commands: syn_generic
syn_map
syn_opt
Affected by these attributes: max_cpus_per_server on page 156
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1043 Product Version 18.1

**auto_ungroup**

auto_ungroup {both | none}

_Default:_ both

**Read-write** root attribute. Activates automatic ungrouping to improve area and timing
during synthesis. This attribute must be specified before synthesis.

**Note:** Aggressive ungrouping of user hierarchies happens during

■ RTL optimization—syn_generic with high effort

■ Technology mapping—syn_map with high effort

Some ungrouping can occur with low or medium effort as well.

**Related Information**

Automatic Ungrouping in _Genus User Guide for Legacy UI_

**avoid_tied_inputs**

avoid_tied_inputs {false |true}

_Default:_ false

**Read-write** root attribute. When enabled, the mapper will try to avoid mapping to cells with
tied or connected inputs, when possible. This restriction impacts QoR.

```
super_thread_servers on page 182
```
```
none Ungrouping will not be performed.
both Ungrouping will be performed with an emphasis on both
optimizing timing and area.
```
```
Affects these commands: syn_generic
syn_map
Affects this attribute: (subdesign) ungroup_ok on page 1267
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1044 Product Version 18.1

**Related Information**

**bank_based_multibit_inferencing**

bank_based_multibit_inferencing {false | true}

_Default:_ false

**Read-write** root attribute. Enables predefined multibit cell inferencing (MBCI) without
limiting the multibit mapping to specific multibit library cells. The tool automatically finds a
suitable multibit cell. Since this attribute enables _predefined_ multibit cell inferencing, it
implies a forced type of mapping and is therefore not QoR-driven.

**Related Information**

Mapping to Multibit Cells in _Genus Synthesis Flows Guide for Legacy UI_

```
Affects this command: syn_map
```
```
Affects this command: syn_opt
Related attribute: (instance) map_to_multibit_register on page 1196
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1045 Product Version 18.1

**boundary_optimize_constant_hpins**

boundary_optimize_constant_hpins {true | false}

_Default:_ true

**Read-write** root attribute. Controls constant propagation through the hierarchical boundary
pins.

**Note:** If the boundary_opto attribute on a subdesign is set and disables boundary
optimization on the pins, the setting of this attribute is ignored for that subdesign. If the
boundary_optimize_constant_hpins attribute on an instance pin or subdesign is set
to false or true (does not have the inherited value), the setting of this root attribute is
ignored for that pin or subdesign.

**Related Information**

Setting Boundary Optimization in _Genus User Guide for Legacy UI_

```
Affects these commands: syn_generic
syn_map
Affects these attributes: (pin) boundary_optimize_constant_hpins on page 1234
(subdesign) boundary_optimize_constant_hpins on
page 1249
Affected by this attribute: boundary_opto on page 1248
Related attributes: (pin) boundary_optimize_equal_opposite_hpins on
page 1235
(root) boundary_optimize_equal_opposite_hpins on
page 1046
(subdesign) boundary_optimize_equal_opposite_hpins on
page 1250
(pin) boundary_optimize_feedthrough_hpins on page 1237
(root) boundary_optimize_feedthrough_hpins on page 1047
(subdesign) boundary_optimize_feedthrough_hpins on
page 1252
(pin) boundary_optimize_invert_hpins on page 1239
(root) boundary_optimize_invert_hpins on page 1048
(subdesign) boundary_optimize_invert_hpins on page 1253
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1046 Product Version 18.1

**boundary_optimize_equal_opposite_hpins**

boundary_optimize_equal_opposite_hpins {true | false}

_Default:_ true

**Read-write** root attribute. Controls collapsing of equal and opposite hierarchical boundary
pins. Two hierarchical boundary pins are considered equal (opposite), if the tool determines
that they always have the same (opposite or inverse) logic value.

**Note:** If the boundary_opto attribute on a subdesign is set and disables boundary
optimization on the pins, the setting of this attribute is ignored for that subdesign. If the
boundary_optimize_equal_opposite_hpins attribute on an instance pin or
subdesign is set to false or true (does not have the inherited value), the setting of this
root attribute is ignored for that pin or subdesign.

**Related Information**

Setting Boundary Optimization in _Genus User Guide for Legacy UI_

```
Affects these commands: syn_generic
syn_map
Affects these attributes: (pin) boundary_optimize_equal_opposite_hpins on
page 1235
(subdesign) boundary_optimize_equal_opposite_hpins on
page 1250
Affected by this attribute: boundary_opto on page 1248
Related attributes: (pin) boundary_optimize_constant_hpins on page 1234
(root) boundary_optimize_constant_hpins on page 1045
(subdesign) boundary_optimize_constant_hpins on
page 1249
(pin) boundary_optimize_feedthrough_hpins on page 1237
(root) boundary_optimize_feedthrough_hpins on page 1047
(subdesign) boundary_optimize_feedthrough_hpins on
page 1252
(pin) boundary_optimize_invert_hpins on page 1239
(root) boundary_optimize_invert_hpins on page 1048
(subdesign) boundary_optimize_invert_hpins on page 1253
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1047 Product Version 18.1

**boundary_optimize_feedthrough_hpins**

boundary_optimize_feedthrough_hpins {true | false}

_Default:_ true

**Read-write** root attribute. Controls optimization of feedthrough pins. Hierarchical boundary
pins are feedthrough pins, if output pins have always the same (or inverted) logic value as an
input pin. Such feedthrough pins can be routed around the subdesign and no connections or
logic is needed inside the subdesign for these pins. To disable this type of boundary
optimization, set the attribute to false.

**Note:** If the boundary_opto attribute on a subdesign is set and disables boundary
optimization on the pins, the setting of this attribute is ignored for that subdesign. If the
boundary_optimize_feedthrough_hpins attribute on an instance pin or subdesign is
set to false or true (does not have the inherited value), the setting of this root attribute
is ignored for that pin or subdesign.

**Related Information**

Setting Boundary Optimization in _Genus User Guide for Legacy UI_

```
Affects these commands: syn_generic
syn_map
Affects these attributes: (pin) boundary_optimize_feedthrough_hpins on page 1237
(subdesign) boundary_optimize_feedthrough_hpins on
page 1252
Affected by this attribute: boundary_opto on page 1248
Related attributes: (pin) boundary_optimize_constant_hpins on page 1234
(root) boundary_optimize_constant_hpins on page 1045
(subdesign) boundary_optimize_constant_hpins on
page 1249
(pin) boundary_optimize_equal_opposite_hpins on
page 1235
(root) boundary_optimize_equal_opposite_hpins on
page 1046
(subdesign) boundary_optimize_equal_opposite_hpins on
page 1250
(pin) boundary_optimize_invert_hpins on page 1239
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1048 Product Version 18.1

**boundary_optimize_invert_hpins**

boundary_optimize_invert_hpins {false | true}

_Default:_ false

**Read-write** root attribute. Controls hierarchical boundary pin inversion. By default,
hierarchical boundary pin inversion is disabled. If set to true, the boundary pin inversion is
controlled by the boundary_opto subdesign attributes.

**Note:** If the boundary_opto attribute on a subdesign is set and disables boundary
optimization on the pins, the setting of this attribute is ignored for that subdesign. If the
boundary_optimize_invert_hpins attribute on an instance pin or subdesign is set to
false or true (does not have the inherited value), the setting of this root attribute is
ignored for that pin or subdesign.

**Note:** If this attribute is set to true, the write_do_lec command adds the following LEC
command to the dofile:

SET Naming Rule _BAR -Inverted_pin_extension

This LEC command specifies the string that is appended to pin names and net names by
Genus when hierarchical boundary pins are inverted during synthesis. To modify this string
use the boundary_optimize_invert_hpins_renaming_extension root attribute. In
the command above, the _BAR value corresponds to the default value of this attribute.

**Related Information**

Setting Boundary Optimization in _Genus User Guide for Legacy UI_

Interfacing with Encounter Conformal Logical Equivalence Checker in _Genus Interface to
Conformal for Legacy UI_

```
(root) boundary_optimize_invert_hpins on page 1048
(subdesign) boundary_optimize_invert_hpins on page 1253
```
```
Affects these commands: syn_generic
syn_map
write_do_lec
Affects these attributes: (pin) boundary_optimize_invert_hpins on page 1239
(subdesign) boundary_optimize_invert_hpins on page 1253
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1049 Product Version 18.1

**boundary_optimize_invert_hpins_rename_nets**

boundary_optimize_invert_hpins_rename_nets {true | false}

_Default:_ true

**Read-write** root attribute. Controls renaming of nets driven by the inverted hierarchical
boundary pins. By default, the nets will be renamed.

**Related Information**

```
Affected by this attribute: boundary_opto on page 1248
Related attributes: (pin) boundary_optimize_constant_hpins on page 1234
(root) boundary_optimize_constant_hpins on page 1045
(subdesign) boundary_optimize_constant_hpins on
page 1249
(pin) boundary_optimize_equal_opposite_hpins on
page 1235
(root) boundary_optimize_equal_opposite_hpins on
page 1046
(subdesign) boundary_optimize_equal_opposite_hpins on
page 1250
(pin) boundary_optimize_feedthrough_hpins on page 1237
(root) boundary_optimize_feedthrough_hpins on page 1047
(subdesign) boundary_optimize_feedthrough_hpins on
page 1252
boundary_optimize_invert_hpins_rename_nets on
page 1049
boundary_optimize_invert_hpins_renaming_extension on
page 1050
```
```
Affects these commands: syn_generic
syn_map
Affected by this attribute: boundary_optimize_invert_hpins on page 1048
Affects this attribute: boundary_optimize_invert_hpins_renaming_extension on
page 1050
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1050 Product Version 18.1

**boundary_optimize_invert_hpins_renaming_extension**

boundary_optimize_invert_hpins_renaming_extension _string_

_Default:_ _BAR

**Read-write** root attribute. Specifies the string to be appended to pin names and net names
when hierarchical boundary pins are inverted during synthesis.

**Note:** If you specify an empty string, you implicitly disable renaming for pins and nets.
However this is not recommended, because the formal verification tools need the naming
extension to identify inverted boundary pins.

**Note:** If the boundary_optimize_invert_hpins root attribute is set to true, the
write_do_lec command adds the following LEC command to the dofile:

SET Naming Rule _BAR -Inverted_pin_extension

This LEC command specifies the string that is appended to pin names and net names by
Genus when hierarchical boundary pins are inverted during synthesis. To modify this string
use the boundary_optimize_invert_hpins_renaming_extension root attribute. In
the command above, the _BAR value corresponds to the default value of this attribute.

**Related Information**

Interfacing with Encounter Conformal Logical Equivalence Checker in _Genus Interface to
Conformal for Legacy UI_

```
Affects these commands: syn_generic
syn_map
write_do_lec
Affected by these attributes: boundary_optimize_invert_hpins on page 1048
boundary_optimize_invert_hpins_rename_nets on
page 1049
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1051 Product Version 18.1

**bus_naming_style**

bus_naming_style _string_

_Default_ : %s[%d]

**Read-write** root attribute. Specifies the naming convention for bussed ports and nets in the
design. The new naming convention will only be available within Genus. When the netlist is
written out, the naming convention will revert to the default %s[%d] format.

**Example**

The following example specifies that the individual bits on bussed ports should take the form
of %s_%d instead of the %s[%d] default:

legacy_genus:/> set_attribute bus_naming_style %s_%d
...
legacy_genus:/> syn_map
legacy_genus:/designs/kitkat/ports_in> ls
./ in1_0 in1_1 in1_2 in1_3

**Related Information**

**cb_preserve_ports_nets**

cb_preserve_ports_nets {true | false}

_Default_ : true

**Read-write** root attribute. Preserves nets and hierarchical pins involved in combinational
loops after elaboration to keep reference points for further verification.

**Related Information**

```
Affects these commands: syn_generic
syn_map
```
```
Related attribute: print_ports_nets_preserved_for_cb on page 1159
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1052 Product Version 18.1

**comb_seq_merge_message_threshold**

comb_seq_merge_message_threshold _integer_

_Default_ : 10

**Read-write** root attribute. Enables the printing of detailed messages when hierarchical
instances with more cells than the specified threshold value are merged.

**Example**

legacy_genus:/> set_attr comb_seq_merge_message_threshold 2 /
Setting attribute of root ’/’: ’comb_seq_merge_message_threshold’ = 2
Info : Combinational hierarchical blocks with identical inputs have been merged.
[GLO-40]
: Instances ’sub0’ and ’sub1’ in ’test’ have been merged.
: This optimization usually reduces design area. To prevent merging of
combinational hierarchical blocks, set the ’merge_combinational_hier_instances’
root attribute to ’false’ or the ’merge_combinational_hier_instance’ instance
attribute to ’false’.

**Related Information**

**control_logic_optimization**

control_logic_optimization {basic | advanced | none}

_Default_ : basic

**Read-write** root attribute. Controls the optimization of control logic (described in the RTL
through conditional constructs like case statements, if-then-else statements, conditional
selects, and so on) during generic synthesis. You can specify any of the following values:

**Note:** All control optimization transformations are verifiable. The advanced transformations
might result in better QoR but can also increase the runtime. For best results, set this root
attribute before you elaborate the design.

```
Affects these commands: syn_generic
syn_map
Affect by this attribute: merge_combinational_hier_instances on page 1138
```
```
advanced Applies advanced level optimization
basic Applies basic optimization.
none Turns off optimization.
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1053 Product Version 18.1

**Related Information**

**delete_flops_on_preserved_net**

delete_flops_on_preserved_net {true | false}

_Default_ : true

**Read-write** root attribute. Controls the deletion of load flip-flops on a preserved net. By
default, the flops can be deleted.

Set this attribute to false to keep load flip-flops even if they do not drive any primary output,
can be replaced with a constant, or can be deleted in some other optimization.

**Related Information**

**delete_hier_insts_on_preserved_net**

delete_hier_insts_on_preserved_net {true | false}

_Default_ : true

**Read-write** root attribute. Controls the deletion of empty hierarchical instances driven by a
preserved net.

Set this attribute to false to keep the empty modules on a preserved net, even if they do not
drive any primary output.

**Related Information**

```
Affects this command: syn_generic
```
```
Related attributes: (design) control_logic_optimization on page 1180
(subdesign) control_logic_optimization on page 1254
```
```
Affects these commands: syn_generic
syn_map
```
```
Affects these commands: syn_generic
syn_map
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1054 Product Version 18.1

**delete_unloaded_insts**

delete_unloaded_insts {true | false}

_Default_ : true

**Read-write** root attribute. Controls the deletion of unloaded hierarchical instances.

By default, Genus removes logic if none of the outputs are connected. Set this attribute to
false if you want to preserve any pre-existing hierarchical instances. If you just want to
maintain mapped and unmapped sequential instances, set the delete_unloaded_seqs
attribute to false. Unmapped (Boolean) non-hierarchical instances cannot be rescued if
they are unloaded.

**Related Information**

**delete_unloaded_seqs**

delete_unloaded_seqs {true | false}

_Default_ : true

**Read-write** root attribute. Controls the deletion of unloaded sequential instances.

By default Genus removes flip-flops if none of the outputs are connected.To prevent this, set
the delete_unloaded_seqs attribute to false.

**Note:** This attribute only affects the syn_generic and syn_map commands, while the
hdl_preserve_unused_registers attribute only affects the elaborate command.

**Related Information**

```
Affects these commands: syn_generic
syn_map
Affects this attribute: (subdesign) delete_unloaded_insts on page 1255
Related attributes: (root) delete_unloaded_seqs on page 1054
(subdesign) delete_unloaded_seqs on page 1256
```
```
Affects these commands: syn_generic
syn_map
Affects this attribute: (design) delete_unloaded_seqs on page 1181
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1055 Product Version 18.1

**derive_bussed_pins**

derive_bussed_pins {false | true}

_Default_ : false

**Read-write** root attribute. Merges all indexed pins into a bus.

**Example**

If the derive_bussed_pins is set to true, the following pins will be merged into a three
bit bus named A:

A[0]
A[1]
A[2]

**distributed_area_opt_cleanup**

distributed_area_opt_cleanup {false | true}

_Default_ : false

**Read-write** root attribute. Enables parallelization to perform area cleanup optimization and
reduce the runtime. By default, this attribute is disabled.

**Related Information**

```
Related attributes: (root) delete_unloaded_insts on page 1054
(subdesign) delete_unloaded_insts on page 1255
(subdesign) delete_unloaded_seqs on page 1256
hdl_preserve_unused_registers on page 1106
```
```
Affects this command: syn_opt
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1056 Product Version 18.1

**dont_use_qbar_seq_pins**

dont_use_qbar_seq_pins {false | true}

_Default_ : false

**Read-write** root attribute. Controls the use of the Qbar output pins of sequential libcells
during optimization if other possibilities exist. By default, these pins can be used.

**Related Information**

**dp_analytical_opt**

dp_analytical_opt {standard |extreme | off}

_Default_ : standard

**Read-write** root attribute. Specifies the effort level for analytical optimization of datapath
logic. For best results, set the dp_analytical_opt attribute prior to running the
elaborate command.

This attribute can have the following settings:

**Note:** Analytical optimization is not affected by the value of the syn_generic_effort
attribute, nor by the value of the dp_area_mode attribute (to be obsoleted soon).

```
Affects these commands: syn_map
syn_opt
Related attribute: (instance) dont_use_qbar_pin on page 1192
```
```
extreme Enables the most aggressive area-mode analytical
optimizations, possibly degrading timing.
off Disables analytical optimization.
standard Enables analytical optimizations that reduce area without
degrading timing.
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1057 Product Version 18.1

**Related Information**

lAnalytical Optimization in _Genus Datapath Synthesis Guide for Legacy UI_

**dp_area_mode**

dp_area_mode {0 | 1 | true | false}

_Default_ : false

**Read-write** root attribute. Setting the attribute to true enables datapath optimizations that
focus on improving area results.

**Related Information**

**dp_csa**

dp_csa {basic | none}

_Default_ : basic

**Read-write** root attribute. Controls the carry-save adder (CSA) transformations in datapath
synthesis.

By default, CSA transformations are performed when synthesis is performed with the with
high effort.

```
Affects these commands: elaborate
syn_generic
```
```
Affects these commands: elaborate
syn_generic
```
```
basic Applies basic transformation.
none Turns off transformation.
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1058 Product Version 18.1

**Related Information**

Controlling CSA Transformations in _Genus Datapath Synthesis Guide for Legacy UI_

**dp_rewriting**

dp_rewriting {basic | advanced | none}

_Default_ : basic

**Read-write** root attribute. Controls how the datapath rewriting optimization occurs when
performing syn_gen with high effort at a global level.

**Note:** All basic transformations are verifiable. The advanced transformations might result in
better QoR but not all of them are verifiable.

**Related Information**

**dp_sharing**

dp_sharing {advanced | basic | none}

_Default_ : advanced

**Read-write** root attribute. Controls how resource sharing in datapath synthesis is applied
at a global level.

```
Affects this command: syn_generic
Related attributes: (design) dp_csa on page 1182
(subdesign) dp_csa on page 1257
```
```
advanced Applies advanced optimization
basic Applies basic optimization.
none Turns off optimization.
```
```
Affects this command: syn_generic
Related attributes: (design) dp_rewriting on page 1182
(subdesign) dp_rewriting on page 1257
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1059 Product Version 18.1

By default, sharing transformations are performed when synthesis is performed with high
effort.

**Example**

The following command turns off RTL sharing transformations:

legacy_genus:/> set_attribute dp_sharing none /

**Related Information**

Controlling Sharing Transformations in _Genus Datapath Synthesis Guide for Legacy UI_

**dp_speculation**

dp_speculation {basic | none}

_Default_ : basic

**Read-write** root attribute. Controls RTL speculation (unsharing) transformations in
datapath synthesis.

When set to none, no RTL speculation (unsharing) transformations are done.

When the dp_speculation attribute is set to basic, but the dp_analytical_opt
attribute is set to off, speculation transformations are performed when synthesis is
performed with the syn_generic_effort attribute set to high. In this case, speculation
can only be applied to operators driven by a single MUX.

When the dp_speculation attribute is set to basic, and the dp_analytical_opt
attribute is set to standard or extreme, speculation can be applied to operators driven by
a chain of MUXES. In this case, speculation is independent of the syn_generic_effort
setting.

```
advanced Applies advanced optimization.
basic Applies basic optimization.
none Turns off optimization.
```
```
Affects this command: syn_generic
Related attributes: (design) dp_sharing on page 1183
(subdesign) dp_sharing on page 1258
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1060 Product Version 18.1

**Related Information**

Controlling Speculation Transformations in _Genus Datapath Synthesis Guide for Legacy
UI_

**dp_ungroup_during_syn_map**

dp_ungroup_during_syn_map {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether theinferred datapath hierarchies and
instantiated ChipWare hierarchies should be ungrouped during mappin (syn_map). When
set to false, ungrouping occurs during optimization (syn_opt).

**Related Information**

```
Affects this command: syn_generic
Affected by these attributes: dp_analytical_opt on page 1056
syn_generic_effort on page 1168
Related attributes: (design) dp_speculation on page 1184
(subdesign) dp_speculation on page 1259
```
```
Affects these commands: syn_map
syn_opt
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1061 Product Version 18.1

**dp_ungroup_separator**

dp_ungroup_separator _string_

_Default_ : :

**Read-write** root attribute. Specifies the string used to separate the hierarchical names of
arithmetic and subprogram instances that are ungrouped (flattened) during elaboration.

**Example**

Using the default value, you may hierarchical instance names that include the : character:

legacy_genus:/> find / -inst decode_60_5*
/designs/test_11/instances_hier/decode_60_5:lte_48_20_I1
/designs/test_11/instances_hier/decode_60_5:mux_exit_47_48_20
/designs/test_11/instances_hier/decode_60_5:mux_result_48_20
/designs/test_11/instances_hier/decode_60_5:mux_result_48_4
/designs/test_11/instances_hier/decode_60_5:mux_result_47_7

To use the underscore character as separator, change the dp_ungroup_separator attribute
prior to elaborating the design

set_attribute dp_ungroup_separator _ /
elaborate

This will have the following effect on the instance names:

legacy_genus:/> find / -inst decode_60_5*
/designs/test_11/instances_hier/decode_60_5_lte_48_20_I1
/designs/test_11/instances_hier/decode_60_5_mux_exit_47_48_20
/designs/test_11/instances_hier/decode_60_5_mux_result_48_20
/designs/test_11/instances_hier/decode_60_5_mux_result_48_4
/designs/test_11/instances_hier/decode_60_5_mux_result_47_7

**Related Information**

```
Affects this command: elaborate
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1062 Product Version 18.1

**driver_for_unloaded_hier_pins**

driver_for_unloaded_hier_pins {Z| 0}

_Default:_ Z

**Read-write** root attribute. Controls how unloaded subdesign ports are handled during
incremental optimization. You can specify to connect these ports to constant 0, or you can
leave them unconnected (default) to minimize the number of assigns in the netlist.

**Note:** This attribute does not apply to clock-gating hierarchies.

**Related Information**

**exact_match_seq_async_ctrls**

exact_match_seq_async_ctrls {false | true}

_Default:_ false

**Read-write** root attribute. If set to true, Genus tries to avoid tying off the asynchronous
control inputs of a flop to constants during technology mapping.

**Note:** You must set this attribute to true before you load your library.

**Related Information**

Specifying Set and Reset Synthesis Pragmas in _Genus HDL Modeling Guide for Legacy
UI_

```
Affects this command: syn_opt
```
```
Affects this command: syn_map
Related attribute exact_match_seq_sync_ctrls on page 1063
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1063 Product Version 18.1

**exact_match_seq_sync_ctrls**

exact_match_seq_sync_ctrls {false | true}

_Default:_ false

**Read-write** root attribute. If set to true, Genus will try to force map the synchronous flops
inferred from RTL to complex library flip-flops with corresponding synchronous inputs
regardless of QoR. If the library does not have the appropriate synchronous control libcells,
simple flip-flops and combinational logic will be used.

It is recommended to set this attribute before reading the libraries to reduce the runtime of
processing the libraries.

**Note:** This attribute may have a positive impact on clock gating coverage due to the explicit enable

**Related Information**

Specifying Set and Reset Synthesis Pragmas in _Genus HDL Modeling Guide for Legacy
UI_

Controlling Clock Gate Enable Modelling for Synchronous Reset in _Genus Low Power
Guide for Legacy UI_

```
Affects this command: syn_map
Related attribute exact_match_seq_async_ctrls on page 1062
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1064 Product Version 18.1

**force_merge_combos_into_multibit_cells**

force_merge_combos_into_multibit_cells {false | true}

_Default:_ false

**Read-write** root attribute. Merges single-bit combinational instances into an appropriate
multibit combinational instance independent of the impact on the QoR. When enabled,
multibit cell inferencing will occur even if it degrades the delay, power, or area QOR of the
design. This is useful for increasing multibit coverage but might negatively impact the QoR.

**Examples**

Assume two single bit instances g1 and 2 can be merged into a multibit instance. The library
has three suitable multibit cells: 2g1x1, 2g1x2, and 2g1x3.

■ Consider only force_merge_combos_into_multibit_cells enabled:

```
set_attribute multibit_adaptive_costing false /
set_attribute force_merge_combos_into_multibit_cells true /
In this case, the tool computes the total cost with timing for each of the possible multibit
libcell candidates. The best candidate for multibit cell merging will be chosen irrespective
of whether it improves or degrades the delay QoR of the design.
```
■ Consider both force_merge_combos_into_multibit_cells and
multibit_adaptive_costing are enabled:
set_attribute multibit_adaptive_costing true /
set_attribute force_merge_combos_into_multibit_cells true /
In this case, the tool computes the power and area costs for each of the possible multibit
libcell candidates. The best candidate for multibit cell merging will be chosen irrespective
of whether it improves the delay QoR of the design.

**Related Information**

Mapping to Multibit Cells in _Genus Synthesis Flows Guide for Legacy UI_

```
Affects this command: syn_opt
Affected by this attribute: use_multibit_cells on page 1173
Related attributes: dont_merge_multibit on page 1190
force_merge_seqs_into_multibit_cells on page 1065
merge_multibit on page 1193
map_to_multibit_register on page 1196
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1065 Product Version 18.1

**force_merge_seqs_into_multibit_cells**

force_merge_seqs_into_multibit_cells {false | true}

_Default:_ false

**Read-write** root attribute. Merges single-bit sequential instances into an appropriate
multibit sequential instance independent of the impact on the QoR. When enabled, multibit
cell inferencing will occur even if it degrades the delay, power, or area QOR of the design. This
is useful for increasing multibit coverage but might negatively impact the QoR.

**Examples**

Assume two single bit instances reg1 and reg2 can be merged into a multibit instance. The
library has three suitable multibit cells: dual1, dual2, and dual3.

■ Consider only force_merge_seqs_into_multibit_cells enabled:

```
set_attribute multibit_adaptive_costing false /
set_attribute force_merge_seqs_into_multibit_cells true /
In this case, the tool computes the total cost with timing for each of the possible multibit
libcell candidates. The best candidate for multibit cell merging will be chosen irrespective
of whether it improves or degrades the delay QoR of the design.
```
■ Consider both force_merge_seqs_into_multibit_cells and
multibit_adaptive_costing are enabled:
set_attribute multibit_adaptive_costing true /
set_attribute force_merge_seqs_into_multibit_cells true /
In this case, the tool computes the power and area costs for each of the possible multibit
libcell candidates. The best candidate for multibit cell merging will be chosen irrespective
of whether it improves the delay QoR of the design.

**Related Information**

Mapping to Multibit Cells in _Genus Synthesis Flows Guide for Legacy UI_

```
Affects this command: syn_opt
Affected by this attribute: use_multibit_cells on page 1173
Related attributes: dont_merge_multibit on page 1190
force_merge_combos_into_multibit_cells on page 1064
merge_multibit on page 1193
map_to_multibit_register on page 1196
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1066 Product Version 18.1

**gen_module_prefix**

gen_module_prefix _string_

**Read-write** root attribute. Specifies the prefix to be used for internally generated module
names (arithmetic, logic, register-file modules, and so on).

set_attribute gen_module_prefix RC_DP_ /

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

**hdl_append_generic_ports**

hdl_append_generic_ports {true | false}

_Default:_ true

**Read-write** root attribute. When set to false, prevents that generic port information is
appended to the module name. By default, Genus changes the name of the module by
appending the interface name and modport name to the original module name.

**Example**

Consider the following RTL:

interface nand_intf (
input wire [1:0] a,
input wire [1:0] b,
output wire [1:0] y );
modport FOO (
input a, b,
output y);
endinterface

// Top module
module top;
nand_intf intf_inst ();
test1 t1(
intf_inst.FOO
);
endmodule

// Sub Module
module test1(nand_intf.FOO intf);
assign intf.y = intf.a & intf.b;
endmodule

```
Affects this command: read_hdl
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1067 Product Version 18.1

By default, the generated netlist after elaboration looks like:

module **test1_intf_nand_intf_FOO** (intf_a, intf_b, intf_y);
input [1:0] intf_a, intf_b;
output [1:0] intf_y;
wire [1:0] intf_a, intf_b;
wire [1:0] intf_y;
and g1 (intf_y[0], intf_a[0], intf_b[0]);
and g2 (intf_y[1], intf_a[1], intf_b[1]);
endmodule

module top;
wire [1:0] intf_inst_a;
wire [1:0] intf_inst_b;
wire [1:0] intf_inst_y;
**test1_intf_nand_intf_FOO** t1(intf_inst_a, intf_inst_b, intf_inst_y);
endmodule

When you set the hdl_append_generic_ports to false before reading in the RTL file,
the generated netlist after elaboration looks like:

module **test1** (intf_a, intf_b, intf_y);
input [1:0] intf_a, intf_b;
output [1:0] intf_y;wire [1:0] intf_a, intf_b;
wire [1:0] intf_y;
and g1 (intf_y[0], intf_a[0], intf_b[0]);
and g2 (intf_y[1], intf_a[1], intf_b[1]);
endmodule

module top;
wire [1:0] intf_inst_a;
wire [1:0] intf_inst_b;
wire [1:0] intf_inst_y;
**test1** t1(intf_inst_a, intf_inst_b, intf_inst_y);
endmodule

**Related Information**

```
Affects this command: elaborate
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1068 Product Version 18.1

**hdl_array_naming_style**

hdl_array_naming_style _string_

_Default:_ %s[%d]

**Read-write** root attribute. Specifies the format used to name individual bits of array
variables in the RTL. %s is the variable name and %d is the individual bit. Set this attribute
before using the elaborate command.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Naming Individual Bits of Array and Record Ports and Registers in _Genus User Guide for
Legacy UI_

**hdl_async_set_reset**

hdl_async_set_reset _Tcl_list_

**Read-write** root attribute. Specifies that Genus implement the listed signals using
asynchronous set and reset pins on a latch if that logic controls an asynchronous assignment.

**Note:** This attribute is only supported in the RTL flow.

**Note:** This attribute does not affect the syn_map command, which may implement the set
and reset logic using latch data pins.

**Example**

legacy_genus:/ set_attr hdl_async_set_reset {r1 r2} /

This command has the same effect as using the async_set_reset pragma in the RTL. For
example:

// cadence async_set_reset "r1 r2".

For more information, see the RTL example and the corresponding schematic for
hdl_async_set_reset in the HDL-Related Attributes section of _Genus HDL Modeling
Guide for Legacy UI_.

```
Affects these commands: elaborate
read_hdl
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1069 Product Version 18.1

**Related Information**

**hdl_auto_async_set_reset**

hdl_auto_async_set_reset {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, specifies that Genus implement logic using
asynchronous set and reset pins on a latch if that logic controls an asynchronous assignment
of a constant 0 or a constant 1.

**Note:** This attribute is only supported in the RTL flow.

**Note:** This attribute does not affect the syn_map command, which may implement the set
and reset logic using latch data pins.

**Example**

The following command implements the reset signal in the RTL using a latch asynchronous
reset pin. See the example RTL and the corresponding schematic in HDL-Related Attributes
of _Genus HDL Modeling Guide for Legacy UI_.

legacy_genus:/ set_attribute hdl_auto_async_set_reset true

**Related Information**

**hdl_auto_exec_sdc_scripts**

hdl_auto_exec_sdc_scripts {true | false}

_Default:_ true

**Read-write** root attribute. When set to true, SDC scripts found in the RTL input will be
automatically run during elaboration. If this attribute is set to false, then SDC scripts will not
be automatically started and you will need to use the exec_embedded_script command
to apply SDC scripts onto the design when elaborating the netlist.

```
Affects these commands: elaborate
```
```
read_hdl
```
```
Affects these commands: elaborate
read_hdl
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1070 Product Version 18.1

The embedded script can have any SDC command that is supported by the read_sdc
command.

**Note:** This attribute is supported only in the RTL flow.

**Example**

An embedded script in the RTL code is a sequence of comments between the
script_begin pragma and the script_end pragma.

module my_xor (y, a, b);
parameter w = 8;
input [w-1:0] a, b;
output [w-1:0] y;
assign y = a ^ b;
// synopsys dc_script_begin
// create_clock -name vCLK -period 1 -waveform {0 0.5}
// set_input_delay 0.25 -clock [get_clocks {vCLK}] a*
// set_input_delay 0.25 -clock [get_clocks {vCLK}] b*
// set_output_delay 0.25 -clock [get_clocks {vCLK}] y*
// synopsys dc_script_end
endmodule
module test (y, a, b);
parameter w = 8;
input [w-1:0] a, b;
output [w-1:0] y;
my_xor u1 (y, a, b);
endmodule

The pragma keyword of the script_begin pragma is controlled by the script_begin
attribute.

The pragma keyword of the script_end pragma is controlled by the script_end attribute.

**Related Information**

```
Affects these commands: elaborate
exec_embedded_script
read_hdl
Affected by these attributes: script_begin on page 471
script_end on page 471
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1071 Product Version 18.1

**hdl_auto_sync_set_reset**

hdl_auto_sync_set_reset {true | false}

_Default:_ true

**Read-write** root attribute. When set to true, specifies that Genus implement logic using
synchronous set and reset pins on a flip-flop if that logic controls a synchronous assignment
of a constant 0 or a constant 1.

This attribute does not affect the syn_map command, which may implement the set and reset
logic using flip-flop data pins.

**Note:** This attribute is supported only in the RTL flow.

**Example**

The following command implements the reset signal shown in the RTL using a flip-flop
synchronous reset pin. See the example RTL and the corresponding schematic in the
HDL-Related Attributes section of the _Genus HDL Modeling Guide for Legacy UI_ manual.

legacy_genus:/ set_attribute hdl_auto_sync_set_reset true

**Related Information**

**hdl_bidirectional_assign**

hdl_bidirectional_assign {true |false}

_Default:_ true

**Read-write** root attribute. When set to true, specifies that Genus must interpret Verilog
continuous assign statements, where the right-hand-side is undriven, as being bidirectional.
In this case, Genus matches the behavior of the Conformal® Logical Equivalence Checker.
To prevent bidirectional assignments, set this attribute to false. In the latter case, Genus
matches the behavior of the Verilog Language Reference and the Incisive Simulator.

**Note:** The attribute does not affect VHDL designs.

**Related Information**

```
Affects these commands: elaborate
read_hdl
```
```
Affects this command: elaborate
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1072 Product Version 18.1

**hdl_bidirectional_wand_wor_assign**

hdl_bidirectional_wand_wor_assign {false | true}

_Default:_ false

**Read-write** root attribute. Controls the handling of assignments involving signal names
declared as wand or wor nettypes in System Verilog (SV) designs.

Genus can treat assignments as bidirectional, if the LHS and RHS of the assignment only
consists of simple signal references or their constant-indexed part-selects or concatenations.
In such assignments, the driver pins or load pins can be on either side of the assignment,
since the assignment is treated like a simple connection between the pins.

If connections involve multiple driver pins then the type of the net (as per declaration type
wand/wor/wire) determines the final value of the net and this value is used to drive all the load
pins on the net.

The attribute addresses situations, when two conditions are present:

**1.** A connection (net) is determined by one/more bidirectional assignments.
**2.** One or more of the signals involved in the assignments are declared as wand/wor.

When the attribute is set to false (default), assignments to wand/wor declared signals are
treated as unidirectional and the driver/loads on the LHS side of the assignment are not
considered part of the same net as the driver-loads of the RHS side of the assignment.

When the attribute is set to true, assignments to wand/wor declared signals are treated as
bidirectional and the driver/loads on the LHS side of the assignment are considered part of
the same net as the driver-loads of the RHS side of the assignment. As a result, all drivers
(from both sides) are resolved as per wand/wor resolution to determine the value of the net.

**Example**

Consider the following RTL:

module t (input in1, in2, in4, input in3, output out1, out2 );
wire temp1,temp2,temp3;
wor temp1_wor;
assign temp1 = (in1 == in2);
assign temp2 = (in3 == in4);
assign out1 = temp1;
assign temp1_wor = temp1; //// assignment to a wor type
assign temp1_wor = temp2; //// assignment to a wor type
assign out2 = ~temp3;
assign temp3 = temp1_wor & in3;

endmodule


```
Elaboration and Synthesis—Root Attributes
```
January 2019 1073 Product Version 18.1

■ By default, the generated netlist after elaboration looks like:

```
module t(in1, in2, in4, in3, out1, out2);
input in1, in2, in4, in3;
output out1, out2;
wire in1, in2, in4, in3;
wire out1, out2;
wire n_2, temp1_wor, temp3;
not g1 (out2, temp3);
and g2 (temp3, temp1_wor, in3);
or g3 (temp1_wor, out1, n_2);
xnor g4 (out1, in1, in2);
xnor g5 (n_2, in3, in4);
endmodule
Note: out1 is xnor of in1 and in2. out1 does not depend on in3, in4.
```
■ When you set this attribute to true, the generated netlist after elaboration looks like:

```
module t(in1, in2, in4, in3, out1, out2);
input in1, in2, in4, in3;
output out1, out2;
wire in1, in2, in4, in3;
wire out1, out2;
wire n_1, n_2, temp3;
not g1 (out2, temp3);
and g2 (temp3, out1, in3);
or g3 (out1, n_1, n_2);
xnor g4 (n_1, in1, in2);
xnor g5 (n_2, in3, in4);
endmodule
Note: out1 depends on all four inputs: in1, in2, in3 and in4.
```
**hdl_bus_wire_naming_style**

hdl_bus_wire_naming_style _string_

_Default:_ %s[%d]

**Read-write** root attribute. Specifies the format used to name individual bits of bus wires. %s
is the variable name and %d is the individual bit. Set this attribute before using the
elaborate command.

**Example**

Consider the following RTL code.

module test1(clk,d,q);
input clk;
input [0:3] d;
output [0:3] q;
reg [0:3] q, tmp;
always @ (posedge clk) begin


```
Elaboration and Synthesis—Root Attributes
```
January 2019 1074 Product Version 18.1

tmp = d;
end
always @ (posedge clk) begin
q = tmp;
end
endmodule

Assume the following script:

set_attr library tutorial.lib /
set_attr hdl_bus_wire_naming_style %s__%d /
read_hdl test.v
elaborate

After elaboration, the netlist will look like:

module test1(clk, d, q);
input clk;
input [0:3] d;
output [0:3] q;
**wire clk;
wire [0:3] d;
wire [0:3] q;
wire tmp__0, tmp__1, tmp__2, tmp__3;**
CDN_flop **\tmp_reg[3]** (.clk (clk), .d (d[3]), .sena (1’b1), .aclr
(1’b0), .apre (1’b0), .srl (1’b0), .srd (1’b0), .q (tmp__3));
...
CDN_flop \tmp_reg[0] (.clk (clk), .d (d[0]), .sena (1’b1), .aclr
(1’b0), .apre (1’b0), .srl (1’b0), .srd (1’b0), .q (tmp__0));
CDN_flop **\q_reg[3]** (.clk (clk), .d (tmp__3), .sena (1’b1), .aclr
(1’b0), .apre (1’b0), .srl (1’b0), .srd (1’b0), .q (q[3]));
...
CDN_flop \q_reg[0] (.clk (clk), .d (tmp__0), .sena (1’b1), .aclr
(1’b0), .apre (1’b0), .srl (1’b0), .srd (1’b0), .q (q[0]));
endmodule
`ifdef RC_CDN_GENERIC_GATE
`else
module CDN_flop(clk, d, sena, aclr, apre, srl, srd, q);
...
endmodule

**Note:** The attribute setting only affected vector wire tmp. Ports clk, d, q are not affected by
this setting. Also sequential elements names tmp_reg[*] and q_reg[*] are not affected
by this setting.

**Related Information**

```
Affects this command: elaborate
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1075 Product Version 18.1

**hdl_case_mux_threshold**

hdl_case_mux_threshold _integer_

_Default:_ 2

**Read-write** root attribute. Determines whether a binary multiplexer (encoded select inputs)
or a one-hot multiplexer (decoded select inputs) is generated to implement signals assigned
within case, if-then-else, and choice statements. If the number of distinct values assigned to
the signal is greater than or equal to the specified value, a binary multiplexer is implemented,
otherwise a one-hot multiplexer is implemented.

**Example**

Consider the following RTL code.

module bmux(a_1,a_2,a_3,a_4,a_5,a_6,a_7,a_8,a_9,a_10,out_1,sel);
input a_1,a_2,a_3,a_4,a_5,a_6,a_7,a_8,a_9,a_10;
input [3:0] sel;
output out_1;
reg out_1;
always @(sel or a_1 or a_2 or a_3 or a_4 or a_5 or a_6 or a_7 or a_8 or a_9 or a_10)
begin
case(sel)
4’d6: out_1 = a_1;
4’d11: out_1 = a_2;
4’d13: out_1 = a_3;
4’d9: out_1 = a_4;
4’d7: out_1 = a_5;
4’d3: out_1 = a_6;
4’d4: out_1 = a_7;
4’d2: out_1 = a_8;
4’d14: out_1 = a_9;
4’d15: out_1 = a_10;
default: out_1 = 1’b0;
endcase
end
endmodule // bmux

Including the default branch, there are 11 case items in this case statement, which are
addressed using a 4 bit sel signal. The tool needs to implement a 16-to-1 binary multiplexer
to select among these 11 case items.

■ Assume the following script:

```
set_attr library tutorial.lib /
set_attr hdl_case_mux_threshold 17 /
read_hdl test.v
elaborate
The number of distinct values supported by the binary mux needed (16) is less than value
of the hdl_case_mux_threshold attribute (17). Therefore, the tool will use a one hot
mux to implement this case statement.
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1076 Product Version 18.1

■ Assume the following script:

```
set_attr hdl_case_mux_threshold 15 /
set_attr library tutorial.lib /
read_hdl test.v
elaborate
The number of distinct values supported by the binary mux needed (16) is more than
value of the hdl_case_mux_threshold attribute (15). Therefore, the tool will use a
binary multiplexer to implement this case statement.
```
**Related Information**

**hdl_case_sensitive_instances**

hdl_case_sensitive_instances {none | false | true}

_Default:_ none

**Read-write** root attribute. Controls how Verilog instances must be linked to modules.
Following the language rules, instances in Verilog files will by default be linked case
sensitively to modules in Verilog/ VHDL files, while instances in VHDL files will be linked
case-insensitively to modules in Verilog/VHDL files. This attribute can have the following
values:

**Related Information**

Using Case Sensitivity in Verilog/VHDL Mixed-Language Designs in _Genus User Guide for
Legacy UI_

**hdl_convert_onebit_vector_to_scalar**

hdl_convert_onebit_vector_to_scalar {false | true}

```
Affects this command: elaborate
```
```
false Allows case-insensitive instance name matching for Verilog
instances to modules in Verilog /VHDL files.
none Indicates that the parent language rules govern.
true Allows only case-sensitive instance name matching for Verilog
instances to modules in Verilog /VHDL files during linking.
```
```
Affects this command: elaborate
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1077 Product Version 18.1

_Default_ : false

**Read-write** root attribute. Specifies whether to convert one-bit vectors present in RTL to
scalars when elaborating the design.

**Example**

Consider the following RTL code:

module x(X, A1, A2);
input [0:0] A1 ;
input [0:0] A2 ;
output X;
and U$1(X, A1, A2);
endmodule

■ If you use the default value (false), the netlist after elaboration will look like:

```
module x(X, A1, A2);
input [0:0] A1, A2;
output X;
wire [0:0] A1, A2;
wire X;
and U$1 (X, A1, A2);
endmodule
```
■ If you set this attribute to true, the netlist after elaboration will look like:

```
module x(X, A1, A2);
input A1, A2;
output X;
wire A1, A2;
wire X;
and U$1 (X, A1, A2);
endmodule
```
**Related Information**

**hdl_create_label_for_unlabeled_generate**

hdl_create_label_for_unlabeled_generate {true | false}

_Default:_ true

**Read-write** root attribute. Controls whether to create a label for an unnamed block. The
created label will be of the form genblk _x._

```
Affects this command: elaborate
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1078 Product Version 18.1

**Examples**

For the following examples consider the following RTL Verilog code:

module top ();
parameter SIZE = 2;
genvar i, j, k, m;
generate
for (i=0; i<SIZE+1; i=i+1) begin // first scope
M1 N1();
for (j=0; j<SIZE; j=j+1) begin // second scope
M2 N2();
end
end
endgenerate
endmodule // top

■ The following script uses the default setting of the
hdl_create_label_for_unlabeled_generate attribute.
set_attr library tutorial.lib
set_attribute hdl_create_label_for_unlabeled_generate true /
read_hdl test.v -v2001
elaborate
write_hdl
After elaboration, the netlist will look like:
module top;
M1 \genblk1[0].N1 ();
M2 \genblk1[0].genblk1[0].N2 ();
M2 \genblk1[0].genblk1[1].N2 ();
M1 \genblk1[1].N1 ();
M2 \genblk1[1].genblk1[0].N2 ();
M2 \genblk1[1].genblk1[1].N2 ();
M1 \genblk1[2].N1 ();
M2 \genblk1[2].genblk1[0].N2 ();
M2 \genblk1[2].genblk1[1].N2 ();
endmodule

■ The following script uses the false setting of the
hdl_create_label_for_unlabeled_generate attribute.
set_attr library tutorial.lib
set_attribute hdl_create_label_for_unlabeled_generate false /
read_hdl test.v -v2001
elaborate
write_hdl
After elaboration, the netlist will look like:
module top;
M1 N1();
M2 N2();
M2 N2_0();
M1 N1_0();
M2 N2_1();
M2 N2_2();
M1 N1_1();
M2 N2_3();


```
Elaboration and Synthesis—Root Attributes
```
January 2019 1079 Product Version 18.1

```
M2 N2_4();
endmodule
```
**Related Information**

**hdl_decimal_parameter_name**

hdl_decimal_parameter_name {false | true}

_Default:_ false

**Read-write** root attribute. Controls the format for parameters that are appended to the
names of instantiated parameterized modules in the netlist after elaboration. When set to
true, the tool uses a decimal format for parameters with values less than or equal to the size
of a 32-bit integer, prepending the value with width and sign information (if any). Otherwise,
the tool uses binary or hex format as applicable.

**Example**

Consider the following RTL:

// RTL file test.v
module TOP(q, d);
output q;
input d;
**SUB #(32’b1)** u1(q, d);
endmodule
module SUB(q, d);
parameter p = 123;
output q;
input d;
assign q = d > p;
endmodule

■ Using the default (false) setting of the hdl_decimal_parameter_name attribute, the
following netlist is printed after elaboration:
module TOP(q, d);
input d;
output q;
wire d;
wire q;
**SUB_p32h00000001** u1(q, d);
endmodule
......
......

```
Affects this command: elaborate
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1080 Product Version 18.1

■ Setting the hdl_decimal_parameter_name attribute to true before elaboration,
results in the following netlist is printed:
module TOP(q, d);
input d;
output q;
wire d;
wire q;
**SUB_p32d1** u1(q, d);
endmodule
......
......

**Related Information**

**hdl_delete_transparent_latch**

hdl_delete_transparent_latch {true | false}

_Default:_ true

**Read-write** root attribute. Controls whether transparent latches are preserved or deleted
during elaboration. When set to true, deletes latches that are always enabled.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

**hdl_enable_non_default_library_domain_binding**

hdl_enable_non_default_library_domain_binding {true | false}

_Default:_ true

**Read-write** root attribute. Enables the linking of cells to library cells in non default library
domains during elaboration. Set this attribute to false to only link to library cells in the default
library domain during elaboration.

**Note:** In the CPF flow, you should use the default setting to save runtime later in the flow.

```
Affects this command: elaborate
Related attribute: hdl_parameter_naming_style on page 1097
```
```
Affects this command: elaborate
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1081 Product Version 18.1

**Related Information**

**hdl_enable_proc_name**

hdl_enable_proc_name {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, updates the value of the hdl_proc_name
instance attribute for sequential elements during elaboration.

**Related Information**

**hdl_error_on_blackbox**

hdl_error_on_blackbox {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, issues an error message if there is an
unresolved reference (black-box) during elaboration.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Global and User Control of Elaboration in _Genus HDL Modeling Guide for Legacy UI_

```
Affects this command: elaborate
```
```
Affects these commands: elaborate
Affects this attribute (hdl_arch) hdl_proc_name on page 1193
```
```
Affects this command: elaborate
Related attribute: (hdl_arch) hdl_error_on_blackbox on page 1210
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1082 Product Version 18.1

**hdl_error_on_latch**

hdl_error_on_latch {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, issues an error message if a latch is inferred
for a design.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Global and User Control of Elaboration in _Genus HDL Modeling Guide for Legacy UI_

**hdl_error_on_logic_abstract**

hdl_error_on_logic_abstract {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, issues an error message if a logic abstract is
inferred for a design.

**Related Information**

Global and User Control of Elaboration in _Genus HDL Modeling Guide for Legacy UI_

```
Affects these commands: elaborate
Related attribute: (hdl_arch) hdl_error_on_latch on page 1211
```
```
Affects these commands: elaborate
Related attribute: (hdl_arch) hdl_error_on_logic_abstract on page 1211
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1083 Product Version 18.1

**hdl_error_on_negedge**

hdl_error_on_negedge {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, issues an error message if a design infers a
flip-flop that is triggered by a falling clock edge. In case where the root and hdl_arch
hdl_error_on_negedge attributes are set to different values, the last specification takes
precedence. See the example RTL and the corresponding schematic in the HDL-Related
Attributes section of the _Genus HDL Modeling Guide for Legacy UI_ manual.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Global and User Control of Elaboration in _Genus HDL Modeling Guide for Legacy UI_

**hdl_ff_keep_explicit_feedback**

hdl_ff_keep_explicit_feedback {true | false}

_Default:_ true

**Read-write** root attribute. Controls how flip-flop stable states are implemented for feedback
assignments that are explicitly specified in the RTL.

**Note:** This attribute is ignored, and all flip-flop feedback is removed when the
lp_insert_clock_gating attribute is set to true.

This attribute is supported only in the RTL flow. This attribute will overwrite and will be the
initial value for hdl_arch object type as well. That is,
hdl_ff_keep_explicit_feedback on a root object will overwrite and be the initial
value for hdl_ff_keep_explicit_feedback on a hdl_arch object type.

In case the root and hdl_arch hdl_ff_keep_explicit_feedback attributes are set to
different values, the last one takes precedence. See the example RTL and the corresponding
schematic in the HDL-Related Attributes section of the _Genus HDL Modeling Guide for
Legacy UI_ manual.

```
Affects these commands: elaborate
Related attribute: (hdl_arch) hdl_error_on_negedge on page 1212
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1084 Product Version 18.1

**Examples**

■ The following command implements flip-flop stable states for feedback assignments. See
the example RTL and the corresponding schematic in the HDL-Related Attributes section
of the _Genus HDL Modeling Guide for Legacy UI_ manual.
legacy_genus:/> set_attribute hdl_ff_keep_explicit_feedback true /

■ The following command implements a synchronous enable signal from the Q output to
the D input for the RTL. See the example RTL and the corresponding schematic in the
HDL-Related Attributes section of the _Genus HDL Modeling Guide for Legacy UI_
manual.
legacy_genus:/> set_attribute hdl_ff_keep_feedback false /
legacy_genus:/> set_attribute hdl_ff_keep_explicit_feedback false /

**Related Information**

Global and User Control of Elaboration in _Genus HDL Modeling Guide for Legacy UI_

**hdl_ff_keep_feedback**

hdl_ff_keep_feedback {false | true}

_Default:_ false

**Read-write** root attribute. Controls how flip-flop stable states are implemented. When set
to true, implements a feedback path from the Q output to the D input. When set to false,
uses a synchronous flip-flop enable signal to implement the stable states.

In case the root and hdl_arch hdl_ff_keep_feedback attributes are set to different values,
the last one takes precedence. See the example RTL and the corresponding schematic in the
HDL-Related Attributes section of the _Genus HDL Modeling Guide for Legacy UI_ manual.

**Note:** This attribute is ignored, and all flip-flop feedback is removed when the
lp_insert_clock_gating attribute is set to true.

This attribute is supported only in the RTL flow. It will overwrite and will be the initial value for
hdl_arch object type as well. That is, hdl_ff_keep_feedback on a root object will
overwrite and be the initial value for hdl_ff_keep_feedback on a hdl_arch object.

```
Affects this command: elaborate
Related attribute (hdl_arch) hdl_ff_keep_explicit_feedback on page 1212
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1085 Product Version 18.1

**Examples**

■ The following command implements a feedback path from the Q output to the D input for
the RTL. See the example RTL and the corresponding schematic in the HDL-Related
Attributes section of the _Genus HDL Modeling Guide for Legacy UI_ manual.
legacy_genus:/> set_attribute hdl_ff_keep_feedback true /

■ The following command implements a synchronous enable signal from the Q output to
the D input for the RTL. See the example RTL and the corresponding schematic in the
HDL-Related Attributes section of the _Genus HDL Modeling Guide for Legacy UI_
manual.
legacy_genus:/> set_attribute hdl_ff_keep_feedback false /

**Related Information**

Global and User Control of Elaboration in _Genus HDL Modeling Guide for Legacy UI_

**hdl_flatten_complex_port**

hdl_flatten_complex_port {false | true}

_Default:_ false

**Read-write** root attribute. Controls how complex ports in the RTL are represented in the
generated netlist.

A port is considered complex, when it is not declared as a simple vector of bits, nor as a single
bit scalar signal. For example, a port declared using a structure typedef is a complex port.

When you set this attribute to true, elaboration creates a single lumped (packed) vector port
for any complex port. The bits in the single vector port (created with true setting) are set in
the order in which fields/dimensions are ordered in the definition of the complex port. By
default, elaboration generates (and names) multiple bit-vector ports, which correspond to
various disjoint fields/pieces of the complex port.

**Limitation:** This attribute has no impact on any complex port that is defined using interface
modport. The tool would continue to generate (and name) multiple ports for such a complex
port.

```
Affects these commands: elaborate
read_hdl
Related attribute (hdl_arch) hdl_ff_keep_feedback on page 1213
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1086 Product Version 18.1

**Examples**

■ Consider the following RTL file with Verilog struct port:

```
typedef struct packed {
bit a;
bit b;
} type_1;
typedef struct packed {
type_1 t1;
bit c;
} type_2;
module test( input type_2 i_var, output type_2 o_var);
assign o_var = i_var;
endmodule
Using the default setting of the hdl_flatten_complex_port attribute, the netlist
generated after elaboration would look as follows:
module test(\i_var[c], \i_var[t1][b] , \i_var[t1][a] , \o_var[c] ,
\o_var[t1][b] , \o_var[t1][a] );
input \i_var[c] , \i_var[t1][b] , \i_var[t1][a] ;
output \o_var[c] , \o_var[t1][b] , \o_var[t1][a] ;
wire \i_var[c] , \i_var[t1][b] , \i_var[t1][a] ;
wire \o_var[c] , \o_var[t1][b] , \o_var[t1][a] ;
assign \o_var[t1][a] = \i_var[t1][a] ;
assign \o_var[t1][b] = \i_var[t1][b] ;
assign \o_var[c] = \i_var[c] ;
endmodule
By setting the hdl_flatten_complex_port attribute to true, the netlist generated
after elaboration would look as follows:
module test(i_var, o_var);
input [2:0] i_var;
output [2:0] o_var;
wire [2:0] i_var;
wire [2:0] o_var;
assign o_var[0] = i_var[0];
assign o_var[1] = i_var[1];
assign o_var[2] = i_var[2];
endmodule
```
■ Consider the following RTL file with the ports defined using VHDL declared type:

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
package package_Array_2d is
subtype bus2 is unsigned (1 downto 0);
type new_bus is array (0 to 1) of bus2;
end package_Array_2d;
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use WORK.package_Array_2d.all;
entity sub is
port ( var_in : in new_bus;
var_out : out new_bus);
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1087 Product Version 18.1

```
end sub;
architecture rtl of sub is
begin
var_out <= var_in;
end rtl;
Using the default setting of the hdl_flatten_complex_port attribute, the netlist
generated after elaboration would look as follows:
module sub(\var_in[1] , \var_in[0] , \var_out[1] , \var_out[0] );
input [1:0] \var_in[1] , \var_in[0] ;
output [1:0] \var_out[1] , \var_out[0] ;
wire [1:0] \var_in[1] , \var_in[0] ;
...
endmodule
By setting the hdl_flatten_complex_port attribute to true, the netlist generated
after elaboration would look as follows:
module sub(var_in, var_out);
input [3:0] var_in;
output [3:0] var_out;
wire [3:0] var_in;
wire [3:0] var_out;
assign var_out[0] = var_in[0];
...
endmodule
```
**Related Information**

**hdl_generate_index_style**

hdl_generate_index_style _string_

_Default:_ %s[%d]

**Read-write** root attribute. Specifies the format to be used to compose the instance name
of instances instantiated inside a for-generate statement.

The format string contains the for-generate block label (%s) and optionally the individual
for-generate bit index (%d). The default value of %s[%d] complies with the naming rules
defined by Section 12.1.3.1 in Verilog-2001 LRM, as well as by Section 12.4.1 in Verilog-2005
LRM.

In VHDL, a generate statement must have a label. In Verilog, the block of a generate
statement can be unnamed. If a generate block is unlabeled, it is given a name based on
the rules defined in the Verilog-2005 LRM (in Section 12.4.3 of IEEE Std 1364-2005).

```
Affects these commands: elaborate
read_hdl
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1088 Product Version 18.1

You must specify this attribute before you elaborate the design.

This attribute affects instances in a for-generate statement. It does not affect instances in
a if-generate or case-generate statement.

**Examples**

■ For the following examples consider the following RTL Verilog code:

```
module top ();
parameter SIZE = 2;
genvar i, j, k, m;
generate
for (i=0; i<SIZE+1; i=i+1) begin:B1 // scope B1[i]
M1 N1(); // instantiates B1[i].N1[i]
for (j=0; j<SIZE; j=j+1) begin:B2 // scope B1[i].B2[j]
M2 N2(); // instantiates B1[i].B2[j].N2
end
end
endgenerate
endmodule // top
The generate block in this module has two block labels: B1 and B2.
```
```
❑ The following script uses the default setting of the hdl_generate_index_style
attribute.
set_attr library tutorial.lib
set_attribute hdl_generate_index_style %s[%d]
read_hdl test.v -v2001
elaborate
write_hdl
After elaboration, the netlist will look like:
module top;
M1 \B1[0].N1 ();
M2 \B1[0].B2[0].N2 ();
M2 \B1[0].B2[1].N2 ();
M1 \B1[1].N1 ();
M2 \B1[1].B2[0].N2 ();
M2 \B1[1].B2[1].N2 ()
M1 \B1[2].N1 ();
M2 \B1[2].B2[0].N2 ();
M2 \B1[2].B2[1].N2 ();
endmodule
❑ The following script uses a different value for the hdl_generate_index_style
attribute.
set_attr library tutorial.lib
set_attribute hdl_generate_index_style %s_%d
read_hdl test.v -v2001
elaborate
write_hdl > foo.v
After elaboration, the netlist will look like:
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1089 Product Version 18.1

```
module top;
M1 \B1_0.N1 ();
M2 \B1_0.B2_0.N2 ();
M2 \B1_0.B2_1.N2 ();
M1 \B1_1.N1 ();
M2 \B1_1.B2_0.N2 ();
M2 \B1_1.B2_1.N2 ();
M1 \B1_2.N1 ();
M2 \B1_2.B2_0.N2 ();
M2 \B1_2.B2_1.N2 ();
endmodule
```
■ The following example uses VHDL code.

```
library IEEE;
use IEEE.std_logic_1164.all;
entity top is
end top;
architecture rpl of top is
constant SIZE: integer := 2;
component M1 is
end component;
component M2 is
end component;
begin
B1 : for i in 0 to SIZE generate
N1: M1;
B2 : for j in 0 to SIZE-1 generate
N2: M2;
end generate;
end generate;
end rpl;
The generate block in this module has two block labels: B1 and B2.
```
```
The following script uses the %s_%d value for the hdl_generate_index_style
attribute.:
set_attr library tutorial.lib
set_attribute hdl_generate_index_style %s_%d
read_hdl test.v -vhdl
elaborate
write_hdl > foo.v
After elaboration, the netlist will look like:
module M1;
endmodule
module M2;
endmodule
module top;
M1 \B1_0.N1 ();
M2 \B1_0.B2_0.N2 ();
M2 \B1_0.B2_1.N2 ();
M1 \B1_1.N1 ();
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1090 Product Version 18.1

```
M2 \B1_1.B2_0.N2 ();
M2 \B1_1.B2_1.N2 ();
M1 \B1_2.N1 ();
M2 \B1_2.B2_0.N2 ();
M2 \B1_2.B2_1.N2 ();
endmodule
```
**Related Information**

**hdl_generate_separator**

hdl_generate_separator _string_

_Default:_.

**Read-write** root attribute. Specifies the separator string that appears between block labels
in the instance name of an instance instantiated inside a generate statement. A generated
instance name contains multiple block labels if it is inside of nested generate statements.

In Verilog, each layer of the nested generate can be a for-generate, an if-generate,
or a case-generate. In VHDL, each layer can be either a for-generate or an
if-generate.

You must specify this attribute before you elaborate the design.

**Examples**

For the following examples consider the following RTL code:

module top ();
parameter SIZE = 2;
genvar i, j, k, m;
generate
for (i=0; i<SIZE+1; i=i+1) begin:B1 // scope B1[i]
M1 N1(); // instantiates B1[i].N1[i]
for (j=0; j<SIZE; j=j+1) begin:B2 // scope B1[i].B2[j]
M2 N2(); // instantiates B1[i].B2[j].N2
end
end
endgenerate
endmodule // top

The generate block in this module has two block labels: B1 and B2.

```
Affects this command: elaborate
Related attribute: hdl_generate_separator on page 1090
hdl_use_block_prefix on page 1121
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1091 Product Version 18.1

■ Using the following script:

```
set_attr library tutorial.lib
set_attribute hdl_generate_separator. /
read_hdl test.v -v2001
elaborate
write_hdl
After elaboration, the netlist will look like:
module top;
M1 \B1[0].N1 ();
M2 \B1[0].B2[0].N2 ();
M2 \B1[0].B2[1].N2 ();
M1 \B1[1].N1 ();
M2 \B1[1].B2[0].N2 ();
M2 \B1[1].B2[1].N2 ()
M1 \B1[2].N1 ();
M2 \B1[2].B2[0].N2 ();
M2 \B1[2].B2[1].N2 ();
endmodule
```
■ Using the following script:

```
set_attr library tutorial.lib
set_attribute hdl_generate_separator / /
read_hdl test.v -v2001
elaborate
write_hdl
After elaboration, the netlist will look like:
module top;
M1 \B1[0]/N1 ();
M2 \B1[0]/B2[0]/N2 ();
M2 \B1[0]/B2[1]/N2 ();
M1 \B1[1]/N1 ();
M2 \B1[1]/B2[0]/N2 ();
M2 \B1[1]/B2[1]/N2 ()
M1 \B1[2]/N1 ();
M2 \B1[2]/B2[0]/N2 ();
M2 \B1[2]/B2[1]/N2 ();
endmodule
```
**Related Information**

```
Affects this command: elaborate
Related attributes: hdl_generate_index_style on page 1087
hdl_use_block_prefix on page 1121
hdl_use_if_generate_prefix on page 1125
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1092 Product Version 18.1

**hdl_index_mux_threshold**

hdl_index_mux_threshold _integer_

_Default:_ 8

**Read-write** root attribute. Specifies the minimum number of data inputs the tool requires to
implement binary multiplexers instead of AND/OR logic for variable index array references,
such as y = x[i].

**Example**

Consider the following RTL code:

module top (bit_out, dword, sel);
output big_out;
input [3:0] dword;
input [1:0] sel;
assign big_vect = dword[sel];
endmodule

Using the following script:

set_attr library tutorial.lib
set_attribute hdl_index_mux_threshold 4 /
read_hdl test.v
elab

The number of data inputs in the array indexing (4) is not less than the value of the
hdl_index_mux_threshold attribute (4). Therefore, a 4-to-1 binary mux is used to
implement the selection of one of the four bits of signal dword.

**Related Information**

**hdl_instance_array_naming_style**

hdl_instance_array_naming_style _string_

_Default:_ %s[%d]

**Read-write** root attribute. Specifies the format used to name individual instance names of
an array in the RTL. %s is the array name and %d is the individual bit. Set this attribute before
using the elaborate command.

**Note:** This attribute is supported only in the RTL flow.

```
Affects these commands: elaborate
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1093 Product Version 18.1

**Examples**

For the following examples consider the following RTL Verilog code:

module test1(a,b,y);
input[2:0] a,b;
output [2:0] y;
nand2 G [2:0] (.A(a), .B(b), .Y(y));
endmodule

■ The following script uses the default setting of the
hdl_instance_array_naming_style attribute.
set_attr library tutorial.lib
set_attribute hdl_instance_array_naming_style **%s\[%d\]** /
read_hdl test1.v
elaborate
write_hdl
After elaboration, the netlist will look like:
module test1(a, b, y);
input [2:0] a, b;
output [2:0] y;
wire [2:0] a, b;
wire [2:0] y;
nand2 **\G[2]** (.A (a[2]), .B (b[2]), .Y (y[2]));
nand2 **\G[1]** (.A (a[1]), .B (b[1]), .Y (y[1]));
nand2 **\G[0]** (.A (a[0]), .B (b[0]), .Y (y[0]));
endmodule

■ The following script changes the setting of the
hdl_instance_array_naming_style attribute.
set_attr library tutorial.lib
set_attribute hdl_instance_array_naming_style **%sx%dx** /
read_hdl test1.v
elaborate
write_hdl
After elaboration, the netlist will look like:
module test1(a, b, y);
input [2:0] a, b;
output [2:0] y;
wire [2:0] a, b;
wire [2:0] y;
nand2 **Gx2x** (.A (a[2]), .B (b[2]), .Y (y[2]));
nand2 **Gx1x** (.A (a[1]), .B (b[1]), .Y (y[1]));
nand2 **Gx0x** (.A (a[0]), .B (b[0]), .Y (y[0]));
endmodule

**Related Information**

```
Affects these commands: elaborate
read_hdl
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1094 Product Version 18.1

**hdl_interface_separator**

hdl_interface_separator _string_

_Default:_ _

**Read-write** root attribute. Specifies the string used to separate the interface elements.

**Examples**

For the following examples consider the following System Verilog code:

interface nand_intf (
input wire [1:0] a,
input wire [1:0] b,
output wire [1:0] y
);
endinterface
module test1(nand_intf intf);
assign intf.y = intf.a & intf.b;
endmodule

■ The following script uses the default setting of the hdl_interface_separator
attribute.
set_attr library tutorial.lib
read_hdl -sv nand_intf.v
elaborate
write_hdl
After elaboration, the netlist will look like:
module test1(intf **_** a, intf **_** b, intf **_** y);
input [1:0] intf **_** a, intf **_** b;
output [1:0] intf_y;
wire [1:0] intf **_** a, intf **_** b;
wire [1:0] intf **_** y;
and g1 (intf **_** y[0], intf **_** a[0], intf **_** b[0]);
and g2 (intf **_** y[1], intf **_** a[1], intf **_** b[1]);
endmodule

■ The following script changes the setting of the hdl_interface_separator attribute.

```
set_attr library tutorial.lib
set_attribute hdl_interface_separator. /
read_hdl -sv nand_intf.v
elaborate
write_hdl
After elaboration, the netlist will look like:
module test1(\intf. a , \intf. b , \intf. y );
input [1:0] \intf. a , \intf. b ;
output [1:0] \intf. y ;
wire [1:0] \intf. a , \intf. b ;
wire [1:0] \intf. y ;
and g1 (\intf. y [0], \intf. a [0], \intf. b [0]);
and g2 (\intf. y [1], \intf. a [1], \intf. b [1]);
endmodule
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1095 Product Version 18.1

**Related Information**

**hdl_latch_keep_feedback**

hdl_latch_keep_feedback {false | true}

_Default:_ false

**Read-write** root attribute. Controls how explicitly-specified latch stable states (for example,
q <= q) are implemented. When set to true, implements a feedback path from the Q output
to the D input, resulting in a combinational loop. When set to false, implements a latch with
an enable signal.

In case the root and hdl_arch hdl_latch_keep_feedback attributes are set to different
values, the last one takes precedence. See the example RTL and the corresponding
schematic in the HDL-Related Attributes section of the _Genus HDL Modeling Guide for
Legacy UI_ manual.

**Note:** This attribute is supported only in the RTL flow.

This attribute will overwrite or will be the initial value for hdl_arch object type as well. That
is, hdl_latch_keep_feedback on a root object will overwrite or be the initial value for
hdl_latch_keep_feedback on a hdl_arch object type.

**Examples**

■ For the following command, Genus implements a feedback path from the Q output to the
D input for the RTL, resulting in a combinational loop. See the example RTL and the
corresponding schematic in the HDL-Related Attributes section of the _Genus HDL
Modeling Guide for Legacy UI_ manual.
legacy_genus:/> set_attribute hdl_latch_keep_feedback true /

■ For the following command, Genus implements a latch with an enable signal specified in
the RTL. See the example RTL and the corresponding schematic in the HDL-Related
Attributes section of the _Genus HDL Modeling Guide for Legacy UI_ manual.
legacy_genus:/> set_attribute hdl_latch_keep_feedback false /

```
Affects these commands: elaborate
```
```
write_hdl
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1096 Product Version 18.1

**Related Information**

Global and User Control of Elaboration in _Genus HDL Modeling Guide for Legacy UI_

**hdl_link_from_any_lib**

hdl_link_from_any_lib {true | false}

_Default:_ true

**Read-write** root attribute. When set to true, links to a unique definition from any library.
This is useful when a module is instantiated and there is no specification in the instantiation
as to which definition it should be linked to. If there are multiple definitions, then the
instantiated module is not linked.

**hdl_max_map_to_mux_control_width**

hdl_max_map_to_mux_control_width _integer_

_Default:_ 10

**Read-write** root attribute. Specifies the maximum size of multiplexers that can be
generated by Genus for HDL case statements that are marked with the map_to_mux
pragma. If the width of the case condition, which is implemented as the multiplexer control
input, exceeds the value set by this attribute, Genus will ignore the pragma and generate
more efficient logic using AND and OR gates.

**Related Information**

**hdl_max_recursion_limit**

hdl_max_recursion_limit _integer_

_Default:_ 1024

```
Affects these commands: elaborate
read_hdl
Related attribute: (hdl_arch) hdl_latch_keep_feedback on page 1216
```
```
Affects these commands: elaborate
read_hdl
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1097 Product Version 18.1

**Read-write** root attribute. Sets the maximum number of elaborations for recursive
instantiations to prevent possible infinite recursions.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

**hdl_new_bidirectional_assign**

hdl_new_bidirectional_assign {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether to interpret Verilog continuous assign
statements as being bidirectional.

**Related Information**

**hdl_parameter_naming_style**

hdl_parameter_naming_style _string_

_Default:_ _%s%d

**Read-write** root attribute. Specifies the format of the suffix added to the original module
name for each parameter overwrite.

Each uniquified parameterized module is named by concatenating the original module name
and a number of suffix strings, one string per parameter.

For the top-level module, the attribute applies to the parameters whose values are specified
with the -parameters option of the elaborate command.

For an instantiated module, the attribute is effective if both of the following conditions apply:

■ The module name of the child module is not parameterized.

```
Affects these commands: elaborate
read_hdl
```
```
Affects these commands: elaborate
read_hdl
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1098 Product Version 18.1

■ The parameter value is given by the instantiation statement.

This attribute is useful when you have a design where Verilog parameters or generic ports in
the VHDL are causing long module names that exceed another tool’s internal limit.

**Note:** This attribute is supported only in the RTL flow.

**Examples**

■ If module adder has two parameters, W and A, and the module is instantiated with the
following parameter overwrite adder #(10, 2), the subdesign name corresponding to
adder with W=10 and A=2 is:

```
❑ adder_10_2 if parameter_naming_style was set to _%d
```
```
❑ adder_W_10_A_2 if parameter_naming_style was set to _%s_%d
```
```
❑ adder_W10_A2 if parameter_naming_style was set to _%s%d
```
■ Consider the following RTL code:

```
module top (z, a, b, c);
parameter na = 12, nb = 7, nc = 9;
input [3:0] a, b, c;
output [3:0] z;
btm #(na, nb) u1 (z, a, b, c); // <== Note 2
endmodule
module btm (y, d, e, f);
parameter ma = 12, mb = 7, mc = 9;
input [3:0] d, e, f;
wire [3:0] p, q, r;
output [3:0] y;
assign p = d & ma;
assign q = e & mb;
assign r = f & mc;
assign y = p ^ q ^ r;
endmodule
Using the following script:
set_attr library tutorial.lib
read_hdl test.v
elaborate -parametrs {{nb 11} {nc 9} } # <== Note 1
write_hdl
The netlist after elaboration will look like:
module top_nb11_nc9 (z, a, b, c); // <== Note 1
input [3:0] a, b, c;
output [3:0] z;
btm_ma12_mb11 u1 (z, a, b, c); // <== Note 2
endmodule
module btm_ma12_mb11 (y, d, e, f); // <== Note 2
input [3:0] d, e, f;
output [3:0] y;
wire n_19
assign y[2] = d[2]
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1099 Product Version 18.1

```
assign y[1] = e[1]
xor g04 (n_19, d[3], e[3])
xor g21 (y[3], n_19, f[3])
xor g18 (y[0], e[0], f[0])
endmodule
Note 1 : parameterized name top_nb11_nc9 has nb and nc, but not na because na
was not specified with the -parameters option.
```
```
Note 2 : parameterized name btm_ma12_mb11 has ma and mb, but not mc because no
value was specified for mc in the instantiation statement.
```
**Related Information**

Naming Parameterized Modules in _Genus User Guide for Legacy UI_ manual for detailed
examples.

**hdl_parameterize_module_name**

hdl_parameterize_module_name {true | false}

_Default:_ true

**Read-write** root attribute. Controls whether to add the parameter values in the
parameterized module name for the top-level design or the design specified with the
elaborate command. By default, the parameter value is added to the design name.

This attribute is supported only in the RTL flow.

**Related Information**

Naming Parameterized Modules in _Genus User Guide for Legacy UI_ manual for detailed
examples.

```
Affects these commands: elaborate
read_hdl
```
```
Affects this command: elaborate
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1100 Product Version 18.1

**hdl_preserve_async_sr_priority_logic**

hdl_preserve_async_sr_priority_logic {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, Genus is prevented from generating
redundant logic when, during mapping, a flip-flop cell is selected that has the same priority
for the asynchronous set and reset operations as specified in the input HDL.

**Related Information**

**hdl_preserve_dangling_output_nets**

hdl_preserve_dangling_output_nets {true | false}

_Default:_ true

**Read-write** root attribute. When set to true, Genus preserves the names of dangling
output nets in designs that are read using the read_netlist command or the
read_hdl -netlist command.

**Note:** This attribute is supported only in the structural flow.

**Related Information**

**hdl_preserve_supply_nets**

hdl_preserve_supply_nets {true | false}

_Default:_ true

**Read-write** root attribute. When set to true, Genus preserves the supply nets in the
design that is read in.

```
Affects this command: elaborate
```
```
Affects these commands: read_netlist
read_hdl -netlist
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1101 Product Version 18.1

**Examples**

The following module has two supply nets in the design.

module test_64(Y, Z, A);
input A;
output Y, Z;
supply0 s0;
supply1 s1;
assign Z = s1;
and u1 (Y, s0, A);

endmodule

■ Using the default value for the hdl_preserve_supply_nets attribute, produces the
following post-elaboration netlist:
module test_64(Y, Z, A);
input A;
output Y, Z;
wire A;
wire Y, Z;
supply0 s0;
supply1 s1;
assign Z = s1;
and u1 (Y, s0, A);
endmodule

■ Setting the value for the hdl_preserve_supply_nets attribute to false, produces
the following post-elaboration netlist:
module test_64(Y, Z, A);
input A;
output Y, Z;
wire A;
wire Y, Z;
assign Z = 1’b1;
and u1 (Y, 1’b0, A);
endmodule

**Related Information**

```
Affects these commands: elaborate
read_netlist
write_hdl
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1102 Product Version 18.1

**hdl_preserve_sync_ctrl_logic**

hdl_preserve_sync_ctrl_logic {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, Genus will try to keep the synchronous control
logic close to the flip-flops and prevent merging it with surrounding logic in the fanin cone.

You must set this attribute before reading in the design so Genus can automatically preserve
the synchronous control pins of the flip-flops. Enabling this attribute can impact QoR.

**Related Information**

**hdl_preserve_sync_set_reset**

hdl_preserve_sync_set_reset {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, Genus will try to keep the synchronous set
(reset) control logic close to the flip-flops and prevent merging it with surrounding logic in the
fanin cone.

You must set this attribute before reading in the design so Genus can automatically preserve
the synchronous control pins of the flip-flops. Enabling this attribute can impact QoR.

**Related Information**

**hdl_preserve_unused_flop**

hdl_preserve_unused_flop {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, Genus does not remove flip-flops that do not,
directly or indirectly, affect any outputs. This can be used, for example, to keep flops that are
only used to observe internal nets through scan chains in test mode.

```
Affects this command: elaborate
```
```
Affects this command: elaborate
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1103 Product Version 18.1

This attribute only affects flops that are inferred by elaboration. It does not affect flops that are
explicitly instantiated in the HDL code.

**Note:** This attribute is supported only in the RTL flow.

**Examples**

In the following example, the hdl_preserve_unused_flop attribute affects the xl_3_reg
and yf_3_reg instances that are inferred during elaboration. It does not affect the u3 and
u4 instances that are explicitly instantiated in the HDL code.

module test (y, d, clk);
input clk, d;
output y;
wire xl_2, yf_2;
reg xl_3, yf_3;
latch_in_lib u3 (.D(d), .G(clk), .Q(xl_2));
flop_in_lib u4 (.CP(clk), .D(d), .Q(yf_2));
always @(clk or d)
begin if (clk)
xl_3 <= d;
end
always @(posedge clk)
begin
yf_3 <= d;
end
assign y = ~d;
endmodule

■ Using the default setting (false) of the hdl_preserve_unused_flop attribute:

```
legacy_genus:/> set_attribute hdl_preserve_unused_flop false
legacy_genus:/> set_attribute library my_lib.lib
legacy_genus:/> read_hdl test.v
legacy_genus:/> elaborate
legacy_genus:/> write_hdl
Creates the following post-elaboration netlist:
module test (y, d, clk);
input d, clk;
output y;
wire d, clk;
wire y;
wire xl_2, yf_2;
latch_in_lib u3(.D (d), .G (clk), .Q (xl_2));
flop_in_lib u4(.CP (clk), .D (d), .Q (yf_2));
not g1 (y, d);
endmodule
```
■ Setting the hdl_preserve_unused_flop attribute to true, creates the following
post-elaboration netlist:
module test (y, d, clk);
input d, clk;
output y;
wire d, clk;
wire y;


```
Elaboration and Synthesis—Root Attributes
```
January 2019 1104 Product Version 18.1

```
wire UNCONNECTED, xl_2, yf_2;
latch_in_lib u3(.D (d), .G (clk), .Q (xl_2));
flop_in_lib u4(.CP (clk), .D (d), .Q (yf_2));
not g2 (y, d);
CDN_flop yf_3_reg(.clk (clk), .d (d), .sena (1’b1), .aclr (1’b0),
.apre (1’b0), .srl (1’b0), .srd (1’b0), .q (UNCONNECTED));
endmodule
`ifdef RC_CDN_GENERIC_GATE
`else
module CDN_flop(clk, d, sena, aclr, apre, srl, srd, q);
input clk, d, sena, aclr, apre, srl, srd;
output q;
wire clk, d, sena, aclr, apre, srl, srd;
wire q;
reg qi;
assign #1 q = qi;
always
@(posedge clk or posedge apre or posedge aclr)
if (aclr)
qi <= 0;
else if (apre)
qi <= 1;
else if (srl)
qi <= srd;
else begin
if (sena)
qi <= d;
end
initial
qi <= 1’b0;
endmodule
`endif
```
**Note:** Using this attribute is ignored in the structural flow.

**Related Information**

**hdl_preserve_unused_latch**

hdl_preserve_unused_latch {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, Genus does not remove latches that do not,
directly or indirectly, affect any outputs. This can be used, for example, to keep registers that
are only used to observe internal nets through scan chains in test mode.

```
Affects these commands: elaborate
read_hdl
Related attribute: (hdl_arch) hdl_preserve_unused_registers on page 1218
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1105 Product Version 18.1

This attribute only affects latches that are inferred by elaboration. It does not affect latches
that are explicitly instantiated in the HDL code.

**Note:** This attribute is supported only in the RTL flow.

**Examples**

In the following example, the hdl_preserve_unused_latch attribute affects the
xl_3_reg and yf_3_reg instances that are inferred during elaboration. It does not affect
the u3 and u4 instances that are explicitly instantiated in the HDL code.

module test (y, d, clk);
input clk, d;
output y;
wire xl_2, yf_2;
reg xl_3, yf_3;
latch_in_lib u3 (.D(d), .G(clk), .Q(xl_2));
flop_in_lib u4 (.CP(clk), .D(d), .Q(yf_2));
always @(clk or d)
begin if (clk)
xl_3 <= d;
end
always @(posedge clk)
begin
yf_3 <= d;
end
assign y = ~d;
endmodule

■ Using the default setting (false) of the hdl_preserve_unused_latch attribute:

```
legacy_genus:/> set_attribute hdl_preserve_unused_latch false
legacy_genus:/> set_attribute library my_lib.lib
legacy_genus:/> read_hdl test.v
legacy_genus:/> elaborate
legacy_genus:/> write_hdl
Creates the following post-elaboration netlist:
module test (y, d, clk);
input d, clk;
output y;
wire d, clk;
wire y;
wire xl_2, yf_2;
latch_in_lib u3(.D (d), .G (clk), .Q (xl_2));
flop_in_lib u4(.CP (clk), .D (d), .Q (yf_2));
not g1 (y, d);
endmodule
```
■ Setting the hdl_preserve_unused_latch attribute to true, creates the following
post-elaboration netlist:
module test (y, d, clk);
input d, clk;
output y;
wire d, clk;
wire y;


```
Elaboration and Synthesis—Root Attributes
```
January 2019 1106 Product Version 18.1

```
wire UNCONNECTED, xl_2, yf_2;
latch_in_lib u3(.D (d), .G (clk), .Q (xl_2));
flop_in_lib u4(.CP (clk), .D (d), .Q (yf_2));
not g2 (y, d);
CDN_latch xl_3_reg(.d (d), .ena (clk), .aclr (1’b0), .apre (1’b0),
.q (UNCONNECTED));
endmodule
`ifdef RC_CDN_GENERIC_GATE
`else
module CDN_latch(ena, d, aclr, apre, q);
input ena, d, aclr, apre;
output q;
wire ena, d, aclr, apre;
wire q;
reg qi;
assign #1 q = qi;
always
@(d or ena or apre or aclr)
if (aclr)
qi <= 0;
else if (apre)
qi <= 1;
else begin
if (ena)
qi <= d;
end
initial
qi <= 1’b0;
endmodule
`endif
```
**Note:** Using this attribute is ignored in the structural flow.

**Related Information**

**hdl_preserve_unused_registers**

hdl_preserve_unused_registers {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, Genus does not remove registers (latches
and flip-flops) that do not, directly or indirectly, affect any outputs. This can be used, for
example, to keep registers that are only used to observe internal nets through scan chains in
test mode.

```
Affects these commands: elaborate
read_hdl
Related attribute: (hdl_arch) hdl_preserve_unused_registers on page 1218
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1107 Product Version 18.1

This attribute only affects registers that are inferred by elaboration. It does not affect registers
that are explicitly instantiated in the HDL code.

**Note:** This attribute is supported only in the RTL flow.

**Examples**

In the following example, the hdl_preserve_unused_registers attribute affects the
xl_3_reg and yf_3_reg instances that are inferred during elaboration. It does not affect
the u3 and u4 instances that are explicitly instantiated in the HDL code.

module test (y, d, clk);
input clk, d;
output y;
wire xl_2, yf_2;
reg xl_3, yf_3;
latch_in_lib u3 (.D(d), .G(clk), .Q(xl_2));
flop_in_lib u4 (.CP(clk), .D(d), .Q(yf_2));
always @(clk or d)
begin if (clk)
xl_3 <= d;
end
always @(posedge clk)
begin
yf_3 <= d;
end
assign y = ~d;
endmodule

■ Using the default setting (false) of the hdl_preserve_unused_registers
attribute:
legacy_genus:/> set_attribute hdl_preserve_unused_registers false
legacy_genus:/> set_attribute library my_lib.lib
legacy_genus:/> read_hdl test.v
legacy_genus:/> elaborate
legacy_genus:/> write_hdl
Creates the following post-elaboration netlist:
module test (y, d, clk);
input d, clk;
output y;
wire d, clk;
wire y;
wire xl_2, yf_2;
latch_in_lib u3(.D (d), .G (clk), .Q (xl_2));
flop_in_lib u4(.CP (clk), .D (d), .Q (yf_2));
not g1 (y, d);
endmodule

■ Setting the hdl_preserve_unused_registers attribute to true, creates the
following post-elaboration netlist:
module test (y, d, clk);
input d, clk;
output y;
module test (y, d, clk);


```
Elaboration and Synthesis—Root Attributes
```
January 2019 1108 Product Version 18.1

```
input d, clk;
output y;
wire d, clk;
wire y;
wire UNCONNECTED, UNCONNECTED0, xl_2, yf_2;
latch_in_lib u3(.D (d), .G (clk), .Q (xl_2));
flop_in_lib u4(.CP (clk), .D (d), .Q (yf_2));
not g3 (y, d);
CDN_latch xl_3_reg(.d (d), .ena (clk), .aclr (1’b0), .apre (1’b0),
.q (UNCONNECTED));
CDN_flop yf_3_reg(.clk (clk), .d (d), .sena (1’b1), .aclr (1’b0),
.apre (1’b0), .srl (1’b0), .srd (1’b0), .q (UNCONNECTED0));
endmodule
`ifdef RC_CDN_GENERIC_GATE
`else
module CDN_latch(ena, d, aclr, apre, q);
input ena, d, aclr, apre;
output q;
wire ena, d, aclr, apre;
wire q;
reg qi;
assign #1 q = qi;
always
@(d or ena or apre or aclr)
if (aclr)
qi <= 0;
else if (apre)
qi <= 1;
else begin
if (ena)
qi <= d;
end
initial
qi <= 1’b0;
endmodule
`endif
`ifdef RC_CDN_GENERIC_GATE
`else
module CDN_flop(clk, d, sena, aclr, apre, srl, srd, q);
input clk, d, sena, aclr, apre, srl, srd;
output q;
wire clk, d, sena, aclr, apre, srl, srd;
wire q;
reg qi;
assign #1 q = qi;
always
@(posedge clk or posedge apre or posedge aclr)
if (aclr)
qi <= 0;
else if (apre)
qi <= 1;
else if (srl)
qi <= srd;
else begin
if (sena)
qi <= d;
end
initial
qi <= 1’b0;
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1109 Product Version 18.1

```
endmodule
`endif
```
**Note:** Using this attribute is ignored in the structural flow.

**Related Information**

**hdl_record_naming_style**

hdl_record_naming_style _string_

_Default:_ %s[%s]

**Read-write** root attribute. Specifies the format used to name individual bits of record
variables in the RTL. The first %s the variable name and the second %s is the field name. Set
this attribute before using the elaborate command.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Naming Individual Bits of Array and Record Ports and Registers in _Genus User Guide for
Legacy UI_ for examples on how to use this attribute.

```
Affects these commands: elaborate
read_hdl
Related attribute: (hdl_arch) hdl_preserve_unused_registers on page 1218
```
```
Affects these commands: elaborate
read_hdl
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1110 Product Version 18.1

**hdl_reg_naming_style**

hdl_reg_naming_style _string_

_Default:_ %s_reg%s

**Read-write** root attribute. Specifies the format used to name flip-flop and latch instances
inferred from scalar and vector variables in the RTL. The first %s is the variable name. If the
variable is a vector, the second %s is the individual bit of the vector as specified by the
hdl_array_naming_style attribute.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Naming Individual Bits of Array and Record Ports and Registers in _Genus User Guide for
Legacy UI_

**hdl_rename_cdn_flop_pins**

hdl_rename_cdn_flop_pins _list_ _ _of_pin_mappings_

**Read-write** root attribute. Renames the specified pins of inferred CDN_flop components.
Specify a list of pin mappings, where each mapping renames the given pin.

After elaboration and prior to mapping, Genus uses CDN_flop components to represent the
flip-flops. The default CDN_flop pin names are:

```
Affects these commands: elaborate
read_hdl
```
```
Pin Name Pin Function
aclr asynchronous clear
apre asynchronous preset
clk clock
```
```
d data input
q output
sena synchronous data enable
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1111 Product Version 18.1

When different CDN_flop pin names are required (for example, an SDC constraints file may
use different pin names), use this attribute to rename the CDN_flop pins.

**Example**

set_attribute hdl_rename_cdn_flop_pins {{q Q} {d D} {clk CK}}

This setting will allow Genus to interpret the following constraints correctly:

set_max_delay 3.4 -from [get_pins {datab_reg_reg[6]/ **CK** }] \
-to [get_pins {multa_reg_reg[14]/ **D** }]
set_min_delay 3.4 -from [get_pins {datab_reg_reg[6]/ **CK** }] \
-to [get_pins {multa_reg_reg[14]/ **D** }]

**Related Information**

**hdl_resolve_instance_with_libcell**

hdl_resolve_instance_with_libcell {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, Genus bindsinstances of design M to
component M from the technology library. If there is no M component in the technology library,
Genus binds instances of M to a user-defined module M, provided this module exists. If there
is no M user-defined module, instances of M are assumed to be unresolved references
(blackboxes).

**Note:** This attribute is supported in the RTL flow and the structural flow.

If you want to bind an instance of design M to component M from the technology library even
when a parameterized user module with name M is present, and you are using the RTL flow,
you must also set the hdl_resolve_parameterized_instance_with_structural_module root
attribute to true.

```
srd synchronous set/reset data
srl synchronous set/reset load
```
```
Affects these commands: elaborate
read_hdl
```
```
Pin Name Pin Function
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1112 Product Version 18.1

**Related Information**

Modeling Logic Abstracts in _Genus HDL Modeling Guide for Legacy UI_

**hdl_sv_module_wrapper**

hdl_sv_module_wrapper {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether the write_sv_wrapper command must
generate a System Verilog module wrapper that connects the original I/O interfaces to the
port names in the Verilog netlist.

Set this attribute to true before you elaborate the design to have the write_sv_wrapper
command generate the module wrapper with the definitions of the complex types used.

**Note:** This attribute applies only to RTL using System Verilog interfaces. When interfaces are
used, the I/O ports written by the write_hdl command in the Verilog netlist will by default
not match the test bench.

**Related Information**

**hdl_sync_set_reset**

hdl_sync_set_reset _Tcl_list_

_Default:_ null

**Read-write** root attribute. Specifies that Genus implement the listed signals using
synchronous set and reset pins on a flip-flop if that logic controls a synchronous assignment.

**Note:** This attribute is supported only in the RTL flow.

```
Affects these commands: elaborate
read_hdl
read_netlist
```
```
Affects this command: elaborate
write_sv_wrapper
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1113 Product Version 18.1

**Note:** This attribute does not affect the syn_map command, which may implement the set
and reset logic using flip-flop data pins.

**Example**

legacy_genus:/ set_attr hdl_sync_set_reset {r1 r2} /

This command has the same effect as using the sync_set_reset pragma in the RTL. For
example:

// cadence sync_set_reset "r1 r2"

For more information, see the RTL example and the corresponding schematic for
hdl_sync_set_reset in the HDL-Related Attributes section of _Genus HDL Modeling
Guide for Legacy UI_.

**Related Information**

**hdl_track_module_elab_memory_and_runtime**

hdl_track_module_elab_memory_and_runtime {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether during elaboration the tool tracks the memory
used (in MegaBytes) and run time taken (cpu-time in seconds) for elaboration of each
module.

If you set this attribute to true, the run time and memory usage numbers will be printed (to
standard output) for each module during elaboration. The numbers printed for each module
indicate the time and memory needed to elaborate that module but the numbers do not
include the time and memory taken to elaborate other modules instantiated by the module.

Set this attribute to true for designs that have a long elaboration time to identify the modules
that are impacting the performance.

**Note:** This attribute is supported only in the RTL flow. The attribute will only print out the
numbers for modules, which are read in and elaborated with the read_hdl command (the high
level RTL flow) and will have no effect for modules which are read in with the read_netlist
command (the structural elaboration flow).

```
Affects these commands: elaborate
read_hdl
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1114 Product Version 18.1

**Related Information**

**hdl_unconnected_value**

hdl_unconnected_value {0 | 1 | X | none}

_Default:_ 0

**Read-write** root attribute. Connects any undriven signal (undriven input in module or cell
instantiation, undriven output or undriven signal) in a module to the specified value during
generic synthesis.

If you set the attribute value to none, then an undriven signal remains undriven. If you specify
the X value, then an undriven signal is driven by an x dont-care value. The specified value is
case-insensitive. You can specify x, X, none, None, or NONE.

**Examples**

■ In the following example, the wc signal is undriven:

```
module test (y, a, b);
input [3:0] a, b;
output [3:0] y;
wire [3:0] wa, wb, wc;
assign wa = a;
assign wb = b;
assign y = wa & wb & wc;
endmodule
If you set the attribute to 0 , the post-syn_generic netlist will look like:
module test(y, a, b);
input [3:0] a, b;
output [3:0] y;
wire [3:0] a, b;
wire [3:0] y;
assign y[0] = 1'b0;
assign y[1] = 1'b0;
assign y[2] = 1'b0;
assign y[3] = 1'b0;
endmodule
```
```
Affects these commands: elaborate
```
```
read_hdl
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1115 Product Version 18.1

```
If you set the attribute to 1 , the post-syn_generic netlist will look like:
module test(y, a, b);
input [3:0] a, b;
output [3:0] y;
wire [3:0] a, b;
wire [3:0] y;
and g18 (y[1], a[1], b[1]);
and g19 (y[0], a[0], b[0]);
and g20 (y[2], a[2], b[2]);
and g21 (y[3], a[3], b[3]);
endmodule
If you set the attribute to none, the post-syn_generic netlist will look like:
module test(y, a, b);
input [3:0] a, b;
output [3:0] y;
wire [3:0] a, b;
wire [3:0] y;
wire [3:0] wc;
wire n_19, n_22, n_25, n_28;
nand g29 (n_19, a[1], b[1]);
nand g30 (n_22, a[0], b[0]);
nand g31 (n_28, a[3], b[3]);
nand g32 (n_25, a[2], b[2]);
and g33 (y[1], wc0, wc[1]);
not gc (wc0, n_19);
and g34 (y[2], wc1, wc[2]);
not gc0 (wc1, n_25);
and g35 (y[0], wc2, wc[0]);
not gc1 (wc2, n_22);
and g36 (y[3], wc3, wc[3]);
not gc2 (wc3, n_28);
endmodule
If you set the attribute to x, the post-syn_generic netlist will look like:
module test(y, a, b);
input [3:0] a, b;
output [3:0] y;
wire [3:0] a, b;
wire [3:0] y;
assign y[0] = 1'b0;
assign y[1] = 1'b0;
assign y[2] = 1'b0;
assign y[3] = 1'b0;
endmodule
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1116 Product Version 18.1

■ In the following example, the c input port of the and3 sub-module is unconnected in all
three instantiation statements.
module and3 (y, a, b, c);
input [7:0] a, b, c;
output [7:0] y;
assign y = a & b & c;
endmodule
module test (x, y, z, a, b);
input [7:0] a, b;
output [7:0] x, y, z;
and3 u1 (.y(x), .a(a), .b(b), .c());
and3 u2 (.y(y), .a(a), .b(b));
and3 u3 (z, a, b);
endmodule
If you specify **0** , the post-syn_generic netlist will look like the following example.
module test(x, y, z, a, b);
input [7:0] a, b;
output [7:0] x, y, z;
wire [7:0] a, b;
wire [7:0] x, y, z;
assign z[0] = 1'b0;
assign z[1] = 1'b0;
assign z[2] = 1'b0;
assign z[3] = 1'b0;
assign z[4] = 1'b0;
assign z[5] = 1'b0;
assign z[6] = 1'b0;
assign z[7] = 1'b0;
assign y[0] = 1'b0;
assign y[1] = 1'b0;
assign y[2] = 1'b0;
assign y[3] = 1'b0;
assign y[4] = 1'b0;
assign y[5] = 1'b0;
assign y[6] = 1'b0;
assign y[7] = 1'b0;
assign x[0] = 1'b0;
assign x[1] = 1'b0;
assign x[2] = 1'b0;
assign x[3] = 1'b0;
assign x[4] = 1'b0;
assign x[5] = 1'b0;
assign x[6] = 1'b0;
assign x[7] = 1'b0;
endmodule


```
Elaboration and Synthesis—Root Attributes
```
January 2019 1117 Product Version 18.1

```
If you specify 1 , the post-syn_generic netlist will look like the following example.
module and_op(A, B, Z);
input [7:0] A, B;
output [7:0] Z;
wire [7:0] A, B;
wire [7:0] Z;
and g25 (Z[7], A[7], B[7]);
and g26 (Z[6], A[6], B[6]);
and g27 (Z[5], A[5], B[5]);
and g28 (Z[0], A[0], B[0]);
and g29 (Z[3], A[3], B[3]);
and g30 (Z[2], A[2], B[2]);
and g31 (Z[1], A[1], B[1]);
and g32 (Z[4], A[4], B[4]);
endmodule
module and3(y, a, b, c);
input [7:0] a, b, c;
output [7:0] y;
wire [7:0] a, b, c;
wire [7:0] y;
and_op g1(.A (a), .B (b), .Z (y));
endmodule
module test(x, y, z, a, b);
input [7:0] a, b;
output [7:0] x, y, z;
wire [7:0] a, b;
wire [7:0] x, y, z;
assign z[0] = x[0];
assign z[1] = x[1];
assign z[2] = x[2];
assign z[3] = x[3];
assign z[4] = x[4];
assign z[5] = x[5];
assign z[6] = x[6];
assign z[7] = x[7];
assign y[0] = x[0];
assign y[1] = x[1];
assign y[2] = x[2];
assign y[3] = x[3];
assign y[4] = x[4];
assign y[5] = x[5];
assign y[6] = x[6];
assign y[7] = x[7];
and3 u1(.y (x), .a (a), .b (b), .c (8'b11111111));
endmodule
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1118 Product Version 18.1

```
If you specify none, the post-syn_generic netlist will look like:
module .....
......
endmodule
module test(x, y, z, a, b);
input [7:0] a, b;
output [7:0] x, y, z;
wire [7:0] a, b;
wire [7:0] x, y, z;
wire UNCONNECTED, UNCONNECTED0, UNCONNECTED1, UNCONNECTED2,UNCONNECTED3,
UNCONNECTED4, UNCONNECTED5, UNCONNECTED6;
wire UNCONNECTED7, UNCONNECTED8, UNCONNECTED9, UNCONNECTED10,
UNCONNECTED11, UNCONNECTED12, UNCONNECTED13, UNCONNECTED
wire UNCONNECTED15, UNCONNECTED16, UNCONNECTED17, UNCONNECTED18,
UNCONNECTED19, UNCONNECTED20, UNCONNECTED21, UNCONNECTED22;
and3 u1(.y (x), .a (a), .b (b), .c ({UNCONNECTED6, UNCONNECTED5,
UNCONNECTED4, UNCONNECTED3, UNCONNECTED2, UNCONNECTED1,UNCONNECTED0,
UNCONNECTED}));
and3_1 u2(.y (y), .a (a), .b (b), .c ({UNCONNECTED14, UNCONNECTED13,
UNCONNECTED12, UNCONNECTED11, UNCONNECTED10, UNCONNECTED9,UNCONNECTED8,
UNCONNECTED7}));
and3_2 u3(z, a, b, {UNCONNECTED22, UNCONNECTED21, UNCONNECTED20,
UNCONNECTED19,UNCONNECTED18, UNCONNECTED17, UNCONNECTED16,UNCONNECTED15});
endmodule
If you specify x, the post-syn_generic netlist will look like the following example.
module test(x, y, z, a, b);
input [7:0] a, b;
output [7:0] x, y, z;
wire [7:0] a, b;
wire [7:0] x, y, z;
assign z[0] = 1'b0;
assign z[1] = 1'b0;
assign z[2] = 1'b0;
assign z[3] = 1'b0;
assign z[4] = 1'b0;
assign z[5] = 1'b0;
assign z[6] = 1'b0;
assign z[7] = 1'b0;
assign y[0] = 1'b0;
assign y[1] = 1'b0;
assign y[2] = 1'b0;
assign y[3] = 1'b0;
assign y[4] = 1'b0;
assign y[5] = 1'b0;
assign y[6] = 1'b0;
assign y[7] = 1'b0;
assign x[0] = 1'b0;
assign x[1] = 1'b0;
assign x[2] = 1'b0;
assign x[3] = 1'b0;
assign x[4] = 1'b0;
assign x[5] = 1'b0;
assign x[6] = 1'b0;
assign x[7] = 1'b0;
endmodule
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1119 Product Version 18.1

■ In the following example, the X output port is undriven.

```
module test (x, y, a, b);
input [3:0] a, b;
output [3:0] x, y;
assign y = a & b;
endmodule
If you specify none, then the post-syn_generic netlist will look like the following example:
module and_op(A, B, Z);
input [3:0] A, B;
output [3:0] Z;
wire [3:0] A, B;
wire [3:0] Z;
and g13 (Z[3], A[3], B[3]);
and g14 (Z[0], A[0], B[0]);
and g15 (Z[1], A[1], B[1]);
and g16 (Z[2], A[2], B[2]);
endmodule
module test(x, y, a, b);
input [3:0] a, b;
output [3:0] x, y;
wire [3:0] a, b;
wire [3:0] x, y;
and_op g1(.A (a), .B (b), .Z (y));
endmodule
If you specify 0 , the post-syn_generic netlist will look like the following example:
module and_op(A, B, Z);
input [3:0] A, B;
output [3:0] Z;
wire [3:0] A, B;
wire [3:0] Z;
and g13 (Z[3], A[3], B[3]);
and g14 (Z[0], A[0], B[0]);
and g15 (Z[1], A[1], B[1]);
and g16 (Z[2], A[2], B[2]);
endmodule
module test(x, y, a, b);
input [3:0] a, b;
output [3:0] x, y;
wire [3:0] a, b;
wire [3:0] x, y;
assign x[0] = 1'b0;
assign x[1] = 1'b0;
assign x[2] = 1'b0;
assign x[3] = 1'b0;
and_op g1(.A (a), .B (b), .Z (y));
endmodule
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1120 Product Version 18.1

```
If you specify 1 , the post-syn_generic netlist will look like the following example:
module and_op(A, B, Z);
input [3:0] A, B;
output [3:0] Z;
wire [3:0] A, B;
wire [3:0] Z;
and g13 (Z[3], A[3], B[3]);
and g14 (Z[0], A[0], B[0]);
and g15 (Z[1], A[1], B[1]);
and g16 (Z[2], A[2], B[2]);
endmodule
module test(x, y, a, b);
input [3:0] a, b;
output [3:0] x, y;
wire [3:0] a, b;
wire [3:0] x, y;
assign x[0] = 1'b1;
assign x[1] = 1'b1;
assign x[2] = 1'b1;
assign x[3] = 1'b1;
and_op g1(.A (a), .B (b), .Z (y));
endmodule
If you specify X, the post-syn_generic netlist will look like the following example:
module and_op(A, B, Z);
input [3:0] A, B;
output [3:0] Z;
wire [3:0] A, B;
wire [3:0] Z;
and g13 (Z[3], A[3], B[3]);
and g14 (Z[0], A[0], B[0]);
and g15 (Z[1], A[1], B[1]);
and g16 (Z[2], A[2], B[2]);
endmodule
module test(x, y, a, b);
input [3:0] a, b;
output [3:0] x, y;
wire [3:0] a, b;
wire [3:0] x, y;
assign x[0] = 1'b0;
assign x[1] = 1'b0;
assign x[2] = 1'b0;
assign x[3] = 1'b0;
and_op g1(.A (a), .B (b), .Z (y));
endmodule
```
**Related Information**

```
Affects these commands: elaborate
read_hdl
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1121 Product Version 18.1

**hdl_use_block_prefix**

hdl_use_block_prefix {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether block statement labels should be used as a
prefix for instance names specified in the input RTL description.

**Related Information**

**hdl_use_cw_first**

hdl_use_cw_first {false | true}

_Default_ : false

**Read-write** root attribute. This attribute is applicable in those cases in which the RTL code
has a user defined module that has the identical name of a ChipWare component. If this
attribute is set to true, Genus will use ChipWare components to instantiate the functionality in
the design as opposed to the user defined modules (Verilog) or entities (VHDL).

**hdl_use_default_parameter_values_in_design_name**

hdl_use_default_parameter_values_in_design_name {false | true}

_Default:_ false

**Read-write** root attribute. Setting this attribute to true uses all the parameter values in the
parameterized module name for a top-level design or a design specified with the elaborate
command.

**Note:** This attribute is supported only in the RTL flow.

```
Affects this command: elaborate
Related attributes: hdl_generate_index_style on page 1087
hdl_generate_separator on page 1090
hdl_use_if_generate_prefix on page 1125
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1122 Product Version 18.1

**Examples**

The following example renames a top-level module or design specified with the elaborate
command to use all parameter values in a parameterized module name.

The following is a Verilog example with a parameterized top-module named top and a
parameterized sub-module named comp:

```
module top(a, b, c);
parameter w = 4;
input [2:0] a, b ;
output [2:0] c;
comp #2 U1(C, a, b);
endmodule // module top
module comp (q,d1,d2);
parameter p = 5;
parameter w = 3;
output [2:0] q;
input [2:0] d1, d2;
foo u1(q, d1,d2);
endmodule // module comp
Setting the following attributes:
legacy_genus:/> set_attribute hdl_use_default_parameter_values_in_name false /
/ default
legacy_genus:/> set_attribute hdl_use_default_parameter_values_in_design_name
true
Then using the elaborate command results in renaming the top-level design top to
top_w4.
```
**Related Information**

```
Affects these commands: elaborate
read_hdl
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1123 Product Version 18.1

**hdl_use_default_parameter_values_in_name**

hdl_use_default_parameter_values_in_name {false | true}

_Default:_ false

**Read-write** root attribute. Setting this attribute to false shortens the name of the
parametrized module by using only the parameter values specified at instantiation, while
setting this attribute to true uses all the available parameters in the module name.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

```
Affects these commands: elaborate
read_hdl
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1124 Product Version 18.1

**hdl_use_for_generate_prefix**

hdl_use_for_generate_prefix {true | false}

_Default:_ true

**Read-write** root attribute: Controls whether the block label of a for-generate statement
will be used with the for-generate index values as prefix of the name of an instance
instantiated within the generate construct.

■ If this attribute is set tofalse, the for-generate index values are appended to the
name of instances instantiated within the generate construct.

■ If this attribute is set to true, instance naming follows the naming style defined in the
Verilog-2005 LRM (in Section 12.4.2 and 12.4.3 of IEEE Std 1364-2005).

You must specify this attribute before you elaborate the design.

**Examples**

For the following examples consider the following VHDL code:

L1: FOR i IN 2 TO 4 generate
u1 : sub port map(q => q(i), d1 => d1(i), d2 => d2(i));
end generate;

■ When you set the hdl_use_for_generate_prefix attribute to true, Genus
generates the following:
sub \L1[2].u1 (.q (q[2]), .d1 (d1[2]), .d2 (d2[2]));
sub \L1[3].u1 (.q (q[3]), .d1 (d1[3]), .d2 (d2[3]));
sub \L1[4].u1 (.q (q[4]), .d1 (d1[4]), .d2 (d2[4]));

■ When you set the hdl_use_for_generate_prefix attribute to false, Genus
generates the following:
sub \u1.[2] (.q (q[2]), .d1 (d1[2]), .d2 (d2[2]));
sub \u1.[3] (.q (q[3]), .d1 (d1[3]), .d2 (d2[3]));
sub \u1.[4] (.q (q[4]), .d1 (d1[4]), .d2 (d2[4]));

**Related Information**

```
Affects this command: elaborate
Related attributes: hdl_generate_index_style on page 1087
hdl_generate_separator on page 1090
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1125 Product Version 18.1

**hdl_use_if_generate_prefix**

hdl_use_if_generate_prefix {true | false}

_Default:_ true

**Read-write** root attribute: Controls whether the block label of an if-generate statement
will be used as prefix of the instance name of an instance instantiated within the generate
construct.

■ If this attribute is set to false, this part of instance naming is backward-compatible
with prior releases.

■ If this attribute is set to true, this part of instance naming follows the naming style
defined in the Verilog-2005 LRM (in Section 12.4.2 of IEEE Std 1364-2005).

In VHDL, a generate statement must have a label. In Verilog, the block of a generate
statement can be unnamed. If without a label, it is given a name based on the rules defined
in the Verilog-2005 LRM (in Section 12.4.3 of IEEE Std 1364-2005).

This attribute does not affect a Verilog case-generate statement, with which the block label
is always used when composing instance names.

You must specify this attribute before you elaborate the design.

**Examples**

For the following examples consider the following RTL code:

library ieee;
use ieee.std_logic_1164.all;
entity sub is
port(q : out std_logic; d1, d2 : in std_logic);
end;

architecture a of sub is
begin
q <= d1 xor d2;
end;

library ieee;
use ieee.std_logic_1164.all;
entity test_02 is
port(q : out std_logic; d1, d2 : in std_logic);
end;
architecture a of test_02 is
begin
f1: if 1 = 1 generate
u1 : entity work.sub
port map(q => q, d1 => d1, d2 => d2);
end generate;
end;


```
Elaboration and Synthesis—Root Attributes
```
January 2019 1126 Product Version 18.1

■ Using the following script:

```
set_attr library tutorial.lib
set_attribute hdl_use_if_generate_prefix false /
read_hdl test.vhdl -vhdl
elaborate
write_hdl
After elaboration, the netlist will look like:
module sub(q, d1, d2);
input d1, d2;
output q;
wire d1, d2;
wire q;
xor g1 (q, d1, d2);
endmodule
module test_02(q, d1, d2);
input d1, d2;
output q;
wire d1, d2;
wire q;
sub u1(.q (q), .d1 (d1), .d2 (d2));
endmodule
```
■ Using the following script:

```
set_attr library tutorial.lib
set_attribute hdl_use_if_generate_prefix true /
read_hdl test.vhdl -vhdl
elaborate
write_hdl
After elaboration, the netlist will look like:
module sub(q, d1, d2);
input d1, d2;
output q;
wire d1, d2;
wire q;
xor g1 (q, d1, d2);
endmodule
module test_02(q, d1, d2);
input d1, d2;
output q;
wire d1, d2;
wire q;
sub \f1.u1 (.q (q), .d1 (d1), .d2 (d2));
endmodule
```
**Related Information**

```
Affects this command: elaborate
Related attributes: hdl_generate_separator on page 1090
hdl_use_block_prefix on page 1121
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1127 Product Version 18.1

**hdl_use_port_default_value**

hdl_use_port_default_value {true | false}

_Default:_ true

**Read-write** root attribute. When set to true, Genus honors default initial values of input
ports in a VHDL component declaration or entity declaration.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

**ignore_clock_path_check**

ignore_clock_path_check {false | true}

_Default_ : false

**Read-write** root attribute. When enabled, allows to remap instances not on the path of any
of the clocks specified with the remap_to_dedicated_clock_library command.

**Related Information**

**ignore_preserve_in_tiecell_insertion**

ignore_preserve_in_tiecell_insertion {false | true}

_Default_ : false

**Read-write** root attribute. Ignores all preserve settings when inserting tie-cells during
synthesis. During synthesis, the insertion of tie cells is controlled by the
use_tiehilo_for_const root attribute.

**Note:** This attribute has no effect when the insertion of tie cells is requested using the
insert_tiehilo_cells command.

```
Affects these commands: elaborate
read_hdl
```
```
Related command: remap_to_dedicated_clock_library
Related attribute: clock_library_cells on page 1271
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1128 Product Version 18.1

**Related Information**

**ilm_keep_async**

ilm_keep_async {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether to retain all asynchronous interface paths
during ILM generation.

**Related Information**

**iopt_allow_tiecell_with_inversion**

iopt_allow_tiecell_with_inversion {false | true}

_Default_ : false

**Read-write** root attribute. Controls the use of a tie cell with an inverter if either the tie high
or tie low cell is not found. By default, a tie cell with inverter will not be used.

**Related Information**

```
Affected by this attribute: use_tiehilo_for_const on page 1178
```
```
Related attribute: iopt_allow_tiecell_with_inversion on page 1128
```
```
Affects these commands: generate_ilm
```
```
Affects this command: syn_opt
Affected by this attribute: use_tiehilo_for_const on page 1178
Related attribute: ignore_preserve_in_tiecell_insertion on page 1127
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1129 Product Version 18.1

**iopt_enable_floating_output_check**

iopt_enable_floating_output_check {false | true}

_Default_ : false

**Read-write** root attribute. Controls the use of multiple output gates with floating outputs
during incremental optimization. By default, multiple output gates with floating outputs can be
used.

Setting the attribute to true has the following effects:

■ During sizing, a gate can only be replaced with a higher or lower driver with the same
number of outputs.

■ During gate composition, a gate will not be replaced with a multiple-output gate with
floating outputs, that is, it can be replaced with a single output gate.

**Related Information**

**iopt_force_constant_removal**

iopt_force_constant_removal {false | true}

_Default_ : false

**Read-write** root attribute. Forces the optimization of gates with inputs tied to constants
independent of the QoR.

**Related Information**

**iopt_lp_power_analysis_effort**

iopt_lp_power_analysis_effort {low | medium | high}

_Default_ : low

```
Affects this command: syn_opt
```
```
Affects this command: syn_opt
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1130 Product Version 18.1

**Read-write** root attribute. Controls whether to propagate the switching activities in the
design for optimization. The attribute can have the following values:

**Note:** The higher the power analysis effort, the higher the run time and memory usage are
for optimization.

**Related Information**

**iopt_remap_avoided_cells**

iopt_remap_avoided_cells {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether to replace (remap) unpreserved avoided cells
in the mapped netlist. For those cells that cannot be remapped, the tool will issue messages

**Related Information**

**iopt_sequential_duplication**

iopt_sequential_duplication {false | true}

_Default_ : false

**Read-write** root attribute. Controls duplication of sequential (flops) elements during
incremental optimization. It duplicates the flops on the critical timing path to improve the
timing of this path.

```
high Propagate the switching activities in the design during
optimization with higher accuracy.
low Does not propagate the switching activities during optimization.
medium Propagates the switching activities in the design during
optimization.
```
```
Affects this command: syn_opt
```
```
Affects this command: syn_opt
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1131 Product Version 18.1

**Related Information**

**iopt_sequential_resynthesis**

iopt_sequential_resynthesis {true |false}

_Default_ : true

**Read-write** root attribute. Controls sequential resynthesis during incremental optimization.

**Related Information**

**iopt_sequential_resynthesis_min_effort**

iopt_sequential_resynthesis_min_effort {high |medium | low}

_Default_ : high

**Read-write** root attribute. Specifies the minimum effort required for incremental
optimization to perform sequential resynthesis.

**Related Information**

```
Affects this command: syn_opt
```
```
Affects this command: syn_opt
Affected by this attribute: iopt_sequential_resynthesis_min_effort on page 1131
```
```
Affects this command: syn_opt
Affects this attribute: iopt_sequential_resynthesis on page 1131
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1132 Product Version 18.1

**iopt_temp_directory**

iopt_temp_directory _string_

_Default_ :.

**Read-write** root attribute. Specifies the directory where parallel incremental optimization
can write temporary files. By default, the files are written to the current directory from where
Genus was invoked. The directory must be writable.

**Related Information**

**iopt_ultra_optimization**

iopt_ultra_optimization {false | true}

_Default_ : false

**Read-write** root attribute. Controls how rigorously incremental optimization should work to
achieve the best QoR (timing and area).

Due to the iterative nature of the algorithms, this attribute will have an impact on the run-time.

**Related Information**

```
Affects this command: syn_opt
```
```
Affects this command: syn_opt
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1133 Product Version 18.1

**lbr_seq_in_out_phase_opto**

lbr_seq_in_out_phase_opto {false | true}

_Default:_ false

**Read-write** root attribute. Enables the tool to perform the following transformations during
synthesis if they result in a QoR improvement.

■ If the original netlist has no inverters at the d input and the q output, the tool can add
inverters at this input and this output during mapping.

```
A simple flip-flop can be converted to a flop with inversion at the d input and the q output
```
■ If the original netlist has an inverter at the d input and the q output, the tool can remove
both inverters from this input and this output during mapping.

```
A flop with inversion at the d input and the q output can be converted to a simple flop by
removing the inversions.
```
■ If the original netlist has an inverter at the d input, the tool can move the inverter from the
d input to the q output of the sequential cell.

```
This can be referred to as propagating an inverter through the sequential cell, or also
bubble pushing.
```
```
Note: Verification of these transforms requires compute-expensive phase mapping in
Conformal. The affected key points will be reported as inverted equivalents.
```
■ Inverting the d input and q output also inverts the sense of the preset (set) and clear
(reset) signals (both synchronous and asynchronous). A clear sequential libcell with
inverted d input and q output becomes a preset libcell. And a preset libcell becomes a
clear one. The preset/clear swapping can only happen if we invert the d and q phases.

```
This is useful when the RTL functionality requires a preset function but the technology
library has only a reset flop (or vice-versa).
```
It is recommended to set this attribute before reading the libraries to reduce the runtime of
processing the libraries.

By default, these operations are not performed because they can impact verification of the
design.


```
Elaboration and Synthesis—Root Attributes
```
January 2019 1134 Product Version 18.1

**Example**

module invert_d_q (q, q1, d, clk, rstn, pstn);
input clk, rstn, pstn, d; output q, q1; reg q, q1;
always @(posedge clk)
begin
if (!rstn) q = 1’b0;
else q = d;
if (!pstn) q1 = 1’b1;
else q1 = d;
end
endmodule

■ By default this RTL description is synthesized into a reset flop and a preset flop.

■ If the attribute is set to true and if the library has only reset flops, the preset flop will be
mapped to a reset flop.

■ If the attribute is set to true and if the library has only preset flops, the reset flop will be
mapped to a preset flop.

**Related Information**

Translating Phase Mapping in _Genus Interface to Conformal for Legacy UI_

**map_drc_first**

map_drc_first {false | true}

_Default:_ false

**Read-write** root attribute. Specifies whether to use the design rule constraints as a
preferred costing factor for selecting cells from the library during mapping. These constraints
are considered with the other costs, such as area, timing and power, but by default they are
not given the highest weight.

**Related Information**

```
Affects this command: syn_map
write_do_lec
```
```
Affects this command: syn_map
Related attribute: drc_first on page 776
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1135 Product Version 18.1

**map_latch_allow_async_decomp**

map_latch_allow_async_decomp {false | true}

_Default:_ false

**Read-write** root attribute. If set to true, Genus will implement asynchronous control logic
outside the latch using combinational gates if the library does not have latch libcells with the
required asynchronous functionality. For example, a reset latch could be implemented using
a simple latch libcell with combinational logic driving the d and ena inputs.

**Related Information**

**map_prefer_non_inverted_clock_line**

map_prefer_non_inverted_clock_line {true | false}

_Default:_ true

**Read-write** root attribute. Controls the insertion of inverters on the clock line. By default,
the tool tries to avoid inserting inverters on the clock line. If you set this attribute to false,
the tool chooses the best solution for QoR, which might include inserting inverters.

**Related Information**

**map_respect_rtl_clk_phase**

map_respect_rtl_clk_phase {false | true}

_Default:_ false

**Read-write** root attribute. If set to true, Genus will use sequential elements with the same
sensitivity, as specified in the RTL:

■ In case of high-level RTL using @posedge or @negedge

```
This applies to flip-flops only. The desired clock edge of the target flip-flop is derived from
the @xxxedge.
```
```
Affects this command: syn_map
```
```
Affects this command: syn_map
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1136 Product Version 18.1

■ In case of netlist RTL

```
If Genus finds already instantiated library cells when reading an RTL description it
remembers the clock edge for flip-flops or the enable active level for latches and tries to
keep that in subsequent remappings.
```
If the library has no libcells with the required sensitivity, Genus will use any available libcells.

By default, Genus will use flip-flop libcells with a certain clock phase that avoid adding an
inverter for the clock.

**Example**

Consider the following module in RTL.

module mix_edge ( clk, d0, q0, q1, q0_inv, q1_inv, d1, d2,d3);
input clk, d0, d1, d2, d3;
output q0, q1, q0_inv, q1_inv;
reg q0, q1, q0_inv, q1_inv;
wire clkn;

assign clkn = ~clk;
always @(negedge clk)
q0 = d0;
always @(posedge clk)
q1 = d1;
always @(negedge clkn)
q0_inv = d2;
always @(posedge clkn)
q1_inv = d3;
endmodule

If you use the default setting of false for map_respect_rtl_clk_phase, Genus will use the
following mappings:

q0_reg will be mapped to FFRNQ1, a negative-edge triggered flip-flop
q1_reg will be mapped to FFPQ1,a positive-edge triggered flip-flop
q0_inv_reg will be mapped to FFPQ1,a positive-edge triggered flip-flop
q1_inv_reg will be mapped to FFRNQ1,a negative-edge triggered flip-flop

If you set map_respect_rtl_clk_phase to true, Genus uses the following mappings:

q0_reg will be mapped to FFRNQ1, a negative-edge triggered flip-flop
q1_reg will be mapped to FFPQ1,a positive-edge triggered flip-flop
q0_inv_reg will be mapped to FFRNQ1,a negative-edge triggered flip-flop + inverter
q1_inv_reg will be mapped to FFPQ1,a positive-edge triggered flip-flop + inverter


```
Elaboration and Synthesis—Root Attributes
```
January 2019 1137 Product Version 18.1

**Related Information**

**map_to_master_slave_lssd**

map_to_master_slave_lssd {false | true}

_Default_ : false

**Read-write** root attribute. Specifies to recognize master-slave flip-flops as valid sequential
cells and not as timing models during library parsing and mapping. You must set this attribute
before reading the libraries. The slave clock, identified by the Liberty clocked_on_also
attribute in the ff group of the library cell, will be used as the main (triggering) clock pin of the
cell.

**Related Information**

Scan Cell Requirements in the _Genus Library Guide_

Using Special Master-Slave LSSD Flip-Flops in _Genus Design for Test Guide for Legacy
UI_

**map_to_multiple_output_gates**

map_to_multiple_output_gates {true | false}

_Default_ : true

**Read-write** root attribute.When the value is true (default), Genus can map to more
complex multi-output cells beyond half and full adders during incremental optimization.

```
Affects this command: syn_map
```
```
Related attribute map_prefer_non_inverted_clock_line on page 1135
```
```
Affects these commands: syn_map
syn_opt
Affects these attributes: (port) lssd_master_clock on page 1247
(subport) lssd_master_clock on page 1270
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1138 Product Version 18.1

**Related Information**

**merge_combinational_hier_instances**

merge_combinational_hier_instances {true | false}

_Default_ : true

**Read-write** root attribute. Allow merging of combinational hierarchical instances.

**Related Information**

**minimize_uniquify**

minimize_uniquify {false | true}

_Default_ : false

**Read-write** root attribute. Controls uniquification of all subdesigns in the design.

By default, the tool uniquifies multiple instantiations with different context (timing, constants,
and so on) to deliver the best QoR.

Set this attribute to true to limit the scenarios of uniquification of multiply-instantiated
subdesigns and potentially improve runtime with a trade-off against QoR. This will not
necessarily prevent uniquification from algorithmic considerations of the design topology.

**Related Information**

```
Affects this command: syn_opt
```
```
Affects these commands: syn_generic
syn_map
Affects this attribute: merge_combinational_hier_instance on page 1198
```
```
Affects this command: syn_map
```
```
Affects this attribute: (subdesign) minimize_uniquify on page 1260
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1139 Product Version 18.1

**multibit_allow_async_phase_map**

multibit_allow_async_phase_map {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether asynchronous pins can be interchanged during
multibit cell inferencing. By default, asynchronous pin phase mapping will be enabled.

**Examples**

Consider the following netlist after mapping and before incremental optimization:

module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
DFSF cnt_0_reg[0] (. **SDN** (resetn), .CP (clk), .D(in[0]), .Q (out[0] ));
DFCF cnt_0_reg[1] (. **CDN** (resetn), .CP (clk), .D(in[1]), .Q (out[1] ));
DFCF cnt_0_reg[2] (. **CDN** (resetn), .CP (clk), .D(in[2]), .Q (out[2] ));
DFSF cnt_0_reg[3] (. **SDN** (resetn), .CP (clk), .D(in[3]), .Q (out[3] ));
endmodule

The netlist contains two clear sequential libcells and two preset sequential libcells.

■ When the multibit_allow_async_phase_map attribute is set to true (default), you
allow the tool to map clear sequential cells to a preset sequential cells while inverting the
D input and Q output if this allows multibit inferencing. For the previous netlist, that
means that cells DFSF and DFCF can be combined in a multibit register DUALDFSF.The
D inputs and the Q outputs of the DFCF cell are inverted.
module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
wire resetn, clk;
wire [3:0] in;
wire [3:0] out;
wire n_31, n_32, n_43, n_44;
DUALDFSF \CDN_MBIT_cnt_0_reg[0_1] (.SDN (resetn), .CP (clk), .D1(in[0]),
.D2 (n_31), .Q1 (out[0]), .Q2 (n_32));
**INV g5(.I (in[1]), .ZN (n_31));
INV g6(.I (n_32), .ZN (out[1]));**
DUALDFSF \CDN_MBIT_cnt_0_reg[2_3] (.SDN (resetn), .CP (clk), .D1(n_43),
.D2 (in[3]), .Q1 (n_44), .Q2 (out[3]));
**INV g23(.I (in[2]), .ZN (n_43));
INV g24(.I (n_44), .ZN (out[2]));**
endmodule

■ When the multibit_allow_async_phase_map attribute is set to false, the clear
sequential cells cannot be mapped to preset ones, and consequently the DFCF cells
cannot be replaced with a multibit register in this case, while the two DFSF cells are
mapped to a multibit register.


```
Elaboration and Synthesis—Root Attributes
```
January 2019 1140 Product Version 18.1

```
module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
wire resetn, clk;
wire [3:0] in;
wire [3:0] out;
DFCF cnt_0_reg[1] (.CDN (resetn), .CP (clk), .D (in[1]),
.Q (out[1]));
DFCF cnt_0_reg[2] (.CDN (resetn), .CP (clk), .D (in[2]),
.Q (out[2]));
DUALDFSF \CDN_MBIT_cnt_0_reg[0_3] (.SDN (resetn), .CP (clk),
.D1(in[0]), .D2 (in[3]), .Q1 (out[0]), .Q2 (out[3]));
endmodule
```
**Related Information**

Mapping to Multibit Cells in _Genus Synthesis Flows Guide for Legacy UI_

**multibit_allow_unused_bits**

multibit_allow_unused_bits {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether a mapped multibit instance can have one or
more unused bits. By default, Genus will try to merge the single-bit registers to multibit
instances without unused bits. If during merging, Genus cannot find a suitable multibit libcell
with a width that matches the left-over bits of a bus, it will choose the closest matching width
which leaves the minimum unused bits. If the attribute is set to false, any merging which
results in unused (undriven/unloaded) bits will be prevented and thus reduce the multibit
merging coverage.

**Related Information**

Mapping to Multibit Cells in _Genus Synthesis Flows Guide for Legacy UI_

```
Affects this command: syn_opt
Related attributes: bit_width on page 306
multibit_prefix_string on page 1145
use_multibit_cells on page 1173
```
```
Affects this command: syn_opt
Related attributes: bit_width on page 306
use_multibit_cells on page 1173
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1141 Product Version 18.1

**multibit_auto_exclude_registers_with_exceptions**

multibit_auto_exclude_registers_with_exceptions {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether timing exception checks should be done on
sequential instances to exclude them from multibit merging. By default, the exception checks
are skipped and merging happens for flops with identical exceptions only when all exceptions
are transferable to the multibit cell that is created. Enabling this attribute will automatically
apply dont_merge_multibit on all sequential instances with exceptions.

**Examples**

Assume two single bit instances reg1 and reg2 have the same timing exceptions. The
library has a two-bit multibit cell.

■ If multibit_auto_exclude_registers_with_exceptions is set to true, then
reg1 and reg2 will not be considered as candidates for multibit merging.

■ If multibit_auto_exclude_registers_with_exceptions is set to false, then
reg1 and reg2 will be merged into a multibit libcell.

**Related Information**

Mapping to Multibit Cells in _Genus Synthesis Flows Guide for Legacy UI_

**multibit_cells_from_different_busses**

multibit_cells_from_different_busses {true | false}

_Default_ : true

**Read-write** root attribute. If this attribute remains false, only the sequential cells with the
same basename will be merged. If this attribute is set to true, Genus can merge single-bit
cells from different banks (also called busses) into a single, multibit cell. For example, four
single-bit flops:

p_reg[4], p_reg[5], q_reg[8] and q_reg[9]

can be merged into one four-bit flop

p_reg[4_5]_q_reg[8_9]

The single-bit cells affected by this attribute include: flip-flops, latches, and tristate buffers.

```
Affects this command: syn_opt
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1142 Product Version 18.1

**Related Information**

Mapping to Multibit Cells in _Genus Synthesis Flows Guide for Legacy UI_

**multibit_combo_name_concat_string**

multibit_combo_name_concat_string _string_

_Default_ : _MB_

**Read-write** root attribute. Specifies the separator string to be used in the name of the
multibit combinational and special low power cells. The recommended values for the
verification flow are _MB_ and _mb_.

**Example**

set_attribute multibit_combo_name_concat_string _mb_ /

**Related Information**

**multibit_debug**

multibit_debug {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether to write debug information related to multibit
mapping to the logfile.

```
Affects this command: syn_opt
Affected by this attribute: multibit_seqs_members_naming_style on page 1149
Related attributes: bit_width on page 306
use_multibit_cells on page 1173
```
```
Affects this command: syn_opt
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1143 Product Version 18.1

**Example**

Consider the following netlist after mapping and before incremental synthesis

module test(resetn, clk, in, out);
input resetn, clk;
input [1:0] in;
output [1:0] out;
DFCF cnt_0_reg[0] (.CDN (resetn), .CP (clk), .D(in[0]), .Q (out[0] ));
DFCF cnt_0_reg[1] (.CDN (resetn), .CP (clk), .D(in[1]), .Q (out[1] ));
endmodule
module top(resetn, clk, in, out);
input resetn, clk;
input [1:0] in;
output [1:0] out;
test t(resetn, clk, in, out);
endmodule

When multibit_debug is set to true, the following debug information is dumped in logfile
during multibit mapping.

■ If multibit instance is created:

```
Trying to make multibit bank CDN_MBIT_cnt_0_reg[0]_MB_cnt_0_reg[1] out of
cnt_0_reg[0] (DFCF)
cnt_0_reg[1] (DFCF)
CDN_MBIT_cnt_0_reg[0]_MB_cnt_0_reg[1] multibit bank of type DUALDFSF
accepted in sandbox.
```
■ If multibit instance is not created:

```
Trying to make multibit bank CDN_MBIT_cnt_0_reg[0]_MB_cnt_0_reg[1] out of
cnt_0_reg[0] (DFCF)
cnt_0_reg[1] (DFCF)
CDN_MBIT_cnt_0_reg[0]_MB_cnt_0_reg[1] multibit bank rejected (worse QoR).
```
**Related Information**

```
Affects this command: syn_opt
Related attributes: bit_width on page 306
use_multibit_cells on page 1173
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1144 Product Version 18.1

**multibit_mapping_effort_level**

multibit_mapping_effort_level {auto| high | low}

_Default_ : auto

**Read-write** root attribute. Controls the effort level for physical-aware multibit mapping: that
is, controls the tradeoff between multibit coverage and QoR. This attribute can have the
following values:

**Related Information**

**multibit_predefined_allow_unused_bits**

multibit_predefined_allow_unused_bits {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether instances of predefined mulitibit cells can have
unused bits. By default, Genus does not allow unused bits in predefined multibit instances.

**Related Information**

```
auto Balances multibit coverage and QoR to get the most optimal
results.
high Increases multibit coverage but might impact QoR.
low Gives the best QoR.
```
```
Affects this command: syn_opt -physical
Related attributes: use_multibit_cells on page 1173
```
```
Affects this command: syn_opt
Related attributes: bit_width on page 306
use_multibit_cells on page 1173
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1145 Product Version 18.1

**multibit_prefix_string**

multibit_prefix_string _string_

_Default_ : CDN_MBIT_

**Read-write** root attribute. Specifies the prefix to be used to name multibit instances. The
recommended value for the verification flow is CDN_MBIT_.

**Example**

Consider the following netlist after mapping and before incremental optimization:

module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
DFSF cnt_0_reg[0] (. **SDN** (resetn), .CP (clk), .D(in[0]), .Q (out[0] ));
DFCF cnt_0_reg[1] (. **CDN** (resetn), .CP (clk), .D(in[1]), .Q (out[1] ));
DFCF cnt_0_reg[2] (. **CDN** (resetn), .CP (clk), .D(in[2]), .Q (out[2] ));
DFSF cnt_0_reg[3] (. **SDN** (resetn), .CP (clk), .D(in[3]), .Q (out[3] ));
endmodule

The netlist contains two clear sequential libcells and two preset sequential libcells.

Assume the multibit_allow_async_phase_map attribute is also set to true. For the
previous netlist, that means that cells DFSF and DFCF can be combined in a multibit register
DUALDFSF.The D inputs and the Q outputs of the DFCF cell are inverted. Assume the
multibit_prefix_string attribute is set to MBIT_. The resulting netlist will look like:

module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
wire resetn, clk;
wire [3:0] in;
wire [3:0] out;
wire n_31, n_32, n_43, n_44;
DUALDFSF \MBIT_cnt_0_reg[0_1] (.SDN (resetn), .CP (clk), .D1(in[0]),
.D2 (n_31), .Q1 (out[0]), .Q2 (n_32));
**INV g5(.I (in[1]), .ZN (n_31));
INV g6(.I (n_32), .ZN (out[1]));**
DUALDFSF \MBIT_cnt_0_reg[2_3] (.SDN (resetn), .CP (clk), .D1(n_43),
.D2 (in[3]), .Q1 (n_44), .Q2 (out[3]));
**INV g23(.I (in[2]), .ZN (n_43));
INV g24(.I (n_44), .ZN (out[2]));**
endmodule


```
Elaboration and Synthesis—Root Attributes
```
January 2019 1146 Product Version 18.1

**Related Information**

**multibit_preserve_inferred_instances**

multibit_preserve_inferred_instances {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether to preserve multibit instances that are inferred
during incremental optimization. If set to true, the preserve attribute for all multibit
instances is set to size_delete_ok. This preserve setting prevents that any optimization
step down the flow breaks the multibit cells. For example, multibit tristate and combinational
cells can get optimized in many places.

**Related Information**

**multibit_preserved_net_check**

multibit_preserved_net_check {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether instances can be merged into multibit
instances if the connected nets are marked preserved. Set this attribute to true to prevent
multibit merging when any of the nets connected to the instances are marked preserved.

**Related Information**

```
Affects this command: syn_opt
```
```
Related attributes: bit_width on page 306
use_multibit_cells on page 1173
multibit_seqs_members_naming_style on page 1149
```
```
Affects this command: syn_opt
```
```
Affects this command: syn_opt
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1147 Product Version 18.1

**multibit_seqs_instance_naming_style**

multibit_seqs_instance_naming_style {concat | auto | short}

_Default_ : concat

**Read-write** root attribute. Controls the naming of inferred multibit (flops, latches and
tristates) instances. This attribute can have the following values:

**Examples**

■ Consider the following instances:

```
SCFFQXC1 I3256 (.CLK(CLK), .DATA(D1), .Q(Q1));
SCFFQXC1 I3267 (.CLK(CLK), .DATA(D2), .Q(Q2));
SCFFQXC1 I3312 (.CLK(CLK), .DATA(D3), .Q(Q3));
SCFFQXC1 I3439 (.CLK(CLK), .DATA(D4), .Q(Q4));
SCFFQXC1 I3572 (.CLK(CLK), .DATA(D5), .Q(Q5));
SCFFQXC1 I4188 (.CLK(CLK), .DATA(D6), .Q(Q6));
SCFFQXC1 I4357 (.CLK(CLK), .DATA(D7), .Q(Q7));
SCFFQXC1 I4567 (.CLK(CLK), .DATA(D8), .Q(Q8));
```
```
auto Creates the name of the multibit instance based on busses of
merged instances.
```
```
■ If the instances belong to the same bus, the name of the
multibit instance starts with the bus name followed by the
range of the merged bit-indices.
■ If the instances belong to different busses, the name of the
multibit instance contains each bus name followed by the
range of corresponding bit-indices.
concat Creates the name of the multibit instance by concatenating the
names of merged instances.
short Creates the name of the multibit instance by using the bus
name for only the first index of a multibit cell if all instances
belong to the same bus.
If the multibit instance contains single bits from different busses,
the short naming style has no effect and the concat style is
followed.
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1148 Product Version 18.1

```
❑ Using the auto setting:
set_attr multibit_seqs_instance_naming_style auto /
The multibit instances are named as follows:
SCCSGFF4QXC1 I3256_3439(.CLK (CLK), .DATA0 (D1), .DATA1 (D2),
.DATA2 (D3), .DATA3 (D4), .Q0 (Q1), .Q1 (Q2), .Q2 (Q3), .Q3 (Q4));
SCCSGFF4QXC1 I3572_4567(.CLK (CLK), .DATA0 (D5), .DATA1 (D6),
.DATA2 (D7), .DATA3 (D8), .Q0 (Q5), .Q1 (Q6), .Q2 (Q7), .Q3 (Q8));
❑ Using the concat setting:
set_attr multibit_seqs_instance_naming_style concat /
The multibit instances are named as follows:
SCCSGFF4QXC1 I3256_I3267_I3312_I3439(.CLK (CLK), .DATA0 (D1), .DATA1 (D2),
.DATA2 (D3), .DATA3 (D4), .Q0 (Q1), .Q1 (Q2), .Q2 (Q3), .Q3 (Q4));
SCCSGFF4QXC1 I3572_I4188_I4357_I4567(.CLK (CLK), .DATA0 (D5), .DATA1 (D6),
.DATA2 (D7), .DATA3 (D8), .Q0 (Q5), .Q1 (Q6), .Q2 (Q7), .Q3 (Q8));
```
■ Consider the following instances:

```
a_reg[2]
a_reg[1]
b_reg[2]
b_reg[1]
a_reg[0]
b_reg[0]
Using the short setting:
set_attr multibit_seqs_instance_naming_style short /
The multibit instances are named as follows:
CDN_MBIT_ a_reg [0]_MB_ a_reg [1]_MB_ a_reg [2]_MB _b_reg [0]
CDN_MBIT_ b_reg [1]_MB_[2]
The short naming style was not used for the first multibit instance because it contains
single bits from two different busses.
The short naming style was used for the second multibit instance because both single
bits belong to the same bus. The bus name is only shown for the first bit.
```
**Related Information**

```
Affects this command: syn_opt
Related attribute: multibit_seqs_name_concat_string on page 1150
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1149 Product Version 18.1

**multibit_seqs_members_naming_style**

multibit_seqs_members_naming_style { _list_of_strings_ }

_Default_ : "%s%d" "%s%d_reg" "%s_%d_" "%s_%d_reg" "%s[%d]" "%s[%d]_reg"

**Read-write** root attribute. Controls which single-bit sequential instances can be merged
into a multibit sequential instance during synthesis. The attribute value can contain a list of
naming styles of the single-bit instances for which the merging can be done.

**Examples**

■ To combine single bit cells a1 and a2, the following naming style must be part of the
attribute value:
set_attribute multibit_seqs_members_naming_style "%s%d" /

■ To combine single bit cells a1_reg and a2_reg, the following naming style must be part
of the attribute value:
set_attribute multibit_seqs_members_naming_style "%s%d_reg" /

■ To combine single bit cells a[1] and a[2], the following naming style must be part of
the attribute value:
set_attribute multibit_seqs_members_naming_style {%s[%d]} /

■ To add a new naming style to the current default, you can use the following commands:

```
set fmt [concat [get_attr multibit_seqs_members_naming_style /] %s%d_new]
set_attr multibit_seqs_members_naming_style $fmt /
This allows to combine single bit cells a1_new and a2_new into a multibit cell.
```
■ The following example changes the default.

```
legacy_genus:/> get_attr multibit_seqs_members_naming_style /
%s%d %s%d_reg {%s[%d]} {%s[%d]_reg}
legacy_genus:/> set_att multibit_seqs_members_naming_style {"%s%d" "%s%d_reg"
"%s[%d]"}
Setting attribute of root ’/’: ’multibit_seqs_members_naming_style’ = %s%d
%s%d_reg {%s[%d]}
```
■ To combine single bit cells, a[1]_reg and a[2]_reg, the following naming style must
be part of the attribute value:
set_attribute multibit_seqs_members_naming_style {%s[%d]_reg} /

**Related Information**

```
Affects this command: syn_opt
Affects this attribute: multibit_cells_from_different_busses on page 1141
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1150 Product Version 18.1

**multibit_seqs_name_concat_string**

multibit_seqs_name_concat_string _string_

_Default_ : _MB_

**Read-write** root attribute. Specifies the separator string to be used in the name of the
multibit sequential instance created by concatenating the names of merged instances. The
recommended values for the verification flow are _MB_ and _mb_.

**Example**

set_attribute multibit_seqs_name_concat_string _mb_ /

**Related Information**

```
Affects this command: syn_opt
Affects this attribute: multibit_seqs_instance_naming_style on page 1147
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1151 Product Version 18.1

**multibit_short_prefix_string**

multibit_short_prefix_string _string_

_Default_ : _CDN_CPX_

**Read-write** root attribute. Specifies the string to separate the base name from the indexes
of the multibit instances in those cases where the merged instances were created from the
same bus, and the multibit instance name was created using the short naming style. The
default value is recommended for the verification flow.

**Example**

Consider the following instances:

a_reg[0]
a_reg[1]
a_reg[2]

If the following attribute settings are used

set_attribute multibit_seqs_instance_naming_style short /
set_attribute multibit_short_prefix_string _CDN_CPX_ /

The multibit instance will be named as follows:

CDN_MBIT_a_reg **_CDN_CPX_** [0]_MB_[1]_MB_[2]

**Related Information**

**multibit_split_string**

multibit_split_string _string_

_Default_ : _split_

**Read-write** root attribute. Specifies the string to be used to name single bit instances when
the netlist that was read in already contains multibit cells.

```
Affects this command: syn_opt
Affects this attribute: multibit_seqs_instance_naming_style on page 1147
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1152 Product Version 18.1

When the tool merges single bit instances into a multibit instances, it keeps track of the
original names during the current session. If the tool splits the multibit cell back into single bits
in the same session, it can reuse the original names. If the merging and splitting occur in
different sessions, the original names are not stored and the tool uses this attribute value to
create the single bit names.

**Example**

Assume the following netlist was read in during the current session:

module PIPO_REGISTER_REGDIMENSION9(CLK, RSN, Inpbus, Outbus);
input CLK, RSN;
input [9:0] Inpbus;
output [9:0] Outbus;

HS65V_GSH_4SDFPQX18 \OutbusintCK_reg[0_3] (.CP (CLK), .\D[0]
(Inpbus[0]), .\D[1] (Inpbus[1]), .\D[2] (Inpbus[2]), .\D[3]
(Inpbus[3]), .TI (Outbus[0]), .TE (1’b0), .\Q[0] (Outbus[0]),
.\Q[1] (Outbus[1]), .\Q[2] (Outbus[2]), .\Q[3] (Outbus[3]));
endmodule

While performing incremental optimization the multibit cell is split again in single bit instances.
The tool uses the value of this attribute to create the single bit names. Assume the attribute
was set to _user_, the netlist written out would look like:

module PIPO_REGISTER_REGDIMENSION9(CLK, RSN, Inpbus, Outbus);
input CLK, RSN;
input [9:0] Inpbus;
output [9:0] Outbus;
wire CLK, RSN;
wire [9:0] Inpbus;
wire [9:0] Outbus;
wire UNCONNECTED, UNCONNECTED0, UNCONNECTED1, UNCONNECTED2;
SDFFX4 \OutbusintCK_reg[0_3] **_user** _0 (.CK (CLK), .D (Inpbus[0]), .SI
(Outbus[0]), .SE (1’b0), .Q (Outbus[0]), .QN (UNCONNECTED));
SDFFX4 \OutbusintCK_reg[0_3] **_user_** 1 (.CK (CLK), .D (Inpbus[1]), .SI
(Outbus[1]), .SE (1’b0), .Q (Outbus[1]), .QN (UNCONNECTED0));
SDFFX4 \OutbusintCK_reg[0_3] **_user_** 2 (.CK (CLK), .D (Inpbus[2]), .SI
(Outbus[2]), .SE (1’b0), .Q (Outbus[2]), .QN (UNCONNECTED1));
SDFFX4 \OutbusintCK_reg[0_3] **_user_** 3 (.CK (CLK), .D (Inpbus[3]), .SI
(Outbus[3]), .SE (1’b0), .Q (Outbus[3]), .QN (UNCONNECTED2));
endmodule

**Related Information**

```
Affects this command: syn_opt
Related attributes: bit_width on page 306
use_multibit_cells on page 1173
multibit_seqs_members_naming_style on page 1149
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1153 Product Version 18.1

**multibit_unused_input_value**

multibit_unused_input_value {0 |1 | none}

_Default_ : 0

**Read-write** root attribute. Specifies the value to which all unconnected input pins in the multibit
cells must be connected. By default, the unused input pins of multibit cells are connected to
constant 0. If you set the attribute to none, the input pins will be left floating.

**Related Information**

**optimize_constant_0_flops**

optimize_constant_0_flops {true | false}

_Default_ : true

**Read-write** root attribute. Allows constant 0 propagation through flip-flops.

**Related Information**

**optimize_constant_1_flops**

optimize_constant_1_flops {true | false}

_Default_ : true

**Read-write** root attribute. Allows constant 1 propagation through flip-flops.

```
Affects this command: syn_opt
Related attribute: use_multibit_cells on page 1173
```
```
Affects these commands: elaborate
syn_generic
syn_map
Affects this attribute: optimize_constant_0_seq on page 1201
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1154 Product Version 18.1

**Related Information**

**optimize_constant_feedback_seqs**

optimize_constant_feedback_seqs {true | false}

_Default_ : true

**Read-write** root attribute. Controls constant propagation through a FF with feedback. By
default, these flip-flops can be optimized, that is, replaced with a logic constant.

**Example**

Consider the following RTL:

module test(clk, a, z, z2);
input clk, a;
output z, z2;
wire clk, d;
reg z, z2, q;
assign d2 = 1'b1;
assign d = q & a;
always @(posedge clk) begin
z2 <= d2;
q <= d;
z <= q;
end
endmodule // test

Assume the following script:

set_attribute library tutorial.lib /
set_attribute information_level 9 /
read_hdl test.v
elab
#set_attribute optimize_constant_feedback_seqs false /
syn_gen
syn_map
write

```
Affects these commands: elaborate
```
```
syn_generic
syn_map
Affects this attribute: optimize_constant_1_seq on page 1202
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1155 Product Version 18.1

■ When you use the default value of the optimize_constant_feedback_seqs
attribute, the following netlist is written after mapping:
module test(clk, a, z, z2);
input clk, a;
output z, z2;
wire clk, a;
wire z, z2;
assign z2 = 1'b1;
assign z = 1'b0;
endmodule
Register q is an uninitialized flip-flop with feedback. Because the input d is the output of
an AND logic, the stable state will be constant 0. When both the
optimize_constant_feedback_seqs root attribute and the
optimize_constant_feedback_seq instance attribute for q_reg are set to true,
q_reg is replaced with constant 0.

■ When you set the optimize_constant_feedback_seqs attribute to false, the
following netlist is written after mapping:
module test(clk, a, z, z2);
input clk, a;
output z, z2;
wire clk, a;
wire z, z2;
wire n_0, n_1, q;
assign z2 = 1'b1;
fflopd q_reg(.CK (clk), .D (n_1), .Q (q));
inv1 g27(.A (n_0), .Y (n_1));
nand2 g28__7837(.A (q), .B (a), .Y (n_0));
fflopd z_reg(.CK (clk), .D (q), .Q (z));
endmodule
In this case, the q_reg (with feedback loop) is not replaced by a constant.

**Related Information**

```
Affects these commands: elaborate
syn_generic
syn_map
Affects this attribute: optimize_constant_feedback_seq on page 1202
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1156 Product Version 18.1

**optimize_constant_latches**

optimize_constant_latches {true | false}

_Default_ : true

**Read-write** root attribute. When set to true, a latch whose output never changes is
replaced by the corresponding constant value.

**Related Information**

**optimize_merge_flops**

optimize_merge_flops {true | false}

_Default_ : true

**Read-write** root attribute. Controls merging of equivalent flops. Set this attribute to false
to prevent merging.

**Related Information**

```
Affects these commands: elaborate
syn_generic
syn_map
Affects this attribute: optimize_constant_0_seq on page 1201
optimize_constant_1_seq on page 1202
```
```
Affects these commands: syn_generic
syn_map
write_hdl -lec
Affects this attribute: optimize_merge_seq on page 1203
Related attribute: optimize_merge_latches on page 1157
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1157 Product Version 18.1

**optimize_merge_latches**

optimize_merge_latches {true | false}

_Default_ : true

**Read-write** root attribute. Controls merging of equivalent latches. Set this attribute to
false to prevent merging.

**Related Information**

**optimize_net_area**

optimize_net_area {true | false}

_Default_ : true

**Read-write** root attribute. Controls optimization of the net area during global mapping and
incremental optimization. By default, optimization tries to minimize the total area (the sum of
the cell and net area). If this attribute is set to false, only the cell area will be minimized,
which reduces the cell area at the cost of higher net area.

**Related Information**

```
Affects these commands: syn_generic
syn_map
write_hdl -lec
Affects this attribute: optimize_merge_seq on page 1203
Related attribute: optimize_merge_flops on page 1156
```
```
Affects these commands: syn_map
syn_opt
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1158 Product Version 18.1

**optimize_seq_x_to**

optimize_seq_x_to {0 | 1}

_Default:_ 0

**Read-write** root attribute. Allows the propagation of the specified constant value ( 0 or 1 )
through flops/latches when they are in dont care (x) state.

**partition_based_synthesis**

partition_based_synthesis {true | false}

**Read-write** root attribute. Controls the partition-based synthesis flow.

**Note:** Setting this attribute to false can significantly impact the runtime.

**pbs_db_directory**

pbs_db_directory _string_

_Default_ :.

**Read-write** root attribute. Specifies the directory where partition-based synthesis can write
temporary files.

**pbs_load_lib_in_group_of**

pbs_load_lib_in_group_of _integer_

_Default_ : 0

**Read-write** root attribute. Specifies the number of background servers on which the
libraries can be loaded in parallel.

This attribute is useful for machines with multiple CPUs but small memory using localhost to
run super-thread jobs. Since some memory is freed up after reading in libraries, it can prevent
Genus from using too much memory at one time.


```
Elaboration and Synthesis—Root Attributes
```
January 2019 1159 Product Version 18.1

**Example**

Assume you have 8 background servers. If you set the value of the
pbs_load_lib_in_group_of attribute to 4, library loading will happen in parallel for the
first four servers, and when the call to these four servers is complete, library loading will
happen on the next four servers.

**print_ports_nets_preserved_for_cb**

print_ports_nets_preserved_for_cb {false | true}

_Default_ : false

**Read-write** root attribute. Prints nets and hierarchical pins involved in combinational loops
that were preserved for verification.

**Related Information**

**propagate_constant_from_timing_model**

propagate_constant_from_timing_model {true | false}

_Default:_ true

**Read-write** root attribute. Controls constant propagation from timing model instances.

If your design contains instances of timing models whose output function is defined as
constant 0 or 1, you must indicate whether Genus can propagate the constant. If you set the
attribute to false, constants will not be propagated.

**Related Information**

```
Related attribute: cb_preserve_ports_nets on page 1051
```
```
Affects these commands: syn_generic
syn_map
Related attribute: (instance) propagate_constant_from_timing_model on
page 1205
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1160 Product Version 18.1

**proto_feasible_target**

proto_feasible_target {false | true}

_Default_ : false

**Read-write** root attribute. Enables support for incomplete SDC constraints. When enabled,
the mapper ignores huge negative slack endpoints in the target computation and
optimization.

```
Important
```
```
This feature is currently available as a limited access feature.
```
**Related Information**

**proto_feasible_target_adjust_slack_pct**

proto_feasible_target_adjust_slack_pct _integer_

_Default_ : 100

**Read-write** root attribute. Specifies the percentage of slack value to be used as positive
adjust value in path_adjust exceptions.

**Note:** This attribute has only effect if the proto_feasible_target attribute was enabled.

**Related Information**

**proto_feasible_target_threshold**

proto_feasible_target_threshold _float_

_Default_ : no_value

**Read-write** root attribute. Specifies the minimum threshold delay for which path_adjust
should be applied.

**Note:** This attribute has only effect if the proto_feasible_target attribute was enabled.

```
Affects this command: syn_map
```
```
Affects this command: syn_map
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1161 Product Version 18.1

**Related Information**

**proto_feasible_target_threshold_clock_pct**

proto_feasible_target_threshold_clock_pct _integer_

_Default_ : 75

**Read-write** root attribute. Specifies the slack to clock period percentage for which
path_adjust should be applied.

**Note:** This attribute has only effect if the proto_feasible_target attribute was enabled.

**Related Information**

**proto_hdl**

proto_hdl {false | true}

_Default_ : false

**Read-write** root attribute. Enables support for incomplete HDL.

```
Important
```
```
This feature is currently available as a limited access feature.
```
**Related Information**

```
Affects this command: syn_map
```
```
Affects this command: syn_map
```
```
Affects this command: elaborate
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1162 Product Version 18.1

**remove_assigns**

remove_assigns {false | true}

_Default_ : false

**Read-write** root attribute. Determines whether assign statements should be replaced with
buffers or inverters in the netlist.

When this attribute is set to true, the generated netlist will not contain any assign
statements. Depending on the availability of cells in the library, and the settings of the
set_remove_assign_options command, the assign statements might be replaced with
buffers or inverters.

**Examples**

For the following examples, assume the following constant assignments in the RTL code:

assign out1 = 1’b0;
assign out2 = 1’b0;

■ If the remove_assigns attribute us set to false, the netlist will remain unchanged.

■ If the remove_assigns attribute us set to true, the netlist will look like:

```
BUFX1 rm_assigns_buf_q3(.A (1’b0), .Y (out1));
BUFX1 rm_assigns_buf_q3(.A (1’b0), .Y (out2));
```
**Related Information**

**retime_async_reset**

retime_async_reset {true | false}

_Default_ : true

**Read-write** root attribute. Specifies whether registers with asynchronous set or reset
signals should be retimed. Registers with both asynchronous set and reset signals will not be
retimed regardless of this attribute’s value.

```
Affects this command: syn_opt
Affected by this command: set_remove_assign_options
Affects this attribute: use_tiehilo_for_const on page 1178
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1163 Product Version 18.1

**Example**

The following example specifies that all asynchronous registers with set or reset signals
should be considered for retiming:

legacy_genus:/> set_attribute retime_async_reset true /
...
legacy_genus:/> retime -min_delay

**Related Information**

**retime_effort_level**

retime_effort_level {medium | low | high}

_Default_ : medium

**Read-write** root attribute. Controls the optimizations used during retiming.

Using the default effort ensures that the design can be verified with the Conformal® Logical
Equivalence Checker using the default flow. Using high effort causes the tool to use
optimization techniques which could trade off better QoR against ease of formal verification.

**Related Information**

```
Affects these commands: retime
syn_generic
Related attributes: dont_retime on page 1191
(design) retime on page 1265
(subdesign) retime on page 1265
retime_optimize_reset on page 1164
```
```
Affects these commands: retime
syn_generic
write_do_lec
Related attributes: dont_retime on page 1191
(design) retime on page 1265
(subdesign) retime on page 1265
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1164 Product Version 18.1

**retime_move_mux_loop_with_reg**

retime_move_mux_loop_with_reg {true | false}

_Default_ : true

**Read-write** root attribute. Directs retiming to maintain the mux-feedback loop for a flop with
the flop itself during the retiming moves. This implies that retiming cannot separate the mux
loop and move logic through the feedback loop.

**Related Information**

**retime_optimize_reset**

retime_optimize_reset {false | true}

_Default_ : false

**Read-write** root attribute. Specifies whether the asynchronous reset signals of registers
should be optimized during retiming optimization. If set to true, any asynchronous reset
signal that can be eliminated while preserving the functionality of the logic will be removed.
That is, the reset will be dropped if the computation results in a dont_care value.

**Example**

The following example specifies that all reset signals of registers should be optimized during
retiming:

set_attribute retime_optimize_reset true /
..
retime -min_area

**Related Information**

```
Affects these commands: retime
syn_generic
Related attributes: dont_retime on page 1191
(design) retime on page 1265
(subdesign) retime on page 1265
```
```
Affects these commands: retime
syn_generic
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1165 Product Version 18.1

**retime_reg_naming_suffix**

retime_reg_naming_suffix _string_

_Default_ : _reg

**Read-write** root attribute. Marks those registers that were moved due to retiming
optimization with the specified suffix.

**Example**

The following example instructs Genus to add the _retimed_reg suffix to all registers that
are moved during retiming optimization:

legacy_genus:/> set_attribute retime_reg_naming_suffix _retimed_reg
Setting attribute of root /: ’retime_reg_naming_suffix’ = _retimed_reg

The affected registers could look like the following example:

(n_124)); D_F_LPH0002_H retime_16_reg(.E (ck), .D (n_118), .L2N (n_159)); INVERT_J
g48(.A (n_167), .Z (n_119)); D_F_LPH0001_E retime_17_reg(.E (ck), .D (n_118), .L2
(n_158)); D_F_LPH0002_E retime_8_reg(.E (ck), .D (n_112), .L2N (n_165)); INVERT_H
g52(.A (n_116), .Z (n_117)); INVERT_H g55(.A (n_104), .Z (n_115));

**Related Information**

```
Related attributes: dont_retime on page 1191
(design) retime on page 1265
(subdesign) retime on page 1265
retime_async_reset on page 1162
```
```
Affects these commands: retime
syn_generic
Related attributes dont_retime on page 1191
(design) retime on page 1265
(subdesign) retime on page 1265
retime_async_reset on page 1162
retime_original_registers on page 1361
trace_retime on page 1206
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1166 Product Version 18.1

**retime_verification_flow**

retime_verification_flow {true | false}

_Default:_ true

**Read-write** root attribute. Enables the retiming verification with the Conformal® Logical
Equivalence Checker. Set this attribute to true before you use the syn_generic or retime
command.

**Related Information**

**retiming_clocks**

retiming_clocks _clocks_

**Read-write** root attribute. Specifies to perform retiming on the registers clocked by the
specified clocks.

**Related Information**

```
Affects these commands: retime
syn_generic
Related attributes dont_retime on page 1191
(design) retime on page 1265
(subdesign) retime on page 1265
retime_async_reset on page 1162
retime_original_registers on page 1361
trace_retime on page 1206
```
```
Affects these commands: retime
syn_generic
Affected by these attributes: dont_retime on page 1191
(design) retime on page 1265
(subdesign) retime on page 1265
Related attributes: retime_async_reset on page 1162
retime_original_registers on page 1361
trace_retime on page 1206
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1167 Product Version 18.1

**segregate_summary_enable**

segregate_summary_enable {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether the super-thread summary information for the
individual sessions of the background servers is calculated and printed in the logfile. By
default, the background servers are shut down for each individual session and the information
will not be calculated.

**st_launch_wait_time**

st_launch_wait_time _integer_

_Default_ : 10

**Read-write** root attribute. Specifies the maximum wait time (in minutes) before launching
super-thread processes.

If all required resources (specified by the max_cpus_per_server and
super_thread_servers attributes) can be obtained before the specified wait time is
finished, Genus will start the synthesis job. If not, Genus will start with the resources that are
available at the end of the wait time.

The longer the waiting time, the better the chance you have to obtain all required resources.
You are encouraged to change this value according to your resource conditions.

**stop_at_iopt_state**

stop_at_iopt_state _integer_

**Read-write** root attribute. Specifies the state (integer) at which incremental optimization
stopped. If you use the cntrl-c key sequence in the middle of incremental optimization,
Genus will stop, bring you back to the Genus command line, and issue a warning message
with an IOPT state. Next time you enter a Genus session (with the same commands,
constraints, script, etc. that preceded the cntrl-c halt) you can use specify the IOPT state
at which you stopped with the stop_at_iopt_state attribute. Genus will continue with the
netlist it had generated at the specified state.

**Related Information**

```
Affects this command: syn_opt
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1168 Product Version 18.1

**support_serial_scanin_multibit_cell**

support_serial_scanin_multibit_cell {false | true}

_Default_ : false

**Read-write** root attribute. Determines whether to support a multi-bit serial scan cell as
multi-bit cell when only the scan input of the first bit is specified as a scan input pin
(test_scan_in) while the scan input of all other bits are internal nodes.

**syn_generic_effort**

syn_generic_effort {medium | low | high | express}

_Default_ : medium

**Read-write** root attribute. Specifies the optimization effort to use for the syn_generic
command. The express value provides early feasibility analysis by performing quick
synthesis of the design.

**Related Information**

**syn_global_effort**

syn_global_effort {none | low | medium | high | express}

_Default_ : none

**Read-write** root attribute. Specifies the global effort to use for all synthesis commands. By
default (attribute is set to none), the values of the syn_generic_effort,
syn_map_effort and syn_opt_effort attributes are used, otherwise the value of this
attribute overrides the individual settings of the syn_generic_effort, syn_map_effort
and syn_opt_effort attributes. The express value provides early feasibility analysis by
performing quick synthesis of the design.

**Related Information**

```
Affects this command: syn_generic
```
```
Affects this commands: syn_generic
syn_map
syn_opt
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1169 Product Version 18.1

**syn_map_effort**

syn_map_effort {high | low | medium | express}

_Default_ : high

**Read-write** root attribute. Specifies the optimization effort to use for the syn_map
command. The express value provides early feasibility analysis by performing quick
synthesis of the design.

**Related Information**

**syn_opt_effort**

syn_opt_effort {high | low | medium | express | extreme |none}

_Default_ : high

**Read-write** root attribute. Specifies the optimization effort to use for the syn_opt
command.

Setting the effort to express provides early feasibility analysis by performing quick
synthesis of the design.

Setting the effort to extreme invokes rigorous incremental optimization to achieve the best
QoR (timing and area). Due to the iterative nature of the algorithms, this value will have an
impact on the run-time.

**Related Information**

**tns_critical_range**

tns_critical_range _delay_

_Default_ : 0.0

**Read-write** root attribute. When set to a positive value, logic structuring will treat paths with
a slack within the specified range from the worst negative slack (WNS) as critical paths to help
optimizing the total negative slack (TNS).

```
Affects this command: syn_map
```
```
Affects this command: syn_opt
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1170 Product Version 18.1

**Related Information**

**tns_opto**

tns_opto {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether timing slack is optimized only on the most
critical path or also on other paths with negative slack.

By default, the syn_map command focuses on the critical path to produce a smaller design.
When the critical path has negative slack, other near critical paths can also be relaxed to
recover area.

When the tns_opto attribute is set to true, it forces the tool to consider all the endpoints
for the optimization. The appropriate weight is given to the slack of each endpoint during the
optimization. More drastic area recovery is not performed on violating paths to prevent
worsening the total negative slack (TNS).

**Related Information**

```
Affects this command: syn_map
```
```
Affects these commands: syn_map
syn_opt
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1171 Product Version 18.1

**uniquify_naming_style**

uniquify_naming_style _string_

_Default_ : %s_%d

**Read-write** root attribute. Specifies the naming style of uniquified subdesigns. This
attribute must be set before issuing the elaborate command, otherwise the attribute value
will not be honored.

**Note:** This attribute is supported in the RTL flow and the structural flow.

**Example**

In the following example, the top module is named sable_top. The submodule name is
sable_sub. The default naming style of %s_%d will cause the uniquified submodule to be
named sable_sub_1.

legacy_genus:> edit_netlist uniquify sable_top
legacy_genus:> ls /designs/sable_top/subdesigns/
./ sable_sub/ sable_sub_1/

The naming style has now been changed to %s_uniqued_%d:

legacy_genus:/> set_attribute uniquify_naming_style %s_uniqued_%d
legacy_genus:/> elaborate
legacy_genus:/> edit_netlist uniquify sable_top
legacy_genus:/> ls /designs/sable_top/subdesigns/
./ sable_sub/ sable_sub_uniqued_1

**Related Information**

```
Related command: edit_netlist uniquify
read_netlist
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1172 Product Version 18.1

**use_compatibility_based_grouping**

use_compatibility_based_grouping {true | false}

_Default_ : true

**Read-write** root attribute. Controls the mapping of single-bit sequential, combinational, and
tristate cells into multibit cells based on common control signals.

By default, the tool will create groups of compatible single-bit cells that have common control
signals. Merging is only done within a group of compatible cells.

**Related Information**

**use_main_cell_output_function_for_test_cell**

use_main_cell_output_function_for_test_cell {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether to ignore the test_cell functionality and use the
main cell functionality for DFT sequential cells when there is a discrepancy between the
main-cell function and the test_cell function or when the test_cell function is missing. When
the attribute is disabled, and the test_cell group has no function, only the main-cell function
is used and the cell is treated as a non-scan cell.

**use_max_cap_lut**

use_max_cap_lut {true|false}

_Default_ : true

**Read-write** root attribute. Controls the use of frequency-based max_cap lookup table
values from the library for design rule verification. By default, the use of frequency-based
max_cap lookup table values is enabled.

**Related Information**

```
Affects this command: syn_opt
```
```
Affects this command: report design_rules
Related attribute: timing_library_lookup_drv_per_frequency on page 793
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1173 Product Version 18.1

**use_multibit_cells**

use_multibit_cells {false | true}

_Default_ : false

**Read-write** root attribute. If set to true, single-bit cells are mapped to an appropriate
multibit cell from the technology library.

For example, four single-bit flops:

ff_reg[0] ff_reg[1] ff_reg[2] ff_reg[3]

can be merged into one four-bit flop

ff_reg[0_3]

Single-bit cells that can be merged include: flip-flops, latches, tristate buffers, combinatorial
cells, isolation cells and level-shifter cells.

When merging flops, the shared input is the clock line. When merging latches, the shared
input is the gate line. When merging tri-state cells, the shared input is the enable line.

**Note:** Multibit cell inferencing is performed during the mapping stage. While cells that are
marked unusable by Genus cannot be used during mapping, they can be used during
incremental optimization.

This attribute controls both logical and physical-aware multibit mapping. If the design is placed,
physical-aware multibit mapping is performed, otherwise logical multibit mapping is performed.

**Related Information**

```
Affects these commands: syn_map
syn_opt
Affects these attributes: force_merge_combos_into_multibit_cells on page 1064
force_merge_seqs_into_multibit_cells on page 1065
use_multibit_combo_cells on page 1174
use_multibit_seq_and_tristate_cells on page 1176
Affected by this attribute: multibit_seqs_members_naming_style on page 1149
Related attributes: bit_width on page 306
multibit_cells_from_different_busses on page 1141
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1174 Product Version 18.1

**use_multibit_combo_cells**

use_multibit_combo_cells {false | true}

_Default_ : false

**Read-write** root attribute. Controls the mapping of single-bit combinational cells to
appropriate multibit combinational cells from the technology library.

By default, this attribute inherits the last setting of the use_multibit_cells attribute, but
you can explicitly override this setting to enable or disable combinational cell mapping.

**Note:** Multibit cell inferencing is performed during incremental optimization rather than during
the mapping stage. While cells that are marked unusable by Genus cannot be used during
mapping, they can be used during incremental optimization.

**Example**

legacy_genus:/> get_attr use_multibit_cells
false
legacy_genus:/> get_attr use_multibit_combo_cells
false
legacy_genus:/> set_attr use_multibit_cells true /
Setting attribute of root ’/’: ’use_multibit_cells’ = true
legacy_genus:/> get_attr use_multibit_combo_cells
true
legacy_genus:/> set_attr use_multibit_combo_cells false /
Setting attribute of root ’/’: ’use_multibit_combo_cells’ = false
legacy_genus:/> set_attr use_multibit_cells true /
Setting attribute of root ’/’: ’use_multibit_cells’ = true
legacy_genus:/> get_attr use_multibit_combo_cells
true

**Related Information**

```
Affects this command: syn_opt
Affected by this attribute: use_multibit_cells on page 1173
Related attribute: bit_width on page 306
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1175 Product Version 18.1

**use_multibit_iso_cells**

use_multibit_iso_cells {false | true}

_Default_ : false

**Read-write** root attribute. Controls the mapping of single-bit isolation cells to appropriate
multibit isolation cells from the technology library.

By default, this attribute inherits the last setting of the use_multibit_cells attribute, but
you can explicitly override this setting to enable or disable isolation cell mapping.

**Note:** Multibit cell inferencing is performed during incremental optimization rather than during
the mapping stage. While cells that are marked unusable by Genus cannot be used during
mapping, they can be used during incremental optimization.

**Example**

legacy_genus:/> get_attr use_multibit_cells
false
legacy_genus:/> get_attr use_multibit_iso_cells
false
legacy_genus:/> set_attr use_multibit_cells true /
Setting attribute of root ’/’: ’use_multibit_cells’ = true
legacy_genus:/> get_attr use_multibit_iso_cells
true
legacy_genus:/> set_attr use_multibit_iso_cells false /
Setting attribute of root ’/’: ’use_multibit_iso_cells’ = false
legacy_genus:/> set_attr use_multibit_cells true /
Setting attribute of root ’/’: ’use_multibit_cells’ = true
legacy_genus:/> get_attr use_multibit_iso_cells
true

**Related Information**

```
Affects this command: syn_opt
Affected by this attribute: use_multibit_cells on page 1173
Related attribute: bit_width on page 306
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1176 Product Version 18.1

**use_multibit_seq_and_tristate_cells**

use_multibit_seq_and_tristate_cells {false | true}

_Default_ : false

**Read-write** root attribute. Controls the mapping of single-bit sequential and tristate cells to
appropriate multibit cells from the technology library.

By default, this attribute inherits the last setting of the use_multibit_cells attribute, but
you can explicitly override this setting to enable or disable sequential and tristate cell mapping.

**Note:** Multibit cell inferencing is performed during incremental optimization rather than during
the mapping stage. While cells that are marked unusable by Genus cannot be used during
mapping, they can be used during incremental optimization.

**Example**

legacy_genus:/> get_attr use_multibit_cells
false
legacy_genus:/> get_attr use_multibit_seq_and_tristate_cells
false
legacy_genus:/> set_attr use_multibit_cells true /
Setting attribute of root ’/’: ’use_multibit_cells’ = true
legacy_genus:/> get_attr use_multibit_seq_and_tristate_cells
true
legacy_genus:/> set_attr use_multibit_seq_and_tristate_cells false /
Setting attribute of root ’/’: ’use_multibit_seq_and_tristate_cells’ = false
legacy_genus:/> set_attr use_multibit_cells true /
Setting attribute of root ’/’: ’use_multibit_cells’ = true
legacy_genus:/> get_attr use_multibit_seq_and_tristate_cells
true

**Related Information**

**use_nextstate_type_only_to_assign_sync_ctrls**

use_nextstate_type_only_to_assign_sync_ctrls {false | true}

_Default_ : false

**Read-write** root attribute. Forces the tool to use the nextstate_type .lib pin attribute
(when available in the library) to assign synchronous control pins.

```
Affects this command: syn_opt
Affected by this attribute: use_multibit_cells on page 1173
Related attribute: bit_width on page 306
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1177 Product Version 18.1

By default, the tool uses the nextstate_type .lib pin attribute along with some heuristics
based on pin names to assign synchronous control pins.

**Related Information**

**use_scan_seqs_for_non_dft**

use_scan_seqs_for_non_dft {true|false|degenerated_only}

_Default_ : true

**Read-write** root attribute. Controls the mapping of registers to scan flip-flops for functional
purposes. This attribute can have the following values:

**Note:** A flop can only be mapped to scan for DFT if you run the check_dft_rules
command and the flop passes the DFT rules check or if prior to mapping, you set the
dft_scan_map_mode design attribute to force_all.

**Related Information**

```
Affects these commands: syn_map
syn_opt
Affects this attribute: sync_clear_pins on page 334
```
```
degenerated_only Allows mapping to scan flip-flops with the scan-related pins tied
off (also known as degenerated scan flops).
This value is typically used when only scan flop library cells are
available for use during technology mapping.
false Avoids mapping to scan flip-flops for functional use.
This value is typically used when the flip-flops will be mapped to
scan for DFT by setting the dft_scan_map_mode attribute to
either force_all or tdrc_pass.
true Allows registers not targeted for DFT to be mapped to scan
flip-flops for functional use.
```
```
Affects these commands: syn_map
syn_opt
Related attributes: dft_mapped on page 1585
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1178 Product Version 18.1

**use_tiehilo_for_const**

use_tiehilo_for_const {none | duplicate | unique}

_Default_ : none

**Read-write** root attribute. Determines whether a constant assignment should be replaced
with a tie cell in the netlist. The attribute can have the following values:

**Note:** When tie-cell insertion is done as part of incremental optimization, hierarchical
constant connected pins which are not used inside the module are by default skipped during
insertion of tie high and tie low cells. If you use the insert_tiehilo_cells command to
insert tie high and tie low cells, these hierarchical pins are not skipped by default and you can
use the -skip_unused_hier_pins option to skip them.

**Examples**

For the following examples, assume the following constant assignments in the RTL code:

assign out1 = 1’b0;
assign out2 = 1’b0;

In addition, assume the remove_assigns attribute is set to false.

■ If the use_tiehilo_for_const attribute us set to none, the netlist will remain
unchanged.

■ If the use_tiehilo_for_const attribute us set to duplicate, the netlist will look
like:
TIELO tie_0_cell(.Y (out1));
TIELO tie_0_cell(.Y (out2));

```
dft_scan_map_mode on page 1569
```
```
duplicate Allows each constant assignment to be replaced with a tie cell.
```
```
none Prevents the replacement of constants in the netlist with tie
cells.
unique Allows only one unique tie cell in the netlist. Treatment of the
remaining constant assignments depends on settings of the
remove_assigns attribute and the command.
```

```
Elaboration and Synthesis—Root Attributes
```
January 2019 1179 Product Version 18.1

■ If the use_tiehilo_for_const attribute us set to unique, the netlist will look like:

```
TIELO tie_0_cell(.Y (out1));
assign out2 = out1;
```
**Related Information**

```
Affects these commands: syn_map
syn_opt
Affected by this command: set_remove_assign_options
Affected by these attribute: ignore_preserve_in_tiecell_insertion on page 1127
remove_assigns on page 1162
```

```
Elaboration and Synthesis—Design Attributes
```
January 2019 1180 Product Version 18.1

**Design Attributes**

Contain information about the specified design.

➤ To set a design attribute, type

```
set_attribute attribute_name attribute_value /designs/ design
or
set_attribute attribute_name attribute_value [find /des* -design name ]
```
➤ To get a design attribute value, type

```
get_attribute attribute_name design
```
**control_logic_optimization**

control_logic_optimization {inherited | none | basic | advanced}

_Default_ : inherited

**Read-write** design attribute. Controls the optimization of control logic (described in the RTL
through conditional constructs like case statements, if-then-else statements, conditional
selects, and so on) in the design during generic synthesis. You can specify any of the
following values:

**Note:** All control optimization transformations are verifiable. The advanced transformations
might result in better QoR but can also increase the runtime. For best results, set this attribute
after you have elaborated the design, but before generic synthesis.

**Related Information**

```
inherited Inherits the value from the control_logic_optimization
root attribute.
advanced Applies advanced level optimization
basic Applies basic optimization.
none Turns off optimization.
```
```
Affects this command: syn_generic
Related attributes: (root) control_logic_optimization on page 1052
(subdesign) control_logic_optimization on page 1254
```

```
Elaboration and Synthesis—Design Attributes
```
January 2019 1181 Product Version 18.1

**delete_unloaded_seqs**

delete_unloaded_seqs {inherited | false | true}

_Default_ : inherited

**Read-write** design attribute. Controls the deletion of unloaded sequential instances in the
design. You can specify one of the following values:

**Related Information**

**dont_use_base_cell_set**

dont_use_base_cell_set _base_cell_set_

**Read-write** design attribute. Specifies not to use libcells from the set during synthesis and
optimization of the design. The tool can still use some of these libcells if there are no other
libcells available to synthesize the design.

**Related Information**

```
false Prevents the deletion of unloaded sequential instances.
inherited Inherits the value from the delete_unloaded_seqs root
attribute.
true Removes flip-flops and logic if they are not transitively fanning
out to output ports.
```
```
Affects these commands: syn_generic
syn_map
Affected by these attributes: (root) delete_unloaded_seqs on page 1054
Related attributes: (root) delete_unloaded_insts on page 1054
(subdesign) delete_unloaded_insts on page 1255
(subdesign) delete_unloaded_seqs on page 1256
hdl_preserve_unused_registers on page 1106
```
```
Affects these commands: syn_generic
syn_map
syn_opt
```

```
Elaboration and Synthesis—Design Attributes
```
January 2019 1182 Product Version 18.1

**dp_csa**

dp_csa {inherited | basic | none}

_Default_ : inherited

**Read-write** design attribute. Controls the carry-save adder (CSA) transformations in within
the design. You can specify one of the following values:

**Related Information**

**dp_rewriting**

dp_rewriting {inherited | none | basic | advanced}

_Default_ : inherited

**Read-write** design attribute. Controls how the datapath rewriting optimization occurs when
performing syn_gen with high effort. If the value of this attribute is inherited, the effort
level of the optimization on the design will be identical to (“inherited from”) the effort specified
at the root.

```
Affects these attributes: (instance) dont_use_base_cell_set on page 1192
```
```
basic Applies basic transformation.
inherited Inherits the value from the dp_csa root attribute.
none Turns off CSA transformation.
```
```
Affects this command: syn_generic
Related attributes: (root) dp_csa on page 1057
(subdesign) dp_csa on page 1257
```
```
inherited Inherits the value from the dp_rewriting root attribute.
```
```
advanced Applies advanced level optimization
basic Applies basic optimization.
none Turns off optimization.
```

```
Elaboration and Synthesis—Design Attributes
```
January 2019 1183 Product Version 18.1

**Related Information**

**dp_sharing**

dp_sharing {inherited | none | basic | advanced}

_Default_ : inherited

**Read-write** design attribute. Controls how datapath resource sharing occurs on the
design when performing syn_gen with high effort. By default, the effort level of the
optimization on the design will be identical to (“inherited from”) the effort specified at the root.

**Example**

The following command sets the level of RTL sharing transformations to basic:

legacy_genus:/> set_attribute dp_sharing basic /designs/test

**Related Information**

```
Affects this command: syn_generic
Related attributes: (root) dp_rewriting on page 1058
(subdesign) dp_rewriting on page 1257
```
```
inherited Inherits the value from the dp_sharing root attribute.
advanced Applies advanced level optimization
basic Applies basic optimization.
none Turns off optimization.
```
```
Affects this command: syn_generic
Related attributes: (root) dp_sharing on page 1058
(subdesign) dp_sharing on page 1258
```

```
Elaboration and Synthesis—Design Attributes
```
January 2019 1184 Product Version 18.1

**dp_speculation**

dp_speculation {inherited | basic | none}

_Default_ : inherited

**Read-write** design attribute. Controls RTL speculation (unsharing) transformations within
a particular design.

By default, the design attribute inherits the value of the dp_speculation root attribute

When the dp_speculation attribute is set to none, no RTL speculation (unsharing)
transformations are done.

When the dp_speculation attribute is set to basic, but the dp_analytical_opt
attribute is set to off, speculation transformations are performed when synthesis is
performed with the syn_generic_effort attribute set to high. In this case, speculation
can only be applied to operators driven by a single MUX.

When the dp_speculation attribute is set to basic, and the dp_analytical_opt
attribute is set to standard or extreme, speculation can be applied to operators driven by
a chain of MUXES. In this case, speculation is independent of the syn_generic_effort
setting.

**Example**

The following command turns off RTL speculation transformations within design test:

legacy_genus:/> set_attribute dp_speculation none [find /designs -design test]

**Related Information**

```
Affects this command: syn_generic
Affected by these attributes: dp_analytical_opt on page 1056
syn_generic_effort on page 1168
Related attributes: (root) dp_speculation on page 1059
(subdesign) dp_speculation on page 1259
```

```
Elaboration and Synthesis—Design Attributes
```
January 2019 1185 Product Version 18.1

**hdl_cw_list**

hdl_cw_list **{{** _language library component_ **}** ... **}**

**Read-write** design attribute. Returns a Tcl list of Tcl lists. There can be as many Tcl lists
as there are types of Chipware components in the top module. Each Tcl list contains three
elements:

■ The _language_ of the module in which the ChipWare component is instantiated

■ The name of the ChipWare _library_ that contains the ChipWare component

■ The name of the ChipWare _component_

**Note:** Each ChipWare component used in the design appears just once in the hdl_cw_list
attribute, no matter how many times it is instantiated.

**Example**

In the following example, component DW01_add is instantiated in design test, a
Verilog-2001 design.

legacy_genus:/designs/test> get_attribute hdl_cw_list
{-v2001 DW01 DW01_add}

**Related Information**

```
Affected by this command: elaborate
Related attribute: (subdesign) hdl_cw_list
```

```
Elaboration and Synthesis—Design Attributes
```
January 2019 1186 Product Version 18.1

**preserve**

preserve {false | true | const_prop_delete_ok | const_prop_size_delete_ok
| delete_ok | map_size_ok | size_ok | size_delete_ok}

_Default_ : false

**Read-write** design attribute. Controls the optimization of the design. You can set the
following options:

```
const_prop_delete_ok Allows deleting a mapped subdesign and its instances,
and constant propagation through the mapped
subdesign and its instances, but not resizing, renaming
or remapping.
const_prop_size_delete_ok Allows deleting and resizing a mapped subdesign and
its instances, or constant propagation through a
mapped subdesign and its instances, but not renaming
or remapping.
delete_ok Allows deleting a mapped subdesign or child instance
during optimization, but not resizing, renaming, or
remapping it.
false Allows logic changes to any object in the design during
optimization.
map_size_ok Allows resizing, unmapping, and remapping of a
mapped sequential instance during optimization, but not
renaming or deleting it.
size_delete_ok Allows resizing or deleting a mapped subdesign or child
instance during optimization, but not renaming or
remapping it.
size_ok Allows resizing a mapped subdesign or child instance
during optimization, but not deleting, renaming, or
remapping it.
true Prevents logic changes to any object in the design
during optimization.
```

```
Elaboration and Synthesis—Design Attributes
```
January 2019 1187 Product Version 18.1

**Related Information**

**retime**

retime {false | true}

_Default_ : false

**Read-write** design attribute. Marks the specified design to be retimed during synthesis.
This attribute must be set after the elaborate command but before the syn_generic
command.

**Example**

The following marks the m1 design for retiming:

legacy_genus:/> set_attribute retime true [find / -design m1]
Setting attribute of m1: ’retime’ = true

**Related Information**

```
Affects these commands: syn_generic
```
```
syn_map
syn_opt
Affects these attributes: (instance) preserve on page 1204
(net) preserve on page 1233
(pin) preserve on page 1242
(subdesign) preserve on page 1264
```
```
Affects this command: syn_generic
Affected by these commands: dont_retime on page 1191
retime_hard_region on page 1265
retime_reg_naming_suffix on page 1165
Related attribute: (subdesign) retime on page 1265
```

```
Elaboration and Synthesis—Design Attributes
```
January 2019 1188 Product Version 18.1

**retime_period_percentage**

retime_period_percentage _float_

_Default_ : 1.0

**Read-write** design attribute. Adjusts the clock period in retiming. You can use this for a
tradeoff between delay, area, and sequential count. For example, to be more conservative
during retiming you can set the attribute to 0.9. This would mean on a 1 ns clock, 0.9 ns would
be taken as a constraint for retiming.

**Related Information**

```
Affects these commands: retime
syn_generic
Related attribute: (subdesign) retime_period_percentage on page 1266
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1189 Product Version 18.1

**Instance Attributes**

Contain information about a combinational, sequential, or hierarchical instance in the
specified design. Instance objects are found in the instances_comb, instances_seq,
and instances_hier directories.

➤ To set an instance attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -instance name ]
```
➤ To get an instance attribute value, type

```
get_attribute attribute_name [find /des*/ design -instance name ]
```
**allow_seq_in_out_phase_opto**

allow_seq_in_out_phase_opto {true | false}

_Default_ : true

**Read-write** instance attribute. Controls whether phase inversion is allowed on sequential
gates during global mapping. By default, phase inversion is allowed.

**Related Information**

```
Affects this command: syn_map
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1190 Product Version 18.1

**dont_merge_multibit**

dont_merge_multibit {false | true}

_Default_ : false

**Read-write** instance attribute. Controls whether the instance should be avoided during
multibit merging.

As shown in the following table, the tool only avoids multibit merging for the instance when
the merge_multibit for this instance is not set.

**Note:** This attribute applies only to sequential and tristate instances.

**Related Information**

Specifying Pragmas to Control Mapping to Multi-Bit Registers in _Genus HDL Modeling
Guide for Legacy UI_

```
dont_merge_multibit merge_multibit Multibit merging is
false false attempted if use_multibit_cells is set to true.
false true attempted.
true false not attempted.
true true attempted. The dont_merge_multibit attribute setting is
ignored.
```
```
Affects this command: syn_opt
Affected by this attribute: merge_multibit on page 1193
Related attribute: use_multibit_cells on page 1173
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1191 Product Version 18.1

**dont_retime**

dont_retime {false | true}

_Default_ : false

**Read-write** instance attribute. Instructs Genus not to move any of the specified instances
for retiming. This attribute is only available on registers.

**Example**

The following example marks the U2 instance as immovable for retiming.

legacy_genus:/> set_attribute dont_retime true [find / -instance U2]

**Related Information**

**dont_split_multibit**

dont_split_multibit {false | true}

_Default_ : false

**Read-write** instance attribute. Controls whether the multibit cell used for this instance can
be split during incremental optimization.

**Related Information**

```
Affects these commanda: retime
syn_generic
Affects these attributes: (design) retime on page 1187
(subdesign) retime on page 1265
Related attributes: retime_hard_region on page 1265
retime_reg_naming_suffix on page 1165
```
```
Affects this command: syn_opt
Related attribute: use_multibit_cells on page 1173
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1192 Product Version 18.1

**dont_use_base_cell_set**

dont_use_base_cell_set _base_cell_set_

**Read-write** instance attribute. Specifies not to use libcells from the set during synthesis
and optimization of this hierarchical instance. The tool can still use some of these libcells if
there are no other libcells available to synthesize the design.

By default, the instance attribute inherits the value of the parent instance attribute. If the
values of this attribute differ for the hierarchical instances of a subdesign, these hierarchical
instances get automatically uniquified. You cannot set this attribute on hierarchical instances
generated by Genus (such as muxes, datapath operators, and so on).

**Related Information**

**dont_use_qbar_pin**

dont_use_qbar_pin {false | true}

_Default_ : false

**Read-write** instance attribute. Controls the use of the Qbar output pin of this sequential
instance during optimization if other possibilities exist. By default, these pins can be used.

**Related Information**

```
Affects these commands: syn_generic
syn_map
syn_opt
Affected by these attributes: (design) dont_use_base_cell_set on page 1181
```
```
Affects these commands: syn_map
syn_opt
Related attribute: (root) dont_use_qbar_seq_pins on page 1056
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1193 Product Version 18.1

**hdl_proc_name**

hdl_proc_name _string_

**Read-write** instance attribute. If the hdl_enable_proc_name attribute is set to true,
specifies for sequential elements either

■ The Verilog block identifier of the named always block that infers this sequential element

■ The VHDL label of the process that infers this sequential element

If no name was given to the Verilog block or VHDL process, a tool-generated name is given.

**Note:** This attribute is created during elaboration. After elaboration, it has no value for
hierarchical instances, or for instances that are not sequential elements.

**Related Information**

**merge_multibit**

merge_multibit {false | true}

_Default_ : false

**Read-write** instance attribute. Controls whether the instance can be considered for
multibit merging. If set, the instance can be considered.

The following table shows when the tool considers multibit merging for the instance.

**Note:** This attribute applies only to sequential and tristate instances.

```
Affects this command: elaborate
Affected by this attribute: hdl_enable_proc_name on page 1081
```
```
dont_merge_multibit merge_multibit Multibit merging is
false false attempted if use_multibit_cells is set to true.
false true attempted.
true false not attempted.
true true attempted. The dont_merge_multibit attribute setting is
ignored.
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1194 Product Version 18.1

**Related Information**

Specifying Pragmas to Control Mapping to Multi-Bit Registers in _Genus HDL Modeling
Guide for Legacy UI_

**inherited_preserve**

inherited_preserve {const_prop_delete_ok | const_prop_size_delete_ok | delete_ok |
false | true | map_ok | map_size_ok | size_ok | size_delete_ok}

**Read-only** instance attribute. Returns the effective preserve value that is seen by the
tool. The preserve value could have been set explicitly on this instance, or this instance
could have inherited the value from its parent module or hierarchical instance, or the instance
could have been preserved internally for various reasons. The attribute can have the following
values:

```
Affects this command: syn_opt
Affected by this attribute: dont_merge_multibit on page 1190
Related attribute: use_multibit_cells on page 1173
```
```
const_prop_delete_ok Allows deleting a mapped instance and constant
propagation through the mapped instance, but not
resizing, renaming or remapping it.
const_prop_size_delete_ok Allows deleting and resizing a mapped instance, or
constant propagation through a mapped instance, but
not renaming or remapping it.
delete_ok Allows deleting a mapped instance during optimization,
but not resizing, renaming, or remapping it.
false Allows logic changes to a mapped instance in the
design during optimization.
map_ok Allows mapping, and remapping of unmapped
sequential instances during optimization, but not
deleting, renaming or resizing them.
map_size_ok Allows resizing, unmapping, and remapping of the
mapped sequential instances in the module during
optimization, but not renaming or deleting them.
size_delete_ok Allows resizing or deleting a mapped instance during
optimization, but not renaming or remapping it.
size_ok Allows resizing a mapped instance during optimization,
but not deleting, renaming, or remapping it.
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1195 Product Version 18.1

When the preserve attribute is set on an instance and its parent module, the most restrictive
value is inherited.

**Example**

Assuming that preserve was set to delete_ok on an instance and set to size_ok on the
parent module, the value of inherited_preserve would be true.

**Related Information**

**iopt_allow_inst_dup**

iopt_allow_inst_dup {true | false}

_Default_ : true

**Read-write** instance attribute. Controls whether the instance can be duplicated.

**map_to_multibit_bank_label**

map_to_multibit_bank_label _string_

_Default_ : default_bank

**Read-write** instance attribute. Defines a bank label for a sequential instance. Instances
with the same label can be considered for multibit mapping to the same bank of multibit
instance.

If this attribute is set on a flop but no value is given to the map_to_multibit_register
attribute, the flop is considered for _regular_ multibit cell inferencing.

If several instances have the same bank label and the same map_to_multibit_register
attribute value, those instances will be considered to be mapped to the same bank of the
multibit cells specified by the map_to_multibit_register attribute.

```
true Prevents logic changes to a mapped instance in the
design during optimization.
```
```
Affects these commands: syn_generic
syn_map
syn_opt
Affected by this attribute: preserve on page 1204
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1196 Product Version 18.1

**Example**

The following commands first define a label for a set of flops, then specify all library cells that
can be used for multibit mapping of the set.

legacy_genus:/> set_attr map_to_multibit_bank_label bank_1 [find /des* -inst
Outbus_reg\[1?\]]
Setting attribute of instance ’Outbus_reg[10]’: ’map_to_multibit_bank_label’ =
bank_1
...
Setting attribute of instance ’OutbusintCK_reg[19]’: ’map_to_multibit_bank_label’
= bank_1
legacy_genus:/> set_attr map_to_multibit_register HS65V_GSH_4DFPQX18 [find /des*
-inst Outbus_reg\[1?\]]
Setting attribute of instance ’Outbus_reg[10]’: ’map_to_multibit_register’
= /libraries/COR65/libcells/HS65V_4DFPQX18
...
Setting attribute of instance ’Outbus_reg[19]’: ’map_to_multibit_register’ = /
libraries/COR65/libcells/HS65V_4DFPQX18

**Related Information**

**map_to_multibit_register**

map_to_multibit_register _libcell_list_

**Read-write** instance attribute. Enables predefined multibit cell inferencing (MBCI) for the
sequential instance and limits the multibit mapping of this instance to the specified multibit
library cells. Since this attribute enables _predefined_ multibit cell inferencing, it implies a
forced type of mapping and is therefore not QoR-driven.

All the specified library cells must

■ Have same bit width.

```
A bit width mismatch implies no multibit cell inferencing for this bank-label.
```
■ Be functionally swappable.

```
A mismatch will not allow you to set the value for this attribute.
```
All instances with the same bank label (set through the map_to_multibit_bank_label
attribute) and the same map_to_multibit_register attribute value, are considered to be
mapped to the same bank of multibit cells.

```
Affects this command: syn_opt
Related attribute: map_to_multibit_register on page 1196
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1197 Product Version 18.1

**Example**

The following example does not specify a specific bank label on the instances, only the list of
all library cells that can be used for multibit mapping of the set.

legacy_genus:/> set_attr map_to_multibit_register HS65V_4DFPQX18 [find /des* -inst
Outbus_reg\[1?\]]
Setting attribute of instance ’Outbus_reg[10]’: ’map_to_multibit_register’
= /libraries/COR65/libcells/HS65V_4DFPQX18
...
Setting attribute of instance ’Outbus_reg[19]’: ’map_to_multibit_register’ = /
libraries/COR65/libcells/HS65V_4DFPQX18

**Related Information**

**map_to_mux**

map_to_mux {false | true}

_Default_ : false

**Read-write** instance attribute. When set to true, maps the instance to a binary mux cell.
If the map_to_mux pragma is found in the RTL, and there is a way to infer a mux cell from
the RTL annotated by this pragma, then elaboration creates a binary mux instance.
Examining the map_to_mux pragma of specific instances let you find out whether they are
honored by Genus.

**Note:** Using this attribute may affect the QoR.

**Related Information**

```
Affects this command: syn_opt
Affected by this attribute: map_to_multibit_bank_label on page 1195
Related attribute: bank_based_multibit_inferencing on page 1044
```
```
Affects these commands: syn_generic
syn_map
Related attribute: input_map_to_mux_pragma on page 462
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1198 Product Version 18.1

**map_to_register**

map_to_register _libcell_list_

**Read-write** instance attribute. Lists the libcells that can be used for mapping the specified
sequential cell.

**Examples**

■ The following command forces instance A3 to be mapped to libcell DFPQX1, while all
other flops in the design can be mapped to any usable flop.
set_attribute map_to_register [find /libraries/tut/ -libcell DFPQX1] \
[find /des*/top -instance A3]

■ The following command forces instances A1, A2, and A3 to be mapped to either DFPQX1,
DFPQX2, or DFPQX3 while all other flops in the design can be mapped to any usable flop.
set_attribute map_to_register {DFPQX1 DFPQX2 DFPQX3} {A1 A2 A3}

■ The following command forces any instance starting with q_reg to be mapped to any
libcell starting with SDFFSX.
set_attr map_to_register [find / -libcell SDFFSX*] [find / -inst u1/q_reg*]

**Related Information**

**merge_combinational_hier_instance**

merge_combinational_hier_instance {inherited | false | true}

_Default_ : inherited

**Read-write** instance attribute. Controls the merging of this combinational hierarchical
instance. You can specify the following values:

```
Affects these commands: syn_map
syn_opt
```
```
false Prevents merging of this combinational hierarchical instance.
inherited If the instance is a combinational hierarchical instance, it
inherits the value of the
merge_combinational_hier_instances root attribute.
true Allows merging of this combinational hierarchical instance.
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1199 Product Version 18.1

**Note:** This attribute applies only to combinational hierarchical instances.

**Related Information**

**multibit_allow_async_phase_map**

multibit_allow_async_phase_map {inherited | true | false}

_Default_ : inherited

**Read-write** instance attribute. Controls whether phase inversion is allowed during multibit
cell inferencing for this instance. You can specify one of the following values:

**Examples**

Consider the following netlist after mapping and before incremental optimization: The library
contains the multibit cell DUALDFSF.

module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
DFCF cnt_0_reg[0] (.CDN (resetn), .CP (clk), .D(in[0]), .Q (out[0] ));
DFCF cnt_0_reg[1] (.CDN (resetn), .CP (clk), .D(in[1]), .Q (out[1] ));
DFCF cnt_0_reg[2] (.CDN (resetn), .CP (clk), .D(in[2]), .Q (out[2] ));
DFCF cnt_0_reg[3] (.CDN (resetn), .CP (clk), .D(in[3]), .Q (out[3] ));
endmodule
module top(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
test t(resetn,clk,in,out);
endmodule

```
Affects these commands: syn_generic
syn_map
Affected by this attribute: merge_combinational_hier_instances on page 1138
```
```
false Prevents phase inversion on the instance during multibit mapping.
inherited Inherits the value from the multibit_allow_async_phase_map
subdesign attribute.
true Allows phase inversion on the instance during multibit mapping.
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1200 Product Version 18.1

■ In this example, the multibit_allow_async_phase_map attribute is not set for the
instances, so the instance attributes inherit the value from the
multibit_allow_async_phase_map subdesign attribute. Assuming the attribute is
not set for subdesign test, the subdesign attribute inherits its value from the root
attribute, which defaults to true.

```
With phase inversion allowed, the netlist is modified as follows:
module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
wire resetn, clk;
wire [3:0] in;
wire [3:0] out;
DUALDFSF \CDN_MBIT_cnt_0_reg[0_1] (.SDN (resetn), .CP (clk), .D1(in[0]),
```
. **D2 (n_31)** , .Q1 (out[0]),. **Q2 (n_32)** );
INV g5(.I (in[1]), **.ZN (n_31** ));
INV g6( **.I (n_32)** , .ZN (out[1]));
**DUALDFSF** \CDN_MBIT_cnt_0_reg[2_3] (.SDN (resetn), .CP (clk), **.D1(n_43)** ,
.D2 (in[3]), **.Q1 (n_44)** , .Q2 (out[3]));
INV g23(.I (in[2]), **.ZN (n_43)** );
INV g24( **.I (n_44)** , .ZN (out[2]));
endmodule

■ In the following example, the multibit_allow_async_phase_map attribute is
explicitly set to false for two instances.
set_attr multibit_allow_async_phase_map false [find / -inst cnt_0_reg[0]]
set_attr multibit_allow_async_phase_map false [find / -inst cnt_0_reg[1]]
Phase inversion is now only allowed for instances, cnt_0_reg[2] and
cnt_0_reg[3], as their instance attribute is not set, and neither is the subdesign
attribute, nor the root attribute. Following is the resulting netlist:
module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
wire resetn, clk;
wire [3:0] in;
wire [3:0] out;
DFCF cnt_0_reg[0] (.CDN (resetn), .CP (clk), .D(in[0]), .Q (out[0] ));
DFCF cnt_0_reg[1] (.CDN (resetn), .CP (clk), .D(in[1]), .Q (out[1] ));
**DUALDFSF** \CDN_MBIT_cnt_0_reg[2_3] (.SDN (resetn), .CP (clk), **.D1(n_43)** ,
.D2 (in[3]), **.Q1 (n_44)** , .Q2 (out[3]));
INV g23(.I (in[2]), **.ZN (n_43)** );
INV g24( **.I (n_44)** , .ZN (out[2]));
endmodule

**Related Information**

```
Affects this command: syn_opt
Related attributes: bit_width on page 306
(root) multibit_allow_async_phase_map on page 1139
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1201 Product Version 18.1

**optimize_constant_0_seq**

optimize_constant_0_seq {inherited | false |true}

_Default_ : inherited

**Read-write** instance attribute. Controls constant 0 propagation through this sequential
instance. You can specify the following values:

**Note:** This attribute applies only to sequential instances.

**Related Information**

```
(subdesign) multibit_allow_async_phase_map on
page 1262
```
```
multibit_prefix_string on page 1145
use_multibit_cells on page 1173
```
```
false Prevents constant 0 propagation through this sequential instance.
inherited If the sequential instance is a flop, it inherits the value of the
optimize_constant_0_flops root attribute. If the
sequential instance is a latch, it inherits the value of the
optimize_constant_latches root attribute.
true Allows constant 0 propagation through the sequential instance,
and thus allows removal of the instance.
```
```
Affects these commands: syn_generic
syn_map
Affected by this attribute: optimize_constant_0_flops on page 1153
optimize_constant_latches on page 1156
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1202 Product Version 18.1

**optimize_constant_1_seq**

optimize_constant_1_seq {inherited | false |true}

_Default_ : inherited

**Read-write** instance attribute. Controls constant 1 propagation through this sequential
instance. You can specify the following values:

**Note:** This attribute applies only to sequential instances.

**Related Information**

**optimize_constant_feedback_seq**

optimize_constant_feedback_seq {true | false}

_Default_ : true

**Read-write** instance attribute. Controls constant propagation through a sequential cell
that has a feedback loop. You can specify the following values:

```
false Prevents constant 1 propagation through this sequential
instance.
inherited If the sequential instance is a flop, it inherits the value of the
optimize_constant_1_flops root attribute. If the
sequential instance is a latch, it inherits the value of the
optimize_constant_latches root attribute.
true Allows constant 1 propagation through the sequential instance,
and thus allows removal of the instance.
```
```
Affects these commands: syn_generic
syn_map
Affected by this attribute: optimize_constant_0_flops on page 1153
optimize_constant_latches on page 1156
```
```
false Prevents constant propagation through this sequential instance.
true Allows constant propagation through the sequential instance,
and thus allows removal of the instance.
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1203 Product Version 18.1

**Note:** This attribute applies only to sequential instances.

**Related Information**

**optimize_merge_seq**

optimize_merge_seq {inherited | true | false}

_Default_ : inherited

**Read-write** instance attribute. Controls merging of this instance with equivalent sequential
instances.You can specify the following values:

**Note:** This attribute applies only to sequential instances.

**Related Information**

```
Affects these commands: syn_generic
syn_map
```
```
false Prevents merging of this sequential instance with other
equivalent sequential instances.
inherited If the sequential instance is a flop, it inherits the value of the
optimize_merge_flops root attribute. If the sequential
instance is a latch, it inherits the value of the
optimize_merge_latches root attribute.
true Allows merging of this sequential instance with other equivalent
sequential instances.
```
```
Affects these commands: syn_generic
syn_map
write_hdl -lec
Affected by these attributes: optimize_merge_flops on page 1156
optimize_merge_latches on page 1157
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1204 Product Version 18.1

**preserve**

preserve {false | true | const_prop_delete_ok | const_prop_size_delete_ok
| delete_ok | map_size_ok | size_ok | size_delete_ok}

_Default_ : false

**Read-write** instance attribute. Controls optimization of a mapped instance. You can set
the following options:

**Related Information**

```
const_prop_delete_ok Allows deleting a mapped instance and constant
propagation through the mapped instance, but not
resizing, renaming or remapping it.
const_prop_size_delete_ok Allows deleting and resizing a mapped instance, or
constant propagation through a mapped instance, but
not renaming or remapping it.
delete_ok Allows deleting a mapped instance during optimization,
but not resizing, renaming, or remapping it.
false Allows logic changes to an instance in the design
during optimization.
map_size_ok Allows resizing, unmapping, and remapping of a
sequential instance during optimization, but not
renaming or deleting it.
size_delete_ok Allows resizing or deleting a mapped instance during
optimization, but not renaming or remapping it.
size_ok Allows resizing a mapped instance during optimization,
but not deleting, renaming, or remapping it.
true Prevents logic changes to a mapped instance in the
design during optimization.
```
```
Affects these commands: syn_generic
syn_map
syn_opt
Affects this attribute: inherited_preserve on page 1194
Related attributes: (design) preserve on page 1186
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1205 Product Version 18.1

**propagate_constant_from_timing_model**

propagate_constant_from_timing_model {inherited | false | true}}

_Default:_ inherited

**Read-write** instance attribute. Controls constant propagation from this timing model
instance.

**Note:** This attribute applies to instances of timing models whose output function is defined
as constant 0 or 1.

You can specify the following values:

**Related Information**

```
(net) preserve on page 1233
(pin) preserve on page 1242
(subdesign) preserve on page 1264
```
```
false (or 0) Prevents constant propagation from this timing model instance.
inherited Inherits the value of the
propagate_constant_from_timing_model root attribute.
true (or 1) Allows constant propagation from this timing model instance.
```
```
Affects these commands: syn_generic
syn_map
syn_opt
Related attribute: (root) propagate_constant_from_timing_model on
page 1159
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1206 Product Version 18.1

**trace_retime**

trace_retime {false | true}

_Default_ : false

**Read-write** instance attribute. When set to true, the specified register is “marked” so that
it can be retrieved and identified after retiming optimization. All registers that were marked
with this attribute can be retrieved with the retime_original_registers attribute.

```
Important
```
```
This attribute is meant to be used for debugging purposes only due to potential
performance implications.
```
**Example**

The following example marks all the registers in the design and then retrieves the retimed
instances with the retime_original_registers command:

legacy_genus:/> set_attribute trace_retime true [find / -instance *seq/*]
...
legacy_genus:/> retime -min_delay
legacy_genus:/> get_attribute retime_original_registers [find / -instance *seq/*]

**Related Information**

```
Related commands: retime
Affects this attribute: retime_original_registers on page 1361
Related attributes: dont_retime on page 1191
(design) retime on page 1187
(subdesign) retime on page 1265
retime_hard_region on page 1265
retime_reg_naming_suffix on page 1165
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1207 Product Version 18.1

**ungroup_ok**

ungroup_ok {true | false}

_Default_ : true

**Read-write** instance attribute. Controls whether this hierarchical instance should be
(manually or automatically) ungrouped. Set the attribute to false to prevent the ungrouping.

**Related Information**

**unresolved**

unresolved {false | true}

_Default_ : false

**Read-write** instance attribute. Controls whether the instance should be treated as an
unresolved macro in the design and whether to preserve the logical gates driving this
instance.

Set this attribute to true on a hard macro to treat it as a blackbox without timing
characteristics. This prevents the logic that drives the hard macro pins from being deleted
during synthesis because transitive signal flow cannot be detected across the hard block in
the absence of a timing library model in the technology library. (This is part of boundary
optimization in Genus).

```
Caution
When you set the unresolved attribute to true on a hierarchical
instance, the instance becomes a blackbox. The attribute setting is
irreversible for the session.
```
```
Affects these commands: edit_netlist ungroup
syn_generic
syn_map
ungroup
Affected by these attributes: auto_ungroup on page 1043
(subdesign) ungroup_ok on page 1267
```

```
Elaboration and Synthesis—Instance Attributes
```
January 2019 1208 Product Version 18.1

**Example**

The following command sets the unresolved attribute to true on instance u2.

legacy_genus:/> set_attr unresolved true u2
Info : Deleting the contents of subdesign. [TUI-246]
: The subdesign is ’ibox2’.
: The subdesign is gone and cannot be brought back.
Setting attribute of instance ’u2’: ’unresolved’ = true

**Related Information**

```
Affects these commands: syn_generic
syn_map
syn_opt
```

```
Elaboration and Synthesis—hdl_arch Attributes
```
January 2019 1209 Product Version 18.1

**hdl_arch Attributes**

Contain information about user-defined modules (or entities).

➤ To set an hdl_arch attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_arch name ]
```
➤ To get a an hdl_arch attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_arch name ]
```
**blackbox**

blackbox {false | true}

_Default:_ false

**Read-write** hdl_arch attribute. When set to true, this architecture will not be elaborated
causing it to be written out as a blackbox (empty module with complete port information).

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

Specifying black_box Pragmas (Verilog) in _Genus HDL Modeling Guide for Legacy UI_

**hdl_auto_exec_sdc_scripts**

hdl_auto_exec_sdc_scripts {true | false}

_Default:_ true

**Read-write** hdl_arch attribute. When set to true, SDC scripts found in the RTL input of
this architecture will be automatically run during elaboration. If this attribute is set to false,
then SDC scripts will not be automatically started and you will need to use the
exec_embedded_script command to apply SDC scripts onto the design when elaborating
the netlist.

The embedded script can have any SDC command that is supported by the read_sdc command.

**Note:** This attribute is supported only in the RTL flow.

```
Affects this command: elaborate
Related attribute: (root) hdl_error_on_blackbox on page 1081
```

```
Elaboration and Synthesis—hdl_arch Attributes
```
January 2019 1210 Product Version 18.1

**Related Information**

**hdl_error_on_blackbox**

hdl_error_on_blackbox {false | true}

_Default:_ false

**Read-write** hdl_arch attribute. When set to true, issues an error message if there is an
unresolved reference (black-box) during elaboration of a particular module or
hdl_architecture.

In case where the root and hdl_arch attributes are set to different values, the last
specification takes precedence. See the example RTL and the corresponding schematic in
HDL-Related Attributes of the _Genus HDL Modeling Guide for Legacy UI_ manual.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

```
Affects these commands: elaborate
```
```
exec_embedded_script
read_hdl
Affected by these attributes: script_begin on page 471
script_end on page 471
Related attribute: (root) hdl_auto_exec_sdc_scripts on page 1069
```
```
Affects this command: elaborate
Related attribute: (root) hdl_error_on_blackbox on page 1081
```

```
Elaboration and Synthesis—hdl_arch Attributes
```
January 2019 1211 Product Version 18.1

**hdl_error_on_latch**

hdl_error_on_latch {false | true}

_Default:_ false

**Read-write** hdl_arch attribute. When set to true, issues an error message if a latch is
inferred for a module/hdl_architecture.

In case where the root and hdl_arch attributes are set to different values, the last
specification takes precedence. See the example RTL and the corresponding schematic in
the HDL-Related Attributes section of the _Genus HDL Modeling Guide for Legacy UI_
manual.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

**hdl_error_on_logic_abstract**

hdl_error_on_logic_abstract {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, issues an error message if a logic abstract is
inferred for a for a module/hdl_architecture.

**Related Information**

Global and User Control of Elaboration in _Genus HDL Modeling Guide for Legacy UI_

```
Affects these commands: elaborate
Related attribute: (root) hdl_error_on_latch on page 1082
```
```
Affects these commands: elaborate
Related attribute: (root) hdl_error_on_logic_abstract on page 1082
```

```
Elaboration and Synthesis—hdl_arch Attributes
```
January 2019 1212 Product Version 18.1

**hdl_error_on_negedge**

hdl_error_on_negedge {false | true}

_Default:_ false

**Read-write** hdl_arch attribute. When set to true, issues an error message if a module or
entity infers a flip-flop that is triggered by a falling clock edge.

In case the root and hdl_arch hdl_error_on_negedge attributes are set to different values,
the last one takes precedence. See the example RTL and the corresponding schematic in the
HDL-Related Attributes section of the _Genus HDL Modeling Guide for Legacy UI_ manual.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

**hdl_ff_keep_explicit_feedback**

hdl_ff_keep_explicit_feedback {true | false}

_Default:_ true

**Read-write** hdl_arch attribute. Controls how flip-flop stable states are implemented for
feedback assignments that are explicitly specified in the RTL. This attribute for this object type
(hdl_arch) will only affect the module or entity represented by the particular hdl_arch.

In case the root and hdl_arch hdl_ff_keep_explicit_feedback attributes are set to
different values, the last one takes precedence. See the example RTL and the corresponding
schematic in the HDL-Related Attributes section of the _Genus HDL Modeling Guide for
Legacy UI_ manual.

**Note:** This attribute is ignored, and all flip-flop feedback is removed when the
lp_insert_clock_gating attribute is set to true.

This attribute is supported only in the RTL flow.

**Related Information**

```
Affects these commands: elaborate
Related attribute: (root) hdl_error_on_negedge on page 1083
```
```
Affects this command: elaborate
Related attribute (root) hdl_ff_keep_explicit_feedback on page 1083
```

```
Elaboration and Synthesis—hdl_arch Attributes
```
January 2019 1213 Product Version 18.1

**hdl_ff_keep_feedback**

hdl_ff_keep_feedback {false | true}

_Default:_ false

**Read-write** hdl_arch attribute. Controls how flip-flop stable states are implemented. When
set to true, implements a feedback path from the Q output to the D input. When set to
false, uses a synchronous flip-flop enable signal to implement the stable states. This
attribute for this object type (hdl_arch) will only affect the module or entity represented
by the particular hdl_arch.

In case the root and hdl_arch hdl_ff_keep_feedback attributes are set to different values,
the last one takes precedence. See the example RTL and the corresponding schematic in the
HDL-Related Attributes section of the _Genus HDL Modeling Guide for Legacy UI_ manual.

**Note:** This attribute is ignored, and all flip-flop feedback is removed when the
lp_insert_clock_gating attribute is set to true.

This attribute is supported only in the RTL flow. See the example RTL and the corresponding
schematic in the HDL-Related Attributes section of the _Genus HDL Modeling Guide for
Legacy UI_ manual.

**Related Information**

**hdl_flatten_complex_port**

hdl_flatten_complex_port {false | true}

_Default:_ false

**Read-write** hdl_arch attribute. Controls how complex ports in the RTL of this architecture
are represented in the generated netlist.

A port is considered complex, when it is not declared as a simple vector of bits, nor as a single
bit scalar signal. For example, a port declared using a structure typedef is a complex port.

```
Affects these commands: elaborate
read_hdl
Related attribute (root) hdl_ff_keep_feedback on page 1084
```

```
Elaboration and Synthesis—hdl_arch Attributes
```
January 2019 1214 Product Version 18.1

When you set this attribute to true, elaboration creates a single lumped (packed) vector port
for any complex port. The bits in the single vector port (created with true setting) are set in
the order in which fields/dimensions are ordered in the definition of the complex port. By
default, elaboration generates (and names) multiple bit-vector ports, which correspond to
various disjoint fields/pieces of the complex port.

**Limitation:** This attribute has no impact on any complex port that is defined using interface
modport. The tool would continue to generate (and name) multiple ports for such a complex
port.

**Related Information**

**hdl_generate_index_style**

hdl_generate_index_style _string_

_Default:_ %s[%d]

**Read-write** hdl_arch attribute. Specifies the format to be used to compose the instance
name of instances instantiated inside a for-generate statement of this architecture.

The format string contains the for-generate block label (%s) and optionally the individual
for-generate bit index (%d). The default value of %s[%d] complies with the naming rules
defined by Section 12.1.3.1 in Verilog-2001 LRM, as well as by Section 12.4.1 in Verilog-2005
LRM.

In VHDL, a generate statement must have a label. In Verilog, the block of a generate
statement can be unnamed. If a generate block is unlabeled, it is given a name based on
the rules defined in the Verilog-2005 LRM (in Section 12.4.3 of IEEE Std 1364-2005).

You must specify this attribute before you elaborate the design.

This attribute affects instances in a for-generate statement. It does not affect instances in
a if-generate or case-generate statement.

```
Affects these commands: elaborate
read_hdl
Related attribute: (root) hdl_flatten_complex_port on page 1085
```

```
Elaboration and Synthesis—hdl_arch Attributes
```
January 2019 1215 Product Version 18.1

**Related Information**

**hdl_generate_separator**

hdl_generate_separator _string_

_Default:_.

**Read-write** hdl_arch attribute. Specifies the separator string that appears between block
labels in the instance name of an instance instantiated inside a generate statement. A
generated instance name contains multiple block labels if it is inside of nested generate
statements.

In Verilog, each layer of the nested generate can be a for-generate, an if-generate,
or a case-generate. In VHDL, each layer can be either a for-generate or an
if-generate.

You must specify this attribute before you elaborate the design.

**Related Information**

```
Affects this command: elaborate
```
```
Related attributes: (root) hdl_generate_index_style on page 1087
(hdl_arch) hdl_generate_separator on page 1215
(hdl_arch) hdl_use_block_prefix on page 1121
```
```
Affects this command: elaborate
Related attributes: (root) hdl_generate_separator on page 1090
(hdl_arch) hdl_generate_index_style on page 1214
(hdl_arch) hdl_use_block_prefix on page 1121
(hdl_arch) hdl_use_if_generate_prefix on page 1125
```

```
Elaboration and Synthesis—hdl_arch Attributes
```
January 2019 1216 Product Version 18.1

**hdl_latch_keep_feedback**

hdl_latch_keep_feedback {false | true}

_Default:_ false

**Read-write** hdl_arch attribute. Controls how explicitly-specified latch stable states (for
example, q <= q) are implemented. When set to true, implements a feedback path from the
Q output to the D input, resulting in a combinational loop. When set to false, implements a
latch with an enable signal. This attribute for this object type (hdl_arch) will only affect the
module or entity represented by the particular hdl_arch. See the example RTL and the
corresponding schematic in HDL-Related Attributes in _Genus HDL Modeling Guide for
Legacy UI_.

In case the root and hdl_arch hdl_latch_keep_feedback attributes are set to different
values, the last one takes precedence. See the example RTL and the corresponding
schematic in HDL-Related Attributes in _Genus HDL Modeling Guide for Legacy UI_
manual.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

**hdl_preserve_signals**

hdl_preserve_signals _list_of_signals_

**Read-write** hdl_arch attribute. Specifies a list signals that must be preserved until external
connections are made. Genus will preserve these signals even if they are unconnected or
unused.

**Example**

set_attribute hdl_preserve_signals "signal1 signal2" \
/hdl_libraries/default/architectures/example(example1)

```
Affects these commands: elaborate
read_hdl
Related attribute: (root) hdl_latch_keep_feedback on page 1095
```

```
Elaboration and Synthesis—hdl_arch Attributes
```
January 2019 1217 Product Version 18.1

**Related Information**

**hdl_preserve_unused_flop**

hdl_preserve_unused_flop {false | true}

_Default:_ false

**Read-write** hdl_arch attribute. When set to true, Genus does not remove flip-flops that
do not, directly or indirectly, affect any outputs. This can be used, for example, to keep flops
that are only used to observe internal nets through scan chains in test mode.

This attribute only affects flops that are inferred by elaboration. It does not affect flops that are
explicitly instantiated in the HDL code.

**Note:** This attribute is ignored in the structural flow.

**Related Information**

**hdl_preserve_unused_latch**

hdl_preserve_unused_latch {false | true}

_Default:_ false

**Read-write** hdl_arch attribute. When set to true, Genus does not remove latches that do
not, directly or indirectly, affect any outputs. This can be used, for example, to keep registers
that are only used to observe internal nets through scan chains in test mode.

This attribute only affects latches that are inferred by elaboration. It does not affect latches
that are explicitly instantiated in the HDL code.

**Note:** This attribute is ignored in the structural flow.

```
Affects these commands: elaborate
```
```
read_hdl
```
```
Affects these commands: elaborate
read_hdl
Related attribute: (root) hdl_preserve_unused_flop on page 1102
```

```
Elaboration and Synthesis—hdl_arch Attributes
```
January 2019 1218 Product Version 18.1

**Related Information**

**hdl_preserve_unused_registers**

hdl_preserve_unused_registers {false | true}

_Default:_ false

**Read-write** hdl_arch attribute. When set to true, Genus does not remove registers
(latches and flip-flops) that do not, directly or indirectly, affect any outputs. This can be used,
for example, to keep registers that are only used to observe internal nets through scan chains
in test mode. This attribute for this object type (hdl_arch) will only affect the module or
entity represented by the particular hdl_arch.

This attribute only affects registers that are inferred by elaboration. It does not affect registers
that are explicitly instantiated in the HDL code.

**Note:** This attribute is only supported in the RTL flow.

**Related Information**

**hdl_use_block_prefix**

hdl_use_block_prefix {true | false}

_Default_ : true

**Read-write** hdl_arch attribute. Controls whether block statement labels should be used as
a prefix for instance names specified in the input RTL description of this architecture.

```
Affects these commands: elaborate
```
```
read_hdl
Related attribute: (root) hdl_preserve_unused_latch on page 1104
```
```
Affects these commands: elaborate
read_hdl
Related attribute: (root) hdl_preserve_unused_registers on page 1106
```

```
Elaboration and Synthesis—hdl_arch Attributes
```
January 2019 1219 Product Version 18.1

**Related Information**

**hdl_use_for_generate_prefix**

hdl_use_for_generate_prefix {true | false}

_Default:_ true

**Read-write** hdl_arch attribute: Controls whether the block label of a for-generate
statement will be used with the for-generate index values as prefix of the name of an
instance instantiated within the generate construct.

■ If this attribute is set to false, the for-generate index values are appended to the
name of instances instantiated within the generate construct.

■ If this attribute is set to true, instance naming follows the naming style defined in the
Verilog-2005 LRM (in Section 12.4.2 and 12.4.3 of IEEE Std 1364-2005).

You must specify this attribute before you elaborate the design.

**Related Information**

```
Affects this command: elaborate
```
```
Related attributes: (root) hdl_use_block_prefix on page 1121
(hdl_arch) hdl_generate_index_style on page 1214
(hdl_arch) hdl_generate_separator on page 1215
(hdl_arch) hdl_use_if_generate_prefix on page 1220
```
```
Affects this command: elaborate
Related attributes: (root) hdl_use_for_generate_prefix on page 1124
(hdl_arch) hdl_generate_index_style on page 1214
(hdl_arch) hdl_generate_separator on page 1215
```

```
Elaboration and Synthesis—hdl_arch Attributes
```
January 2019 1220 Product Version 18.1

**hdl_use_if_generate_prefix**

hdl_use_if_generate_prefix {true | false}

_Default:_ true

**Read-write** hdl_arch attribute: Controls whether the block label of an if-generate
statement will be used as prefix of the instance name of an instance instantiated within the
generate construct.

■ If this attribute is set to false, this part of instance naming is backward-compatible
with prior releases.

■ If this attribute is set to true, this part of instance naming follows the naming style
defined in the Verilog-2005 LRM (in Section 12.4.2 of IEEE Std 1364-2005).

In VHDL, a generate statement must have a label. In Verilog, the block of a generate
statement can be unnamed. If without a label, it is given a name based on the rules defined
in the Verilog-2005 LRM (in Section 12.4.3 of IEEE Std 1364-2005).

This attribute does not affect a Verilog case-generate statement, with which the block label
is always used when composing instance names.

You must specify this attribute before you elaborate the design.

**Related Information**

**ungroup**

ungroup {false | true}

_Default_ : false

**Read-write** hdl_arch attribute. Determines whether all instances of the specified entity (in
VHDL) or module (in Verilog) should be inlined during elaboration.

**Note:** This attribute is supported only in the RTL flow.

```
Affects this command: elaborate
Related attributes: (root) hdl_use_if_generate_prefix on page 1125
(hdl_arch) hdl_generate_separator on page 1215
(hdl_arch) hdl_use_block_prefix on page 1218
```

```
Elaboration and Synthesis—hdl_arch Attributes
```
January 2019 1221 Product Version 18.1

**Example**

The following example specifies that all instances of module blackwidow should be inlined
during elaboration:

legacy_genus:/> set_attribute ungroup \
true /hdl_libraries/default/architectures/blackwidow/

**Related Information**

```
Related attributes: (hdl_comp) ungroup on page 1224
(hdl_impl) ungroup on page 1225
(hdl_inst) ungroup on page 1226
```

```
Elaboration and Synthesis—hdl_block Attributes
```
January 2019 1222 Product Version 18.1

**hdl_block Attributes**

Contain information about HDL blocks.

➤ To set an hdl_block attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_block name ]
```
➤ To get a an hdl_block attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_block name ]
```
**group**

group _string_

**Read-write** hdl_block attribute. In VHDL, the group attribute specifies the name of the
group to which this particular VHDL block belongs. During elaboration, a level of design
hierarchy is created for each group. All VHDL blocks in an entity that belong to a particular
group are put into a subdesign created for that group. If this attribute is an empty string, the
VHDL block remains at the same level in the design hierarchy described in the RTL code.

After using the read_hdl command and before using the elaborate command, you can
change the value of group attributes to instruct elaboration to create an extra level of design
hierarchy.

**Note:** This attribute is supported only in the RTL flow.

**Example**

Using the following RTL code:

library ieee;
use ieee.std_logic_1164.all;
entity test is
port (y : out std_logic_vector (3 downto 0);
a, b, c :in std_logic_vector (3 downto 0);
clk : in std_logic);
end;
architecture rtl of test is
signal p : std_logic_vector (3 downto 0);
begin
blok : block
begin
p <= a and b;
end


```
Elaboration and Synthesis—hdl_block Attributes
```
January 2019 1223 Product Version 18.1

block;
y <= p or c;
end;

And using the following commands:

rc> set_attr library tutorial.lib
rc> read_hdl -vhdl test.vhd
rc> set_attr group extra [find / -hdl_block blok]
rc> elaborate
rc> write_hdl

Results in the following post-elaboration netlist:

module tst_extra (p0, a0, b0);
input [3:0] a0, b0;
output [3:0] p0;
and g1 (p0[0], a0[0], b0[0]);
and g2 (p0[1], a0[1], b0[1]);
and g3 (p0[2], a0[2], b0[2]);
and g4 (p0[3], a0[3], b0[3]);
endmodule

module tst (y, a, b, c);
input [3:0] a, b, c;
output [3:0] y;
wire \p[0], \p[1], \p[2], \p[3];
tst_extra tst_extra (.p0({\p[3], [\p2], \p[0]}), .a0(a), .b0(b));
or g1 (y[0], \p[0], c[0]);
or g2 (y[1], \p[1], c[1]);
or g3 (y[2], \p[2], c[2]);
or g4 (y[3], \p[3], c[3]);
endmodule

**Related Information**

```
Related attributes: (hdl_proc) group on page 1228
```

```
Elaboration and Synthesis—hdl_comp Attributes
```
January 2019 1224 Product Version 18.1

**hdl_comp Attributes**

Contain information about ChipWare components.

➤ To set an hdl_comp attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_comp name ]
```
➤ To get a an hdl_comp attribute value, type

get_attribute attribute_name \
[find /hdl_libraries/ _library_ -hdl_comp _name_ ]

**ungroup**

ungroup {false | true}

_Default_ : false

**Read-write** hdl_comp attribute. Determines whether all instances of the specified
component should be inlined during elaboration.

**This attribute is supported only in the RTL flow.**

**Example**

The following example specifies that the CW_absval ChipWare component should be inlined
during elaboration:

legacy_genus:/> set_attribute ungroup \
true /hdl_libraries/CW/components/CW_absval

**Related Information**

```
Related attributes: (hdl_arch) ungroup on page 1220
(hdl_impl) ungroup on page 1225
(hdl_inst) ungroup on page 1226
```

```
Elaboration and Synthesis—hdl_impl Attributes
```
January 2019 1225 Product Version 18.1

**hdl_impl Attributes**

Contain information about implementation within the ChipWare Developer framework.

➤ To set an hdl_impl attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_impl name ]
```
➤ To get a an hdl_impl attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_impl name ]
```
**ungroup**

ungroup {false | true}

_Default_ : false

**Read-write** hdl_impl attribute. Determines whether all instances of the specified
component architecture should be ungrouped during elaboration.

**Related Information**

```
Related attributes: (hdl_arch) ungroup on page 1220
(hdl_comp) ungroup on page 1224
(hdl_inst) ungroup on page 1226
```

```
Elaboration and Synthesis—hdl_inst Attributes
```
January 2019 1226 Product Version 18.1

**hdl_inst Attributes**

Contain information about HDL instances.

➤ To set an hdl_inst attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_inst name ]
```
➤ To get a an hdl_inst attribute value, type

get_attribute attribute_name \
[find /hdl_libraries/ _library_ -hdl_inst _name_ ]

**ungroup**

ungroup {false | true}

_Default_ : false

**Read-write** hdl_inst attribute. Determines whether a particular instance should be inlined
during elaboration.

**Note:** This attribute is supported only in the RTL flow.

**Related Information**

```
Related attributes: (hdl_arch) ungroup on page 1220
(hdl_comp) ungroup on page 1224
((hdl_impl) ungroup on page 1225
```

```
Elaboration and Synthesis—hdl_lib Attributes
```
January 2019 1227 Product Version 18.1

**hdl_lib Attributes**

Contain information about the HDL libraries.

➤ To set an hdl_lib attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_lib name ]
```
➤ To get a an hdl_lib attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_lib name ]
```
**components**

components _list_of_hdl_components_

**Read-only** hdl_lib attribute. Returns the list of components for this hdl_lib. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.


```
Elaboration and Synthesis—hdl_proc Attributes
```
January 2019 1228 Product Version 18.1

**hdl_proc Attributes**

Contain information about the HDL processes.

➤ To set an hdl_proc attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_proc name ]
```
➤ To get a an hdl_proc attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_proc name ]
```
**group**

group _string_

**Read-write** hdl_proc attribute. Specifies the name of the group to which this particular
Verilog or VHDL process belongs.

In VHDL, the group attribute specifies the name of the group to which the specified process
belongs. During elaboration a level of design hierarchy is created for each group. All
processes in an entity that belong to a particular group are put into a subdesign created for
that group. If this attribute is an empty string, then this process remains at the same level in
the design hierarchy described in the RTL code.

In Verilog, the group attribute specifies the name of the group to which the specified always
construct belongs. During elaboration a level of design hierarchy is created for each group.
All always constructs in a module that belong to a particular group are put into a subdesign
created for that group. If this attribute is an empty string, then the always construct remains
at the same level in the design hierarchy described in the RTL code.

After using the read_hdl command and before using the elaborate command, you can
change the value of group attributes to instruct elaboration to create an extra level of design
hierarchy.

**Note:** This attribute is supported only in the RTL flow.


```
Elaboration and Synthesis—hdl_proc Attributes
```
January 2019 1229 Product Version 18.1

**Examples**

The following example shows how to use the hdl_proc attribute to produce a netlist for
Verilog named blocks.

■ Using the following Verilog RTL:

```
module test (y, a, b, c);
input [3:0] a, b, c;
reg [3:0] p;
output [3:0] y;
always @(a or b)
begin : blok
p = a & b;
end
assign y = p | c;
endmodule
And the following commands:
legacy_genus:/> set_attribute library tutorial.lib
legacy_genus:/> read_hdl test.v
legacy_genus:/> set_attribute group extra [find / -hdl_proc blok]
legacy_genus:/> elaborate
legacy_genus:/> write_hdl
Provides the following post-elaboration netlist:
module test_extra (p0, a0, b0);
input [3:0] a0, b0;
output [3:0] p0;
and g1 (p0[0], a0[0], b0[0]);
and g2 (p0[1], a0[1], b0[1]);
and g3 (p0[2], a0[2], b0[2]);
and g4 (p0[3], a0[3], b0[3]);
endmodule
module test (y, a, b, c);
input [3:0] a, b, c;
output [3:0] y;
wire \p[0], \p[1], \p[2], \p[3];
test_extra test_extra (.p0({\p[3], \p[2], \p[1], \p[0]}), .a0(a), .b0(b));
or g1 (y[0], \p[0], c[0]);
or g2 (y[1], \p[1], c[1]);
or g3 (y[2], \p[2], c[2]);
or g4 (y[3], \p[3], c[3]);
endmodule
```
■ As shown in the following example, if a VHDL process is labelled (given a name in the
VHDL code), then it becomes an hdl_proc object of that name after using the read_hdl
command. Each hdl_proc object has a string attribute called group, whose default value
is an empty string (“”). After using the read_hdl command and before elaboration, you
can use the set_attribute command to change the value of the group attribute of the
hdl_proc objects. During elaboration, all hdl_proc objects whose group attribute
carries the same name are grouped as a level in the design hierarchy.


```
Elaboration and Synthesis—hdl_proc Attributes
```
January 2019 1230 Product Version 18.1

```
Using the following RTL
library ieee;
use ieee.std_logic_1164.all;
entity tst is
port (y : out std_logic_vector (3 downto 0);
a, b, c : in std_logic_vector (3 downto 0) );
end;
architecture rtl of tst is
signal p : std_logic_vector (3 downto 0);
begin
blok : process (a, b)
begin
p <= a and b;
end process;
y <= p or c;
end;
endmodule
And the following commands:
legacy_genus:/> set_attribute library tutorial.lib
legacy_genus:/> read_hdl -vhdl test.vhd
legacy_genus:/> set_attribute group extra [find / -hdl_proc blk]
legacy_genus:/> elaborate
legacy_genus:/> write_hdl
The find command returns the following:
/hdl_libraries/default/architectures/ex3(rtl)/processes/blk
The write_hdl command writes the following post-elaboration netlist:
module test_extra (p0, a0, b0);
input [3:0] a0, b0;
output [3:0] p0;
and g1 (p0[0], a0[0], b0[0]);
and g2 (p0[1], a0[1], b0[1]);
and g3 (p0[2], a0[2], b0[2])
and g4 (p0[3], a0[3], b0[3]);
endmodule
module tst (y, a, b, c);
input [3:0] a, b, c;
output [3:0] y;
wire \p[0], \p[1], \p[2], \p[3];
tst_extra tst_extra (.p0({\p[3], \p[2], .a0(a), .b0(b));
or g1 (y[0], \p[0], c[0]);
or g2 (y[1], \p[1], c[1]);
or g3 (y[2], \p[3], c[3]);
or g4 (y[3], \p[3], c[3]);
endmodule
```
**Related Information**

```
Related attributes: (hdl_block) group on page 1222
```

```
Elaboration and Synthesis—hdl_subp Attributes
```
January 2019 1231 Product Version 18.1

**hdl_subp Attributes**

Contain information about the HDL programs.

➤ To get a an hdl_subp attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_subp name ]
```
**map_to_module**

map_to_module _string_

**Read-only** hdl_subp attribute. For valid modules, the specified function, task, or procedure
is mapped to the module during elaboration. If the specified function, task, or procedure has
a valid map_to_module pragma, this attributes keeps the name of the module specified in
the pragma. It is a null string if this function, task, procedure does not carry a
map_to_module pragma.

**Note:** This attribute is supported only in the RTL flow.

**map_to_operator**

map_to_operator _string_

**Read-only** hdl_subp attribute. For valid synthetic operators, the specified function, task, or
procedure is mapped to the synthetic operator during elaboration. If the specified function,
task, or procedure has a valid map_to_operator pragma, this attributes keeps the name of
the synthetic operator specified in the pragma. It is a null if string if this function, task, or
procedure does not carry a map_to_operator pragma.

**Note:** This attribute is supported only in the RTL flow.

**return_port**

return_port _string_

**Read-only** hdl_subp attribute. The operator output pin will supply a return value for the
specified function. If the specified function has a valid return_port_name pragma, this
attributes keeps the name of the output pin of the synthetic operator. It is a null string if this
function does not carry a return_port_name pragma.

This attribute is supported only in the RTL flow.


```
Elaboration and Synthesis—Net Attributes
```
January 2019 1232 Product Version 18.1

**Net Attributes**

Contains information about the specified net. Net objects are stored in the nets directory.

➤ To set a net attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -net net_name ]
```
➤ To get a net attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -net net_name ]
```
**constant**

constant {no_constant | constant_0 |constant_1}

_Default_ : no_constant

**Read-write** net attribute. Specifies the type of constant that drives the net. You can set the
following options:

**Related Information**

```
constant_0 Specifies that the net is driven by a constant 0.
constant_1 Specifies that the net is driven by a constant 1.
no_constant Specifies that the net is not driven by a constant.
```
```
Related attributes: (pgpin) constant on page 1244
(pin) constant on page 1240
(port) constant on page 1246
(subport) constant on page 1269
```

```
Elaboration and Synthesis—Net Attributes
```
January 2019 1233 Product Version 18.1

**preserve**

preserve {false | true | delete_ok}

_Default_ : false

**Read-write** net attribute. Controls the deletion of the net segment during synthesis. The
preservation will not propagate across hierarchies unless you specify as such. You can set
the following options:

**Note:** Nets with the preserve attribute set to true could be duplicated during synthesis.
Since the names and locations of nets can change during synthesis, use the user_defined
attribute to assign names to the nets. After synthesis, query the names to find them.
Hierarchical nets will not be duplicated nor will their names change during synthesis.

**Related Information**

```
delete_ok Allows the specified net segment to be deleted during the
removal of undriven or floating logic.
false Allows the specified net segment to be optimized during
synthesis.
true Prevents the specified net from being optimized during
synthesis.
This setting also prevents the deletion of the logic driven by this
net, excluding flip-flop and hierarchical instances.
Note: The deletion of flip-flops and hierarchical instances driven
by a preserved net can be disabled by setting the
delete_flops_on_preserved_net and
delete_hier_insts_on_preserved_net attributes to false.
```
```
Affected by this attribute: (pin) preserve on page 1242
user_defined on page 1989
Related attributes: (design) preserve on page 1186
(instance) preserve on page 1204
(pin) preserve on page 1242
(subdesign) preserve on page 1264
```

```
Elaboration and Synthesis—Pin Attributes
```
January 2019 1234 Product Version 18.1

**Pin Attributes**

Contain information about the specified instance pin. A pin is a single bit connection point on
an instance. Pin objects are stored in pins_in and pins_out directories.

➤ To set a pin attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -pin instance /pin]
```
➤ To get a pin attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -pin instance /pin]
```
**Note:** You may need to specify more than one instance to serve as the search path that will
uniquely identify the relevant pin.

**boundary_optimize_constant_hpins**

boundary_optimize_constant_hpins {inherited | true | false}

_Default:_ inherited

**Read-write** pin attribute. Controls constant propagation through this hierarchical boundary
pin. You can specify the following values:

This attribute applies only to pins of hierarchical instances.

**Note:** If the boundary_opto attribute on the corresponding subdesign is set and disables
boundary optimization on this pin, the setting of this attribute is ignored.

**Related Information**

```
false Prevents constant propagation.
inherited Inherits the value of the
boundary_optimize_constant_hpins subdesign
attribute.
true Allows constant propagation.
```
```
Affects these commands: syn_generic
syn_map
Affected by these attributes: boundary_opto on page 1248
```

```
Elaboration and Synthesis—Pin Attributes
```
January 2019 1235 Product Version 18.1

**boundary_optimize_equal_opposite_hpins**

boundary_optimize_equal_opposite_hpins {inherited | true | false}

_Default:_ inherited

**Read-write** pin attribute. Controls collapsing of equal and opposite hierarchical boundary
pins. Two hierarchical boundary pins are considered equal (opposite), if the tool determines
that they always have the same (opposite or inverse) logic value. You can specify the following
values:

This attribute applies only to pins of hierarchical instances.

```
(root) boundary_optimize_constant_hpins on page 1045
(subdesign) boundary_optimize_constant_hpins on
page 1249
Related attributes: (pin) boundary_optimize_equal_opposite_hpins on
page 1235
(root) boundary_optimize_equal_opposite_hpins on
page 1046
(subdesign) boundary_optimize_equal_opposite_hpins on
page 1250
(pin) boundary_optimize_feedthrough_hpins on page 1237
(root) boundary_optimize_feedthrough_hpins on page 1047
(subdesign) boundary_optimize_feedthrough_hpins on
page 1252
(pin) boundary_optimize_invert_hpins on page 1239
(root) boundary_optimize_invert_hpins on page 1048
(subdesign) boundary_optimize_invert_hpins on page 1253
```
```
false Prevents collapsing of the hierarchical boundary pins.
inherited Inherits the value of the
boundary_optimize_equal_opposite_hpins subdesign
attribute.
true Allows collapsing of the hierarchical boundary pins.
```

```
Elaboration and Synthesis—Pin Attributes
```
January 2019 1236 Product Version 18.1

**Note:** If the boundary_opto attribute on the corresponding subdesign is set and disables
boundary optimization on this pin, the setting of this attribute is ignored.

**Related Information**

```
Affects these commands: syn_generic
syn_map
Affected by these attributes: boundary_opto on page 1248
(root) boundary_optimize_equal_opposite_hpins on
page 1046
(subdesign) boundary_optimize_equal_opposite_hpins on
page 1250
Related attributes: (pin) boundary_optimize_constant_hpins on page 1234
(root) boundary_optimize_constant_hpins on page 1045
(subdesign) boundary_optimize_constant_hpins on
page 1249
(pin) boundary_optimize_feedthrough_hpins on page 1237
(root) boundary_optimize_feedthrough_hpins on page 1047
(subdesign) boundary_optimize_feedthrough_hpins on
page 1252
(pin) boundary_optimize_invert_hpins on page 1239
(root) boundary_optimize_invert_hpins on page 1048
(subdesign) boundary_optimize_invert_hpins on page 1253
```

```
Elaboration and Synthesis—Pin Attributes
```
January 2019 1237 Product Version 18.1

**boundary_optimize_feedthrough_hpins**

boundary_optimize_feedthrough_hpins {inherited | true | false}

_Default:_ inherited

**Read-write** pin attribute. Controls optimization of feedthrough pins on this hierarchical pin.
Hierarchical boundary pins are feedthrough pins, if output pins have always the same (or
inverted) logic value as an input pin. Such feedthrough pins can be routed around the
subdesign and no connections or logic is needed inside the subdesign for these pins. You can
specify the following values:

This attribute applies only to pins of hierarchical instances.

**Note:** If the boundary_opto attribute on the corresponding subdesign is set and disables
boundary optimization on this pin, the setting of this attribute is ignored.

**Related Information**

```
false Prevents optimization of feedthrough pins.
inherited Inherits the value of the
boundary_optimize_feedthrough_hpins subdesign
attribute.
true Allows optimization of feedthrough pins.
```
```
Affects these commands: syn_generic
syn_map
Affected by these attributes: boundary_opto on page 1248
(root) boundary_optimize_feedthrough_hpins on page 1047
(subdesign) boundary_optimize_feedthrough_hpins on
page 1252
Related attributes: (pin) boundary_optimize_constant_hpins on page 1234
(root) boundary_optimize_constant_hpins on page 1045
(subdesign) boundary_optimize_constant_hpins on
page 1249
(pin) boundary_optimize_equal_opposite_hpins on
page 1235
```

```
Elaboration and Synthesis—Pin Attributes
```
January 2019 1238 Product Version 18.1

**boundary_optimize_hpin_invertible**

boundary_optimize_hpin_invertible {true | false}

**Read-only** pin attribute. Indicates whether the pin can be inverted during boundary
optimization.

Preserved pins, pins of preserved nets, and pins of preserved instances are not invertible. In
addition, there are internal restrictions (such as multibit ports/busses, pins with timing
exceptions or pins were a clock is defined on) that do not allow inversion of a pin.

**Note:** This attribute is set to false for pins that are not hierarchical boundary pins.

**Related Information**

```
(root) boundary_optimize_equal_opposite_hpins on
page 1046
```
```
(subdesign) boundary_optimize_equal_opposite_hpins on
page 1250
(pin) boundary_optimize_invert_hpins on page 1239
(root) boundary_optimize_invert_hpins on page 1048
(subdesign) boundary_optimize_invert_hpins on page 1253
```
```
Affects these commands: syn_generic
syn_map
Affected by these attributes: (pin) boundary_optimize_invert_hpins on page 1239
(root) boundary_optimize_invert_hpins on page 1048
subdesign) boundary_optimize_invert_hpins on
page 1253
Related attribute: (subport) boundary_optimize_hpin_invertible on
page 1268
```

```
Elaboration and Synthesis—Pin Attributes
```
January 2019 1239 Product Version 18.1

**boundary_optimize_invert_hpins**

boundary_optimize_invert_hpins {inherited | true | false}

_Default:_ inherited

**Read-write** pin attribute. Controls hierarchical boundary pin inversion on this hierarchical
pin. You can specify the following values:

This attribute applies only to pins of hierarchical instances.

**Note:** If the boundary_opto attribute on the corresponding subdesign is set and disables
boundary optimization on this pin, the setting of this attribute is ignored.

**Note:** If this attribute is set to true, the write_do_lec command adds the following LEC
command to the dofile:

SET Naming Rule _BAR -Inverted_pin_extension

This LEC command specifies the string that is appended to pin names and net names by
Genus when hierarchical boundary pins are inverted during synthesis. To modify this string
use the boundary_optimize_invert_hier_pins_renaming_extension root
attribute. In the command above, the _BAR value corresponds to the default value of this
attribute.

**Related Information**

```
false Prevents boundary pin inversion.
inherited Inherits the value of the
boundary_optimize_invert_hpins subdesign attribute.
true Allows boundary pin inversion.
```
```
Affects these commands: syn_generic
syn_map
write_do_lec
Affected by these attributes: boundary_opto on page 1248
(root) boundary_optimize_invert_hpins on page 1048
(subdesign) boundary_optimize_invert_hpins on page 1253
Related attributes: (pin) boundary_optimize_constant_hpins on page 1234
(root) boundary_optimize_constant_hpins on page 1045
```

```
Elaboration and Synthesis—Pin Attributes
```
January 2019 1240 Product Version 18.1

**constant**

constant {no_constant | constant_0 |constant_1}

_Default_ : no_constant

**Read-write** pin attribute.Specifies the type of constant that drives the pin.

You can set the following options:

**Related Information**

```
(subdesign) boundary_optimize_constant_hpins on
page 1249
(pin) boundary_optimize_equal_opposite_hpins on
page 1235
(root) boundary_optimize_equal_opposite_hpins on
page 1046
(subdesign) boundary_optimize_equal_opposite_hpins on
page 1250
(pin) boundary_optimize_feedthrough_hpins on page 1237
(root) boundary_optimize_feedthrough_hpins on page 1047
(subdesign) boundary_optimize_feedthrough_hpins on
page 1252
boundary_optimize_invert_hpins_rename_nets on
page 1049
boundary_optimize_invert_hpins_renaming_extension on
page 1050
```
```
constant_0 Specifies that the pin is driven by a constant 0.
constant_1 Specifies that the pin is driven by a constant 1.
no_constant Specifies that the pin is not driven by a constant.
```
```
Related attributes: (net) constant on page 1232
(pgpin) constant on page 1244
(port) constant on page 1246
```

```
Elaboration and Synthesis—Pin Attributes
```
January 2019 1241 Product Version 18.1

**iopt_avoid_tiecell_replacement**

iopt_avoid_tiecell_replacement {false | true}

_Default_ : false

**Read-write** pin attribute.Controls whether a constant assignment on this pin can be
replaced with a tie cell during incremental optimization. Set this attribute to true to prevent
this replacement.

**Related Information**

**lssd_master_clock**

lssd_master_clock _master_clock_

**Read-write** pin attribute. Identifies two pins on a hierarchical instance as the master clock
and slave clock pins. The pin on which you set this attribute is the slave clock pin, while the
pin you specify as the value of this attribute is the master clock pin. You must set this attribute
before mapping. During mapping, Genus will make connections from the master clock pin to
the master clock pins of all master-slave flip-flops driven by this slave clock.

**Example**

set_attribute lssd_master_clock i_pads/pins_out/clkm i_pads/pins_out/clks

This example specifies hiearchical pin i_pads/pins_out/clkm as the master clock, and
hiearchical pin i_pads/pins_out/clks as the slave clock.

**Related Information**

```
(subport) constant on page 1269
```
```
Affects this command: syn_opt
Related attributes: (port) iopt_avoid_tiecell_replacement on page 1247
(subport) iopt_avoid_tiecell_replacement on page 1269
```
```
Affects this command: syn_map
Affected by this attribute: map_to_master_slave_lssd on page 1137
Related attributes: (port) lssd_master_clock on page 1247
```

```
Elaboration and Synthesis—Pin Attributes
```
January 2019 1242 Product Version 18.1

**preserve**

preserve {false | true | delete_ok}

_Default_ : false

**Read-write** pin attribute. Controls the deletion of the pin during synthesis. You can set the
following options:

**Note:** Pins with the preserve attribute set to true could be duplicated during synthesis.
Since the names and locations of pins can change during synthesis, use the user_defined
attribute to assign names to the pins. After synthesis, query the names to find them.
Hierarchical pins will not be duplicated nor will their names change during synthesis.

**Example**

legacy_genus:/> set_attribute preserve true [find /des*/design -pin instance/pin]

**Related Information**

```
(subport) lssd_master_clock on page 1270
```
```
delete_ok Allows the specified pin to be deleted during the removal of
undriven or floating logic.
false Allows the specified pin to be optimized during synthesis.
true Prevents the specified pin from being optimized during
synthesis.
```
```
Affects these commands: syn_generic
syn_map
syn_opt
Affected by this attribute: (net) preserve on page 1233
user_defined on page 1989
Related attributes: (design) preserve on page 1186
(instance) preserve on page 1204
(pgpin) preserve on page 1245
(subdesign) preserve on page 1264
```

```
Elaboration and Synthesis—Pin Attributes
```
January 2019 1243 Product Version 18.1

**prune_unused_logic**

prune_unused_logic {true | false}

_Default_ : true

**Read-write** pin attribute. Allows pruning (removing) of logic driving a hierarchical pin if the
hierarchical pin does not drive any loads.

**Related Information**

```
Affects these commands: syn_generic
syn_map
Affects this attribute: boundary_opto on page 1248
```

```
Elaboration and Synthesis—Pgpin Attributes
```
January 2019 1244 Product Version 18.1

**Pgpin Attributes**

Contain information about power and ground instance pins.

➤ To set a pgpin attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -pgpin instance / pin ]
```
➤ To get a pgpin attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -pgpin instance / pin ]
```
**constant**

constant {no_constant | constant_0 |constant_1}

_Default_ : no_constant

**Read-write** pg_pin attribute. Specifies the type of constant that drives the pgpin. You can
set the following options:

**Related Information**

```
constant_0 Specifies that the pgpin is driven by a constant 0.
constant_1 Specifies that the pgpin is driven by a constant 1.
no_constant Specifies that the pgpin is not driven by a constant.
```
```
Related attributes: (net) constant on page 1232
(pin) constant on page 1240
(port) constant on page 1246
(subport) constant on page 1269
```

```
Elaboration and Synthesis—Pgpin Attributes
```
January 2019 1245 Product Version 18.1

**preserve**

preserve {false | true | delete_ok}

_Default_ : false

**Read-write** pgpin attribute. Controls the deletion of the power or ground pin during
synthesis. You can set the following options:

**Note:** Pins with the preserve attribute set to true could be duplicated during synthesis.
Since the names and locations of pins can change during synthesis, use the user_defined
attribute to assign names to the pins. After synthesis, query the names to find them.
Hierarchical pins will not be duplicated nor will their names change during synthesis.

**Example**

legacy_genus:/designs/top> get_attr preserve m1/g3/vdd
false

**Related Information**

```
delete_ok Allows the specified pin to be deleted during the removal of
undriven or floating logic.
false Allows the specified pin to be optimized during synthesis.
true Prevents the specified pin from being optimized during
synthesis.
```
```
Affected by this attribute: (net) preserve on page 1233
user_defined on page 1989
Related attributes: (design) preserve on page 1186
(instance) preserve on page 1204
(pin) preserve on page 1242
(subdesign) preserve on page 1264
```

```
Elaboration and Synthesis—Port Attributes
```
January 2019 1246 Product Version 18.1

**Port Attributes**

Contain information about single bit connection points in the specified top-level design. Port
objects are stored in ports_in and ports_out directories.

➤ To set a port attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -port name ]
```
➤ To get a port attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -port name ]
```
**constant**

constant {no_constant | constant_0 |constant_1}

_Default_ : no_constant

**Read-write** port attribute. Specifies the type of constant that drives the port.

You can set the following options:

**Related Information**

```
constant_0 Specifies that the port is driven by a constant 0.
constant_1 Specifies that the port is driven by a constant 1.
no_constant Specifies that the port is not driven by a constant.
```
```
Related attributes: (net) constant on page 1232
(pgpin) constant on page 1244
(pin) constant on page 1240
(subport) constant on page 1269
```

```
Elaboration and Synthesis—Port Attributes
```
January 2019 1247 Product Version 18.1

**iopt_avoid_tiecell_replacement**

iopt_avoid_tiecell_replacement {false | true}

_Default_ : false

**Read-write** port attribute. Controls whether a constant assignment on this port can be
replaced with a tie cell during incremental optimization. Set this attribute to true to prevent
this replacement.

**Related Information**

**lssd_master_clock**

lssd_master_clock _master_clock_

**Read-write** port attribute. Identifies two ports on a module as the master clock and slave
clock ports. The port on which you set this attribute is the slave clock port, while the port you
specify as the value of this attribute is the master clock port. You must set this attribute before
mapping. During mapping, Genus will make connections from the master clock port to the
master clock pins of all master-slave flip-flops driven by this slave clock.

**Example**

set_attribute lssd_master_clock clkm clk

This example specifies clkm as the master clock port and clk as the slave clock port.

**Related Information**

```
Affects this command: syn_opt
Related attributes: (pin) iopt_avoid_tiecell_replacement on page 1241
(subport) iopt_avoid_tiecell_replacement on page 1269
```
```
Affects this command: syn_map
Affected by this attribute: map_to_master_slave_lssd on page 1137
Related attributes: (pin) lssd_master_clock on page 1241
(subport) lssd_master_clock on page 1270
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1248 Product Version 18.1

**Subdesign Attributes**

Contain information about the subdesigns in the specified design. Subdesigns correspond to
Verilog modules or VHDL entities instantiated in the top-level Verilog module or top-level
VHDL entity.

➤ To set a subdesign attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -subdesign name ]
```
➤ To get a subdesign attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -subdesign name ]
```
**boundary_opto**

boundary_opto {true | false | strict_no}

_Default_ : true

**Read-write** subdesign attribute. Controls boundary optimization on the subdesign and
hierarchical pin inversion. You can specify the following values:

```
false Limits boundary optimization to hard-region like boundary
optimization type. Boundary optimization going into a
subdesign and affecting the subdesign is allowed, but not any
optimization going outside the subdesign, impacting logic
outside the subdesign.
Constant propagation, or equal-opposite signal merging is
allowed at input pins only, but not at output pins of the
subdesign. Removal of logic not driving any primary output is
possible at output pins, but not at input pins.
Hierarchical pin inversion is disabled at input and output pins,
because it always affects logic inside and outside the
subdesign.
strict_no Completely disables boundary optimization during synthesis on
the subdesign.
true Allows full boundary optimization during synthesis on the
subdesign.
By default, Genus performs boundary optimization during
synthesis for all subdesigns in the design.
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1249 Product Version 18.1

To exclude individual pins from boundary optimization, use the preserve attribute

**Note:** Setting this attribute to false prevents ungrouping of the subdesign.

**Related Information**

**boundary_optimize_constant_hpins**

boundary_optimize_constant_hpins {inherited | true | false}

_Default:_ inherited

**Read-write** subdesign attribute. Controls constant propagation through the hierarchical
boundary pins of this subdesign.

You can specify the following values:

**Note:** If the boundary_opto attribute on the corresponding subdesign is set and disables
boundary optimization on the pins, the setting of this attribute is ignored. If the
boundary_optimize_constant_hpins attribute on an instance pin is set to false or
true (does not have the inherited value), the setting of this subdesign attribute is ignored
for that pin.

```
Affects these commands: syn_generic
syn_map
Affected by this attribute: prune_unused_logic on page 1243
Affects these attributes: boundary_change on page 1383
boundary_optimize_constant_hpins on page 1045
boundary_optimize_equal_opposite_hpins on
page 1046
boundary_optimize_feedthrough_hpins on page 1047
boundary_optimize_invert_hpins on page 1048
```
```
false Prevents constant propagation.
inherited Inherits the value of the
boundary_optimize_constant_hpins root attribute.
true Allows constant propagation.
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1250 Product Version 18.1

**Related Information**

**boundary_optimize_equal_opposite_hpins**

boundary_optimize_equal_opposite_hpins {inherited | true | false}

_Default:_ inherited

**Read-write** subdesign attribute. Controls collapsing of equal and opposite hierarchical
boundary pins of this subdesign. Two hierarchical boundary pins are considered equal
(opposite), if the tool determines that they always have the same (opposite or inverse) logic
value. You can specify the following values:

```
Affects these commands: syn_generic
```
```
syn_map
Affected by these attributes: boundary_opto on page 1248
(root) boundary_optimize_constant_hpins on page 1045
Affects this attribute: (pin) boundary_optimize_constant_hpins on page 1234
Related attributes: (pin) boundary_optimize_equal_opposite_hpins on
page 1235
(root) boundary_optimize_equal_opposite_hpins on
page 1046
(subdesign) boundary_optimize_equal_opposite_hpins on
page 1250
(pin) boundary_optimize_feedthrough_hpins on page 1237
(root) boundary_optimize_feedthrough_hpins on page 1047
(subdesign) boundary_optimize_feedthrough_hpins on
page 1252
(pin) boundary_optimize_invert_hpins on page 1239
(root) boundary_optimize_invert_hpins on page 1048
(subdesign) boundary_optimize_invert_hpins on page 1253
```
```
false Prevents collapsing of the hierarchical boundary pins.
inherited Inherits the value of the
boundary_optimize_equal_opposite_hpins root
attribute.
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1251 Product Version 18.1

**Note:** If the boundary_opto attribute on the corresponding subdesign is set and disables
boundary optimization on the pins, the setting of this attribute is ignored. If the
boundary_optimize_equal_opposite_hpins attribute on an instance pin is set to
false or true (does not have the inherited value), the setting of this subdesign attribute
is ignored for that pin.

**Related Information**

```
true Allows collapsing of the hierarchical boundary pins.
```
```
Affects these commands: syn_generic
syn_map
Affected by these attributes: boundary_opto on page 1248
(root) boundary_optimize_equal_opposite_hpins on
page 1250
Affects this attribute: (pin) boundary_optimize_equal_opposite_hpins on
page 1235
Related attributes: (pin) boundary_optimize_constant_hpins on page 1234
(root) boundary_optimize_constant_hpins on page 1045
(subdesign) boundary_optimize_constant_hpins on
page 1249
(pin) boundary_optimize_feedthrough_hpins on page 1237
(root) boundary_optimize_feedthrough_hpins on page 1047
(subdesign) boundary_optimize_feedthrough_hpins on
page 1252
(pin) boundary_optimize_invert_hpins on page 1239
(root) boundary_optimize_invert_hpins on page 1048
(subdesign) boundary_optimize_invert_hpins on page 1253
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1252 Product Version 18.1

**boundary_optimize_feedthrough_hpins**

boundary_optimize_feedthrough_hpins {inherited | true | false}

_Default:_ inherited

**Read-write** subdesign attribute. Controls optimization of feedthrough pins of this
subdesign. Hierarchical boundary pins are feedthrough pins, if output pins have always the
same (or inverted) logic value as an input pin. Such feedthrough pins can be routed around
the subdesign and no connections or logic is needed inside the subdesign for these pins. You
can specify the following values:

**Note:** If the boundary_opto attribute on the corresponding subdesign is set and disables
boundary optimization on the pins, the setting of this attribute is ignored. If the
boundary_optimize_feedthrough_hpins attribute on an instance pin is set to false
or true (does not have the inherited value), the setting of this subdesign attribute is
ignored for that pin.

**Related Information**

```
false Prevents optimization of feedthrough pins.
inherited Inherits the value of the
boundary_optimize_feedthrough_hpins root attribute.
true Allows optimization of feedthrough pins.
```
```
Affects these commands: syn_generic
syn_map
Affected by these attributes: boundary_opto on page 1248
(root) boundary_optimize_feedthrough_hpins on page 1047
Affects this attribute: (pin) boundary_optimize_feedthrough_hpins on page 1237
Related attributes: (pin) boundary_optimize_constant_hpins on page 1234
(root) boundary_optimize_constant_hpins on page 1045
(subdesign) boundary_optimize_constant_hpins on
page 1249
(pin) boundary_optimize_equal_opposite_hpins on
page 1235
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1253 Product Version 18.1

**boundary_optimize_invert_hpins**

boundary_optimize_invert_hpins {inherited | true | false}

_Default:_ inherited

**Read-write** subdesign attribute. Controls hierarchical boundary pin inversion of this
subdesign. You can specify the following values:

**Note:** If the boundary_opto attribute on the corresponding subdesign is set and disables
boundary optimization on the pins, the setting of this attribute is ignored. If the
boundary_optimize_invert_hpins attribute on an instance pin is set to false or true
(does not have the inherited value), the setting of this subdesign attribute is ignored for
that pin.

**Note:** If this attribute is set to true, the write_do_lec command adds the following LEC
command to the dofile:

SET Naming Rule _BAR -Inverted_pin_extension

This LEC command specifies the string that is appended to pin names and net names by
Genus when hierarchical boundary pins are inverted during synthesis. To modify this string
use the boundary_optimize_invert_hier_pins_renaming_extension root
attribute. In the previous command, the _BAR value corresponds to the default value of this
attribute.

```
(root) boundary_optimize_equal_opposite_hpins on
page 1046
```
```
(subdesign) boundary_optimize_equal_opposite_hpins on
page 1250
(pin) boundary_optimize_invert_hpins on page 1239
(root) boundary_optimize_invert_hpins on page 1048
(subdesign) boundary_optimize_invert_hpins on page 1253
```
```
false Prevents boundary pin inversion.
inherited Inherits the value of the
boundary_optimize_invert_hpins root attribute.
true Allows boundary pin inversion.
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1254 Product Version 18.1

**Related Information**

**control_logic_optimization**

control_logic_optimization {inherited | none | basic | advanced}

_Default_ : inherited

**Read-write** subdesign attribute. Controls the optimization of control logic (described in the
RTL through conditional constructs like case statements, if-then-else statements, conditional

```
Affects these commands: syn_generic
```
```
syn_map
write_do_lec
Affected by these attributes: boundary_opto on page 1248
(root) boundary_optimize_invert_hpins on page 1048
Affects this attribute: (pin) boundary_optimize_invert_hpins on page 1239
Related attributes: (pin) boundary_optimize_constant_hpins on page 1234
(root) boundary_optimize_constant_hpins on page 1045
(subdesign) boundary_optimize_constant_hpins on
page 1249
(pin) boundary_optimize_equal_opposite_hpins on
page 1235
(root) boundary_optimize_equal_opposite_hpins on
page 1046
(subdesign) boundary_optimize_equal_opposite_hpins on
page 1250
(pin) boundary_optimize_feedthrough_hpins on page 1237
(root) boundary_optimize_feedthrough_hpins on page 1047
(subdesign) boundary_optimize_feedthrough_hpins on
page 1252
boundary_optimize_invert_hpins_rename_nets on
page 1049
boundary_optimize_invert_hpins_renaming_extension on
page 1050
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1255 Product Version 18.1

selects, and so on) in this subdesign during generic synthesis. You can specify any of the
following values:

**Note:** All control optimization transformations are verifiable. The advanced transformations
might result in better QoR but can also increase the runtime. For best results, set this attribute
after you have elaborated the design, but before generic synthesis.

**Related Information**

**delete_unloaded_insts**

delete_unloaded_insts {inherited | false | true}

_Default_ : inherited

**Read-write** subdesign attribute. Controls the deletion of unloaded hierarchical instances.
You can specify one of the following values:

```
inherited Inherits the value from the control_logic_optimization
root attribute.
advanced Applies advanced level optimization
basic Applies basic optimization.
none Turns off optimization.
```
```
Affects this command: syn_generic
Related attributes: (root) control_logic_optimization on page 1052
(design) control_logic_optimization on page 1180
```
```
false Preserves any pre-existing hierarchical instances.
```
```
Note: If you just want to maintain mapped and unmapped
sequential instances, set the delete_unloaded_seqs
attribute to false. Unmapped (Boolean) non-hierarchical
instances cannot be rescued if they are unloaded.
```
```
inherited Inherits the value from the delete_unloaded_insts root
attribute.
true Removes logic if none of the outputs are connected.
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1256 Product Version 18.1

**Related Information**

**delete_unloaded_seqs**

delete_unloaded_seqs {inherited | false | true}

_Default_ : inherited

**Read-write** subdesign attribute. Controls the deletion of unloaded sequential instances in
this subdesign. You can specify one of the following values:

**Related Information**

```
Affects these commands: syn_generic
```
```
syn_map
Affected by this attribute: (root) delete_unloaded_insts on page 1054
Related attributes: (root) delete_unloaded_seqs on page 1054
(design) delete_unloaded_seqs on page 1181
(subdesign) delete_unloaded_seqs on page 1256
```
```
false Prevents the deletion of unloaded sequential instances.
inherited Inherits the value from the delete_unloaded_seqs root
attribute.
true Removes flip-flops and logic if they are not transitively fanning
out to output ports.
```
```
Affects these commands: syn_generic
syn_map
Affected by this attribute: (root) delete_unloaded_seqs on page 1054
Related attributes: (design) delete_unloaded_seqs on page 1181
(root) delete_unloaded_insts on page 1054
(subdesign) delete_unloaded_insts on page 1255
hdl_preserve_unused_registers on page 1106
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1257 Product Version 18.1

**dp_csa**

dp_csa {inherited | basic | none}

_Default_ : inherited

**Read-write** subdesign attribute. Controls the carry save adder (CSA) transformations
within the subdesign. CSA opportunities outside the specified subdesign are unaffected.You
can specify one of the following values:

**Related Information**

**dp_rewriting**

dp_rewriting {inherited | none | basic | advanced}

_Default_ : inherited

**Read-write** subdesign attribute. Controls how the datapath rewriting optimization occurs
when performing syn_gen with high effort. If the value of this attribute is inherited, the
effort level of the optimization at the specified module will be identical to (“inherited from”) the
root level attribute of the same name.

**Examples**

■ The following example turns on this optimization only on certain set of modules:

```
basic Applies basic transformation.
inherited Inherits the value from the dp_csa design attribute.
none Turns off CSA transformation.
```
```
Affects this command: syn_generic
Related attributes: (design) dp_csa on page 1182
(root) dp_csa on page 1057
```
```
advanced Applies advanced level optimization
basic Applies basic optimization.
inherited Inherits the value from the dp_rewriting root attribute.
```
```
none Turns off optimization.
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1258 Product Version 18.1

```
legacy_genus:/> set_attribute dp_rewriting none /
legacy_genus:/> set_attribute dp_rewriting basic $ list_of_subd_vdirs
```
■ The following example turns off this optimization only on a certain set of modules:

```
legacy_genus:/> set_attribute dp_rewriting none $ list_of_subd_vdirs
```
**Related Information**

**dp_sharing**

dp_sharing {inherited | none | basic | advanced}

_Default_ : inherited

**Read-write** subdesign attribute. Controls resource sharing on the subdesign when
performing syn_gen with high effort. If the value of this attribute is inherited, the effort
level of the optimization on the design will be identical to (“inherited from”) the root level
attribute.

**Example**

The following command turns RTL sharing transformations off on subdesign mid:

legacy_genus:/> set_attribute dp_sharing none {find / -subdesign mid]

**Related Information**

```
Affects this command: syn_generic
Related attributes: (root) dp_rewriting on page 1058
(design) dp_rewriting on page 1182
```
```
inherited Inherits the value from the root level value of dp_sharing.
advanced Applies advanced level optimization
basic Applies basic optimization.
none Turns off optimization.
```
```
Affects this command: syn_generic
Related attributes: (root) dp_sharing on page 1058
(design) dp_sharing on page 1183
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1259 Product Version 18.1

**dp_speculation**

dp_speculation {inherited | basic | none}

_Default_ : inherited

**Read-write** subdesign attribute.Controls RTL speculation (unsharing) transformations
within a particular subdesign.

By default, the subdesign attribute inherits the value of the dp_speculation design
attribute

When the dp_speculation attribute is set to none, no RTL speculation (unsharing)
transformations are done.

When the dp_speculation attribute is set to basic, but the dp_analytical_opt
attribute is set to off, speculation transformations are performed when synthesis is
performed with the syn_generic_effort attribute set to high. In this case, speculation
can only be applied to operators driven by a single MUX.

When the dp_speculation attribute is set to basic, and the dp_analytical_opt
attribute is set to standard or extreme, speculation can be applied to operators driven by
a chain of MUXES. In this case, speculation is independent of the syn_generic_effort
setting.

**Example**

The following command turns off RTL speculation transformations within subdesign mid:

legacy_genus:/> set_attribute dp_speculation none [find /designs* -subdesign mid]

**Related Information**

```
Affects this command: syn_generic with high effort
Affected by these attributes: dp_analytical_opt on page 1056
syn_generic_effort on page 1168
Related attributes: (design) dp_speculation on page 1184
(root) dp_speculation on page 1059
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1260 Product Version 18.1

**hdl_cw_list**

hdl_cw_list **{{** _language library component_ **}** ... **}**

**Read-write** subdesign attribute. Returns a Tcl list of Tcl lists. There can be as many Tcl
lists as there are types of Chipware components in the subdesign or module. Each Tcl list
contains three elements:

■ The _language_ of the module in which the ChipWare component is instantiated

■ The name of the ChipWare _library_ that contains the ChipWare component

■ The name of the ChipWare _component_

**Note:** Each ChipWare component used in the subdesign appears just once in the
hdl_cw_list attribute, no matter how many times it is instantiated.

**Example**

In the following example, component DW01_add is instantiated in module test, written in
Verilog-2001.

legacy_genus:/designs/mydesign/subdesigns/test> get_attribute hdl_cw_list
{-v2001 DW01 DW01_add}

**Related Information**

**minimize_uniquify**

minimize_uniquify {false | true}

_Default_ : false

**Read-write** subdesign attribute. Controls uniquification of this subdesign.

By default, the tool uniquifies multiple instantiations with different context (timing, constants,
and so on) to deliver the best QoR.

To limit the scenarios of uniquification of a specific subdesign with a trade-off against QoR,
set this attribute to true. This will not necessarily prevent uniquification due to algorithmic
considerations based on the design topology.

```
Affected by this command: elaborate
Related attribute: (design) hdl_cw_list
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1261 Product Version 18.1

**Related Information**

```
Affects this command: syn_map
```
```
Affected by this attribute: (root) minimize_uniquify on page 1138
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1262 Product Version 18.1

**multibit_allow_async_phase_map**

multibit_allow_async_phase_map {inherited | true | false}

_Default_ : inherited

**Read-write** subdesign attribute. Controls whether phase inversion is allowed during
multibit cell inferencing in this subdesign. You can specify one of the following values:

**Examples**

Consider the following netlist after mapping and before incremental optimization: The library
contains the multibit cell DUALDFSF.

module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
DFCF cnt_0_reg[0] (.CDN (resetn), .CP (clk), .D(in[0]), .Q (out[0] ));
DFCF cnt_0_reg[1] (.CDN (resetn), .CP (clk), .D(in[1]), .Q (out[1] ));
DFCF cnt_0_reg[2] (.CDN (resetn), .CP (clk), .D(in[2]), .Q (out[2] ));
DFCF cnt_0_reg[3] (.CDN (resetn), .CP (clk), .D(in[3]), .Q (out[3] ));
endmodule
module top(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
test t(resetn,clk,in,out);
endmodule

■ When the multibit_allow_async_phase_map attribute is not set for subdesign
test, the subdesign inherits the value from the root attribute (default is true). With
phase inversion allowed, the netlist is modified as follows:
module test(resetn, clk, in, out);
input resetn, clk;
input [3:0] in;
output [3:0] out;
wire resetn, clk;
wire [3:0] in;
wire [3:0] out;
**DUALDFSF** \CDN_MBIT_cnt_0_reg[0_1] (.SDN (resetn), .CP (clk), .D1(in[0]),

. **D2 (n_31)** , .Q1 (out[0]),. **Q2 (n_32)** );
INV g5(.I (in[1]), **.ZN (n_31** ));
INV g6( **.I (n_32)** , .ZN (out[1]));
**DUALDFSF** \CDN_MBIT_cnt_0_reg[2_3] (.SDN (resetn), .CP (clk), **.D1(n_43)** ,
.D2 (in[3]), **.Q1 (n_44)** , .Q2 (out[3]));
INV g23(.I (in[2]), **.ZN (n_43)** );
INV g24( **.I (n_44)** , .ZN (out[2]));
endmodule

```
false Prevents phase inversion on the subdesign during multibit mapping.
inherited Inherits the value from the multibit_allow_async_phase_map
root attribute.
true Allows phase inversion on the subdesign during multibit mapping.
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1263 Product Version 18.1

■ When the multibit_allow_async_phase_map subdesign attribute is explicitly set to
false, the netlist does not change because phase inversion is prevented in this
subdesign during multibit mapping.

**Related Information**

```
Affects this command: syn_opt
Related attributes: bit_width on page 306
(root) multibit_allow_async_phase_map on page 1139
(instance) multibit_allow_async_phase_map on page 1199
multibit_prefix_string on page 1145
use_multibit_cells on page 1173
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1264 Product Version 18.1

**preserve**

preserve {false | true | const_prop_delete_ok | const_prop_size_delete_ok
| delete_ok | map_size_ok | size_ok | size_delete_ok}

_Default_ : false

**Read-write** subdesign attribute. Controls the optimization of the subdesign. You can set
these options:

**Related Information**

```
const_prop_delete_ok Allows deleting a mapped subdesign and its instances,
and constant propagation through the mapped
subdesign and its instances, but not resizing, renaming
or remapping.
const_prop_size_delete_ok Allows deleting and resizing a mapped subdesign and
its instances, or constant propagation through a
mapped subdesign and its instances, but not renaming
or remapping.
delete_ok Allows deleting a mapped subdesign and its instances
during optimization, but not resizing, renaming, or
remapping it.
false Allows logic changes to the subdesign and its instances
during optimization.
map_size_ok Allows resizing, unmapping, and remapping of the
mapped sequential instances in the subdesign during
optimization, but not renaming or deleting them.
size_delete_ok Allows resizing or deleting a subdesign and its
instances during optimization, but not renaming or
remapping it.
size_ok Allows resizing a mapped subdesign and its instances
during optimization, but not deleting, renaming, or
remapping it.
true Prevents any logic changes in the mapped subdesign
while allowing mapping optimizations to be performed
in surrounding logic.
```
```
Affects these commands: syn_generic
syn_map
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1265 Product Version 18.1

**retime**

retime {false | true}

_Default_ : false

**Read-write** subdesign attribute. Marks the specified subdesign to be retimed during
synthesis. This attribute must be set after the elaborate command but before the
syn_generic command.

**Example**

The following marks the m1_sub design for pipelining:

legacy_genus:/> set_attribute retime true [find / -subdesign m1_sub]
Setting attribute of m1_sub: ’retime’ = true

**Related Information**

**retime_hard_region**

retime_hard_region {false | true}

_Default_ : false

**Read-write** subdesign attribute. Prevents registers from being moved across the
subdesign boundaries during retiming optimization.

```
syn_opt
Affected by this attribute: (design) preserve on page 1186
```
```
Affects these commands: retime
syn_generic
Affects these attributes: dont_retime on page 1191
(design) retime on page 1187
retime_hard_region on page 1265
retime_reg_naming_suffix on page 1165
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1266 Product Version 18.1

**Example**

The following example prevents all the registers in all the subdesigns from being moved
across their respective boundaries:

legacy_genus:/> set_attribute retime_hard_region true [find / -subdesign *]

**Related Information**

**retime_period_percentage**

retime_period_percentage _float_

_Default_ : 1.0

**Read-write** subdesign attribute. Adjusts the clock period in retiming. You can use this for
a tradeoff between delay, area, and sequential count. For example, to be more conservative
during retiming you can set the attribute to 0.9. This would mean on a 1 ns clock, 0.9 ns would
be taken as a constraint for retiming.

**Related Information**

```
Affects these commands: retime
syn_generic
Affects these attributes: dont_retime on page 1191
(design) retime on page 1187
(subdesign) retime on page 1265
Related attribute: retime_reg_naming_suffix on page 1165
```
```
Affects this command: syn_generic
Related attribute: (design) retime_period_percentage on page 1188
```

```
Elaboration and Synthesis—Subdesign Attributes
```
January 2019 1267 Product Version 18.1

**user_sub_arch**

user_sub_arch {no_value | booth | non_booth | radix8}

**Read-write** subdesign attribute. Controls the partial product encoding scheme that you
want the tool to use for a multiplier, which affects the number of partial products generated.

**Example**

legacy_genus:/> set_attribute user_sub_arch booth [find /designs* -subdesign name]

**Related Information**

**ungroup_ok**

ungroup_ok {true | false}

_Default_ : true

**Read-write** subdesign attribute. Controls ungrouping of the hierarchical instances of this
subdesign during automatic ungrouping. Set the attribute to false to prevent the ungrouping
of the subdesign and its instances.

**Related Information**

```
Affects this command: syn_generic
Affects this attribute: sub_arch on page 258
```
```
Affects these commands: syn_generic
syn_map
Affected by this attribute: auto_ungroup on page 1043
Related attribute: (instance) ungroup_ok on page 1207
```

```
Elaboration and Synthesis—Subport Attributes
```
January 2019 1268 Product Version 18.1

**Subport Attributes**

Contain information about subports in the specified design. A subport is a single bit
connection point within a hierarchical instance, that is a module or entity that has been
instantiated.

➤ To set a subport attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -subport hier_instance / name ]
```
➤ To get a subport attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -subport hier_instance/name ]
```
**Note:** You may need to specify more than one (hierarchical) instance to serve as the search
path that will uniquely identify the relevant subport.

**boundary_optimize_hpin_invertible**

boundary_optimize_hpin_invertible {true | false}

**Read-only** subport attribute. Indicates whether the subport can be inverted during
boundary optimization.

Preserved pins, pins of preserved nets, and pins of preserved subdesigns are not invertible.
In addition, there are internal restrictions (such as multibit ports/busses, pins with timing
exceptions or pins were a clock is defined on) that do not allow inversion of a pin.

**Related Information**

```
Affects these commands: syn_generic
syn_map
Affected by these attributes: boundary_opto on page 1248
(pin) boundary_optimize_invert_hpins on page 1239
(root) boundary_optimize_invert_hpins on page 1048
subdesign) boundary_optimize_invert_hpins on
page 1253
Related attribute: (pin) boundary_optimize_hpin_invertible on page 1238
```

```
Elaboration and Synthesis—Subport Attributes
```
January 2019 1269 Product Version 18.1

**constant**

constant {no_constant | constant_0 |constant_1}

_Default_ : no_constant

**Read-write** subport attribute. Specifies the type of constant that drives the subport.

You can set the following options:

**Related Information**

**iopt_avoid_tiecell_replacement**

iopt_avoid_tiecell_replacement {false | true}

_Default_ : false

**Read-write** subport attribute. Controls whether a constant assignment on this subport can
be replaced with a tie cell during incremental optimization. Set this attribute to true to
prevent this replacement.

**Related Information**

```
constant_0 Specifies that the subport is driven by a constant 0.
constant_1 Specifies that the subport is driven by a constant 1.
no_constant Specifies that the subport is not driven by a constant.
```
```
Related attributes: (net) constant on page 1232
(pgpin) constant on page 1244
(pin) constant on page 1240
(port) constant on page 1246
```
```
Affects this command: syn_opt
Related attributes: (pin) iopt_avoid_tiecell_replacement on page 1241
(port) iopt_avoid_tiecell_replacement on page 1247
```

```
Elaboration and Synthesis—Subport Attributes
```
January 2019 1270 Product Version 18.1

**lssd_master_clock**

lssd_master_clock _master_clock_

**Read-write** subport attribute. Identifies two subports on a module as the master clock and
slave clock ports. The subport on which you set this attribute is the slave clock port, while the
subport you specify as the value of this attribute is the master clock port. You must set this
attribute before mapping. During mapping, Genus will make connections from the master
clock port to the master clock pins of all master-slave flip-flops in the module driven by this
slave clock.

**Example**

set_attribute lssd_master_clock clkm clk

This example specifies clkm as the master clock port and clk as the slave clock port.

**Related Information**

```
Affects this command: syn_map
Affected by this attribute: map_to_master_slave_lssd on page 1137
Related attributes: (pin) lssd_master_clock on page 1241
(port) lssd_master_clock on page 1247
```

```
Elaboration and Synthesis—Clock Attributes
```
January 2019 1271 Product Version 18.1

**Clock Attributes**

Contain information about clock objects in the specified design.

➤ To set a clock attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -clock myclock ]
```
➤ To get a clock attribute value, type

```
get_attribute attribute_name [find /des*/ design -clock myclock ]
```
**clock_library_cells**

clock_library_cells _lib_cell_list_

**Read-write** clock attribute. Defines the list of library cells that can be used in the clock-path
logic of the specified clock(s).

Set this attribute before you run the remap_to_dedicated_clock_library command.

**Example**

■ The following command specifies that libcell x1 can be used in the clock-path logic for
clock CLK in design test.
set_attribute clock_library_cells x1 \
/designs/test/timing/clock_domains/domain_1/CLK

■ The following commands specify that libcells x1, x2, and x3 can be used in the
clock-path logic for clocks CLK and CLK1 in design test.
set_attribute clock_library_cells {x1 x2 x3} \
/designs/test/timing/clock_domains/domain_1/CLK
set_attribute clock_library_cells {x1 x2 x3} \
/designs/test/timing/clock_domains/domain_1/CLK1
or you can use one command:
set_attribute clock_library_cells {x1 x2 x3} \
/designs/test/timing/clock_domains/domain_1/CLK \
/designs/test/timing/clock_domains/domain_1/CLK1

**Related Information**

```
Affects this command: remap_to_dedicated_clock_library
```

```
Elaboration and Synthesis—Clock Attributes
```
January 2019 1272 Product Version 18.1


January 2019 1273 Product Version 18.1

# 13

## Analysis

**List**
**_Bump Attributes_**

■ design on page 1293

_Clock Attributes_

■ actual_period on page 1294

■ clock_domain on page 1294

■ clock_groups on page 1294

■ clock_sense_logical_stop_propagation on page 1295

■ clock_sense_negative on page 1295

■ clock_sense_positive on page 1296

■ clock_sense_stop_propagation on page 1296

■ delay_max_fall on page 1297

■ delay_max_rise on page 1297

■ delay_min_fall on page 1298

■ delay_min_rise on page 1298

■ design on page 1298

■ divide_by on page 1298

■ divide_fall on page 1299

■ divide_period on page 1299

■ divide_rise on page 1299

■ divide_waveform on page 1300


```
Analysis—List
```
January 2019 1274 Product Version 18.1

■ duty_cycle on page 1300

■ edges on page 1301

■ edge_shift on page 1301

■ exceptions on page 1301

■ fall on page 1302

■ generated_clocks on page 1302

■ is_generated on page 1302

■ is_inverted on page 1303

■ is_library_created on page 1303

■ is_propagated on page 1303

■ master_clock on page 1303

■ master_source on page 1303

■ min_pulse_width_high on page 1304

■ min_pulse_width_low on page 1304

■ multiply_by on page 1304

■ period on page 1304

■ rise on page 1305

■ sources on page 1305

■ view_name on page 1305

■ waveform on page 1306

_Constant Attributes_

■ capacitance_max_fall on page 1307

■ capacitance_max_rise on page 1307

■ capacitance_min_fall on page 1308

■ capacitance_min_rise on page 1308

■ design on page 1308


```
Analysis—List
```
January 2019 1275 Product Version 18.1

■ hinst on page 1308

■ pin_capacitance on page 1309

■ unique_versions on page 1310

■ wire_capacitance on page 1310

■ wire_length on page 1311

■ wire_resistance on page 1311

_Cost Group Attributes_

■ design on page 1312

■ exceptions on page 1312

■ slack on page 1313

■ slack_by_mode on page 1314

■ tns on page 1315

**_DEF_Pin Attributes_**

■ design on page 1316

_Design Attributes_

■ analysis on page 1317

■ arch_name on page 1317

■ average_net_length on page 1317

■ constant_0_loads on page 1318

■ constant_0_nets on page 1318

■ constant_1_loads on page 1318

■ constant_1_nets on page 1319

■ constants on page 1319

■ constraint_modes on page 1319

■ cost_groups on page 1319


```
Analysis—List
```
January 2019 1276 Product Version 18.1

■ delay_corners on page 1319

■ dynamic_power_view on page 1320

■ entity_name on page 1320

■ external_delays on page 1320

■ hdl_elab_command_params on page 1320

■ hdl_parameters on page 1322

■ hdl_pipeline_comp on page 1323

■ hdl_vdp_list on page 1323

■ hinsts on page 1324

■ hnets on page 1324

■ hold_views on page 1324

■ hpins on page 1324

■ init_state on page 1325

■ insts on page 1325

■ insts_area on page 1325

■ language on page 1326

■ leakage_power_view on page 1326

■ library_name on page 1326

■ logic_abstract on page 1327

■ max_cap_cost on page 1327

■ max_fanout_cost on page 1328

■ max_trans_cost on page 1328

■ min_cap_cost on page 1329

■ min_fanout_cost on page 1329

■ min_trans_cost on page 1329

■ modules on page 1330

■ net_area on page 1330


```
Analysis—List
```
January 2019 1277 Product Version 18.1

■ nets on page 1330

■ num_insts on page 1330

■ num_local_hpins on page 1331

■ num_nets on page 1331

■ num_pg_nets on page 1331

■ obsolete_state on page 1331

■ path_adjusts on page 1331

■ path_delays on page 1332

■ path_disables on page 1332

■ path_groups on page 1332

■ pg_hnets on page 1332

■ pg_nets on page 1332

■ physical_cell_area on page 1332

■ pins on page 1333

■ port_busses on page 1333

■ ports on page 1333

■ protected on page 1334

■ ports on page 1333

■ repeater_rules on page 1333

■ seq_reason_deleted on page 1334

■ setup_views on page 1335

■ slack on page 1335

■ slack_by_mode on page 1336

■ tns on page 1337

■ total_area on page 1338

■ total_net_length on page 1338

■ wireload on page 1338


```
Analysis—List
```
January 2019 1278 Product Version 18.1

_Exception Attributes_

■ adjust_value on page 1339

■ cost_group on page 1339

■ delay_value on page 1339

■ design on page 1340

■ domain on page 1340

■ exception_type on page 1340

■ from_points on page 1341

■ lenient on page 1341

■ paths on page 1342

■ precluded_path_adjusts on page 1342

■ priority on page 1342

■ shift_capture on page 1343

■ shift_launch on page 1343

■ through_points on page 1343

■ to_points on page 1344

_External Delay Attributes_

■ clock on page 1345

■ clock_rise on page 1345

■ delay on page 1345

■ design on page 1346

■ exceptions on page 1346

■ external_delay_pins on page 1347

■ input_delay on page 1347

■ level_sensitive on page 1347


```
Analysis—List
```
January 2019 1279 Product Version 18.1

**_Fill Attributes_**

■ design on page 1349

_fnet Attributes_

■ design on page 1350

■ driver_pins on page 1350

■ driver_ports on page 1350

■ hinst on page 1350

■ hnets on page 1351

■ is_constant on page 1351

■ is_ideal on page 1351

■ load_pins on page 1352

■ load_ports on page 1352

■ num_drivers on page 1352

■ num_loads on page 1352

**_Group Attributes_**

■ design on page 1353

**_hdl_arch Attributes_**

■ language on page 1354

■ protected on page 1354

_Instance Attributes_

■ backup_power_pins on page 1356

■ base_cell on page 1356

■ buffer on page 1356

■ cell_area on page 1357


```
Analysis—List
```
January 2019 1280 Product Version 18.1

■ combinational on page 1357

■ design on page 1357

■ exceptions on page 1357

■ flop on page 1358

■ hdl_instantiated on page 1358

■ hierarchical on page 1359

■ inverted_phase on page 1359

■ inverter on page 1359

■ is_isolation on page 1360

■ is_level_shifter on page 1360

■ is_macro on page 1360

■ is_negative_level_sensitive on page 1360

■ is_positive_level_sensitive on page 1361

■ is_retention on page 1361

■ latch on page 1361

■ lib_cells on page 1362

■ module on page 1362

■ multibit_rejection_reason on page 1362

■ negative_edge_clock on page 1362

■ primitive_function on page 1363

■ relaxed_seq_map_constraints on page 1363

■ retime_original_registers on page 1363

■ sequential on page 1364

■ slack on page 1364

■ std_cell_main_rail_pin on page 1365

■ subdesign on page 1365

■ timing_case_disabled_arcs on page 1365


```
Analysis—List
```
January 2019 1281 Product Version 18.1

■ timing_case_disabled_arcs_by_mode on page 1366

■ timing_model on page 1367

■ tristate on page 1367

■ unique_versions on page 1367

_Net Attributes_

■ design on page 1369

■ drivers on page 1369

■ hinst on page 1369

■ is_constant on page 1370

■ is_driven_by_supply0 on page 1370

■ is_driven_by_supply1 on page 1371

■ is_ideal on page 1371

■ is_part_of_bus on page 1372

■ loads on page 1372

■ net on page 1372

■ num_drivers on page 1373

■ num_loads on page 1373

■ type on page 1373

■ unique_versions on page 1373

**_Pcell Attributes_**

■ design on page 1375

**_pg_hnet Attributes_**

■ design on page 1376

■ hinst on page 1376

■ pins on page 1376


```
Analysis—List
```
January 2019 1282 Product Version 18.1

**_pg_net Attributes_**

■ design on page 1377

■ hinst on page 1377

■ inst on page 1377

■ pins on page 1377

■ sub_pg_nets on page 1378

■ upper_pg_net on page 1378

_Pgpin Attributes_

■ base_pin on page 1379

■ design on page 1379

■ direction on page 1379

■ drivers on page 1380

■ hinst on page 1380

■ hnet on page 1380

■ inst on page 1381

■ is_async on page 1381

■ is_data on page 1381

■ is_physical on page 1381

■ is_std_cell_main_rail on page 1382

■ loads on page 1382

■ net on page 1382

■ pg_hnet on page 1383

■ pg_net on page 1383

■ pg_type on page 1383

■ physical on page 1383

■ unique_versions on page 1384


```
Analysis—List
```
January 2019 1283 Product Version 18.1

_Pin Attributes_

■ base_pin on page 1385

■ boundary_change on page 1385

■ capacitance_max_fall on page 1387

■ capacitance_max_rise on page 1388

■ capacitance_min_fall on page 1388

■ capacitance_min_rise on page 1388

■ capturer on page 1389

■ causes_ideal_net on page 1389

■ clock_sense_logical_stop_propagation on page 1390

■ clock_sense_negative on page 1390

■ clock_sense_positive on page 1391

■ clock_sense_stop_propagation on page 1391

■ clock_sources_inverted on page 1392

■ clock_sources_non_inverted on page 1393

■ clocks on page 1393

■ connect_delay on page 1393

■ delay_max_fall on page 1394

■ delay_max_rise on page 1394

■ delay_min_fall on page 1395

■ delay_min_rise on page 1395

■ design on page 1395

■ direction on page 1396

■ drivers on page 1396

■ endpoint on page 1396

■ exceptions on page 1397

■ external_delays on page 1397


```
Analysis—List
```
January 2019 1284 Product Version 18.1

■ external_delays_by_mode on page 1398

■ generates_clocks on page 1399

■ has_min_delay on page 1400

■ hnet on page 1400

■ is_async on page 1401

■ is_clock on page 1401

■ is_clock_gating_pin on page 1401

■ is_clock_used_as_clock on page 1401

■ is_clock_used_as_data on page 1402

■ is_data on page 1402

■ is_physical on page 1402

■ is_std_cell_main_rail on page 1403

■ launcher on page 1403

■ lib_pins on page 1403

■ loads on page 1403

■ min_slew on page 1404

■ min_timing_arcs on page 1405

■ net on page 1405

■ pg_hnet on page 1405

■ pg_net on page 1406

■ physical on page 1406

■ pin_capacitance on page 1406

■ propagated_clocks on page 1407

■ propagated_clocks_by_mode on page 1409

■ propagated_ideal_network on page 1411

■ rf_slack on page 1412

■ slack on page 1412


```
Analysis—List
```
January 2019 1285 Product Version 18.1

■ slack_by_mode on page 1413

■ slack_max_edge on page 1414

■ slew on page 1414

■ slew_by_mode on page 1415

■ startpoint on page 1415

■ timing_arcs on page 1416

■ timing_case_computed_value on page 1416

■ timing_case_computed_value_by_mode on page 1418

■ timing_info on page 1419

■ timing_info_favor_startpoint on page 1422

■ unique_versions on page 1423

■ wire_capacitance on page 1424

■ wire_length on page 1424

■ wire_resistance on page 1424

■ wireload_model on page 1425

_Pin Bus Attributes_

■ bits on page 1426

■ direction on page 1426

■ hinst on page 1427

■ hport_bus on page 1427

**_Pnet Attributes_**

■ design on page 1428

_Port Attributes_

■ bus on page 1429

■ capacitance_max_fall on page 1429


```
Analysis—List
```
January 2019 1286 Product Version 18.1

■ capacitance_max_rise on page 1430

■ capacitance_min_fall on page 1430

■ capacitance_min_rise on page 1430

■ capturer on page 1431

■ causes_ideal_net on page 1431

■ clock_sources_inverted on page 1432

■ clock_sources_non_inverted on page 1432

■ clocks on page 1433

■ connect_delay on page 1433

■ delay_max_fall on page 1433

■ delay_max_rise on page 1434

■ delay_min_fall on page 1434

■ delay_min_rise on page 1435

■ design on page 1435

■ direction on page 1435

■ drivers on page 1436

■ endpoint on page 1436

■ exceptions on page 1436

■ external_delays on page 1437

■ external_delays_by_mode on page 1437

■ generates_clocks on page 1439

■ has_min_delay on page 1439

■ hnet on page 1440

■ is_clock_used_as_clock on page 1440

■ is_clock_used_as_data on page 1440

■ launcher on page 1441

■ lib_pins on page 1441


```
Analysis—List
```
January 2019 1287 Product Version 18.1

■ loads on page 1441

■ min_slew on page 1442

■ min_port_delay on page 1443

■ net on page 1443

■ pin_capacitance on page 1444

■ port_delay on page 1445

■ propagated_clocks on page 1445

■ propagated_clocks_by_mode on page 1447

■ rf_slack on page 1449

■ slack on page 1449

■ slack_by_mode on page 1450

■ slack_max_edge on page 1451

■ slew on page 1451

■ slew_by_mode on page 1451

■ startpoint on page 1452

■ timing_case_computed_value on page 1452

■ timing_case_computed_value_by_mode on page 1453

■ timing_info on page 1455

■ timing_info_favor_startpoint on page 1457

■ unique_versions on page 1457

■ wire_capacitance on page 1458

■ wire_length on page 1458

■ wire_resistance on page 1459

_Port Bus Attributes_

■ bits on page 1460

■ design on page 1460


```
Analysis—List
```
January 2019 1288 Product Version 18.1

■ direction on page 1460

■ hinst on page 1461

■ order on page 1461

**_Region Attributes_**

■ design on page 1462

**_repeater_rule Attributes_**

■ design on page 1463

_Root Attributes_

■ active_operating_conditions on page 1464

■ base_cell_sets on page 1465

■ base_cells on page 1465

■ commands on page 1465

■ current_design on page 1465

■ designs on page 1465

■ hdl_libraries on page 1466

■ init_prototype_design on page 1466

■ init_timing_enabled on page 1466

■ layers on page 1466

■ level_shifter_groups on page 1466

■ libraries on page 1466

■ library_domains on page 1467

■ library_sets on page 1467

■ opconds on page 1467

■ peak_physical_memory_usage on page 1467

■ physical_memory_usage on page 1467


```
Analysis—List
```
January 2019 1289 Product Version 18.1

■ report_timing_show_wire_length on page 1468

■ show_wns_in_log on page 1468

■ sites on page 1469

■ source_of_via_resistance on page 1470

■ via_resistance on page 1470

■ vias on page 1470

**_Route_rule Attributes_**

■ design on page 1471

**_Route_rule Attributes_**

■ design on page 1471

**_Row Attributes_**

■ design on page 1472

**_Special Net Attributes_**

■ design on page 1473

**_Style Attributes_**

■ design on page 1475

_Subdesign Attributes_

■ arch_name on page 1476

■ area on page 1476

■ constant_0_loads on page 1477

■ constant_0_nets on page 1477

■ constant_1_loads on page 1477


```
Analysis—List
```
January 2019 1290 Product Version 18.1

■ constant_1_nets on page 1478

■ design on page 1478

■ entity_name on page 1478

■ hdl_elab_command_params on page 1478

■ hdl_parameters on page 1479

■ hdl_pipeline_comp on page 1480

■ hdl_vdp_list on page 1481 on page 1113

■ hinsts on page 1481

■ insts_area on page 1482

■ is_ilm on page 1482

■ language on page 1482

■ library_name on page 1483

■ logic_abstract on page 1483

■ logical_hier on page 1483

■ net_area on page 1484

■ physical_cell_area on page 1484

■ wireload on page 1485

_Subport Attributes_

■ bus on page 1486

■ capacitance_max_fall on page 1486

■ capacitance_max_rise on page 1487

■ capacitance_min_fall on page 1487

■ capacitance_min_rise on page 1487

■ causes_ideal_net on page 1488

■ design on page 1488

■ direction on page 1488


```
Analysis—List
```
January 2019 1291 Product Version 18.1

■ drivers on page 1489

■ hinst on page 1489

■ hpin on page 1490

■ loads on page 1490

■ net on page 1490

■ pin_capacitance on page 1492

■ unique_versions on page 1492

■ wire_capacitance on page 1493

■ wire_length on page 1493

■ wire_resistance on page 1493

_Subport Bus Attributes_

■ bits on page 1494

■ direction on page 1494

■ hpin_bus on page 1495

■ order on page 1495

_Timing Bin Attributes_

■ is_sub_bin on page 1496

■ path_count on page 1496

■ paths on page 1497

■ root on page 1497

■ sub_bins on page 1497

■ timing_bin on page 1498

_Timing Path Attributes_

■ bin on page 1499

■ endpoint on page 1499


```
Analysis—List
```
January 2019 1292 Product Version 18.1

■ exceptions on page 1500

■ mode on page 1500

■ slack on page 1501

■ startpoint on page 1501

■ timing_bin on page 1501

_Track Attributes_

■ design on page 1502


```
Analysis—Bump Attributes
```
January 2019 1293 Product Version 18.1

**Bump Attributes**

Contain information about the specified bump. Bumps represent the solder bumps on a chip.
Bumps are instantiated in the DEF COMPONENTS section but not instantiated in the netlist.
Bump cells are usually placed with + COVER placement status. In addition, they have a libcell
of type cover bump. These attributes are read-only attributes, so you cannot set their values.

➤ To get a bump attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -bump bump ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/bumps/ _bump_

**design**

design _design_

**Read-only** bump attribute. Returns the design to which this bump belongs.


```
Analysis—Clock Attributes
```
January 2019 1294 Product Version 18.1

**Clock Attributes**

Contain information about clock objects in the specified design.

➤ To get a clock attribute value, type

```
get_attribute attribute_name [find /des*/ design -clock clock ]
```
**actual_period**

actual_period

**Read-only** clock attribute. Returns the real clock period of the clock. You can also derive
the real clock period (specified in picoseconds)by divding the value of the period attribute
by the value of the divide_period attribute.

**Related Information**

**clock_domain**

clock_domain _domain_

**Read-only** clock attribute. Returns the (timing) domain of the clock.

**clock_groups**

clock_groups _groups_

**Read-only** clock attribute. Returns the clock goups that the clock belongs to.

**Related Information**

```
Set by this command: create_clock
Related attributes: (clock) divide_period on page 1299
(clock) period on page 1304
```
```
Related command: set_clock_groups
```

```
Analysis—Clock Attributes
```
January 2019 1295 Product Version 18.1

**clock_sense_logical_stop_propagation**

clock_sense_logical_stop_propagation {pin|constant|pgpin|subport|port}...

**Read-only** clock attribute. Returns the pins where the propagation of the clock is stopped.

**clock_sense_negative**

clock_sense_negative { _pin_ | _port_ }...

**Read-only** clock attribute. Returns the pins that propagate the negative sense of this
clock.

**Example**

Assume that the SDC file you read in contains the following command:

set_clock_sense -negative [get_pins {x1/Y}] -clock [get_clocks {CLK1}]

To verify on which pins the negative sense of clock CLK1 is propagated, specify the following
command:

legacy_genus:/> get_attr clock_sense_negative [find / -clock CLK1]
/designs/top/instances_comb/x1/pins_out/Y

**Related Information**

```
Set by this command: set_clock_sense -negative
Related attributes: (pin) clock_sense_negative on page 1390
(clock) clock_sense_positive on page 1296
(pin) clock_sense_positive on page 1391
(clock) clock_sense_stop_propagation on page 1296
(pin) clock_sense_stop_propagation on page 1391
(pin) propagated_clocks on page 1407
```

```
Analysis—Clock Attributes
```
January 2019 1296 Product Version 18.1

**clock_sense_positive**

clock_sense_positive { _pin_ | _port_ }...

**Read-only** clock attribute. Returns the pins that propagate the positive sense of this clock.

**Example**

Assume that the SDC file you read in contains the following command:

set_clock_sense -positive [get_pins {x1/Y}] -clock [get_clocks {CLK1}]

To verify on which pins the positive sense of clock CLK1 is propagated, specify the following
command:

legacy_genus:/> get_attr clock_sense_positive [find / -clock CLK1]
/designs/top/instances_comb/x1/pins_out/Y

**Related Information**

**clock_sense_stop_propagation**

clock_sense_stop_propagation _pin_ s

**Read-only** clock attribute. Returns the pins that stop propagation of the clock.

**Example**

Assume that the SDC file you read in contains the following command:

set_clock_sense -stop_propagation [get_pins {x1/Y}] -clock [get_clocks {CLK1}]

To verify on which pins clock CLK1 stops propagating, specify the following command:

legacy_genus:/> get_attr clock_sense_stop_propagation [find / -clock CLK1]
/designs/top/instances_comb/x1/pins_out/Y

```
Set by this command: set_clock_sense -positive
Related attributes: (clock) clock_sense_negative on page 1295
(pin) clock_sense_negative on page 1390
(pin) clock_sense_positive on page 1391
(clock) clock_sense_stop_propagation on page 1296
(pin) clock_sense_stop_propagation on page 1391
(pin) propagated_clocks on page 1407
```

```
Analysis—Clock Attributes
```
January 2019 1297 Product Version 18.1

**Related Information**

**delay_max_fall**

delay_max_fall _delay_

**Read-only** clock attribute. Returns the assumed input maximal falling slew at the clock pins
using this clock.

**Related Information**

**delay_max_rise**

delay_max_rise _delay_

**Read-only** clock attribute. Returns the assumed input maximal rising slew at the clock pins
using this clock.

**Related Information**

```
Set by this command: set_clock_sense -stop_propagation
```
```
Related attributes: (clock) clock_sense_negative on page 1295
(pin) clock_sense_negative on page 1390
(clock) clock_sense_positive on page 1296
(pin) clock_sense_positive on page 1391
(pin) clock_sense_stop_propagation on page 1391
(pin) propagated_clocks on page 1407
```
```
Related attributes: (clock) delay_max_fall on page 1297
(pin) delay_max_fall on page 1394
(port) delay_max_fall on page 1433
```
```
Related attributes: (clock) delay_max_rise on page 1297
(pin) delay_max_rise on page 1394
(port) delay_max_rise on page 1434
```

```
Analysis—Clock Attributes
```
January 2019 1298 Product Version 18.1

**delay_min_fall**

delay_min_fall _delay_

**Read-only** clock attribute. Returns the assumed input minimal falling slew at the clock pins
using this clock.

**Related Information**

**delay_min_rise**

delay_min_rise _delay_

**Read-only** clock attribute. Returns the assumed input minimal rising slew at the clock pins
using this clock.

**Related Information**

**design**

design design

**Read-only** clock attribute. Returns the design to which this clock belongs.

**divide_by**

divide_by _integer_

**Read-only** clock attribute. Returns the value specified using the -divide_by option of
the create_generated_clock command.

```
Related attributes: (clock) delay_min_fall on page 1298
(pin) delay_min_fall on page 1395
(port) delay_min_fall on page 1434
```
```
Related attributes: (clock) delay_min_rise on page 1298
(pin) delay_min_rise on page 1395
(port) delay_min_rise on page 1435
```

```
Analysis—Clock Attributes
```
January 2019 1299 Product Version 18.1

**Related Information**

**divide_fall**

divide_fall _integer_

**Read-only** clock attribute. Returns the value specified using the -divide_fall option of
the define_clock command.

**Related Information**

**divide_period**

divide_period _integer_

**Read-only** clock attribute. Returns the value specified using the -divide_period option
of the define_clock command.

**Related Information**

**divide_rise**

divide_rise _integer_

**Read-only** clock attribute. Returns the value specified using the -divide_rise option
of the define_clock command.

```
Set by this command: create_generated_clock
```
```
Set by this command: define_clock
Related attributes: (test_clock) divide_fall on page 1788
(test_signal) divide_fall on page 1799
fall on page 1302
```
```
Set by this command: define_clock
Related attributes: (test_clock) divide_period on page 1788
(test_signal) divide_period on page 1799
period on page 1304
```

```
Analysis—Clock Attributes
```
January 2019 1300 Product Version 18.1

**Related Information**

**divide_waveform**

divide_waveform _integer_list_

**Read-only** clock attribute. Returns a list of integers that is used together with the values
of the waveform attribute. The values of the waveform attribute are used as nominators,
while the corresponding values of the divide_waveform attribute are used as
denominators to determine edge changes during the clock period.

**Example**

In the example below a new clock is generated using the edges of a source clock. Since the
generated clock refers to six edges, the difference between 2 edges in the generated clock is
1/5 the of the period of the generated clock. So edge 2 has nominator 1 and denominator 5.
Since the last edge of any generated clock corresponds to the end of the period, it does not
need to be included in the list because its nominator and denominator are always equal.

legacy_genus:/> create_clock -period 30 -name clk ports_in/clk
legacy_genus:/> create_generated_clock -name genclck -source ports_in/clk \
-edges {1 2 4 5 6} flop/CK
legacy_genus:/> get_attr divide_waveform [find /designs/top -clock genclck]
1 5 5 5
legacy_genus:/> get_attr waveform [find /designs/top -clock genclck]
0 1 3 4

**Related Information**

**duty_cycle**

duty_cycle _float_

**Read-only** clock attribute. Returns the duty cycle of of the generated clock.

```
Set by this command: define_clock
```
```
Related attributes: (test_clock) divide_rise on page 1789
(test_signal) divide_rise on page 1799
rise on page 1305
```
```
Set by this command: create_generated_clock
Related attribute: waveform on page 1306
```

```
Analysis—Clock Attributes
```
January 2019 1301 Product Version 18.1

**Related Information**

**edges**

edges _string_

**Read-only** clock attribute. Returns the list of edges of the generated clock.

**edge_shift**

edge_shift _string_

**Read-only** clock attribute. Returns how much each of the edges of the generated clock is
shifted.

**exceptions**

exceptions _string_

**Read-only** clock attribute. Returns a list of all the timing exceptions that were applied to
the specified clock.

**Example**

The following example uses the path_disable command to unconstrain the path that is
launched by the clock held in the _clock_ variable. The exceptions attribute shows that
there is only one timing exception associated with this same clock.

legacy_genus:/> path_disable -from $clock
/designs/add/timing/exceptions/path_disables/dis_5
legacy_genus:/> get_attribute exceptions $clock
/designs/add/timing/exceptions/path_disables/dis_5

**Related Information**

```
Set by this command: create_generated_clock
```
```
Affected by these commands: path_adjust
```
```
path_delay
path_disable
path_group
```

```
Analysis—Clock Attributes
```
January 2019 1302 Product Version 18.1

**fall**

fall _integer_

**Read-only** clock attribute. Returns the value specified using the -fall option of the
define_clock command.

**Related Information**

**generated_clocks**

generated_clocks _list_of_clocks_

**Read-only** clock attribute. Returns the list of clocks generated from this clock.

**Related Information**

**is_generated**

is_generated {false | true}

**Read-only** clock attribute. Indicates whether this clock is a generated clock.

```
multi_cycle
Related attributes: (cost_group) exceptions on page 1312
(external_delay) exceptions on page 1346
(instance) exceptions on page 1357
(pin) exceptions on page 1397
(port) exceptions on page 1436
```
```
Set by this command: define_clock
Related attributes: divide_fall on page 1299
(test_clock) divide_fall on page 1788
(test_signal) divide_fall on page 1799
```
```
Set by this command: create_generated_clock
```

```
Analysis—Clock Attributes
```
January 2019 1303 Product Version 18.1

**is_inverted**

is_inverted {false | true}

**Read-only** clock attribute. Indicates whether this generated clock is inverted.

**Related Information**

**is_library_created**

is_library_created {false | true}

**Read-only** clock attribute. Indicates whether this clock is generated by the libcell.

**is_propagated**

is_propagated {false | true}

**Read-only** clock attribute. Indicates whether this clock is propagated.

**master_clock**

master_clock _clock_

**Read-only** clock attribute. Returns the value specified using the -master_clock option
of the create_generated_clock command.

**Related Information**

**master_source**

master_source { _pin_ | _constant_ | _pg_pin_ | _subport_ | _port_ }

**Read-only** clock attribute. Returns the value specified using the -source option of the
create_generated_clock command.

```
Set by this command: create_generated_clock
```
```
Set by this command: create_generated_clock
```

```
Analysis—Clock Attributes
```
January 2019 1304 Product Version 18.1

**Related Information**

**min_pulse_width_high**

min_pulse_width_high _float_

**Read-only** clock attribute. Returns the minimum pulse width constraint on the high signal
level of the clock.

**Related Information**

**min_pulse_width_low**

min_pulse_width_low _float_

**Read-only** clock attribute. Returns the minimum pulse width constraint on the low signal
level of the clock.

**Related Information**

**multiply_by**

multiply_by _integer_

**Read-only** clock attribute. Returns the factor by which the frequency of the generated clock
is multiplied,

**period**

period _integer_

**Read-only** clock attribute. Returns the value specified using the -period option of the
define_clock command.

```
Set by this command: create_generated_clock
```
```
Related attribute: min_pulse_width on page 980
```
```
Related attribute: min_pulse_width on page 980
```

```
Analysis—Clock Attributes
```
January 2019 1305 Product Version 18.1

To derive the real clock period (specified in picoseconds), you can divide the value of the
period attribute by the value of the divide_period attribute.

**Related Information**

**rise**

rise _integer_

**Read-only** clock attribute. Returns the value specified using the -rise option of the
define_clock command.

**Related Information**

**sources**

sources {hpin|pin|constant|pg_pin|hport|port}...

**Read-only** clock attribute. Returns the pins and ports that are sources of the clock signal.

**view_name**

view_name _analysis_view_

**Read-only** clock attribute. Returns the name of the analysis_view to which the clock
applies in case of multi-mode analysis.

```
Set by this command: define_clock
Related attributes: divide_period on page 1299
(test_clock) divide_period on page 1788
(test_signal) divide_period on page 1799
```
```
Set by this command: define_clock
Related attributes: divide_rise on page 1299
(test_clock) divide_rise on page 1789
(test_signal) divide_rise on page 1799
```

```
Analysis—Clock Attributes
```
January 2019 1306 Product Version 18.1

**waveform**

waveform _integer_list_

**Read-only** clock attribute. Returns a list of integers that together with the values of the
divide_waveform attribute. The values of the waveform attribute are used as nominators,
while the corresponding values of the divide-waveform attribute are used as denominators to
determine edge changes in the clock period.

**Example**

In the example below a new clock is generated using the edges of a source clock. Since the
generated clock refers to six edges, the difference between 2 edges in the generated clock is
1/5 the of the period of the generated clock. So edge 2 has nominator 1 and denominator 5.
Since the last edge of any generated clock corresponds to the end of the period, it does not
need to be included in the list because its nominator and denominator are always equal.

legacy_genus:/> create_clock -period 30 -name clk ports_in/clk
legacy_genus:/> create_generated_clock -name genclck -source ports_in/clk \
-edges {1 2 4 5 6} flop/CK
legacy_genus:/> get_attr divide_waveform [find /designs/top -clock genclck]
1 5 5 5
legacy_genus:/> get_attr waveform [find /designs/top -clock genclck]
0 1 3 4

**Related Information**

```
Set by this command: create_generated_clock
Related attribute: divide_waveform on page 1300
```

```
Analysis—Constant Attributes
```
January 2019 1307 Product Version 18.1

**Constant Attributes**

Contain information about the specified constant. Each level of hierarchy has its own
dedicated logic constants that can only be connected to other objects within that level of
hierarchy, such as logic0 and logic1 pins. They are in the constants directory and
are called 1 and 0.

➤ To get a constant attribute value, type

```
get_attribute attribute_name [find
/des*/design_name/instances_hier/instance_name/constants -constant 0]
or
get_attribute attribute_name [find
/des*/design_name/instances_hier/instance_name/constants -constant 1]
```
**capacitance_max_fall**

capacitance_max_fall _max_cap_

**Read-only** constant attribute. Returns the maximum capacitance of the net driving this
constant for a fall transition. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

**capacitance_max_rise**

capacitance_max_rise _max_cap_

**Read-only** constant attribute. Returns the maximum capacitance of the net driving this
constant for a rise transition. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

```
Related attributes: (pin) capacitance_max_fall on page 1387
(port) capacitance_max_fall on page 1429
(subport) capacitance_max_fall on page 1486
```
```
Related attributes: (pin) capacitance_max_rise on page 1388
(port) capacitance_max_rise on page 1430
(subport) capacitance_max_rise on page 1487
```

```
Analysis—Constant Attributes
```
January 2019 1308 Product Version 18.1

**capacitance_min_fall**

capacitance_min_fall _min_cap_

**Read-only** constant attribute. Returns the minimum capacitance of the net driving this
constant for a fall transition. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**Related Information**

**capacitance_min_rise**

capacitance_min_rise _min_cap_

**Read-only** constant attribute. Returns the minimum capacitance of the net driving this
constant for a rise transition. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the vls command by default.

**design**

design _design_

**Read-only** constant attribute. Returns the design to which this constant belongs.

**hinst**

hinst _hinst_

**Read-only** constant attribute. Returns the hierarchical instance that the constant belongs
to.

```
Related attributes: (pin) capacitance_min_fall on page 1388
(port) capacitance_min_fall on page 1430
(subport) capacitance_min_fall on page 1487
```
```
Related attributes: (pin) capacitance_min_rise on page 1388
(port) capacitance_min_rise on page 1430
(subport) capacitance_min_rise on page 1487
```

```
Analysis—Constant Attributes
```
January 2019 1309 Product Version 18.1

**Related Information**

**pin_capacitance**

pin_capacitance _float float_

**Read-only** constant attribute. Returns the rise and fall pin capacitances of a constant’s net
in femtofarads.

**Example**

The following example returns the pin capacitance of the constant’s net:

legacy_genus:/> get_attribute pin_capacitance
/designs/top/instances_hier/inst1/constants/0
0.0 0.0

**Related Information**

```
Related attributes: (net) hinst on page 1369
(pgpin) hinst on page 1380
(pin_bus) hinst on page 1427
(subport_bus) hinst on page 1461
(subport) hinst on page 1489
```
```
Related attributes: (pin) pin_capacitance on page 1406
(port) pin_capacitance on page 1444
(subport) pin_capacitance on page 1492
```

```
Analysis—Constant Attributes
```
January 2019 1310 Product Version 18.1

**unique_versions**

unique_versions _string_

**Read-only** constant attribute. Returns a list of the unique uses of a constant from a
collection of constants. An object can have multiple object versions in the design. Use this
attribute to get all the objects it represents.

**Example**

The following command returns a list of the unique uses of the constant:

legacy_genus:/> get_attribute unique_versions
/designs/top/instances_hier/inst1/constants/0
/designs/top/instances_hier/inst2/constants/0
/designs/top/instances_hier/inst1/constants/0

**Related Information**

**wire_capacitance**

wire_capacitance _float_

**Read-only** constant attribute. Returns the wire-capacitance of a constant’s net.

**Example**

The following command returns the wire capacitance of the constant’s net:

get_attribute wire_capacitance /designs/top/instances_hier/inst1/constants/0
0.0

```
Related attributes: (instance) unique_versions on page 1367
(net) unique_versions on page 1373
(pin) unique_versions on page 1423
(pgpin) unique_versions on page 1384
(port) unique_versions on page 1457
(subport) unique_versions on page 1492
```

```
Analysis—Constant Attributes
```
January 2019 1311 Product Version 18.1

**Related Information**

**wire_length**

wire_length {no_value | _float_ }

**Read-only** constant attribute. Returns the wire length of the net connected to the given
constant.

**Note:** The value for constant objects is zero.

**Related Information**

**wire_resistance**

wire_resistance {no_value | _float_ }

**Read-only** constant attribute. Returns the net resistance of a constant’s net in kilohms.
Resolution is 1/1000. This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the ls command by default.

**Related Information**

```
Related attributes: (pin) wire_capacitance
```
```
(port) wire_capacitance
(subport) wire_capacitance
```
```
Related attributes: (pin) wire_length on page 1424
(port) wire_length on page 1458
(subport) wire_length on page 1493
```
```
Related attributes: (pin) wire_resistance
(port) wire_resistance
(subport) wire_resistance
```

```
Analysis—Cost Group Attributes
```
January 2019 1312 Product Version 18.1

**Cost Group Attributes**

Contain information about a group of timing paths in the specified design that have a single
timing optimization objective.

➤ To get a cost_group attribute value, type

```
get_attribute attribute_name [find /des*/ design -cost_group group ]
```
**Note:** These attributes are located at /designs/ _design_ /timing/cost_groups

**design**

design _design_

**Read-only** cost_group attribute. Returns the design to which this cost_group belongs.

**exceptions**

exceptions _string_

**Read-only** cost_group attribute. Returns a list of all the timing exceptions that were
applied to the specified cost group.

**Related Information**

```
Affected by these commands: path_adjust
path_delay
path_disable
path_group
multi_cycle
Related attributes: (clock) exceptions on page 1301
(external_delay) exceptions on page 1346
(instance) exceptions on page 1357
(pin) exceptions on page 1397
(port) exceptions on page 1436
```

```
Analysis—Cost Group Attributes
```
January 2019 1313 Product Version 18.1

**slack**

slack {no_value | _float_ }

**Read-only** cost_group attribute. Returns the slack of the cost group in picoseconds. The
resolution is 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

**Related Information**

```
Related command: report timing
(design) slack on page 1335
(instance) slack on page 1364
(pin) slack on page 1412
(port) slack on page 1313
```

```
Analysis—Cost Group Attributes
```
January 2019 1314 Product Version 18.1

**slack_by_mode**

slack_by_mode {{ _mode_name_1 delay_value_ } [{ _mode_name_2 delay_value_ }]...}

**Read-only** cost_group attribute. Returns a Tcl list of lists in picoseconds the worst slack
of the cost group for each timing mode.

**Example**

The following example returns the worst slack for the default cost group for modes a and b:

legacy_genus:/> get_attribute slack_by_mode [find /-cost_group default]
designs/top/modes/b -166.2} {/designs/top/modes/a -43.9}

**Related Information**

```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
write_script
Related commands: create_mode
read_sdc
Related attributes: (pin) external_delays_by_mode on page 1398
(port) external_delays_by_mode on page 1437
(design) latch_max_borrow_by_mode on page 817
(pin) propagated_clocks_by_mode on page 1409
(port) propagated_clocks_by_mode on page 1447
(design) slack_by_mode on page 1336
(pin) slack_by_mode on page 1413
(port) slack_by_mode on page 1314
(pin) timing_case_computed_value_by_mode on page 1418
(port) timing_case_computed_value_by_mode on page 1453
instance) timing_case_disabled_arcs_by_mode on
page 1366
```

```
Analysis—Cost Group Attributes
```
January 2019 1315 Product Version 18.1

**tns**

tns _string_

**Read-only** cost_group attribute. Returns the sum (or total) of all worst negative slacks of
all endpoints in the cost group in picoseconds. If the worst slack of a cost group is positive, a
value of 0 will be reported. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the ls command by default.

**Example**

Assume a cost group has two endpoints, A and B, whose worst slack is -10 and +10
respectively. In this case, the tns value of the cost group returns -10, because the slack value
of +10 is treated as zero slack.

**Related Information**

```
Related command: report timing
Related attribute: (design) tns on page 1337
```

```
Analysis—DEF_Pin Attributes
```
January 2019 1316 Product Version 18.1

**DEF_Pin Attributes**

Contain information about the external pins present in the design. These attributes are
created when the DEF file is read in. The information is based on the PINS statement in the
DEF file.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a def_pin attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -def_pin pin_name ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/def_pins/ _pin_name_

**design**

design _design_

**Read-only** def_pin attribute. Returns the design to which this def_pin belongs.


```
Analysis—Design Attributes
```
January 2019 1317 Product Version 18.1

**Design Attributes**

Contain information about the specified design.

➤ To set a design attribute, type

```
set_attribute attribute_name attribute_value /designs/ design
or
set_attribute attribute_name attribute_value [find /des* -design name ]
```
➤ To get a design attribute value, type

```
get_attribute attribute_name design
```
**analysis**

analysis _list_of_timing_bins_

**Read-only** design attribute. Returns a list of timing_bin objects in the design.

**arch_name**

arch_name _string_

**Read-only** design attribute. Returns the name of the Verilog module or the VHDL
architecture from which the design is derived.

**Related Information**

**average_net_length**

average_net_length _float_

**Read-only** design attribute. Computes the average net length of the design in microns. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**Related Information**

```
Related command: read_hdl
Related attribute: (subdesign) arch_name on page 1476
```
```
Related commands: generate_reports
```

```
Analysis—Design Attributes
```
January 2019 1318 Product Version 18.1

**constant_0_loads**

constant_0_loads _list_of_pins_and_ports_

**Read-only** design attribute. Returns a list of pins, ports, and busses in the design driven by
constant 0. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**constant_0_nets**

constant_0_nets _list_of_nets_

**Read-only** design attribute. Returns a list of nets driven by constant 0.

**Related Information**

**constant_1_loads**

constant_1_loads _list_of_pins_and_ports_

**Read-only** design attribute. Returns a list of pins, ports, and busses in the design driven by
constant 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

```
report qor
summary_table
```
```
Related attributes: (subdesign) constant_0_loads on page 1477
```
```
Related attributes: (subdesign) constant_0_nets on page 1477
```
```
Related attributes: (subdesign) constant_1_loads on page 1477
```

```
Analysis—Design Attributes
```
January 2019 1319 Product Version 18.1

**constant_1_nets**

constant_1_nets _list_of_nets_

**Read-only** design attribute. Returns a list of nets driven by constant 1.

**Related Information**

**constants**

constants _list_of_constants_

**Read-only** design attribute. Returns a list of constant objects in the design.

**constraint_modes**

constraint_modes _list_of_constraint_modes_

**Read-only** design attribute. Returns a list of the constraint modes (objects) in the design.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**cost_groups**

cost_groups _list_of_cost_groups_

**Read-only** design attribute. Returns a list of the cost groups (objects) in the design. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**delay_corners**

delay_corners _list_of_delay_corners_

**Read-only** design attribute. Returns a list of the delay corners (objects) in the design. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

```
Related attributes: (subdesign) constant_1_nets on page 1478
```

```
Analysis—Design Attributes
```
January 2019 1320 Product Version 18.1

**dynamic_power_view**

dynamic_power_view _analysis_view_

**Read-only** design attribute. Returns the analysis_view that is used for dynamic power
analysis.

**entity_name**

entity_name _string_

**Read-only** design attribute. Returns the name of the Verilog module or the VHDL entity
from which the design is derived.

**Related Information**

**external_delays**

external_delays _list_of_external_delays_

**Read-only** design attribute. Returns a list of the external delays (objects) in the design.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**Related Information**

**hdl_elab_command_params**

hdl_elab_command_params **{{** _parameter value_ **}** ... **}**

```
Related command: read_hdl
Related attribute: (subdesign) entity_name on page 1478
```
```
Set by these commands: set_input_delay
set_output_delay
Related attributes: (pin) external_delays on page 1397
(port) external_delays on page 1437
```

```
Analysis—Design Attributes
```
January 2019 1321 Product Version 18.1

**Read-only** design attribute. Returns a Tcl-list of the {parameter value} pairs that were
specified as value for the -parameters option of the most recently executed elaborate
command.

**Example**

legacy_genus:/> elaborate -parameters {width 4} test
....
legacy_genus:/> get_attribute hdl_elab_command_params /designs/test
{{width 4}}

**Related Information**

```
Affects this command: elaborate
Related attribute: (subdesign) hdl_elab_command_params on page 1478
```

```
Analysis—Design Attributes
```
January 2019 1322 Product Version 18.1

**hdl_parameters**

hdl_parameters **{{** _parameter current_value cmdset default_value_ **}** ... **}**

**Read-only** design attribute. Returns a Tcl list of Tcl lists. There can be as many Tcl lists as
there are parameters and localparams in the top module. Each Tcl list contains four elements:

■ the parameter or localparam name

■ the current parameter value

■ a binary number

```
If the binary number is 1, it indicates that the parameter value was set through the
elaborate -parameters command. For localparam, the status value will
always be 0 because it cannot be overwritten.
```
■ The default value of the parameter before it is overridden during instantiation or using the
elaborate command.

**Example**

The following example RTL defines a local parameter w and a parameter y.

module topdes (z, i, a, b);
**localparam w = 8;
parameter y = 8;**
defparam u1.W = w;
output [w-1:0] z;
input [w-1:0] i;
output [y-1:0] b;
input [y-1:0] a;
subdes u1 (.Z(z), .I(i));
subdes #(y) u2 (.Z(b), .I(a));
endmodule
module subdes (Z,I);
parameter W = 8;
parameter LS = 1;
localparam LSB = 1;
output [W-LSB:0] Z;
input [W-LS:0] I;
assign Z = I + 1;
endmodule // subdes

Using the following script the value of parameter y is changed from 8 to 4.

set_attr library tutorial.lib
read_hdl -v2001 {subdes.v topdes.v}
elaborate -param {{ **y 4** }} topdes

The following command shows that parameter y now has the value 4 and the value was set
at elaboration. The parameter w has the value 8 and was not overwritten.

legacy_genus:/> get_att hdl_parameters [find / -design *]
{w 8 0 8} {y 4 1 8}


```
Analysis—Design Attributes
```
January 2019 1323 Product Version 18.1

**Related Information**

**hdl_pipeline_comp**

hdl_pipeline_comp {false | true}

**Read-only** design attribute. Specifies whether the module represented by the particular
module object is a pipelined ChipWare component that needs to be retimed.

**Related Information**

**hdl_vdp_list**

hdl_vdp_list _string_

**Read-only** design attribute. Returns the list of Genus-ted datapath function primitives
which have been instantiated in the design.

**Example**

Consider the following RTL.

module top(in1, out1, out2, out3);
input signed [7:0] in1;
output [7:0] out1;
parameter bits = 4;
output [3:0] out2;
output [3:0] out3;
assign out1 = $round(in1, bits);
sub s1(in1, out2, out3);
endmodule //top
module sub(a, b, c);
input signed [7:0] a;
output [3:0] b;
output [3:0] c;
assign b = $lead0(a);
assign c = $lead1(a);
endmodule //sub

```
Affected by this command: elaborate
```
```
Related attribute: (subdesign) hdl_parameters on page 1479
```
```
Related attribute: (subdesign) hdl_pipeline_comp on page 1480
```

```
Analysis—Design Attributes
```
January 2019 1324 Product Version 18.1

After reading in the RTL and elaborating the design, you can check the datapath extension
functions instantiated in the design using the following command:

legacy_genus:/> get_attr hdl_vdp_list /des*/top
round

**Related Information**

**hinsts**

hinsts _list_of_hinst_

**Read-only** design attribute. Returns all hierarchical instances in the design.

**Related Information**

**hnets**

hnets _list_of_hnets_

**Read-only** design attribute. Returns a list of all hierarchical nets in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**hold_views**

hold_views _list_of_analysis_views_

**Read-only** design attribute. Returns a list of hold_view objects in the design.

**hpins**

hpins _list_of_hpins_

**Read-only** design attribute. Returns all hierarchical pins of this hierarchical instance. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

```
Affected by this command: elaborate
Related attribute: (subdesign) hdl_vdp_list on page 1481
```
```
Related attribute: (subdesign) hinsts on page 1481
```

```
Analysis—Design Attributes
```
January 2019 1325 Product Version 18.1

**init_state**

init_state _state_

**Read-only** design attribute. Returns the current state of the initialization. The attribute can
have the following values:

**insts**

insts _list_of_insts_

**Read-only** design attribute. Returns all leaf instances in the design. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the ls command by default.

**insts_area**

insts_area _string_

**Read-only** design attribute. Returns the cell area of a design, which is specified in library
units. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the ls command by default.

**Related Information**

```
design_initialized State of the design after successfully reading the HDL
files, netlist, or after elaborating.
initialization_complet
e
```
```
State of the design when the design is consistent after
successfully completing init_design.
physical_initialized State of the design when the physical data is loaded after
successfully completing read_physical.
power_initialized State of the design after successfully completing
read_power_intent.
timing_initialized State of the design when the libaries are loaded after
successfully completing read_mmmc.
uninitialized Default value when you start the tool.
```
```
Related command: report area
Related attribute: (subdesign) insts_area on page 1482
```

```
Analysis—Design Attributes
```
January 2019 1326 Product Version 18.1

**language**

language _string_

**Read-only** design attribute. Specifies whether the design is a Verilog module or VHDL
entity.

**Related Information**

**leakage_power_view**

leakage_power_view _analysis_view_

**Read-only** design attribute. Returns the analysis_view that is used for leakage power
analysis.

**library_name**

library_name _string_

**Read-only** design attribute. Returns the name of the Verilog or VHDL library in which the
module or entity definition is stored. This name corresponds to the name specified with the
-lib option of the read_hdl command. If this option was not specified, the name defaults
to default.

**Related Information**

```
Related command: read_hdl
Related attribute: (hdl_arch) protected on page 1354
(subdesign) language on page 1482
```
```
Related command: read_hdl
Related attribute: (subdesign) library_name on page 1483
```

```
Analysis—Design Attributes
```
January 2019 1327 Product Version 18.1

**logic_abstract**

logic_abstract {false | true}

**Read-only** design attribute. Specifies whether the design is inferred as a logic abstract from
an empty module, an entity without an architecture, or an entity whose architecture is empty
in the input design description.

■ If the attribute value is true, the design is considered an empty module with port
directions and bit widths, and is treated as an unresolved reference.

■ If the attribute value is false, the design can be optimized by the generic optimization
engine.

**Note:** This attribute is ted in the RTL and structural flows.

**Related Information**

**max_cap_cost**

max_cap_cost _string_

**Read-only** design attribute. Returns the sum of the capacitance violations on all pins and
ports in the design. A violation is flagged when the actual capacitance on a pin or port is larger
than the max_capacitance constraint (attribute). This is a computed attribute. Computed
attributes are potentially very time consuming to process and not listed by the ls command
by default.

**Related Information**

```
Affected by this command: elaborate
Related attribute: (subdesign) logic_abstract on page 1483
```
```
Related command: report design_rules
Affected by these attributes: (design) max_capacitance on page 823
(libpin) max_capacitance on page 364
(port) max_capacitance on page 937
```
```
Related attributes: (design) max_fanout_cost on page 1328
(design) max_trans_cost on page 1328
```

```
Analysis—Design Attributes
```
January 2019 1328 Product Version 18.1

**max_fanout_cost**

max_fanout_cost _string_

**Read-only** design attribute. Returns the sum of the fanout violations on all ports in the
design. A violation is flagged when the actual fanout on a port is larger than the max_fanout
constraint (attribute). This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the ls command by default.

**Related Information**

**max_trans_cost**

max_trans_cost _string_

**Read-only** design attribute. Returns the sum of the transition time violations on all ports in
the design. A violation is flagged when the actual transition time on a port is larger than the
max_transition constraint (attribute). This is a computed attribute. Computed attributes
are potentially very time consuming to process and not listed by the ls command by default.

**Related Information**

```
Related command: report design_rules
Affected by these attributes: (design) max_fanout on page 824
(libpin) max_fanout on page 364
(port) max_fanout on page 938
Related attributes: (design) max_cap_cost on page 1327
(design) max_trans_cost on page 1328
```
```
Related command: report design_rules
Affected by these attributes: (design) max_transition on page 825
(libpin) max_transition on page 365
(port) max_transition on page 939
Related attributes: (design) max_cap_cost on page 1327
(design) max_fanout_cost on page 1328
```

```
Analysis—Design Attributes
```
January 2019 1329 Product Version 18.1

**min_cap_cost**

min_cap_cost {no_value | _float_ }

**Read-only** design attribute. Returns the sum of the capacitance violations on all pins and
ports in the design. A violation is flagged when the actual capacitance on a pin or port is
smaller than the min_capacitance constraint (attribute).

**Related Information**

**min_fanout_cost**

min_fanout_cost {no_value | _float_ }

**Read-only** design attribute. Returns the sum of the fanout violations on all ports in the
design. A violation is flagged when the actual fanout on a port is smaller than the
min_fanout constraint (attribute).

**Related Information**

**min_trans_cost**

min_trans_cost {no_value | _float_ }

**Read-only** design attribute. Returns the sum of the tranistion time violations on all ports in
the design. A violation is flagged when the actual tranistion time on a port is smaller than the
min_transition constraint (attribute).

**Related Information**

```
Affected by this attribute: min_capacitance on page 365
Related attributes: (design) min_fanout_cost on page 1329
(design) min_trans_cost on page 1329
```
```
Affected by this attribute: min_fanout on page 365
Related attributes: (design) min_cap_cost on page 1329
(design) min_trans_cost on page 1329
```
```
Affected by this attribute: min_transition on page 366
Related attributes: (design) min_cap_cost on page 1329
```

```
Analysis—Design Attributes
```
January 2019 1330 Product Version 18.1

**modules**

modules _list_of_modules_

**Read-only** design attribute. Returns the list of modules (subdesigns) in the design. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**net_area**

net_area _string_

**Read-only** design attribute. Returns the net area of the design. The area is specified in
terms of the units specified in the library. This is a computed attribute. Computed attributes
are potentially very time consuming to process and not listed by the ls command by default.

**Related Information**

**nets**

nets _list_of_nets_

**Read-only** design attribute. Returns the list of all nets in the design. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the ls command by default

**num_insts**

num_insts _integer_

**Read-only** design attribute. Returns the number of all leaf instances in the design. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

```
(design) min_fanout_cost on page 1329
```
```
Related command: report area
Related attribute: (subdesign) net_area on page 1484
```

```
Analysis—Design Attributes
```
January 2019 1331 Product Version 18.1

**num_local_hpins**

num_local_hpins _integer_

**Read-only** design attribute. Returns the number of all hierarchical pins directly in the
design. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the ls command by default.

**num_nets**

num_nets _integer_

**Read-only** design attribute. Returns the number of all pg_nets in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**num_pg_nets**

num_pg_nets _integer_

**Read-only** design attribute. Returns the number of all nets in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**obsolete_state**

obsolete_state _string_

**Read-only** design attribute. Returns the current state of the design. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the ls command by default.

**path_adjusts**

path_adjusts _list_of_path_adjusts_

**Read-only** design attribute. Returns a list of path_adjust objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.


```
Analysis—Design Attributes
```
January 2019 1332 Product Version 18.1

**path_delays**

path_delays _list_of_path_delays_

**Read-only** design attribute. Returns a list of path_delay objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**path_disables**

path_disables _list_of_path_disables_

**Read-only** design attribute. Returns a list of path_disable objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**path_groups**

path_groups _list_of_path_groups_

**Read-only** design attribute. Returns a list of path_group objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**pg_hnets**

pg_hnets _list_of_pg_hnets_

**Read-only** design attribute. Returns the list of pg_hnet objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**pg_nets**

pg_nets _list_of_pg_nets_

**Read-only** design attribute. Returns the list of pg_net objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**physical_cell_area**

physical_cell_area {no_value | _float_ }


```
Analysis—Design Attributes
```
January 2019 1333 Product Version 18.1

**Read-only** design attribute. Computes the cell area of the design using the LEF area
values. The area is specified in terms of the units specified in the library. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the ls command by default.

**Related Information**

**pins**

pins _list_of_pins_

**Read-only** design attribute. Returns the list of leaf pins in the design. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the ls command by default.

**port_busses**

port_busses _list_of_port_busses_

**Read-only** design attribute. Returns the list of port_bus objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**ports**

ports _list_of_ports_

**Read-only** design attribute. Returns the list of ports in the design. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the ls command by default.

**repeater_rules**

repeater_rules _list_of_repeater_rules_

**Read-only** design attribute. Returns the list of repeater_rules in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

```
Related command: report area
Related attribute: (subdesign) physical_cell_area on page 1484
```

```
Analysis—Design Attributes
```
January 2019 1334 Product Version 18.1

**protected**

protected {false | true}

**Read-only** design attribute. This attribute is set to true if the design object represents a
module or entity whose HDL source code is encrypted or only partially encrypted.

**Related Information**

IP Protection in _Genus User Guide for Legacy UI_

**seq_reason_deleted**

seq_reason_deleted **{{** _instance reason_ **}** ... **}**

**Read-write** design attribute. Returns a Tcl list of Tcl lists. Each Tcl list contains the name
of a sequential instance that was deleted during optimization and the reason why the instance
was deleted.

If the delete_unloaded_seqs root attribute is set to false, the reason might be
appended with an asterisk ( * ) to indicate that that the sequential instance is optimized for
the reason reported but not deleted. In this case, the flop output pin will be dangling, not
driving any loads. The loads driven by the flop before optimization, will be replaced/driven by
a constant, or by the output pins of the merged flops pin.

**Examples**

rc;/> get_attr seq_reason_deleted cr4dpu_swizzle_load
{{ctl_wr_reg[36] } {{merged with ctl_wr_reg[0]}}} {{ctl_wr_reg[46] } {{merged with
ctl_wr_reg[10]}}} {{ctl_wr_reg[47] } {{merged with ctl_wr_reg[11]}}}
........................
{{ctl_wr_reg[32]} unloaded} {{ctl_wr_reg[12]} unloaded} {{ctl_wr_reg[20]}
unloaded} {{ctl_wr_reg[28]} unloaded}

```
Affects these commands: write_hdl
report_datapath
Related attribute: (hdl_arch) protected on page 1354
(subdesign) protected on page 1484
```

```
Analysis—Design Attributes
```
January 2019 1335 Product Version 18.1

If the delete_unloaded_seqs root attribute is set to false, the result may look like:

legacy_genus:/> get_attr seq_reason_deleted cr4dpu_swizzle_load
ctl_wr_reg[ 36 ] } {{merged **(*)** with ctl_wr_reg[ 0 ]} ctl_wr_reg[ 46 ] }
{{merged **(*)** with ctl_wr_reg[ 10 ]} ctl_wr_reg[ 47 ] } {{merged **(*)** with ctl_wr_reg[
11 ]}

**Related Information**

**setup_views**

setup_views _list_of_analysis_views_

**Read-only** design attribute. Returns a list of setup views (objects) in the design.

**slack**

slack {no_value | _float_ }

**Read-only** design attribute. Returns the worst slack (over all paths) in the design in
picoseconds. The resolution is 1. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the ls command by default.

**Related Information**

```
Related command: report sequential -deleted_seqs
Affected by this attribute: delete_unloaded_seqs on page 1052
```
```
Related command: report timing
Related attributes: (instance) slack on page 1364
(pin) slack on page 1412
(port) slack on page 1449
(cost group) slack on page 1313
```

```
Analysis—Design Attributes
```
January 2019 1336 Product Version 18.1

**slack_by_mode**

slack_by_mode {{ _mode_name_1 delay_value_ } [{ _mode_name_2 delay_value_ }]...}

**Read-only** design attribute. Returns a Tcl list of lists with slack values in picoseconds for
each timing mode in a design.

**Example**

The following example shows that the top design has two modes. Mode a has a -374.5 ps
negative slack value and mode b has a -314.5 ps negative slack value:

legacy_genus:/> get_attribute slack_by_mode/designs/top/
{/designs/top/modes/b -374.5} {/designs/top/modes/a -314.5}

**Related Information**

```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
write_script
Related commands: create_mode
read_sdc
Related attributes: (instance) disabled_arcs_by_mode on page 561
(pin) external_delays_by_mode on page 1398
(port) external_delays_by_mode on page 1437
(pin) propagated_clocks_by_mode on page 1409
(port) propagated_clocks_by_mode on page 1447
(pin) slack_by_mode on page 1413
(port) slack_by_mode on page 1450
(cost group) slack_by_mode on page 1314
(pin) timing_case_computed_value_by_mode on
page 1418
```

```
Analysis—Design Attributes
```
January 2019 1337 Product Version 18.1

**slack_max**

slack_max {no_value | _float_ }

**Read-only** design attribute. Returns the maximum slack of the design in picoseconds. The
resolution is 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**tns**

tns _string_

**Read-only** design attribute. Returns the sum (or total) of all worst negative slacks of all
endpoints in the design in picoseconds. If the worst slack at an endpoint is positive, it is not
considered. If all endpoints in the design have a positive worst slack, a value of 0 will be
reported. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

**Note:** An endpoint can belong to several cost groups and can have a different worst slack
value in each cost group. For the calculation of this value, the worst slack of each endpoint is
used.

**Example**

Assume a design has two endpoints, A and B, whose worst slack is -10 and +15 respectively.
In this case, the tns value of the design returns 10, because the slack value of +15 is treated
as zero slack.

**Related Information**

```
(port) timing_case_computed_value_by_mode on
page 1453
instance)timing_case_disabled_arcs on page 1365
(instance) timing_case_disabled_arcs_by_mode on
page 1366
```
```
Related command: report_timing
```
```
Related command: report timing
```

```
Analysis—Design Attributes
```
January 2019 1338 Product Version 18.1

**total_area**

total_area area

**Read-only** design attribute. Computes the total area of the design (includeing the net area).
An estimate is used for unmapped logic. This is a computed attribute. Computed attributes
are potentially very time consuming to process and not listed by the ls command by default.

**total_net_length**

total_net_length _float_

**Read-only** design attribute. Computes the total net length of the design in microns. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**Related Information**

**wireload**

wireload _string_

**Read-only** design attribute. Returns the current wire-load model for the design.

**Related Information**

```
Related attribute: (cost_group) tns on page 1315
```
```
Related commands: generate_reports
report qor
summary_table
```
```
Related attribute: (subdesign) wireload on page 1485
```

```
Analysis—Exception Attributes
```
January 2019 1339 Product Version 18.1

**Exception Attributes**

Contain information about the timing exceptions in the specified design. Timing exceptions
are specified through one of the following Genus commands (or their SDC equivalent):
multi_cycle, path_adjust, path_delay, path_disable, or path_group.

➤ To get an exception attribute value, type

```
get_attribute attribute_name [find /des*/ design/ timing -exception name ]
```
**adjust_value**

adjust_value {no_value | _float_ }

**Read-only** exception attribute. Returns the delay constraint value of a path_adjust
exception. The no_value value applies to all exceptions other than the path_adjust
exception.

**Related Information**

**cost_group**

cost_group _string_

**Read-only** exception attribute. Returns the cost group to which a path_group exception
belongs.

**Related Information**

**delay_value**

delay_value {no_value | _float_ }

**Read-only** exception attribute. Returns the delay constraint for a path_delay exception.
The no_value value applies to all exceptions other than the path_delay exception.

**Related Information**

```
Set by this command: path_adjust
```
```
Set by this command: define_cost_group
```
```
Set by this command: path_delay
```

```
Analysis—Exception Attributes
```
January 2019 1340 Product Version 18.1

**design**

design _design_

**Read-only** exception attribute. Returns the design to which this exception belongs.

**domain**

domain _clock_domain_

**Read-only** exception attribute. Returns the list of clock domains that this exception is
restricted to.

**Related Information**

**exception_type**

exception_type {multi_cycle | path_delay | path_disable | path_adjust | path_group}

**Read-only** exception attribute. Returns multi_cycle, path_delay, path_disable,
path_adjust, or path_group, depending on the command used to create the exception.

**Related Information**

Constraint Commands in the _Genus Command Reference_

```
Affected by these commands: path_adjust
path_delay
path_disable
path_group
multi_cycle
```
```
Set by one of these commands: path_adjust
path_delay
path_disable
path_group
multi_cycle
```

```
Analysis—Exception Attributes
```
January 2019 1341 Product Version 18.1

**from_points**

from_points { _clock_ *| _port_ *| _inst_ *| _pin_ *| _port_bus_ *| _pin_bus_ *}

**Read-only** exception attribute. Returns the objects specified with the -from option of a
timing exception command.

As the design is optimized, some of these points may have their names changed (for
example, if a new hierarchy is introduced or if a hierarchy is flattened). This attribute is
dynamically updated during such changes.

**Related Information**

**lenient**

lenient {true | false}

**Read-only** exception attribute. Indicates if the exception was created with the -lenient
option.

**Related Information**

```
Set by one of these commands: path_adjust
path_delay
path_disable
path_group
multi_cycle
specify_paths
```
```
Set by one of these commands: path_adjust
path_delay
path_disable
path_group
multi_cycle
```
```
specify_paths
```

```
Analysis—Exception Attributes
```
January 2019 1342 Product Version 18.1

**paths**

paths _string_

**Read-only** exception attribute. Returns the Tcl command that specifies the paths to which
the exception is being applied.

**Related Information**

**precluded_path_adjusts**

precluded_path_adjusts _string_

**Read-only** exception attribute. Returns a list of path_adjust objects that can be ignored
if this path_adjust exception is satisfied. By default, path_adjust exceptions
accumulate and their effects are added together. You do not need to set this attribute—it is
normally only set by the derive_environment command.

**Note:** This attribute is only valid on path_adjust exceptions.

**Related Information**

**priority**

priority _integer_

**Read-only** exception attribute. Determines the priority of the timing exception in absence
of a user-priority setting. If you read in native Genus constraints, Genus gives the highest
priority to the exception that was last entered. If you read in SDC constraints, Genus sets the
priority on the timing exceptions to match the behavior of PrimeTime.

**Related Information**

```
Set by this command: specify_paths
```
```
Set by this command: derive_environment
```
```
Affected by this attribute: user_priority on page 996
```

```
Analysis—Exception Attributes
```
January 2019 1343 Product Version 18.1

**shift_capture**

shift_capture {no_value | _integer_ }

**Read-only** exception attribute. Returns the capture clock shift value of a multi_cycle
exception. The no_value value applies to all exceptions other than the multi_cycle
exception.

**Related Information**

**shift_launch**

shift_launch {no_value | _integer_ }

**Read-only** exception attribute. Returns the launch clock shift value of a multi_cycle
exception. The no_value value applies to all exceptions other than the multi_cycle
exception.

**Related Information**

**through_points**

through_points { _port_ *| _inst_ *| _pin_ *| _net_ *| _port_bus_ *| _pin_bus_ *}

**Read-only** exception attribute. Returns the objects using the -through option of a timing
exception command. As the design is optimized, some of these points may have their names
changed (for example, if a new hierarchy is introduced or if a hierarchy is flattened). This
attribute is dynamically updated during such changes.

**Related Information**

```
Set by this command: multi_cycle
```
```
Set by this command: multi_cycle
```
```
Set by one of these commands: path_adjust
path_delay
path_disable
path_group
multi_cycle
specify_paths
```

```
Analysis—Exception Attributes
```
January 2019 1344 Product Version 18.1

**to_points**

to_points { _clock_ *| _port_ *| _inst_ *| _pin_ *| _port_bus_ *| _pin_bus_ *}

**Read-only** exception attribute. Returns the objects specified with the -to option of a
timing exception command. As the design is optimized, some of these points may have their
names changed (for example, if a new hierarchy is introduced or if a hierarchy is flattened).
This attribute is dynamically updated during such changes.

**Related Information**

```
Set by one of these commands: path_adjust
path_delay
path_disable
path_group
multi_cycle
specify_paths
```

```
Analysis—External Delay Attributes
```
January 2019 1345 Product Version 18.1

**External Delay Attributes**

Contains information about the external delay constraints defined in the specified design.
These attributes are read-only attributes, so you cannot set their values.

➤ To get an external_delay attribute value, type

```
get_attribute attribute_name [find /des*/ design/ timing -external_delay name ]
```
**clock**

clock _string_

**Read-only** external_delay attribute. Returns the clock object for the external_delay
constraint.

**Related Information**

**clock_rise**

clock_rise {true | false}

**Read-only** external_delay attribute. Returns true if the external_delay is relative
to a rising clock edge and false if it is relative to a falling edge.

**Related Information**

**delay**

delay _integer_list_

**Read-only** external_delay attribute. Returns the minimum and maximum rise and fall
delay values of the external_delay constraint.

**Note:** Genus does not use the minimum values, but storing the minimum values allows
Genus to write out the SDC constraints correctly.

```
Set by this command: define_clock
Affects this command: external_delay
```
```
Set by this command: external_delay
```

```
Analysis—External Delay Attributes
```
January 2019 1346 Product Version 18.1

**Related Information**

**design**

design _design_

**Read-only** external_delay attribute. Returns the design to which this external_delay
belongs.

**exceptions**

exceptions _string_

**Read-only** external_delay attribute. Returns a list of all the timing constraints that were
applied to the specified external delay.

**Related Information**

```
Set by this command: external_delay
```
```
Affected by these commands: path_adjust
path_delay
path_disable
path_group
multi_cycle
Related attributes: (clock) exceptions on page 1301
(cost_group) exceptions on page 1312
(instance) exceptions on page 1357
(pin) exceptions on page 1397
(port) exceptions on page 1436
```

```
Analysis—External Delay Attributes
```
January 2019 1347 Product Version 18.1

**external_delay_pins**

external_delay_pins _string_

**Read-only** external_delay attribute. Returns the Tcl list of pins and ports for the
external_delay constraint.

**Related Information**

**input_delay**

input_delay {true | false}

**Read-only** external_delay attribute. Returns true if the external_delay is an input
delay and false if it is an output delay.

**Related Information**

**level_sensitive**

level_sensitive {true | false}

**Read-only** external_delay attribute. Returns true if the external register is
level-sensitive and false if the external register is edge-triggered.

**Related Information**

**sigma_delay**

sigma_delay _double_

**Read-write** external_delay attribute. Specifies the external sigma delay value in the
following format:

```
Set by this command: external_delay
Related attributes: external_delays on page 1437
```
```
Set by this command: external_delay
```
```
Set by this command: external_delay
```

```
Analysis—External Delay Attributes
```
January 2019 1348 Product Version 18.1

_{max_rise max_fall_ }

**Related Information**

```
Set by these commands: set_input_delay
set_output_delay
```

```
Analysis—Fill Attributes
```
January 2019 1349 Product Version 18.1

**Fill Attributes**

Contain information about the metal fills present in the design. These attributes are created
when the DEF file is read in. The information is based on the FILLS statement in the DEF file.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a fill attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -fill fill ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/fills/ _fill_

**design**

design _design_

**Read-only** fill attribute. Returns the design to which this fill belongs.


```
Analysis—fnet Attributes
```
January 2019 1350 Product Version 18.1

**fnet Attributes**

Contain information about a flat net in the specified design. A flat net spans across
hierarchies.

➤ To set a fnet attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -fnet instance /f net ]
```
➤ To get a fnet attribute value, type

```
get_attribute attribute_name [find /des*/ design -fnet instance / net ]
```
**Note:** You may need to specify several instances to uniquely identify the net.

**Note:** These attributes are located at /designs/ _design_ /nets.

**design**

design _design_

**Read-only** fnet attribute. Returns the design to which this flat net belongs.

**driver_pins**

driver_pins { _pg_pin_ | _pin_ }...

**Read-only** fnet attribute. Returns the hierarchical path to the leaf pins driving this net.

**driver_ports**

driver_ports _port_list_

**Read-only** fnet attribute. Returns the hierarchical path to the ports driving this net.

**hinst**

hinst _hinst_

**Read-only** fnet attribute. Returns the hierarchical instance that the net belongs to.

**Related Information**

```
Related attributes: (constant) hinst on page 1308
```

```
Analysis—fnet Attributes
```
January 2019 1351 Product Version 18.1

**hnets**

hnets _list_of_hnets_

**Read-only** fnet attribute. Returns the segments of the net.

**Related Information**

**is_constant**

is_constant {false | true)

**Read-only** fnet attribute. Indicates whether the flat net is driven by a constant.

**Related Information**

**is_ideal**

is_ideal {true | false}

**Read-only** fnet attribute. Indicates whether the specified flat net is ideal.

Valid causes for a net being ideal are:

■ An ideal_driver attribute is set on a driver of the net

■ An ideal_network attribute is set on a driver in the fan in of the net

■ A clock pin for a sequential instance is on the net

■ A logic constant drives the net

```
(net) hinst on page 1369
(pgpin) hinst on page 1380
(pin_bus) hinst on page 1427
(subport_bus) hinst on page 1461
(subport) hinst on page 1489
```
```
Related attribute: (design) hnets on page 1324
```
```
Related attribute (net) is_constant on page 1370
```

```
Analysis—fnet Attributes
```
January 2019 1352 Product Version 18.1

■ The net is connected to a pin whose propagated_ideal_network attribute is set to
true.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**Related Information**

**load_pins**

load_pins { _pg_pin_ | _pin_ }...

**Read-only** fnet attribute. Returns the hierarchical path to the pins loading this net.

**load_ports**

load_ports _port_list_

**Read-only** fnet attribute. Returns the hierarchical path to the ports loading this net.

**num_drivers**

num_drivers _integer_

**Read-only** fnet attribute. Lists the number of drivers on the net.

**Related Information**

**num_loads**

num_loads _integer_

**Read-only** fnet attribute. Lists the number of loads on the net.

**Related Information**

```
Related attribute (net) is_ideal on page 1371
```
```
Related attribute (net) num_drivers on page 1373
```
```
Related attribute (net) num_loads on page 1373
```

```
Analysis—Group Attributes
```
January 2019 1353 Product Version 18.1

**Group Attributes**

Contain information about the specified DEF group. These attributes are read-only attributes,
so you cannot set their values.

➤ To get a gcell attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -group group ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/groups/ _group_

**design**

design _design_

**Read-only** group attribute. Returns the design to which this group belongs.


```
Analysis—hdl_arch Attributes
```
January 2019 1354 Product Version 18.1

**hdl_arch Attributes**

Contain information about user-defined modules (or entities).

➤ To set an hdl_arch attribute, type

```
set_attribute attribute_name attribute_value \
[find /hdl_libraries/ library -hdl_arch name ]
```
➤ To get a an hdl_arch attribute value, type

```
get_attribute attribute_name \
[find /hdl_libraries/ library -hdl_arch name ]
```
**language**

language _string_

**Read-only** hdl_arch attribute. Specifies whether the architecture is a Verilog module or
VHDL entity.

**Related Information**

**protected**

protected {false | true}

**Read-only** hdl_arch attribute. This attribute is set to true if the architecture was read in
encrypted format and the output netlist will be in encrypted format.

**Related Information**

IP Protection in _Genus User Guide for Legacy UI_

```
Related command: read_hdl
Related attribute: (design) language on page 1326
(subdesign) language on page 1482
```
```
Affects these commands: write_hdl
report_datapath
Related attributes: (design) protected on page 1334
(module) protected on page 1484
```

```
Analysis—hdl_arch Attributes
```
January 2019 1355 Product Version 18.1


```
Analysis—Instance Attributes
```
January 2019 1356 Product Version 18.1

**Instance Attributes**

Contain information about a combinational, sequential, or hierarchical instance in the
specified design. Instance objects are found in the instances_comb, instances_seq,
and instances_hier directories.

➤ To set an instance attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -instance name ]
```
➤ To get an instance attribute value, type

```
get_attribute attribute_name [find /des*/ design -instance name ]
```
**backup_power_pins**

backup_power_pins _backup_power_pins_

**Read-only** inst attribute. Returns the back up power pins of the instance.

**Related Information**

**base_cell**

base_cell _base_cell_

**Read-write** instance attribute. Returns the base_cell for the mapped instance.

**buffer**

buffer {true | false}

**Read-only** instance attribute. Indicates if the instance is a buffer.

**Related Information**

```
Related attributes: (libcell) backup_power_pins on page 305
```
```
Related attributes: (libcell) is_buffer on page 312
```

```
Analysis—Instance Attributes
```
January 2019 1357 Product Version 18.1

**cell_area**

cell_area _string_

**Read-only** instance attribute. Returns the cell area of the instance, which is specified in
library units. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

**Related Information**

**combinational**

combinational {false | true}

**Read-only** instance attribute. Indicates if the instance is a combinational or tristate
instance.

**Related Information**

**design**

design _design_

**Read-only** instance attribute. Returns the design to which this instance belongs.

**exceptions**

exceptions _string_

**Read-only** instance attribute. Returns a list of all the timing exceptions that were applied
to the specified instance.

```
Related command: report area
Related attributes: (libcell) area on page 303
(design) insts_area on page 1325
(subdesign) insts_area on page 1482
```
```
Related attributes: (libcell) combinational on page 308
```

```
Analysis—Instance Attributes
```
January 2019 1358 Product Version 18.1

**Related Information**

**flop**

flop {true | false}

**Read-only** instance attribute. Indicates if the instance is a flip-flop (or edge-triggered
sequential element).

**Related Information**

**hdl_instantiated**

hdl_instantiated {true | false}

**Read-only** instance attribute. Indicates whether the instance is present in the input RTL
description (true) or generated by Genus during synthesis (false).

**Related Information**

```
Affected by these commands: multi_cycle
```
```
path_adjust
path_delay
path_disable
path_group
Related attributes: (clock) exceptions on page 1301
(cost_group) exceptions on page 1312
(external_delay) exceptions on page 1346
(pin) exceptions on page 1397
(port) exceptions on page 1436
```
```
Related attribute: (libcell) is_flop on page 313
```
```
Set by these commands: elaborate
read_netlist
```

```
Analysis—Instance Attributes
```
January 2019 1359 Product Version 18.1

**hierarchical**

hierarchical {true | false}

**Read-only** instance attribute. Indicates if an instance is hierarchical.

**inverted_phase**

inverted_phase {true | false}

**Read-only** instance attribute. Indicates whether a transformation (as described for the
lbr_seq_in_out_phase_opto attribute) did occur for this instance. Transformations can
only occur when you enabled the lbr_seq_in_out_phase_opto root attribute.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**Note:** This attribute applies only to mapped instances.

**Example**

legacy_genus:/designs/test> get_attr inverted_phase
/designs/test/instances_hier/mul_130_25/instances_comb/g2539
false

The returned value indicates that there was no phase inversion for this combinational
instance.

**Related Information**

**inverter**

inverter {true | false}

**Read-only** instance attribute. Indicates if the instance is an inverter.

**Related Information**

```
Affected by this attribute: lbr_seq_in_out_phase_opto on page 1131
```
```
Related attribute: (libcell) is_inverter on page 315
```

```
Analysis—Instance Attributes
```
January 2019 1360 Product Version 18.1

**is_isolation**

is_isolation {true | false}

**Read-only** instance attribute. Indicates if the instance is an isolation cell.

**Related Information**

**is_level_shifter**

is_level_shifter {true | false}

**Read-only** instance attribute. Indicates if the instance is a level-shifter cell.

**Related Information**

**is_macro**

is_macro {false | true}

_Default_ : false

**Read-only** instance attribute. Specifies whether this instance is a macro cell.

**Related Information**

**is_negative_level_sensitive**

is_negative_level_sensitive {false | true}

**Read-only** instance attribute. Indicates whether the instance is negative level-sensitive.

```
Related attributes: (base_cell) is_isolation_cell on page 294
(libcell) is_isolation_cell on page 315
```
```
Related attributes: (base_cell) is_level_shifter on page 295
(libcell) is_level_shifter on page 315
```
```
Related attributes: (base_cell) is_macro on page 295
(libcell) is_macro on page 316
```

```
Analysis—Instance Attributes
```
January 2019 1361 Product Version 18.1

**Related Information**

**is_positive_level_sensitive**

is_positive_level_sensitive {false | true}

**Read-only** instance attribute. Indicates whether the instance is positive level-sensitive.

**Related Information**

**is_retention**

is_retention {true | false}

**Read-only** instance attribute. Indicates if the instance is a retention cell.

**Related Information**

**latch**

latch {true | false}

**Read-only** instance attribute. Indicates if the instance is a latch (or level-sensitive
sequential element).

**Related Information**

```
Related attributes: (base_cell) is_negative_level_sensitive on page 296
```
```
(libcell) is_negative_level_sensitive on page 317
```
```
Related attributes: (base_cell) is_positive_level_sensitive on page 298
(libcell) is_positive_level_sensitive on page 318
```
```
Related attributes: (base_cell) is_retention_cell on page 298
(libcell) is_retention_cell on page 319
```
```
Related attribute: (libcell) latch on page 321
```

```
Analysis—Instance Attributes
```
January 2019 1362 Product Version 18.1

**lib_cells**

lib_cells _base_cell_

**Read-only** instance attribute. Returns the libcell for the mapped instances.

**module**

module string

**Read-only** instance attribute. Returns the name of the module (subdesign) that is
instantiated.

**multibit_rejection_reason**

multibit_rejection_reason _string_

**Read-only** instance attribute. Reports the reason why the instance could not be merged
into a multibit cell. By default, the attribute value will be empty if no reason is set or if multibit
mapping was not run.

**negative_edge_clock**

negative_edge_clock {false |true}

**Read-only** instance attribute. When true, indicates that the flop instance was inferred from
an RTL statement triggered by a negedge (Verilog) or falling_edge (VHDL) condition.

**Example**

Assume your RTL description has the following:

assign nclk = ~clk;
always @(posedge nclk)
begin
ou1 <= in;
end

always @(negedge clk)
begin
ou2 <= in;
end

After elaborate, the attribute values are:

legacy_genus:/> get_attribute negative_edge_clock ou1_reg
false
legacy_genus:/> get_attribute negative_edge_clock ou2_reg
true


```
Analysis—Instance Attributes
```
January 2019 1363 Product Version 18.1

**primitive_function**

primitive_function _string_

**Read-only** instance attribute. Returns the primitive function if the instance is a primitive.
Possible values are and, nand, or, nor, buf, not, d_flop, latch, mux, bmux, xor,xnor,
bufif0, bufif1, notif0, notif1, and dc.

**Related Information**

**relaxed_seq_map_constraints**

relaxed_seq_map_constraints _string_

**Read-only** instance attribute. Reports the the sequential requirements that were relaxed
during global mapping.

**Related Information**

**retime_original_registers**

retime_original_registers _register_name_

**Read-only** instance attribute. Returns the original name of the specified retimed register.
Registers must first be marked with the trace_retime attribute before retiming
optimization.

**Example**

The following example marks all the registers in the design and then retrieves the retimed
instances with the retime_original_registers command:

set_attribute trace_retime true [find / -instance *seq/*]
...
retime -min_delay
legacy_genus:/> get_att retime_original_registers
/designs/TOP/instances_hier/U1/instances_hier/mul_9/instances_seq/retime_94_reg
U1/mul_9_14/retime_94_reg

```
Related command: edit_netlist new_primitive
```
```
Related command: syn_map
```

```
Analysis—Instance Attributes
```
January 2019 1364 Product Version 18.1

**Related Information**

**sequential**

sequential {true | false}

**Read-only** instance attribute. Indicates if an instance is a sequential element (latch or
flip-flop)

**Related Information**

**slack**

slack {no_value | _float_ }

**Read-only** instance attribute. Returns the slack of the instance in picoseconds. The
resolution is 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

**Related Information**

```
Related command: retime
```
```
Affected by this attribute: ttrace_retime on page 1204
Related attributes: dont_retime on page 1189
(design) retime on page 1185
(subdesign) retime on page 1263
retime_hard_region on page 1263
retime_reg_naming_suffix on page 1163
```
```
Related attribute: (libcell) sequential on page 333
```
```
Related command: report timing
Related attributes: (design) slack on page 1335
(pin) slack on page 1412
(port) slack on page 1449
(cost group) slack on page 1313
```

```
Analysis—Instance Attributes
```
January 2019 1365 Product Version 18.1

**std_cell_main_rail_pin**

std_cell_main_rail_pin { _pg_pin_ | _pin_ }

**Read-only** instance attribute. Returns the pin which is the main rail primary power pin.

**Related Information**

**subdesign**

subdesign _string_

**Read-only** instance attribute. Identifies the subdesign that the instance instantiates.

**timing_case_disabled_arcs**

timing_case_disabled_arcs { _libarc_a libarc_b_ ...}

**Read-only** instance attribute. Identifies the timing arcs that are disabled due to case
analysis. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

**Related Information**

```
Related attribute: (libcell) std_cell_main_rail_pin on page 333
```
```
Affects these commands: report_clocks
report_qor
read_sdc
report_timing
write_sdc
write_script
Affects this attribute: timing_case_disabled_arcs_by_mode on page 1366
Related attributes: (pin/port) timing_case_logic_value on page 891
```

```
Analysis—Instance Attributes
```
January 2019 1366 Product Version 18.1

**timing_case_disabled_arcs_by_mode**

timing_case_disabled_arcs_by_mode { _mode_name_1_ { _libarc_a libarc_b_ ...}}
[ _mode_name_2_ { _libarc_c libarc_d..._ }]...}

**Read-only** instance attribute. Returns a Tcl list of lists with timing arcs of library cells for
an instance that is disabled due to case analysis for each timing mode.

**Example**

The timing_case_disabled_arcs_by_mode attribute returns the timing arcs for
disabled instances when the SDC set_case_analysis constraint is set on the input pin of
an instance. The following example returns the timing arcs where the SDC constraint was
applied on the A pin of the nand_inst instance for mode a:

legacy_genus:/>get_attribute timing_case_disabled_arcs_by_mode nand_inst
{/designs/top/modes/a {/libraries/typical/libcells/NAND2X1/Y/inarcs/B_Y_n60
/libraries/typical/libcells/NAND2X1/Yinarcs/A_Y_n60}}

**Related Information**

```
Affects these commands: report_clocks
report_qor
read_sdc
report_timing
write_sdc
write_script
Related commands: create_mode
read_sdc
Related attributes: (pin) external_delays_by_mode on page 1398
(port) external_delays_by_mode on page 1437
(design) latch_max_borrow_by_mode on page 817
(pin) propagated_clocks_by_mode on page 1409
(port) propagated_clocks_by_mode on page 1447
Related attributes: (design) slack_by_mode on page 1336
(pin) slack_by_mode on page 1413
(port) slack_by_mode on page 1450
```

```
Analysis—Instance Attributes
```
January 2019 1367 Product Version 18.1

**timing_model**

timing_model {true | false}

**Read-only** instance attribute. Indicates if the instance has only a timing model. A timing
model is a library cell for which timing data is available, but no functional information.

**Related Information**

**tristate**

tristate {true | false}

**Read-only** instance attribute. Indicates if the instance has a tristate output pin.

**Related Information**

**unique_versions**

unique_versions _string_

**Read-only** instance attribute. Returns a list of the unique uses of an instance from a
collection of instances. An object can have multiple object versions in the design. Use this
attribute to get all the objects it represents.

```
(cost group) slack_by_mode on page 1314
(pin) timing_case_computed_value_by_mode on
page 1418
(port) timing_case_computed_value_by_mode on
page 1453
instance) timing_case_disabled_arcs on page 1365
```
```
Related attribute: (libcell) timing_model on page 336
```
```
Related attributes: (libcell) tristate on page 337
(libpin) tristate on page 375
(pg_lib_pin) tristate on page 405
```

```
Analysis—Instance Attributes
```
January 2019 1368 Product Version 18.1

**Example**

The following command returns a list of the unique uses of an instance:

get_attribute unique_versions [find /des*/* -instance inst_name]

**Related Information**

```
Related command: report timing
Related attributes: (constant) unique_versions on page 1310
(net) unique_versions on page 1373
(pin) unique_versions on page 1423
(pgpin) unique_versions on page 1384
(port) unique_versions on page 1457
(subport) unique_versions on page 1492
```

```
Analysis—Net Attributes
```
January 2019 1369 Product Version 18.1

**Net Attributes**

Contain information about a net in the specified design. A net can be a top-level net or can
belong to a hierarchical instance.

➤ To set a net attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -net instance / net ]
```
➤ To get a net attribute value, type

```
get_attribute attribute_name [find /des*/ design -net instance / net ]
```
**Note:** You may need to specify several instances to uniquely identify the net.

**Note:** These attributes are located at /designs/ _design_ /nets.

**design**

design _design_

**Read-only** net attribute. Returns the design to which this local net belongs.

**drivers**

drivers _string_

**Read-only** net attribute. Returns the hierarchical path to the pin driving this net.

**Related Information**

**hinst**

hinst _hinst_

**Read-only** net attribute. Returns the hierarchical instance that the net belongs to.

```
Related attributes: (pgpin) drivers on page 1380
(pin) drivers on page 1396
(port) drivers on page 1436
(subport) drivers on page 1489
```

```
Analysis—Net Attributes
```
January 2019 1370 Product Version 18.1

**Related Information**

**is_constant**

is_constant {false | true)

**Read-only** net attribute. Indicates whether the net is driven by a constant.

**is_driven_by_supply0**

is_driven_by_supply0 {true | false}

**Read-only** net attribute. Indicates whether the specified net is driven by a supply0 net
(ground net).

**Note:** This attribute is only supported in the structural flow.

**Example**

Assume the following HDL file was read in:

module test8(in1, outa, outb, out_vss);
input in1;
output outa, outb, out_vss;
wire in1;
wire outa, outb, out_vss;
supply0 vss;
supply1 vdd;
assign out_vss = vss;
buf i1(outa, vdd);
buf i2(outb, vss);
endmodule

To check if net out_vss is driven by a supply0 net, use the following command:

legacy_genus:/> get_attr is_driven_by_supply0 [find /des*/test8 -net out_vss]
true

```
Related attributes: (constant) hinst on page 1308
(fnet) hinst on page 1350
(pgpin) hinst on page 1380
(pin_bus) hinst on page 1427
(subport_bus) hinst on page 1461
(subport) hinst on page 1489
```

```
Analysis—Net Attributes
```
January 2019 1371 Product Version 18.1

To check if net outb is driven by a supply0 net, use the following command:

legacy_genus:/> get_attr is_driven_by_supply0 [find /des*/test8 -net outb]
false

**is_driven_by_supply1**

driven_by_supply1 {true | false}

**Read-only** net attribute. Indicates whether the specified net is driven by a supply1 net
(power net).

**Note:** This attribute is only supported in the structural flow.

**Example**

Assume the following HDL file was read in:

module test8(in1, outa, outb, out_vss);
input in1;
output outa, outb, out_vss;
wire in1;
wire outa, outb, out_vss;
supply0 vss;
supply1 vdd;
assign out_vdd = vdd;
buf i1(outa, vdd);
buf i2(outb, vss);
endmodule

To check if net out_vdd is driven by a supply1 net, use the following command:

legacy_genus:/> get_attr is_driven_by_supply1 [find /des*/test8 -net out_vdd]
true

To check if net outa is driven by a supply1 net, use the following command:

legacy_genus:/> get_attr is_driven_by_supply1 [find /des*/test8 -net outa]
false

**is_ideal**

is_ideal {true | false}

**Read-only** net attribute. Indicates whether the specified net is ideal.

Valid causes for a net being ideal are:

■ An ideal_driver attribute is set on a driver of the net

■ An ideal_network attribute is set on a driver in the fan in of the net


```
Analysis—Net Attributes
```
January 2019 1372 Product Version 18.1

■ A clock pin for a sequential instance is on the net

■ A logic constant drives the net

■ The net is connected to a pin whose propagated_ideal_network attribute is set to
true.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**Example**

legacy_genus:/> get_attribute ideal /designs/EXAMPLE/nets/ck
true

**Related Information**

Handling Ideal Nets in _Genus Timing Analysis Guide_

**is_part_of_bus**

is_part_of_bus {false | true}

**Read-only** net attribute. Indicates whether the specified net is a single net or part of a bus.

**Related Information**

**loads**

loads _string_

**Read-only** net attribute. Returns the hierarchical path to the pins loading this net.

**net**

net flat_net

**Read-only** net attribute. Returns the flat net (fnet) that this net belongs to.

```
Affected by these attributes: (pin) ideal_driver on page 865
(port) ideal_driver on page 934
```
```
Affects this command: change_names
```

```
Analysis—Net Attributes
```
January 2019 1373 Product Version 18.1

**num_drivers**

num_drivers _integer_

**Read-only** net attribute. Lists the number of drivers on the net.

**num_loads**

num_loads _integer_

**Read-only** net attribute. Lists the number of loads on the net.

**type**

type {wire | wand | wor | supply0 | supply1}

_Default_ : wire

**Read-write** net attribute. Returns the type of the net.

**unique_versions**

unique_versions _string_

**Read-only** net attribute. Returns a list of the unique uses of a net from a collection of nets.
An object can have multiple object versions in the design. Use this attribute to get all the
objects it represents.

**Example**

The following command returns a list of the unique uses of a net from a collection of nets:

get_attribute unique_versions [find /des*/* -net _net_name_ ]

**Related Information**

```
Related command: report timing
Related attributes: (constant) unique_versions on page 1310
(instance) unique_versions on page 1367
(pgpin) unique_versions on page 1384
(pin) unique_versions on page 1423
(port) unique_versions on page 1457
```

```
Analysis—Net Attributes
```
January 2019 1374 Product Version 18.1

```
(subport) unique_versions on page 1492
```

```
Analysis—Pcell Attributes
```
January 2019 1375 Product Version 18.1

**Pcell Attributes**

Contain information about the specified pcell. Pcells are instantiated in the DEF COMPONENTS
section but not instantiated in the netlist. In addition, the SOURCE type specified in the
COMPONENTS section is either DIST or USER. These attributes are read-only attributes, so
you cannot set their values.

➤ To get a pcell attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -pcell pcell ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/pcells/ _pcell_

**design**

design _design_

**Read-only** pcell attribute. Returns the design to which this pcell belongs.


```
Analysis—pg_hnet Attributes
```
January 2019 1376 Product Version 18.1

**pg_hnet Attributes**

**design**

design _design_

**Read-only** pg_hnet attribute. Returns the design to which this pg_hnet belongs.

**hinst**

hinst _hinst_

**Read-only** pg_hnet attribute. Returns the hierarchical instance that the pg_hnet belongs to.

**Related Information**

**pins**

pins _list_of_pins_

**Read-only** pg_hnet attribute. Returns the pins that belong to this this pg_hnet.

**Related Information**

```
Related attributes: (constant) hinst on page 1308
(hport) hinst on page 1489
(hport_bus) hinst on page 1461
(net) hinst on page 1369
(pg_net) hinst on page 1377
(pg_pin) hinst on page 1380
```
```
Related attribute: (pg_net) pins on page 1377
```

```
Analysis—pg_net Attributes
```
January 2019 1377 Product Version 18.1

**pg_net Attributes**

**design**

design _design_

**Read-only** pg_net attribute. Returns the design to which this pg_net belongs.

**hinst**

hinst _hinst_

**Read-only** pg_net attribute. Returns the hierarchical instance that the pg_net belongs to.

**Related Information**

**inst**

inst _inst_

**Read-only** pg_net attribute. Returns the instance that this pg_net belongs to.

**Related Information**

**pins**

pins _list_of_pins_

**Read-only** pg_net attribute. Returns the pins that are connected to this this pg_net.

```
Related attributes: (constant) hinst on page 1308
(pin_bus) hinst on page 1427
(subport) hinst on page 1489
(port_bus) hinst on page 1461
(net) hinst on page 1369
(pg_hnet) hinst on page 1376
(pg_pin) hinst on page 1380
```
```
Related attribute: (pg_pin) inst on page 1381
```

```
Analysis—pg_net Attributes
```
January 2019 1378 Product Version 18.1

**Related Information**

**sub_pg_nets**

sub_pg_nets _list_of_pg_nets_

**Read-only** pg_net attribute. Returns the list of all segments of this pg_net in the lower
scopes.

**upper_pg_net**

upper_pg_net _pg_net_

**Read-only** pg_net attribute. Returns the segment of the pg_net in the upper scope.

```
Related attribute: (pg_hnet) pins on page 1376
```

```
Analysis—Pgpin Attributes
```
January 2019 1379 Product Version 18.1

**Pgpin Attributes**

Contain information about power and ground instance pins. Pgpin objects are stored in
pgpins_in and pgpins_out directories.

➤ To set a pgpin attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -pgpin instance / pin ]
```
➤ To get a pgpin attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -pgpin instance / pin ]
```
**base_pin**

base_pin _base_pin_

**Read-only** pgpin attribute. Returns the base_pin associated with the pin of the mapped
instance.

**Related Information**

**design**

design _design_

**Read-only** pgpin attribute. Returns the design to which this pg_pin belongs.

**direction**

direction {internal | in | out | inout}

**Read-only** pgpin attribute. Returns the direction of the pgpin.

**Note:** If the direction attribute of a pgpin is missing in the Liberty library, Genus sets the
direction to inout by default.

**Related Information**

```
Related attributes: (pin) base_pin on page 1385
```
```
Related attributes: (pin) direction on page 1396
(pin_bus) direction on page 1426
```

```
Analysis—Pgpin Attributes
```
January 2019 1380 Product Version 18.1

**drivers**

drivers {constant | pin | port | subport}

**Read-only** pgpin attribute. Returns the drivers for the pgpin.

**Related Information**

**hnet**

hnet _hnet_

**Read-only** pgpin attribute. Returns the hierarchical net connected to this pgpin.

**Related Information**

**hinst**

hinst _hinst_

**Read-only** pgpin attribute. Returns the hierarchical instance that the pgpin belongs to.

```
(port) direction on page 1435
(port bus) direction on page 1460
(subport) direction on page 1488
(subport bus) direction on page 1494
```
```
Related attributes: (net) drivers on page 1369
(pin) drivers on page 1396
(port) drivers on page 1436
(subport) drivers on page 1489
```
```
Related attributes: (pin) hnet on page 1400
(port) hnet on page 1440
(subport) hnet on page 1490
```

```
Analysis—Pgpin Attributes
```
January 2019 1381 Product Version 18.1

**Related Information**

**inst**

inst _inst_

**Read-only** pgpin attribute. Returns the instance that this pgpin belongs to.

**is_async**

is_async {false| true}

**Read-only** pgpin attribute. Indicates whether this pin is an asynchronous pin.

**Related Information**

**is_data**

is_data {false| true}

**Read-only** pgpin attribute. Indicates whether this pin is a data pin.

**Related Information**

**is_physical**

is_physical {false | true}

**Read-only** pgpin attribute. Indicates whether this pgpin is a pure physical pin or not. Pure
physical pins are only defined in the LEF library.

```
Related attributes: (constant) hinst on page 1308
(net) hinst on page 1369
(pin_bus) hinst on page 1427
(subport_bus) hinst on page 1461
(subport) hinst on page 1489
```
```
Related attribute: (pin) is_async on page 1401
```
```
Related attribute: (pin) is_data on page 1402
```

```
Analysis—Pgpin Attributes
```
January 2019 1382 Product Version 18.1

**Related Information**

**is_std_cell_main_rail**

is_std_cell_main_rail {false | true}

**Read-only** pgpin attribute. Indicates whether this power pin is a primary power pin on the
main rail.

**Related Information**

**loads**

loads { pin | port | subport}

**Read-only** pgpin attribute. Returns the hierarchical path to the pins or ports loading this
pgpin.

**Related Information**

**net**

net _string_

**Read-only** pgpin attribute. Returns the net connected to the pgpin.

**Related Information**

```
Related attribute: (pin) is_physical on page 1402
```
```
Related attribute: (pin) is_std_cell_main_rail on page 1403
```
```
Related attributes: (net) loads on page 1372
(pin) loads on page 1403
(port) loads on page 1441
(subport) loads on page 1490
```
```
Related attributes: (pin) net on page 1405
(port) net on page 1443
```

```
Analysis—Pgpin Attributes
```
January 2019 1383 Product Version 18.1

**pg_hnet**

pg_hnet _pg_hnet_

**Read-only** pgpin attribute. Returns the pg_hnet connected to the pgpin.

**Related Information**

**pg_net**

pg_net _pg_net_

**Read-only** pgpin attribute. Returns the pg_net connected to the pgpin.

**Related Information**

**pg_type**

pg_type _pg_type_

**Read-only** pgpin attribute. Returns the pg_type (power or ground) of the pg_pin.

**physical**

physical {false | true}

**Read-only** pgpin attribute. Indicates whether this pgpin is a pure physical pin or not. Pure
physical pins are only defined in the LEF library.

```
(subport) net on page 1490
```
```
Related attributes: (pin) pg_hnet on page 1405
(port) pg_hnet on page 1444
(subport) pg_hnet on page 1491
```
```
Related attributes: (pin) pg_net on page 1406
(port) pg_net on page 1444
(subport) pg_net on page 1491
```

```
Analysis—Pgpin Attributes
```
January 2019 1384 Product Version 18.1

**Related Information**

**unique_versions**

unique_versions _string_

**Read-only** pgpin attribute. Returns a list of the unique uses of a pin from a collection of
pins. An object can have multiple object versions in the design. Use this attribute to get all the
objects it represents.

**Example**

The following command returns a list of the unique uses of a pin:

get_attribute unique_versions [find /des*/* -pgpin instance/ _pin_name_ ]

**Related Information**

```
Related attribute: (pin) physical on page 1406
```
```
Related command: report timing
Related attributes: (constant) unique_versions on page 1423
(instance) unique_versions on page 1367
(net) unique_versions on page 1373
(pin) unique_versions on page 1423
(port) unique_versions on page 1457
(subport) unique_versions on page 1492
```

```
Analysis—Pin Attributes
```
January 2019 1385 Product Version 18.1

**Pin Attributes**

Contain information about the specified instance pin. A pin is a single bit connection point on
an instance. Pin objects are stored in pins_in and pins_out directories.

➤ To set a pin attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -pin instance /pin]
```
➤ To get a pin attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -pin instance /pin]
```
**Note:** You may need to specify more than one instance to serve as the search path that will
uniquely identify the relevant pin.

**Note:** These attributes are located at /designs/ _design_ /instances_*/pins_in and
/designs/ _design_ /instances_*/pins_out

**base_pin**

base_pin _base_pin_

**Read-only** pin attribute. Returns the base_pin associated with the pin of the mapped
instance.

**Related Information**

**boundary_change**

boundary_change { constant 0 propagated | constant 1 propagated
| gobbled | inverted
| pushed equal signal through pin _XYZ_
| pushed opposite signal through pin _XYZ_
| routed equal signal through pin _XYZ_ around instance _ABC_
| routed opposite signal through pin _XYZ_ around instance _ABC_
| none}

**Read-only** pin attribute. Returns the type of boundary optimization that was performed on
the specified hierarchical pin. The types of boundary optimization are:

■ constant 0 propagated—Indicates that a constant 0 was propagated through the
specified pin.

```
Related attribute: (pgpin) base_pin on page 1379
```

```
Analysis—Pin Attributes
```
January 2019 1386 Product Version 18.1

■ constant 1 propagated—Indicates that a constant 1 was propagated through the
specified pin.

■ gobbled —The driving logic of the specified pin has been removed because it does not
load anything.

■ inverted—Indicates that the hierarchical instance pin was inverted during boundary
optimization.

■ pushed equal signal through pin—Specifies that the specified pin is equal to
the returned pin and all connections from the specified pin are now connected through
the returned pin.

■ pushed opposite signal through pin—Specifies that the specified pin is the
opposite of the returned pin and all connections from the specified pin are now
connected through the returned pin through inverter.

■ routed equal signal through pin around instance—Indicates that the
feedthrough from the returned pin to the specified pin is being routed around the returned
instance.

■ routed opposite signal through pin around instance — Indicates that the
inverted feedthrough from the returned pin to the specified pin is being routed around the
returned instance.

■ none—No boundary change was performed on the specified pin.

**Example**

Take this input RTL:

module top(a,b,out,out1);
input a,b;
output out,out1;
child inst(a,b,b,out,out1);
endmodule
module child(in1,in2,in3,out,out1);
input in1,in2,in3;
output out,out1;
and u2(out,n_1,in1);
assign out1 = ~in1;
endmodule

After the syn_map command, the original RTL would look like the following RTL:

module child(in1, in2, in3, out, out1);
input in1, in2, in3;
output out, out1;
wire in1, in2, in3;
wire out, out1;
wire n_0;


```
Analysis—Pin Attributes
```
January 2019 1387 Product Version 18.1

assign out1 = 1’b0;
inv1 g6(.A (n_0), .Y (out));
nand2 g7(.A (in1), .B (in3), .Y (n_0));
endmodule
module top(a, b, out, out1);
input a, b;
output out, out1;
wire a, b;
wire out, out1;
wire UNCONNECTED;
child inst(a, 1’b0, b, out, UNCONNECTED);
inv1 g2(.A (a), .Y (out1));
endmodule

Here are the results for various pins:

legacy_genus:/> get_attribute boundary_change
/designs/top/instances_hier/inst/pins_in/in1
none
legacy_genus:/> get_attribute boundary_change
/designs/top/instances_hier/inst/pins_in/in2
pushed equal signal through ’in3’’
legacy_genus:/> get_attribute boundary_change \
/designs/top/instances_hier/inst/pins_out/out1
routed opposite signal through ’in1’ around ’inst’

**Related Information**

Setting Boundary Optimization in _Genus User Guide for Legacy UI_

**capacitance_max_fall**

capacitance_max_fall _max_cap_

**Read-only** pin attribute. Returns the maximum capacitance of the net driving this pin for a
fall transition on the pin.

**Related Information**

```
Affected by this attribute: boundary_opto on page 1246
```
```
Related attributes: (constant) capacitance_max_fall on page 1307
(port) capacitance_max_fall on page 1429
```
```
(subport) capacitance_max_fall on page 1486
```

```
Analysis—Pin Attributes
```
January 2019 1388 Product Version 18.1

**capacitance_max_rise**

capacitance_max_rise _max_cap_

**Read-only** pin attribute. Returns the maximum capacitance of the net driving this pin for a
rise transition on the pin.

**Related Information**

**capacitance_min_fall**

capacitance_min_fall _min_cap_

**Read-only** pin attribute. Returns the minimum capacitance of the net driving this pin for a
fall transition on the pin.

**Related Information**

**capacitance_min_rise**

capacitance_min_rise _min_cap_

**Read-only** pin attribute. Returns the minimum capacitance of the net driving this pin for a
rise transition on the pin.

**Related Information**

```
Related attributes: (constant) capacitance_max_rise on page 1307
(port) capacitance_max_rise on page 1430
(subport) capacitance_max_rise on page 1487
```
```
Related attributes: (constant) capacitance_min_fall on page 1308
(port) capacitance_min_fall on page 1430
(subport) capacitance_min_fall on page 1487
```
```
Related attributes: (constant) capacitance_min_rise on page 1308
(port) capacitance_min_rise on page 1430
(subport) capacitance_min_rise on page 1487
```

```
Analysis—Pin Attributes
```
January 2019 1389 Product Version 18.1

**capturer**

capturer {true | false}

**Read-only** pin attribute. Indicates if the pin’s required time was derived through static
analysis from a setup check (false) or user-defined output delay constraint (true). This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**Related Information**

**causes_ideal_net**

causes_ideal_net {true | false}

**Read-only** pin attribute. Indicates whether the specified pin causes its net to become an
ideal net.

Genus implicitly sets an ideal net if some pin is

■ A pin of a sequential element that is an asynchronous set or reset. You can check for this
attribute by using the ls -long -attribute command on the pin or libcell.

■ A pin of a sequential element that is a clock pin. You can check for this attribute by using
the ls -long -attribute command on the pin or libcell.

■ Any input pin of a sequential element that has no setup arc. That is, any sequential
element that may be asynchronous.

**Example**

The following example queries whether the in1[1] input pin causes its net to become ideal:

get_attribute causes_ideal_net \
{/designs/trance/instances_hier/inst1/pins_in/in1[1]}
false

**Related Information**

```
Related command: report_timing
Related attribute (port) capturer on page 1431
```
```
Related attributes: (port) causes_ideal_net on page 1431
(subport) causes_ideal_net on page 1488
```

```
Analysis—Pin Attributes
```
January 2019 1390 Product Version 18.1

**clock_sense_logical_stop_propagation**

clock_sense_logical_stop_propagation {pin|constant|pgpin|subport|port}...

**Read-only** pin attribute. Returns the clocks whose propagation is stopped at this pin.

**clock_sense_negative**

clock_sense_negative _clock_ ...

**Read-only** pin attribute. Returns the clocks that are propagated with a negative clock
sense at this pin.

**Example**

Assume that the SDC file you read in contains the following command:

set_clock_sense -negative [get_pins {x1/Y}] -clock [get_clocks {CLK1}]

To verify which clocks are propagated with negative sense on pin x1/Y, specify the following
command:

legacy_genus:/> get_attr clock_sense_negative [find / -pin x1/Y]
/designs/top/instances_comb/x1/pins_out/Y

**Related Information**

```
ideal_seq_async_pins on page 811
ttime_recovery_arcs on page 789
```
```
Set by this command: set_clock_sense -negative
Related attributes: (clock) clock_sense_negative on page 1295
(clock) clock_sense_positive on page 1296
(pin) clock_sense_positive on page 1391
(clock) clock_sense_stop_propagation on page 1296
(pin) clock_sense_stop_propagation on page 1391
```
```
(pin) propagated_clocks on page 1407
```

```
Analysis—Pin Attributes
```
January 2019 1391 Product Version 18.1

**clock_sense_positive**

clock_sense_positive _clock_ ...

**Read-only** pin attribute. Returns the clocks that are propagated with a positive clock sense
at this pin.

**Example**

Assume that the SDC file you read in contains the following command:

set_clock_sense -positive [get_pins {x1/Y}] -clock [get_clocks {CLK1}]

To verify which clocks are propagated with positive sense on pin x1/Y, specify the following
command:

legacy_genus:/> get_attr clock_sense_positive [find / -pin x1/Y]
/designs/top/instances_comb/x1/pins_out/Y

**Related Information**

**clock_sense_stop_propagation**

clock_sense_stop_propagation _clock_ ...

**Read-only** pin attribute. Returns the clocks that stop propagatiing at this pin.

**Example**

Assume that the SDC file you read in contains the following command:

set_clock_sense -stop_propagation [get_pins {x1/Y}] -clock [get_clocks {CLK1}]

```
Set by this command: set_clock_sense -positive
Related attributes: (clock) clock_sense_negative on page 1295
(clock) clock_sense_positive on page 1296
(pin) clock_sense_positive on page 1391
(clock) clock_sense_stop_propagation on page 1296
(pin) clock_sense_stop_propagation on page 1391
(pin) propagated_clocks on page 1407
```

```
Analysis—Pin Attributes
```
January 2019 1392 Product Version 18.1

To verify which clocks stop propagating on pin x1/Y, specify the following command:

legacy_genus:/> get_attr clock_sense_stop_propagation [find / -pin x1/Y]
/designs/top/timing/clock_domains/domain_1/CLK1

**Related Information**

**clock_sources_inverted**

clock_sources_inverted _string_

**Read-only** pin attribute. Returns a Tcl list of clock objects that were applied in the inverted
sense to the specified pin.

**Related Information**

```
Set by this command: set_clock_sense -stop_propagation
Related attributes: (clock) clock_sense_negative on page 1295
(pin) clock_sense_negative on page 1390
(clock) clock_sense_positive on page 1296
(pin) clock_sense_positive on page 1391
(clock) clock_sense_stop_propagation on page 1296
(pin) propagated_clocks on page 1407
```
```
Related attributes inverted_sources on page 978
(port) clock_sources_inverted on page 1432
(pin) clock_sources_non_inverted on page 1393
(port) clock_sources_non_inverted on page 1432
(pin) propagated_clocks on page 1407
(port) propagated_clocks on page 1445
(pin) propagated_clocks_by_mode on page 1409
(port) propagated_clocks_by_mode on page 1447
```

```
Analysis—Pin Attributes
```
January 2019 1393 Product Version 18.1

**clock_sources_non_inverted**

clock_sources_non_inverted _string_

**Read-only** pin attribute. Returns a Tcl list of clock objects that were applied in the
non-inverted sense to the specified pin or port.

**Related Information**

**clocks**

clocks _list_of_clocks_

**Read-only** pin attribute. Returns a list of clocks arriving at this pin. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

**connect_delay**

connect_delay { {no_value no_value} | { _float float_ }}

**Read-only** pin attribute. Returns the rise and fall connect delay to this pin in picoseconds.
Resolution is 1. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

```
Related attributes non_inverted_sources on page 984
(pin) clock_sources_inverted on page 1392
(port) clock_sources_inverted on page 1432
(port) clock_sources_non_inverted on page 1432
(pin) propagated_clocks on page 1407
(port) propagated_clocks on page 1445
(pin) propagated_clocks_by_mode on page 1409
(port) propagated_clocks_by_mode on page 1447
```
```
Related attribute: (port) clocks on page 1433
```

```
Analysis—Pin Attributes
```
January 2019 1394 Product Version 18.1

**Related Information**

**delay_max_fall**

delay_max_fall _delay_

**Read-only** pin attribute. Returns the maximum delay (in picoseconds) set with the
set_max_delay command for a falling edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Related Information**

**delay_max_rise**

delay_max_rise _delay_

**Read-only** pin attribute. Returns the maximum delay (in picoseconds) set with the
set_max_delay command for a rising edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Related Information**

```
Related command: report timing
```
```
Related attribute: (port) connect_delay on page 1433
```
```
Related attributes: (clock) delay_max_fall on page 1297
(pin) delay_max_fall on page 1394
(port) delay_max_fall on page 1433
```
```
Related attributes: (clock) delay_max_rise on page 1297
(pin) delay_max_rise on page 1394
(port) delay_max_rise on page 1434
```

```
Analysis—Pin Attributes
```
January 2019 1395 Product Version 18.1

**delay_min_fall**

delay_min_fall _delay_

**Read-only** pin attribute. Returns the minimum delay (in picoseconds) set with the
set_min_delay command for a falling edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Note:** This delay is not supported by Genus.

**Related Information**

**delay_min_rise**

delay_min_rise _delay_

**Read-only** pin attribute. Returns the minimum delay (in picoseconds) set with the
set_min_delay command for a rising edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Note:** This delay is not supported by Genus.

**Related Information**

**design**

design _design_

**Read-only** pin attribute. Returns the design to which this pin belongs.

```
Related attributes: (clock) delay_min_fall on page 1298
(pin) delay_min_fall on page 1395
(port) delay_min_fall on page 1434
```
```
Related attributes: (clock) delay_min_rise on page 1298
(pin) delay_min_rise on page 1395
(port) delay_min_rise on page 1435
```

```
Analysis—Pin Attributes
```
January 2019 1396 Product Version 18.1

**direction**

direction {internal | in | out | inout}

**Read-only** pin attribute. Returns the direction of the pin.

**Related Information**

**drivers**

drivers {constant | pin | port | subport}

**Read-only** pin attribute. Returns the drivers for the pin.

**Related Information**

**endpoint**

endpoint {true | false}

**Read-only** pin attribute. Indicates if the pin is the endpoint of a timing path. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**Related Information**

```
Related attributes: (pgpin) direction on page 1379
(pin_bus) direction on page 1426
(port) direction on page 1435
(port_bus) direction on page 1460
(subport) direction on page 1488
(subport_bus) direction on page 1494
```
```
Related attributes: (net) drivers on page 1369
(pgpin) drivers on page 1380
(port) drivers on page 1436
(subport) drivers on page 1489
```
```
Related command: report timing
```

```
Analysis—Pin Attributes
```
January 2019 1397 Product Version 18.1

**exceptions**

exceptions _string_

**Read-only** pin attribute. Returns a list of all the timing exceptions that were applied to the
specified pin.

**Related Information**

**external_delays**

external_delays _string_

**Read-only** pin attribute. Returns a list of the external delay objects associated with this pin.

**Related information**

```
Related attribute: (port) endpoint on page 1436
```
```
Affected by these commands: path_adjust
path_delay
path_disable
path_group
multi_cycle
Related attributes: (clock) exceptions on page 1301
(cost_group) exceptions on page 1312
(external_delay) exceptions on page 1346
(instance) exceptions on page 1357
(port) exceptions on page 1436
```
```
Set by these commands: set_input_delay
set_output_delay
Related Attributes: (design) external_delays on page 1320
(port) external_delays on page 1437
```

```
Analysis—Pin Attributes
```
January 2019 1398 Product Version 18.1

**external_delays_by_mode**

external_delays_by_mode { _mode external_delay_ } [{ _mode external_delay_ }]...

**Read-only** pin attribute. Returns a Tcl list of external delays on a pin for each mode.

**Examples**

■ The following example shows that an input delay was annotated on the inv_inst/Y pin
in mode a but not in mode b:
legacy_genus:/>get_attribute external_delays_by_mode inv_inst/Y
{/designs/top/modes/b {}} {/designs/top/modes/a
/designs/top/modes/a/external_delays/in_del}

■ You can then use the ls -al command on the external delay for mode a to see the
associated attributes, as shown in the following example:
legacy_genus:/>ls -al /designs/top/modes/a/external_delays/in_del
/designs/top/modes/a/external_delays/in_del (external_delay)
All attributes:
clock = /designs/top/modes/a/clock_domains/domain_1/clock
clock_network_latency_included = false
clock_rise = true
clock_source_latency_included = false
delay = 50.0 50.0 50.0 50.0
exceptions =
external_delay_pins = /designs/top/instances_comb/inv_inst/pins_out/Y
input_delay = true
level_sensitive = false

```
Important
```
```
The timing path will get snipped (segmented) if the external delay is set in the middle
of a timing path. In other words, the pin, which has the applied external delay
constraints, will become a timing endpoint or startpoint once the external delay is
annotated on it.
```
**Note:** When a path is segmented, unless an input_delay is applied at the segmentation
endpoint, the rest of the path will be unconstrained.

**Related Information**

```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
```

```
Analysis—Pin Attributes
```
January 2019 1399 Product Version 18.1

**generates_clocks**

generates_clocks _clock_list_

**Read-only** pin attribute. Returns the clock objects that were generated from this pin using
the create_generated_clock command.

**Related Information**

```
write_script
Related commands: create_mode
read_sdc
Related attributes: (port) external_delays_by_mode on page 1437
(design) latch_max_borrow_by_mode on page 817
(instance) Pin Attributes on page 842
(pin) propagated_clocks_by_mode on page 1409
(port) propagated_clocks_by_mode on page 1447
(design) slack_by_mode on page 1336
(pin) slack_by_mode on page 1413
(port) slack_by_mode on page 1450
(cost group) slack_by_mode on page 1314
(pin) timing_case_computed_value_by_mode on
page 1418
(port) timing_case_computed_value_by_mode on
page 1453
instance) timing_case_disabled_arcs_by_mode on
page 1366
```
```
Related attribute: (port) generates_clocks on page 1439
```

```
Analysis—Pin Attributes
```
January 2019 1400 Product Version 18.1

**has_min_delay**

has_min_delay {true | false}

**Read-only** pin attribute. Indicates whether the minimum delays were computed for the pin
to honor the data-to-data checks timing constraints. This is a computed attribute. Computed
attributes are potentially very time consuming to process and not listed by the ls command by
default.

**Example**

The following command checks whether minimum delays were computes for pin SE of
instances out_reg[1]. The returned value indicates that the minimum delays were computed.

legacy_genus:/> get_attribute has_min_delay [find /des*/top -pin
out_reg[1]/pins_in/SE]
true

**Related Information**

**hnet**

hnet _hnet_

**Read-only** pin attribute.Returns the hierarchical net connected to this pin.

**Related Information**

```
Related command: report timing
Related attributes: (port) has_min_delay on page 1439
(pin) min_slew on page 1404
(port) min_slew on page 1442
(pin) min_timing_arcs on page 1405
```
```
Related attributes: (port) hnet on page 1440
(pgpin) hnet on page 1380
(subport) hnet on page 1490
```

```
Analysis—Pin Attributes
```
January 2019 1401 Product Version 18.1

**is_async**

is_async {false| true}

**Read-only** pin attribute. Indicates whether this pin is an asynchronous pin.

**Related Information**

**is_clock**

is_clock {false | true}

**Read-only** pin attribute. Indicates whether this pin is an asynchronous pin.

**is_clock_gating_pin**

is_clock_gating_pin {false | true}

**Read-only** pin attribute. Indicates whether this pin is the input pin of a clock-gating cell.

**is_clock_used_as_clock**

is_clock_used_as_clock {false | true}

**Read-only** pin attribute. Indicates whether this pin is a through-pin in the clock network and
at least one of the clocks arriving at the port is used as a clock in the downstream network of
the port.

**Related Information**

```
Related attribute: (pgpin) is_async on page 1381
```
```
Set by this command: set_max_transition
Related attribute: (port) is_clock_used_as_clock on page 1440
```

```
Analysis—Pin Attributes
```
January 2019 1402 Product Version 18.1

**is_clock_used_as_data**

is_clock_used_as_data {false | true}

**Read-only** pin attribute. Indicates whether this pin is a through-pin in the clock network and
at least one of the clocks arriving at the port is used as data in the downstream network of
the port.

**Related Information**

**is_data**

is_data {false| true}

**Read-only** pin attribute. Indicates whether this pin is a data pin.

**Related Information**

**is_physical**

is_physical {false | true}

**Read-only** pin attribute. Indicates whether this is a pure physical pin or not. Pure physical
pins are only defined in the LEF library.

**Related Information**

```
Set by this command: set_max_transition
Related attribute: (port) is_clock_used_as_data on page 1440
```
```
Related attribute: (pgpin) is_async on page 1381
```
```
Related attribute: (pgpin) is_physical on page 1381
```

```
Analysis—Pin Attributes
```
January 2019 1403 Product Version 18.1

**is_std_cell_main_rail**

is_std_cell_main_rail {false | true}

**Read-only** pin attribute. Indicates whether this pin is a primary power pin on the main rail.

**Related Information**

**launcher**

launcher {true | false}

**Read-only** pin attribute. Indicates if the arrival time at this pin was derived through static
analysis from a clock signal arriving at an edge-triggered or level-sensitive point, or from a
user-defined input delay. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the ls command by default.

**Related Information**

**lib_pins**

lib_pins { _libpin_ | _pg_lib_pin_ }

**Read-only** pin attribute. Returns the library base_pin associated with a pin of a mapped
instance.

**Related Information**

**loads**

loads { pin | port | subport}

**Read-only** pin attribute. Returns the hierarchical path to the pins or ports loading this pin.

```
Related attribute: (pgpin) is_std_cell_main_rail on page 1382
```
```
Related command: report timing
Related attribute: (port) launcher on page 1441
```
```
Related attribute: (port) lib_pins on page 1441
```

```
Analysis—Pin Attributes
```
January 2019 1404 Product Version 18.1

**Related Information**

**min_slew**

min_slew _Tcl_list_

**Read-only** pin attribute. Returns a Tcl list containing the computed rise and fall minimum
slew values, respectively, in picoseconds. This attribute is only computed if the minimum
delay must be computed for the pin to honor the data-to-data timing constraints. You can use
the has_min_delay pin attribute to check if the min_slew attribute has beencomputed.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**Example**

The following command retrieves the minimum slew values on pin D of instance out_reg[1].

legacy_genus:/> get_att min_slew [find /des*/top -pin out_reg[1]/pins_in/D]
834.8 662.0

**Related Information**

```
Related attributes: (net) loads on page 1372
(pgpin) loads on page 1382
(port) loads on page 1441
(subport) loads on page 1490
```
```
Related command: report timing
Related attributes: (pin) has_min_delay on page 1400
(port) has_min_delay on page 1439
(port) min_slew on page 1442
(clock) slew on page 985
(port) slew on page 1451
```

```
Analysis—Pin Attributes
```
January 2019 1405 Product Version 18.1

**min_timing_arcs**

min_timing_arcs _string_

**Read-only** pin attribute. Returns the minimum delay timing arcs to this pin. This attribute
is only computed if the pin requires to have the minimum delay computed to honor the
data-to-data timing constraints. You can use the has_min_delay pin attribute to check if
the min_timing_arcs attribute has beencomputed.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default

**Related Information**

**net**

net _string_

**Read-only** pin attribute. Returns the net connected to the pin.

**Related Information**

**pg_hnet**

pg_hnet _string_

**Read-only** pin attribute. Returns the pg_hnet connected to the pin.

**Related Information**

```
Related attributes: (pin) has_min_delay on page 1400
(pin) timing_arcs on page 1416
```
```
Related attributes: (pgpin) net on page 1382
(port) net on page 1443
(subport) net on page 1490
```
```
Related attributes: (pgpin) pg_hnet on page 1383
(port) pg_hnet on page 1444
(subport) pg_hnet on page 1491
```

```
Analysis—Pin Attributes
```
January 2019 1406 Product Version 18.1

**pg_net**

pg_net _string_

**Read-only** pin attribute. Returns the pg_net connected to the pin.

**Related Information**

**physical**

physical {false | true}

**Read-only** pin attribute. Indicates whether this is a pure physical pin or not. Pure physical
pins are only defined in the LEF library.

**Related Information**

**pin_capacitance**

pin_capacitance {no_value | _float float_ }

**Read-only** pin attribute. Returns the rise and fall capacitances for the pin in femtofarads.
Resolution is 1/10. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

**Related Information**

```
Related attributes: (pgpin) pg_net on page 1383
(port) pg_net on page 1444
(subport) pg_net on page 1491
```
```
Related attribute: (pgpin) physical on page 1383
```
```
Related attributes: (constant) pin_capacitance on page 1309
(port) pin_capacitance on page 1444
```
```
(subport) pin_capacitance on page 1492
```

```
Analysis—Pin Attributes
```
January 2019 1407 Product Version 18.1

**propagated_clocks**

propagated_clocks _pin_name_

**Read-only** pin attribute. Returns a Tcl list of clock information that has propagated to the
specified pin. Each element of the list contains information about a single clock that was
propagated.

The clock information contained in the Tcl list can be easily converted into an associative
array using the Tcl command array get. This provides a convenient method to query for
information about propagated clocks in a design. The keys of the associative array are:

■ clock — The clock object that has been propagated.

■ phase — A string value indicating whether the clock has been inverted ("+" or "-").

■ clock_source_late_latency — A Tcl list containing any source latency values that
have been picked up from the clock_source_late_latency attribute on pins or
ports in the clock network. This does not include latency values from the clock object
itself.

■ clock_network_late_latency — A Tcl list containing any network latency values
that have been picked up from the clock_network_late_latency attribute on pins
or ports in the clock network. This does not include latency values from the clock object
itself.

■ clock_setup_uncertainty — A Tcl list containing any uncertainty values that have
been picked up from the clock_setup_uncertainty attribute on pins or ports in the
clock network. This does not include uncertainty values from the clock object itself.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**Example**

The following Tcl code shows an example usage of this attribute:

proc propagated_clock_info {pin} {
foreach clock_info [get_attribute propagated_clocks $pin] {
array set info_array $clock_info
puts "clock : [basename $info_array(clock)]"
puts "phase : $info_array(phase)"
puts "source_latency : $info_array(clock_source_late_latency)"
puts "network_latency : $info_array(clock_network_late_latency)"
puts "uncertainty : $info_array(clock_setup_uncertainty)"
puts ""
}
}


```
Analysis—Pin Attributes
```
January 2019 1408 Product Version 18.1

**Related Information**

.

```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
write_script
Related commands: read_sdc
Related attributes: disabled_arcs on page 830
(pin) external_delays on page 1397
(port) external_delays on page 1437
(design) latch_borrow on page 814
(instance) latch_borrow on page 834
(design) latch_max_borrow on page 816
(instance) latch_max_borrow on page 837
(pin) propagated_clocks_by_mode on page 1409
(port) propagated_clocks on page 1445
(design) slack on page 1335
(pin) slack on page 1412
(port) slack on page 1449
(cost group) slack on page 1313
(pin) timing_case_computed_value on page 1416
(port) timing_case_computed_value on page 1452
instance) timing_case_disabled_arcs on page 1365
(pin) timing_case_logic_value on page 891
(port) timing_case_logic_value on page 963
```

```
Analysis—Pin Attributes
```
January 2019 1409 Product Version 18.1

**propagated_clocks_by_mode**

propagated_clocks_by_mode {{ _mode_name_1_ [ _clock_info_1_ ]...}
[{ _mode_name_2_ [ _clock_info_2_ ]...}]...}

**Read-only** pin attribute. Returns a Tcl list of lists consisting of the mode, related clocks,
and clock characteristics, such as latency and uncertainty.

The clock information contained in the Tcl list can be easily converted into an associative
array using the Tcl command array get. This provides a convenient method to query for
information about propagated clocks in a design. The keys of the associative array are:

■ clock — The clock object that has been propagated.

■ phase — A string value indicating whether the clock has been inverted ("+" or "-").

■ clock_source_late_latency — A Tcl list containing any source latency values that
have been picked up from the clock_source_late_latency attribute on pins or
ports in the clock network. This does not include latency values from the clock object
itself.

■ clock_network_late_latency — A Tcl list containing any network latency values
that have been picked up from the clock_network_late_latency attribute on pins
or ports in the clock network. This does not include latency values from the clock object
itself.

■ clock_setup_uncertainty — A Tcl list containing any uncertainty values that have
been picked up from the clock_setup_uncertainty attribute on pins or ports in the
clock network. This does not include uncertainty values from the clock object itself.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**Example**

The following command returns the propagated clock information for the out_reg[2]/CLK pin:

legacy_genus:/> get_attribute propagated_clocks_by_mode out_reg[2]/CLK
{/designs/add/modes/b {{clock
/designs/add/modes/b/clock_domains/domain_1/ck phase +
clock_source_late_latency {no_value no_value no_value no_value}
clock_network_late_latency {no_value no_value no_value no_value}
clock_setup_uncertainty {no_value no_value}}}} {/designs/add/modes/a
{{clock /designs/add/modes/a/clock_domains/domain_1/ck phase -
clock_source_late_latency {no_value no_value no_value no_value}
clock_network_late_latency {no_value no_value no_value no_value}
clock_setup_uncertainty {no_value no_value}}}}


```
Analysis—Pin Attributes
```
January 2019 1410 Product Version 18.1

**Related Information**

```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
write_script
Related commands: create_mode
read_sdc
Related attributes: (pin) external_delays_by_mode on page 1398
(port) external_delays_by_mode on page 1437
(design) latch_max_borrow_by_mode on page 817
(instance) Pin Attributes on page 842
(port) propagated_clocks_by_mode on page 1447
(design) slack_by_mode on page 1336
(pin) slack_by_mode on page 1413
(port) slack on page 1449
(cost group) slack_by_mode on page 1314
(pin) timing_case_computed_value_by_mode on
page 1418
(port) timing_case_computed_value_by_mode on
page 1453
instance) timing_case_disabled_arcs_by_mode on
page 1366
```

```
Analysis—Pin Attributes
```
January 2019 1411 Product Version 18.1

**propagated_ideal_network**

propagated_ideal_network {true | false }

**Read-only** pin attribute. Indicates whether the specified pin is ideal. Specifically, the
attribute checks whether the specified pin is in the fanout of another pin with the
ideal_network attribute set to true.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**Propagation Rules**

The propagation of the ideal_network attribute follows these rules:

■ A pin is treated as ideal if it is either a:

```
❑ Pin specified in the object list of the ideal_network attribute.
```
```
❑ Driver pin and its cell is ideal.
```
```
❑ Load pin attached to an ideal net.
```
■ A net is treated as ideal if all its driving cells are ideal.

■ A combinational cell is treated as ideal if all its input pins are ideal.

```
Note: A hierarchical pin can propagate the ideal_network attribute.
```
Propagation stops at the pins where these conditions are not met. These pins are referred to
as network boundary pins, and they are ideal pins.

**Example**

The following example indicates that the foo pin is not ideal:

legacy_genus:/> get_attribute propagated_ideal_network \
{/designs/example/instances_hier/inst2/pins_in/foo}
false

**Related Information**

```
Affected by these attributes: (pin) ideal_network on page 866
(port) ideal_network on page 934
```

```
Analysis—Pin Attributes
```
January 2019 1412 Product Version 18.1

**rf_slack**

rf_slack _rise fall_

**Read-only** pin attribute. Returns the slack for the rising and falling edges in picoseconds.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**Example**

legacy_genus:/> get_att rf_slack [find /des*/top -pin out_reg[1]/pins_in/D]
1384.3 900.5

**Related Information**

**slack**

slack {no_value | _float_ }

**Read-only** pin attribute. Returns the slack of the pin in picoseconds. The resolution is 1.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**Example**

legacy_genus:/> get_att slack [find /des*/top -pin out_reg[1]/pins_in/D]
900.5

**Related Information**

```
Related attributes: ((port) rf_slack on page 1449
(design) slack on page 1335
(instance) slack on page 1364
(pin) slack on page 1412
(port) slack on page 1449
(cost group) slack on page 1313
```
```
Related command: report timing
Related attributes: (pin) rf_slack on page 1412
((port) rf_slack on page 1449
```

```
Analysis—Pin Attributes
```
January 2019 1413 Product Version 18.1

**slack_by_mode**

slack_by_mode {{ _mode_name_1 delay_value_ } [{ _mode_name_2 delay_value_ }]...}

**Read-only** pin attribute. Returns a Tcl list of lists with slack values in picoseconds for each
timing mode for a pin.

Returns the worst negative slack for a pin even if the pin is not a timing start point or end point.

**Examples**

■ The following example returns the worst negative slack for the Y pin for modes b and a:

```
legacy_genus:/>get_attribute slack_by_mode inv_inst/Y
{/designs/top/modes/b -166.2} {/designs/top/modes/a -201.1}
```
**Related Information**

```
(design) slack on page 1335
(instance) slack on page 1364
(port) slack on page 1449
(cost group) slack on page 1313
```
```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
write_script
Related commands: create_mode
read_sdc
Related attributes: (pin) external_delays_by_mode on page 1398
(port) external_delays_by_mode on page 1437
(design) latch_max_borrow_by_mode on page 817
(instance) Pin Attributes on page 842
(pin) propagated_clocks_by_mode on page 1409
```

```
Analysis—Pin Attributes
```
January 2019 1414 Product Version 18.1

**slack_max_edge**

slack_max_edge _string_

**Read-only** pin attribute. Returns the edge (rise or fall) of the worst slack-causing path at
this pin in late mode.in picoseconds. The resolution is 1. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Related Information**

**slew**

slew { _rise fall_ }

**Read-only** pin attribute. Returns the computed rise and fall slew values, respectively, in
picoseconds. The values are returned as a Tcl list.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**Example**

legacy_genus:/> get_att slew [find /des*/top -pin out_reg[1]/pins_in/D]
834.8 662.0

```
(port) propagated_clocks_by_mode on page 1447
(design) slack_by_mode on page 1336
(port) slack_by_mode on page 1450
(cost group) slack_by_mode on page 1314
(pin) timing_case_computed_value_by_mode on page 1418
(port) timing_case_computed_value_by_mode on page 1453
instance) timing_case_disabled_arcs_by_mode on
page 1366
```
```
Related command: report_timing
Related attribute: (port) slack_max_edge on page 1451
```

```
Analysis—Pin Attributes
```
January 2019 1415 Product Version 18.1

**Related Information**

**slew_by_mode**

slew_by_mode {{ _mode_name_1 rise fall_ } [{ _mode_name_2 rise fall_ }]...}

**Read-only** pin attribute. Returns a Tcl list of lists. Each list contains the mode name
followed by the computed rise and fall slew values for the pin for that mode, in picoseconds.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**Example**

legacy_genus:/> get_att slew_by_mode [find /des*/top -pin out_reg[1]/pins_in/D]
{/designs/top/modes/b 834.8 662.0}

**Related Information**

**startpoint**

startpoint {true | false}

**Read-only** pin attribute. Indicates if the pin is the startpoint of a timing path. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**Related Information**

```
Related command: report timing
```
```
Related attributes: (clock) slew on page 985
(port) slew on page 1451
```
```
Related command: report timing
Related attributes: (port) slew_by_mode on page 1451
```
```
Related command: report timing
Related attributes: (port) startpoint on page 1452
```

```
Analysis—Pin Attributes
```
January 2019 1416 Product Version 18.1

**timing_arcs**

timing_arcs _string_

**Read-only** pin attribute. Returns the timing arcs to this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the ls
command by default.

**Example**

legacy_genus:/designs/alu/instances_seq/aluout_reg_1/pins_in> get_attribute
timing_arcs CD \
{CP {} removal {}} {CP {} recovery {}}

**timing_case_computed_value**

timing_case_computed_value {0 | 1 | no_value}

**Read-only** pin attribute. Indicates if the value of this pin was computed to have a constant
logic value. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

**Examples**

■ If one input of an AND gate is set to logic value 0 , the output is computed to have a logic
value of 0. You can use this attribute to create a case analysis report.

■ In the following example, the timing_case_computed_value indicates a computed
logic value of 0 when the SDC set_case_analysis command was applied on the A
pin of the nand_inst instance:
legacy_genus:/>get_attribute timing_case_computed_value nand_inst/A
0

**Related Information**

```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
write_script
Related commands: read_sdc
```

```
Analysis—Pin Attributes
```
January 2019 1417 Product Version 18.1

```
Related attributes: (port) timing_case_computed_value on page 1452
(pin) timing_case_computed_value_by_mode on
page 1418
(port) timing_case_computed_value_by_mode on
page 1453
```

```
Analysis—Pin Attributes
```
January 2019 1418 Product Version 18.1

**timing_case_computed_value_by_mode**

timing_case_computed_value_by_mode {{ _mode_ [0 | 1]} [{ _mode_ [0 | 1]}]...

**Read-only** pin attribute. For each timing mode, indicates if the value of this pin was
computed to have a constant logic value. This is a computed attribute. Computed attributes
are potentially very time consuming to process and not listed by the ls command by default.

**Examples**

■ The following example returns the logic value of pin RN for modes a and b:

```
legacy_genus:/> get_attribute timing_case_computed_value_by_mode [find my_flop
-pin RN] {/designs/attr_flop/modes/b 0} {/designs/attr_flop/modes/a 1}
```
■ The following example sets the timing_case_logic_value_by_mode attribute to 0
in mode a at input I1 of instance p0009, which is a nand2. The
timing_case_computed_value_by_mode attribute on output Z of the nand2 returns
the propagated logic value.
legacy_genus:/> set_attribute timing_case_logic_value_by_mode {{a 0}} \
/designs/add/instances_comb/p0009A/I1
Setting attribute of pin ’I1’: ’timing_case_logic_value_by_mode’ =
{/designs/add/modes/a 0}
legacy_genus:/> get_attribute timing_case_computed_value_by_mode \
/designs/add/instances_comb/p0009A/Z
{/designs/add/modes/a 1}

■ The following example sets the timing_case_logic_value_by_mode attribute at
the input pin of inverter g3. The timing_case_computed_value_by_mode in output
pin Y shows the computed value (which is the inverted value applied at the input).
legacy_genus:/designs/rct/instances_comb/g3> set_attribute
timing_case_logic_value_by_mode {{a 1} {b 1}} [find. -pin A]
Setting attribute of pin ’A’: ’timing_case_logic_value_by_mode’ =
{/designs/rct/modes/b 1} {/designs/rct/modes/a 1}
legacy_genus:/designs/rct/instances_comb/g3> get_attr
timing_case_computed_value_by_mode [find. -pin Y]
{/designs/rct/modes/b 0} {/designs/rct/modes/a 0}

**Related Information**

```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
```

```
Analysis—Pin Attributes
```
January 2019 1419 Product Version 18.1

**timing_info**

timing_info _string_

**Read-only** pin attribute. Returns a Tcl list containing other Tcl lists about timing path
information. If the pin is both a timing startpoint and an endpoint, then this attribute returns
information from the endpoint.The outer Tcl list corresponds to a set of timing paths that share
a common set of launching clock edge, capturing clock edge, and timing exceptions that are
being applied. The inner Tcl lists correspond to name/value pairs that provide information
about that particular set of timing paths. The ted name/value pairs are:

■ name: launch

```
value: A Tcl list containing a clock object and a R or F character that indicates whether
the launching clock edge is the rising or falling edge of the clock waveform. If the launch
was not relative to a particular clock, for example at a register with no clock waveform,
then unclocked is the value.
```
■ name: capture

```
write_script
Related commands: create_mode
read_sdc
Related attributes: (pin) external_delays_by_mode on page 1398
(port) external_delays_by_mode on page 1437
(design) latch_max_borrow_by_mode on page 817
(pin) propagated_clocks_by_mode on page 1409
(port) propagated_clocks_by_mode on page 1447
(design) slack_by_mode on page 1336
(pin) slack_by_mode on page 1413
(port) slack_by_mode on page 1450
(cost group) slack_by_mode on page 1314
(pin) timing_case_computed_value on page 1416
(port) timing_case_computed_value_by_mode on page 1453
instance) timing_case_disabled_arcs_by_mode on
page 1366
```

```
Analysis—Pin Attributes
```
January 2019 1420 Product Version 18.1

```
value: A Tcl list containing a clock object and a R or F character that indicates whether
the capturing clock edge is the rising or falling edge of the clock waveform. If the capture
was not relative to a particular clock, for example at a register with no clock waveform,
then unclocked is the value.
```
■ name: cost_group

```
value: The cost_group object that this particular set of timing paths is being applied to.
Unconstrained paths are always applied to the default cost group.
```
■ name: exceptions

```
value: A Tcl list of exception objects that are being applied to the timing paths. The list is
empty if no timing exceptions are being applied.
```
■ name: mode

```
value: The mode object that the set of paths belong to. This value is provided only in the
presence of multi-mode constraints.
```
■ name: constraint

```
value: The timing constraint value for this set of paths is in picoseconds. If the paths are
unconstrained, then the value is listed as no_value.
```
■ name: slack

```
value: A Tcl list containing the worst timing slack for this set of paths for rising and falling
transitions at the pin. The values are in picoseconds. If a particular transition is
unconstrained, then the value is listed as no_value.
```
■ name: input_delay

```
value: A Tcl list containing the input delays in picoseconds for the rising and falling
worst-slack paths. The values are in picoseconds. If a particular input delay is not valid,
then the value is listed as no_value.
```
■ name: output_delay

```
value: A Tcl list containing the output delays in picoseconds for the rising and falling
worst-slack paths. The values are in picoseconds. If a particular output path is not valid,
then the value is listed as no_value.
```
For certain pins in the design, the timer has two sets of path information. These are pins that
are both timing startpoints and also timing endpoints. The startpoint and endpoint attributes
can be used to locate such pins, but these are typically clock inputs of sequential cells, D pins
of latches, or pins at which timing paths have been broken using the break_timing_paths
attribute. At these special pins the timing_info attribute will return information about the
paths ending at that particular pin. To query about the paths that start at the particular pin


```
Analysis—Pin Attributes
```
January 2019 1421 Product Version 18.1

instead, use the timing_info_favor_startpoint attribute. At pins and ports in the design that are
not both timing startpoints and endpoints, the timing_info and the
timing_info_favor_startpoint attributes return the same information.

**Examples**

■ The following example returns timing information from the B pin for the n0002D instance:

```
legacy_genus:/> get_attribute timing_info n0002D/B
{launch {/designs/add/timing/clock_domains/domain_1/CK100 R}
capture {/designs/add/timing/clock_domains/domain_1/CK200 R}
cost_group /designs/add/timing/cost_groups/default
exceptions /designs/add/timing/exceptions/multi_cycles/mc constraint 200.0
slack {-261.7-256.7} input_delay {10.0 10.0} output_delay {451.7 446.7}}
{launch {/designs/add/timing/clock_domains/domain_1/CK100 R}
capture {/designs/add/timing/clock_domains/domain_1/CK100 R}
cost_group /designs/add/timing/cost_groups/default
exceptions /designs/add/timing/exceptions/multi_cycles/mc
constraint 200.0 slack {-261.7 -256.7}
input_delay {10.0 10.0} output_delay {451.7 446.7}}
❑ The following example shows the timing report:
legacy_genus:/> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
: The design is ’add’.
: Use ’report timing -lint’ for more information.
============================================================
Generated by: Version
Generated on: Date
Module: add
Technology library: tutorial 1.0
Operating conditions: typical_case (balanced_tree)
Wireload mode: enclosed
============================================================
Pin Type Fanout Load Slew Delay Arrival
(fF) (ps) (ps) (ps)
-----------------------------------------------------------
(clock CK100) launch 0 R
(in_del_1) ext delay +10 10 R
b[0] in port 2 25.6 0 +0 10 R
n0002D/B +0 10
n0002D/Y nand2 1 20.4 46 +123 133 F
groupyi/n0002D_Y
n0001D78/A +0 133
n0001D78/Y inv1 1 15.4 16 +85 218 R
groupyi/n0001D_A
n0001D/A +0 218
n0001D/Y xor2 1 20.4 57 +144 362 R
out_reg_1/D fflopd +0 362
out_reg_1/CK setup 0 +100 462 R
------------------------------
```

```
Analysis—Pin Attributes
```
January 2019 1422 Product Version 18.1

```
(clock CK200) capture 200 R
-----------------------------------------------------------
Exception : ’multi_cycles/mc’ launch shift 1, capture shift 1
Timing slack : -262ps (TIMING VIOLATION)
Start-point : b[0]
End-point : out_reg_1/D
```
■ The following example Tcl script formats the timing_info attribute to make it easier to
view:
proc timing_info {point} {
foreach path_set [get_attribute timing_info $point] {
foreach {name value} $path_set {
puts "$name : $value"
}
puts ""
}

```
# an example call to ’timing_info’
timing_info my_reg/D
```
**Related Information**

**timing_info_favor_startpoint**

timing_info_favor_startpoint _Tcl_list_

**Read-only** pin attribute. Returns a Tcl list of information about timing paths. If the pin is
both a timing startpoint and an endpoint, then this attribute returns information from the
startpoint.

**Related Information**

```
Related command: report timing
Related attributes: (port) timing_info on page 1455
(pin) timing_info_favor_startpoint on page 1422
(port) timing_info_favor_startpoint on page 1457
```
```
Related command: report timing
Related attributes: (port) timing_info_favor_startpoint on page 1457
```
```
(pin) ttiming_info on page 1419
(port) timing_info on page 1455
```

```
Analysis—Pin Attributes
```
January 2019 1423 Product Version 18.1

**Example**

■ The following example finds timing startpoints of paths that are disabled by the
path_disable exception called my_disable:
# find all timing startpoints (actually launch points)
foreach point [filter launcher true [find / -pin -port *]] {
set seen 0
# loop over all path sets
foreach path_set [get_attribute timing_info_favor_startpoint $point] {
# collect name value pairs into an array for easier processing
array set values $path_set
# loop over all exceptions here
foreach except $values(exceptions) {
if {[string equal [basename $except] "my_disable"]} {
# found "my_disable"
puts "startpoint $point"
set seen 1
break
}
}
if {$seen} {
# already saw my_disable here
break
}

**unique_versions**

unique_versions _string_

**Read-only** pin attribute. Returns a list of the unique uses of a pin from a collection of pins.
An object can have multiple object versions in the design. Use this attribute to get all the
objects it represents.

**Example**

The following command returns a list of the unique uses of a pin:

get_attribute unique_versions [find /des*/* -pin _pin_name_ ]

**Related Information**

```
Related command: report timing
Related attributes: (constant) unique_versions on page 1423
(instance) unique_versions on page 1367
(net) unique_versions on page 1373
(pgpin) unique_versions on page 1384
```

```
Analysis—Pin Attributes
```
January 2019 1424 Product Version 18.1

**wire_capacitance**

wire_capacitance {no_value | _float_ }

**Read-only** pin attribute. Returns the net capacitance for the pin in femtofarads. Resolution
is 1/10. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the ls command by default.

**Related Information**

**wire_length**

wire_length {no_value | _float_ }

**Read-only** pin attribute. Returns the wire length of the net connected to the pin.

**Related Information**

**wire_resistance**

wire_resistance {no_value | _float_ }

**Read-only** pin attribute. Returns the net resistance for the pin in kilohms. Resolution is
1/1000. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

```
(port) unique_versions on page 1457
(subport) unique_versions on page 1492
```
```
Related attributes: (constant) wire_capacitance
(port) wire_capacitance
(subport) wire_capacitance
```
```
Related attributes: (constant) wire_length on page 1311
(port) wire_length on page 1458
(subport) wire_length on page 1493
```

```
Analysis—Pin Attributes
```
January 2019 1425 Product Version 18.1

**Related Information**

**wireload_model**

wireload_model _string_

**Read-only** pin attribute. Retrieves the wire-load model of the parent module. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

```
Related attributes: (constant) wire_resistance
(port) wire_resistance
(subport) wire_resistance
```

```
Analysis—Pin Bus Attributes
```
January 2019 1426 Product Version 18.1

**Pin Bus Attributes**

Contain information about the specified instance pin bus. A pin bus is a bussed connection
point on an instance. Pin_bus objects are stored in pin_busses_in and pin_busses_out
directories. These attributes are read-only attributes, so you cannot set their values.

➤ To get a pin_bus attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -pin_bus instance/bus ]
```
**Note:** You may need to specify more than one instance to serve as the search path that will
uniquely identify the relevant pin bus.

**bits**

bits _string_

**Read-only** pin_bus attribute. Returns a list of individual bits that constitute the bus. The list
includes the full pathnames of each individual pin object.

**Related Information**

**direction**

direction {internal | in | out | inout}

**Read-only** pin_bus attribute. Returns the direction of the bus.

**Related Information**

```
Related attributes: (port bus) bits on page 1460
(subport bus) bits on page 1494
```
```
Related attributes: (pgpin) direction on page 1379
(pin) direction on page 1396
(port) direction on page 1435
(port_bus) direction on page 1460
(subport) direction on page 1488
(subport_bus) direction on page 1494
```

```
Analysis—Pin Bus Attributes
```
January 2019 1427 Product Version 18.1

**hinst**

hinst

**Read-only** pin_bus attribute. Returns the hierarchical instance that the pin_bus belongs.

**Related Information**

**hport_bus**

hport_bus _subport_bus_

**Read-only** pin_bus attribute. Returns a subport bus of the pin_bus.

```
Related attributes: (constant)) hinst on page 1308
(net) hinst on page 1369
(pgpin) hinst on page 1380
(subport_bus) hinst on page 1461
(subport) hinst on page 1489
```

```
Analysis—Pnet Attributes
```
January 2019 1428 Product Version 18.1

**Pnet Attributes**

Contain information about netlist connectivity for nets. These attributes are created when the
DEF file is read in. The information is based on the NETS section in the DEF file.

➤ To set a pnet attribute value, type

```
set_attribute attribute_name attribute_value [find /des*/*/phys* -pnet net ]
```
➤ To get a pnet attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -pnet net ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/pnets/ _net_

**design**

design _design_

**Read-only** pnet attribute. eturns the design to which this pnet belongs.


```
Analysis—Port Attributes
```
January 2019 1429 Product Version 18.1

**Port Attributes**

Contain information about single bit connection points in the specified top-level design. Port
object are stored in ports_in and ports_out directories.

➤ To set a port attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -port name ]
```
➤ To get a port attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -port name ]
```
**Note:** These attributes are located at /designs/ _design_ /ports_in and
/designs/ _design_ /ports_out

**bus**

bus _string_

**Read-only** port attribute. Specifies the name of the bus that this port belongs to.

**Related Information**

**capacitance_max_fall**

capacitance_max_fall _max_cap_

**Read-only** port attribute. Returns the maximum capacitance of the net driving this port for
a fall transition on the port.

**Related Information**

```
Related attributes: (subport) bus on page 1486
```
```
Related attributes: (constant) capacitance_max_fall on page 1307
(pin) capacitance_max_fall on page 1387
(subport) capacitance_max_fall on page 1486
```

```
Analysis—Port Attributes
```
January 2019 1430 Product Version 18.1

**capacitance_max_rise**

capacitance_max_rise _max_cap_

**Read-only** port attribute. Returns the maximum capacitance of the net driving this port for
a rise transition on the port.

**Related Information**

**capacitance_min_fall**

capacitance_min_fall _min_cap_

**Read-only** port attribute. Returns the minimum capacitance of the net driving this port for
a fall transition on the port.

**Related Information**

**capacitance_min_rise**

capacitance_min_rise _min_cap_

**Read-only** port attribute. Returns the minimum capacitance of the net driving this port for
a rise transition on the port.

**Related Information**

```
Related attributes: (constant) capacitance_max_rise on page 1307
(pin) capacitance_max_rise on page 1388
(subport) capacitance_max_rise on page 1487
```
```
Related attributes: (constant) capacitance_min_fall on page 1308
(pin) capacitance_min_fall on page 1388
(subport) capacitance_min_fall on page 1487
```
```
Related attributes: (constant) capacitance_min_rise on page 1308
(pin) capacitance_min_rise on page 1388
(subport) capacitance_min_rise on page 1487
```

```
Analysis—Port Attributes
```
January 2019 1431 Product Version 18.1

**capturer**

capturer {true | false}

**Read-only** port attribute. Indicates if the pin’s required time was derived through static
analysis from a setup check (false) or user-defined output delay constraint (true). This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**Related Information**

**causes_ideal_net**

causes_ideal_net {true | false}

**Read-only** port attribute. Indicates whether the specified port is causing its net to become
an ideal net.

Genus implicitly sets an ideal net if some port is

■ A pin of a sequential element that is an asynchronous set or reset. You can check for this
attribute by using the ls -long -attribute command on the pin or libcell.

■ A pin of a sequential element that is a clock pin. You can check for this attribute by using
the ls -long -attribute command on the pin or libcell.

■ Any input pin of a sequential element that has no setup arc. That is, any sequential
element that may be asynchronous.

**Example**

The following example queries whether the in1[1] input port is causing its net to become
ideal:

legacy_genus:/> get_attribute causes_ideal_net {/designs/trance/ports_in/in1[0]}
false

**Related Information**

```
Related command: report_timing
Related attribute (pin) capturer on page 1389
```
```
Related attributes: (pin) causes_ideal_net on page 1389
(subport) causes_ideal_net on page 1488
```

```
Analysis—Port Attributes
```
January 2019 1432 Product Version 18.1

**clock_sources_inverted**

_string_

**Read-only** port attribute. Returns a Tcl list of clock objects that were applied in the inverted
sense to the specified port.

**Related Information**

**clock_sources_non_inverted**

clock_sources_non_inverted _string_

**Read-only** port attribute. Returns a Tcl list of clock objects that were applied in the
non-inverted sense to the specified port.

**Related Information**

```
time_recovery_arcs on page 789
```
```
Related attributes: inverted_sources on page 978
(pin) clock_sources_inverted on page 1392
(pin) clock_sources_non_inverted on page 1393
(port) clock_sources_non_inverted on page 1432
(pin) propagated_clocks on page 1407
(port) propagated_clocks on page 1445
(pin) propagated_clocks_by_mode on page 1409
(port) propagated_clocks_by_mode on page 1447
```
```
Related attributes: non_inverted_sources on page 984
(pin) clock_sources_inverted on page 1392
(port) clock_sources_inverted on page 1432
((pin) clock_sources_non_inverted on page 1393
(pin) propagated_clocks on page 1407
(port) propagated_clocks on page 1445
```

```
Analysis—Port Attributes
```
January 2019 1433 Product Version 18.1

**clocks**

clocks _list_of_clocks_

**Read-only** port attribute. Returns a list of clocks arriving at this port. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the vls command by default.

**Related Information**

**connect_delay**

connect_delay {{no_value no_value}| { _float float_ }}

**Read-only** port attribute. Returns the rise and fall connect delay to this port in
picoseconds. Resolution is 1. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the ls command by default.

**Related Information**

**delay_max_fall**

delay_max_fall _delay_

**Read-only** port attribute. Returns the maximum delay (in picoseconds) set with the
set_max_delay command for a falling edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

```
(pin) propagated_clocks_by_mode on page 1409
(port) propagated_clocks_by_mode on page 1447
```
```
Related attribute: (pin) clocks on page 1393
```
```
Related command: report timing
Related attribute: (pin) connect_delay on page 1393
```

```
Analysis—Port Attributes
```
January 2019 1434 Product Version 18.1

**Related Information**

**delay_max_rise**

delay_max_rise _delay_

**Read-only** port attribute.Returns the maximum delay (in picoseconds) set with the
set_max_delay command for a rising edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Related Information**

**delay_min_fall**

delay_min_fall _delay_

**Read-only** port attribute.Returns the minimum delay (in picoseconds) set with the
set_min_delay command for a falling edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Note:** This delay is not supported by Genus.

**Related Information**

```
Related attributes: (clock) delay_max_fall on page 1297
```
```
(pin) delay_max_fall on page 1394
(port) delay_max_fall on page 1433
```
```
Related attributes: (clock) delay_max_rise on page 1297
(pin) delay_max_rise on page 1394
(pin) delay_max_rise on page 1394
```
```
Related attributes: (clock) delay_min_fall on page 1298
```
```
(pin) delay_min_fall on page 1395
(pin) delay_min_fall on page 1395
```

```
Analysis—Port Attributes
```
January 2019 1435 Product Version 18.1

**delay_min_rise**

delay_min_rise _delay_

**Read-only** port attribute.Returns the minimum delay (in picoseconds) set with the
set_min_delay command for a rising edge at this pin. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Note:** This delay is not supported by Genus.

**Related Information**

**design**

design _design_

**Read-only** port attribute. Returns the design to which this port belongs.

**direction**

direction {internal | in | out | inout}

**Read-only** port attribute. Returns the direction of the port.

**Related Information**

```
Related attributes: (clock) delay_min_rise on page 1298
(pin) delay_min_rise on page 1395
(pin) delay_min_rise on page 1395
```
```
Related attributes: (pgpin) direction on page 1379
(pin) direction on page 1396
(pin_bus) direction on page 1426
(port bus) direction on page 1460
(subport) direction on page 1488
(subport bus) direction on page 1494
```

```
Analysis—Port Attributes
```
January 2019 1436 Product Version 18.1

**drivers**

drivers {constant | pin | port | subport}

**Read-only** port attribute.Returns the drivers for the port.

**Related Information**

**endpoint**

endpoint {true | false}

**Read-only** port attribute. Indicates if the port is the endpoint of a timing path. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**Related Information**

**exceptions**

exceptions _string_

**Read-only** port attribute. Returns a list of all the timing exceptions that were applied to the
specified port.

**Related Information**

```
Related attributes: (net) drivers on page 1369
(pgpin) drivers on page 1380
(pin) drivers on page 1396
(subport) drivers on page 1489
```
```
Related command: report timing
Related attribute: (pin) endpoint on page 1396
```
```
Affected by these commands: path_adjust
path_delay
path_disable
path_group
```

```
Analysis—Port Attributes
```
January 2019 1437 Product Version 18.1

**external_delays**

external_delays _string_

**Read-only** port attribute. Returns a list of the external delay objects associated with this
port.

**Related information**

**external_delays_by_mode**

external_delays_by_mode { _mode external_delay_ } [{ _mode external_delay_ }]...

**Read-only** port attribute. Returns a Tcl list of external delay objects by mode that are
associated with a port.

**Examples**

After setting the SDC set_input_delay, set_output_delay, and set_max_delay
commands or the Genus external_delay command, the external_delays_by_mode
attribute returns a Tcl list of external delay objects associated with a port.

■ The following example shows that an input delay was annotated on the QN port in mode
a but not in mode b:
legacy_genus:/> get_attr external_delays_by_mode
/designs/attr_flop/ports_out/QN

```
multi_cycle
Related attributes: (clock) exceptions on page 1301
(cost_group) exceptions on page 1312
(external_delay) exceptions on page 1346
(instance) exceptions on page 1357
(pin) exceptions on page 1397
```
```
Set by these commands: set_input_delay
set_output_delay
Related Attributes: (design) external_delays on page 1320
(pin) external_delays on page 1397
```

```
Analysis—Port Attributes
```
January 2019 1438 Product Version 18.1

```
{/designs/attr_flop/modes/b \
/designs/attr_flop/modes/b/external_delays/ou_del_1} \
{/designs/attr_flop/modes/a \
/designs/attr_flop/modes/a/external_delays/ou_del_1}
```
■ You can then use the ls -al command on the external delay for mode a to see the
associated attributes, as shown in the following example:
legacy_genus:/> ls -al /designs/attr_flop/modes/b/external_delays/ou_del_1
/designs/attr_flop/modes/b/external_delays/ou_del_1 (external_delay)
All attributes:
clock = /designs/attr_flop/modes/b/clock_domains/domain_1/clock_b
clock_network_latency_included = false
clock_rise = true
clock_source_latency_included = false
delay = 0.0 0.0 0.0 0.0
exceptions =
external_delay_pins = /designs/attr_flop/ports_out/QN \
/designs/attr_flop/ports_out/Q
input_delay = false
level_sensitive = false

**Related Information**

```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
write_script
Related commands: create_mode
read_sdc
Related attributes: (pin) external_delays_by_mode on page 1398
(design) latch_max_borrow_by_mode on page 817
(pin) propagated_clocks_by_mode on page 1409
(port) propagated_clocks_by_mode on page 1447
(design) slack_by_mode on page 1336
(pin) slack_by_mode on page 1413
```

```
Analysis—Port Attributes
```
January 2019 1439 Product Version 18.1

**generates_clocks**

generates_clocks _clock_list_

**Read-only** port attribute. Returns the clock objects that were generated from this port using
the create_generated_clock command.

**Related Information**

**has_min_delay**

has_min_delay {true | false}

**Read-only** port attribute. Indicates whether the minimum delays were computed for the
port to honor the data-to-data checks timing constraints. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the ls
command by default.

**Example**

The following command checks whether minimum delays were computed for port IN1. The
returned value indicates that the minimum delays were computed.

legacy_genus:/> get_attribute has_min_delay [find /des*/top -port IN1]
true

**Related Information**

```
(port) slack_by_mode on page 1450
(cost group) slack_by_mode on page 1314
(pin) timing_case_computed_value_by_mode on page 1418
(port) timing_case_computed_value_by_mode on page 1453
instance) timing_case_disabled_arcs_by_mode on
page 1366
```
```
Related attribute: (pin) generates_clocks on page 1399
```
```
Related command: report timing
Related attributes: (pin) has_min_delay on page 1400
```

```
Analysis—Port Attributes
```
January 2019 1440 Product Version 18.1

**hnet**

hnet _hnet_

**Read-only** port attribute.Returns the hierarchical net connected to this port.

**Related Information**

**is_clock_used_as_clock**

is_clock_used_as_clock {false | true}

**Read-only** port attribute. Indicates whether this port is a through-pin in the clock network
and at least one of the clocks arriving at the port is used as a clock in the downstream network
of the port.

**Related Information**

**is_clock_used_as_data**

is_clock_used_as_data {false | true}

**Read-only** port attribute. Indicates whether this port is a through-pin in the clock network
and at least one of the clocks arriving at the port is used as data in the downstream network
of the port.

```
(pin) min_slew on page 1404
(port) min_slew on page 1442
(pin) min_timing_arcs on page 1405
```
```
Related attributes: (pin) hnet on page 1400
(pgpin) hnet on page 1380
(subport) hnet on page 1490
```
```
Set by this command: set_max_transition
Related attribute: (pin) is_clock_used_as_clock on page 1401
```

```
Analysis—Port Attributes
```
January 2019 1441 Product Version 18.1

**Related Information**

**launcher**

launcher {true | false}

**Read-only** port attribute. Indicates if the arrival time at this port was derived through static
analysis from a clock signal arriving at an edge-triggered or level-sensitive point, or from a
user-defined input delay. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the ls command by default.

**Related Information**

**lib_pins**

lib_pins { _libpin_ | _pg_lib_pin_ }

**Read-only** port attribute. Returns the library base_pin associated with a pin of a mapped
instance.

**Related Information**

**loads**

loads { pin | port | subport}

**Read-only** port attribute. Returns the hierarchical path to the pins or ports loading this port.

```
Set by this command: set_max_transition
```
```
Related attribute: (pin) is_clock_used_as_data on page 1402
```
```
Related command: report timing
Related attribute: (pin) launcher on page 1403
```
```
Related attributes: (pin) lib_pins on page 1403
```

```
Analysis—Port Attributes
```
January 2019 1442 Product Version 18.1

**Related Information**

**min_slew**

min_slew _Tcl_list_

**Read-only** port attribute. Returns a Tcl list containing the computed rise and fall minimum
slew values, respectively, in picoseconds. This attribute is only computed if the minimum
delay must be computed for the port to honor the data-to-data timing constraints. You can use
the has_min_delay port attribute to check if the min_slew attribute has been computed.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**Example**

The following command retrieves the minimum slew values on the IN1 port.

legacy_genus:/> get_att min_slew [find /des*/top -port IN1]
834.8 662.0

**Related Information**

```
Related attributes: (net) loads on page 1372
(pin) loads on page 1403
(pgpin) loads on page 1382
(subport) loads on page 1490
```
```
Related command: report timing
Related attributes: (pin) has_min_delay on page 1400
(port) has_min_delay on page 1439
(pin) min_slew on page 1404
(clock) slew on page 985
(port) slew on page 1451
```

```
Analysis—Port Attributes
```
January 2019 1443 Product Version 18.1

**min_port_delay**

min_port_delay _Tcl_list_

**Read-only** port attribute. Returns a Tcl list containing the computed rise and fall minimum
delay values, respectively, in picoseconds. This attribute is only computed if the minimum
delay must be computed for this port to honor the data-to-data timing constraints. You can use
the has_min_delay port attribute to check if the min_port_delay attribute has been
computed.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**Related Information**

**net**

net _string_

**Read-only** port attribute. Returns the net connected to the port.

**Related Information**

```
Related command: report timing
Related attributes: (pin) has_min_delay on page 1400
(port) has_min_delay on page 1439
(port) connect_delay on page 1433
```
```
Related attributes: (pin) net on page 1405
(pgpin) net on page 1382
(subport) net on page 1490
```

```
Analysis—Port Attributes
```
January 2019 1444 Product Version 18.1

**pg_hnet**

pg_hnet _string_

**Read-only** pin attribute. Returns the pg_hnet connected to the pin.

**Related Information**

**pg_net**

pg_net _string_

**Read-only** pin attribute. Returns the pg_net connected to the pin.

**Related Information**

**pin_capacitance**

pin_capacitance {no_value | _float float_ }

**Read-only** port attribute. Returns the rise and fall capacitances for the port in femtofarads.
Resolution is 1/10. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

**Related Information**

```
Related attributes: (pin) pg_hnet on page 1405
(pgpin) pg_hnet on page 1383
(subport) pg_hnet on page 1491
```
```
Related attributes: (pin) pg_net on page 1406
(pgpin) pg_net on page 1383
(subport) pg_net on page 1491
```
```
Related attributes: (constant) pin_capacitance on page 1309
(pin) pin_capacitance on page 1406
(subport) pin_capacitance on page 1492
```

```
Analysis—Port Attributes
```
January 2019 1445 Product Version 18.1

**port_delay**

port_delay { _rise fall_ }

**Read-only** port attribute. Returns the rise and fall delay value in picoseconds that is
attributed to this port in picoseconds. Resolution is 1. This is a computed attribute. Computed
attributes are potentially very time consuming to process and not listed by the ls command
by default.

**Related Information**

**propagated_clocks**

propagated_clocks _port_name_

**Read-only** port attribute. Returns a Tcl list of clock information that has propagated to the
specified port. Each element of the list contains information about a single clock that was
propagated.

The clock information contained in the Tcl list can be easily converted into an associative
array using the Tcl command array get. This provides a convenient method to query for
information about propagated clocks in a design. The keys of the associative array are:

■ clock — The clock object that has been propagated.

■ phase — A string value indicating whether the clock has been inverted ("+" or "-").

■ clock_source_late_latency — A Tcl list containing any source latency values that
have been picked up from the clock_source_late_latency attribute on pins or
ports in the clock network. This does not include latency values from the clock object
itself.

■ clock_network_late_latency — A Tcl list containing any network latency values
that have been picked up from the clock_network_late_latency attribute on pins
or ports in the clock network. This does not include latency values from the clock object
itself.

■ clock_setup_uncertainty — A Tcl list containing any uncertainty values that have
been picked up from the clock_setup_uncertainty attribute on pins or ports in the
clock network. This does not include uncertainty values from the clock object itself.

```
Related command: report timing
Related attribute: (port) connect_delay on page 1433
```

```
Analysis—Port Attributes
```
January 2019 1446 Product Version 18.1

**Example**

The following Tcl code shows an example usage of this attribute:

proc propagated_clock_info {port} {
foreach clock_info [get_attribute propagated_clocks $port] {
array set info_array $clock_info
puts "clock : [basename $info_array(clock)]"
puts "phase : $info_array(phase)"
puts "source_latency : $info_array(clock_source_late_latency)"
puts "network_latency : $info_array(clock_network_late_latency)"
puts "uncertainty : $info_array(clock_setup_uncertainty)"
puts ""
}
}

**Related Information**

```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
write_script
Related command: read_sdc
Related attributes: disabled_arcs on page 830
(pin) external_delays on page 1397
(port) external_delays on page 1437
(design) latch_borrow on page 814
(instance) latch_borrow on page 834
(design) latch_max_borrow on page 816
(instance) latch_max_borrow on page 837
(pin) propagated_clocks on page 1407
(design) slack on page 1335
(pin) slack on page 1412
(port) slack on page 1449
(cost group) slack on page 1313
```

```
Analysis—Port Attributes
```
January 2019 1447 Product Version 18.1

**propagated_clocks_by_mode**

propagated_clocks_by_mode {{ _mode_name_1_ [ _clock_info_1_ ]...}
[{ _mode_name_2_ [ _clock_info_2_ ]...}]...}

**Read-only** port attribute. Returns a Tcl list of lists consisting of the mode, related clocks,
and clock characteristics, such as latency and uncertainty.

The clock information contained in the Tcl list can be easily converted into an associative
array using the Tcl command array get. This provides a convenient method to query for
information about propagated clocks in a design. The keys of the associative array are:

■ clock — The clock object that has been propagated.

■ phase — A string value indicating whether the clock has been inverted ("+" or "-").

■ clock_source_late_latency — A Tcl list containing any source latency values that
have been picked up from the clock_source_late_latency attribute on pins or
ports in the clock network. This does not include latency values from the clock object
itself.

■ clock_network_late_latency — A Tcl list containing any network latency values
that have been picked up from the clock_network_late_latency attribute on pins
or ports in the clock network. This does not include latency values from the clock object
itself.

■ clock_setup_uncertainty — A Tcl list containing any uncertainty values that have
been picked up from the clock_setup_uncertainty attribute on pins or ports in the
clock network. This does not include uncertainty values from the clock object itself.

**Example**

■ The following command returns clock information for the clk port:

```
legacy_genus:/> get_attribute propagated_clocks_by_mode [find / -port ck]
{/designs/add/instances_seq/out_reg[1]/pins_in/CLK {/designs/add/modes/b
{{clock /designs/add/modes/b/clock_domains/domain_1/ck phase +
clock_source_late_latency {no_value no_value no_value no_value}
clock_network_late_latency {no_value no_value no_value no_value}
```
```
(pin) timing_case_computed_value on page 1416
(port) timing_case_computed_value on page 1452
instance) timing_case_disabled_arcs on page 1365
(pin) timing_case_logic_value on page 891
(port) timing_case_logic_value on page 963
```

```
Analysis—Port Attributes
```
January 2019 1448 Product Version 18.1

```
clock_setup_uncertainty {no_value no_value}}}} {/designs/add/modes/a
{{clock /designs/add/modes/a/clock_domains/domain_1/ck phase
clock_source_late_latency {no_value no_value no_value no_value}
clock_network_late_latency {no_value no_value no_value no_value}
clock_setup_uncertainty {no_value no_value}}}}
```
**Related Information**

```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
write_script
Related commands: create_mode
read_sdc
Related attributes: (pin) external_delays_by_mode on page 1398
(port) external_delays_by_mode on page 1437
(design) latch_max_borrow_by_mode on page 817
(pin) propagated_clocks_by_mode on page 1409
(design) slack_by_mode on page 1336
(pin) slack_by_mode on page 1413
(port) slack on page 1449
(cost group) slack_by_mode on page 1314
(pin) timing_case_computed_value_by_mode on page 1418
(port) timing_case_computed_value_by_mode on page 1453
instance) timing_case_disabled_arcs_by_mode on
page 1366
```

```
Analysis—Port Attributes
```
January 2019 1449 Product Version 18.1

**rf_slack**

rf_slack _rise fall_

**Read-only** port attribute. Returns the slack for the rising and falling edges in picoseconds.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**Example**

legacy_genus:/designs/top> get_att rf_slack [find / -port out[4]]
1344.8 1327.7

**Related Information**

**slack**

slack {no_value | _float_ }

**Read-only** port attribute. Returns the slack of the port in picoseconds. The resolution is 1.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**Related Information**

```
Related attributes: (pin) rf_slack on page 1412
(design) slack on page 1335
(instance) slack on page 1364
(pin) slack on page 1412
(port) slack on page 1449
(cost group) slack on page 1313
```
```
Related command: report timing
Related attributes: (pin) rf_slack on page 1412
((port) rf_slack on page 1449
(design) slack on page 1335
(instance) slack on page 1364
(pin) slack on page 1412
(cost group) slack on page 1313
```

```
Analysis—Port Attributes
```
January 2019 1450 Product Version 18.1

**slack_by_mode**

slack_by_mode {{ _mode_name_1 delay_value_ } [{ _mode_name_2 delay_value_ }]...}

**Read-only** port attribute. Returns a Tcl list of lists of slack values in picoseconds for each
timing mode for a port.

**Example**

The following example shows the slack in mode a and mode b:

legacy_genus:/>get_attribute slack_by_mode /designs/top/ports_out/out
{/designs/top/modes/b -103.9} {/designs/top/modes/a -43.9}

**Related Information**

```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
write_script
Related commands: create_mode
read_sdc
Related attributes: (pin) external_delays_by_mode on page 1398
(port) external_delays_by_mode on page 1437
(design) latch_max_borrow_by_mode on page 817
(pin) propagated_clocks_by_mode on page 1409
(port) propagated_clocks_by_mode on page 1447
(cost group) slack_by_mode on page 1314
(design) slack_by_mode on page 1336
(pin) slack_by_mode on page 1413
(pin) timing_case_computed_value_by_mode on page 1418
(port) timing_case_computed_value_by_mode on page 1453
instance) timing_case_disabled_arcs_by_mode on
page 1366
```

```
Analysis—Port Attributes
```
January 2019 1451 Product Version 18.1

**slack_max_edge**

slack_max_edge _string_

**Read-only** port attribute. Returns the edge (rise or fall) of the worst slack-causing path at
this hpin in late mode.in picoseconds. The resolution is 1. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the vls
command by default.

**Related Information**

**slew**

slew { _rise fall_ }

**Read-only** port attribute. Returns the computed rise and fall slew values, respectively, in
picoseconds. The values are returned as a Tcl list.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**Related Information**

**slew_by_mode**

slew_by_mode {{ _mode_name_1 rise fall_ } [{ _mode_name_2 rise fall_ }]...}

**Read-only** port attribute. Returns a Tcl list of lists. Each list contains the mode name
followed by the computed rise and fall slew values for the port for that mode, in picoseconds.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

```
Related attribute (pin) slack_max_edge on page 1414
```
```
Related command: report timing
Related attributes: (clock) slew on page 985
(pin) slew on page 1414
```

```
Analysis—Port Attributes
```
January 2019 1452 Product Version 18.1

**Example**

legacy_genus:/> get_att slew_by_mode /designs/top/ports_out/out
{/designs/top/modes/b 834.8 662.0}

**Related Information**

**startpoint**

startpoint {true | false}

**Read-only** port attribute. Indicates if the pin is the startpoint of a timing path. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**Related Information**

**timing_case_computed_value**

timing_case_computed_value {0 | 1 | no_value}

**Read-only** port attribute. Indicates if the value of this port was computed to have a
constant logic value. You can use this attribute to create a case analysis report. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**Example**

■ If one input of an AND gate is set to logic value 0 , the output is computed to have a logic
value of 0.

■ In the following example, the timing_case_computed_value indicates a computed
logic value of 0 when the SDC set_case_analysis command was applied on port
input2:
legacy_genus:/>get_attribute timing_case_computed_value [find /-port input2]
0

```
Related command: report timing
Related attributes: (pin) slew_by_mode on page 1415
```
```
Related command: report timing
Related attribute: (pin) startpoint on page 1415
```

```
Analysis—Port Attributes
```
January 2019 1453 Product Version 18.1

**Related Information**

**timing_case_computed_value_by_mode**

timing_case_computed_value_by_mode {{ _mode_ [0 | 1]} [{ _mode_ [0 | 1]}]...}

**Read-only** port attribute. Returns the computed logic constant value for a port for each
timing mode.

**Example**

■ The following example returns the logic value of the RN port for modes a and b:

```
legacy_genus:/> get_attribute timing_case_computed_value_by_mode [find my_flop
-port RN]
{/designs/attr_flop/modes/b 0} {/designs/attr_flop/modes/a 1}
```
**Related Information**

```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
write_script
Related commands: read_sdc
Related attributes: (pin) timing_case_computed_value on page 1416
```
```
Affects these commands: report clocks
report qor
report timing
write_encounter
write_sdc
write_script
Related commands: create_mode
read_sdc
Related attributes: (pin) external_delays_by_mode on page 1398
```

```
Analysis—Port Attributes
```
January 2019 1454 Product Version 18.1

```
(port) external_delays_by_mode on page 1437
(design) latch_max_borrow_by_mode on page 817
(pin) propagated_clocks_by_mode on page 1409
(port) propagated_clocks_by_mode on page 1447
(design) slack_by_mode on page 1336
(pin) slack_by_mode on page 1413
(port) slack_by_mode on page 1450
(cost group) slack_by_mode on page 1314
(pin) timing_case_computed_value on page 1416
(pin) timing_case_computed_value_by_mode on page 1418
instance) timing_case_disabled_arcs_by_mode on
page 1366
```

```
Analysis—Port Attributes
```
January 2019 1455 Product Version 18.1

**timing_info**

timing_info _string_

**Read-only** port attribute. Returns a Tcl list containing other Tcl lists about timing path
information. If the port is both a timing startpoint and an endpoint, then this attribute returns
information from the endpoint.The outer Tcl list corresponds to a set of timing paths that share
a common set of launching clock edge, capturing clock edge, and timing exceptions that are
being applied. The inner Tcl lists correspond to name/value pairs that provide information
about that particular set of timing paths. The ted name/value pairs are:

■ name: launch

```
value: A Tcl list containing a clock object and a R or F character that indicates whether
the launching clock edge is the rising or falling edge of the clock waveform. If the launch
was not relative to a particular clock, for example at a register with no clock waveform,
then unclocked is the value.
```
■ name: capture

```
value: A Tcl list containing a clock object and a R or F character that indicates whether
the capturing clock edge is the rising or falling edge of the clock waveform. If the capture
was not relative to a particular clock, for example at a register with no clock waveform,
then unclocked is the value.
```
■ name: cost_group

```
value: The cost_group object that this particular set of timing paths is being applied to.
Unconstrained paths are always applied to the default cost group.
```
■ name: exceptions

```
value: A Tcl list of exception objects that are being applied to the timing paths. The list is
empty if no timing exceptions are being applied.
```
■ name: mode

```
value: The mode object that the set of paths belong to. This value is provided only in the
presence of multi-mode constraints.
```
■ name: constraint

```
value: The timing constraint value for this set of paths is in picoseconds. If the paths are
unconstrained, then the value is listed as no_value.
```

```
Analysis—Port Attributes
```
January 2019 1456 Product Version 18.1

■ name: slack

```
value: A Tcl list containing the worst timing slack for this set of paths for rising and falling
transitions at the pin or port. The values are in picoseconds. The value is listed as
no_value if a particular transition is unconstrained.
```
■ name: input_delay

```
value: A Tcl list containing the input delays in picoseconds for the rising and falling
worst-slack paths. The values are in picoseconds. If a particular input delay is not valid,
then the value is listed as no_value.
```
■ name: output_delay

```
value: A Tcl list containing the output delays in picoseconds for the rising and falling
worst-slack paths. The values are in picoseconds. If a particular output path is not valid,
then the value is listed as no_value.
```
For certain ports in the design, the timer has two sets of path information. These are ports
that are both timing startpoints and also timing endpoints. The startpoint and endpoint
attributes can be used to locate such ports, but these are typically clock inputs of sequential
cells, D pins of latches, or ports at which timing paths have been broken using the
break_timing_paths attribute. At these special ports the timing_info attribute will return
information about the paths ending at that particular port. To query about the paths that start
at the particular port instead, use the timing_info_favor_startpoint attribute. For ports in the
design that are not both timing startpoints and endpoints, the timing_info and the
timing_info_favor_startpoint attributes return the same information.

**Related Information**

```
Related command: report timing
Related attributes (pin) timing_info on page 1419
(pin) timing_info_favor_startpoint on page 1422
```

```
Analysis—Port Attributes
```
January 2019 1457 Product Version 18.1

**timing_info_favor_startpoint**

timing_info_favor_startpoint _Tcl_list_

**Read-only** port attribute. Returns a Tcl list of information about timing paths. If the port is
both a timing startpoint and an endpoint, then this attribute returns information from the
startpoint.

**Example**

■ The following example finds timing startpoints of paths that are disabled by the
path_disable exception called my_disable:
# find all timing startpoints (actually launch points)
foreach point [filter launcher true [find / -pin -port *]] {
set seen 0
# loop over all path sets
foreach path_set [get_attribute timing_info_favor_startpoint $point] {
# collect name value pairs into an array for easier processing
array set values $path_set
# loop over all exceptions here
foreach except $values(exceptions) {
if {[string equal [basename $except] "my_disable"]} {
# found "my_disable"
puts "startpoint $point"
set seen 1
break
}
}
if {$seen} {
# already saw my_disable here
break
}

**Related Information**

**unique_versions**

unique_versions _string_

**Read-only** port attribute. Returns a list of the unique uses of a port from a collection of
ports. An object can have multiple object versions in the design. Use this attribute to get all
the objects it represents.

```
Related command: report timing
Related attributes (pin) timing_info on page 1419
(port) timing_info on page 1455
(pin) timing_info_favor_startpoint on page 1422
```

```
Analysis—Port Attributes
```
January 2019 1458 Product Version 18.1

**Related Information**

**wire_capacitance**

wire_capacitance {no_value | _float_ }

**Read-only** port attribute. Returns the net capacitance for the port in femtofarads.
Resolution is 1/10. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

**Related Information**

**wire_length**

wire_length {no_value | _float_ }

**Read-only** port attribute. Returns the wire length of the net connected to the port.

**Related Information**

```
Related command: report timing
```
```
Related attributes: (constant)
(instance) unique_versions on page 1367
(net) unique_versions on page 1373
(pgpin) unique_versions on page 1384
(pin) unique_versions on page 1423
(subport) unique_versions on page 1492
```
```
Related attributes: (constant) wire_capacitance
(pin) wire_capacitance
(subport) wire_capacitance
```
```
Related attributes: (constant) wire_length on page 1311
(pin) wire_length on page 1424
(subport) wire_length on page 1493
```

```
Analysis—Port Attributes
```
January 2019 1459 Product Version 18.1

**wire_resistance**

wire_resistance {no_value | _float_ }

**Read-only** port attribute. Returns the net resistance for the port in kilohms. Resolution is
1/1000. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

**Related Information**

```
Related attributes: (constant) wire_resistance
(pin) wire_resistance
(subport) wire_resistance
```

```
Analysis—Port Bus Attributes
```
January 2019 1460 Product Version 18.1

**Port Bus Attributes**

Contain information about the bussed input and output ports of a top-level design. These
attributes are read-only attributes, so you cannot set their values.

➤ To get a port_bus attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -port_bus name ]
```
**Note:** These attributes are located at /designs/ _design_ /port_busses_out and
/designs/ _design_ /port_busses_in

**bits**

bits _string_

**Read-only** port_bus attribute. Returns a list of individual bits that constitute the bus. The
list includes the full pathnames of each individual port object.

**Related Information**

**design**

design _design_

**Read-only** port_bus attribute. eturns the design to which this port_bus belongs.

**direction**

direction {internal | in | out | inout}

**Read-only** port_bus attribute. Returns the direction of the port.

**Related Information**

```
Related attributes: pin bus) bits on page 1426
(subport bus) bits on page 1494
```
```
Related attributes: (pgpin) direction on page 1379
(pin) direction on page 1396
(pin_bus) direction on page 1426
```

```
Analysis—Port Bus Attributes
```
January 2019 1461 Product Version 18.1

**hinst**

hinst

**Read-only** port_bus attribute. Returns the hierarchical instance that the port_bus
belongs.

**Related Information**

**order**

order _integer_

**Read-only** port_bus attribute. Returns the order of the bus in the design port declaration
list, the value of the leftmost being the first. The order value of the first bus is 0.

**Related Information**

```
(port) direction on page 1435
(subport) direction on page 1488
(subport bus) direction on page 1494
```
```
Related attributes: (constant)) hinst on page 1308
(net) hinst on page 1369
(pgpin) hinst on page 1380
(pin_bus) hinst on page 1427
(subport) hinst on page 1489
```
```
Related attribute: (subport bus) order on page 1495
```

```
Analysis—Region Attributes
```
January 2019 1462 Product Version 18.1

**Region Attributes**

Contain information about the specified DEF region. These attributes are read-only attributes,
so you cannot set their values.

➤ To get a region attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -region region ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/regions/ _region_

**design**

design _design_

**Read-only** region attribute. Returns the design to which this region belongs.


```
Analysis—repeater_rule Attributes
```
January 2019 1463 Product Version 18.1

**repeater_rule Attributes**

**design**

design _design_

**Read-only** repeater_rule attribute. Returns the design to which this repeater_rule belongs.


```
Analysis—Root Attributes
```
January 2019 1464 Product Version 18.1

**Root Attributes**

Contain information about all loaded designs. The root object is identified by a forward slash
(/).

➤ To set a root attribute, type

```
set_attribute attribute_name attribute_value /
```
➤ To get a root attribute value, type

```
get_attribute attribute_name /
```
**active_operating_conditions**

active_operating_conditions _string_

**Read-only** root attribute. Returns the complete path to the operating conditions that were
set with the operating_conditions attribute and forces the tool to load the operating
conditions if they were not loaded yet or if they became invalid. Any problems found while
loading are reported.

If the operating conditions cannot be loaded, then the attribute returns an empty string. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**Related Information**

```
Affects these commands: syn_generic
syn_map
syn_opt
report timing
Affected by these attributes: library on page 273
operating_conditions on page 785
Related attribute: (library_domain) active_operating_conditions on
page 1915
```

```
Analysis—Root Attributes
```
January 2019 1465 Product Version 18.1

**base_cell_sets**

base_cell_sets _list_of_base_cell_sets_

**Read-only** root attribute. Returns the list of all base_cell_sets objects. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the ls command by default.

**base_cells**

base_cells _list_of_base_cells_

**Read-only** root attribute. Returns a list of all base_cell objects. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the ls command by default.

**commands**

commands _list_of_commands_

**Read-only** root attribute. Returns the list of all commands. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the ls
command by default.

**current_design**

current_design _object_

**Read-only** root attribute. Returns the current top design object.

**designs**

designs _list_of_designs_

**Read-only** root attribute. Returns the list of design objects. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the ls
command by default.


```
Analysis—Root Attributes
```
January 2019 1466 Product Version 18.1

**hdl_libraries**

hdl_libraries _list_of_hdl_libs_

**Read-only** root attribute. Returns a list of hdl_lib objects. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the ls
command by default.

**init_prototype_design**

init_prototype_design {false | true}

**Read-only** root attribute. Indicates whether the design is a prototype.

**init_timing_enabled**

init_timing_enabled {false | true}

**Read-only** root attribute. Indicates whether the tool is in timing mode.

**layers**

layers _list_of_layers_

**Read-only** root attribute. Returns the list of all layer objects. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the ls
command by default.

**level_shifter_groups**

level_shifter_groups _list_of_level_shifter_groups_

**Read-only** root attribute. Returns the list of all level_shifter_group objects. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**libraries**

libraries _list_of_libraries_

**Read-only** root attribute. Returns the list of all library objects. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the ls
command by default.


```
Analysis—Root Attributes
```
January 2019 1467 Product Version 18.1

**library_domains**

library_domains _list_of_library_domains_

**Read-only** root attribute. Returns the list of all library_domain objects. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the ls command by default.

**library_sets**

library_sets _library_sets_

**Read-only** root attribute.Returns the list of all library_set objects. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the ls command by default.

**opconds**

opconds _list_of_opconds_

**Read-only** root attribute. Returns the list of all opcond objects. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the ls command by default.

**peak_physical_memory_usage**

peak_physical_memory_usage _float_

**Read-only** root attribute. Returns the maximum of the physical_memory_usage attribute
collected every 30 seconds. This is the memory requirement for LSF jobs.

The peak physical_memory_usage is also reported with source -verbose and with the
heartbeat root attribute.

**Note:** OpenLava does not report physical memory but combines the virtual memory of all
processes, resulting in an extreme overestimation for Genus.

**physical_memory_usage**

physical_memory_usage _float_

**Read-only** root attribute.Returns the physical memory (in Mb) for this process and all its
children and their children.


```
Analysis—Root Attributes
```
January 2019 1468 Product Version 18.1

**report_timing_show_wire_length**

report_timing_show_wire_length {false | true}

_Default_ : false

**Read-write** root attribute. Controls the display of a wire length column in the physical timing
report.

**Related Information**

**show_wns_in_log**

show_wns_in_log {true | false}

_Default_ : true

**Read-write** root attribute. Controls the display of additional columns for the worst negative
slack (WNS) value and the corresponding cost-group to the global mapping status, global
incremental optimization status, and incremental optimization status in the log file during
synthesis of a design with multiple cost-groups.

**Example**

The following is an extract of the log file for a design with four cost groups.

Global mapping target info
==========================
Cost Group ’cg4’ target slack: -130 ps
Target path end-point (Port: add/out[31])
...
...
Cost Group ’cg1’ target slack: -1340 ps
Target path end-point (Port: add/out[14])

**Global mapping status**
=====================
Group
Total **Worst Worst**
Total Worst **Neg Cost**
Operation Area Slacks **Slack Group** Worst Path
-------------------------------------------------------------------------------
global_map 456 -3163 -1357 cg1 a[1] --> out[14]

Global incremental target info
==============================
Cost Group ’cg4’ target slack: -224 ps
Target path end-point (Port: add/out[31])

```
Affects this command: report timing -physical
```

```
Analysis—Root Attributes
```
January 2019 1469 Product Version 18.1

....
....
**Global incremental optimization status**
======================================
Group
Total **Worst Worst**
Total Worst **Neg Cost**
Operation Area Slacks **Slack Group** Worst Path
-------------------------------------------------------------------------------
global_inc 458 -3136 -1350 cg1 a[1] --> out[14]

Incremental optimization status
===============================
Group
Total DRC Total **Worst Worst**
Total Worst Max **Neg Cost**
Operation Area Slacks Trans **Slack Group** Worst Path
-------------------------------------------------------------------------------
init_iopt 458 -3136 0 -1350 cg1 a[1] --> out[14]

**Incremental optimization status**
===============================
Group
Total DRC Total **Worst Worst**
Total Worst Max **Neg Cost**
Operation Area Slacks Trans **Slack Group** Worst Path
-------------------------------------------------------------------------------
init_delay 466 -3034 0 **-1338 cg1** a[1] --> out[12]
init_drc 466 -3034 0 **-1338 cg1** a[1] --> out[12]
init_area 466 -3034 0 **-1338 cg1** a[1] --> out[12]
.....

**Related Information**
.

**sites**

sites _list_sites_

**Read-only** root attribute. Returns the list of site objects. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the ls
command by default.

```
Affects these commands: syn_generic
syn_map
syn_opt
```

```
Analysis—Root Attributes
```
January 2019 1470 Product Version 18.1

**source_of_via_resistance**

source_of_via_resistance _string_

**Read-only** root attribute. Returns the source of the via resistance. This is a computed
attribute. Computed attributes are potentially very time consuming to process and not listed
by the ls command by default.

**via_resistance**

via_resistance _float_

**Read-only** root attribute. Returns the average resistance of vias between metal1 and
metal2 layers and betwen metal2 and metal3 layers. This is a computed attribute. Computed
attributes are potentially very time consuming to process and not listed by the ls command
by default.

**Related Information**

**vias**

vias _list_of_vias_

**Read-only** root attribute. Returns the list of via objects. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the ls
command by default.

```
Related attributes: cap_table_file on page 587
lef_library on page 468
force_via_resistance on page 590
```

```
Analysis—Route_rule Attributes
```
January 2019 1471 Product Version 18.1

**Route_rule Attributes**

Contain information about any nondefault rules used in this design. These attributes are
created when the LEF and DEF files are read in. The information is based on the
NONDEFAULTRULES statement in the LEF or DEF file.

**Note:** If the same rule exists in both LEF and DEF, the name of the second one read in will
be appended with _copy.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a route_rule attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -route_rule rule ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/route_rules/ _rule_

**design**

design _design_

**Read-only** route_rule attribute. Returns the design to which this route_rule belongs.


```
Analysis—Row Attributes
```
January 2019 1472 Product Version 18.1

**Row Attributes**

Contain information about the specified DEF row. These attributes are read-only attributes,
so you cannot set their values.

➤ To get a row attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -row row ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/rows/ _row_

**design**

design _design_

**Read-only** row attribute. Returns the design to which this row belongs.


```
Analysis—Slot Attributes
```
January 2019 1473 Product Version 18.1

**Slot Attributes**

Contain information about the slotting of the wires in the design. These attributes are created
when the DEF file is read in. The information is based on the SLOTS statement in the DEF file.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a slot attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -slot slot ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/slots/ _slot_

**design**

design _design_

**Read-only** slot attribute. Returns the design to which this slot belongs.


```
Analysis—Special Net Attributes
```
January 2019 1474 Product Version 18.1

**Special Net Attributes**

Contain information about netlist connectivity for nets containing special pins. These
attributes are created when the DEF file is read in. The information is based on the
SPECIALNETS statement in the DEF file.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a specialnet attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -specialnet net ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/specialnet/ _net_

**design**

design _design_

**Read-only** specialnet attribute. Returns the design to which the specialnet belongs.


```
Analysis—Style Attributes
```
January 2019 1475 Product Version 18.1

**Style Attributes**

Contain information about styles. A style polygon defines a wire’s outer boundary. These
attributes are created when the DEF file is read in. The information is based on the STYLES
statement in the DEF file.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a style attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -style name ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/styles/ _name_

**design**

design _design_

**Read-only** style attribute. Returns the design to which the style belongs.


```
Analysis—Subdesign Attributes
```
January 2019 1476 Product Version 18.1

**Subdesign Attributes**

Contain information about the subdesigns in the specified design. Subdesigns correspond to
Verilog modules or VHDL entities instantiated in the top-level Verilog module or top-level
VHDL entity.

➤ To set a subdesign attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -subdesign name ]
```
➤ To get a subdesign attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -subdesign name ]
```
**Note:** These attributes are located at /designs/ _design_ /subdesigns

**arch_name**

arch_name _string_

**Read-only** subdesign attribute. Returns the name of the Verilog module or the VHDL
architecture from which the subdesign is derived.

**Related Information**

**area**

area _float_

**Read-only** subdesign attribute. Computes the total area of the subdesign, including the
net area. The area is specified in terms of the library units. This is a computed attribute.
Computed attributes are potentially very time consuming to process and therefore turned off
by default.

**Related Information**

```
Related command: read_hdl
Related attribute: (design) arch_name on page 1317
```
```
Related command: report area
Related attributes: (libcell) area on page 303
```

```
Analysis—Subdesign Attributes
```
January 2019 1477 Product Version 18.1

**constant_0_loads**

constant_0_loads _list_of_pins_and_ports_

**Read-only** subdesign attribute. Returns a list of pins, ports, and busses in the subdesign
driven by constant 0. This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the vls command by default.

**Related Information**

**constant_0_nets**

constant_0_nets _list_of_nets_

**Read-only** subdesign attribute. Returns a list of nets driven by constant 0.

**Related Information**

**constant_1_loads**

constant_1_loads _list_of_pins_and_ports_

**Read-only** subdesign attribute. Returns a list of pins, ports, and busses in the subdesign
driven by constant 1. This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the vls command by default.

**Related Information**

```
Related attributes: (design) constant_0_loads on page 1318
```
```
Related attributes: (design) constant_0_nets on page 1318
```
```
Related attributes: (design) constant_1_loads on page 1318
```

```
Analysis—Subdesign Attributes
```
January 2019 1478 Product Version 18.1

**constant_1_nets**

constant_1_nets _list_of_nets_

**Read-only** subdesign attribute. Returns a list of nets driven by constant 1.

**Related Information**

**design**

design _design_

**Read-only** subdesign attribute. Returns the design to which this subdesign belongs.

**entity_name**

entity_name _string_

**Read-only** subdesign attribute. Returns the name of the Verilog module or the VHDL entity
from which the design is derived.

**Related Information**

**hdl_elab_command_params**

hdl_elab_command_params **{{** _parameter value_ **}** ... **}**

**Read-only** subdesign attribute. Returns a Tcl-list of the {parameter value} pairs that were
specified as value for the -parameters option of the most recently executed elaborate
command.

**Example**

legacy_genus:/> elaborate -parameters {width 4} mid
....
legacy_genus:/> get_attribute hdl_elab_command_ params \
[find /des*/test -subdesign mid] {{width 4}}

```
Related attributes: (design) constant_1_nets on page 1319
```
```
Related command: read_hdl
Related attribute: (design) entity_name on page 1320
```

```
Analysis—Subdesign Attributes
```
January 2019 1479 Product Version 18.1

**Related Information**

**hdl_parameters**

hdl_parameters **{{** _parameter current_value cmdset default_value_ **}** ... **}**

**Read-only** subdesign attribute. Returns a Tcl list of Tcl lists. There can be as many Tcl lists
as there are parameters and localparams in the specified subdesign. The Tcl list contains four
elements:

■ The parameter or localparam name

■ The current parameter value

■ A binary number

```
If the binary number is 1, it indicates that the parameter value was set through the
elaborate -parameters command. For localparam, the status value will
always be 0 because it cannot be overwritten.
```
■ The default value of the parameter before it is overridden during instantiation or using the
elaborate command.

**Example**

The following example RTL defines a local parameter w and a parameter y.

module topdes (z, i, a, b);
localparam w = 8;
parameter y = 8;
defparam u1.W = w;
output [w-1:0] z;
input [w-1:0] i;
output [y-1:0] b;
input [y-1:0] a;
subdes u1 (.Z(z), .I(i));
subdes #(y) u2 (.Z(b), .I(a));
endmodule
module subdes (Z,I);
**parameter W = 8;
parameter LS = 1;
localparam LSB = 1** ;
output [W-LSB:0] Z;
input [W-LS:0] I;
assign Z = I + 1;
endmodule // subdes

```
Affects this command: elaborate
```
```
Related attribute: (design) hdl_elab_command_params on page 1320
```

```
Analysis—Subdesign Attributes
```
January 2019 1480 Product Version 18.1

Using the following script the value of parameter y is changed from 8 to 4.

set_attr library tutorial.lib
read_hdl -v2001 {subdes.v topdes.v}
elaborate -param {{y 4}} topdes

The following command requests the parameter information for subdesign subdes_W4.

legacy_genus:/> get_att hdl_parameters [find / -subdesign subdes_W4]
{W 4 0 8} {LS 1 0 1} {LSB 1 0 1}

■ Parameter W of instance u2 now has the value 4, because the first parameter W was
overwritten by the current value of y which was set to 4 through the elaborate
-parameters command.

■ Parameter LS keeps the default value of 1.

■ (Local) parameter LSB keeps the default value of 1.

**Related Information**

**hdl_pipeline_comp**

hdl_pipeline_comp {false | true}

_Default:_ false

**Read-only** subdesign attribute. Specifies whether the module represented by the
particular subdesign object is a pipelined ChipWare component that needs to be retimed.

**Related Information**

```
Affected by this command: elaborate
Related attribute: (design) hdl_parameters on page 1322
```
```
Related attribute: (design) hdl_pipeline_comp on page 1323
```

```
Analysis—Subdesign Attributes
```
January 2019 1481 Product Version 18.1

**hdl_vdp_list**

hdl_vdp_list _string_

**Read-only** subdesign attribute. Returns the list of Genus-ted datapath function primitives
which have been instantiated in this subdesign.

**Example**

Consider the following RTL:

module top(in1, out1, out2, out3);
input signed [7:0] in1;
output [7:0] out1;
parameter bits = 4;
output [3:0] out2;
output [3:0] out3;
assign out1 = $round(in1, bits);
sub s1(in1, out2, out3);
endmodule //top
module sub(a, b, c);
input signed [7:0] a;
output [3:0] b;
output [3:0] c;
assign b = $lead0(a);
assign c = $lead1(a);
endmodule //sub

After reading in the RTL and elaborating the design, you can check the datapath extension
functions instantiated in the design using the following command:

legacy_genus:/> get_attr hdl_vdp_list /des*/top/subdesigns/sub
lead0 lead1

**Related Information**

**hinsts**

hinsts _list_of_ hinst_

**Read-only** subdesign attribute. Returns all hierarchical instances that refer to (instantiate)
this subdesign.

```
Affected by this command: elaborate
Related attribute: (design) hdl_vdp_list on page 1323
```

```
Analysis—Subdesign Attributes
```
January 2019 1482 Product Version 18.1

**Related Information**

**insts_area**

insts_area _string_

**Read-only** subdesign attribute. Returns the cell area of the subdesign (excluding the net
area). The area is specified in terms of the library units. This is a computed attribute.
Computed attributes are potentially very time consuming to process and not listed by the ls
command by default.

**Related Information**

**is_ilm**

is_ilm {false | true}

_Default_ : false

**Read-write** subdesign attribute. Marks this subdesign as an ILM module. This is used for
the hierarchical flow.

**language**

language _string_

**Read-only** subdesign attribute. Specifies whether the subdesign is a Verilog module or
VHDL entity.

**Related Information**

```
Related attributes: (design) hinsts on page 1324
```
```
Related command: report area
Related attribute: (design) insts_area on page 1325
```
```
Related command: read_hdl
Related attribute: (design) language on page 1326
```

```
Analysis—Subdesign Attributes
```
January 2019 1483 Product Version 18.1

**library_name**

library_name _string_

**Read-only** subdesign attribute. Returns the name of the Verilog or VHDL library in which
the module or entity definition is stored. This name corresponds to the name specified with
the -lib option of the read_hdl command. If this option was not specified, the name
defaults to default.

**Related Information**

**logic_abstract**

logic_abstract {false | true}

**Read-only** subdesign attribute. Specifies whether the subdesign is inferred as a logic
abstract from an empty module, an entity without an architecture, or an entity whose
architecture is empty in the input design description.

■ If the attribute value is true, the subdesign is treated as an unresolved reference in the
design.

■ If the attribute value is false, the subdesign is considered a normal subdesign in the
design hierarchy and can be optimized by the generic optimization engine.

**Note:** This attribute is ted in the RTL and structural flows.

**Related Information**

**logical_hier**

logical_hier {true | false}

_Default:_ true

**Read-write** subdesign attribute. Indicates if the subdesign is a logical hierarchy object, that
is, it corresponds to a user-defined entity (in VHDL) or user-defined module (in Verilog).

```
Related command: read_hdl
Related attribute: (design) library_name on page 1326
```
```
Affected by this command: elaborate
Related attribute: (design) logic_abstract on page 1327
```

```
Analysis—Subdesign Attributes
```
January 2019 1484 Product Version 18.1

**Related Information**

**net_area**

net_area _string_

**Read-only** subdesign attribute. Returns the net area of the subdesign. The area is
specified in terms of the units specified in the library. This is a computed attribute. Computed
attributes are potentially very time consuming to process and not listed by the ls command
by default.

**Related Information**

**physical_cell_area**

physical_cell_area {no_value | _float_ }

**Read-only** subdesign attribute. Computes the cell area of the subdesign using the LEF
area values. The area is specified in terms of the units specified in the library.

**Related Information**

**protected**

protected {false | true}

**Read-only** subdesign attribute. This attribute is set to true if the module object represents
a module or entity whose HDL source code is encrypted or only partially encrypted.

```
Related command: report area
```
```
Related command: report area
Related attribute: (design) net_area on page 1330
```
```
Related command: report area
Related attribute: (design) physical_cell_area on page 1332
```

```
Analysis—Subdesign Attributes
```
January 2019 1485 Product Version 18.1

**Related Information**

IP Protection in _Genus User Guide for Legacy UI_

**wireload**

wireload _string_

**Read-only** subdesign attribute. Returns the current wire-load model for the subdesign.

**Related Information**

```
Affects these commands: write_hdl
report_datapath
Related attributes: (design) protected on page 1334
(hdl_arch) protected on page 1354
```
```
Affected by this attribute: force_wireload on page 810
Related attribute: (design) wireload on page 1338
```

```
Analysis—Subport Attributes
```
January 2019 1486 Product Version 18.1

**Subport Attributes**

Contain information about subports in the specified design. A subport is a single bit
connection point within a hierarchical instance, that is a module or entity that has been
instantiated.

➤ To set a subport attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -subport hier_instance / name ]
```
➤ To get a subport attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -subport hier_instance/name ]
```
**Note:** You may need to specify more than one (hierarchical) instance to serve as the search
path that will uniquely identify the relevant subport.

**bus**

bus _string_

**Read-only** subport attribute. Returns the full path name of the bus object to which the
subport belongs.

**Related Information**

**capacitance_max_fall**

capacitance_max_fall _max_cap_

**Read-only** subport attribute. Returns the maximum capacitance of the net driving this
subport for a fall transition on the subport.

**Related Information**

```
Related attributes: (port) bus on page 1429
```
```
Related attributes: (constant) capacitance_max_fall on page 1307
```
```
(pin) capacitance_max_fall on page 1387
(port) capacitance_max_fall on page 1429
```

```
Analysis—Subport Attributes
```
January 2019 1487 Product Version 18.1

**capacitance_max_rise**

capacitance_max_rise _max_cap_

**Read-only** subport attribute. Returns the maximum capacitance of the net driving this
subport for a rise transition on the subport.

**Related Information**

**capacitance_min_fall**

capacitance_min_fall _min_cap_

**Read-only** subport attribute. Returns the minimum capacitance of the net driving this
subport for a fall transition on the subport.

**Related Information**

**capacitance_min_rise**

capacitance_min_rise _min_cap_

**Read-only** subport attribute. Returns the minimum capacitance of the net driving this
subport for a rise transition on the subport.

**Related Information**

```
Related attributes: (constant) capacitance_max_rise on page 1307
(pin) capacitance_max_rise on page 1388
(port) capacitance_max_rise on page 1430
```
```
Related attributes: (constant) capacitance_min_fall on page 1308
(pin) capacitance_min_fall on page 1388
(port) capacitance_min_fall on page 1430
```
```
Related attributes: (constant) capacitance_min_rise on page 1308
(pin) capacitance_min_rise on page 1388
(port) capacitance_min_rise on page 1430
```

```
Analysis—Subport Attributes
```
January 2019 1488 Product Version 18.1

**causes_ideal_net**

causes_ideal_net {true | false}

**Read-only** subport attribute. Indicates whether the specified subport is causing its net to
become an ideal net.

Genus implicitly sets an ideal net if some subport is

■ A pin of a sequential element that is an asynchronous set or reset. You can check for this
attribute by using the ls -long -attribute command on the pin or libcell.

■ A pin of a sequential element that is a clock pin. You can check for this attribute by using
the ls -long -attribute command on the pin or libcell.

■ Any input pin of a sequential element that has no setup arc. That is, any sequential
element that may be asynchronous.

**Example**

The following example queries whether the in1[1] input subport is causing its net to
become ideal:

legacy_genus:/> get_attribute causes_ideal_net \
{/designs/MOD69/instances_hier/inst1/subports_in/in1[1]}
false

**Related Information**

**design**

design _design_

**Read-only** subport attribute. Returns the design to which this subport belongs.

**direction**

direction {internal | in | out | inout}

**Read-only** subport attribute. Returns the direction of the subport.

```
Related attributes (pin) causes_ideal_net on page 1389
(port) causes_ideal_net on page 1431
time_recovery_arcs on page 789
```

```
Analysis—Subport Attributes
```
January 2019 1489 Product Version 18.1

**Related Information**

**drivers**

drivers {constant | pin | port | subport}

**Read-only** subport attribute. Returns the drivers for the subport.

**Related Information**

**hinst**

hinst _hinst_

**Read-only** subport attribute. Returns the hierarchical instance that the subport belongs to.

**Related Information**

```
Related attributes: (pgpin) direction on page 1379
(pin) direction on page 1396
(pin_bus) direction on page 1426
(port bus) direction on page 1460
(port) direction on page 1435
(subport bus) direction on page 1494
```
```
Related attributes: (net) drivers on page 1369
(pgpin) drivers on page 1380
(pin) drivers on page 1396
(port) drivers on page 1436
```
```
Related attributes: (constant)) hinst on page 1308
(net) hinst on page 1369
(pgpin) hinst on page 1380
(pin_bus) hinst on page 1427
(subport_bus) hinst on page 1461
```

```
Analysis—Subport Attributes
```
January 2019 1490 Product Version 18.1

**hnet**

hnet _hnet_

**Read-only** subport attribute. Returns the hierarchical net connected to this subport.

**Related Information**

**hpin**

hpin _hpin_

**Read-only** subport attribute. Returns the hierarchical pin of the subport.

**loads**

loads { pin | port | subport}

**Read-only** subport attribute. Returns the hierarchical path to the pins or ports loading this
subport.

**Related Information**

**net**

net _string_

**Read-only** subport attribute. Returns the name of the net connected to the subport.

```
Related attributes: (pin) hnet on page 1400
```
```
(port) hnet on page 1440
(pgpin) hnet on page 1380
```
```
Related attributes: (net) loads on page 1372
(pin) loads on page 1403
(pgpin) loads on page 1382
(port) loads on page 1441
```

```
Analysis—Subport Attributes
```
January 2019 1491 Product Version 18.1

**Related Information**

**pg_hnet**

pg_hnet _string_

**Read-only** subport attribute. Returns the pg_hnet connected to the subport.

**Related Information**

**pg_net**

pg_net _string_

**Read-only** subport attribute. Returns the pg_net connected to the subport.

**Related Information**

```
Related attributes: (pin) net on page 1405
```
```
(pgpin) net on page 1382
(port) net on page 1443
```
```
Related attributes: (pgpin) pg_hnet on page 1383
(pin) pg_hnet on page 1405
(port) pg_hnet on page 1444
```
```
Related attributes: (pgpin) pg_net on page 1383
(pin) pg_net on page 1406
(port) pg_net on page 1444
```

```
Analysis—Subport Attributes
```
January 2019 1492 Product Version 18.1

**pin_capacitance**

pin_capacitance {no_value | _float float_ }

**Read-only** subport attribute. Returns the rise and fall capacitances for the subport in
femtofarads. Resolution is 1/10. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the ls command by default.

**Related Information**

**unique_versions**

unique_versions _string_

**Read-only** subport attribute. Returns a list of the unique uses of a subport from a collection
of subports. An object can have multiple object versions in the design. Use this attribute to
get all the objects it represents.

**Related Information**

```
Related attributes: (constant) pin_capacitance on page 1309
(pin) pin_capacitance on page 1406
(port) pin_capacitance on page 1444
```
```
Related command: report timing
Related attributes: (constant) unique_versions on page 1423
(instance) unique_versions on page 1367
(net) unique_versions on page 1373
(pgpin) unique_versions on page 1384
(pin) unique_versions on page 1423
(port) unique_versions on page 1457
```

```
Analysis—Subport Attributes
```
January 2019 1493 Product Version 18.1

**wire_capacitance**

wire_capacitance {no_value | _float_ }

**Read-only** subport attribute. Returns the net capacitance for the subport in femtofarads.
Resolution is 1/10. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

**Related Information**

**wire_length**

wire_length {no_value | _float_ }

**Read-only** subport attribute. Returns the wire length of the net connected to the subport.

**Related Information**

**wire_resistance**

wire_resistance {no_value | _float_ }

**Read-only** subport attribute. Returns the net resistance for the subport in kilohms.
Resolution is 1/1000. This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the ls command by default.

**Related Information**

```
Related attributes: (constant) wire_capacitance
(pin) wire_capacitance
(port) wire_capacitance
```
```
Related attributes: (constant) wire_length on page 1311
(pin) wire_length on page 1424
(port) wire_length on page 1458
```
```
Related attributes: (constant) wire_resistance
(pin) wire_resistance
(port) wire_resistance
```

```
Analysis—Subport Bus Attributes
```
January 2019 1494 Product Version 18.1

**Subport Bus Attributes**

Contain information about subport busses in the specified design. A subport bus is a bussed
connection point within a hierarchical instance, that is a module or entity that has been
instantiated. These attributes are read-only attributes, so you cannot set their values.

➤ To get a subport_bus attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -subport_bus hier_instance / name ]
```
**Note:** You may need to specify more than one (hierarchical) instance to serve as the search
path that will uniquely identify the relevant subport bus.

**bits**

bits _string_

**Read-only** subport_bus attribute. Returns a list of individual bits that constitute the
subport bus. This list includes the full pathnames of each individual subport object.

**Related Information**

**direction**

direction {internal | in | out | inout}

**Read-only** subport_bus attribute. Returns the direction of the subport bus.

**Related Information**

```
Related attributes: pin bus) bits on page 1426
(port bus) bits on page 1460
```
```
Related attributes: (pgpin) direction on page 1379
(pin) direction on page 1396
(pin_bus) direction on page 1426
(port) direction on page 1435
(port bus) direction on page 1460
(subport) direction on page 1488
```

```
Analysis—Subport Bus Attributes
```
January 2019 1495 Product Version 18.1

**hpin_bus**

hpin_bus

**Read-only** subport_bus attribute. Returns an hpin bus of the subport_bus.

**order**

order _integer_

**Read-only** subport_bus attribute. Returns the order of the bus in the design port
declaration list, the value of the leftmost bit being the first. The order value of the first bus is 0.

**Related Information**

```
Related attribute: (port bus) order on page 1461
```

```
Analysis—Timing Bin Attributes
```
January 2019 1496 Product Version 18.1

**Timing Bin Attributes**

Contain information about timing bin objects in the specified design. These objects are
created with the create_timing_bin command.

➤ To get a timing_bin attribute value, type

```
get_attribute attribute_name [find /des*/ design -timing_bin name ]
```
**Note:** These attributes are located at

/designs/ _design_ /analysis/ _timing_bin_name_ and
/designs/ _design_ /analysis/ _timing_bin_name/_ sub_bins _/sub_bin_name_

**design**

design _design_

**Read-only** timing_bin attribute. Returns the design to which this timing_bin belongs.

**is_sub_bin**

is_sub_bin {false | true}

**Read-only** timing_bin attribute. Specifies whether this timing bin is a sub-bin, that is derived
from a parent timing bin. This attribute is true for a sub-bin and false for a parent bin.

**Related Information**

**path_count**

path_count _integer_

**Read-only** timing_bin attribute. Returns the number of paths in the timing bin.

**Example**

legacy_genus:>/get_attribute path_count [find /des*/dtmf_recvr_core -timing_bin
m_clk_worst10]
10

```
Set by this command: create_timing_bin
Related attributes: path_count on page 1496
root on page 1497
```

```
Analysis—Timing Bin Attributes
```
January 2019 1497 Product Version 18.1

**Related Information**

**paths**

paths _list_of_timing_paths_

**Read-only** timing_bin attribute. Returns the list of all timing_path objects associated with
the specified timing bin. This is a computed attribute. Computed attributes are potentially very
time consuming to process and not listed by the ls command by default.

**root**

root _string_

**Read-only** timing_bin attribute. Returns the name of the parent timing bin, which was
specified using the -parent option of the create_timing_bin when the sub -bin was
created.

**Note:** This attribute applies to sub bins only. For parent timing bins, this attribute had no value

**Related Information**

**sub_bins**

sub_bins _list_of_timing_bins_

**Read-only** timing_bin attribute. Returns the list of timing_bin objects in this timing_bin.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

```
Set by this command: create_timing_bin
```
```
Related attributes: iis_sub_bin on page 1496
root on page 1497
```
```
Set by this command: create_timing_bin
Related attributes: is_sub_bin on page 1496
path_count on page 1496
```

```
Analysis—Timing Bin Attributes
```
January 2019 1498 Product Version 18.1

**timing_bin**

timing_bin _timing_bin_

**Read-only** timing_bin attribute. eturns the parent timing_bin of this timing_bin.


```
Analysis—Timing Path Attributes
```
January 2019 1499 Product Version 18.1

**Timing Path Attributes**

Contain information about the timing paths contained in either a parent timing bin, or sub bins
located within a given parent. These timing paths are created with the create_timing_bin
command.

➤ To get a timing_path attribute value, type

```
get_attribute attribute_name [find /des*/ design -timing_path name ]
```
For parent timing bins, these attributes are located at

/designs/ _design_ /analysis/ _parent_bin_name/_ paths/ _path_ and

For sub-bins, these attributes are located at

/designs/ _design_ /analysis/ _parent_bin_name/_ sub_bins _/sub_bin_name/_ paths/ _path_

Timing paths in a given sub-bin can only be derived from the parent bin within which the
sub-bin is contained..

**bin**

bin _string_

**Read-only** timing_path attribute. Returns the name of the parent timing bin or sub-bin
within which this path is contained.

**Related Information**

**endpoint**

endpoint _string_

**Read-only** timing_path attribute. Returns the end point of this timing path.

**Related Information**

```
Set by this command: create_timing_bin
```
```
Set by this command: create_timing_bin
```

```
Analysis—Timing Path Attributes
```
January 2019 1500 Product Version 18.1

**exceptions**

exceptions _string_

**Read-only** timing_path attribute. Returns a list of all timing exceptions associated with the
specified timing path.

**Example**

The following command returns the list of exceptions associated with path p_32 of parent bin
alpha.

legacy_genus:/> get_attribute exceptions alpha/p_32
/designs/dtmf_recvr_core/modes/func_mode/exceptions/path_delays/del_1
/designs/dtmf_recvr_core/modes/func_mode/exceptions/path_groups/m_clk

**Related Information**

**mode**

mode _string_

**Read-only** timing_path attribute. Returns the mode associated with the specified timing
path.

**Example**

The following command returns the mode for path p_32 of parent bin alpha.

legacy_genus:/> get_attribute mode alpha/p_32
/designs/dtmf_recvr_core/modes/func_mode

**Related Information**

```
Set by this command: create_timing_bin
Affected by these commands: multi_cycle
path_adjust
path_delay
path_disable
path_group
```
```
Set by this command: create_timing_bin
```

```
Analysis—Timing Path Attributes
```
January 2019 1501 Product Version 18.1

**slack**

slack _string_

**Read-only** timing_path attribute. Returns the slack of this timing path.

**Related Information**

**startpoint**

startpoint _string_

**Read-only** timing_path attribute. Returns the starting point of this timing path.

**Related Information**

**timing_bin**

timing_bin _string_

**Read-only** timing_path attribute. Returns the name of the parent timing bin or sub-bin
within which this path is contained.

**Related Information**

```
Set by this command: create_timing_bin
```
```
Set by this command: create_timing_bin
```
```
Set by this command: create_timing_bin
```

```
Analysis—Track Attributes
```
January 2019 1502 Product Version 18.1

**Track Attributes**

Contain track (or routing grid) information for each layer. These attributes are created when
the DEF file is read in. The information is based on the TRACKS statements in the DEF file.
The names for the objects in the tracks directory are generated based on the layer name and
the routing direction. Y indicates that the track information is for the horizontal direction. X
indicates that the track information is for the vertical direction.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a track attribute value, type

```
get_attribute attribute_name [find /des*/*/phys* -track track ]
```
**Note:** These attributes are located at

/designs/ _design_ /physical/tracks/ _track_

**design**

design _design_

**Read-only** track attribute. Returns the design to which the track belongs.


January 2019 1503 Product Version 18.1

# 14

## Design For Test

**List**
**_Root Attributes_**

■ atpg_license_options on page 1528

■ dft_apply_sdc_constraints on page 1529

■ dft_auto_identify_shift_register on page 1529

■ dft_boundary_cell_module_prefix on page 1530

■ dft_boundary_scan_timing_mode_name on page 1530

■ dft_capture_timing_mode_name on page 1531

■ dft_clock_waveform_divide_fall on page 1531

■ dft_clock_waveform_divide_period on page 1531

■ dft_clock_waveform_divide_rise on page 1532

■ dft_clock_waveform_fall on page 1532

■ dft_clock_waveform_period on page 1533

■ dft_clock_waveform_rise on page 1533

■ dft_enable_wir_function_check on page 1534

■ dft_exclude_tdrc_fail_seg on page 1534

■ dft_fence_slow_speed_domains on page 1535

■ dft_generate_atpg_no_testpoint_file on page 1535

■ dft_identify_internal_test_clocks on page 1536

■ dft_identify_non_boundary_shift_registers on page 1537

■ dft_identify_shared_wrapper_cells on page 1537

■ dft_identify_test_signals on page 1538


```
Design For Test—List
```
January 2019 1504 Product Version 18.1

■ dft_identify_top_level_test_clocks on page 1538

■ dft_identify_xsource_violations_from_timing_models on page 1538

■ dft_include_controllable_pins_in_abstract_model on page 1539

■ dft_include_test_signal_outputs_in_abstract_model on page 1543

■ dft_jtag_instance_name on page 1546

■ dft_jtag_module_name on page 1546

■ dft_lbist_capture_timing_mode_name on page 1546

■ dft_lbist_shift_timing_mode_name on page 1547

■ dft_modedef_internal on page 1547

■ dft_modus_version on page 1547

■ dft_opcg_block_input_to_flop_paths on page 1548

■ dft_opcg_domain_blocking on page 1548

■ dft_opcg_timing_mode_name on page 1549

■ dft_pmbist_jtag_timing_mode_name on page 1549

■ dft_pmbist_mda_timing_mode_name on page 1550

■ dft_prefix on page 1550

■ dft_propagate_test_signals_from_hookup_pins_only on page 1551

■ dft_report_empty_test_clocks on page 1551

■ dft_rtl_insertion on page 1552

■ dft_scan_style on page 1552

■ dft_scanbit_waveform_analysis on page 1553

■ dft_sdc_input_port_delay on page 1553

■ dft_sdc_output_port_delay on page 1553

■ dft_shared_wrapper_through on page 1554

■ dft_shift_register_identification_mode on page 1555

■ dft_shift_register_max_length on page 1555

■ dft_shift_register_min_length on page 1556


```
Design For Test—List
```
January 2019 1505 Product Version 18.1

■ dft_shift_timing_mode_name on page 1556

■ dft_true_time_flow on page 1557

■ non_dft_timing_mode_name on page 1557

■ pmbist_enable_multiple_views on page 1558

■ unmap_scan_flops on page 1558

**_Design Attributes_**

■ actual_scan_chains on page 1560

■ actual_scan_segments on page 1560

■ boundary_scan on page 1560

■ boundary_scan_segments on page 1561

■ boundary_type on page 1561

■ dft_boundary_scan_exists on page 1562

■ dft_clock_edge_for_head_of_scan_chains on page 1562

■ dft_clock_edge_for_tail_of_scan_chains on page 1563

■ dft_configuration_modes on page 1564

■ dft_connect_scan_data_pins_during_mapping on page 1564

■ dft_connect_shift_enable_during_mapping on page 1565

■ dft_core_max_pipe_depth on page 1566

■ dft_dont_scan on page 1566

■ dft_jtag_macro_exists on page 1567

■ dft_locations_for_shared_wrapper_processing on page 1567

■ dft_lockup_element_type on page 1568

■ dft_lockup_element_type_for_tail_of_scan_chains on page 1569

■ dft_max_length_of_scan_chains on page 1569

■ dft_min_number_of_scan_chains on page 1570

■ dft_mix_clock_edges_in_scan_chains on page 1570


```
Design For Test—List
```
January 2019 1506 Product Version 18.1

■ dft_scan_map_mode on page 1571

■ dft_scan_output_preference on page 1572

■ dft_shared_wrapper_exclude_port on page 1573

■ dft_shared_wrapper_input_threshold on page 1574

■ dft_shared_wrapper_output_threshold on page 1574

■ dft_tap_tck_period on page 1574

■ direct_access on page 1575

■ domain_macro_parameters on page 1575

■ formal_verification_constraints on page 1575

■ fuse_cells on page 1576

■ insert_pmbist_without_liberty_files on page 1576

■ jtag_instructions on page 1576

■ jtag_macros on page 1576

■ jtag_ports on page 1577

■ mbist_clock_domains on page 1577

■ mbist_enable_shared_library_domain_set on page 1577

■ memory_lib_cells on page 1578

■ opcg_domains on page 1578

■ opcg_modes on page 1578

■ opcg_triggers on page 1579

■ osc_sources on page 1579

■ pmbist_ffn_cell on page 1579

■ pmbist_ffsync_cell on page 1579

■ pmbist_hri_async_reset on page 1580

■ pmbist_ports on page 1580

■ scan_chains on page 1580

■ scan_in_pipeline_clock_edge on page 1580


```
Design For Test—List
```
January 2019 1507 Product Version 18.1

■ scan_out_pipeline_clock_edge on page 1581

■ scan_segments on page 1581

■ tap_ports on page 1581

■ test_bus_interfaces on page 1581

■ test_bus_ports on page 1582

■ test_clock_domains on page 1582

■ test_signals on page 1582

■ violations on page 1582

**_Instance Attributes_**

■ dft_abstract_dont_scan on page 1583

■ dft_custom_se on page 1583

■ dft_dont_scan on page 1584

■ dft_exclude_from_shift_register on page 1585

■ dft_exempt_from_system_clock_check on page 1585

■ dft_force_blackbox_for_atpg on page 1585

■ dft_hier_instance_for_dedicated_wrapper on page 1586

■ dft_is_blackbox_for_atpg on page 1586

■ dft_mapped on page 1587

■ dft_part_of_segment on page 1587

■ dft_scan_chain on page 1588

■ dft_shared_wrapper_flop on page 1588

■ dft_status on page 1589

■ dft_test_clock on page 1590

■ dft_test_clock_edge on page 1590

■ dft_test_clock_source on page 1591

■ dft_violation on page 1591


```
Design For Test—List
```
January 2019 1508 Product Version 18.1

■ fcu_instruction_set on page 1592

■ mbist_instruction_set on page 1592

■ pmbist_instruction_set on page 1593

■ pmbist_unresolved on page 1594

**_Pin Attributes_**

■ dft_constant_value on page 1595

■ dft_controllable on page 1596

■ dft_driven_by_clock on page 1596

■ dft_opcg_domain_clock_pin on page 1597

■ dft_opcg_domain_fanout_pin on page 1597

■ dft_opcg_domain_launch_clock on page 1598

■ dft_opcg_domain_se_input_pin on page 1598

■ dft_opcg_domain_unfenced_capture on page 1599

■ pmbist_dft_controllable on page 1600

■ user_differential_negative_pin on page 1600

■ user_from_core_data on page 1600

■ user_from_core_enable on page 1601

■ user_test_receiver_acmode on page 1602

■ user_test_receiver_data_output on page 1602

■ user_test_receiver_init_clock on page 1602

■ user_test_receiver_init_data on page 1602

■ user_to_core_data on page 1603

■ user_to_core_enable on page 1603

■ wrapper_control on page 1604

■ wrapper_segment on page 1604

■ wrapper_type on page 1604


```
Design For Test—List
```
January 2019 1509 Product Version 18.1

**_Net Attributes_**

■ dft_constant_value on page 1607

**_Subdesign Attributes_**

■ dft_dont_scan on page 1608

■ pmbist_ffn_cell on page 1609

■ pmbist_ffsync_cell on page 1609

**_Subport Attributes_**

■ dft_driven_by_clock on page 1610

■ dft_opcg_domain_clock_pin on page 1610

■ dft_opcg_domain_fanout_pin on page 1611

■ dft_opcg_domain_launch_clock on page 1611

■ dft_opcg_domain_se_input_pin on page 1612

■ dft_opcg_domain_unfenced_capture on page 1613

■ wrapper_control on page 1621

■ wrapper_segment on page 1614

■ wrapper_type on page 1614

**_Port Attributes_**

■ dft_driven_by_clock on page 1615

■ dft_enable_hookup_pin on page 1615

■ dft_enable_hookup_polarity on page 1616

■ dft_opcg_asserted_domain on page 1617

■ dft_opcg_domain_clock_pin on page 1617

■ dft_opcg_domain_fanout_pin on page 1618

■ dft_opcg_domain_launch_clock on page 1618

■ dft_opcg_domain_se_input_pin on page 1619


```
Design For Test—List
```
January 2019 1510 Product Version 18.1

■ dft_opcg_domain_unfenced_capture on page 1620

■ dft_sdi_output_hookup_pin on page 1621

■ dft_sdo_input_hookup_pin on page 1621

■ wrapper_control on page 1621

■ wrapper_segment on page 1622

■ wrapper_type on page 1622

**_Boundary-Scan Segment Attributes_**

■ acdcsel_11496 on page 1623

■ acpclk_11496 on page 1623

■ acpsen_11496 on page 1624

■ acptrenbl_11496 on page 1624

■ acpulse_11496 on page 1625

■ bsdl on page 1625

■ capturedr on page 1626

■ clockdr on page 1626

■ design on page 1627

■ differential_pairs on page 1627

■ highz on page 1650

■ instance on page 1651

■ mode_a on page 1628

■ mode_b on page 1629

■ mode_c on page 1629

■ shiftdr on page 1653

■ tdi on page 1654

■ tdo on page 1654

■ updatedr on page 1655


```
Design For Test—List
```
January 2019 1511 Product Version 18.1

**_fuse_cell Attributes_**

■ address_limit on page 1632

■ data_order on page 1632

■ memory_lib_cell on page 1632

■ port_access on page 1633

■ port_action on page 1633

■ port_alias on page 1633

■ read_delay on page 1633

■ wrapper on page 1634

**_JTAG Instruction Attributes_**

■ capture on page 1635

■ design on page 1635

■ length on page 1636

■ opcode on page 1636

■ private on page 1636

■ register on page 1637

■ register_capturedr on page 1637

■ register_capturedr_state on page 1638

■ register_clockdr on page 1638

■ register_decode on page 1638

■ register_reset on page 1639

■ register_reset_polarity

■ register_runidle on page 1639

■ register_shiftdr on page 1640

■ register_shiftdr_state on page 1640

■ register_shiftdr_polarity on page 1641


```
Design For Test—List
```
January 2019 1512 Product Version 18.1

■ register_tck on page 1641

■ register_tdi on page 1641

■ register_tdo on page 1642

■ register_updatedr on page 1642

■ register_updatedr_state on page 1642

■ tap_decode on page 1643

■ tap_tdi on page 1643

■ tap_tdo on page 1644

**_JTAG Instruction Register Attributes_**

■ capture on page 1645

■ design on page 1645

■ length on page 1646

**_JTAG Macro Attributes_**

■ boundary_tdo on page 1647

■ bsr_clockdr on page 1647

■ bsr_shiftdr on page 1647

■ bsr_updatedr on page 1648

■ capturedr on page 1648

■ capturedr_state on page 1648

■ clockdr on page 1649

■ design on page 1649

■ dot6_acdcsel on page 1649

■ dot6_acpulse on page 1649

■ dot6_preset_clock on page 1650

■ dot6_trcell_enable on page 1650


```
Design For Test—List
```
January 2019 1513 Product Version 18.1

■ exitdr on page 1650

■ highz on page 1650

■ instance on page 1651

■ mode_a on page 1651

■ mode_b on page 1651

■ mode_c on page 1651

■ por on page 1652

■ reset on page 1652

■ runidle on page 1652

■ select_wir on page 1653

■ shiftdr on page 1653

■ shiftdr_state on page 1653

■ tck on page 1653

■ tdi on page 1654

■ tdo on page 1654

■ tdo_enable on page 1654

■ tms on page 1654

■ trst on page 1655

■ updatedr on page 1655

■ updatedr_state on page 1655

■ user_defined_macro on page 1656

**_JTAG Port Attributes_**

■ aio_pin on page 1657

■ bcell_location on page 1657

■ bcell_required on page 1658

■ bcell_segment on page 1658


```
Design For Test—List
```
January 2019 1514 Product Version 18.1

■ bcell_type on page 1659

■ bdy_enable on page 1659

■ bdy_in on page 1660

■ bdy_out on page 1660

■ bsr_dummy_after on page 1660

■ bsr_dummy_before on page 1661

■ cell on page 1662

■ comp_enable on page 1663

■ custom_bcell on page 1663

■ design on page 1663

■ differential on page 1663

■ index on page 1664

■ pin on page 1664

■ pinmap on page 1664

■ sys_enable on page 1665

■ sys_use on page 1665

■ test_use on page 1666

■ tr_bdy_in on page 1667

■ tr_cell on page 1667

■ trcell_acmode on page 1667

■ trcell_clock on page 1668

■ trcell_enable on page 1668

■ type on page 1668

**_TAP Port Attributes_**

■ design on page 1669

■ dft_hookup_pin on page 1669


```
Design For Test—List
```
January 2019 1515 Product Version 18.1

■ dft_hookup_polarity on page 1669

■ pin on page 1670

■ type on page 1670

**_DFT Configuration Mode Attributes_**

■ current_mode on page 1671

■ decoded_pin on page 1671

■ design on page 1672

■ jtag_instruction on page 1672

■ mode_enable_high on page 1672

■ mode_enable_low on page 1673

■ type on page 1674

■ usage on page 1675

**_Memory Data Bit Structure Attributes_**

■ column_order on page 1676

■ partial_row_order on page 1676

■ row_order on page 1677

**_Memory Libcell Attributes_**

■ address_limit on page 1678

■ data_order on page 1678

■ memory_lib_cell on page 1679

■ parallel_access_groups on page 1679

■ port_action on page 1679

■ port_access on page 1680

■ port_alias on page 1680

■ read_delay on page 1680


```
Design For Test—List
```
January 2019 1516 Product Version 18.1

■ wrapper on page 1680

**_Memory Libpin Access Attributes_**

■ is_assign on page 1682

■ memory_lib_cell on page 1682

■ value on page 1682

**_Memory Libpin Action Attributes_**

■ memory_lib_cell on page 1683

■ value on page 1683

**_Memory Libpin Alias Attributes_**

■ base_port_name on page 1685

■ memory_lib_cell on page 1685

**_Memory Spare Column Attributes_**

■ address_bits on page 1686

■ banks on page 1686

■ data_bits on page 1687

■ enable on page 1687

■ memory_lib_cell on page 1688

■ srclk on page 1688

■ sre on page 1688

■ srsi on page 1689

■ srso on page 1689

■ srst on page 1690


```
Design For Test—List
```
January 2019 1517 Product Version 18.1

**_Memory Spare Column Map Address Attributes_**

■ address_logical_value on page 1691

■ address_port on page 1691

**_Memory Spare Column Map Data Attributes_**

■ data_logical_value on page 1693

■ data_port on page 1693

**_Memory Spare Row Attributes_**

■ address_bits on page 1695

■ banks on page 1695

■ data_bits on page 1696

■ enable on page 1696

■ memory_lib_cell on page 1697

■ memory_spare_row_map on page 1697

■ srclk on page 1697

■ sre on page 1697

■ srsi on page 1698

■ srso on page 1698

■ srst on page 1699

**_Memory Spare Row Map Address Attributes_**

■ address_logical_value on page 1700

■ address_port on page 1700

■ address_port_value on page 1701

■ memory_spare_row on page 1701


```
Design For Test—List
```
January 2019 1518 Product Version 18.1

**_Write Mask Bit Attributes_**

■ masked_bits on page 1702

■ memory_lib_cell on page 1702

**_Programmable Direct Access Function Attributes_**

■ active on page 1703

■ design on page 1703

■ source on page 1704

**_MBIST Clock Attributes_**

■ design on page 1705

■ dft_hookup_pin on page 1705

■ dft_hookup_polarity on page 1705

■ hookup_period on page 1706

■ internal on page 1706

■ is_jtag_tck on page 1706

■ is_srclk on page 1707

■ period on page 1707

■ sources on page 1707

**_Domain Macro Parameters Attributes_**

■ counter_length on page 1708

■ design on page 1708

■ max_num_pulses on page 1708

■ target_period on page 1709

■ trigger_delay on page 1709


```
Design For Test—List
```
January 2019 1519 Product Version 18.1

**_OPCG Domain Attributes_**

■ counter_length on page 1710

■ design on page 1710

■ divide_by on page 1710

■ instance on page 1711

■ location on page 1711

■ max_num_pulses on page 1711

■ min_domain_period on page 1711

■ opcg_trigger on page 1712

■ osc_source on page 1712

■ scan_clock on page 1712

■ shift_enable on page 1713

**_OPCG Mode Attributes_**

■ design on page 1714

■ jtag_controlled on page 1714

■ mode_init on page 1714

**_OPCG Trigger Attributes_**

■ active on page 1716

■ delay_cycles on page 1716

■ design on page 1717

■ inside_inst on page 1717

■

■ osc_source on page 1717

■ pin on page 1718

■ scan_clock on page 1718


```
Design For Test—List
```
January 2019 1520 Product Version 18.1

■ test_signal on page 1718

**_Osc Source Attributes_**

■ design on page 1719

■ max_input_period on page 1719

■ max_output_period on page 1719

■ min_input_period on page 1720

■ min_output_period on page 1720

■ pin on page 1721

■ ref_clock_pin on page 1721

**_Osc Source Reference Attributes_**

■ opcg_mode on page 1722

■ osc_source_period on page 1722

■ ref_clk_period on page 1722

**_Actual Scan Chain Attributes_**

■ analyzed on page 1723

■ compressed on page 1723

■ connected_shift_enable on page 1724

■ design on page 1724

■ dft_hookup_pin_sdi on page 1724

■ dft_hookup_pin_sdo on page 1725

■ domain on page 1725

■ edge on page 1725

■ elements on page 1726

■ has_opcg_segments on page 1726

■ head_lockup on page 1727


```
Design For Test—List
```
January 2019 1521 Product Version 18.1

■ mode_name on page 1727

■ other_clocks on page 1728

■ power_domain on page 1728

■ reg_count on page 1729

■ scan_clock_a on page 1729

■ scan_clock_b on page 1729

■ scan_in on page 1730

■ scan_out on page 1730

■ sdi_compression_signal on page 1731

■ shared_input on page 1731

■ shared_output on page 1732

■ shared_select on page 1732

■ shift_enable on page 1732

■ terminal_lockup on page 1733

**_Actual Scan Segment Attributes_**

■ active on page 1734

■ clock on page 1735

■ clock_edge on page 1735

■ connected_scan_clock_a on page 1736

■ connected_scan_clock_b on page 1736

■ connected_shift_enable on page 1736

■ core_wrapper on page 1737

■ design on page 1737

■ dft_tail_test_clock on page 1737

■ dft_tail_test_clock_edge on page 1738

■ dft_test_clock on page 1739


```
Design For Test—List
```
January 2019 1522 Product Version 18.1

■ dft_test_clock_edge on page 1739

■ elements on page 1740

■ head_skew_safe on page 1740

■ instance on page 1740

■ other_clocks on page 1741

■ reg_count on page 1742

■ reorderable on page 1742

■ scan_clock_a on page 1743

■ scan_clock_b on page 1743

■ scan_in on page 1743

■ scan_out on page 1744

■ shift_enable on page 1745

■ skew_safe on page 1745

■ tail_clock on page 1746

■ tail_clock_edge on page 1746

■ type on page 1747

**_Violations Attributes_**

■ description on page 1748

■ design on page 1750

■ endpoints on page 1751

■ file_name on page 1751

■ fixed on page 1752

■ id on page 1752

■ line_number on page 1753

■ reg_count on page 1753

■ registers on page 1754


```
Design For Test—List
```
January 2019 1523 Product Version 18.1

■ root_node on page 1755

■ segments on page 1755

■ tristate_net_drivers on page 1756

■ tristate_net_load on page 1756

■ type on page 1756

**_Scan Chain Attributes_**

■ body on page 1757

■ complete on page 1757

■ design on page 1758

■ dft_hookup_pin_sdi on page 1758

■ dft_hookup_pin_sdo on page 1758

■ domain on page 1759

■ edge on page 1759

■ head on page 1759

■ max_length on page 1759

■ scan_clock_a on page 1760

■ scan_clock_b on page 1761

■ scan_in on page 1761

■ scan_out on page 1761

■ shared_output on page 1762

■ shared_select on page 1763

■ shift_enable on page 1763

■ tail on page 1763

■ terminal_lockup on page 1764


```
Design For Test—List
```
January 2019 1524 Product Version 18.1

**_Scan Segment Attributes_**

■ active on page 1765

■ clock on page 1765

■ clock_edge on page 1766

■ connected_scan_clock_a on page 1766

■ connected_scan_clock_b on page 1767

■ connected_shift_enable on page 1767

■ core_wrapper on page 1768

■ core_wrapper_ports on page 1768

■ core_wrapper_type on page 1768

■ core_wrapper_usage on page 1769

■ design on page 1769

■ dft_dont_scan on page 1770

■ dft_status on page 1771

■ dft_tail_test_clock on page 1771

■ dft_tail_test_clock_edge on page 1772

■ dft_test_clock on page 1772

■ dft_test_clock_edge on page 1773

■ dft_violation on page 1773

■ elements on page 1774

■ head_skew_safe on page 1774

■ instance on page 1775

■ other_clocks on page 1775

■ power_domain on page 1775

■ reg_count on page 1776

■ reorderable on page 1777

■ scan_clock_a on page 1777


```
Design For Test—List
```
January 2019 1525 Product Version 18.1

■ scan_clock_b on page 1777

■ scan_in on page 1778

■ scan_out on page 1778

■ shift_enable on page 1779

■ skew_safe on page 1779

■ tail_clock on page 1779

■ tail_clock_edge on page 1780

■ test_modes on page 1780

■ type on page 1781

■ user_defined_segment on page 1781

**_Test Bus Port Attributes_**

■ design on page 1783

■ dft_hookup_pin on page 1783

■ dft_hookup_polarity on page 1783

■ function on page 1784

■ index on page 1784

■ pin on page 1784

■ wir_reset_value on page 1785

■ wir_signal on page 1785

■ wir_tm_value on page 1785

**_Test Clock Attributes_**

■ at_speed on page 1786

■ atpg_use on page 1787

■ blocking_se on page 1787

■ controllable on page 1788


```
Design For Test—List
```
January 2019 1526 Product Version 18.1

■ dft_hookup_pin on page 1788

■ dft_hookup_polarity on page 1789

■ dft_mask_clk on page 1789

■ dft_misr_clock on page 1790

■ divide_fall on page 1790

■ divide_period on page 1790

■ divide_rise on page 1791

■ domain_se on page 1791

■ fall on page 1792

■ function on page 1792

■ off_state on page 1792

■ period on page 1793

■ rise on page 1793

■ root_source_pins on page 1793

■ root_source_polarity on page 1794

■ sources on page 1794

■ user_defined_signal on page 1794

**_Test Signal Attributes_**

■ active on page 1796

■ atpg_use on page 1797

■ dedicated_pin on page 1798

■ default_shift_enable on page 1798

■ design on page 1798

■ dft_compression_signal on page 1799

■ dft_hookup_pin on page 1799

■ dft_hookup_polarity on page 1800


```
Design For Test—List
```
January 2019 1527 Product Version 18.1

■ divide_fall on page 1801

■ divide_period on page 1801

■ divide_rise on page 1801

■ fall on page 1802

■ function on page 1802

■ has_fanout on page 1803

■ ideal on page 1803

■ index on page 1803

■ lec_value on page 1804

■ master_signal on page 1805

■ period on page 1805

■ pin on page 1805

■ pmbist_use on page 1806

■ rise on page 1807

■ scan_shift on page 1808

■ type on page 1808

■ user_defined_signal on page 1808


```
Design For Test—Root Attributes
```
January 2019 1528 Product Version 18.1

**Root Attributes**

Contain information about all loaded designs. The root object is identified by a forward slash
(/).

➤ To set a root attribute, type

```
set_attribute attribute_name attribute_value /
```
➤ To get a root attribute value, type

```
get_attribute attribute_name /
```
**atpg_license_options**

atpg_license_options _string_

**Read-write** root attribute. Specifies a string of options you want to pass to the et command
when an advanced DFT feature in Genus invokes the Modus software.

Examples of options you might want to pass to the et command are:

For a complete list of the options, refer to the Modus documentation.

**Example**

The following command requests to use Encounter Test 64 bit with the license promotion
feature disabled:

set_attribute atpg_license_options "-64 -nolicpromote" /

```
-architect Use applicable Modus_DFT_Opt licenses first.
-nolicpromote Disable automatic license promotion. Instead, wait for the first
applicable license to free up before proceeding.
-showlic Causes the application(s) invoked to print out what license is
being checked out.
-truetime Use applicable True-Time licenses first.
```

```
Design For Test—Root Attributes
```
January 2019 1529 Product Version 18.1

**Related Information**

Encounter Test Product Requirements for Advanced Features in _Genus Design for Test
Guide for Legacy UI._

**dft_apply_sdc_constraints**

dft_apply_sdc_constraints {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, SDC constraints for DFT constructs are
applied during boundary-scan insertion, scan connection and xor compression without
masking. The SDC constraints are applied when the relevant commands to insert those DFT
constructs are run. The SDC constraints can be written out using the write_sdc command.

**Related Information**

Generating SDC Constraints in DFT in _Genus Design for Test Guide for Legacy UI_

**dft_auto_identify_shift_register**

dft_auto_identify_shift_register {false | true}

_Default:_ false

**Read-write** root attribute. When set to true, automatically identifies functional shift register
segments.

```
Affects these commands: analyze_scan_compressibility
analyze_testability
add_analyzed_test_points
report test_power -atpg option
```
```
Affects these commands: compress_scan_chains
connect_scan_chains
insert_dft boundary_scan
insert_dft compression_logic
insert_dft jtag_macro
```

```
Design For Test—Root Attributes
```
January 2019 1530 Product Version 18.1

**Related Information**

Identifying Shift Registers in the Design in _Genus Design for Test Guide for Legacy UI_

**dft_boundary_cell_module_prefix**

dft_boundary_cell_module_prefix _string_

_Default:_ ""

**Read-write** root attribute. Specifies the prefix for the module names of boundary-scan cells
added during the insertion of the boundary-scan logic.

**Related Information**

Inserting Boundary-Scan Logic in _Genus Design for Test Guide for Legacy UI_

**dft_boundary_scan_timing_mode_name**

dft_boundary_scan_timing_mode_name _string_

_Default:_ DFT_BOUNDARY_SCAN_MODE

**Read-write** root attribute. Specifies the name of the timing mode where the SDC
constraints for the DFT boundary scan mode are stored.

**Related Information**

Generating SDC Constraints in DFT in _Genus Design for Test Guide for Legacy UI_

```
Affects this command: syn_map
```
```
Affects this command: insert_dft boundary_scan
```
```
Affects these commands: insert_dft boundary_scan
```

```
Design For Test—Root Attributes
```
January 2019 1531 Product Version 18.1

**dft_capture_timing_mode_name**

dft_capture_timing_mode_name _string_

_Default:_ DFT_CAPTURE_MODE

**Read-write** root attribute. Specifies the name of the timing mode where the SDC
constraints for the DFT capture mode are stored.

**Related Information**

Generating SDC Constraints in DFT in _Genus Design for Test Guide for Legacy UI_

**dft_clock_waveform_divide_fall**

dft_clock_waveform_divide_fall _integer_

_Default:_ 100

**Read-write** root attribute. Used with the dft_clock_waveform_fall attribute to specify
the time that the falling edge occurs with respect to the beginning of the clock period. The time
is specified as a percentage of the period and is derived by dividing
dft_clock_waveform_fall by dft_clock_waveform_divide_fall.

The attribute value is applied by the define_dft test_clock command in lieu of
specifying the command option divide_fall and is used by all auto-generated test-clocks
defined having run the check_dft_rules command.

**Related Information**

Defining Test Clock Waveforms in _Genus Design for Test Guide for Legacy UI._

**dft_clock_waveform_divide_period**

dft_clock_waveform_divide_period _integer_

_Default:_ 1

**Read-write** root attribute. Used with the dft_clock_waveform_divide attribute to
specify the clock period interval. The clock period is specified in picoseconds and is derived
by dividing dft_clock_waveform_period by
dft_clock_waveform_divide_period. The attribute value is applied by the

```
Affects this command: define_dft test_clock
```

```
Design For Test—Root Attributes
```
January 2019 1532 Product Version 18.1

define_dft test_clock command in lieu of specifying the command option
divide_period and is used by all auto-generated test-clocks defined having run the
check_dft_rules command.

**Related Information**

Defining Test Clock Waveforms in _Genus Design for Test Guide for Legacy UI._

**dft_clock_waveform_divide_rise**

dft_clock_waveform_divide_rise _integer_

_Default:_ 100

**Read-write** root attribute. Used with the dft_clock_waveform_rise attribute to specify
the time that the rising edge occurs with respect to the beginning of the clock period. The time
is specified as a percentage of the period and is derived by dividing
dft_clock_waveform_rise by dft_clock_waveform_divide_rise The attribute
value is applied by the define_dft test_clock command in lieu of specifying the
command option divide_rise and is used by all auto-generated test-clocks defined having
run the check_dft_rules command.

**Related Information**

Defining Test Clock Waveforms in _Genus Design for Test Guide for Legacy UI._

**dft_clock_waveform_fall**

dft_clock_waveform_fall _integer_

_Default:_ 90

**Read-write** root attribute. Used with the dft_clock_waveform_divide_fall to
specify the time that the falling edge occurs with respect to the beginning of the clock period.
The time is specified as a percentage of the period and is derived by dividing
dft_clock_waveform_fall by dft_clock_waveform_divide_fall. The attribute
value is applied by the define_dft test_clock command in lieu of specifying the
command option -fall and is used by all auto-generated test-clocks defined having run the
check_dft_rules command.

```
Affects this command: define_dft test_clock
```
```
Affects this command: define_dft test_clock
```

```
Design For Test—Root Attributes
```
January 2019 1533 Product Version 18.1

**Related Information**

Defining Test Clock Waveforms in _Genus Design for Test Guide for Legacy UI._

**dft_clock_waveform_period**

dft_clock_waveform_period _integer_

_Default:_ 50000

**Read-write** root attribute. Used with the dft_clock_waveform_divide_period
attribute to specify the clock period interval. The clock period is specified in picoseconds and
is derived by dividing dft_clock_waveform_period by
dft_clock_waveform_divide_period.The attribute value is applied by the
define_dft test_clock command in lieu of specifying the command option -period
and is used by all auto-generated test-clocks defined having run the check_dft_rules
command.

**Related Information**

Defining Test Clock Waveforms in _Genus Design for Test Guide for Legacy UI._

**dft_clock_waveform_rise**

dft_clock_waveform_rise _integer_

_Default:_ 50

**Read-write** root attribute. Used with the dft_clock_waveform_divide_rise attribute
to specify the time that the rising edge occurs with respect to the beginning of the clock
period. the clock period interval. The time is specified as a percentage of the period and is
derived by dividing dft_clock_waveform_rise by
dft_clock_waveform_divide_rise.The attribute value is applied by the define_dft
test_clock command in lieu of specifying the command option -rise and is used by all
auto-generated test-clocks defined having run the check_dft_rules command.

```
Affects this command: define_dft test_clock
```
```
Affects this command: define_dft test_clock
```

```
Design For Test—Root Attributes
```
January 2019 1534 Product Version 18.1

**Related Information**

Defining Test Clock Waveforms in _Genus Design for Test Guide for Legacy UI._

**dft_enable_opcg2_0**

dft_enable_opcg2_0 {true | false}

_Default:_ true

**Read-write** root attribute. Controls whether OPCG features 2.0 are enabled. Set this
attribute to false to use the old implementation.

**dft_enable_wir_function_check**

dft_enable_wir_function_check {true | false}

_Default:_ true

**Read-write** root attribute. Controls whether test signals with types other than
compression_enable, spread_enable, wint, wext, select_serial, select_bypass, or custom
should be allowed to be implemented as Wrapper Instruction Register (WIR) bits.

When you disable this check by setting the attribute to false, you are responsible for adding
to the WIR test signals with valid functions and for programming them.

**dft_exclude_tdrc_fail_seg**

dft_exclude_tdrc_fail_seg {false | true}

_Default_ : false

**Read-write** root attribute. When set to true,automatically excludes abstract segments
that fail the DFT rules from scan chain connection.

**Related Information**

```
Affects this command: define_dft test_clock
```
```
Affects this command: connect_scan_chains
```

```
Design For Test—Root Attributes
```
January 2019 1535 Product Version 18.1

**dft_fence_slow_speed_domains**

dft_fence_slow_speed_domains {false | true}

_Default_ : false

**Read-write** root attribute. Controls additon of blocking logic for slow clock domains.

**Related Information**

**dft_generate_atpg_no_testpoint_file**

dft_generate_atpg_no_testpoint_file {auto | auto_plus_user _file_ | user_only _file_
| none | false | true }

_Default_ : auto

**Read-write** root attribute. Controls the automatic generation of the _design_ .noTpfile by the
write_dft_deterministic_test_points and write_dft_lbist_test_points
commands. This file contains a list of subdesigns, instances, nets, and pins that have been
constrained, thus preventing test point insertion on them.

This noTpfile file is passed to Modus via the notpfile keyword of the
analyze_random_resistance and analyze_deterministic_faults commands.

This attribute can have the following values:

**Examples**

set_attribute dft_generate_atpg_no_testpoint_file “user_only user.notp”
set_attribute dft_generate_atpg_no_testpoint_file “auto_plus_user user.notp”

```
Affects this command: connect_scan_chains
```
```
auto Instructs to use the tool-generated noTpfile file for Modus.
auto_plus_user file Instructs to append the user-created noTpfile file to the
tool-generated noTpfile file for use by Modus.
false Equivalent to setting the attribute to none.
none Prevents Genus from generating a noTpfile file.
true Equivalent to setting the attribute to auto.
user_only file Instructs to use the user-created noTpfile file for Modus.
```

```
Design For Test—Root Attributes
```
January 2019 1536 Product Version 18.1

**Related Information**

**dft_identify_internal_test_clocks**

dft_identify_internal_test_clocks {false | true | no_cgic_hier}

_Default_ : false

**Read-write** root attribute. Indicates whether the DFT rule checker must identify the output
pins of multi-input combinational gates and the clock output pins of the clock-gating instances
in the clock path as separate test clocks in the same DFT clock domain as its root-level test
clock.

This attribute can have the following values:

The internal test clocks and their associated combinational logic gates are listed in the report
generated by the report dft_setup command.

**Note:** The internal test clocks are only identified for those multi-input combinational cells that
are mapped to a technology component.

```
Affects these commands: add_analyzed_test_points
```
```
write_dft_deterministic_test_points
write_dft_lbist_test_points
```
```
false Prevents that output pins of multi-input combinational gates and
the clock output pins of the clock-gating instances in the clock
path are identified as separate test clocks.
no_cgic_hier Prevents that the clock output pins of the clock-gating instances
are identified as separate test clocks. However, output pins of
multi-input combinational gates in the clock path are identified.
true Requests to identify both the output pins of multi-input
combinational gates and the clock output pins of the
clock-gating instances in the clock path as separate test clocks.
```

```
Design For Test—Root Attributes
```
January 2019 1537 Product Version 18.1

**Related Information**

Identifying Output Pins of Multi-Input Combinational Gates as Separate Test Clocks in _Genus
Design for Test Guide for Legacy UI._

**dft_identify_non_boundary_shift_registers**

dft_identify_non_boundary_shift_registers {false | true}

_Default_ : true

**Read-write** root attribute. Controls whether the
identify_shift_register_scan_segments command should identify only
non-boundary shift registers.

**Related Information**

**dft_identify_shared_wrapper_cells**

dft_identify_shared_wrapper_cells {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether the IEEE 1500 wrapper analysis code will trace
through the boundary logic to identify the functional flop(s) to be used as the test flop in the
IEEE 1500 shared wrapper cells.

The wrapper analysis is run during synthesis when you set this attribute set to true, or when
you use the identify_shared_wrapper_cells_in_design command. During
mapping, boundary flops will be mapped to scan flops for DFT and will be excluded from
automatic shift-register identification and multi-bit cell merging.

**Related Information**

Identifying Boundary Flops for 1500 Core Wrapping and Multibit-Merging into Shift-Register
Segments in _Genus Design for Test Guide for Legacy UI_

```
Affects this command: check_dft_rules
```
```
Affects this command: identify_shift_register_scan_segments
```
```
Affects these commands: identify_shared_wrapper_cells_in_design
```

```
Design For Test—Root Attributes
```
January 2019 1538 Product Version 18.1

**dft_identify_test_signals**

dft_identify_test_signals {true | false}

_Default_ : true

**Read-write** root attribute. Indicates whether the DFT rule checker can automatically assign
a test mode signal for each top-level pin that is traceable from the async set or reset pin of a
flip-flop. To prevent auto identification, set this attribute to false.

**Related Information**

**dft_identify_top_level_test_clocks**

dft_identify_top_level_test_clocks {true | false}

_Default_ : true

**Read-write** root attribute. Indicates whether the DFT rule checker can automatically assign
a _test clock_ for each top-level clock pin that is traceable from the clock pin of a flip-flop, and
a corresponding _test-clock domain._ To prevent auto identification, set this attribute to
false.

**Related Information**

**dft_identify_xsource_violations_from_timing_models**

dft_identify_xsource_violations_from_timing_models {false | true}

_Default_ : false

**Read-write** root attribute. Indicates whether the DFT rule checker can automatically
identify x-source violations from output pins of timing models. To enable automatic
identification, set this attribute to true.

```
syn_map
```
```
Affects this command: check_dft_rules
```
```
Affects this command: check_dft_rules
```

```
Design For Test—Root Attributes
```
January 2019 1539 Product Version 18.1

**Related Information**

**dft_include_controllable_pins_in_abstract_model**

dft_include_controllable_pins_in_abstract_model {allmodes | none | test_setup}

_Default:_ allmodes

**Read-write** root attribute. Controls how design output pins which are controllable from
design input pins under tied-constant propagation setup and test setup propagation are
written to the native or CTL abstract models. This attribute can have the following values:

```
Affects this command: check_dft_rules -advanced
```
```
allmodes Defines all design-level output signals which can be traced
back to a design-level input signal for both tied-constant
propagation setup run separately from test setup
propagation as DFT controllable by that input signal. If the
output signal cannot be traced back to an input signal and if
the output pin is a constant, the test signal is defined on it.
```
```
Note: Test setup propagation is also referred to as
test_setup.
none Prevents writing out any additional information for
design-level output signals which can be traced back to a
design-level input signal for all propagation analysis modes.
```

```
Design For Test—Root Attributes
```
January 2019 1540 Product Version 18.1

**Examples**

In the following example, the tool can trace back from the teout pin to the tein pin when
tied-constant propagation setup is run separately from test setup propagation. The example
shows how the output of the native abstract model changes with the setting of the attribute.

For the following examples,

■ Consider this netlist snippet:

```
module test (....)
...
assign out = in;
assign constantOutOne = 1’b1;
assign constantOutZero = 1’b0;
assign teout = tein;
...
endmodule
```
■ Assume input signal tein is defined as an active high test signal:

```
define_dft test_mode -active high tein
```
■ Assume the dft_include_test_signal_outputs_in_abstract_model
attribute is set to true.

The following commands show how the output of the native and CTL abstract models change
with the settings of the attribute:

rc-suspend:/> **set_attr dft_include_controllable_pins_in_abstract_model allmodes** /

```
test_setup Defines all design-level output signals which can be traced
back to a design-level input signal under test setup
propagation as DFT controllable by that input signal. If the
output signal cannot be traced back to an input signal
because the output pin is a constant under test_setup, a test
signal is defined for the output pin.
```
```
Note: The
dft_include_test_signal_outputs_in_abstract_model root
attribute (default true) controls the writing of output signals
to the abstract models for outputs signals
```
```
■ whose values are constant under test_setup
propagation
```
```
■ assigned to tied constant values
```
```
Note: Test setup propagation refers to the propagation of
tied-constants, test-mode and shift-enable signals.
```

```
Design For Test—Root Attributes
```
January 2019 1541 Product Version 18.1

Setting attribute of root ’/’: ’dft_include_controllable_pins_in_abstract_model’ =allmodes
rc-suspend:/> write_dft_abstract_model
scan style is muxed_scan
**#Writing out dft_controllable
proc ::dft_controllable_proc { inst } {
set_attribute dft_controllable "$inst/pins_in/in non_inverting" $inst/pins_out/out
set_attribute dft_controllable "$inst/pins_in/tein non_inverting" $inst/pins_out/teout
define_dft test_mode -active low $inst/pins_out/constantOutZero
define_dft test_mode -active high $inst/pins_out/constantOutOne }**

**set_dft_functions_from_proc -subdesign sub -function dft_controllable_proc**

# writing abstract model for 1 scan chain

define_dft abstract_segment -module sub \
-name sub_AutoChain_1 \
-sdi DFT_sdi_1 -sdo DFT_sdo_1 \
-shift_enable_port shift -active high \
-test_mode_port tein -test_mode_active high \
-test_mode_port reset -test_mode_active low \
-clock_port clk -rise \
-tail_clock_port clk -tail_edge_rise \
-length 4

rc-suspend:/> write_dft_abstract_model -ctl
scan style is muxed_scan
Writing out abstraction information in CTL format
...
Environment "sub" {
CTLMode Internal_scan {
TestMode InternalTest;
DomainReferences {
SignalGroups Internal_scan ;
ScanStructures Internal_scan ;
Procedures Internal_scan ;
MacroDefs Internal_scan ;
}
...
...
**"out" {
IsConnected Out {
Signal "in";
}
}
"teout" {
IsConnected Out {
Signal "tein";
}
}
"constantOutZero" {
DataType Constant {
ActiveState ExpectLow;
}
}
"constantOutOne" {
DataType Constant {
ActiveState ExpectHigh;
}**
}
}
}
}

rc-suspend:/> **set_attr dft_include_controllable_pins_in_abstract_model none /**
Setting attribute of root ’/’: ’dft_include_controllable_pins_in_abstract_model’ = none
rc-suspend:/> write_dft_abstract_model
scan style is muxed_scan


```
Design For Test—Root Attributes
```
January 2019 1542 Product Version 18.1

# writing abstract model for 1 scan chain

define_dft abstract_segment -module sub \
-name sub_AutoChain_1 \
-sdi DFT_sdi_1 -sdo DFT_sdo_1 \
-shift_enable_port shift -active high \
-test_mode_port tein -test_mode_active high \
-test_mode_port reset -test_mode_active low \
-clock_port clk -rise \
-tail_clock_port clk -tail_edge_rise \
-length 4

rc-suspend:/> **set_attr dft_include_controllable_pins_in_abstract_model test_setup /**
Setting attribute of root ’/’: ’dft_include_controllable_pins_in_abstract_model’
= test_setup
rc-suspend:/> write_dft_abstract_model
scan style is muxed_scan
**#Writing out dft_controllable
proc ::dft_controllable_proc { inst } {
define_dft test_mode -active high $inst/pins_out/teout
define_dft test_mode -active low $inst/pins_out/constantOutZero
define_dft test_mode -active high $inst/pins_out/constantOutOne
set_attribute dft_controllable "$inst/pins_in/in non_inverting" $inst/pins_out/out }**

**set_dft_functions_from_proc -subdesign sub -function dft_controllable_proc**

# writing abstract model for 1 scan chain

define_dft abstract_segment -module sub \
-name sub_AutoChain_1 \
-sdi DFT_sdi_1 -sdo DFT_sdo_1 \
-shift_enable_port shift -active high \
-test_mode_port tein -test_mode_active high \
-test_mode_port reset -test_mode_active low \
-clock_port clk -rise \
-tail_clock_port clk -tail_edge_rise \
-length 4

rc-suspend:/> write_dft_abstract_model -ctl
scan style is muxed_scan
Writing out abstraction information in CTL format
...
Environment "sub" {
CTLMode Internal_scan {
TestMode InternalTest;
DomainReferences {
SignalGroups Internal_scan ;
ScanStructures Internal_scan ;
Procedures Internal_scan ;
MacroDefs Internal_scan ;
}
...
...
**"out" {
IsConnected Out {
Signal "in";
}
}
"teout" {
DataType Constant {
ActiveState ExpectHigh;
}
}
"constantOutZero" {**


```
Design For Test—Root Attributes
```
January 2019 1543 Product Version 18.1

**DataType Constant {
ActiveState ExpectLow;
}
}
"constantOutOne" {
DataType Constant {
ActiveState ExpectHigh;
}**
}
}
}
}

**Related Information**

Creating a Scan Abstract Model in _Genus Design for Test Guide for Legacy UI._

**dft_include_test_signal_outputs_in_abstract_model**

dft_include_test_signal_outputs_in_abstract_model {true | false}

_Default_ : true

**Read-write** root attribute. Enables writing output signals whose values are constant in test
setup, and output signals assigned to tied constant values, as test mode signals in the native
abstract model and as constants in the CTL abstract models.

**Examples**

For the following examples,

■ Consider this netlist snippet:

```
module test (....)
...
assign out = in;
assign constantOutOne = 1’b1;
assign constantOutZero = 1’b0;
assign teout = tein;
...
endmodule
```
■ Assume input signal tein is defined as an active high test signal:

```
define_dft test_mode -active high tein
```
■ Assume the dft_include_controllable_pins_in_abstract_model attribute is
set to allmodes.

```
Affects this command: write_dft_abstract_model
Affected by this attribute: dft_include_test_signal_outputs_in_abstract_model on
page 1543
```

```
Design For Test—Root Attributes
```
January 2019 1544 Product Version 18.1

The following commands show how the output of the native and CTL abstract models change
with the settings of the attribute:

rc-suspend:/> **set_attr dft_include_test_signal_outputs_in_abstract_model true /**
Setting attribute of root ’/’: ’dft_include_test_signal_outputs_in_abstract_model’ = true
rc-suspend:/> write_dft_abstract_model
scan style is muxed_scan
#Writing out dft_controllable
proc ::dft_controllable_proc { inst } {
set_attribute dft_controllable "$inst/pins_in/in non_inverting" $inst/pins_out/out
set_attribute dft_controllable "$inst/pins_in/tein non_inverting" $inst/pins_out/teout
**define_dft test_mode -active low $inst/pins_out/constantOutZero
define_dft test_mode -active high $inst/pins_out/constantOutOne**
}

set_dft_functions_from_proc -subdesign sub -function dft_controllable_proc

# writing abstract model for 1 scan chain

define_dft abstract_segment -module sub \
-name sub_AutoChain_1 \
-sdi DFT_sdi_1 -sdo DFT_sdo_1 \
-shift_enable_port shift -active high \
-test_mode_port tein -test_mode_active high \
-test_mode_port reset -test_mode_active low \
-clock_port clk -rise \
-tail_clock_port clk -tail_edge_rise \
-length 4

rc-suspend:/> write_dft_abstract_model -ctl
scan style is muxed_scan
Writing out abstraction information in CTL format
...
Environment "sub" {
CTLMode Internal_scan {
TestMode InternalTest;
DomainReferences {
SignalGroups Internal_scan ;
ScanStructures Internal_scan ;
Procedures Internal_scan ;
MacroDefs Internal_scan ;
}
...
...
"out" {
IsConnected Out {
Signal "in";
}
}
"teout" {
IsConnected Out {
Signal "tein";
}
}
**"constantOutZero" {
DataType Constant {
ActiveState ExpectLow;
}
}
"constantOutOne" {
DataType Constant {
ActiveState ExpectHigh;
}**
}
}
}
}


```
Design For Test—Root Attributes
```
January 2019 1545 Product Version 18.1

rc-suspend:/> **set_attr dft_include_test_signal_outputs_in_abstract_model false /**
Setting attribute of root ’/’: ’dft_include_test_signal_outputs_in_abstract_model’ = false

rc-suspend:/> write_dft_abstract_model
scan style is muxed_scan
#Writing out dft_controllable
proc ::dft_controllable_proc { inst } {
set_attribute dft_controllable "$inst/pins_in/in non_inverting" $inst/pins_out/out
set_attribute dft_controllable "$inst/pins_in/tein non_inverting" $inst/pins_out/teout
}

set_dft_functions_from_proc -subdesign sub -function dft_controllable_proc

# writing abstract model for 1 scan chain

```
define_dft abstract_segment -module sub \
-name sub_AutoChain_1 \
-sdi DFT_sdi_1 -sdo DFT_sdo_1 \
-shift_enable_port shift -active high \
-test_mode_port tein -test_mode_active high \
-test_mode_port reset -test_mode_active low \
-clock_port clk -rise \
-tail_clock_port clk -tail_edge_rise \
-length 4
```
rc-suspend:/> write_dft_abstract_model -ctl
scan style is muxed_scan
Writing out abstraction information in CTL format
...
Environment "sub" {
CTLMode Internal_scan {
TestMode InternalTest;
DomainReferences {
SignalGroups Internal_scan ;
ScanStructures Internal_scan ;
Procedures Internal_scan ;
MacroDefs Internal_scan ;
}
...
...‘pf
"out" {
IsConnected Out {
Signal "in";
}
}
"teout" {
IsConnected Out {
Signal "tein";
}
}
}
}

**Related Information**

Creating a Scan Abstract Model in _Genus Design for Test Guide for Legacy UI._

```
Affects this command: write_dft_abstract_model
Affects this attribute: dft_include_controllable_pins_in_abstract_model on
page 1539
```

```
Design For Test—Root Attributes
```
January 2019 1546 Product Version 18.1

**dft_jtag_instance_name**

dft_jtag_instance_name _string_

_Default_ : JTAG_MODULE

**Read-write** root attribute. Specifies the instance name of the JTAG macro.

**Related Information**

Inserting Boundary-Scan Logic in _Genus Design for Test Guide for Legacy UI_

**dft_jtag_module_name**

dft_jtag_module_name _string_

_Default_ : JTAG_MACRO

**Read-write** root attribute. Specifies the module (or subdesign) name of the JTAG macro.

**Related Information**

Inserting Boundary-Scan Logic in _Genus Design for Test Guide for Legacy UI_

**dft_lbist_capture_timing_mode_name**

dft_lbist_capture_timing_mode_name _string_

_Default:_ DFT_LBIST_CAPTURE_MODE

**Read-write** root attribute. Specifies the LBIST capture timing mode name.

```
Affects these commands: insert_dft boundary_scan
insert_dft jtag_macro
```
```
Affects these commands: insert_dft boundary_scan
insert_dft jtag_macro
```

```
Design For Test—Root Attributes
```
January 2019 1547 Product Version 18.1

**Related Information**

Generating SDC Constraints in DFT in _Genus Design for Test Guide for Legacy UI_

**dft_lbist_shift_timing_mode_name**

dft_lbist_shift_timing_mode_name _string_

_Default:_ DFT_LBIST_SHIFT_MODE

**Read-write** root attribute. Specifies the LBIST shift timing mode name.

**Related Information**

Generating SDC Constraints in DFT in _Genus Design for Test Guide for Legacy UI_

**dft_modedef_internal**

dft_modedef_internal {false | true}

_Default_ : false

**Read-write** root attribute. Specifies to use the INTERNAL version of Modus’ MODEDEF files.
These files should be used when the functional pins of the chip will not be tester contacted.

**Related Information**

**dft_modus_version**

dft_modus_version _version_

_Default_ : 18.1

**Read-write** root attribute. Specifies the Modus version for which to generate pinassign files.

```
Affects this command: insert_dft logic_bist
```
```
Affects this command: insert_dft logic_bist
```
```
Affects these commands: analyze_testability
write_et_atpg
```

```
Design For Test—Root Attributes
```
January 2019 1548 Product Version 18.1

**Related Information**

**dft_opcg_block_input_to_flop_paths**

dft_opcg_block_input_to_flop_paths {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether to the block input ports to the flop paths.

When you perform synthesis on a block In a bottom-up test synthesis flow, and you apply test
clocks to the block that are generated by OPCG domain macros located outside the block,
you must set this attribute to true. In this case, the input data is typically coming from a
different clock domain. When this attribute is enabled, the tool propagates unknown clocks
from the primary inputs that are not defined as test clocks.

When you process the top level in test synthesis flow with OPCG logic insertion, the input
data typically comes from the tester, which is static. In that case, blocking is not required on
the sink of an input port to the flop path.

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

**dft_opcg_domain_blocking**

dft_opcg_domain_blocking {false | true}

_Default_ : false

**Read-write** root attribute. Enables OPCG domain blocking.

```
Affects these commands: analyze_testability
```
```
write_atpg
write_et_lbist
```
```
Affects this command: connect_scan_chains
Affected by this attribute: dft_opcg_asserted_domain on page 1617
```

```
Design For Test—Root Attributes
```
January 2019 1549 Product Version 18.1

**Related Information**

**dft_opcg_timing_mode_name**

dft_opcg_timing_mode_name _string_

_Default:_ DFT_OPCG_MODE

**Read-write** root attribute. Specifies the OPCG timing mode name.

**Related Information**

Generating SDC Constraints in DFT in _Genus Design for Test Guide for Legacy UI_

**dft_pmbist_jtag_timing_mode_name**

dft_pmbist_jtag_timing_mode_name _string_

_Default:_ DFT_PMBIST_JTAG_MODE

**Read-write** root attribute. Specifies the PMBIST jtag timing mode name.

**Related Information**

Generating SDC Constraints in DFT in _Genus Design for Test Guide for Legacy UI_

```
Affects this command: insert_dft opcg
```
```
Related command: define_dft opcg_domain
```
```
Affects this command: insert_dft opcg
```
```
Affects these commands: insert_dft boundary_scan
insert_dft jtag_macro
insert_dft pmbist
```

```
Design For Test—Root Attributes
```
January 2019 1550 Product Version 18.1

**dft_pmbist_mda_timing_mode_name**

dft_pmbist_mda_timing_mode_name _string_

_Default:_ DFT_PMBIST_MDA_MODE

**Read-write** root attribute. Specifies the PMBIST mda timing mode name.

**Related Information**

Generating SDC Constraints in DFT in _Genus Design for Test Guide for Legacy UI_

**dft_prefix**

dft_prefix _string_

_Default_ : DFT_

**Read-write** root attribute. Specifies the prefix for instances of added control logic, and the
base names for any scan-data input, scan-data output, shift-enable, scan_clock_a and
scan_clock_b ports or ports for compression test signals created during test synthesis.

The base names are _prefix_ SDI_, _prefix_ SDO_, _prefixSEN_, prefixsclk_a_ _ or
_prefix_ sclk_b_, _prefix_ compression_enable, _prefix_ spreader, _prefixmask_load_ ,
_prefix_ mask_enable, _prefix_ mask_sdi, _prefix_ mask_sdo (depending on the pin type).

**Related Information**

Controlling Naming of Scan Chains in _Genus Design for Test Guide for Legacy UI._

Controlling Naming of Scan Data Ports in _Genus Design for Test Guide for Legacy UI._

```
Affects this command: insert_dft pmbist
```
```
Affects these commands: compress_scan_chains
connect_scan_chains
define_dft scan_chain
```

```
Design For Test—Root Attributes
```
January 2019 1551 Product Version 18.1

**dft_propagate_test_signals_from_hookup_pins_only**

dft_propagate_test_signals_from_hookup_pins_only {false | true}

_Default_ : false

**Read-write** root attribute. Controls constant propagation from the pin specified by a test
signal’s pin attribute. Set this attribute to true to disable constant propagation from the pin
specified by the pin test_signal attribute.

**Related Information**

**dft_report_empty_test_clocks**

dft_report_empty_test_clocks {false | true}

_Default_ : false

**Read-write** root attribute. Determines whether the DFT rule checker and the report
dft_setup command should report information on test clocks and their edges that do not
drive any registers. By default, this information is not reported.

**Related Information**

```
Affects this command: check_dft_rules
Related constraints: define dft shift_enable
define dft test_mode
```
```
Affects these commands: check_dft_rules
report dft_setup
```

```
Design For Test—Root Attributes
```
January 2019 1552 Product Version 18.1

**dft_rtl_insertion**

dft_rtl_insertion { false | true }

_Default:_ false

**Read-write** root attribute. Enables a DFT RTL insertion flow. When set to true, the
user-supplied RTL files will be updated with the RTL constructs for the inserted JTAG macro
and MBIST structures using the write_dft_rtl_model command.

**Related Information**

Inserting Programmable MBIST Logic in _Genus PMBIST Guide for Legacy UI_

**dft_scan_style**

dft_scan_style {muxed_scan | clocked_lssd_scan}

_Default_ : muxed_scan

**Read-write** root attribute. Specifies the scan style for all designs read in. This attribute can
have the following values:

Set the appropriate scan style before running check_dft_rules since the DFT rules vary
with different scan styles. If no scan style is set, the tool assumes muxed_scan style.

**Related Information**

Setting Up for Test in _Genus Design for Test Guide for Legacy UI._

```
Affects these commands insert_dft jtag_macro
insert_dft pmbist
```
```
clocked_lssd_scan Selects the clocked LSSD scan style
muxed_scan Selects the muxed scan style
```
```
Affects these commands: check_dft_rules
connect_scan_chains
report dft_registers
Affects this command: syn_map
```

```
Design For Test—Root Attributes
```
January 2019 1553 Product Version 18.1

**dft_scanbit_waveform_analysis**

dft_scanbit_waveform_analysis {false | true}

_Default_ : false

**Read-write** root attribute. When set to true, additional analysis of the test clock
waveforms is performed to determine if a non-scan flop in an analyzed preserved segment or
analyzed scan chain is a scan-bit or a lockup flop.

**Note:** To determine whether a non-scan flop is a scan-bit or lockup flop, the registers of the
scan chain segment must pass the DFT rule checks.

**Related Information**

Analyzing Chains in a Scan-Connected Netlist in _Genus Design for Test Guide for Legacy
UI_

**dft_sdc_input_port_delay**

dft_sdc_input_port_delay _float_

_Default_ : 0.0

**Read-write** root attribute. Specifies the I/O delay (in ps) to be applied through the
set_input_delay command on all DFT-related input ports when DFT SDC generation is
enabled.

**dft_sdc_output_port_delay**

dft_sdc_output_port_delay _float_

_Default_ : 0.0

**Read-write** root attribute. Specifies the I/O delay (in ps) to be applied through the
set_output_delay command on all DFT-related output ports when DFT SDC generation
is enabled.

```
Affects these commands: define_dft preserved_segment -analyze
define_dft scan_chain -analyze
```

```
Design For Test—Root Attributes
```
January 2019 1554 Product Version 18.1

**dft_shared_wrapper_through**

dft_shared_wrapper_through {buffers | inverters_and_buffers | combinational}

**Read-write** root attribute. Specifies whether the 1500 wrapper analysis code will trace
through the boundary logic to identify the functional flop(s) to be used as the test flop in the
IEEE 1500 shared wrapper cells. This attribute can have the following values:

Before running the 1500 wrapper analysis you must specify the value that is appropriate for
your flow.

**Related Information**

Identifying Boundary Flops for 1500 Core Wrapping and Multibit-Merging into Shift-Register
Segments in _Genus Design for Test Guide for Legacy UI_

```
buffers Identifies a functional flop as the boundary flop if it is
mapped to a scan flop for DFT and is directly connected
to the core pin through a series of buffers.
combinational Identifies a functional flop as the boundary flop if it is
mapped to a scan flop for DFT and is directly connected
to the core pin through complex combinational logic.
inverters_and_buffers Identifies a functional flop as the boundary flop if it is
mapped to a scan flop for DFT and is directly connected
to the core pin through a series of inverters and buffers.
```
```
Affects this attribute: dft_shared_wrapper_flop on page 1588
```

```
Design For Test—Root Attributes
```
January 2019 1555 Product Version 18.1

**dft_shift_register_identification_mode**

dft_shift_register_identification_mode {test_setup_shiftenable | test_setup
| logical_only | testmode_only | testmode_shiftenable}

_Default_ : test_setup_shiftenable

**Read-write** root attribute. Controls propagation of constants and test signals when
identifying shift registers (during mapping). This attribute can have the following values:

**Related Information**

Automatically Identifying Shift Registers in _Genus Design for Test Guide for Legacy UI._

**dft_shift_register_max_length**

dft_shift_register_max_length _integer_

_Default_ : inf

**Read-write** root attribute. Specifies the maximum sequential length of the shift register for
auto-identification.

```
logical_only Does not perform any constant value propagation.
test_setup Propagates constant values and test signal values.
test_setup_shiftenable Propagates logical constants, test-mode and shift-enable
signal values.
testmode_only Propagates test-mode signal values only.
testmode_shiftenable Propagates test-mode and shift-enable signal values.
```
```
Affects these commands: identify_shift_register_scan_segments
Affects this command: syn_map
Affected by this attribute: dft_auto_identify_shift_register on page 1529
```

```
Design For Test—Root Attributes
```
January 2019 1556 Product Version 18.1

**Related Information**

Identifying Shift Registers in the Design in _Genus Design for Test Guide for Legacy UI_

**dft_shift_register_min_length**

dft_shift_register_min_length _integer_

_Default_ : 2

**Read-write** root attribute. Specifies the minimum sequential length of the shift register for
auto-identification.

**Related Information**

Identifying Shift Registers in the Design in _Genus Design for Test Guide for Legacy UI_

**dft_shift_timing_mode_name**

dft_shift_timing_mode_name _string_

_Default_ : DFT_SHIFT_MODE

**Read-write** root attribute. Specifies the name of the timing mode where the SDC
constraints for the DFT shift mode are stored.

**Related Information**

Generating SDC Constraints in DFT in _Genus Design for Test Guide for Legacy UI_

```
Affects this command: syn_map
Affected by this attribute: dft_auto_identify_shift_register on page 1529
```
```
Affects this command: syn_map
Affected by this attribute: dft_auto_identify_shift_register on page 1529
```

```
Design For Test—Root Attributes
```
January 2019 1557 Product Version 18.1

**dft_true_time_flow**

dft_true_time_flow {false | true}

_Default_ : false

**Read-write** root attribute. Controls generation of the Encounter Test true time use model
script which allows access to all flows supported by the true time script.

**Related Information**

Creating an Interface File for ATPG Tool in _Genus Design for Test Guide for Legacy UI._

**dft_wait_for_license**

dft_wait_for_license {false | true}

_Default_ : false

**Read-write** root attribute. Specifies that DFT commands which require a Modus license,
wait for a license to become available. By default, the command will fail if the required license
is not available..

**Note:** The time that a command can wait for a license is controlled by the value of the -wait
option of the genus command.

**non_dft_timing_mode_name**

non_dft_timing_mode_name _string_

_Default_ : NON_DFT_MODE

**Read-write** root attribute. Specifies the name of the timing mode where the SDC
constraints for the Non-DFT mode are stored.

**Related Information**

Generating SDC Constraints in DFT in _Genus Design for Test Guide for Legacy UI_

```
Affects this command: write_et_atpg
```

```
Design For Test—Root Attributes
```
January 2019 1558 Product Version 18.1

**pmbist_enable_multiple_views**

pmbist_enable_multiple_views {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether more than one view of a memory can be
specified as a target for PMBIST.

When set to true, a _logical wrapper_ and either a _memory wrapper_ or a memory module
can be the two different views of a given memory that must be included in a common target
group within the configuration file for PMBIST insertion to allow both views to be tested by
PMBIST.

**Related Information**

Inserting Programmable MBIST Logic in _Genus PMBIST Guide for Legacy UI_

**unmap_scan_flops**

unmap_scan_flops {false | not_mapped_for_dft | true}

_Default_ : false

**Read-write** root attribute. Controls the selective unmapping and remapping of scan
flip-flops during synthesis. (During synthesis optimization, a mapped instance can be
unmapped to generic logic and then be remapped to a cell from one of the technology
libraries.) This attribute can have the following values:

```
Affects this command: insert_dft pmbist
```
```
false Prevents unmapping of scan flip-flops. However, during
optimization a scan register instance can still be replaced by a
different library cell to meet synthesis constraints. Using this
setting, you can retain the scan chain connectivity while still
allowing optimization of the scan registers.
not_mapped_for_dft Allows unmapping and remapping of scan flip-flops that were
not mapped for DFT.
true Allows unmapping of all scan flip-flops. This implies that during
optimization the flip-flops can loose their scan connectivity.
Therefore, you must run the connect_scan_chains
command to recreate any scan chains in the design.
```

```
Design For Test—Root Attributes
```
January 2019 1559 Product Version 18.1

**Related Information**

Controlling Unmapping of Scan Flip-Flops in _Genus Design for Test Guide for Legacy UI._

```
Affects this command: syn_generic
```

```
Design For Test—Design Attributes
```
January 2019 1560 Product Version 18.1

**Design Attributes**

Contain information about the specified design.

➤ To set a design attribute, type

```
set_attribute attribute_name attribute_value /designs/ design
or
set_attribute attribute_name attribute_value [find /des* -design name ]
```
➤ To get a design attribute value, type

```
get_attribute attribute_name design
```
**actual_scan_chains**

actual_scan_chains _list_of_actual_scan_chains_

**Read-only** design attribute. Returns a list of all actual_scan_chain objects in the design.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**actual_scan_segments**

actual_scan_segments _list_of_actual_scan_segments_

**Read-only** design attribute. Returns a list of all actual_scan_segment objects in the
design. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the ls command by default.

**boundary_scan**

boundary_scan list_of _jtag_instruction_registers_

**Read-only** design attribute. Returns a list of all jtag_instruction_register objects in the
design. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the ls command by default.


```
Design For Test—Design Attributes
```
January 2019 1561 Product Version 18.1

**boundary_scan_segments**

boundary_scan_segments list_of _boundary_scan_segments_

**Read-only** design attribute. Returns a list of all boundary_scan_segment objects in the
design. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the ls command by default.

**boundary_type**

boundary_type {IEEE_11491 | IEEE_11496}

_Default:_ none

**Read-write** design attribute. Specifies either an IEEE 1149.1 or IEEE 1149.6 IEEE
boundary-scan architecture.

This attribute can have the following values:

**Related Information**

Inserting Boundary-Scan Logic in _Genus Design for Test Guide for Legacy UI_

```
IEEE_11491 Specifies an IEEE 1149.1 JTAG_Macro and boundary-scan architecture
IEEE_11496 Specifies an IEEE 1149.6 JTAG_Macro and boundary-scan architecture.
```
```
Affects these commands: insert_dft boundary_scan
insert_dft jtag_macro
```

```
Design For Test—Design Attributes
```
January 2019 1562 Product Version 18.1

**dft_boundary_scan_exists**

dft_boundary_scan_exists {false | true}

_Default:_ false

**Read-write** design attribute. Indicates whether boundary-scan logic was inserted into the
design.

**Related Information**

Inserting a JTAG Macro in _Genus Design for Test Guide for Legacy UI_

Inserting Boundary-Scan Logic in _Genus Design for Test Guide for Legacy UI_

**dft_clock_edge_for_head_of_scan_chains**

dft_clock_edge_for_head_of_scan_chains {"" | leading}

_Default:_ ""

**Read-write** design attribute. Specifies the triggering edge of the first element of the actual
scan chains to build.

If the triggering edge of the first element of an actual scan chain does not match the value
specified for this attribute, the tool inserts a lockup flop at the beginning of the actual scan
chain. This lockup flop will be driven by the same clock that drives the first element in the
chain and will be triggered by the clock edge specified with this attribute.

For RTZ clock waveforms, leading edge refers to the rising edge.

For RT1 clock waveforms, leading edge refers to the falling edge.

This attribute can have the following values:

```
Set by this command: insert_dft boundary_scan
Affects this command: insert_dft boundary_scan
```
```
"" Does not insert a lockup flop at the head of any actual scan
chain.
leading Inserts a leading edge-triggered lockup flop at the head of all
actual scan chains for which the first element is not leading
edge-triggered.
```

```
Design For Test—Design Attributes
```
January 2019 1563 Product Version 18.1

**Related Information**

Connecting the Scan Chains in _Genus Design for Test Guide for Legacy UI._

**dft_clock_edge_for_tail_of_scan_chains**

dft_clock_edge_for_tail_of_scan_chains {"" | leading | trailing}

_Default:_ ""

**Read-write** design attribute. Specifies the triggering edge of the last element of the actual
scan chains to be built.

If the triggering edge of the last element of an actual scan chain does not match the value
specified for this attribute, the tool inserts a lockup element (flop or latch) at the end of the
actual scan chain. This lockup element will be driven by the same clock that drives the last
element in the chain and will be triggered by the clock edge specified with this attribute.

For RTZ clock waveforms, leading refers to the rising edge and trailing to the falling edge.

For RT1 clock waveforms, leading refers to the falling edge and trailing to the rising edge.

This attribute can have the following values:

```
Affects these commands: connect_scan_chains
write_dft_abstract_model
Related attributes: dft_clock_edge_for_tail_of_scan_chains on page 1563
dft_lockup_element_type_for_tail_of_scan_chains on
page 1569
```
```
"" Does not insert a lockup element at the end of an actual scan
chain, unless the chain is built from a user-defined chain that is
defined with the -terminal_lockup option.
leading Inserts a leading edge-triggered lockup element at the end of all
actual scan chains for which the last element is not leading
edge-triggered.
trailing Inserts a trailing edge-triggered lockup element at the end of all
actual scan chains for which the last element is not trailing
edge-triggered.
```

```
Design For Test—Design Attributes
```
January 2019 1564 Product Version 18.1

**Related Information**

Connecting the Scan Chains in _Genus Design for Test Guide for Legacy UI._

**dft_configuration_modes**

dft_configuration_modes _list_of_dft_configuration_modes_

**Read-only** design attribute. Returns a list of all dft_configuration_mode objects in the
design. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the ls command by default.

**dft_connect_scan_data_pins_during_mapping**

dft_connect_scan_data_pins_during_mapping {loopback | floating | ground | high}

_Default_ : loopback

**Read-write** design attribute. Starting from RTL, this attribute controls the connections of
the scan-data pins during an initial synthesis run (syn_map), when mapping generic flops to
their scan-equivalent flops.

Starting from a gate-level netlist, this attribute controls the connections of the scan-data pins
during an incremental synthesis run (syn_opt), when remapping non-scan flops to their
scan-equivalent flops.

This attribute can have the following values:

```
Affects these commands: connect_scan_chains
write_dft_abstract_model
Related attributes: dft_clock_edge_for_head_of_scan_chains on
page 1562
dft_lockup_element_type_for_tail_of_scan_chains on
page 1569
```
```
floating Leaves the scan-data input pins of the scan flops unconnected.
```
```
ground Connects the scan-data input pins of the scan flops to logic 0. If
available, a logic 0 net or equivalent library cell is used.
Otherwise a constant (1’b0) is used.
```

```
Design For Test—Design Attributes
```
January 2019 1565 Product Version 18.1

The recommended use model is to use loopback mode. This approach emulates a single
standard load seen by the timing engine during synthesis. This load emulates the additional
resistance and capacitance on the network, when the scan chains are subsequently
connected in the circuit using the connect_scan_chains command.

**Note:** Connection of the shift-enable pins is controlled by the
dft_connect_shift_enable_during_mapping attribute.

**Related Information**

Controlling Connection of Scan Data and Shift-Enable Pins in _Genus Design for Test
Guide for Legacy UI._

**dft_connect_shift_enable_during_mapping**

dft_connect_shift_enable_during_mapping {tie_off | floating}

_Default_ : tie_off

**Read-write** design attribute. Controls the connection of the following pins during an initial
synthesis run (syn_map), when mapping generic flops to their scan-equivalent flops:

■ Shift-enable pins of the scan flip-flops (when using the muxed scan style)

■ Scan clock pins of the scan flip-flops (when using the clocked LSSD scan style)

This attribute can have the following values:

```
high Connects the scan-data input pins of the scan flops to logic 1. If
available, a logic 1 net or equivalent library cell is used.
Otherwise a constant (1’b1) is used.
loopback Connects a scan-data output pin of the scan flops to its own
scan-data input pin, emulating the loading effect on the
scan-data output without connecting the chain.
```
```
Affects this command: syn_map
Related attribute: dft_scan_map_mode on page 1571
```
```
floating Shift-enable (scan clock) pins are left unconnected.
tie_off Shift-enable (scan clock) pins are connected to their off state
(tied-to a low for active high enables, tied-to a high for active low
enables).
```

```
Design For Test—Design Attributes
```
January 2019 1566 Product Version 18.1

**Related Information**

Controlling Connection of Scan Data and Shift-Enable Pins in _Genus Design for Test
Guide for Legacy UI._

**dft_core_max_pipe_depth**

dft_core_max_pipe_depth _integer_

**Read-write** design attribute. Specifies the maximum pipeline depth of a core.

This attribute affects the hierarchical test IEEE P 1687 flow.

When the attribute is set to _n_ , the following line will be added to the Modus pin assign file:

coremaxpipedepth= _n_

**Related Information**

**dft_dont_scan**

dft_dont_scan {inherited | true | false}

_Default_ : inherited

**Read-write** design attribute. Controls scan replacement—for the purposes of test—of
flip-flops in the specified design. This attribute can have the following values:

You must set this attribute prior to running the check_dft_rules command.

```
Affects this command: syn_map
Related attribute: dft_scan_map_mode on page 1571
```
```
Affects this command: write_et_atpg
```
```
false Allows scan replacement of the design.
inherited Allows scan replacement of the design.
```
```
Note: At the design level, the inherited value has the same
meaning as false.
```
```
true Prevents scan replacement of the design.
```

```
Design For Test—Design Attributes
```
January 2019 1567 Product Version 18.1

**Related Information**

Marking Objects not to be Mapped to Scan Flip-Flops in _Genus Design for Test Guide for
Legacy UI._

**dft_jtag_macro_exists**

dft_jtag_macro_exists {true | false}

_Default:_ false

**Read-write** design attribute. Indicates whether an existing JTAG_Macro has been
acknowledged as the master TAP controller in the design, or if a new JTAG_Macro has been
inserted into the design.

**Related Information**

Inserting Boundary-Scan Logic in _Genus Design for Test Guide for Legacy UI_

Inserting a JTAG Macro in _Genus Design for Test Guide for Legacy UI_

**dft_locations_for_shared_wrapper_processing**

dft_locations_for_shared_wrapper_processing _list_of_ports_

**Read-write** design attribute. Specifies the ports for which shared wrapper flops must be
identified. If not set, then every port in the design will be processed.

```
Affects these commands: check_dft_rules
connect_scan_chains
syn_map
Related attributes: (instance) dft_dont_scan on page 1584
(scan_segment) dft_dont_scan on page 1770
(subdesign) dft_dont_scan on page 1608
```
```
Affects these commands: insert_dft boundary_scan
insert_dft jtag_macro
```

```
Design For Test—Design Attributes
```
January 2019 1568 Product Version 18.1

**Related Information**

**dft_lockup_element_type**

dft_lockup_element_type {preferred_level_sensitive | preferred_edge_sensitive
| edge_sensitive | level_sensitive}

_Default_ : preferred_level_sensitive

**Read-write** design attribute. Controls the type of component to be used as lockup element
when combining scan flops triggered by different clocks, or different edges of a test clock in
the same chain.This attribute can have the following values:

**Note:** This attribute applies only to the muxed scan style.

**Related Information**

Controlling the Type of Lockup Elements in _Genus Design for Test Guide for Legacy UI._

```
Affects this command: identify_shared_wrapper_cells_in_design
```
```
edge_sensitive Requests to insert an edge-sensitive component
(D-flop).
```
```
Note: This could cause skew problems.
level_sensitive Requests to insert a level-sensitive component (latch).
```
```
Note: This could cause skew problems.
preferred_edge_sensitive Requests to insert lockup flops where possible, but
latches when required to avoid skew concerns between
the different test clocks.
preferred_level_sensitive Requests to insert lockup latches where possible, but
flops when required to avoid skew concerns between the
different test clocks.
```
```
Affects this command: connect_scan_chains
```
```
Related attribute: dft_mix_clock_edges_in_scan_chains on page 1570
```

```
Design For Test—Design Attributes
```
January 2019 1569 Product Version 18.1

**dft_lockup_element_type_for_tail_of_scan_chains**

dft_lockup_element_type_for_tail_of_scan_chains {level_sensitive |
edge_sensitive}

_Default:_ level_sensitive

**Read-write** design attribute. Specifies the lockup element type to be added at the end of
actual scan chains when the dft_clock_edge_for_tail_of_scan_chains attribute is
set to a non null value. This attribute has no effect when the
dft_clock_edge_for_tail_of_scan_chains is not set.

For actual scan chains derived from user-defined scan chains defined with the
-terminal_lockup option, the lockup element type specified with the
-terminal_lockup option will override the lockup element type specified with this attribute.

This attribute can have the following values:

**Related Information**

Connecting the Scan Chains in _Genus Design for Test Guide for Legacy UI._

**dft_max_length_of_scan_chains**

ccdft_max_length_of_scan_chains _integer_

_Default_ : no_value

**Read-write** design attribute. Specifies the maximum length of any scan chain. If necessary,
the test synthesis engine creates additional scan chains to keep each scan chain at or below

```
edge_sensitive Inserts a lockup flop at the end of actual scan chain during scan
chain connection.
level_sensitive Inserts a lockup latch at the end of actual scan chain during
scan chain connection.
```
```
Affects these commands: connect_scan_chains
write_dft_abstract_model
Related attributes: dft_clock_edge_for_head_of_scan_chains on
page 1562
dft_clock_edge_for_tail_of_scan_chains on page 1563
```

```
Design For Test—Design Attributes
```
January 2019 1570 Product Version 18.1

the required maximum length. By default, there is no limit to the maximum length of a scan
chain, unless you specified the maximum scan chain length explicitly using the
define_dft scan_chain constraint. The maximum length for a specific scan chain takes
precedence over the design-specific maximum scan chain length.

**Related Information**

Setting Maximum Length of Scan Chains in _Genus Design for Test Guide for Legacy UI._

**dft_min_number_of_scan_chains**

dft_min_number_of_scan_chains _integer_

_Default_ : no_value

**Read-write** design attribute. Specifies the minimum number of scan chains to be created.

**Related Information**

Setting Minimum Number of Scan Chains in _Genus Design for Test Guide for Legacy UI._

**dft_mix_clock_edges_in_scan_chains**

dft_mix_clock_edges_in_scan_chains {false | true}

_Default_ : false

**Read-write** design attribute. Controls combining flip-flops from the same DFT domain—
which are triggered by either edge of the same test clock—on the same scan chain.

You can specify DFT domains and their assumed test clock waveforms during test mode
using the define_dft test_clock constraint. In the absence of defining the DFT
domains explicitly, the assignment of scan flops to their DFT domains is performed by running
the check_dft_rules command. By default, all rising and all falling edge-triggered scan
flops driven by the same logical clock source belong to the same DFT domain. A separate
DFT domain is created for each uniquely identified logical clock source.

The test synthesis engine evaluates the test clock waveforms when deciding how to order the
scan flops along the scan chain (rise-to-fall, fall-to-rise). It also evaluates where to include a

```
Affects this command: connect_scan_chains
```
```
Affects this command: connect_scan_chains
```

```
Design For Test—Design Attributes
```
January 2019 1571 Product Version 18.1

data lockup element when combining scan chain segments triggered by the different active
edges of the test clocks belonging to the same DFT domain. The type of lockup element
inserted into the scan chain is defined using the dft_lockup_element_type attribute.

Set this attribute to true if you want a single scan chain mixing edges from the same test
clock onto the same scan chain.

Set this attribute to false if you want a single scan chain per active clock edge per DFT
domain.

**Note:** This attribute applies only to the muxed scan style.

**Related Information**

Mixing Edges of Scan Flip-Flops in Same Scan Chain in _Genus Design for Test Guide for
Legacy UI._

**dft_scan_map_mode**

dft_scan_map_mode {tdrc_pass | force_all | preserve}

_Default_ : tdrc_pass

**Read-write** design attribute. Controls the mapping of the flip-flops to their scan-equivalent
flip-flops.

**Note:** Non-scan flip-flops marked with either a dft_dont_scan attribute or a preserve
attribute, or non-scan flip-flops instantiated in blocks marked with either a preserve or a
dft_dont_scan attribute, are not affected by the setting of the dft_scan_map_mode
attribute—these flip-flops will not be mapped to scan flip-flops.

```
Affects this command: connect_scan_chains
Related attribute: dft_lockup_element_type on page 1568
```
```
force_all Controls mapping of all (non attributed) non-scan flip-flops to
their scan-equivalent flip-flops. Even though these flip-flops are
now mapped to scan flip-flops, only those flip-flops that pass
the DFT rule checks, are connected into a scan chain during
scan connection. You should only use this setting if you plan to
fix the violations.
```

```
Design For Test—Design Attributes
```
January 2019 1572 Product Version 18.1

**Related Information**

Controlling Mapping to Scan Flip-Flops in _Genus Design for Test Guide for Legacy UI._

**dft_scan_output_preference**

dft_scan_output_preference {auto | non_inverted | inverted}

```
Note: Since a subsequent synthesis run will not unmap a scan
flop which fails the DFT rule checks to its non-scan equivalent
flop, this approach can result in a Quality of Silicon (QoS)
degradation over the tdrc_pass approach.
preserve Preserves the flip-flop type (non-scan and scan) of previously
mapped flip-flops.
During synthesis scan mapping is bypassed.To prevent inferred
flip-flops from being mapped to scan flip-flops for functional use,
set the use_scan_seqs_for_non_dft root attribute to
false before you run initial synthesis on the design.
tdrc_pass Allows only flip-flops that pass the DFT rule checks to be
mapped during synthesis. Use this value when
■ Synthesizing from RTL.
To maximize fault coverage, fix any outstanding DFT
violations using the fix_dft_violations command,
prior to mapping (syn_map).
■ Performing an incremental optimization (syn_opt) on a
mapped netlist with the intent to replace any flip-flop which
passes the DFT rule checks with scan flops.
Note: You need to run the check_dft_rules command to
determine the DFT status of the flip-flops.
```
```
Affected by this command: check_dft_rules
Affects these commands: replace_scan
Affects this command: syn_map
Related attributes: dft_connect_scan_data_pins_during_mapping on
page 1564
dft_connect_shift_enable_during_mapping on
page 1565
```

```
Design For Test—Design Attributes
```
January 2019 1573 Product Version 18.1

_Default_ : auto

**Read-write** design attribute. Controls which scan flip-flop output pin to use for the
scan-data path connection.

Depending on the scan flip-flop selected by the technology mapper during synthesis, a scan
flop can potentially have three output pins:

■ Q: a functional non-inverted output pin

■ QB: a functional inverted output pin

■ SO: a dedicated scan-data output pin

Whether a scan flip-flop output pin can be used for scan-data purposes is controlled through
a test attribute defined for each scan flip-flop in the technology library. The test attributes
defined in Liberty format are:

**Related Information**

Controlling Scan Flip-Flop Output Connection in _Genus Design for Test Guide for Legacy
UI._

Scan Cell Requirements in the _Genus Library Guide._

**dft_shared_wrapper_exclude_port**

dft_shared_wrapper_exclude_port _list_of_ports_

```
auto Lets the tool choose the output pin based on the pin load or
impact on the timing.
inverted Selects the output pin with the test_scan_out_inverted
attribute or QB pin.
non_inverted Selects the output pin with the test_scan_out attribute or Q pin.
```
```
test_scan_out Specifies an output scan pin.
test_scan_out_inverted Specifies an output scan pin having inverted polarity.
```
```
Affects this command: syn_map
```

```
Design For Test—Design Attributes
```
January 2019 1574 Product Version 18.1

**Read-write** design attribute. Specifies the ports to be excluded from processing while
identifying shared wrapper flops for ports.

**Related Information**

**dft_shared_wrapper_input_threshold**

dft_shared_wrapper_input_threshold _integer_

_Default_ : 10

**Read-write** design attribute. Specifies the maximum number of scannable flops at the
fanout of an input port which can be shared as wrapper cells for the input port.

**Related Information**

**dft_shared_wrapper_output_threshold**

dft_shared_wrapper_output_threshold _integer_

_Default_ : 10

**Read-write** design attribute. Specifies the maximum number of scannable flops at the fanin
of an output port which can be shared as wrapper cells for the output port.

**Related Information**

**dft_tap_tck_period**

dft_tap_tck_period _integer_

_Default_ : 50000

**Read-write** design attribute. Specifies the period of the Test Clock (TCK) on the TAP
Controller in picoseconds.

```
Affects this command: identify_shared_wrapper_cells_in_design
```
```
Affects this command: identify_shared_wrapper_cells_in_design
```
```
Affects this command: identify_shared_wrapper_cells_in_design
```

```
Design For Test—Design Attributes
```
January 2019 1575 Product Version 18.1

You can set this attribute directly, or the attribute value can be set through the -tck_period
option of the define_dft tap_port command.

The write_bsdl command will write out the TCK frequency in Hz in the BSDL file. The
default frequency is 20 MHz.

**Related Information**

Inserting Boundary-Scan Logic in _Genus Design for Test Guide for Legacy UI_

**direct_access**

direct_access _list_of_programmable_direct_access_functions_

**Read-only** design attribute. Returns a list of domain macro parameters (objects) in the
design. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the ls command by default.

**domain_macro_parameters**

domain_macro_parameters _list_of_domain_macro_parameters_

**Read-only** design attribute. Returns a list of domain macro parameters (objects) in the
design.

**Related Information**

Inserting Boundary-Scan Logic in _Genus Design for Test Guide for Legacy UI_

**formal_verification_constraints**

formal_verification_constraints _list_of_formal_verification_constraints_

```
Set by this command: define_dft tap_port
Affects this command: write_bsdl
```
```
Set by this command: define_dft tap_port
Affects this command: write_bsdl
```

```
Design For Test—Design Attributes
```
January 2019 1576 Product Version 18.1

**Read-only** design attribute. Returns a list of all jtag_instruction objects in the design.This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**fuse_cells**

fuse_cells _list_of_fuse_cells_

**Read-only** design attribute. Returns a list of fuse_cell objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**insert_pmbist_without_liberty_files**

insert_pmbist_without_liberty_files {false | true}

_Default_ : false

**Read-write** design attribute. Enables to perform PMBIST insertion without memory liberty
files,

**Related Information**

Inserting Programmable MBIST Logic in _Genus PMBIST Guide for Legacy UI_

**jtag_instructions**

jtag_instructions _list_of_jtag_instructions_

**Read-only** design attribute. Returns a list of all jtag_instruction objects in the design. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**jtag_macros**

jtag_macros _list_of_jtag_macros_

**Read-only** design attribute. Returns a list of all jtag_macro objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

```
Affects this command: insert_dft pmbist
```

```
Design For Test—Design Attributes
```
January 2019 1577 Product Version 18.1

**jtag_ports**

jtag_ports _list_of_jtag_ports_

**Read-only** design attribute. Returns a list of all jtag_port objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**mbist_clock_domains**

mbist_clock_domains _list_of_mbist_clock_domains_

**Read-only** design attribute. Returns a list of all mbist_clock_domain objects in the design.
This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the vls command by default.

**mbist_enable_shared_library_domain_set**

mbist_enable_shared_library_domain_set {""| _list_of_lists_ |all}

_Default_ : no_value

**Read-write** design attribute. Controls whether memories that have the same module name
but that belong to different library domains can share the same engine. By default, memories
present in different library domains cannot share an MBIST or PMBIST engine.

The value for this attribute is a list. Each element in this list is a list of library domains. The
memories present in this list of library domains can share an MBIST or PMBIST engine.

**Examples**

■ The following command prevents sharing between the memories in the timing and
power library domains.
set_attribute mbist_enable_shared_library_domain_set \
"[list [list timing] [list power]]" _design_

■ The following command allows sharing between the memories in the timing and power
library domains.
set_attribute mbist_enable_shared_library_domain_set \
"[list [list timing power]]" _design_

■ The following commands both prevent sharing of MBIST or PMBIST engines among
memories in all library domains.
set_attribute mbist_enable_shared_library_domain_set "" _design_


```
Design For Test—Design Attributes
```
January 2019 1578 Product Version 18.1

```
set_attribute mbist_enable_shared_library_domain_set "[list [list timing]]" \
design
```
■ The following command allows sharing of MBIST or PMBIST engines among memories
in all library domains.
set_attribute mbist_enable_shared_library_domain_set all _design_

**Related Information**

Inserting Programmable MBIST Logic in _Genus PMBIST Guide for Legacy UI_

**memory_lib_cells**

memory_lib_cells _list_of_memory_lib_cells_

**Read-only** design attribute. Returns a list of all memory_lib_cell objects in the design. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**opcg_domains**

opcg_domains _list_of_opcg_domains_

**Read-only** design attribute. Returns a list of all opcg_domain objects in the design. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**opcg_modes**

opcg_modes _list_of_opcg_modes_

**Read-only** design attribute. Returns a list of all opcg_mode objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

```
Affects this command: insert_dft pmbist
```

```
Design For Test—Design Attributes
```
January 2019 1579 Product Version 18.1

**opcg_triggers**

opcg_triggers _list_of_opcg_triggers_

**Read-only** design attribute. Returns a list of all opcg_trigger objects in the design.This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**osc_sources**

osc_sources _list_of_osc_sources_

**Read-only** design attribute. Returns a list of all osc_sources in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**pmbist_ffn_cell**

pmbist_ffn_cell _lib_cell_

**Read-write** design attribute. Controls the mapping of programmable MBIST negative
active flops in the design. Specify the library cell to which the negative active flops must be
mapped.

**Related Information**

**pmbist_ffsync_cell**

pmbist_ffsync_cell _lib_cell_

**Read-write** design attribute. Controls the mapping of programmable MBIST synchronizer
flops in the design. Specify the library cell to which the synchronizer flops must be mapped.

**Related Information**

```
Affects this command: map_pmbist_ffn
Related attribute: (subdesign) pmbist_ffn_cell on page 1609
```
```
Affects this command: map_pmbist_ffsync
Related attribute: (subdesign) pmbist_ffsync_cell on page 1609
```

```
Design For Test—Design Attributes
```
January 2019 1580 Product Version 18.1

**pmbist_hri_async_reset**

pmbist_hri_async_reset { _pin_ | _port_ }

**Read-write** design attribute.Specifies the pin or port to be used to asynchronously reset
hard repair interface logic for programmable MBIST.

**Related Information**

Inserting Programmable MBIST Logic in _Genus PMBIST Guide for Legacy UI_

**pmbist_ports**

pmbist_ports _list_of_ports_

**Read-only** design attribute. Returns a list of all pmbist_port objects in the design.This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**scan_chains**

scan_chains _list_of_scan_chains_

**Read-only** design attribute. Returns a list of all scan_chain objects in the design.This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**scan_in_pipeline_clock_edge**

scan_in_pipeline_clock_edge {rise | fall}

_Default_ : rise

**Read-write** design attribute. Specifies the clock edge triggering pipelines inserting at the
scan inputs.

**Related Information**

```
Affects this command: insert_dft pmbist
```
```
Affects this command: insert_dft compression_logic
```

```
Design For Test—Design Attributes
```
January 2019 1581 Product Version 18.1

**scan_out_pipeline_clock_edge**

scan_in_pipeline_clock_edge {fall | rise}

_Default_ : fall

**Read-write** design attribute. Specifies the clock edge triggering pipelines inserting at the
scan outputs.

**Related Information**

**scan_segments**

scan_segments _list_of_scan_segments_

**Read-only** design attribute. Returns a list of all scan_segment objects in the design.This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**tap_ports**

tap_ports _list_of_tap_ports_

**Read-only** design attribute. Returns a list of all tap_port objects in the design.This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**test_bus_interfaces**

test_bus_interfaces _list_of_test_bus_interfaces_

**Read-only** design attribute. Returns a list of all test_bus_interface objects in the
design.This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the vls command by default.

```
Affects this command: insert_dft compression_logic
```

```
Design For Test—Design Attributes
```
January 2019 1582 Product Version 18.1

**test_bus_ports**

test_bus_ports _list_of_test_bus_ports_

**Read-only** design attribute. Returns a list of all test_bus_port objects in the design.This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**test_clock_domains**

test_clock_domains _list_of_clock_domains_

**Read-only** design attribute. Returns a list of all test_clock_domain objects in the
design.This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the vls command by default.

**test_signals**

test_signals _list_of_test_signals_

**Read-only** design attribute. Returns a list of all test_signal objects in the design.This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the vls command by default.

**violations**

violations _list_of_violations_

**Read-only** design attribute. Returns a list of all violation objects in the design. This is a
computed attribute. Computed attribcp utes are potentially very time consuming to process
and not listed by the vls command by default.


```
Design For Test—Instance Attributes
```
January 2019 1583 Product Version 18.1

**Instance Attributes**

Contain information about a combinational, sequential, or hierarchical instance in the
specified design. Instance objects are found in the instances_comb, instances_seq,
and instances_hier directories.

➤ To set an instance attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -instance name ]
```
➤ To get an instance attribute value, type

```
get_attribute attribute_name [find /des*/ design -instance name ]
```
**dft_abstract_dont_scan**

dft_abstract_dont_scan {true | false}

**Read-only** instance attribute. Indicates whether an abstract segment was defined across
the boundaries of this instance. If an abstract segment was defined on a subdesign or
instance for which a netlist was also read in, none of the flip-flops in this instance will be
considered for scan replacement and will be excluded from scan chain connection if they
were not part of the abstract segment.

**Related Information**

Defining Abstract Segments in _Genus Design for Test Guide for Legacy UI._

**dft_custom_se**

dft_custom_se _test_signal_

**Read-write** instance attribute. Indicates which shift-enable signal to connect to the scan
flop during scan connection.

The shift-enable signal must have been previously defined with a define_dft
shift_enable command.

**Note:** This attribute applies only to sequential instances of type flop.

```
Affects these commands: check_dft_rules
replace_scan
```

```
Design For Test—Instance Attributes
```
January 2019 1584 Product Version 18.1

**Related Information**

**dft_dont_scan**

dft_dont_scan {inherited | true | false}

_Default_ : inherited

**Read-write** instance attribute. Controls scan replacement of the flip-flop instance for the
purposes of test. This attribute can have the following values:

You must set this attribute prior to running the check_dft_rules command.

**Related Information**

Marking Objects not to be Mapped to Scan Flip-Flops in _Genus Design for Test Guide for
Legacy UI._

```
Affects these commands: connect_scan_chains
```
```
Related constraint: define_dft shift_enable
```
```
false Allows scan replacement of the flip-flop instance.
inherited Indicates that the instance does inherit the dft_dont_scan
status from its parent module or hierarchical instance.
true Prevents scan replacement of the flip-flop and excludes the
flip-flop from any scan chain.
```
```
Affects these commands: check_dft_rules
syn_map
connect_scan_chains
Insert_dft jtag_macro
Related attributes: (design) dft_dont_scan on page 1566
(scan_segment) dft_dont_scan on page 1770
(subdesign) dft_dont_scan on page 1608
```

```
Design For Test—Instance Attributes
```
January 2019 1585 Product Version 18.1

**dft_exclude_from_shift_register**

dft_exclude_from_shift_register {false | true }

_Default_ : false

**Read-write** instance attribute. Controls if a flip-flop instance should be excluded from shift
register identification. By default, the fkip-flop instance can be identified as a bit of a shift
register. You must enable the attribute to exclude the flip-flop instance as a bit of the
shift-register segment.

**Related Information**

**dft_exempt_from_system_clock_check**

dft_exempt_from_system_clock_check {false | true}

_Default:_ false

**Read-write** instance attribute. Exempts the flop from the system clock violation report
when reporting the clock domain information. Setting this attribute removes the flop from the
report, but does not otherwise affect how the flop is processed.

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

**dft_force_blackbox_for_atpg**

dft_force_blackbox_for_atpg {none | false | true}

_Default:_ none

**Read-write** instance attribute. Controls whether the specified instance is to be interpreted
as a blackbox and a possible x-source generator by the DFT rule checker.

```
Affects these commands: identify_shift_register_scan_segments
syn_map
```
```
Affects this command: report dft_clock_domain_info
```

```
Design For Test—Instance Attributes
```
January 2019 1586 Product Version 18.1

**Related Information**

**dft_hier_instance_for_dedicated_wrapper**

dft_hier_instance_for_dedicated_wrapper {false | true}

_Default:_ false

**Read-write** instance attribute. Controls whether dedicated wrapper cells will be inserted
in this hierarchical instance. These dedicated wrapper cells will also inherit the power domain
of the hierarchical instance.

**Note:** The hierarchical instance in which the wrapper cells will be inserted should be a
module hierarchy in the user RTL or a hierarchy created using the tool.

**Example**

■ If you have a user hierarchy in the RTL, set this attribute:

```
set_attribute dft_hier_instance_for_dedicated_wrapper true \
[find /des*/top -instance mod1]
```
■ If you need to use the tool to create this hierarchy, do the following:

```
edit_netlist new_design -name ALL_DWCs
set new_hinst [edit_netlist new_instance -name all_dwcs design/ALL_DWCs \
topModuleName ]
rm designs/ALL_DWCs
set_attribute dft_hier_instance_for_dedicated_wrapper true $new_hinst
```
**dft_is_blackbox_for_atpg**

dft_is_blackbox_for_atpg {false | true}

_Default:_ false

**Read-only** instance attribute. Indicates whether the specified instance is interpreted as a
blackbox and a possible x-source generator by the DFT rule checker command.

**Related Information**

```
Affects this command: check_dft_rules -advanced
```
```
Affects this command: check_dft_rules -advanced
Related attribute: dft_force_blackbox_for_atpg on page 1585
```

```
Design For Test—Instance Attributes
```
January 2019 1587 Product Version 18.1

**dft_mapped**

dft_mapped {true | false}

**Read-only** instance attribute. Indicates whether the scan flip-flop instance is mapped for
DFT purposes or used for functional purposes.

A (muxed) scan flip-flop is considered mapped for DFT if its shift-enable pin is

■ Tied off

■ Floating

■ Connected to a shift-enable signal defined with a define_dft shift_enable
constraint.

**Note:** For scan flip-flops other than the muxed scan flip-flops, this attribute is always true,
because these scan flip-flops are usually too complex to be used for functional purposes.

**Related Information**

**dft_part_of_segment**

dft_part_of_segment {abstract | fixed | floating | preserve | shift_register}

**Read-only** instance attribute. Returns the type of scan segment a flip-flop belongs to.

**Note:** This attribute has no value for instances that are not flip-flops, and for flip-flops that are
not part of a scan segment.

```
Affected by these commands: define_dft shift_enable
replace_scan
syn_map
```

```
Design For Test—Instance Attributes
```
January 2019 1588 Product Version 18.1

**dft_scan_chain**

dft_scan_chain _string_

**Read-only** attribute. Returns the path to the actual scan chain that the instance belongs to.

**Note:** This attribute has no value for instances that are not flip-flops.

**Example**

legacy_genus:/designs/test/instances_seq> get_att dft_scan_chain out1_reg[112]/
/designs/test/dft/report/actual_scan_chains/AutoChain_3

**Related Information**

**dft_shared_wrapper_flop**

dft_shared_wrapper_flop {false | true}

_Default_ : false

**Read-write** instance attribute. Indicates whether the functional flop mapped to scan for
DFT was identified as a boundary flop having enabled the IEEE 1500 core wrapper analysis
prior to synthesis or identified by the identify_shared_wrapper_cells_in_design
command. Boundary flops will be used as the test flop in the Shared Wrapper Cells (SWC)
when the core is 1500-wrapped.

**Related Information**

Identifying Boundary Flops for 1500 Core Wrapping and Multibit-Merging into Shift-Register
Segments in _Genus Design for Test Guide for Legacy UI_

```
Set by this command: connect_scan_chains
```
```
Set by these commands syn_map
identify_shared_wrapper_cells_in_design
Affected by these attributes: dft_auto_identify_shift_register on page 1529
dft_identify_shared_wrapper_cells on page 1537
```
```
dft_shared_wrapper_through on page 1554
```

```
Design For Test—Instance Attributes
```
January 2019 1589 Product Version 18.1

**dft_status**

dft_status {Passes DFT rules | Fails DFT rules | Abstract Segment Dont scan
| Dont scan | Misc. non scan}

**Read-only** instance attribute. Returns the DFT rule checker (scan) status of the flip-flop.

**Note:** This attribute has no value if the DFT rule checker has not yet been run, or for
instances that are not flip-flops.

**Related Information**

Running the DFT Rule Checker in _Genus Design for Test Guide for Legacy UI._

```
Abstract Segment Dont scan
Indicates that the instance must not be mapped to a scan. The
instance can be an instance of a libcell for which an abstract
segment was defined, or can be a flip-flop that belongs to a
hierarchical instance for which an abstract segment was
defined. In either case, the scan chain information for the
instance is assumed from the abstract definition.
Dont scan Indicates that the flip-flop must not be mapped to a scan
flip-flop.
Fails DFT rules Indicates that the flip-flop failed the DFT rules.
Misc. non scan Indicates that the instance is a non-scan element. This applies
for example to lockup elements, or clock-gating elements.
Passes DFT rules Indicates that the flip-flop passed the DFT rules.
```
```
Set by these commands: check_dft_rules
fix_dft_violations
Related attribute: (scan_segment) dft_status on page 1771
```

```
Design For Test—Instance Attributes
```
January 2019 1590 Product Version 18.1

**dft_test_clock**

dft_test_clock _string_

**Read-only** instance attribute. Returns the path to the test_clock object that was
created by the check_dft_rules command when it identified the test clock for the flip-flop.

**Note:** For instances that are not flip-flops, this attribute has no value.

**Example**

legacy_genus:/designs/core> get_att dft_test_clock [find / -inst out2_reg]
/designs/core/dft/test_clock_domains/Equiv/test_clock

**Related Information**

Defining an Equivalent Test Clock for Different Top-level Clock Pins in _Genus Design for
Test Guide for Legacy UI_

**dft_test_clock_edge**

dft_test_clock_edge {rise | fall}

**Read-only** instance attribute. Returns the active edge of the actual source of the test clock
when the test clock was associated with multiple clock sources that were defined equivalent
in test mode.

**Note:** For instances that are not flip-flops, this attribute has no value.

**Related Information**

```
Set by this command: check_dft_rules
Related attributes: (actual_scan_segment) dft_test_clock on page 1739
(scan_segment) dft_test_clock on page 1772
```
```
Set by this command: check_dft_rules
Related attributes: (actual_scan_segment) dft_test_clock_edge on
page 1739
(scan_segment) dft_test_clock_edge on page 1773
```

```
Design For Test—Instance Attributes
```
January 2019 1591 Product Version 18.1

**dft_test_clock_source**

dft_test_clock_source { _pin_ | _port_ | _bus_ }

**Read-only** instance attribute. Returns for the flip-flop the actual source of the test clock
when the test clock was associated with multiple clock sources that were defined equivalent
in test mode.

**Note:** For instances that are not flip-flops, this attribute has no value.

**Example**

legacy_genus:/designs/core> get_att dft_test_clock_source [find / -inst out2_reg]
/designs/core/ports_in/clk2

**Related Information**

Defining an Equivalent Test Clock for Different Top-level Clock Pins in _Genus Design for
Test Guide for Legacy UI_

**dft_violation**

dft_violation {clock | async set | async reset} #(violation_Id_number)

**Read-only** instance attribute. Returns the type of violation (clock or asynch) for the flip-flop
together with the violation ID number given by the check_dft_rules command.

**Note:** For instances that are not flip-flops, this attribute has no value.

**Example**

legacy_genus:/> get_att dft_violation /des*/*/*seq/*1
clock #(0 ) async set #(1 )

**Related Information**

```
Set by this command: define_dft test_clock
```
```
Set by this command: check_dft_rules
Relate attribute: (scan_segment) dft_violation on page 1773
```

```
Design For Test—Instance Attributes
```
January 2019 1592 Product Version 18.1

**fcu_instruction_set**

fcu_instruction_set _string_

**Read-only** instance attribute. Defines repair-specific instructions for this instance.

**Note:** This attribute only applies to instances of a block in which a PMBIST fuse control unit
(FCU) has been inserted.

**Related Information**

**mbist_instruction_set**

mbist_instruction_set _string_

_Default:_ none

**Read-write** instance attribute. Defines the user-specific MBIST instructions to be used for
a block instance in which MBIST logic has been inserted.

_string_ has the following format:

" _tdr_option instruction_ [ _tdr_option instruction_ ]..."

_tdr_option_ corresponds to the name of an insert_dft mbist command option that
specifies the user-defined instruction name for a test data register

_instruction_ is the name of the user-specific instruction.

**Note:** Use this attribute to specify which MBIST TDR set must be used for design blocks with
MBIST logic inserted, when more than one MBIST TDR set is defined. This is only needed in
a bottom-up MBIST flow when a block with MBIST logic is instantiated multiple times and you
want to assign separate MBIST TDR sets to these instances. Otherwise all instances of the
block will be connected into a single MBIST TDR set or will be assigned to the MBIST TDR
set defined during MBIST insertion.

```
Set by this command: insert_dft hard_repair
```

```
Design For Test—Instance Attributes
```
January 2019 1593 Product Version 18.1

**Example**

The following command defines three user-specific MBIST instructions for instance
BLOCK_A. The instructions are defined for the MBIST, MBISTDIAG, and BYPASS test data
registers, respectively.

set_attr mbist_instruction_set "-run_mbist RUN_MBIST_0 \
-diagnose_mbist DIAG_MBIST_0 \
-continue_mbist CONT_MBIST_0" BLOCK_A

**pmbist_instruction_set**

pmbist_instruction_set _string_

_Default:_ none

**Read-write** instance attribute. Defines the user-specific PMBIST instructions to be used
for a block instance in which PMBIST logic has been inserted.

_string_ has the following format:

" _instruction_option instruction_ [ _instruction_option instruction_ ]..."

_instruction_option_ corresponds to the name of an insert_dft pmbist command
option that specifies the user-defined instruction name and a corresponding test data register

_instruction_ is the name of the user-specific instruction.

**Note:** Use this attribute to specify which PMBIST instruction set must be used for design
blocks with PMBIST logic inserted, when more than one PMBIST instruction set is defined.
This is only needed in a bottom-up PMBIST flow when a block with PMBIST logic is
instantiated multiple times and you want to assign separate MBIST instruction sets to these
instances. Otherwise all instances of the block will be connected into a single MBIST
instruction set at the current processing level or will be assigned to the PMBIST instruction
set defined during PMBIST insertion.

**Example**

The following command defines four user-specific PMBIST instructions for instance
BLOCK_A. The instructions are defined for the MBISTTPN, MBISTAMR, MBISTSCH,and
MBISTCHK test data registers, respectively.

set_attr pmbist_instruction_set "-testplan_instruction MBISTTPN_0 \
-constraint_instruction MBISTAMR_0 \
-schedule_instruction MBISTSCH_0 \
-check_instruction MBISTCHK_0" BLOCK_A


```
Design For Test—Instance Attributes
```
January 2019 1594 Product Version 18.1

**Related Information**

Inserting Programmable MBIST Logic in _Genus PMBIST Guide for Legacy UI_

**pmbist_unresolved**

pmbist_unresolved {false | true}

_Default_ : false

**Read-write** instance attribute. Marks the instance as unresolved (or as black-box) for
PMBIST perspective. This setting is required to perform logic equivalence checking for hard
repair so that the module definition is still present inside the gate-level netlist when compared
against the back-annotated RTL.

**Related Information**

```
Affects this command: insert_dft pmbist
```
```
Affects this command: write_do_lec
```

```
Design For Test—Pin Attributes
```
January 2019 1595 Product Version 18.1

**Pin Attributes**

Contain information about the specified instance pin. A pin is a single bit connection point on
an instance. Pin objects are stored in pins_in and pins_out directories.

➤ To set a pin attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -pin instance /pin]
```
➤ To get a pin attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -pin instance /pin]
```
**Note:** You may need to specify more than one instance to serve as the search path that will
uniquely identify the relevant pin.

**dft_constant_value**

dft_constant_value {logic_0|logic_1|logic_z|no_value}

**Read-only** pin attribute. Indicates whether the value of the pin was propagated from a test
signal or a logic constant. A logic_z value indicates that the pin is being driven by a tristate
buffer whose control signal is not active. A no_value value indicates that the pin is not in the
path of a test signal or logic constant. The specified test signal value is propagated by running
the check_dft_rules command.

**Example**

The following example shows the returned value for pin i_core/pins_in/SE1. This signal
is driven by the top-level shift_enable signal, se1.The value of the attribute is shown
before and after the shift_enable signal was defined.

legacy_genus:/> get_attribute dft_constant_value i_core/pins_in/SE1
no_value
legacy_genus:/> define_dft shift_enable -name se1 -active high se1
...
/designs/top/dft/test_signals/se1
legacy_genus:/> check_dft_rules
Checking DFT rules for ’top’ module under ’muxed_scan’ style
...
legacy_genus:/> get_attribute dft_constant_value i_core/pins_in/SE1
logic_1

**Related Information**

```
Affected by these constraints: define dft shift_enable
define dft test_mode
Related attribute: (net) dft_constant_value on page 1607
```

```
Design For Test—Pin Attributes
```
January 2019 1596 Product Version 18.1

**dft_controllable**

dft_controllable _string_

**Read-write** pin attribute. Specifies the logical connectivity across the pins of a blackbox
module, from an input port to an output port. Otherwise, when your design has blackbox
modules on the test control path, such as the path to the clock, or asynchronous set/reset
pins, the check_dft_rules command cannot detect whether a direct path exists from a
primary input to the flip-flop’s clock pin, set pins, or reset pins of the module; and it reports a
DFT violation.

This attribute is set on the output pin of a direct path from an input port to an output port of a
blackbox. The attribute value has the following format:

" _input_pin_name_ {non_inverting|inverting}"

The value specifies the name of the input pin followed by an indication of whether the path to
the output pin is inverted or not.

You must define this attribute prior to running the check_dft_rules command.

**Related Information**

Marking Objects as DFT-Controllable in _Genus Design for Test Guide for Legacy UI._

**dft_driven_by_clock**

dft_driven_by_clock {false | true}

**Read-only** pin attribute. Indicates whether this pin is driven by a clock.

**Example**

legacy_genus:/designs/vga_csm_pb_DWIDTH24_AWIDTH9> get_attr dft_driven_by_clock \
==> [find / -pin g471/A]
false

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

```
Affects this command: check_dft_rules
```
```
Affected by this command: connect_scan_chains
Related attributes: (port) dft_driven_by_clock on page 1615
(subport) dft_driven_by_clock on page 1610
```

```
Design For Test—Pin Attributes
```
January 2019 1597 Product Version 18.1

**dft_opcg_domain_clock_pin**

dft_opcg_domain_clock_pin {false | true}

_Default_ : false

**Read-write** pin attribute. This attribute is set in the scan abstract and specifies whether this
input pin is connected to an OPCG test clock.

**Note:** This attribute applies only to input pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

**dft_opcg_domain_fanout_pin**

dft_opcg_domain_fanout_pin _pin_list_

**Read-write** pin attribute. This attribute is set in the scan abstract and returns a list of input
pins or ports that are directly feeding the output pin.

In this case, the clock domains propagated from this output port will be the same as the clock
domains from the corresponding input ports.

**Note:** This attribute applies only to output pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

```
Set by this command: write_dft_abstract_model
Related attributes: (port) dft_opcg_domain_clock_pin on page 1617
(subport) dft_opcg_domain_clock_pin on page 1610
```
```
Set by this command: write_dft_abstract_model
Related attributes: (port) dft_opcg_domain_fanout_pin on page 1618
(subport) dft_opcg_domain_fanout_pin on page 1611
```

```
Design For Test—Pin Attributes
```
January 2019 1598 Product Version 18.1

**dft_opcg_domain_launch_clock**

dft_opcg_domain_launch_clock _pin_list_

**Read-write** pin attribute. This attribute is set in the scan abstract and returns a list of clock
pins that correspond to the clock domain that launch the data on this output pin. The
information is used to propagate the clock domain from this output port of the abstract model.

If the data is launched by an internal clock domain that has no corresponding output port, an
empty string will be included. In this case, UNKNOWN will be propagated from this output port
of the abstract model.

**Note:** This attribute applies only to output pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

**dft_opcg_domain_se_input_pin**

dft_opcg_domain_se_input_pin _se_pin_

**Read-write** pin attribute. This attribute is set in the scan abstract and specifies the input pin
of the blocking shift enable signal that corresponds to this clock pin.

**Note:** This attribute applies only to clock input pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

```
Set by this command: write_dft_abstract_model
Related attributes: (port) dft_opcg_domain_launch_clock on page 1618
(subport) dft_opcg_domain_launch_clock on
page 1611
```
```
Set by this command: write_dft_abstract_model
```

```
Design For Test—Pin Attributes
```
January 2019 1599 Product Version 18.1

**dft_opcg_domain_unfenced_capture**

dft_opcg_domain_unfenced_capture { _clock_pin_list_ | NONE | INTERNAL | ""}

**Read-write** pin attribute. This attribute is set in the scan abstract and indicates whether
additional domain blocking is required at this input pin of the abstract model.

The attribute can have the following values:

**Note:** This attribute applies only to input pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

```
Related attributes: (port) dft_opcg_domain_se_input_pin on page 1619
(subport) dft_opcg_domain_se_input_pin on
page 1612
```
```
clock_pin_list Specifies the list of clock pins which capture the data without
fencing. When the pin is driven by a clock domain other than the
ones listed, additional fencing logic is required.
INTERNAL Indicates that the data is captured by an internal clock domain
that has no corresponding output port. In this case, additional
domain blocking will be required.
NONE Indicates that the data is not captured by any flop. It implies that
all endpoints of this pin are fenced.
"" An empty string will be treated like INTERNAL.
```
```
Set by this command: write_dft_abstract_model
Related attributes: (port) dft_opcg_domain_unfenced_capture on
page 1620
```
```
(subport) dft_opcg_domain_unfenced_capture on
page 1613
```

```
Design For Test—Pin Attributes
```
January 2019 1600 Product Version 18.1

**pmbist_dft_controllable**

pmbist_dft_controllable _string_

**Read-write** pin attribute. Defines the controllability of clocks through the clock gates for the
PMBIST logic.

The attribute value has the following format:

" _input_pin_name_ {non_inverting|inverting}"

The value specifies the name of the input pin followed by an indication of whether the path to
the output pin is inverted or not.

**Note:** This attribute is set by the tool. You should not change its value.

**Related Information**

**user_differential_negative_pin**

user_differential_negative_pin _string_

**Read-write** pin attribute. Specifies the negative-leg pad pin that is associated with the pad
cell instance positive-leg pad pin.

_negative-leg_pad_pin_name pad_cell_instance_positive-leg_pad_pin_name_

**Example**

set_attr user_differential_negative_pin PN PAD_CLKDR_P/pins_in/P

**Related Information**

Identifying Differential I/O Ports in _Genus Design for Test Guide for Legacy UI_

**user_from_core_data**

user_from_core_data _string_

**Read-write** pin attribute. Specify the name of the corresponding from-core data pin of a pad
pin on an I/O pad instance. It is possible to specify different from-core data pins for I/O pad

```
Affects this command: check_dft_rules
```
```
Affects this command: insert_dft_boundary_scan
```

```
Design For Test—Pin Attributes
```
January 2019 1601 Product Version 18.1

cells that have more that one pad pin by setting this attribute on each of the I/O cells pad pins.
This can be useful in the case of multi-pad instances such as SERDES blocks.

_from_core_data_pin_name pad_cell_instance_pad_pin_name_

**Example**

set_attr user_from_core_data fromCore1 i_inpad0/pins_in/pad1

**Note:** An inversion on the data path is specified using the! character in front of the
from_core pin name.

**Related Information**

Specifying the Function of I/O Pad Pins Using Attributes and Support for I/O Cells with
Multiple PAD Pins in _Genus Design for Test Guide for Legacy UI_

**user_from_core_enable**

user_from_core_enable _string_

**Read-write** pin attribute. Specify the name of the corresponding from-core enable pin of a
pad pin on an I/O pad instance. It is possible to specify different from-core enable pins for I/
O pad cells that have more that one pad pin by setting this attribute on each of the I/O cells
pad pins. This can be useful in the case of multi-pad instances such as SERDES blocks.

**Note:** An active low output enable is specified using the! character in front of the
output_enable pin name.

**Example**

set_attr user_from_core_enable !en1 i_inpad0/pins_in/pad1

**Related Information**

Specifying the Function of I/O Pad Pins Using Attributes and Support for I/O Cells with
Multiple PAD Pins in _Genus Design for Test Guide for Legacy UI_

```
Affects this command: insert_dft_boundary_scan
```
```
Affects this command: insert_dft_boundary_scan
```

```
Design For Test—Pin Attributes
```
January 2019 1602 Product Version 18.1

**user_test_receiver_acmode**

user_test_receiver_acmode _string_

**Read-write** pin attribute. Specifies the name of the test receiver pin for AC and DC mode
control.

**Related Information**

**user_test_receiver_data_output**

user_test_receiver_data_output _string_

**Read-write** pin attribute. Specifies the name of the test receiver input from the boundary cell.

**Related Information**

**user_test_receiver_init_clock**

user_test_receiver_init_clock _string_

**Read-write** pin attribute. Specifies the name of the test receiver clock to latch data from the
boundary cell.

**Related Information**

**user_test_receiver_init_data**

user_test_receiver_init_data _string_

**Read-write** pin attribute. Specifies the name of the test receiver input from the boundary
cell.

```
Affects this command: insert_dft_boundary_scan
```
```
Affects this command: insert_dft_boundary_scan
```
```
Affects this command: insert_dft_boundary_scan
```

```
Design For Test—Pin Attributes
```
January 2019 1603 Product Version 18.1

**Related Information**

**user_to_core_data**

user_to_core_data _string_

**Read-write** pin attribute. Specify the name of the corresponding to-core data pin of a pad
pin on an I/O pad instance. It is possible to specify different to-core data pins for I/O pad cells
that have more that one pad pin by setting this attribute on each of the I/O cells pad pins. This
can be useful in the case of multi-pad instances such as SERDES blocks.

_to_core_data_pin_name pad_cell_instance_pad_pin_name_

**Note:** An inversion on the data path is specified using the! character in front of the to_core
pin name.

**Example**

set_attr user_to_core_data toCore1 i_inpad0/pins_in/pad1

**Related Information**

Support for I/O Cells with Multiple PAD Pins in _Genus Design for Test Guide for Legacy UI_

**user_to_core_enable**

user_to_core_enable _string_

_Default:_ none

**Read-write** pin attribute. Specify the name of the corresponding to-core enable pin of a pad
pin on an I/O pad instance. It is possible to specify different to-core enable pins for I/O pad
cells that have more that one pad pin by setting this attribute on each of the I/O cells pad pins.
This can be useful in the case of multi-pad instances such as SERDES blocks.

**Example**

set_attr user_to_core_enable !en1 i_inpad0/pins_in/pad1

An active low input enable is specified using the! character in front of the to_core enable
pin name.

```
Affects this command: insert_dft_boundary_scan
```
```
Affects this command: insert_dft_boundary_scan
```

```
Design For Test—Pin Attributes
```
January 2019 1604 Product Version 18.1

**Related Information**

**wrapper_control**

wrapper_control {false | true }

_Default:_ false

**Read-write** pin attribute. Specifies that a wrapper control signal is applied to the pin.

**Related Information**

**wrapper_segment**

wrapper_segment _string_

**Read-write** pin attribute. Lists the wrapper segments associated with the pin.

**Related Information**

**wrapper_type**

wrapper_type {dedicated | shared}

**Read-write** pin attribute. Specifies whether the wrapper segment associated with the pin is
a dedicated or shared wrapper segment.

**Related Information**

```
Affects this command: insert_dft_boundary_scan
```
```
Related attributes: (port) wrapper_control on page 1621
(subport) wrapper_control on page 1621
```
```
Set by this command: insert_dft wrapper_cell
Related attributes: (port) wrapper_segment on page 1622
(subport) wrapper_segment on page 1614
```
```
Set by this command: insert_dft wrapper_cell
```

```
Design For Test—Pin Attributes
```
January 2019 1605 Product Version 18.1

```
Related attributes: (port) wrapper_type on page 1622
(subport) wrapper_type on page 1614
```

```
Design For Test—Net Attributes
```
January 2019 1606 Product Version 18.1

**Net Attributes**

Contain information about a net in the specified design. A net can be a top-level net or can
belong to a hierarchical instance.

➤ To set a net attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -net instance / net ]
```
➤ To get a net attribute value, type

```
get_attribute attribute_name [find /des*/ design -net instance / net ]
```
**Note:** You may need to specify several instances to uniquely identify the net.

**dft_clock_domain_info**

dft_clock_domain_info {UNKNOWN | _pin_list_ }

**Read-only** net attribute. Returns the clock domain information that is propagated during the
scan connection step when the dft_opcg_domain_blocking root attribute is set to true.

The value can be UNKNOWN if you set the dft_opcg_block_input_to_flop_paths root
attribute to true, allowing propagation of unknown clock information.

If you set the dft_opcg_asserted_domain attribute on an input port, the connected net
will have this clock information. Same is true for a net connected to a test clock pin.

**Example**

■ The clock domain propagated on net dat1_[2] corresponds to an unknown clock.

```
legacy_genus:/designs/myblock/nets> get_att dft_clock_domain_info dat1_i[2]
UNKNOWN
```
■ The clock information on clock net clk_i corresponds to the driving clock pin clk_i.

```
legacy_genus:/designs/myblock> get_att dft_clock_domain_info /designs/myblck/
nets/clk_i
/designs/myblck/ports_in/clk_i
```
**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

```
Affected by this command: connect_scan_chains
Affect by these attributes: dft_opcg_domain_blocking on page 1548
dft_opcg_block_input_to_flop_paths on page 1548
dft_opcg_asserted_domain on page 1617
```

```
Design For Test—Net Attributes
```
January 2019 1607 Product Version 18.1

**dft_constant_value**

dft_constant_value {logic_0|logic_1|logic_z|no_value}

**Read-only** net attribute. Indicates whether the value of the net was propagated from a test
signal or a logic constant. A logic_z value indicates that the net is being driven by a tristate
buffer whose control signal is not active. A no_value value indicates that the net is not in the
path of a test signal or logic constant. The specified test signal value is propagated by running
the check_dft_rules command.

**Example**

The following example shows the returned value for net n_19, which is connected to the
output of an OR gate. One of the inputs to this gate is a test mode signal. The value of the
attribute is shown before and after the test mode signal was defined.

legacy_genus:/> get_attribute dft_constant_value n_19
no_value
legacy_genus:/> define_dft test_mode -name TM -active high tm
...
/designs/top/dft/test_signals/TM
legacy_genus:/> check_dft_rules
Checking DFT rules for ’top’ module under ’muxed_scan’ style
...
legacy_genus:/> get_attribute dft_constant_value n_19
logic_1

**Related Information**

```
Affected by these constraints: define dft shift_enable
define dft test_mode
Related attribute: (pin) dft_constant_value on page 1595
```

```
Design For Test—Subdesign Attributes
```
January 2019 1608 Product Version 18.1

**Subdesign Attributes**

Contain information about the subdesigns in the specified design. Subdesigns correspond to
Verilog modules or VHDL entities instantiated in the top-level Verilog module or top-level
VHDL entity.

➤ To set a subdesign attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -subdesign name ]
```
➤ To get a subdesign attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -subdesign name ]
```
**dft_dont_scan**

dft_dont_scan {inherited | true | false}

_Default_ : inherited

**Read-write** subdesign attribute. Controls scan replacement—for the purposes of test—of
the flip-flops in the subdesign. This attribute can have the following values:

You must set this attribute prior to running the check_dft_rules command.

```
false Allows scan replacement of the flip-flops in the subdesign.
```
```
inherited Indicates that the flip-flops in the subdesign inherit the
dft_dont_scan status from the parent module or hierarchical
instance.
true Prevents scan replacement of the flip-flops in the subdesign and
excludes the flip-flops from any scan chain.
```

```
Design For Test—Subdesign Attributes
```
January 2019 1609 Product Version 18.1

**Related Information**

Marking Objects not to be Mapped to Scan Flip-Flops in _Genus Design for Test Guide for
Legacy UI._

**pmbist_ffn_cell**

pmbist_ffn_cell _lib_cell_

**Read-write** subdesign attribute. Controls the mapping of programmable MBIST negative
active flops in a subdesign. Specify the library cell to which the negative active flops must be
mapped.

**Related Information**

**pmbist_ffsync_cell**

pmbist_ffsync_cell _lib_cell_

**Read-write** subdesign attribute. Controls the mapping of programmable MBIST
synchronizer flops in a subdesign. Specify the library cell to which the synchronizer flops must
be mapped.

**Related Information**

```
Affects these commands: check_dft_rules
connect_scan_chains
syn_map
Related attributes (design) dft_dont_scan on page 1566
(instance) dft_dont_scan on page 1584
(scan_segment) dft_dont_scan on page 1770
```
```
Affects this command: map_pmbist_ffn
Related attribute: (design) pmbist_ffn_cell on page 1579
```
```
Affects this command: map_pmbist_ffsync
Related attribute: (design) pmbist_ffsync_cell on page 1579
```

```
Design For Test—Subport Attributes
```
January 2019 1610 Product Version 18.1

**Subport Attributes**

Contain information about the subports in the specified design.

➤ To set a subport attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -subport name ]
```
➤ To get a subdesign attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -subport name ]
```
**dft_driven_by_clock**

dft_driven_by_clock {false | true}

**Read-only** subport attribute. Indicates whether this subport is driven by a clock.

**Example**

legacy_genus:/designs/> get_attr dft_driven_by_clock [find /designs/*/clut_mem
-subport clk]
true
legacy_genus:/designs/> get_attr dft_driven_by_clock [find /des*/*/clut_mem
-subport di[6]]
false

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

**dft_opcg_domain_clock_pin**

dft_opcg_domain_clock_pin {false | true}

_Default_ : false

**Read-write** subport attribute. This attribute is set in the scan abstract and specifies
whether this input port is connected to an OPCG test clock.

**Note:** This attribute applies only to input pins or ports.

```
Affected by this command: connect_scan_chains
Related attributes: (pin) dft_driven_by_clock on page 1596
(port) dft_driven_by_clock on page 1615
```

```
Design For Test—Subport Attributes
```
January 2019 1611 Product Version 18.1

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

**dft_opcg_domain_fanout_pin**

dft_opcg_domain_fanout_pin _pin_list_

**Read-write** subport attribute. This attribute is set in the scan abstract and returns a list of
input pins or ports that are directly feeding the output port.

In this case, the clock domain propagated from this output port should be the same as the
clock domain from the corresponding input ports.

**Note:** This attribute applies only to output pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

**dft_opcg_domain_launch_clock**

dft_opcg_domain_launch_clock _pin_list_

**Read-write** subport attribute. This attribute is set in the scan abstract and returns a list of
clock pins that correspond to the clock domain that launch the data on this output port. The
information is used to propagate the clock domain from this output port of the abstract model.

```
Set by this command: write_dft_abstract_model
Related attributes: (pin) dft_opcg_domain_clock_pin on page 1597
(port) dft_opcg_domain_fanout_pin on page 1618
```
```
Set by this command: write_dft_abstract_model
Related attributes: (pin) dft_opcg_domain_fanout_pin on page 1597
(port) dft_opcg_domain_fanout_pin on page 1618
```

```
Design For Test—Subport Attributes
```
January 2019 1612 Product Version 18.1

If the data is launched by an internal clock domain that has no corresponding output port, an
empty string will be included. In this case, UNKNOWN will be propagated from this output port
of the abstract model.

**Note:** This attribute applies only to output pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

**dft_opcg_domain_se_input_pin**

dft_opcg_domain_se_input_pin _se_pin_

**Read-write** subport attribute. This attribute is set in the scan abstract and specifies the
input pin of the blocking shift enable signal that corresponds to this clock port.

**Note:** This attribute applies only to clock input pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

```
Set by this command: write_dft_abstract_model
Related attributes: (pin) dft_opcg_domain_launch_clock on page 1598
(port) dft_opcg_domain_launch_clock on page 1618
```
```
Set by this command: write_dft_abstract_model
Related attributes: (pin) dft_opcg_domain_se_input_pin on page 1598
(port) dft_opcg_domain_se_input_pin on page 1619
```

```
Design For Test—Subport Attributes
```
January 2019 1613 Product Version 18.1

**dft_opcg_domain_unfenced_capture**

dft_opcg_domain_unfenced_capture { _clock_pin_list_ | NONE | INTERNAL | ""}

**Read-write** subport attribute. This attribute is set in the scan abstract and indicates
whether additional domain blocking is required at this input port of the abstract model.

The attribute can have the following values:

**Note:** This attribute applies only to input pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

```
clock_pin_list Specifies the list of clock pins which capture the data without
fencing. When the pin is driven by a clock domain other than the
ones listed, additional fencing logic is required.
INTERNAL Indicates that the data is captured by an internal clock domain
that has no corresponding output port. In this case, additional
domain blocking will be required.
NONE Indicates that the data is not captured by any flop. It implies that
all endpoints of this pin are fenced.
"" An empty string will be treated like INTERNAL.
```
```
Set by this command: write_dft_abstract_model
Related attributes: (pin) dft_opcg_domain_unfenced_capture on
page 1599
(port) dft_opcg_domain_unfenced_capture on
page 1620
```

```
Design For Test—Subport Attributes
```
January 2019 1614 Product Version 18.1

**wrapper_control**

wrapper_control {false | true }

_Default:_ false

**Read-write** subport attribute. Specifies that a wrapper control signal is applied to the subport.

**Related Information**

**wrapper_segment**

wrapper_segment _string_

**Read-write** subport attribute. Lists the wrapper segments associated with the subport.

**Related Information**

**wrapper_type**

wrapper_type {dedicated | shared}

**Read-write** subport attribute. Specifies whether the wrapper segment associated with the
subport is a dedicated or shared wrapper segment.

**Related Information**

```
Related attributes: (pin) wrapper_control on page 1604
(port) wrapper_control on page 1621
```
```
Set by this command: insert_dft wrapper_cell
Related attributes: (pin) wrapper_segment on page 1604
(port) wrapper_segment on page 1622
```
```
Set by this command: insert_dft wrapper_cell
Related attributes: (pin) wrapper_type on page 1604
(port) wrapper_type on page 1622
```

```
Design For Test—Port Attributes
```
January 2019 1615 Product Version 18.1

**Port Attributes**

Contain information about the subports in the specified design.

➤ To set a port attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -port name ]
```
➤ To get a subdesign attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -port name ]
```
**dft_driven_by_clock**

dft_driven_by_clock {false | true}

**Read-only** port attribute. Indicates whether this port is driven by a clock.

**Example**

legacy_genus:/designs/myblock/> get_attr dft_driven_by_clock [find / -port
dat1_i[13]]
false
legacy_genus:/designs/myblock/> get_attr dft_driven_by_clock [find / -port clk_i]
true

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

**dft_enable_hookup_pin**

dft_enable_hookup_pin _pin_

**Read-write** port attribute. Specifies the enable hookup pin for a bidirectional port with a
bidrectional pad attached to it.

When a bidirectional pad is attached to a bidirectional port, the pad must be configured in the
proper direction during test. Usually this is done by inserting a test point at the
from_core_enable or to_core_enable pin of the pad.

```
Affected by this command: connect_scan_chains
Related attributes: (pin) dft_driven_by_clock on page 1596
(subport) dft_driven_by_clock on page 1610
```

```
Design For Test—Port Attributes
```
January 2019 1616 Product Version 18.1

The test point is inserted using the configure_pad_dft command, or using the
-configure_pad option when defining the scan chains, and the shift-enable and test-mode
test signals. You can use this attribute to specify the hookup pin to be used when the test
point is inserted.

Usually during bidirectional compression, the misr_read signal is connected to the
from_core_enable pin of the pad cell connected to the bidirectional scan data input port.
You can use this attribute to specify the hookup pin to which the misr_read signal must be
connected.

**Related Information**

**dft_enable_hookup_polarity**

dft_enable_hookup_polarity {low | high}

**Read-write** port attribute. Indicates the value to drive the dft_enable_hookup_pin to
configure the pad in output mode.

In the case of bidirectional compression, if the polarity is low, the misr_read signal is
inverted before connecting it to the dft_enable_hookup_pin.

In the case of pad configuration for test, if the polarity is low, the test point required to activate
or block the from_core_enable pin will be inverted when the test point is inserted.

**Related Information**

```
Related commands: configure_pad_dft
define_dft scan_chain
define_dft shift_enable
define_dft test_mode
```
```
Related commands: configure_pad_dft
define_dft scan_chain
define_dft shift_enable
define_dft test_mode
```

```
Design For Test—Port Attributes
```
January 2019 1617 Product Version 18.1

**dft_opcg_asserted_domain**

dft_opcg_asserted_domain _clock_port_

**Read-write** port attribute. Specifies the clock domain to be propagated from this primary
inputs. Specify the input pin to which the clock pin is applied.

When the dft_opcg_block_input_to_flop_paths attribute is set to true, an
unknown clock domain is propagated from each input port. This unknown domain will require
fencing regardless of the clock domain of the capturing flop.

However, if every instantiation of the block will drive data from a particular clock domain into
this port, you can declare this clock domain on the input port. Then, when the data is captured
by a flop in the same domain, unnecessary fencing is avoided.

**Example**

legacy_genus:/designs> set_attr dft_opcg_asserted_domain [find /designs/* -port
clk_i] \
==> [find /designs/* -port dat1_i[13]]
Setting attribute of port ’dat1_i[13]’: ’dft_opcg_asserted_domain’ = /designs/
myblock/ports_in/clk_i

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

**dft_opcg_domain_clock_pin**

dft_opcg_domain_clock_pin {false | true}

_Default_ : false

**Read-write** port attribute. This attribute is set in the scan abstract and specifies whether
this input port is connected to an OPCG test clock.

**Note:** This attribute applies only to input pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

```
Affects this command: connect_scan_chains
Affected by this attribute: dft_opcg_block_input_to_flop_paths on page 1548
```

```
Design For Test—Port Attributes
```
January 2019 1618 Product Version 18.1

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

**dft_opcg_domain_fanout_pin**

dft_opcg_domain_fanout_pin _pin_list_

**Read-write** port attribute. This attribute is set in the scan abstract and returns a list of input
pins or ports that are directly feeding the output port.

In this case, the clock domain propagated from this output port should be the same as the
clock domain from the corresponding input ports.

**Note:** This attribute applies only to output pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

**dft_opcg_domain_launch_clock**

dft_opcg_domain_launch_clock _pin_list_

**Read-write** port attribute. This attribute is set in the scan abstract and returns a list of clock
pins that correspond to the clock domain that launch the data on this output port. The
information is used to propagate the clock domain from this output port of the abstract model.

```
Set by this command: write_dft_abstract_model
Related attributes: (pin) dft_opcg_domain_clock_pin on page 1597
(subport) dft_opcg_domain_clock_pin on page 1610
```
```
Set by this command: write_dft_abstract_model
Related attributes: (pin) dft_opcg_domain_fanout_pin on page 1597
(subport) dft_opcg_domain_fanout_pin on page 1611
```

```
Design For Test—Port Attributes
```
January 2019 1619 Product Version 18.1

If the data is launched by an internal clock domain that has no corresponding output port, an
empty string will be included. In this case, UNKNOWN will be propagated from this output port
of the abstract model.

**Note:** This attribute applies only to output pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

**dft_opcg_domain_se_input_pin**

dft_opcg_domain_se_input_pin _se_pin_

**Read-write** port attribute. This attribute is set in the scan abstract and specifies the input
pin of the blocking shift enable signal that corresponds to this clock port.

**Note:** This attribute applies only to clock input pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

```
Set by this command: write_dft_abstract_model
Related attributes: (pin) dft_opcg_domain_launch_clock on page 1598
(subport) dft_opcg_domain_launch_clock on
page 1611
```
```
Set by this command: write_dft_abstract_model
Related attributes: (pin) dft_opcg_domain_se_input_pin on page 1598
(subport) dft_opcg_domain_se_input_pin on
page 1612
```

```
Design For Test—Port Attributes
```
January 2019 1620 Product Version 18.1

**dft_opcg_domain_unfenced_capture**

dft_opcg_domain_unfenced_capture { _clock_pin_list_ | NONE | INTERNAL | ""}

**Read-write** port attribute. This attribute is set in the scan abstract and indicates whether
additional domain blocking is required at this input port of the abstract model.

The attribute can have the following values:

**Note:** This attribute applies only to input pins or ports.

**Note:** Even though this is a read-write attribute, this attribute is set by the tool and you should
not change its value.

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

```
clock_pin_list Specifies the list of clock pins which capture the data without
fencing. When the pin is driven by a clock domain other than the
ones listed, additional fencing logic is required.
INTERNAL Indicates that the data is captured by an internal clock domain
that has no corresponding output port. In this case, additional
domain blocking will be required.
NONE Indicates that the data is not captured by any flop. It implies that
all endpoints of this pin are fenced.
"" An empty string will be treated like INTERNAL.
```
```
Set by this command: write_dft_abstract_model
Related attributes: (pin) dft_opcg_domain_unfenced_capture on
page 1599
(subport) dft_opcg_domain_unfenced_capture on
page 1613
```

```
Design For Test—Port Attributes
```
January 2019 1621 Product Version 18.1

**dft_sdi_output_hookup_pin**

dft_sdi_output_hookup_pin

**Read-write** port attribute. Specifies the output hookup pin of the bidirectional scan data
input port when it functions as an output port while reading out the MISR signature during
compression.

**Note:** This attribute applies to a bidirectional port that serves as a scan-in of a compressed
scan chain.

**Related Information**

**dft_sdo_input_hookup_pin**

dft_sdi_input_hookup_pin

**Read-write** port attribute. Specifies the input hookup pin of the bidirectional scan data
output port when it functions as an input port for the scan unloading operation during
compression.

**Note:** This attribute applies only to a bidirectional port that serves as a scan-out of a
compressed scan chain.

**Related Information**

**wrapper_control**

wrapper_control {false | true }

_Default:_ false

**Read-write** port attribute. Specifies that a wrapper control signal is applied to the port.

**Related Information**

```
Affected by this command: compress scan_chain
```
```
Affected by this command: compress scan_chain
```
```
Related attributes: (pin) wrapper_control on page 1604
(subport) wrapper_control on page 1614
```

```
Design For Test—Port Attributes
```
January 2019 1622 Product Version 18.1

**wrapper_segment**

wrapper_segment _string_

**Read-write** port attribute. Lists the wrapper segments associated with the port.

**Related Information**

**wrapper_type**

wrapper_type {dedicated | shared}

**Read-write** port attribute. Specifies whether the wrapper segment associated with the port
is a dedicated or shared wrapper segment.

**Related Information**

```
Set by this command: insert_dft wrapper_cell
Related attributes: (pin) wrapper_segment on page 1604
(subport) wrapper_segment on page 1614
```
```
Set by this command: insert_dft wrapper_cell
Related attributes: (pin) wrapper_type on page 1604
(subport) wrapper_type on page 1614
```

```
Design For Test—Boundary-Scan Segment Attributes
```
January 2019 1623 Product Version 18.1

**Boundary-Scan Segment Attributes**

Contain information about the boundary-scan segments in the specified design. These
attributes are read-write attributes.

➤ To set an boundary_scan_segment attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -boundary_scan_segment segment ]
```
➤ To get a boundary_scan_segment attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -boundary_scan_segment segment ]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/boundary_scan/boundary_scan_segments

**acdcsel_11496**

acdcsel_11496 { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the JTAG_ACDCSEL pin on the IEEE
1149.6 JTAG_MACRO.

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI._

**acpclk_11496**

acpclk_11496 { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the JTAG_ACPSCLK pin on the IEEE
1149.6 JTAG_MACRO.

```
Set by this command: define_dft boundary_scan_segment
Affects these commands: insert_dft boundary_scan
write_bsdl
```

```
Design For Test—Boundary-Scan Segment Attributes
```
January 2019 1624 Product Version 18.1

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI._

**acpsen_11496**

acpsen_11496 { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the JTAG_ACPSEN pin on the IEEE
1149.6 JTAG_MACRO.

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI._

**acptrenbl_11496**

acptrenbl_11496 { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the JTAG_ACTRENBL pin on the IEEE
1149.6 JTAG_MACRO.

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI._

```
Set by this command: define_dft boundary_scan_segment
Affects these commands: insert_dft boundary_scan
write_bsdl
```
```
Set by this command: define_dft boundary_scan_segment
Affects these commands: insert_dft boundary_scan
write_bsdl
```
```
Set by this command: define_dft boundary_scan_segment
Affects these commands: insert_dft boundary_scan
write_bsdl
```

```
Design For Test—Boundary-Scan Segment Attributes
```
January 2019 1625 Product Version 18.1

**acpulse_11496**

acpulse_11496 { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the JTAG_ACPULSE pin on the IEEE
1149.6 JTAG_MACRO.

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI._

**bsdl**

bsdl _string_

**Read-write** boundary_scan_segment attribute. Stores the bsdl abstract information that
describes the function and position of the boundary cells embedded within a boundary-scan
segment and their associated ports.

**Note:** The attribute value corresponds to the information derived from the file specified for
the -bsdl_file option when the boundary-scan segment was defined.

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI._

```
Set by this command: define_dft boundary_scan_segment
Affects these commands: insert_dft boundary_scan
write_bsdl
```
```
Set by this command: define_dft boundary_scan_segment
Affects these commands: insert_dft boundary_scan
write_bsdl
```

```
Design For Test—Boundary-Scan Segment Attributes
```
January 2019 1626 Product Version 18.1

**capturedr**

capturedr { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the JTAG_CAPTUREDR pin on the
JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -capturedr option
when the boundary-scan segment was defined.

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI._

**clockdr**

clockdr { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the JTAG_BOUNDARY_CLOCKDR pin on
the JTAG_MACRO.

The attribute value corresponds to the value specified for the -clockdr option when the
boundary-scan segment was defined.

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI._

```
Set by this command: define_dft boundary_scan_segment
Affects these commands: insert_dft boundary_scan
write_bsdl
```
```
Set by this command: define_dft boundary_scan_segment
Affects these commands: insert_dft boundary_scan
write_bsdl
```

```
Design For Test—Boundary-Scan Segment Attributes
```
January 2019 1627 Product Version 18.1

**design**

design _design_

**Read-write** boundary_scan_segment attribute. Returns the design to which the
boundary_scan_segment belongs.

**differential_pairs**

differential_pairs _string_

**Read-write** boundary_scan_segment attribute. Specifies the full list of differential pin
pairs on the boundary-scan segment.

**Note:** The attribute value corresponds to the value(s) specified for the
-differential_pair option(s) when the boundary-scan segment was defined.

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI._

**highz**

highz { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the
JTAG_INSTRUCTION_DECODE_CTRL_HIGHZ pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -highz option when the
boundary-scan segment was defined.

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI._

```
Set by this command: define_dft boundary_scan_segment
Affects these commands: insert_dft boundary_scan
write_bsdl
```
```
Set by this command: define_dft boundary_scan_segment
Affects these commands: insert_dft boundary_scan
write_bsdl
```

```
Design For Test—Boundary-Scan Segment Attributes
```
January 2019 1628 Product Version 18.1

**instance**

instance _string_

**Read-write** boundary_scan_segment attribute. Specifies the name of the hierarchical
instance associated to the boundary-scan segment.

**Note:** The attribute value corresponds to the value specified for the -instance option when
the boundary-scan segment was defined. Alternatively, if a boundary-scan segment has been
defined on either a libcell or a subdesign, boundary-scan segment objects are created for
each instantiation and this attribute set for each boundary-scan segment with the appropriate
instance value.

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI._

**mode_a**

mode_a { _pin_ | _port_ }

**Read-write** boundary_scan_segment attribute.Specifies the name of the pin on the
boundary-scan segment that must be connected to the
JTAG_INSTRUCTION_DECODE_MODE_A pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -mode_a option when
the boundary-scan segment was defined.

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI._

```
Set by this command: define_dft boundary_scan_segment
Affects these commands: insert_dft boundary_scan
write_bsdl
```
```
Set by this command: define_dft boundary_scan_segment
Affects these commands: insert_dft boundary_scan
write_bsdl
```

```
Design For Test—Boundary-Scan Segment Attributes
```
January 2019 1629 Product Version 18.1

**mode_b**

mode_b { _pin_ | _port_ }

**Read-write** boundary_scan_segment attribute.Specifies the name of the pin on the
boundary-scan segment that must be connected to the
JTAG_INSTRUCTION_DECODE_MODE_B pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -mode_b option when
the boundary-scan segment was defined.

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI._

**mode_c**

mode_c { _pin_ | _port_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the
JTAG_INSTRUCTION_DECODE_MODE_C pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -mode_c option when
the boundary-scan segment was defined.

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI._

```
Set by this command: define_dft boundary_scan_segment
Affects these commands: insert_dft boundary_scan
write_bsdl
```
```
Set by this command: define_dft boundary_scan_segment
Affects these commands: insert_dft boundary_scan
write_bsdl
```

```
Design For Test—Boundary-Scan Segment Attributes
```
January 2019 1630 Product Version 18.1

**shiftdr**

shiftdr { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the JTAG_BOUNDARY_SHIFTDR pin on
the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -shiftdr option when
the boundary-scan segment was defined.

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI._

**tdi**

tdi { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the TDI pin on the
boundary-scan segment that must be connected in the boundary-scan register.

**Note:** The attribute value corresponds to the value specified for the -tdi option when the
boundary-scan segment was defined.

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI._

```
Set by this command: define_dft boundary_scan_segment
Affects these commands: insert_dft boundary_scan
write_bsdl
```
```
Set by this command: define_dft boundary_scan_segment
Affects these commands: insert_dft boundary_scan
write_bsdl
```

```
Design For Test—Boundary-Scan Segment Attributes
```
January 2019 1631 Product Version 18.1

**tdo**

tdo { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the TDO pin on the
boundary-scan segment that must be connected in the boundary-scan register.

**Note:** The attribute value corresponds to the value specified for the -tdo option when the
boundary-scan segment was defined.

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI._

**updatedr**

updatedr { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** boundary_scan_segment attribute. Specifies the name of the pin on the
boundary-scan segment that must be connected to the JTAG_BOUNDARY_UPDATEDR pin on
the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -updatedr option when
the boundary-scan segment was defined.

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI._

```
Set by this command: define_dft boundary_scan_segment
Affects these commands: insert_dft boundary_scan
write_bsdl
```
```
Set by this command: define_dft boundary_scan_segment
Affects these commands: insert_dft boundary_scan
write_bsdl
```

```
Design For Test—fuse_cell Attributes
```
January 2019 1632 Product Version 18.1

**fuse_cell Attributes**

**address_limit**

address_limit _integer_

**Read-only** fuse_cell attribute. Returns the number of used or addressable words in the
memory, which was specified using the address_limit specification in the PMBIST
configuration file.

**Related Information**

**data_order**

data_order _string_

**Read-only** fuse_cell attribute. Returns the physical order of the data-bits within the
memory word, which was specified using the data_order specification in the PMBIST
configuration file.

**Related Information**

**memory_lib_cell**

memory_lib_cell _string_

**Read-only** fuse_cell attribute. Returns the path to the corresponding memory lib cell in
the library.

**Related Information**

```
Set by this command: read_memory_view
```
```
Set by this command: read_memory_view
```
```
Set by this command: read_memory_view
```

```
Design For Test—fuse_cell Attributes
```
January 2019 1633 Product Version 18.1

**port_access**

port_access _list_of_memory_lib_pin_access_

**Read-only** fuse_cell attribute. Returns the list of all memory_lib_pin_access objects for
this fuse_cell.

**port_action**

port_action _list_of_memory_lib_pin_actions_

**Read-only** fuse_cell attribute. Returns the list of all memory_lib_pin_action objects for
this fuse_cell.

**port_alias**

port_alias _list_of_memory_lib_pin_alias_

**Read-only** fuse_cell attribute. Returns the list of all memory_lib_pin_alias objects for this
fuse_cell.

**read_delay**

read_delay _integer_

**Read-only** fuse_cell attribute. Returns the intrinsic read delay of the selected memory
modules, which was specified using the read_delay specification in the PMBIST
configuration file.

**Related Information**

```
Set by this command: read_memory_view
```

```
Design For Test—fuse_cell Attributes
```
January 2019 1634 Product Version 18.1

**wrapper**

wrapper _string_

**Read-only** fuse_cell attribute. Returns the wrapper module that contains the actual fuse
cell, which was specified using the fuse_wrapper specification in the MBIST view file.

**Related Information**

```
Set by this command: read_memory_view
```

```
Design For Test—JTAG Instruction Attributes
```
January 2019 1635 Product Version 18.1

**JTAG Instruction Attributes**

Contains the names and information pertaining to the user-defined and mandatory
instructions for the specified design.

➤ To set a jtag_instruction attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design/ dft -jtag_instruction instruction ]
```
➤ To get a jtag_instruction attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft -jtag_instruction instruction ]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/boundary_scan/jtag_instructions.

**capture**

capture _string_

**Read-write** jtag_instruction attribute. Specifies the values that must be captured into
the register listed in the register attribute during the CaptureDR state.

**Note:** The attribute value corresponds to the value specified for the -capture option when
the instruction was defined.

**Related Information**

**design**

design _design_

**Read-write** jtag_instruction attribute. Returns the design to which this jtag_instruction
belongs.

```
Set by this command: define dft jtag_instruction
Related attribute: (jtag_instruction_register)capture on page 1645
```

```
Design For Test—JTAG Instruction Attributes
```
January 2019 1636 Product Version 18.1

**length**

length _integer_

**Read-write** jtag_instruction attribute attribute. Specifies the length of the register
listed in the register attribute.

**Note:** The attribute value corresponds to the value specified for the -length option when
the instruction was defined.

**Related Information**

**opcode**

opcode _string_

**Read-only** jtag_instruction attribute. Returns the binary code for this instruction. The
number of bits in the opcode is determined by the length of the instruction register.

**Note:** The attribute value corresponds to the value specified for the -opcode option when
the instruction was defined.

**Related Information**

**private**

private {false|true}

_Default_ : false

**Read-write** jtag_instruction attribute. Indicates whether the instruction is defined for a
private register.

**Note:** The attribute value corresponds to the value specified for the -private option when
the instruction was defined.

```
Set by this command: define dft jtag_instruction
Related attribute: (jtag_instruction_register)length on page 1646
```
```
Set by this command: define dft jtag_instruction
```

```
Design For Test—JTAG Instruction Attributes
```
January 2019 1637 Product Version 18.1

**Related Information**

**register**

register _string_

**Read-write** jtag_instruction attribute. Specifies the name of the custom test data
register (TDR) for which the instruction is defined.

**Note:** The attribute value corresponds to the value specified for the -register option when
the instruction was defined. The attribute has no value for mandatory instructions.

**Related Information**

**register_capturedr**

register_capturedr { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_CAPTUREDR pin on the
JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the
-register_capturedr option when the instruction was defined.

**Related Information**

```
Set by this command: define dft jtag_instruction
```
```
Set by this command: define dft jtag_instruction
```
```
Set by this command: define dft jtag_instruction
```

```
Design For Test—JTAG Instruction Attributes
```
January 2019 1638 Product Version 18.1

**register_capturedr_state**

register_capturedr_state { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_CAPTUREDR_STATE pin on the
JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the
-register_capturedr_state option when the instruction was defined.

**Related Information**

**register_clockdr**

register_clockdr { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_CLOCKDR pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -register_clockdr
option when the instruction was defined.

**Related Information**

**register_decode**

register_decode { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the
JTAG_INSTRUCTION_DECODE_ _instruction_ pin on the JTAG_MACRO, where
_instruction_ is the name of the defined instruction.

**Note:** The attribute value corresponds to the value specified for the -register_decode
option when the instruction was defined.

```
Set by this command: define dft jtag_instruction
```
```
Set by this command: define dft jtag_instruction
```

```
Design For Test—JTAG Instruction Attributes
```
January 2019 1639 Product Version 18.1

**Related Information**

**register_reset**

register_reset { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_RESET pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -register_reset
option when the instruction was defined.

**Related Information**

**register_reset_polarity**

register_reset_polarity {high|low}

**Read-write** jtag_instruction attribute. Specifies the polarity of the pin on the custom
test data register (TDR) that must be connected to the JTAG_RESET pin on the
JTAG_MACRO.

**Related Information**

**register_runidle**

register_runidle { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_RUNIDLE pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -register_runidle
option when the instruction was defined.

```
Set by this command: define dft jtag_instruction
```
```
Set by this command: define dft jtag_instruction
```
```
Set by this command: define dft jtag_instruction
```

```
Design For Test—JTAG Instruction Attributes
```
January 2019 1640 Product Version 18.1

**Related Information**

**register_shiftdr**

register_shiftdr { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_SHIFTDR pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -register_shiftdr
option when the instruction was defined.

**Related Information**

**register_shiftdr_state**

register_shiftdr_state { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_SHIFTDR_STATE pin on the
JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the
-register_shiftdr_state option when the instruction was defined.

**Related Information**

```
Set by this command: define dft jtag_instruction
```
```
Set by this command: define dft jtag_instruction
```
```
Set by this command: define dft jtag_instruction
```

```
Design For Test—JTAG Instruction Attributes
```
January 2019 1641 Product Version 18.1

**register_shiftdr_polarity**

register_shiftdr_polarity {high|low}

**Read-write** jtag_instruction attribute. Specifies the polarity of the pin on the custom
test data register (TDR) that must be connected to the JTAG_SHIFTDR pin on the
JTAG_MACRO.

**Related Information**

**register_tck**

register_tck { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_instructionattribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_TCK pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -register_tck option
when the instruction was defined.

**Related Information**

**register_tdi**

register_tdi { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_TDI pin on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -register_tdi option
when the instruction was defined.

**Related Information**

```
Set by this command: define dft jtag_instruction
```
```
Set by this command: define dft jtag_instruction
```
```
Set by this command: define dft jtag_instruction
```

```
Design For Test—JTAG Instruction Attributes
```
January 2019 1642 Product Version 18.1

**register_tdo**

register_tdo { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_ _register_ _TDO pin on the
JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -register_tdo option
when the instruction was defined.

**Related Information**

**register_updatedr**

register_updatedr { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_UPDATEDR pin on the
JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -register_updatedr
option when the instruction was defined.

**Related Information**

**register_updatedr_state**

register_updatedr_state { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_instruction attribute. Specifies the name of the pin on the custom test
data register (TDR) that must be connected to the JTAG_UPDATEDR_STATE pin on the
JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the
-register_updatedr_state option when the instruction was defined.

```
Set by this command: define dft jtag_instruction
```
```
Set by this command: define dft jtag_instruction
```

```
Design For Test—JTAG Instruction Attributes
```
January 2019 1643 Product Version 18.1

**Related Information**

**tap_decode**

tap_decode { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

_Default_ : JTAG_INSTRUCTION_DECODE_ _instruction_

**Read-write** jtag_instruction attribute. Specifies the name of the instruction-specific
decode pin that must be created on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -tap_decode option
when the instruction was defined.

**Related Information**

**tap_tdi**

tap_tdi { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

_Default_ : JTAG_TDI

**Read-write** jtag_instruction attribute. Specifies the name of the test data input pin on
the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -tap_tdi option when
the instruction was defined.

**Related Information**

```
Set by this command: define dft jtag_instruction
```
```
Set by this command: define dft jtag_instruction
```
```
Set by this command: define dft jtag_instruction
```

```
Design For Test—JTAG Instruction Attributes
```
January 2019 1644 Product Version 18.1

**tap_tdo**

tap_tdo { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

_Default_ : JTAG_ _register_ _TDO

**Read-write** jtag_instruction attribute. Specifies the name of the instruction-specific
test data output (TDO) pin that must be created on the JTAG_MACRO.

**Note:** The attribute value corresponds to the value specified for the -tap_tdo option when
the instruction was defined. The attribute has no value for mandatory instructions.

**Related Information**

```
Set by this command: define dft jtag_instruction
```

```
Design For Test—JTAG Instruction Register Attributes
```
January 2019 1645 Product Version 18.1

**JTAG Instruction Register Attributes**

Contain information about the JTAG instruction register for the specified design.

➤ To set a jtag_instruction_register attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design/ dft -jtag_instruction_register instruction ]
```
➤ To get a jtag_instruction attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft -jtag_instruction_register instruction ]
```
**Note:** These attributes are for the /designs/ _design_ /dft/boundary_scan/ _jtag_ir_
register.

**capture**

capture _string_

**Read-write** jtag_instruction_register attribute. Specifies the values that must be
captured into the instruction register.

**Note:** The attribute value corresponds to the value specified for the -capture option when
the instruction register was defined.

**Related Information**

**design**

design _design_

**Read-write** jtag_instruction_register attribute. Returns the design to which this
jtag_instruction_register belongs.

```
Set by this command: define dft jtag_instruction_register
Related attribute: (jtag_instruction)capture on page 1635
```

```
Design For Test—JTAG Instruction Register Attributes
```
January 2019 1646 Product Version 18.1

**length**

length _integer_

**Read-write** jtag_instruction_register attribute. Specifies the length of the
instruction register.

**Note:** The attribute value corresponds to the value specified for the -length option when
the instruction register was defined.

**Related Information**

```
Set by this command: define dft jtag_instruction_register
Related attribute: (jtag_instruction)length on page 1636
```

```
Design For Test—JTAG Macro Attributes
```
January 2019 1647 Product Version 18.1

**JTAG Macro Attributes**

Contain the names and information pertaining to the user-defined JTAG_Macro blocks in the
specified design. These attributes are read-write attributes.

➤ To set a jtag_macro attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design/ dft -jtag_macro jtag_macro ]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/boundary_scan/jtag_macros

**boundary_tdo**

boundary_tdo { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the boundary-register TDO input pin on the
JTAG_Macro.

**Related Information**

**bsr_clockdr**

bsr_clockdr { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the clock data register (CLOCKDR) output pin
for the boundary-scan register.

**Related Information**

**bsr_shiftdr**

bsr_shiftdr { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the shift data register (SHIFTDR) output pin for
the boundary-scan register.

```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```

```
Design For Test—JTAG Macro Attributes
```
January 2019 1648 Product Version 18.1

**Related Information**

**bsr_updatedr**

bsr_updatedr { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the update data register (UPDATEDR) output
pin for the boundary-scan register.

**Related Information**

**capturedr**

capturedr { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the capture data register (CAPTUREDR) output
pin for the custom test data register.

**Related Information**

**capturedr_state**

capturedr_state { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the capture data register
(CAPTUREDR_STATE) output pin for the custom test data register.

**Related Information**

```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```

```
Design For Test—JTAG Macro Attributes
```
January 2019 1649 Product Version 18.1

**clockdr**

clockdr { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the clock data register (CLOCKDR) output pin
for the custom test data register.

**Related Information**

**design**

design _design_

**Read-write** jtag_macro attribute. Returns the design to which this jtag_macro belongs.

**dot6_acdcsel**

dot6_acdcsel { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the logical OR of the decoded EXTEST_PULSE
and EXTEST_TRAIN instructions.

**Related Information**

**dot6_acpulse**

dot6_acpulse { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the AC test signal output of the JTAG_Macro.

**Related Information**

```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```

```
Design For Test—JTAG Macro Attributes
```
January 2019 1650 Product Version 18.1

**dot6_preset_clock**

dot6_preset_clock { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the positive-active edge-sensitive clock signal
to test receivers that have edge-sensitive initialization.

**Related Information**

**dot6_trcell_enable**

dot6_trcell_enable { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the logical OR of EXTEST, EXTEST_PULSE
and EXTEST_TRAIN used to enable the test receiver cells

**Related Information**

**exitdr**

exitdr { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the EXIT1DR data register output pin for the
custom test data register.

**Related Information**

**highz**

highz { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the highz output pin to place the I/O pads in
their HIGHZ state.

```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```

```
Design For Test—JTAG Macro Attributes
```
January 2019 1651 Product Version 18.1

**Related Information**

**instance**

instance _string_

**Read-write** jtag_macro attribute. Specifies the instance of the module where the
JTAG_Macro resides.

**Related Information**

**mode_a**

mode_a { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the mode_a output pin to configure
boundary-cells in the boundary-scan register.

**Related Information**

**mode_b**

mode_b { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the mode_b output pin to configure
boundary-cells in the boundary-scan register.

**Related Information**

**mode_c**

mode_c { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```

```
Design For Test—JTAG Macro Attributes
```
January 2019 1652 Product Version 18.1

**Read-write** jtag_macro attribute. Specifies the mode_c output pin to configure
boundary-cells in the boundary-scan register.

**Related Information**

**por**

por { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the power-on reset input pin on the
JTAG_Macro.

**Related Information**

**reset**

reset { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the reset output pin indicating the
JTAG_Macro is in the Test-Logic-Reset state.

**Related Information**

**runidle**

runidle { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the runidle output pin indicating the
JTAG_Macro is in the Run-Test-Idle state.

**Related Information**

```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```

```
Design For Test—JTAG Macro Attributes
```
January 2019 1653 Product Version 18.1

**select_wir**

select_wir { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the JTAG_SELECTWIR pin on the
JTAG_Macro.

**Related Information**

**shiftdr**

shiftdr { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the shift data register (SHIFTDR) output pin for
the custom test data register.

**Related Information**

**shiftdr_state**

shiftdr_state { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the shift data register (SHIFTDR_STATE)
output pin for the custom test data register.

**Related Information**

**tck**

tck { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the TAP controller TCK input pin on the
JTAG_Macro.

```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```

```
Design For Test—JTAG Macro Attributes
```
January 2019 1654 Product Version 18.1

**Related Information**

**tdi**

tdi { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the TAP controller TDI input pin on the
JTAG_Macro.

**Related Information**

**tdo**

tdo { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the TAP controller TDO input pin on the
JTAG_Macro.

**Related Information**

**tdo_enable**

tdo_enable { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the the enable output pin that drives the JTAG
TDO output enable pin.

**Related Information**

**tms**

tms_enable { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```

```
Design For Test—JTAG Macro Attributes
```
January 2019 1655 Product Version 18.1

**Read-write** jtag_macro attribute. Specifies the TAP controller TMS input pin on the
JTAG_Macro.

**Related Information**

**trst**

trst { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the TAP controller TRST input pin on the
JTAG_Macro.

**Related Information**

**updatedr**

updatedr { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the update data register (UPDATEDR) output
pin for the custom test data register.

**Related Information**

**updatedr_state**

updatedr_state { _constant_ | _pin_ | _pgpin_ | _port_ | _subport_ }

**Read-write** jtag_macro attribute. Specifies the update data register (UPDATEDR_STATE)
output pin for the custom test data register.

**Related Information**

```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```
```
Set by this command: define dft jtag_macro
```

```
Design For Test—JTAG Macro Attributes
```
January 2019 1656 Product Version 18.1

**user_defined_macro**

user_defined_macro {true | false}

_Default_ : true

**Read-write** jtag_macro attribute. Indicates whether the JTAG_Macro has been defined by
the user.

This attribute can have the following values:

**Related Information**

```
true Indicates that an existing JTAG_Macro has been defined by the
user.
false Indicates that the JTAG_Macro has been inserted by the tool.
```
```
Set by this command: define dft jtag_macro
```

```
Design For Test—JTAG Port Attributes
```
January 2019 1657 Product Version 18.1

**JTAG Port Attributes**

Contain boundary-scan related information for the top-level ports in the specified design.

➤ To set a jtag_port attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design/ dft -jtag_port port ]
```
➤ To get a jtag_port attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft -jtag_port port ]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/boundary_scan/jtag_ports

**aio_pin**

aio_pin {false | true}

_Default_ : false

**Read-write** jtag_port attribute. Specifies whether a JTAG port is an advanced I/O port per
the IEEE1149.6 standard.

**Related Information**

Inserting a JTAG Macro in _Genus Design for Test Guide for Legacy UI_

Inserting Boundary-Scan Logic in _Genus Design for Test Guide for Legacy UI_

**bcell_location**

bcell_location _string_

**Read-write** jtag_port attribute. Specifies the location of the boundary cell for this port.

```
Set by this command: insert_dft jtag_macro
Affects these commands: insert_dft boundary_scan
insert_dft jtag_macro
```

```
Design For Test—JTAG Port Attributes
```
January 2019 1658 Product Version 18.1

**Related Information**

**bcell_required**

bcell_required {false | true}

_Default_ : false

**Read-write** jtag_port attribute. Specifies whether a boundary cell is required for this type
of port.

**Related Information**

**bcell_segment**

bcell_segment _string_

_Default:_ none

**Read-write** jtag_port attribute. Specifies the name of the boundary-scan segment that is
connected to the port.

**Related Information**

Defining Boundary-Scan Segments in _Genus Design for Test Guide for Legacy UI_

Inserting Boundary-Scan Logic in _Genus Design for Test Guide for Legacy UI_

```
Set by these commands: insert dft boundary_scan
```
```
read_io_speclist
```
```
Set by these commands: insert dft boundary_scan
read_io_speclist
```
```
Affects these commands: define_dft boundary_scan_segment
insert_dft boundary_scan
```
```
insert_dft jtag_macro
```

```
Design For Test—JTAG Port Attributes
```
January 2019 1659 Product Version 18.1

**bcell_type**

bcell_type _string_

_Default_ : bc_undefined

**Read-write** jtag_port attribute. Specifies the name of the boundary cell associated with
the port. Initially the attribute value defaults to bc_undefined. The attribute value is
updated to reflect the boundary cell name when boundary-scan cells are inserted for the
functional ports. For TAP ports and dedicated test ports, the attribute value remains as
bc_undefined.

Possible values are: bc_undefined, bc_in, bc_in_nt, bc_in_sio, bc_in_ti,
bc_out, bc_out_nt, bc_out_ti, bc_out_to, bc_out_to_oo, bc_bidir,
bc_bidir_obs, bc_bidir_ti, bc_bidir_to, bc_bidir_to_oo, bc_bidir_od,
bc_clkin, bc_clkin_nt, bc_enab_nt, bc_11496_out, bc_11496_out_nt,
bc_11496_out_ti, bc_11496_out_to, bc_11496_out_to_oo,
bc_11496_bidir, bc_11496_bidir_ti, bc_11496_bidir_to,
bc_11496_bidir_to_oo, bc_11496_actr

**Related Information**

**bdy_enable**

bdy_enable { _pin_ | _port_ }

**Read-write** jtag_port attribute. Specifies the name of the pin on which the enable
boundary cell for the port is inserted. This attribute is only be set on ports with bidirectional
and tristate pads.

A port that was excluded for boundary-scan insertion, will have an attribute value of NULL.

**Related Information**

```
Set by these commands: insert dft boundary_scan
read_io_speclist
```
```
Set by these commands: insert dft boundary_scan
```
```
read_io_speclist
```

```
Design For Test—JTAG Port Attributes
```
January 2019 1660 Product Version 18.1

**bdy_in**

bdy_in { _pin_ | _port_ }

**Read-write** jtag_port attribute. Specifies the name of the pin on which the boundary cell
is or must be inserted. The pin is an output pin of an input pad cell.

A port that was excluded for boundary-scan insertion, will have an attribute value of NULL.

**Related Information**

**bdy_out**

bdy_out { _pin_ | _port_ }

**Read-write** jtag_port attribute. Specifies the name of the pin on which the boundary cell
is or must be inserted. The pin is an input pin of an output pad cell.

A port that was excluded for boundary-scan insertion, will have an attribute value of NULL.

**Related Information**

**bsr_dummy_after**

bsr_dummy_after _integer_

_Default_ : 0

**Read-write** jtag_port attribute. Specifies the number of dummy boundary cells to add
after the boundary cell for this JTAG port (toward the TDI port) in the BSDL description.

Use this attribute when the (custom) boundary-scan macro has more than one SHIFT/
CAPTURE latch associated with the I/O.

```
Set by these commands: insert dft boundary_scan
read_io_speclist
```
```
Set by these commands: insert dft boundary_scan
read_io_speclist
```

```
Design For Test—JTAG Port Attributes
```
January 2019 1661 Product Version 18.1

**Example**

Consider the following snippet from the original BSDL file:

"1 (MBC, in1(1), INPUT, X)," &
"2 (MBC, in1(2), INPUT, X)," &
"3 (MBC, in1(3), INPUT, X)," &
"4 (BC_CLKIN, rst, CLOCK, X)," &
...
"10 (BC_OUT, out1(0), OUTPUT2, X)";

The following command requires two bitshifts towards the TDI port for the custom boundary
cell for port in1(3):

set_attribute bsr_dummy_after 2 [find / -jtag_port in1[3]]

Snippet of resulting BSDL file:

"1 (MBC, in1(1), INPUT, X)," &
"2 (MBC, in1(2), INPUT, X)," &
"3 (MBC, in1(3), INPUT, X)," &
**"4 (BSR_DUMMY, *, INTERNAL, X)," &
"5 (BSR_DUMMY, *, INTERNAL, X)," &**
"6 (BC_CLKIN, rst, CLOCK, X)," &
...
"12 (BC_OUT, out1(0), OUTPUT2, X)";

**Related Information**

Inserting a JTAG Macro in _Genus Design for Test Guide for Legacy UI_

Inserting Boundary-Scan Logic in _Genus Design for Test Guide for Legacy UI_

**bsr_dummy_before**

bsr_dummy_before _integer_

_Default_ : 0

**Read-write** jtag_port attribute. Specifies the number of dummy boundary cells to add
before the boundary cell for this JTAG port (toward the tdo port) in the BSDL description.

Use this attribute when the (custom) boundary-scan macro has more than one SHIFT/
CAPTURE latch associated with the I/O.

```
Affects this command: insert_dft boundary_scan
```

```
Design For Test—JTAG Port Attributes
```
January 2019 1662 Product Version 18.1

**Example**

Consider the following snippet from the original BSDL file:

"1 (MBC, in1(1), INPUT, X)," &
"2 (MBC, in1(2), INPUT, X)," &
"3 (MBC, in1(3), INPUT, X)," &
"4 (BC_CLKIN, rst, CLOCK, X)," &
...
"10 (BC_OUT, out1(0), OUTPUT2, X)";

The following command requires two bitshifts towards the TDO port for the custom boundary
cell for port in1(2):

set_attribute bsr_dummy_before 2 [find / -jtag_port in1[2]]

Snippet of resulting BSDL file:

"1 (MBC, in1(1), INPUT, X)," &
**"2 (BSR_DUMMY, *, INTERNAL, X)," &
"3 (BSR_DUMMY, *, INTERNAL, X)," &**
"4 (MBC, in1(2), INPUT, X)," &
"5 (MBC, in1(3), INPUT, X)," &
"6 (BC_CLKIN, rst, CLOCK, X)," &
...
"12 (BC_OUT, out1(0), OUTPUT2, X)";

**Related Information**

Inserting a JTAG Macro in _Genus Design for Test Guide for Legacy UI_

Inserting Boundary-Scan Logic in _Genus Design for Test Guide for Legacy UI_

**cell**

cell _libcell_

**Read-write** jtag_port attribute. Specifies the name of the pad cell inserted on this port.

**Related Information**

```
Affects this command: insert_dft boundary_scan
```
```
Set by these commands: insert dft boundary_scan
```
```
read_io_speclist
```

```
Design For Test—JTAG Port Attributes
```
January 2019 1663 Product Version 18.1

**comp_enable**

comp_enable {low|high}

**Read-write** jtag_port attribute. Specifies the compliance enable value of this port.

This attribute applies only for dedicated test-related signals such as the test-mode and
shift-enable signals.

**Related Information**

**custom_bcell**

custom_bcell _string_

**Read-write** jtag_port attribute. Specifies the name of custom boundary cell (to be)
inserted on this port.

**Related Information**

**design**

design _design_

**Read-write** jtag_port attribute. Returns the design to which this jtag_port belongs.

**differential**

differential _port_name_

**Read-write** jtag_port attribute. Specifies the name of the negative leg port that is
associated with the positive leg port (of a differential port) on which it is defined.

```
Set by these commands: insert dft boundary_scan
read_io_speclist
```
```
Set by these commands: insert dft boundary_scan
read_io_speclist
```

```
Design For Test—JTAG Port Attributes
```
January 2019 1664 Product Version 18.1

**Related Information**

**index**

index _integer_

_Default_ : -1

**Read-write** jtag_port attribute. Specifies the index value of the port. The index value is
used to determine the order in which the boundary cells are stitched together in the
boundary-scan register.

A value of -1 indicates that the information was not provided in an IOspeclist.

**Related Information**

**pin**

pin { _pin_ | _port_ }

**Read-write** jtag_port attribute. Specifies the name of the corresponding top-level port.

**Related Information**

**pinmap**

pinmap _string_

**Read-write** jtag_port attribute. Specifies the name of the corresponding package pin.

```
Set by this command: insert dft boundary_scan
```
```
Related command: define_dft boundary_scan_segment
```
```
Set by these commands: insert dft boundary_scan
read_io_speclist
```
```
Set by these commands: insert dft boundary_scan
read_io_speclist
Related attribute: (test_signal) pin on page 1805
```

```
Design For Test—JTAG Port Attributes
```
January 2019 1665 Product Version 18.1

This attribute value will be empty if no pinmap file was specified when inserting boundary
scan.

**Related Information**

**sys_enable**

sys_enable { _pin_ | _port_ }

**Read-write** jtag_port attribute. Specifies the pin used to control the enable pin on
bidirectional and tristate pads. System or functional I/O enables can be driven either from
internal core logic or from another signal coming on-chip through a top-level port.

**Related Information**

**sys_use**

sys_use _string_

**Read-write** jtag_port attribute. Specifies the functional use of the port.

Possible values are clock, input, output, enable, none or undefined.

**Note:** For each unique sys_enable statement in the IOSpecList input file, a separate
sys_use=ENABLE statement is also specified to indicate that a boundary cell is to be
inserted for the output enable or tristate control pins for output3 or bidirectional pads, and
to define boundary_cell position in the boundary-scan register.

A port that was excluded for boundary-scan insertion, will have an attribute value of none. A
TAP port has an attribute value of undefined.

**Related Information**

```
Set by these commands: insert dft boundary_scan
read_io_speclist
```
```
Set by these commands: insert dft boundary_scan
read_io_speclist
```
```
Set by these commands: insert dft boundary_scan
read_io_speclist
```

```
Design For Test—JTAG Port Attributes
```
January 2019 1666 Product Version 18.1

**test_use**

test_use _string_

**Read-write** jtag_port attribute. Specifies the test use of the port. This attribute can have
the following values:

```
cme Port is used for channel mask enable
cmle Port is used for channel mask load enable
cust_clock Port has special use for test clock
cust_enable Port has special use for test enable
mrd Port is used for misr read
mre Port is used for misr enable
mrst Port is used for misr reset
mtc Reserved for future usage
none Port has no test usage
observe_in Port is used to observe on an input
observe_out Port is used to observe on an output
opmisr Port is used to enable opmisr compression
opmisr_plus Port is used to enable opmisr_plus compression
opplus Port is used to enable opmisr_plus compression
scan_enable Port is used for scan enable
scan_in Port is used for scan_in
scan_out Port is used for scan_out
sclk Port is used for scan clock positive edge
sclkneg Port is used for scan clock negative edge
scomp Port is used for compression enable
spread Port is used for spread enable
tclk Port is used for test clock positive edge
tclkasy Port is used for test clock asynchronous positive edge
tclkasyneg Port is used for test clock asynchronous negative edge
tclkneg Port is used for test clock negative edge
test_enable Port is used for test enable
```

```
Design For Test—JTAG Port Attributes
```
January 2019 1667 Product Version 18.1

A port that was excluded for boundary-scan insertion, will have an attribute value of none. A
TAP port has an attribute value of undefined.

**Related Information**

**tr_bdy_in**

tr_bdy_in { _pin_ | _port|bus_ }

**Read-write** jtag_port attribute. Specifies the test receiver output pin associated with the
JTAG port. This is this the pin on which the BC_11496_ACTR boundary cell is or must be
inserted.

**Related Information**

**tr_cell**

trcell _string_

**Read-write** jtag_port attribute. Specifies the test receiver cell for the port.

**Related Information**

**trcell_acmode**

trcell_acmode { _pin_ | _port|bus_ }

**Read-write** jtag_port attribute. Specifies the test AC mode pin associated with the JTAG
port.

```
Set by these commands: insert dft boundary_scan
read_io_speclist
```
```
Set by these commands: insert dft boundary_scan
read_io_speclist
```
```
Set by these commands: insert dft boundary_scan
read_io_speclist
```

```
Design For Test—JTAG Port Attributes
```
January 2019 1668 Product Version 18.1

**Related Information**

**trcell_clock**

trcell_clock { _pin_ | _port|bus_ }

**Read-write** jtag_port attribute. Specifies the test receiver clock pin associated with the
JTAG port.

**Related Information**

**trcell_enable**

trcell_enable { _pin_ | _port|bus_ }

**Read-write** jtag_port attribute. Specifies the test receiver enable pin associated with the
JTAG port.

**Related Information**

**type**

type _string_

**Read-write** jtag_port attribute. Specifies the type of the JTAG port. Possible values are
tdi, tdo, trst, tms, tck and non_jtag.

**Related Information**

```
Set by these commands: insert dft boundary_scan
```
```
read_io_speclist
```
```
Set by these commands: insert dft boundary_scan
read_io_speclist
```
```
Set by these commands: insert dft boundary_scan
read_io_speclist
```
```
Set by these commands: insert dft boundary_scan
read_io_speclist
```

```
Design For Test—TAP Port Attributes
```
January 2019 1669 Product Version 18.1

**TAP Port Attributes**

Contain information about the TAP ports in the specified design. These attributes are set
using the define_dft tap_port command.

These attributes are read-only attributes, so you cannot set their values.

➤ To get an tap_port attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft -tap_port tap_port ]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/boundary_scan/tap_ports

**design**

design _design_

**Read-only** tap_port attribute. Returns the design to which this tap_port belongs.

**dft_hookup_pin**

dft_hookup_pin { _pin_ | _port_ }

**Read-only** tap_port attribute. Returns the path to the pin or port where the TAP signal
actually hooks up inside the core.

**Related Information**

**dft_hookup_polarity**

dft_hookup_polarity {inverted | non_inverted}

**Read-only** tap_port attribute. Indicates whether the TAP signal is inverted or not at the
hookup pin or port.

**Related Information**

```
Set by this constraint: define_dft tap_port
```
```
Set by this constraint: define_dft tap_port
```

```
Design For Test—TAP Port Attributes
```
January 2019 1670 Product Version 18.1

**pin**

pin { _pin_ | _port_ }

**Read-only** tap_port attribute. Returns the port or hierarchical pin associated with theTAP
signal.

**Related Information**

**type**

type _test_signal_type_

**Read-only** tap_port attribute. Returns the type of this signal. This attribute can have the
following values: tck, tdi, tdo, tms, trst, or tdo_enable.

**Related Information**

```
Set by this constraint: define_dft tap_port
Related attribute: (jtag_port) pin on page 1664
```
```
Set by this constraint: define_dft tap_port
```

```
Design For Test—DFT Configuration Mode Attributes
```
January 2019 1671 Product Version 18.1

**DFT Configuration Mode Attributes**

Contain information about the DFT configuration modes. These attributes are read-only
attributes, so you cannot set their values.

➤ To get a dft_configuration_mode attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft/ -dft_configuration_mode mode ]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/dft_configuration_modes

**current_mode**

cp current_mode {false | true}

_Default_ : false

**Read-only** dft_configuration_mode attribute. Indicates if the queried scan mode is the
current mode.

**Related Information**

Defining Scan Chain Configuration Modes in _Genus Design for Test Guide for Legacy UI._

**decoded_pin**

decoded_pin {pin| port}

**Read-write** dft_configuration_mode attribute. Specifies the output pin of the decoder
logic that will be activated when all the test signals that define this configuration mode (of type
wrapper) attain the value specified in the definition of this configuration mode.

This attribute is set to NULL when no decoder logic was inserted or if the configuration mode
is not of type wrapper.

```
Set by this command: define_dft dft_configuration_mode
Affects these commands: check_dft_rules
check_dft_rules -mbist
compress_scan_chains
concat_scan_chains
connect_scan_chains
```

```
Design For Test—DFT Configuration Mode Attributes
```
January 2019 1672 Product Version 18.1

**Related Information**

Defining Scan Chain Configuration Modes in _Genus Design for Test Guide for Legacy UI._

**design**

design _design_

**Read-only** dft_configuration_mode attribute. Returns the design to which this
dft_configuration_mode belongs.

**jtag_instruction**

jtag_instruction _instruction_name_

**Read-only** dft_configuration_mode attribute. Returns the name of the user-defined
JTAG instruction associated with the configuration mode.

**Related Information**

**mode_enable_high**

mode_enable_high _test_signal_

**Read-only** dft_configuration_mode attribute. Specifies the test signals that are held to
active high value for the mode.

```
Set by this command: insert_dft wrapper_mode_decode_block
Affects these commands: concat_scan_chains
connect_scan_chains
insert_dft wrapper_cell
```
```
Set by this command: define_dft dft_configuration_mode
compress_scan_chains
Related command: define dft jtag_instruction
```

```
Design For Test—DFT Configuration Mode Attributes
```
January 2019 1673 Product Version 18.1

**Related Information**

Defining Scan Chain Configuration Modes in _Genus Design for Test Guide for Legacy UI._

**mode_enable_low**

mode_enable_low _test_signal_

**Read-only** dft_configuration_mode attribute. Specifies the test signals that are held to
active low value for the mode.

**Related Information**

Defining Scan Chain Configuration Modes in _Genus Design for Test Guide for Legacy UI_

```
Set by this command: define_dft dft_configuration_mode
Affects these commands: check_dft_rules
check_dft_rules -mbist
compress_scan_chains
concat_scan_chains
connect_scan_chains
define_dft abstract_segment
report_dft_chains
write_atpg
write_dft_abstract_model
write_et_atpg
write_scandef
```
```
Set by this command: define_dft dft_configuration_mode
Affects these commands: check_dft_rules
compress_scan_chains
```
```
concat_scan_chains
connect_scan_chains
define_dft abstract_segment
```

```
Design For Test—DFT Configuration Mode Attributes
```
January 2019 1674 Product Version 18.1

**type**

type _string_

**Read-only** dft_configuration_mode attribute. Returns the type of the configuration
mode. Possible values are scan, mbist, compression., and wrapper.

**Related Information**
Defining Scan Chain Configuration Modes in _Genus Design for Test Guide for Legacy UI_

```
report_dft_chains
write_atpg
write_dft_abstract_model
write_et_atpg
write_scandef
```
```
Set by this command: define_dft dft_configuration_mode
Affects these commands: check_dft_rules
compress_scan_chains
concat_scan_chains
connect_scan_chains
define_dft abstract_segment
insert_dft wrapper_cell
insert_dft wrapper_mode_decode_block
report_dft_chains
write_atpg
write_dft_abstract_model
write_et_atpg
write_scandef
```

```
Design For Test—DFT Configuration Mode Attributes
```
January 2019 1675 Product Version 18.1

**usage**

usage _string_

**Read-only** dft_configuration_mode attribute. Returns the usage if the configuration
mode is of type wrapper. Possible values are mission, intest and extest.

**Note:** The attribute value corresponds to the value specified for the -usage option when the
wrapper configuration mode was defined.

**Related Information**

Defining Scan Chain Configuration Modes in _Genus Design for Test Guide for Legacy UI._

```
Set by this command: define_dft dft_configuration_mode
Affects these commands: concat_scan_chains
connect_scan_chains
insert_dft wrapper_cell
insert_dft wrapper_mode_decode_block
```

```
Design For Test—Memory Data Bit Structure Attributes
```
January 2019 1676 Product Version 18.1

**Memory Data Bit Structure Attributes**

Contain information about the physical order of rows and columns for a particular data-bit.
These attributes are normally set when the configuration view file is read using the
read_memory_view command.

These attributes are read-only attributes, so you cannot set their values.

➤ To get an memory_data_bit_structure attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft/mbist -memory_data_bit_structure data_bit ]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/mbist/configuration/ _memory_library_domain_ / _memory_libcell_ /
address_partition/bank_ _x_ /data_bit_ _x_

**column_order**

column_order _string_

**Read-only** memory_data_bit_structure attribute. Returns the order of columns in this
data-bit of the memory, which was specified using the address_partition specification in
the MBIST configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**partial_row_order**

partial_row_order _string_

**Read-only** memory_data_bit_structure attribute. Returns the order of rows in the last
row group in this data-bit of the memory, which was specified using the
address_partition specification in the PMBIST configuration file. It differs from the
row_order attribute, only when the last row group is not fully populated.

```
Set by this command: read_memory_view
```

```
Design For Test—Memory Data Bit Structure Attributes
```
January 2019 1677 Product Version 18.1

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**row_order**

row_order _string_

**Read-only** memory_data_bit_structure attribute. Returns the order of rows in this
data-bit of the memory, which was specified using the address_partition specification in
the MBIST configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

```
Set by this command: read_memory_view
```
```
Set by this command: read_memory_view
```

```
Design For Test—Memory Libcell Attributes
```
January 2019 1678 Product Version 18.1

**Memory Libcell Attributes**

Contain information about the memory’s physical storage cell layout and addressing scheme.
These attributes are normally set when the configuration view file is read using the
read_memory_view command.

These attributes are read-only attributes, so you cannot set their values.

➤ To get an memory_libcell attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft/mbist -memory_libcell memory_libcell ]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/mbist/configuration/ _memory_library_domain_ / _memory_libcell_ /

**address_limit**

address_limit _integer_

**Read-only** memory_libcell attribute. Returns the number of used or addressable words
in the memory, which was specified using the address_limit specification in the MBIST
configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**data_order**

data_order _string_

**Read-only** memory_libcell attribute. Returns the physical order of the data-bits within the
memory word, which was specified using the data_order specification in the MBIST
configuration file.

```
Set by this command: read_memory_view
```

```
Design For Test—Memory Libcell Attributes
```
January 2019 1679 Product Version 18.1

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**memory_lib_cell**

memory_lib_cell _string_

**Read-only** memory_libcell attribute. Returns the path to the corresponding memory
libcell in the library.

**Example**

legacy_genus:/designs/TOP_CORE/dft/mbist/configuration/memory_libcells/None/
RF32X32> get_attr memory_libcell
/libraries/RF32X32_lib/libcells/RF32X32

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**parallel_access_groups**

parallel_access_groups _list_of_physical_memories_

**Read-only** memory_libcell attribute. Returns the list of all physical memories inside a
logical memory, that can be accessed in parallel.

**port_action**

port_action _list_of_memory_lib_pin_actions_

**Read-only** memory_libcell attribute. Returns the list of all memory_lib_pin_action
objects for this memory_lib_cell.

```
Set by this command: read_memory_view
```
```
Set by this command: read_memory_view
```

```
Design For Test—Memory Libcell Attributes
```
January 2019 1680 Product Version 18.1

**port_access**

port_access _list_of_memory_lib_pin_access_

**Read-only** memory_libcell attribute. Returns the list of all memory_lib_pin_access
objects for this memory_lib_cell.

**port_alias**

port_alias _list_of_memory_lib_pin_alias_

**Read-only** memory_libcell attribute. Returns the list of all memory_lib_pin_alias objects
for this memory_lib_cell.

**read_delay**

read_delay _integer_

**Read-only** memory_libcell attribute. Returns the intrinsic read delay of the selected
memory modules, which was specified using the read_delay specification in the MBIST
configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**wrapper**

wrapper _string_

**Read-only** memory_libcell attribute. Returns the wrapper module that contains the
actual memory module, which was specified using the wrapper specification in the MBIST
configuration file.

```
Set by this command: read_memory_view
```

```
Design For Test—Memory Libcell Attributes
```
January 2019 1681 Product Version 18.1

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

```
Set by this command: read_memory_view
```

```
Design For Test—Memory Libpin Access Attributes
```
January 2019 1682 Product Version 18.1

**Memory Libpin Access Attributes**

**fuse_cell**

fuse_cell _string_

**Read-only** memory_libpin_access attribute. Returns the parent fuse_cell with which
these port_acces pins are associated.

**is_assign**

is_assign {false | true}

**Read-only** memory_libpin_access attribute. Indicates whether the pin will be used to
assign or sample a value during memory testing.

**Note:** This is only supported for macro/core testing like ARM cores.

**memory_lib_cell**

memory_lib_cell _string_

**Read-only** memory_libpin_access attribute. Returns the parent memory_lib_cell with
which these port_acces pins are associated. The port_access pins can have
hierarchical references. These hierarchical references can have “..” type of constructs or "../
.." (that is, multiple uses of “..”). The latter indicates that the pin exists on a parent hierarchy
of the memory_lib_cell instance (which can be multiple levels above the current hierarchy).

**value**

value _string_

**Read-only** memory_libpin_access attribute. Returns the default inactive value provided
by the user for the pin in the port_acess specification in the MBIST configuration file..


```
Design For Test—Memory Libpin Action Attributes
```
January 2019 1683 Product Version 18.1

**Memory Libpin Action Attributes**

Contain information on how to control the memory ports that are not used by the MBIST
engine as specified in the port_action section of the configuration view file. These attributes
are normally set using the read_memory_view command.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a memory_libpin_action attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft/mbist -memory_libpin_action port ]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/mbist/configuration/ _memory_library_domain_ / _memory_libcell_ /
port_action

**fuse_cell**

fuse_cell _string_

**Read-only** memory_libpin_action attribute. Returns the parent fuse_cell with which
these port_action pins are associated.

**memory_lib_cell**

memory_lib_cell _string_

**Read-only** memory_libpin_action attribute. Returns the parent memory_lib_cell with
which these port_action pins are associated.

**value**

value _string_

**Read-only** memory_libpin_action attribute. Returns the value to which the memory
port is controlled, which was specified using the port_action specification in the MBIST
configuration file.


```
Design For Test—Memory Libpin Action Attributes
```
January 2019 1684 Product Version 18.1

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

```
Set by this command: read_memory_view
```

```
Design For Test—Memory Libpin Alias Attributes
```
January 2019 1685 Product Version 18.1

**Memory Libpin Alias Attributes**

Contain information on how to alias unrecognized port names to the base port names in the
Liberty file or wrapper module. These attributes are normally set when the configuration view
file is read using the read_memory_view command.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a memory_spare_column attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft/mbist -memory_libpin_alias port ]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/mbist/configuration/ _memory_library_domain_ / _memory_libcell_ /
port_alias/ _port_

**base_port_name**

base_port_name _string_

**Read-only** memory_libpin_alias attribute. Returns the recognized Liberty file base port
name, which was specified using the port_alias specification in the MBIST configuration
file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**fuse_cell**

fuse_cell _string_

**Read-only** memory_libpin_alias attribute. Returns the parent fuse_cell.

**memory_lib_cell**

memory_lib_cell _string_

**Read-only** memory_libpin_alias attribute. Returns the parent memory_lib_cell.

```
Set by this command: read_memory_view
```

```
Design For Test—Memory Spare Column Attributes
```
January 2019 1686 Product Version 18.1

**Memory Spare Column Attributes**

Contain information about spare column resources. These attributes are normally set when
the configuration view file is read using the read_memory_view command.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a memory_spare_column attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft/mbist -memory_spare_column column ]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/mbist/configuration/ _memory_library_domain_ / _memory_libcell_ /
redundancy/column_ _x_

**address_bits**

address_bits _string_

**Read-only** memory_spare_column attribute. Returns the logical address bits used to
specify spare columns or blocks of columns of the memory, which was specified using the
redundancy specification in the MBIST configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**banks**

banks _string_

**Read-only** memory_spare_column attribute. Returns the banks associated with this spare
column resource, which was specified using the banks keyword of the redundancy
specification in the MBIST configuration file.

```
Set by this command: read_memory_view
```

```
Design For Test—Memory Spare Column Attributes
```
January 2019 1687 Product Version 18.1

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**data_bits**

data_bits _string_

**Read-only** memory_spare_column attribute. Returns the data bits associated with this
spare column resource, which was specified using the data keyword of the redundancy
specification in the MBIST configuration file.

**Related Information**
Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**db_block_size**

db_block_size _integer_

**Read-only** memory_spare_column attribute. Returns the size of the spare data-bit block.

**Related Information**

**enable**

enable _string_

**Read-only** memory_spare_column attribute. Returns the enable signal associated with
the repair register, which was specified using the map keyword of the redundancy
specification in the MBIST configuration file.

```
Set by this command: read_memory_view
```
```
Set by this command: read_memory_view
```
```
Set by this command: read_memory_view
```

```
Design For Test—Memory Spare Column Attributes
```
January 2019 1688 Product Version 18.1

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**memory_lib_cell**

memory_lib_cell _string_

**Read-only** memory_spare_column attribute. Returns the memory_lib_cell to which this
spare column belongs.

**srclk**

srclk _string_

**Read-only** memory_spare_column attribute. Returns the register shift clock associated
with the serial repair shift register, which was specified using the map keyword of the
redundancy specification in the MBIST configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**sre**

sre _string_

**Read-only** memory_spare_column attribute. Returns the enable input associated with the
serial repair shift register, which was specified using the map keyword of the redundancy
specification in the MBIST configuration file.

```
Set by this command: read_memory_view
```
```
Set by this command: read_memory_view
```

```
Design For Test—Memory Spare Column Attributes
```
January 2019 1689 Product Version 18.1

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**srsi**

srsi _string_

**Read-only** memory_spare_column attribute. Returns the shift input associated with the
serial repair shift register, which was specified using the map keyword of the redundancy
specification in the MBIST configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**srso**

srso _string_

**Read-only** memory_spare_column attribute. Returns the shift output associated with the
the serial repair register, which was specified using the map keyword of the redundancy
specification in the MBIST configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

```
Set by this command: read_memory_view
```
```
Set by this command: read_memory_view
```
```
Set by this command: read_memory_view
```

```
Design For Test—Memory Spare Column Attributes
```
January 2019 1690 Product Version 18.1

**srst**

srst _string_

**Read-only** memory_spare_column attribute. Returns the asynchronous reset input
associated with the serial repair shift register, which was specified using the map keyword of
the redundancy specification in the MBIST configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

```
Set by this command: read_memory_view
```

```
Design For Test—Memory Spare Column Map Address Attributes
```
January 2019 1691 Product Version 18.1

**Memory Spare Column Map Address Attributes**

Contain information bout spare column resource allocation to values on ports or memory
module internal repair registers. These attributes are normally set when the configuration
view file is read using the read_memory_view command.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a memory_spare_column_map_address attribute value, type

```
get_attribute attribute_name [find /des*/ design/ dft/mbist \
-memory_spare_column_map_address address_range_x]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/mbist/configuration/ _memory_library_domain_ / _memory_libcell_ /
redundancy/column_ _x/_ memory_spare_column_map _/_ address_range_x

**address_logical_value**

address_logical_value _string_

**Read-only** memory_spare_column_map_address attribute. Returns the logical value for
the address field, which was specified using the map keyword of the redundancy
specification in the MBIST configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**address_port**

address_port _string_

**Read-only** memory_spare_column_map_address attribute. Returns the name of the
address port, which was specified using the map keyword of the redundancy specification
in the MBIST configuration file.

```
Set by this command: read_memory_view
```

```
Design For Test—Memory Spare Column Map Address Attributes
```
January 2019 1692 Product Version 18.1

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

```
Set by this command: read_memory_view
```

```
Design For Test—Memory Spare Column Map Data Attributes
```
January 2019 1693 Product Version 18.1

**Memory Spare Column Map Data Attributes**

Contain information about spare column resource allocation to values on ports or memory
module internal repair registers. These attributes are normally set when the configuration
view file is read using the read_memory_view command.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a memory_spare_column_map_data attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft/mbist -memory_spare_column_map_data data_range_x]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/mbist/configuration/ _memory_library_domain_ / _memory_libcell_ /
redundancy/column_ _x/_ memory_spare_column_map _/_ data_range_x

**data_logical_value**

data_logical_value _string_

**Read-only** memory_spare_column_map_data attribute. Returns the logical value for the
data field, which was specified using the data keyword of the redundancy specification in
the MBIST configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**data_port**

data_port _string_

**Read-only** memory_spare_column_map_data attribute. Returns the name of the data
port, which was specified using the data keyword of the redundancy specification in the
MBIST configuration file.

```
Set by this command: read_memory_view
```

```
Design For Test—Memory Spare Column Map Data Attributes
```
January 2019 1694 Product Version 18.1

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

```
Set by this command: read_memory_view
```

```
Design For Test—Memory Spare Row Attributes
```
January 2019 1695 Product Version 18.1

**Memory Spare Row Attributes**

Contain information about spare row resources. These attributes are normally set when the
configuration view file is read using the read_memory_view command.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a memory_spare_row attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft/mbist -memory_spare_row row ]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/mbist/configuration/ _memory_library_domain_ / _memory_libcell_ /
redundancy/row_ _x/_

**address_bits**

address_bits _string_

**Read-only** memory_spare_row attribute. Returns the logical address bits used to specify
spare rows or blocks of rows of the memory, which was specified using the redundancy
specification in the MBIST configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**banks**

banks _string_

**Read-only** memory_spare_row attribute. Returns the banks associated with this spare row
resource, which was specified using the banks keyword of the redundancy specification in
the MBIST configuration file.

```
Set by this command: read_memory_view
```

```
Design For Test—Memory Spare Row Attributes
```
January 2019 1696 Product Version 18.1

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**data_bits**

data_bits _string_

**Read-only** memory_spare_row attribute. Returns the data bits associated with this spare
row resource, which was specified using the data keyword of the redundancy specification
in the MBIST configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**enable**

enable _string_

**Read-only** memory_spare_row attribute. Returns the enable signal associated with the
repair register, which was specified using the map keyword of the redundancy specification
in the MBIST configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

```
Set by this command: read_memory_view
```
```
Set by this command: read_memory_view
```
```
Set by this command: read_memory_view
```

```
Design For Test—Memory Spare Row Attributes
```
January 2019 1697 Product Version 18.1

**memory_lib_cell**

memory_lib_cell _string_

**Read-only** memory_spare_row attribute. Returns the memory_lib_cell to which this spare
row belongs.

**memory_spare_row_map**

memory_spare_row_map _string_

**Read-only** memory_spare_row attribute. Returns a list of
memory_spare_row_map_address objects.

**srclk**

srclk _string_

**Read-only** memory_spare_row attribute. Returns the register shift clock associated with
the serial repair shift register, which was specified using the map keyword of the redundancy
specification in the MBIST configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**sre**

sre _string_

**Read-only** memory_spare_row attribute. Returns the enable input associated with the
serial repair shift register, which was specified using the map keyword of the redundancy
specification in the MBIST configuration file.

```
Set by this command: read_memory_view
```

```
Design For Test—Memory Spare Row Attributes
```
January 2019 1698 Product Version 18.1

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**srsi**

srsi _string_

**Read-only** memory_spare_row attribute. Returns the shift input associated with the serial
repair shift register, which was specified using the map keyword of the redundancy
specification in the MBIST configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**srso**

srso _string_

**Read-only** memory_spare_row attribute. Returns the shift output associated with the
serial repair shift register, which was specified using the map keyword of the redundancy
specification in the MBIST configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

```
Set by this command: read_memory_view
```
```
Set by this command: read_memory_view
```
```
Set by this command: read_memory_view
```

```
Design For Test—Memory Spare Row Attributes
```
January 2019 1699 Product Version 18.1

**srst**

srst _string_

**Read-only** memory_spare_row attribute. Returns the asynchronous reset input
associated with the serial repair shift register, which was specified using the map keyword of
the redundancy specification in the MBIST configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

```
Set by this command: read_memory_view
```

```
Design For Test—Memory Spare Row Map Address Attributes
```
January 2019 1700 Product Version 18.1

**Memory Spare Row Map Address Attributes**

Contain information bout spare row resource allocation to values on ports or memory module
internal repair registers. These attributes are normally set when the configuration view file is
read using the read_memory_view command

These attributes are read-only attributes, so you cannot set their values.

➤ To get a memory_spare_row_map_address attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft / mbist -memory_spare_row_map_address address_range_x]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/mbist/configuration/ _memory_library_domain_ / _memory_libcell_ /
redundancy/row_ _x/_ memory_spare_row_map _/_ address_range_x

**address_logical_value**

address_logical_value _string_

**Read-only** memory_spare_row_map_address attribute. Returns the logical value for the
address field, which was specified using the map keyword of the redundancy specification
in the MBIST configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**address_port**

address_port _string_

**Read-only** memory_spare_row_map_address attribute. Returns the name of the
address port, which was specified using the map keyword of the redundancy specification
in the MBIST configuration file.

```
Set by this command: read_memory_view
```

```
Design For Test—Memory Spare Row Map Address Attributes
```
January 2019 1701 Product Version 18.1

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**address_port_value**

address_port_value _string_

**Read-only** memory_spare_row_map_address attribute. Returns the enable value of the
address port, which was specified using the map keyword of the redundancy specification
in the MBIST configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**memory_spare_row**

memory_spare_row _string_

**Read-only** memory_spare_row_map_address attribute. Returns the parent
memory_spare_row object.

```
Set by this command: read_memory_view
```
```
Set by this command: read_memory_view
```

```
Design For Test—Write Mask Bit Attributes
```
January 2019 1702 Product Version 18.1

**Write Mask Bit Attributes**

Contain information about the write enable mask and its binding to the different data bits.
These attributes are normally set when the configuration view file is read using the
read_memory_view command.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a write_mask_bit attribute value, type

```
get_attribute attribute_name [find /des*/ design/ dft/mbist \
-write_mask_bit memory_libcell /write_mask_*/ bit ]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/mbist/configuration/ _memory_library_domain_ / _memory_libcell_ /
write_mask_binding/ _bit_

**masked_bits**

masked_bits _string_

**Read-only** write_mask_bit attribute. Returns the masked data bits of the memory word,
which was specified using the write_mask_binding specification in the MBIST
configuration file.

**Related Information**

Customizing PMBIST Memory View and Configuration Files in _Genus PMBIST Guide for
Legacy UI_

**memory_lib_cell**

memory_lib_cell _string_

**Read-only** write_mask_bit attribute. Returns the parent memory_lib_cell.

```
Set by this command: read_memory_view
```

```
Design For Test—Programmable Direct Access Function Attributes
```
January 2019 1703 Product Version 18.1

**Programmable Direct Access Function Attributes**

Contain information about PMBIST direct access functions.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a programmable_direct_access_function attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/dft -programmable_direct_access_function function ]
```
**Note:** These attributes are located at:

/designs/ _design_ /dft/mbist/direct_access/ _programmable_direct_access_function_

**active**

active {high | low}

**Read-only** programmable_direct_access_function attribute. Returns the active
value of the PMBIST direct access function signal at the hook-up point, which was specified
using the -active option of the define_dft pmbist_direct_access command.

**Related Information**

Inserting Programmable MBIST Logic in _Genus PMBIST Guide for Legacy UI_

**design**

design _design_

**Read-only** programmable_direct_access_function attribute. Returns the design to
which this programmable_direct_access_function belongs.

**dft_hookup_pin**

dft_hookup_pin { _pin_ | _port_ }

**Read-only** programmable_direct_access_function attribute. Returns the path to the
pin or port where the direct access function actually hooks up inside the core.

```
Set by this constraint: define_dft pmbist_direct_access
Related attributes: source on page 1704
```

```
Design For Test—Programmable Direct Access Function Attributes
```
January 2019 1704 Product Version 18.1

**Related Information**

**dft_hookup_polarity**

dft_hookup_polarity {inverted | non_inverted}

**Read-only** programmable_direct_access_function attribute. Returns the polarity of
the hookup pin of the direct access function.

**Related Information**

**source**

source {pin | port}

**Read-only** programmable_direct_access_function attribute. Returns the hook-up
pin or port from where to make the connection for this PMBIST direct access function.

**Related Information**

Inserting Programmable MBIST Logic in _Genus PMBIST Guide for Legacy UI_

```
Set by this constraint: define_dft pmbist_direct_access
```
```
Set by this constraint: define_dft pmbist_direct_access
```
```
Set by this constraint: define_dft mbist_direct_access
Related attributes: active on page 1703
```

```
Design For Test—MBIST Clock Attributes
```
January 2019 1705 Product Version 18.1

**MBIST Clock Attributes**

Contain information about the MBIST clocks in the specified design. These attributes are
normally set using the define_dft mbist_clock command.

These attributes are read-only attributes, so you cannot set their values.

➤ To get an mbist_clock attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft -mbist_clock mbist_clock ]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/mbist/mbist_clocks

**design**

design _design_

**Read-only** mbist_clock attribute. Returns the design to which this mbist clock belongs.

**dft_hookup_pin**

dft_hookup_pin { _pin_ | _port_ }

**Read-only** mbist_clock attribute. Returns the path to the pin or port where the mbist clock
actually hooks up inside the core.

**Example**

legacy_genus:/designs/test> get_att dft_hookup_pin dft/mbist/mbist_clocks/clk
/designs/test/instances_comb/clk_mux/pins_out/Y

**Related Information**

**dft_hookup_polarity**

dft_hookup_polarity {inverted | non_inverted}

**Read-only** mbist_clock attribute. Indicates whether the test signal is inverted or not at the
hookup pin or port.

```
Set by this constraint: define_dft mbist_clock
```

```
Design For Test—MBIST Clock Attributes
```
January 2019 1706 Product Version 18.1

**Example**

legacy_genus:/designs/test> get_att dft_hookup_polarity dft/mbist/mbist_clocks/
clk
non_inverted

**Related Information**

**hookup_period**

hookup_period _integer_

_Default_ : same value as period

**Read-only** mbist_clock attribute. Returns the value specified using the

_-_ hookup_period option of the define_dft mbist_clock command.

**Related Information**

**internal**

internal {false|true}

**Read-only** mbist_clock attribute. Indicates whether the source of the MBIST clock is
internal to the design (for example, from an analog block). Set by the
-internal_clock_source option of the define_dft mbist_clock command.

**Related Information**

**is_jtag_tck**

is_jtag_tck {false| true}

**Read-only** mbist_clock attribute. Indicates whether this MBIST clock is defined as a JTAG
clock.

```
Set by this constraint: define_dft mbist_clock
```
```
Set by this constraint: define_dft mbist_clock
```
```
Set by this constraint: define_dft mbist_clock
```

```
Design For Test—MBIST Clock Attributes
```
January 2019 1707 Product Version 18.1

**Related Information**

**is_srclk**

is_srclk {false| true}

**Read-only** mbist_clock attribute. Indicates whether this MBIST clock is defined as a
repair clock.

**Related Information**

**period**

period _integer_

**Read-only** mbist_clock attribute. Returns the value specified using the -period option
of the define_dft mbist_clock command.

**Related Information**

**sources**

sources _string_

**Read-only** mbist_clock attribute. Returns the port that is the source or test time control
for an internal clock of the MBIST clock waveform.

**Example**

legacy_genus:/> get_att sources [find /*/dft -mbist_clock mbist_clock]
/designs/core/ports_in/clk1

**Related Information**

```
Set by this constraint: define_dft mbist_clock
```
```
Set by this constraint: define_dft mbist_clock
```
```
Set by this constraint: define_dft mbist_clock
```
```
Set by this constraint: define_dft mbist_clock
```

```
Design For Test—Domain Macro Parameters Attributes
```
January 2019 1708 Product Version 18.1

**Domain Macro Parameters Attributes**

Contain information about the domain macro parameters defined by the user for a domain
macro. These attributes are read-only attributes, so you cannot set their values.

➤ To get an domain_macro_parameter attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft/opcg -domain_macro_parameter name ]
```
These attributes are located at:

/designs/ _design_ /dft/opcg/domain_macro_parameters

**counter_length**

counter_length _integer_

**Read-only** domain_macro_parameter attribute. Returns the number of bits in the down
counter in the domain macro, which was specified using the -counter_length option of
the define_dft domain_macro_parameters command.

**Related Information**

**design**

design _design_

**Read-only** domain_macro_parameter attribute. Returns the design to which this
domain_macro_parameter belongs.

**max_num_pulses**

max_num_pulses _integer_

**Read-only** domain_macro_parameter attribute. Returns the number of pulses generated
by the domain macro, which was specified using the -max_num_pulses option of the
define_dft domain_macro_parameters command.

**Related Information**

```
Set by this constraint: define_dft domain_macro_parameters
```
```
Set by this constraint: define_dft domain_macro_parameters
```

```
Design For Test—Domain Macro Parameters Attributes
```
January 2019 1709 Product Version 18.1

**target_period**

target_period _float_

**Read-only** domain_macro_parameter attribute. Returns the operating target period for
the domain macro in picoseconds, which was specified using the -min_target_period
option of the define_dft domain_macro_parameters command.

**Related Information**

**trigger_delay**

trigger_delay _float_

**Read-only** domain_macro_parameter attribute. Returns the time (in picoseconds) after
which the first pulse must be issued by the domain macro after receipt of the TRIGGERRUN
signal from the trigger macro, which was specified using the -max_trigger_delay option
of the define_dft domain_macro_parameters command.

**Related Information**

```
Set by this constraint: define_dft domain_macro_parameters
```
```
Set by this constraint: define_dft domain_macro_parameters
```

```
Design For Test—OPCG Domain Attributes
```
January 2019 1710 Product Version 18.1

**OPCG Domain Attributes**

Contain information about the OPCG domain macros. These attributes are read-only
attributes, so you cannot set their values.

➤ To get an opcg_domain attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft/opcg -opcg_domain name ]
```
**Note:** These attributes are located at:

/designs/ _design_ /dft/opcg/opcg_domains

**counter_length**

counter_length _integer_

**Read-only** opcg_domain attribute. Returns the number of bits in the down counter in the
domain macro, which was specified using the -counter_length option of the
define_opcg_domain command.

**Related Information**

**design**

design _design_

**Read-only** opcg_domain attribute. Returns the design to which this opcg_domain belongs.

**divide_by**

divide_by _integer_

**Read-only** opcg_domain attribute. Returns the value by which to divide the oscillator
source frequency, which was specified using the -divide_by option of the define_dft
opcg_domain command.

**Related Information**

```
Set by this constraint: define_dft opcg_domain
```
```
Set by this constraint: define_dft opcg_domain
```

```
Design For Test—OPCG Domain Attributes
```
January 2019 1711 Product Version 18.1

**instance**

instance _instance_name_

**Read-only** opcg_domain attribute. Returns the name of the OPCG domain instance, which
was specified using the -instance option of the define_dft opcg_domain command.

**Related Information**

**location**

location {pin | port | bus}

**Read-only** opcg_domain attribute. Returns where the domain macro will be inserted, which
was specified using the -location option of the define_dft opcg_domain command.

**Related Information**

**max_num_pulses**

max_num_pulses _integer_

**Read-only** opcg_domain attribute. Returns the number of pulses generated by the domain
macro, which was specified using the -max_num_pulses option of the
define_opcg_domain_macro_parameters command.

**Related Information**

**min_domain_period**

min_domain_period _float_

**Read-only** opcg_domain attribute. Returns the minimum period (in picoseconds) at which
this OPCG domain can operate, which was specified using the -min_domain_period option
of the define_dft opcg_domain command.

```
Set by this constraint: define_dft opcg_domain
```
```
Set by this constraint: define_dft opcg_domain
```
```
Set by this constraint: define_dft opcg_domain
```

```
Design For Test—OPCG Domain Attributes
```
January 2019 1712 Product Version 18.1

**Related Information**

**opcg_trigger**

opcg_trigger _opcg_trigger_

**Read-only** opcg_domain attribute. Returns the OPCG trigger for this OPCG domain, which
was specified using the -opcg_trigger option of the define_dft opcg_domain
command.

**Related Information**

**osc_source**

osc_source o _sc_source_

**Read-only** opcg_domain attribute. Returns the oscillator source for this OPCG domain,
which was specified using the -osc_source option of the define_dft opcg_domain
command.

**Related Information**

**scan_clock**

scan_clock _test_clock_

**Read-only** opcg_domain attribute. Specifies the test clock that must drive the flops inside
the domain macro during full scan mode.

**Related Information**

```
Set by this constraint: define_dft opcg_domain
```
```
Set by this constraint: define_dft opcg_domain
```
```
Set by this constraint: define_dft opcg_domain
```
```
Set by this constraint: define_dft opcg_trigger
Related command: define_dft test_clock
```

```
Design For Test—OPCG Domain Attributes
```
January 2019 1713 Product Version 18.1

**shift_enable**

shift_enable _test_clock_

**Read-only** opcg_domain attribute. Returns the shift-enable signal to be connected to the
OPCG domain when OPCG is inserted.

**Related Information**

```
Set by this constraint: define_dft opcg_domain
```

```
Design For Test—OPCG Mode Attributes
```
January 2019 1714 Product Version 18.1

**OPCG Mode Attributes**

Contain information about the OPCG modes. These attributes are read-only attributes, so you
cannot set their values.

➤ To get an opcg_mode attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft/opcg -opcg_mode name ]
```
**Note:** These attributes are located at:

/designs/ _design_ /dft/opcg/opcg_modes

**design**

design _design_

**Read-only** opcg_mode attribute. Returns the design to which this opcg_mode belongs.

**jtag_controlled**

jtag_controlled {false |true}

_Default_ : false

**Read-write** opcg_mode attribute. Specifies whether a JTAG instruction is used to lock the
PLLs for OPCG operation, which was specified using the -jtag_controlled option of the
define_dft opcg_mode command.

**Related Information**

**mode_init**

mode_init _file_

**Read-write** opcg_mode attribute. Returns the initialization sequence file for this OPCG
mode, which was specified using the -mode_init option of the define_dft opcg_mode
command.

```
Set by this constraint: define_dft opcg_mode
```

```
Design For Test—OPCG Mode Attributes
```
January 2019 1715 Product Version 18.1

**Related Information**

**osc_source_references**

osc_source_references _list_of_osc_source_references_

**Read-only** opcg_mode attribute. Returns a list of osc_source_reference objects. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

```
Set by this constraint: define_dft opcg_mode
```

```
Design For Test—OPCG Trigger Attributes
```
January 2019 1716 Product Version 18.1

**OPCG Trigger Attributes**

Contain information about the OPCG trigger signals defined by the user. These attributes are
read-only attributes, so you cannot set their values.

➤ To get an opcg_trigger attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft/opcg -opcg_trigger signal ]
```
**Note:** These attributes are located at:

/designs/ _design_ /dft/opcg/opcg_triggers

**active**

active {low | high}

**Read-only** opcg_trigger attribute. Returns the active value for the OPCG trigger signal,
which was specified using the -active option of the define_dft opcg_trigger
command.

**Related Information**

**delay_cycles**

delay_cycles _integer_

**Read-only** opcg_trigger attribute. Returns an additional OPCG trigger delay that is
applied internally to ensure that the scan enable has fully propagated in the design before any
OPCG domain clocks are pulsed when the scan enable signal is re-used as the OPCG
trigger.

**Related Information**

```
Set by this constraint: define_dft opcg_trigger
Related attributes: (active_scan_segment) active on page 1734
scan_segment) active on page 1765
(test signal) active on page 1796
```
```
Set by this constraint: define_dft opcg_trigger
```

```
Design For Test—OPCG Trigger Attributes
```
January 2019 1717 Product Version 18.1

**design**

design _design_

**Read-only** opcg_trigger attribute. Returns the design to which this opcg_trigger belongs.

**inside_inst**

inside_inst _hier_instance_

**Read-only** opcg_trigger attribute. Returns the name of the hierarchal instance in which
the OPCG trigger macro must be inserted. This was specified using the -inside option of
the define_dft opcg_trigger command.

**Related Information**

**instance**

instance _instance_name_

**Read-only** opcg_trigger attribute. Returns the name of the OPCG trigger instance, which
was specified using the -instance option of the define_dft opcg_trigger command.

**Related Information**

**osc_source**

osc_source _osc_source_

**Read-only** opcg_trigger attribute. Returns the name of the oscillator source, which was
specified using the -osc_source option of the define_dft opcg_trigger command.

**Related Information**

```
Set by this constraint: define_dft opcg_trigger
```
```
Set by this constraint: define_dft opcg_trigger
```
```
Set by this constraint: define_dft opcg_trigger
```

```
Design For Test—OPCG Trigger Attributes
```
January 2019 1718 Product Version 18.1

**pin**

pin { _pin_ | _port_ }

**Read-only** opcg_trigger attribute. Returns the name of the driving pin or port of the
trigger signal, which was specified using the -pin option of the define_dft
opcg_trigger command.

**Related Information**

**scan_clock**

scan_clock _test_clock_

**Read-only** opcg_trigger attribute. Specifies the test clock that must drive the flops inside
the trigger macro during full scan mode.

**Related Information**

**test_signal**

test_signal _test_signal_

**Read-only** opcg_trigger attribute. Specifies the test signal that must have function
opcg_trigger or shift_enable.

**Related Information**

```
Set by this constraint: define_dft opcg_trigger
Related attributes: (jtag_port) pin
(osc_source) pin on page 1721
```
```
Set by this constraint: define_dft opcg_trigger
Related command: define_dft test_clock
```
```
Set by this constraint: define_dft opcg_trigger
```

```
Design For Test—Osc Source Attributes
```
January 2019 1719 Product Version 18.1

**Osc Source Attributes**

Contain information about the oscillator source clocks defined by the user. These attributes
are read-only attributes, so you cannot set their values.

➤ To get an osc_source attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft/opcg -osc_source osc_source ]
```
**Note:** These attributes are located at:

/designs/ _design_ /dft/opcg/osc_sources

**design**

design _design_

**Read-only** osc_source attribute. Returns the design to which this osc_source belongs.

**max_input_period**

max_input_period _float_

**Read-only** osc_source attribute. Returns the maximum period of the input clock of the
PLL, which was specified using the -max_input_period option of the define_dft
osc_source command.

**Related Information**

**max_output_period**

max_output_period _float_

**Read-only** osc_source attribute. Returns the maximum period of the output clock of the
PLL, which was specified using the -max_output_period option of the define_dft
osc_source command.

```
Set by this constraint: define_dft osc_source
Affects these commands define_dft opcg_domain
define_dft opcg_mode
define_dft opcg_trigger
```

```
Design For Test—Osc Source Attributes
```
January 2019 1720 Product Version 18.1

**Related Information**

**min_input_period**

min_input_period _float_

**Read-only** osc_source attribute. Returns the minimum period of the input clock of the PLL,
which was specified using the -min_input_period option of the define_dft
osc_source command.

**Related Information**

**min_output_period**

min_output_period _float_

**Read-only** osc_source attribute. Returns the minimum period of the output clock of the
PLL, which was specified using the -min_output_period option of the define_dft
osc_source command.

**Related Information**

```
Set by this constraint: define_dft osc_source
Affects these commands define_dft opcg_domain
define_dft opcg_mode
define_dft opcg_trigger
```
```
Set by this constraint: define_dft osc_source
Affects these commands define_dft opcg_domain
define_dft opcg_mode
define_dft opcg_trigger
```
```
Set by this constraint: define_dft osc_source
Affects these commands define_dft opcg_domain
define_dft opcg_mode
define_dft opcg_trigger
```

```
Design For Test—Osc Source Attributes
```
January 2019 1721 Product Version 18.1

**pin**

pin _pin_

**Read-only** osc_source attribute. Returns the output pin of the PLL, which was specified
using the -pin option of the define_dft osc_source command.

**Related Information**

**ref_clock_pin**

ref_clock_pin { _pin_ | _port_ }

**Read-only** osc_source attribute. Returns the reference (input) clock pin or port for the PLL,
which was specified using the -ref_clock_pin option of the define_dft osc_source
command.

**Related Information**

```
Set by this constraint: define_dft osc_source
Affects these commands define_dft opcg_domain
define_dft opcg_mode
define_dft opcg_trigger
Related attributes: (jtag_port) pin
(opcg_trigger) pin on page 1718
```
```
Set by this constraint: define_dft osc_source
Affects these commands define_dft opcg_domain
define_dft opcg_mode
define_dft opcg_trigger
```

```
Design For Test—Osc Source Reference Attributes
```
January 2019 1722 Product Version 18.1

**Osc Source Reference Attributes**

Contain information about the oscillator sources associated with the OPCG modes. These
attributes are read-only attributes, so you cannot set their values.

➤ To get an osc_source_reference attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft/opcg -osc_source_reference name ]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/opcg/opcg_modes/ _mode_ /osc_source_references

**opcg_mode**

opcg_mode _string_

**Read-only** osc_source_reference attribute. Returns the opcg_mode with which the
oscillator source is associated.

**osc_source_period**

osc_source_period _float_

**Read-only** osc_source_reference attribute. Returns the period of the oscillator source,
which was specified using the -osc_source_parameters option of the define_dft
opcg_mode command.

**Related Information**

**ref_clk_period**

ref_clk_period _float_

**Read-only** osc_source_reference attribute. Returns the period of the reference clock,
which was specified using the -osc_source_parameters option of the define_dft
opcg_mode command.

**Related Information**

```
Set by this constraint: define_dft opcg_mode
```
```
Set by this constraint: define_dft opcg_mode
```

```
Design For Test—Actual Scan Chain Attributes
```
January 2019 1723 Product Version 18.1

**Actual Scan Chain Attributes**

Contain information about the final scan chains connected in the specified design. These
attributes are read-only attributes, so you cannot set their values.

➤ To get an actual_scan_chain attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -actual_scan_chain chain ]
```
**Note:** These attributes are located at:

/designs/ _design_ /dft/report/actual_scan_chains

**analyzed**

analyzed {true | false}

**Read-only** actual_scan_chain attribute. Indicates that the connectivity of an existing
scan chain—a scan chain created in a previous Genus session—was analyzed in the current
session.

**Related Information**

**compressed**

compressed {true | false}

**Read-only** actual_scan_chain attribute. Identifies if test compression was applied to this
chain.

**Note:** Although this attribute is writable, you are expected not to change this attribute value.

**Related Information**

```
Set by this command: define dft scan_chain
```
```
Set by this command: compress_scan_chains
Related attributes: dft_mask_clk on page 1789
```
```
dft_compression_signal on page 1799
```

```
Design For Test—Actual Scan Chain Attributes
```
January 2019 1724 Product Version 18.1

**connected_shift_enable**

connected_shift_enable {true | false}

**Read-only** actual_scan_chain attribute. Indicates if the chain consists exclusively of a
preserved or abstract segment whose shift-enable signal was either internally generated or
driven by a non shift-enable test signal. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the ls command by default.

**Related Information**

**design**

design _design_

**Read-only** actual_scan_chain attribute. Returns the design to which the actual scan
chain belongs.

**dft_hookup_pin_sdi**

dft_hookup_pin_sdi { _pin_ | _port_ }

**Read-only** actual_scan_chain attribute. Returns the pin or port used by the tool to make
the scan data input connection to the core logic.

**Example**

legacy_genus:/> get_attr dft_hookup_pin_sdi DFT_chain_1
/designs/test/ports_in/in[0]

**Related Information**

```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_chain) shift_enable on page 1732
(actual_scan_segment) connected_shift_enable on
page 1736
(scan_segment) connected_shift_enable on page 1767
```
```
Affected by these commands: define dft abstract_segment
define dft scan_chain
```

```
Design For Test—Actual Scan Chain Attributes
```
January 2019 1725 Product Version 18.1

**dft_hookup_pin_sdo**

dft_hookup_pin_sdo { _pin_ | _port_ }

**Read-only** actual_scan_chain attribute. Returns the pin or port used by the tool to make
the the scan data output connection from the core logic.

**Example**

legacy_genus:/> get_attr dft_hookup_pin_sdo DFT_chain_1
/designs/test/ports_out/out[0]

**Related Information**

**domain**

domain _string_

**Read-only** actual_scan_chain attribute. Returns the DFT clock domain associated with
the tool-created scan chain.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**edge**

edge {rise | fall | any}

**Read-only** actual_scan_chain attribute. Returns the edge of the DFT clock domain
associated with the tool-created scan chain.

```
Affected by these commands: define dft abstract_segment
define dft scan_chain
```
```
Set by these commands: connect_scan_chains
define dft scan_chain
Related attribute: (scan_chain) domain on page 1759
```

```
Design For Test—Actual Scan Chain Attributes
```
January 2019 1726 Product Version 18.1

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**elements**

elements _string_

**Read-only** actual_scan_chain attribute. Returns a Tcl list of the elements in the
tool-created scan chain.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**has_opcg_segments**

has_opcg_segments {false | true}

**Read-only** actual_scan_chain attribute. Indicates whether the actual scan chain has
OPCG segments prepended to it.

**Related Information**

```
Set by these commands: connect_scan_chains
define dft scan_chain
Related attribute: (scan_chain) edge on page 1759
```
```
Set by these commands: connect_scan_chains
Related attributes: (actual_scan_segment) elements on page 1740
(scan_segment) elements on page 1774
```
```
Set by this command: connect_opcg_segments
```

```
Design For Test—Actual Scan Chain Attributes
```
January 2019 1727 Product Version 18.1

**head_lockup**

head_lockup _string_

**Read-only** actual_scan_chain attribute. Returns the instance of the head lockup
element inserted at the head of the actual scan chain during scan connection. A head lockup
is inserted when you set the dft_capture_clock_edge_for_head_of_scan_chains
attribute to leading.

**Related Information**

Connecting the Scan Chains in _Genus Design for Test Guide for Legacy UI._

**mode_name**

mode_name _string_

**Read-only** actual_scan_chain attribute. Returns the configuration mode to which the
scan chain belongs.

**Related Information**

Defining Scan Chain Configuration Modes in _Genus Design for Test Guide for Legacy UI_

**non_shared_scan_out**

non_shared_scan_out {false | true}

**Read-write** actual_scan_chain attribute. Controls whether the scan-data output port of
this scan chain will be written as an "ignored output" pin constraint to the LEC do file. By
default, it is written as an "ignored output" pin constraint in the LEC do file.

You must set this attribute to true before starting formal verification.

```
Set by this command: connect_scan_chains
```
```
Set by these commands: concat_scan_chains
connect_scan_chains
```

```
Design For Test—Actual Scan Chain Attributes
```
January 2019 1728 Product Version 18.1

**Related Information**

**other_clocks**

other_clocks _string_

**Read-only** actual_scan_chain attribute. Returns a Tcl list containing the other clock
pins of the chain and their active values.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**power_domain**

power_domain _domain_

**Read-only** actual_scan_chain attribute. Returns the list of power domains to which this
scan chain belongs.

**Related Information**

```
Set by this command: connect_scan_chains
```
```
Related attribute: (scan_chain) other_clocks on page 1775
```
```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_segment) other_clocks on page 1741
(scan_segment) other_clocks on page 1775
```
```
Set by this command: connect_scan_chains
Related command: report dft_chains
```

```
Design For Test—Actual Scan Chain Attributes
```
January 2019 1729 Product Version 18.1

**reg_count**

reg_count _integer_

**Read-only** actual_scan_chain attribute. Returns the number of flops in the tool-created
scan chain.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**scan_clock_a**

scan_clock_a _string_

**Read-only** actual_scan_chain attribute. Returns the path to the scan clock a (signal) of
the scan chain.

**Related Information**

**scan_clock_b**

scan_clock_b _string_

**Read-only** actual_scan_chain attribute. Returns the path to the scan clock b (signal) of
the scan chain.

```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_segment) reg_count on page 1742
(scan_segment) reg_count on page 1776
(violation) reg_count on page 1753
```
```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_segment) scan_clock_a on page 1743
(scan_chain) scan_clock_a on page 1760
(scan_segment) scan_clock_a on page 1777
```

```
Design For Test—Actual Scan Chain Attributes
```
January 2019 1730 Product Version 18.1

**Related Information**

**scan_in**

scan_in _string_

**Read-only** actual_scan_chain attribute. Returns the scan-data input pin associated with
the tool-created scan chain.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**scan_out**

scan_out _string_

**Read-only** actual_scan_chain attribute. Returns the scan-data output pin associated
with the tool-created scan chain.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

```
Set by this command: connect_scan_chains
```
```
Related attributes: (actual_scan_segment) scan_clock_b on page 1743
(scan_chain) scan_clock_b on page 1761
(scan_segment) scan_clock_b on page 1777
```
```
Set by these commands: connect_scan_chains
define dft scan_chain
Related attributes: (actual_scan_segment) scan_in on page 1743
(scan_chain) scan_in on page 1761
(scan_segment) scan_in on page 1778
```
```
Set by these commands: connect_scan_chains
define dft scan_chain
```

```
Design For Test—Actual Scan Chain Attributes
```
January 2019 1731 Product Version 18.1

**sdi_compression_signal**

sdi_compression_signal _string_

**Read-only** actual_scan_chain attribute. Indicates whether the scan data input pin of this
chain is shared with the mask enable signal. If the attribute returns mask_enable, the scan
data input pin of this chain is shared with the mask enable signal.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**shared_input**

shared_input {true | false}

**Read-only** actual_scan_chain attribute. Indicates if the scan-data input port of this scan
chain is shared with a functional port.

**Related Information**

```
Related attributes: (actual_scan_segment) scan_out on page 1744
(scan_chain) scan_out on page 1761
(scan_segment) scan_out on page 1778
```
```
Set by this command: compress_scan_chains
Related attribute: (scan_chain) sdi_compression_signal on page 1762
```
```
Set by these commands: connect_scan_chains
define dft scan_chain
Related attribute: (scan_chain) shared_input on page 1762
```

```
Design For Test—Actual Scan Chain Attributes
```
January 2019 1732 Product Version 18.1

**shared_output**

shared_output {true | false}

**Read-only** actual_scan_chain attribute. Indicates if the scan-data output port of this
scan chain is shared with a functional port.

**Related Information**

**shared_select**

shared_select _string_

**Read-only** actual_scan_chain attribute. Returns the control test signal for the mux of the
shared scan data output port.

**Related Information**

**shift_enable**

shift_enable _string_

**Read-only** actual_scan_chain attribute. Returns the chain-specific shift-enable port or
pin for the muxed_scan scan style. This is a computed attribute. Computed attributes are
potentially very time consuming to process and not listed by the ls command by default.

**Note:** This attribute has no value if the connected_shift_enable attribute of this chain
is true.

```
Set by these commands: connect_scan_chains
define dft scan_chain
Related attribute: (scan_chain) shared_output on page 1762
```
```
Set by these commands: connect_scan_chains
define dft scan_chain
Related attribute: (scan_chain) shared_select on page 1763
```

```
Design For Test—Actual Scan Chain Attributes
```
January 2019 1733 Product Version 18.1

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**terminal_lockup**

terminal_lockup _string_

**Read-only** actual_scan_chain attribute. Returns the instance of the terminal lockup
element in the scan chain.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

```
Set by these commands: connect_scan_chains
define dft scan_chain
Related attributes: (actual_scan_chain) connected_shift_enable on
page 1724
(actual_scan_segment) shift_enable on page 1745
(scan_chain) shift_enable on page 1763
(scan_segment) shift_enable on page 1779
```
```
Set by these commands: connect_scan_chains
define dft scan_chain
Related attribute: (scan_chain) terminal_lockup on page 1764
```

```
Design For Test—Actual Scan Segment Attributes
```
January 2019 1734 Product Version 18.1

**Actual Scan Segment Attributes**

Contain information about the final scan segments connected in the specified design. These
attributes are read-only attributes, so you cannot set their values.

➤ To get an actual_scan_segment attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -actual_scan_segment segment ]
```
**Note:** These attributes are located at:

/*/dft/report/actual_scan_segments

**active**

active {low | high}

**Read-only** actual_scan_segment attribute. Returns the active value of the shift-enable
port.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

```
Set by this command: connect_scan_chains
Related attributes: (scan_segment) active on page 1765
(test signal) active on page 1796
```

```
Design For Test—Actual Scan Segment Attributes
```
January 2019 1735 Product Version 18.1

**clock**

clock _string_

**Read-only** actual_scan_segment attribute. Returns the clock port driving the flip-flops at
the head (shift-in position) of this segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**clock_edge**

clock_edge {fall | rise}

**Read-only** actual_scan_segment attribute. Returns the active edge of the clock driving
the flip-flops at the head (shift-in position) of this segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) clock on page 1765
```
```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) clock_edge on page 1766
```

```
Design For Test—Actual Scan Segment Attributes
```
January 2019 1736 Product Version 18.1

**connected_scan_clock_a**

connected_scan_clock_a {true | false}

**Read-only** actual_scan_segment attribute. Indicates if the scan clock a port of the
module boundary is driven by external logic (preconnected) or if the scan clock a signal is
internally generated within the module boundary.

**Related Information**

**connected_scan_clock_b**

connected_scan_clock_b {true | false}

**Read-only** actual_scan_segment attribute. Indicates if the scan clock b port of the
module boundary is driven by external logic (preconnected) or if the scan clock b signal is
internally generated within the module boundary.

**Related Information**

**connected_shift_enable**

connected_shift_enable {true | false}

**Read-only** actual_scan_segment attribute. Indicates if the shift enable port of the
module boundary is driven by external logic (preconnected) or if the shift enable signal is
internally generated within the module boundary.

**Note:** This applies only to abstract segments and preserved segments. For other types of
segments this attribute has no value.

```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) connected_scan_clock_a on
page 1766
```
```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) connected_scan_clock_b on
page 1767
```

```
Design For Test—Actual Scan Segment Attributes
```
January 2019 1737 Product Version 18.1

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**core_wrapper**

core_wrapper {true | false}

**Read-write** actual_scan_segment attribute. Indicates whether the segment was created
for a core wrapper cell.

**Related Information**

**design**

design _design_

**Read-write** actual_scan_segment attribute. Returns the design to which the actual scan
segment belongs.

**dft_tail_test_clock**

dft_tail_test_clock _string_

**Read-only** actual_scan_segment attribute. Returns the top-level clock object that
corresponds to the clock port driving the flip-flops at the tail (shift-out position) of this
segment.

**Note:** This applies only to abstract segments. For other types of segments this attribute has
no value.

```
Set by this command: connect_scan_chains
Related attribute: (actual_scan_chain) connected_shift_enable on
page 1724
(scan_segment) connected_shift_enable on page 1767
```
```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) core_wrapper on page 1768
```

```
Design For Test—Actual Scan Segment Attributes
```
January 2019 1738 Product Version 18.1

**Example**

The following example shows the difference between the tail_clock and the
dft_tail_test_clock attributes. The first attribute returns the clock pin on the blackbox
module, while the second returns the DFT test clock object.

legacy_genus:/designs/test/dft/actual_scan_segments> get_att tail_clock abstract1
/designs/test/instances_hier/u_core/pins_in/clk1
legacy_genus:/designs/test/dft/actual_scan_segments> get_att dft_tail_test_clock
abstract1
/designs/test/dft/test_clock_domains/clk1/clk1

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**dft_tail_test_clock_edge**

dft_tail_test_clock_edge {rise | fall}

**Read-only** actual_scan_segment attribute. Returns the active edge of the top-level clock
object that corresponds to the clock port driving the flip-flops at the tail (shift-out position) of
this segment.

**Note:** This applies only to abstract segments. For other types of segments this attribute has
no value.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

```
Set by these commands: connect_scan_chains
check_dft_rules
Related attribute: (scan_segment) dft_tail_test_clock on page 1771
```
```
Set by these commands: connect_scan_chains
check_dft_rules
Related attribute: (scan_segment) dft_tail_test_clock_edge on
page 1772
```

```
Design For Test—Actual Scan Segment Attributes
```
January 2019 1739 Product Version 18.1

**dft_test_clock**

dft_test_clock _string_

**Read-only** actual_scan_segment attribute. Returns the top-level clock object that
corresponds to the clock port driving the flip-flops at the head (shift-in position) of this
segment.

**Note:** This applies only to abstract segments. For other types of segments this attribute has
no value.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**dft_test_clock_edge**

dft_test_clock_edge {rise | fall}

**Read-only** actual_scan_segment attribute. Returns the active edge of the top-level clock
object that corresponds to the clock port driving the flip-flops at the head (shift-in position) of
this segment.

**Note:** This applies only to abstract segments. For other types of segments this attribute has
no value.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

```
Set by these commands: connect_scan_chains
check_dft_rules
Related attributes: (instance) dft_test_clock on page 1590
(scan_segment) dft_test_clock on page 1772
```
```
Set by these commands: connect_scan_chains
check_dft_rules
Related attributes: (instance) dft_test_clock_edge on page 1590
(scan_segment) dft_test_clock_edge on page 1773
```

```
Design For Test—Actual Scan Segment Attributes
```
January 2019 1740 Product Version 18.1

**elements**

elements _string_

**Read-only** actual_scan_segment attribute. Returns a Tcl list of the elements in the
tool-created scan segment.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**head_skew_safe**

head_skew_safe {true | false}

**Read-only** actual_scan_segment attribute. Indicates if the segment has a data lockup
element connected at the head of its scan segment.

**Note:** This applies only to abstract segments. For other types of segments this attribute has
no value.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**instance**

instance _string_

**Read-only** actual_scan_segment attribute. Returns the instance name of the module for
which the abstract segment was defined.

```
Set by this command: connect_scan_chains
Related attributes: (scan_chain) elements on page 1726
(scan_segment) elements on page 1774
```
```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) head_skew_safe on page 1774
```

```
Design For Test—Actual Scan Segment Attributes
```
January 2019 1741 Product Version 18.1

**Related Information**

**other_clocks**

other_clocks _string_

**Read-only** actual_scan_segment attribute. Returns a Tcl list containing the other clock
pins of the segment and their active values.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**power_domain**

power_domain _domain_

**Read-only** actual_scan_segment attribute. Returns the power domain of this scan
segment.

**Note:** This attribute applies only to segments inserted by the insert_dft wrapper_cell
command that also have the following actual_scan_segment attribute settings:

core_wrapper = true
type = preserved

**Example**

The following command returns the power domain for segment DFT_segment_1.

legacy_genus:/designs/top_1_port_pnr> get_attr power_domain \
[find /des*/top* -actual_scan_segment DFT_segment_1]
/designs/top_1_port_pnr/power/power_domains/pd2

```
Set by this command: connect_scan_chains
```
```
Related attribute: (scan_segment) instance on page 1775
```
```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_chain) other_clocks on page 1728
(scan_segment) other_clocks on page 1775
```

```
Design For Test—Actual Scan Segment Attributes
```
January 2019 1742 Product Version 18.1

**Related Information**

Inserting Core Wrapper Logic in _Genus Design for Test Guide for Legacy UI_

**reg_count**

reg_count _integer_

**Read-only** actual_scan_segment attribute. Returns the number of flops in the
tool-created scan segment.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**reorderable**

reorderable {true | false}

**Read-only** actual_scan_segment attribute. Indicates if the preserved segment is
reorderable for scanDEF purposes.

**Note:** This attribute applies only to preserved segments. For other types of segments this
attribute has no value.

**Related Information**

```
Set by this command: insert_dft wrapper_cell
Related attributes: (actual_scan_segment) core_wrapper on page 1737
(actual_scan_segment) type on page 1747
```
```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_chain) reg_count on page 1729
(scan_segment) reg_count on page 1776
(violation) reg_count on page 1753
```
```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) reorderable on page 1777
```

```
Design For Test—Actual Scan Segment Attributes
```
January 2019 1743 Product Version 18.1

**scan_clock_a**

scan_clock_a _string_

**Read-only** actual_scan_segment attribute. Returns the scan clock A pin for an abstract
segment.

**Related Information**

**scan_clock_b**

scan_clock_b _string_

**Read-only** actual_scan_segment attribute. Returns the scan clock B pin for an abstract
segment.

**Related Information**

**scan_in**

scan_in _string_

**Read-only** actual_scan_segment attribute. Returns the scan-data input pin associated
with the tool-created scan segment.

**Note:** This applies only to abstract segments and preserved segments. For other types of
segments this attribute has no value.

```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_chain) scan_clock_a on page 1729
(scan_chain) scan_clock_a on page 1760
(scan_segment) scan_clock_a on page 1777
```
```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_chain) scan_clock_b on page 1729
(scan_chain) scan_clock_b on page 1743
(scan_segment) scan_clock_b on page 1777
```

```
Design For Test—Actual Scan Segment Attributes
```
January 2019 1744 Product Version 18.1

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**scan_out**

scan_out _string_

**Read-only** actual_scan_segment attribute. Returns the scan-data output pin associated
with the tool-created scan segment.

**Note:** This applies only to abstract segments and preserved segments. For other types of
segments this attribute has no value.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_chain) scan_in on page 1730
(scan_chain) scan_in on page 1761
(scan_segment) scan_in on page 1778
```
```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_chain) scan_out on page 1730
(scan_chain) scan_out on page 1761
(scan_segment) scan_out on page 1778
```

```
Design For Test—Actual Scan Segment Attributes
```
January 2019 1745 Product Version 18.1

**shift_enable**

shift_enable _string_

**Read-only** actual_scan_segment attribute. Returns the segment-specific shift-enable
port or pin for the muxed_scan scan style.

**Note:** This applies only to abstract segments and preserved segments. For other types of
segments this attribute has no value.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**skew_safe**

skew_safe {true | false}

**Read-only** actual_scan_segment attribute. Indicates whether the abstract segment has
a data lockup element connected at the end of its scan segment.

**Note:** This applies only to abstract segments. For other types of segments this attribute has
no value.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

```
Set by this command: connect_scan_chains
Related attributes: (actual_scan_chain) shift_enable on page 1732
(scan_chain) shift_enable on page 1763
(scan_segment) shift_enable on page 1779
```
```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) skew_safe on page 1779
```

```
Design For Test—Actual Scan Segment Attributes
```
January 2019 1746 Product Version 18.1

**tail_clock**

tail_clock _string_

**Read-only** actual_scan_segment attribute. Returns the clock port driving the flip-flops at
the tail (shift-out position) of this segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**tail_clock_edge**

tail_clock_edge {rise | fall}

**Read-only** actual_scan_segment attribute. Returns the active edge of the clock driving
the flip-flops at the tail (shift-out position) of this segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) tail_clock on page 1779
```
```
Set by this command: connect_scan_chains
Related attribute: (scan_segment) tail_clock_edge on page 1780
```

```
Design For Test—Actual Scan Segment Attributes
```
January 2019 1747 Product Version 18.1

**type**

type {abstract | fixed | floating | preserve | shift_register}

**Read-only** actual_scan_segment attribute. Returns the type of the tool-created scan
segment. This attribute can have the following values:

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

```
abstract Indicates that this segment is an abstract segment (that is,
embedded in a blackbox or logic abstract module, or defined for
a libcell timing model).
fixed Indicates that the elements in this segment are connected in the
user-specified order.
floating Indicates that the elements in this segment are not necessarily
connected in the user-specified order.
preserve Indicates that the order of the presumed connected elements
was preserved.
shift_register Indicates that this segment is a shift register. This implies that
the order of the elements in the segment is fixed.
```
```
Set by this command: connect_scan_chains
Related attributes: (scan_segment) type on page 1781
```

```
Design For Test—Violations Attributes
```
January 2019 1748 Product Version 18.1

**Violations Attributes**

Contain information about the violations reported by the DFT rule checker. These attributes
are read-only attributes, so you cannot set their values.

➤ To get a violation attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft/report -violation violation ]
```
**Note:** These attributes are located at:

/designs/ _design_ /dft/report/violations

**description**

description _string_

**Read-only** violation attribute. Returns the description of the violation. Possible values
are listed in the table below.

```
Asynchronous Signal Violations
[ASYNC-01] detected a loop while tracing async signal
[ASYNC-02] async signal driven to a constant active value, possibly due to a
polarity conflict
[ASYNC-03] async signal has no driver
[ASYNC-04] internal or gated async signal
[ASYNC-05] async signal driven by a sequential element
[ASYNC-06] async signal has multiple drivers
[ASYNC-07] async signal also used as a clock signal
[ASYNC-08] misc. async signal violation
[ASYNC-09] async signal is not controllable
[ASYNC-10] async signal driven by a primary input (not defined as a test_mode
signal)
```
```
Abstract Segment Test Mode Signal Violations
[ABS-TM-01] detected a loop while tracing abstract segment test mode signal
[ABS-TM-02] abstract segment test mode signal driven to a constant active
value, possibly due to a polarity conflict
```

```
Design For Test—Violations Attributes
```
January 2019 1749 Product Version 18.1

```
[ABS-TM-03] abstract segment test mode signal has no driver
[ABS-TM-04] internal or gated abstract segment test mode signal
[ABS-TM-05] abstract segment test mode signal driven by a sequential element
[ABS-TM-06] abstract segment test mode signal has multiple drivers
[ABS-TM-07] conflict in abstract segment test mode signal driver which is driven
by test signal of opposite polarity
[ABS-TM-08] misc. abstract segment test mode signal violation
[ABS-TM-09] Abstract Segment Test Mode signal is not controllable
```
```
Clock and Data Race Violations
```
```
[RACE-01] test clock either directly or indirectly drives a non-clock input pin of
a sequential instance.
```
```
Clock Signal Violations
```
```
[CLOCK-01] detected a loop while tracing clock signal
[CLOCK-02] clock signal driven to a constant value
[CLOCK-03] controlled to opposite of required off-state of clock signal
[CLOCK-04] clock signal has no driver
[CLOCK-05] internal or gated clock signal
[CLOCK-06] clock signal driven by a sequential element
[CLOCK-07] clock signal has multiple drivers
[CLOCK-08] clock signal driven by a BlackBox (unresolved) element
[CLOCK-09] misc. clock signal violation
[CLOCK-10] clock signal driven by a primary input (not defined as a test clock
signal)
```
```
Same Asynchronous Set and Reset Violations
[RACE-02] test signal drives both the asynchronous set and reset pins of
same register.
```
```
Shift Register Violations
```
```
[SHIFTREG-01] Synchronous pins of flop are not appropriately controlled in test
mode.
```

```
Design For Test—Violations Attributes
```
January 2019 1750 Product Version 18.1

**Example**

In this example the clock signal is driven by a sequential element. Because the clock driver is
not a user-defined test-clock pin—specified as being controllable—the clock driver is
considered uncontrollable.

legacy_genus:/> get_att description /design/top/dft/report/violations/vid_1_async
[CLOCK-06] clock signal driven by a sequential element

**Related Information**

Running the DFT Rule Checker in _Genus Design for Test Guide for Legacy UI._

**design**

design _design_

**Read-only** violation attribute. Returns the design to which this violation belongs.

```
[SHIFTREG-02] Output of flop driven to a constant value 0, possibly due to
settings of synchronous pins in test mode.
```
```
[SHIFTREG-03] Output of flop driven to a constant value 1, possibly due to
settings of synchronous pins in test mode.
[SHIFTREG-04] Shift register segment not connected properly, could not trace back
to a register from flop.
[SHIFTREG-05] Could not trace back to a register from flop.
```
```
Tristate Net Contention Violations
[TRISTATE_NET-01
]
```
```
tristate net netName connected to pin pinName potentially driven
by conflicting values.
```
```
X-Source Violations
```
```
[BBOX-01] output pin of unresolved instance or timing model drives an input
pin of a sequential instance.
```
```
Set by this command: check_dft_rules
Affects this command: report dft_violations
Related attributes: (instance) dft_violation on page 1591
```

```
Design For Test—Violations Attributes
```
January 2019 1751 Product Version 18.1

**endpoints**

endpoints _string_

**Read-only** violation attribute. Returns a Tcl list of test-mode pins and ports of abstraction
models that are affected by the same test-mode violation.

**Note:** This attribute applies only to abstract segment violations.

**Related Information**

Running the DFT Rule Checker in _Genus Design for Test Guide for Legacy UI._

**file_name**

file_name _string_

**Read-only** violation attribute. Returns the name of the file in which the problem was
detected. You need to set the hdl_track_filename_row_col root attribute to true
before you run the DFT rule checker, otherwise an empty string is returned.

**Example**

legacy_genus:/> get_att file_name [find /designs/top -violation vid_1_async]
test10.v

**Related Information**

Running the DFT Rule Checker in _Genus Design for Test Guide for Legacy UI._

```
Set by this command: check_dft_rules
Affects this command: report dft_violations
```
```
Set by this command: check_dft_rules
Affects this command: report dft_violations
Affected by this attribute: hdl_track_filename_row_col on page 449
```

```
Design For Test—Violations Attributes
```
January 2019 1752 Product Version 18.1

**fixed**

fixed {true | false}

**Read-only** violation attribute. Indicates whether the violation has been fixed with the
fix_dft_violations command.

This attribute value is only set to true when you run the fix_dft_violations command
with the -dont_check_dft_rules option. If you omit this option, the entire violations
directory is updated and only true violations are kept.

**Note:** You can also fix a violation using insert_dft test_point or insert_dft
user_test_point commands. However, these commands have no information about the
violation ID that is being fixed and therefore they do not affect the value of the attribute.

**Example**

legacy_genus:/> get_att fixed [find /designs/top -violation vid_1_async]
false

**Related Information**

Running the DFT Rule Checker in _Genus Design for Test Guide for Legacy UI._

**id**

id _integer_

**Read-only** violation attribute. Returns the violation ID number given by
check_dft_rules.

**Example**

legacy_genus:/> get_att id /design/top/dft/report/violations/vid_1_async
1

```
Set by this command: check_dft_rules
Related attributes: (instance) dft_status on page 1589
```

```
Design For Test—Violations Attributes
```
January 2019 1753 Product Version 18.1

**Related Information**

Running the DFT Rule Checker in _Genus Design for Test Guide for Legacy UI._

**line_number**

line_number _integer_

**Read-only** violation attribute. Returns the line number at which the problem was
detected. You need to set the hdl_track_filename_row_col root attribute to true
before you run the DFT rule checker, otherwise the value is set to 0.

**Example**

In this example, the hdl_track_filename_row_col root attribute was not set to true.

legacy_genus:/> get_att line_number [find /designs/top -violation vid_1_async]
0

**Related Information**

Running the DFT Rule Checker in _Genus Design for Test Guide for Legacy UI._

**reg_count**

reg_count _integer_

**Read-only** violation attribute. Returns the number of registers this violation affects. If the
violation also affects abstract segments, the count also includes the length of the abstract
segments.

```
Set by this command: check_dft_rules
Affects this command: report dft_violations
Related attributes: (instance) dft_violation on page 1591
```
```
Set by this command: check_dft_rules
Affects this command: report dft_violations
Affected by this attribute: hdl_track_filename_row_col on page 449
```

```
Design For Test—Violations Attributes
```
January 2019 1754 Product Version 18.1

**Example**

In this example four registers are affected by this violation.

legacy_genus:/> get_att reg_count [find /designs/top -violation vid_1_async]
4

**Related Information**

Running the DFT Rule Checker in _Genus Design for Test Guide for Legacy UI._

**registers**

registers _instance_list_

**Read-only** violation attribute. Returns a list of the instance names of the registers
affected by this violation.

**Example**

legacy_genus:> get_att registers [find /designs/top -violation vid_1_async]
{/designs/top/instances_seq/out2_reg[0]} {/designs/top/instances_seq/out2_reg[1]}
{/designs/top/instances_seq/out2_reg[2]} {/designs/top/instances_seq/out2_reg[3]}

**Related Information**

Running the DFT Rule Checker in _Genus Design for Test Guide for Legacy UI._

```
Set by this command: check_dft_rules
Affects this command: report dft_violations
Related attributes: (actual_scan_chain) reg_count on page 1729
(actual_scan_segment) reg_count on page 1742
(scan_segment) reg_count on page 1776
```
```
Set by this command: check_dft_rules
Affects this command: report dft_violations
```

```
Design For Test—Violations Attributes
```
January 2019 1755 Product Version 18.1

**root_node**

root_node { _pin_ | _port_ | _bus_ }

**Read-only** violation attribute. Returns the pin, port or bus at which the violation
originates.

**Example**

In this example, the violation is caused because the clock signal is driven by a sequential
element. The root_node attribute returns the clock driver which is the Q pin of the
sequential element.

legacy_genus:/> get_att root_node [find /designs/top -violation vid_1_clock]
/designs/top/instances_seq/divClk_reg/pins_out/q

**Related Information**

Running the DFT Rule Checker in _Genus Design for Test Guide for Legacy UI._

**segments**

segments _list_of_abstract_segments_

**Read-only** violation attribute. Returns a list of the abstract segments affected by this
violation.

**Example**

legacy_genus:/> get_att segments [find /designs/test -violation vid_0_abs]
/designs/test/dft/scan_segments/core1_1 /designs/test/dft/scan_segments/core1_2

**Related Information**

Running the DFT Rule Checker in _Genus Design for Test Guide for Legacy UI._

```
Set by this command: check_dft_rules
```
```
Set by this command: check_dft_rules
Affects this command: report dft_violations
```

```
Design For Test—Violations Attributes
```
January 2019 1756 Product Version 18.1

**tristate_net_drivers**

tristate_net_drivers { _pin_ | _port_ | _bus_ }

**Read-only** violation attribute. Returns the tristate net driver pins where the violation
originates.

**tristate_net_load**

tristate_net_load { _pin_ | _port_ | _bus_ }

**Read-only** violation attribute. Returns the load pin for tristate net where the violation
originates.

**type**

type {async | clock | abstract segment test mode | shift register | tristate net |
race | xsource }

**Read-only** violation attribute. Returns the type of the violation.

**Example**

legacy_genus:/designs/top> get_att type [find /designs/top/dft -violation vid_1]\
clock

**Related Information**

Running the DFT Rule Checker in _Genus Design for Test Guide for Legacy UI._

```
Set by this command: check_dft_rules -advanced
Affects this command: report dft_violations
Related attributes: (instance) dft_violation on page 1591
```

```
Design For Test—Scan Chain Attributes
```
January 2019 1757 Product Version 18.1

**Scan Chain Attributes**

Contain information about the user-defined scan chains.

➤ To set a scan_chain attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -scan_chain chain ]
```
➤ To get a scan_chain attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -scan_chain chain ]
```
**Note:** These attributes are located at:

/designs/ _design_ /dft/scan_chains.

**body**

body _string_

**Read-only** scan_chain attribute. Returns the name of the body segment of the
user-specified scan chain.

**Related Information**

**complete**

complete {true | false}

**Read-only** scan_chain attribute. Indicates if the user-defined scan chain was completely
user-specified (true) or was completed by analysis (false).

If a scan chain is marked complete, it means that all its components were specified through
options of the define_dft scan_chain constraint, that is, the scan-data input and output,
and the head, tail, and body segments were all specified by the user.

**Related Information**

```
Set by this constraint: define dft scan_chain
```
```
Set by this constraint: define dft scan_chain
```

```
Design For Test—Scan Chain Attributes
```
January 2019 1758 Product Version 18.1

**design**

design _design_

**Read-only** scan_chain attribute. Returns the design to which this scan_chain belongs.

**dft_hookup_pin_sdi**

dft_hookup_pin_sdi { _pin_ | _port_ }

**Read-only** scan_chain attribute. Returns the pin or port used by the tool to make the scan
data input connection to the core logic.

**Example**

legacy_genus:/> get_attr dft_hookup_pin_sdi DFT_chain_1
/designs/test/ports_in/in[0]

**Related Information**

**dft_hookup_pin_sdo**

dft_hookup_pin_sdo { _pin_ | _port_ }

**Read-only** scan_chain attribute. Returns the pin or port used by the tool to make the the
scan data output connection from the core logic.

**Example**

legacy_genus:/> get_attr dft_hookup_pin_sdo DFT_chain_1
/designs/test/ports_out/out[1]

**Related Information**

```
Affected by these commands: define dft abstract_segment
define dft scan_chain
```
```
Affected by these commands: define dft abstract_segment
define dft scan_chain
```

```
Design For Test—Scan Chain Attributes
```
January 2019 1759 Product Version 18.1

**domain**

domain _string_

**Read-only** scan_chain attribute. Returns the DFT clock domain associated with the
user-specified scan chain.

**Related Information**

**edge**

edge {rise | fall | any}

**Read-only** scan_chain attribute. Returns the edge of the DFT clock domain associated
with the user-specified scan chain.

**Related Information**

**head**

head _string_

**Read-only** scan_chain attribute. Returns the name of the head segment of the
user-specified scan chain.

**Related Information**

**max_length**

max_length _integer_

**Read-only** scan_chain attribute. Returns the maximum length that was allowed for this
user-specified scan chain. This length might be slightly different than the actual length.

```
Set by this constraint: define dft scan_chain
Related attribute: (actual_scan_chain) domain on page 1725
```
```
Set by this constraint: define dft scan_chain
Related attribute: (actual_scan_chain) edge on page 1725
```
```
Set by this constraint: define dft scan_chain
```

```
Design For Test—Scan Chain Attributes
```
January 2019 1760 Product Version 18.1

**Related Information**

**non_shared_scan_out**

non_shared_scan_out {false | true}

**Read-only** scan_chain attribute. Controls whether the non-shared scan-data output port
of this scan chain will be written as an "ignored output" pin constraint to the LEC do file. By
default, it is written as an "ignored output" pin constraint in the LEC do file.

You must set this attribute to true before connecting the scan chains.

**Related Information**

**scan_clock_a**

scan_clock_a _string_

**Read-only** scan_chain attribute. Returns the path to the scan clock a (signal) of the scan
chain.

**Related Information**

```
Set by this constraint: define dft scan_chain
```
```
Set by this command: connect_scan_chains
Related attribute: (actual_scan_chain) non_shared_scan_out on
page 1727
```
```
Set by this constraint: define dft scan_chain
Related attributes: (actual_scan_chain) scan_clock_a on page 1729
(actual_scan_segment) scan_clock_a on page 1743
(scan_segment) scan_clock_a on page 1777
```

```
Design For Test—Scan Chain Attributes
```
January 2019 1761 Product Version 18.1

**scan_clock_b**

scan_clock_b _string_

**Read-only** scan_chain attribute. Returns the path to the scan clock b (signal) of the scan
chain.

**Related Information**

**scan_in**

scan_in _string_

**Read-only** scan_chain attribute. Returns the scan-data input pin of the user-specified
scan chain.

**Related Information**

**scan_out**

scan_out _string_

**Read-only** scan_chain attribute. Returns the scan-data output pin of the user-specified
scan chain.

**Related Information**

```
Set by this constraint: define dft scan_chain
Related attributes: (actual_scan_chain) scan_clock_b on page 1729
(actual_scan_segment) scan_clock_b on page 1743
(scan_segment) scan_clock_b on page 1777
```
```
Set by this constraint: define dft scan_chain
Related attributes: (actual_scan_chain) scan_in on page 1730
(actual_scan_segment) scan_in on page 1743
(scan_segment) scan_in on page 1778
```
```
Set by this constraint: define dft scan_chain
```

```
Design For Test—Scan Chain Attributes
```
January 2019 1762 Product Version 18.1

**sdi_compression_signal**

sdi_compression_signal _string_

**Read-only** scan_chain attribute. If the attribute returns mask_enable, the scan data input
pin of this chain is shared with the mask enable isgnal.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**shared_input**

shared_input {true | false}

**Read-only** scan_chain attribute. Indicates if the scan-data input port of this user-specified
scan chain is shared with a functional port.

**Related Information**

**shared_output**

shared_output {true | false}

```
Related attributes: (actual_scan_chain) scan_out on page 1730
(actual_scan_segment) scan_out on page 1744
(scan_segment) scan_out on page 1778
```
```
Set by these commands: compress_scan_chains
Related attribute: (actual_scan_chain) sdi_compression_signal on
page 1731
```
```
Set by this constraint: define dft scan_chain
Related attribute: (actual_scan_chain) shared_input on page 1731
```

```
Design For Test—Scan Chain Attributes
```
January 2019 1763 Product Version 18.1

**Read-only** scan_chain attribute. Indicates if the scan-data output port of this
user-specified scan chain is shared with a functional port.

**Related Information**

**shared_select**

shared_select _string_

**Read-only** scan_chain attribute. Returns the control test signal for the mux of the shared
scan data output port.

**Related Information**

**shift_enable**

shift_enable _string_

**Read-only** scan_chain attribute. Returns the chain-specific shift-enable port or pin for the
muxed_scan scan style. This is a computed attribute. Computed attributes are potentially
very time consuming to process and not listed by the ls command by default.

**Related Information**

**tail**

tail _string_

```
Set by this constraint: define dft scan_chain
Related attribute: (actual_scan_chain) shared_output on page 1732
```
```
Set by these commands: define dft scan_chain
Related attribute: (actual_scan_chain) shared_select on page 1732
```
```
Set by this constraint: define dft scan_chain
Related attributes: (actual_scan_chain) shift_enable on page 1732
(actual_scan_segment) shift_enable on page 1745
(scan_segment) shift_enable on page 1779
```

```
Design For Test—Scan Chain Attributes
```
January 2019 1764 Product Version 18.1

**Read-only** scan_chain attribute. Returns the name of the tail segment of the
user-specified scan chain.

**Related Information**

**terminal_lockup**

terminal_lockup {none | level_sensitive | edge_sensitive}

**Read-only** scan_chain attribute. Returns the type of the terminal lockup element inserted
at the tail end of the user-specified chain.This attribute can have the following values:

**Related Information**

```
Set by this constraint: define dft scan_chain
```
```
edge-sensitive Indicates that the terminal lockup element inserted is a flip-flop.
level-sensitive Indicates that the terminal lockup element inserted is a latch.
none Indicates that a scan chain does not have a terminal lockup.
```
```
Set by this constraint: define dft scan_chain
Related attribute: (actual_scan_chain) terminal_lockup on page 1733
```

```
Design For Test—Scan Segment Attributes
```
January 2019 1765 Product Version 18.1

**Scan Segment Attributes**

Contain information about the user-defined scan segments.

➤ To set a scan_segment attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -scan_segment name ]
```
➤ To get a scan_segment attribute value, type

```
get_attribute attribute_name [find /des*/ design -scan_segment name ]
```
**Note:** These attributes are located at:

/designs/ _design_ /dft/scan_segments

**active**

active {low | high}

**Read-only** scan_segment attribute. Specifies the active value of the shift-enable port at the
boundary of the blackbox in which this segment is defined.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

**clock**

clock _string_

**Read-only** scan_segment attribute. Returns the clock port driving the flip-flops at the head
(shift-in position) of this user-defined scan segment.

**Note:** This attribute applies only to abstract scan segments. For other types of segments this
attribute has no value.

**Related Information**

```
Set by this constraint: define dft abstract_segment
Related attributes: (actual_scan_segment) active on page 1734
(test signal) active on page 1796
```
```
Set by this constraint: define dft abstract_segment
```

```
Design For Test—Scan Segment Attributes
```
January 2019 1766 Product Version 18.1

**clock_edge**

clock_edge {fall | rise}

**Read-only** scan_segment attribute. Returns the active edge of the clock driving the
flip-flops at the head (shift-in position) of this user-defined scan segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

**connected_scan_clock_a**

connected_scan_clock_a {true | false}

**Read-only** scan_segment attribute. Indicates if the scan clock a port of the module
boundary is driven by external logic (preconnected) or if the scan clock a signal is internally
generated within the module boundary.

**Related Information**

```
Related attribute: (actual_scan_segment) clock on page 1735
```
```
Set by this constraint: define dft abstract_segment
Related attribute: (actual_scan_segment) clock_edge on page 1735
```
```
Set by this constraint: define_dft preserved_segment
Related attribute: (actual_scan_segment) connected_scan_clock_a on
page 1736
```

```
Design For Test—Scan Segment Attributes
```
January 2019 1767 Product Version 18.1

**connected_scan_clock_b**

connected_scan_clock_b {true | false}

**Read-only** scan_segment attribute. Indicates if the scan clock b port of the module
boundary is driven by external logic (preconnected) or if the scan clock b signal is internally
generated within the module boundary.

**Related Information**

**connected_shift_enable**

connected_shift_enable {true | false}

**Read-only** scan_segment attribute. Indicates if the shift enable port of the module
boundary is driven by external logic (preconnected) or if the shift enable signal is internally
generated within the module boundary.

**Note:** This attribute applies only to abstract segments and preserved segments. For other
types of segments this attribute has no value.

**Related Information**

```
Set by this constraint: define_dft preserved_segment
Related attribute: (actual_scan_segment) connected_scan_clock_b on
page 1736
```
```
Set by these constraints: define dft abstract_segment
define_dft preserved_segment
Related attribute: (actual_scan_chain) connected_shift_enable on
page 1724
(actual_scan_segment) connected_shift_enable on
page 1736
```

```
Design For Test—Scan Segment Attributes
```
January 2019 1768 Product Version 18.1

**core_wrapper**

core_wrapper {true | false}

**Read-write** scan_segment attribute. Indicates whether the segment was created for a core
wrapper cell.

**Related Information**

Inserting Core Wrapper Logicin _Genus Design for Test Guide for Legacy UI_

**core_wrapper_ports**

core_wrapper_ports { _pins_ | _ports_ }

**Read-write** scan_segment attribute. Specifies the pins or ports associated with this
wrapper segment. More than one port can be associated with a shared wrapper segment.

**Note:** This attribute only applies to segments for which the core_wrapper attribute is set to
true.

**Related Information**

Inserting Core Wrapper Logicin _Genus Design for Test Guide for Legacy UI_

**core_wrapper_type**

core_wrapper_type {dedicated | shared}

**Read-write** scan_segment attribute. Indicates whether this wrapper segment is shared or
dedicated.

**Note:** This attribute only applies to segments for which the core_wrapper attribute is set to
true.

```
Set by this command: insert_dft wrapper_cell
Related attribute: (active scan segment) core_wrapper on page 1737
```
```
Set by this command: insert_dft wrapper_cell
```

```
Design For Test—Scan Segment Attributes
```
January 2019 1769 Product Version 18.1

**Related Information**

Inserting Core Wrapper Logicin _Genus Design for Test Guide for Legacy UI_

**core_wrapper_usage**

core_wrapper_usage {input_bounding | output_bounding}

**Read-write** scan_segment attribute. Indicates whether the wrapper segment is used for
input or output bounding.

Based on the fanout analysis from an input port or fanin analysis from an output port, the tool
identifies which sets of functional flops are used for input bounding (meaning that the wrapper
cells will load the test data when WINT=1 to test the core logic), or for output bounding
(meaning that the wrapper cell will load the test data when WEXT=1 to provide test data
external to the core to test the interconnect and surrounding logic. WINT and WEXT are
mutually exclusive signals.

**Note:** This attribute only applies to segments for which the core_wrapper attribute is set to
true.

**Related Information**

Inserting Core Wrapper Logic in _Genus Design for Test Guide for Legacy UI_

**design**

design _design_

**Read-only** scan_segment attribute. Returns the design to which this scan_segment
belongs.

```
Set by this command: insert_dft wrapper_cell
```
```
Set by this command: insert_dft wrapper_cell
```

```
Design For Test—Scan Segment Attributes
```
January 2019 1770 Product Version 18.1

**dft_dont_scan**

dft_dont_scan {false | true}

_Default_ : false

**Read-write** scan_segment attribute. Controls the inclusion of the specified abstract
segment into a scan chain. This attribute can have the following values:

You must set this attribute prior to running the check_dft_rules command.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Note:** The tool will automatically set this attribute to true when the parent of the hierarchical
instance for which the abstract segment is defined has its dft_dont_scan attribute set to
true.

**Related Information**

Marking Objects not to be Mapped to Scan Flip-Flops in _Genus Design for Test Guide for
Legacy UI._

```
false Allows the abstract segment to be included in a scan chain if it
passes the DFT rule checks.
true Prevents the abstract segment from being included in a scan
chain.
```
```
Affects these commands: check_dft_rules
connect_scan_chains
syn_map
Related attributes: (design) dft_dont_scan on page 1566
(instance) dft_dont_scan on page 1584
(subdesign) dft_dont_scan on page 1608
```

```
Design For Test—Scan Segment Attributes
```
January 2019 1771 Product Version 18.1

**dft_status**

dft_status {Passes DFT Rules | Fails DFT Rules}

**Read-only** scan_segment attribute. Returns the DFT rule check (scan) status of a
segment.

**Note:** This attribute has no value if the DFT rule checker has not yet been run.

**Related Information**
Running the DFT Rule Checker in _Genus Design for Test Guide for Legacy UI_

**dft_tail_test_clock**

dft_tail_test_clock _string_

**Read-only** scan_segment attribute. Returns the top-level clock object that corresponds to
the clock port driving the flip-flops at the tail (shift-out position) of this segment.

This attribute applies only to abstract segments. For other types of segments this attribute has
no value.

**Example**

The following example shows the difference between the tail_clock and the
dft_tail_test_clock attributes. The first attribute returns the clock pin on the blackbox
module, while the second returns the DFT test clock object.

legacy_genus:/designs/test/dft/scan_segments> get_att tail_clock abstract1
/designs/test/instances_hier/u_core/pins_in/clk1
legacy_genus:/designs/test/dft/scan_segments> get_att dft_tail_test_clock
abstract1
/designs/test/dft/test_clock_domains/clk1/clk1

```
Fails DFT Rules Indicates that some flops of the segment failed the DFT rules.
Passes DFT Rules Indicates that all flops of the segment passed the DFT rules.
```
```
Set by this command: check_dft_rules
Related attributes: (instance) dft_status on page 1589
```

```
Design For Test—Scan Segment Attributes
```
January 2019 1772 Product Version 18.1

**Related Information**

**dft_tail_test_clock_edge**

dft_tail_test_clock_edge {rise | fall}

**Read-only** scan_segment attribute. Returns the active edge of the top-level clock object
that corresponds to the clock port driving the flip-flops at the tail (shift-out position) of this
segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

**dft_test_clock**

dft_test_clock _string_

**Read-only** scan_segment attribute. Returns the top-level clock object that corresponds to
the clock port driving the flip-flops at the head (shift-in position) of this segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

```
Set by this command: check_dft_rules
```
```
Related attribute: (actual_scan_segment) dft_tail_test_clock on
page 1737
```
```
Set by this command: check_dft_rules
Related attribute: (actual_scan_segment) dft_tail_test_clock_edge on
page 1738
```
```
Set by this command: check_dft_rules
Related attributes: (instance) dft_test_clock on page 1590
(actual_scan_segment) dft_test_clock on page 1739
```

```
Design For Test—Scan Segment Attributes
```
January 2019 1773 Product Version 18.1

**dft_test_clock_edge**

dft_test_clock_edge {rise | fall}

**Read-only** scan_segment attribute. Returns the active edge of the top-level clock object
that corresponds to the clock port driving the flip-flops at the head (shift-in position) of this
segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

**dft_violation**

dft_violation {abstract_testmode | clock | async set | async reset}
#(violation_Id_number)

**Read-only** scan_segment attribute. Returns the type of violation (abstract segment test
mode rule violation, clock rule violation or asynch rule violation) for the abstract segment
together with the violation ID number given by the check_dft_rules command.

This is a computed attribute. Computed attributes are potentially very time consuming to
process and not listed by the ls command by default.

**Note:** This attribute has no value if the DFT rule checker has not yet been run, or for
segments that are not abstract segments.

**Example**

legacy_genus:/> get_att dft_violation /des*/*/*seq/*1
clock #(0 ) async set #(1 )

**Related Information**

```
Set by this command: check_dft_rules
Related attributes: (instance) dft_test_clock_edge on page 1590
(actual_scan_segment) dft_test_clock_edge on
page 1739
```
```
Set by this command: check_dft_rules
Related attributes: (instance) dft_violation on page 1591
```

```
Design For Test—Scan Segment Attributes
```
January 2019 1774 Product Version 18.1

**elements**

elements _string_

**Read-only** scan_segment attribute. Returns a Tcl list of the elements in this user-defined
scan segment.

**Related Information**

**head_skew_safe**

head_skew_safe {true | false}

**Read-only** scan_segment attribute. Indicates if the segment has a data lockup element
connected at the head of its scan segment.

**Note:** This applies only to abstract segments. For other types of segments this attribute has
no value.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

```
Set by these constraints: define dft abstract_segment
define_dft fixed_segment
define_dft floating_segment
define_dft preserved_segment
define_dft shift_register_segment
Related attribute: (actual_scan_chain) elements on page 1726
(actual_scan_segment) elements on page 1740
```
```
Set by this command: connect_scan_chains
Related attribute: (actual_scan_segment) head_skew_safe on
page 1740
```

```
Design For Test—Scan Segment Attributes
```
January 2019 1775 Product Version 18.1

**instance**

instance _string_

**Read-only** scan_segment attribute. Returns the instance name of the module for which the
abstract segment was defined.

**Related Information**

**other_clocks**

other_clocks _string_

**Read-only** scan_segment attribute. Returns a Tcl list containing the other clock pins of the
segment and their active values.

**Related Information**

Reporting on Specific Aspects of Chains or Segments in _Genus Design for Test Guide for
Legacy UI_

**power_domain**

power_domain _domain_

**Read-only** scan_segment attribute. Returns the power domain of this scan segment.

```
Set by this constraint: define dft abstract_segment
Related attribute: (actual_scan_segment) instance on page 1740
```
```
Set by these constraints: define dft abstract_segment
```
```
define_dft fixed_segment
define_dft floating_segment
define_dft preserved_segment
define_dft shift_register_segment
Related attributes: (actual_scan_chain) other_clocks on page 1728
(actual_scan_segment) other_clocks on page 1741
```

```
Design For Test—Scan Segment Attributes
```
January 2019 1776 Product Version 18.1

**Note:** This attribute applies only to segments inserted by the insert_dft wrapper_cell
command that also have the following scan_segment attribute settings:

core_wrapper = true
type = preserved

**Example**

The following command returns the power domain for segment DFT_segment_1.

legacy_genus:/designs/top_1_port_pnr> get_attr power_domain \
[find /des*/top* -scan_segment DFT_segment_1]
/designs/top_1_port_pnr/power/power_domains/pd2

**Related Information**

Inserting Core Wrapper Logic in _Genus Design for Test Guide for Legacy UI_

**reg_count**

reg_count _integer_

**Read-only** scan_segment attribute. Returns the number of flops in this user-defined scan
segment.

**Related Information**

```
Set by this command: insert_dft wrapper_cell
Related attributes: (scan_segment) core_wrapper on page 1768
(scan_segment) type on page 1781
```
```
Set by these constraints: define dft abstract_segment
```
```
define_dft fixed_segment
define_dft floating_segment
define_dft preserved_segment
define_dft shift_register_segment
Related attributes: (actual_scan_chain) reg_count on page 1729
(actual_scan_segment) reg_count on page 1742
(violation) reg_count on page 1753
```

```
Design For Test—Scan Segment Attributes
```
January 2019 1777 Product Version 18.1

**reorderable**

reorderable {true | false}

**Read-only** scan_segment attribute. Indicates if the preserved segment is reorderable for
scanDEF purposes.

**Note:** This attribute applies only to preserved segments. For other types of segments this
attribute has no value.

**Related Information**

**scan_clock_a**

scan_clock_a _string_

**Read-only** scan_segment attribute. Returns the scan clock A pin for an abstract segment.

**Related Information**

**scan_clock_b**

scan_clock_b _string_

**Read-only** scan_segment attribute. Returns the scan clock B pin for an abstract segment.

**Related Information**

```
Set by this command: define_dft preserved_segment
Related attribute: (actual_scan_segment) reorderable on page 1742
```
```
Set by this constraint: define dft abstract_segment
Related attributes: (actual_scan_chain) scan_clock_a on page 1729
(actual_scan_segment) scan_clock_a on page 1743
(scan_chain) scan_clock_a on page 1760
```
```
Set by this command: define dft abstract_segment
Related attributes: (actual_scan_chain) scan_clock_b on page 1729
(actual_scan_segment) scan_clock_b on page 1743
(scan_chain) scan_clock_b on page 1761
```

```
Design For Test—Scan Segment Attributes
```
January 2019 1778 Product Version 18.1

**scan_in**

scan_in _string_

**Read-only** scan_segment attribute. Returns the scan-data input of this user-defined scan
segment.

**Note:** This attribute applies only to abstract segments and preserved segments. For other
types of segments this attribute has no value.

**Related Information**

**scan_out**

scan_out _string_

**Read-only** scan_segment attribute. Returns the scan-data output of this user-defined scan
segment.

**Note:** This attribute applies only to abstract segments and preserved segments. For other
types of segments this attribute has no value.

**Related Information**

```
Set by these constraints: define dft abstract_segment
define_dft preserved_segment
Related attributes: (actual_scan_chain) scan_in on page 1730
(actual_scan_segment) scan_in on page 1743
(scan_chain) scan_in on page 1761
```
```
Set by this constraint: define dft abstract_segment
Related attributes: (actual_scan_chain) scan_out on page 1730
(actual_scan_segment) scan_out on page 1744
(scan_chain) scan_out on page 1761
```

```
Design For Test—Scan Segment Attributes
```
January 2019 1779 Product Version 18.1

**shift_enable**

shift_enable _string_

**Read-only** scan_segment attribute. Returns the shift-enable port at the boundary of the
blackbox in which this segment is defined.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

**skew_safe**

skew_safe {true | false}

**Read-only** scan_segment attribute. Indicates if this user-defined scan segment has a data
lockup element connected at the end of its scan segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

**tail_clock**

tail_clock _string_

**Read-only** scan_segment attribute. Returns the clock port driving the flip-flops at the tail
(shift-out position) of this user-defined scan segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

```
Set by this constraint: define dft abstract_segment
Related attributes: (actual_scan_chain) shift_enable on page 1732
(actual_scan_segment) shift_enable on page 1745
(scan_chain) shift_enable on page 1763
```
```
Set by these constraints: define dft abstract_segment
```
```
Related attribute: (actual_scan_segment) skew_safe on page 1745
```

```
Design For Test—Scan Segment Attributes
```
January 2019 1780 Product Version 18.1

**Related Information**

**tail_clock_edge**

tail_clock_edge {rise | fall}

**Read-only** scan_segment attribute. Returns the active edge of the clock driving the
flip-flops at the tail (shift-out position) of this user-defined scan segment.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Related Information**

**test_modes**

test_modes _string_

**Read-only** scan_segment attribute. Returns a Tcl list containing the test mode pins of the
segment and their active values.

**Note:** This attribute applies only to abstract segments. For other types of segments this
attribute has no value.

**Example**

legacy_genus:/> get_att test_modes abstract1
/designs/test/instances_hier/u_core/pins_in/RST high

**Related Information**

```
Set by this constraint: define dft abstract_segment
```
```
Related attribute: (actual_scan_segment) tail_clock on page 1746
```
```
Set by this constraint: define dft abstract_segment
Related attribute: (actual_scan_segment) tail_clock_edge on page 1746
```
```
Set by this constraint: define dft abstract_segment
```
```
Related attribute: (actual_scan_segment) tail_clock_edge on page 1746
```

```
Design For Test—Scan Segment Attributes
```
January 2019 1781 Product Version 18.1

**type**

type {abstract | fixed | floating | preserve | shift_register}

**Read-only** scan_segment attribute. Returns the type of this user-defined scan segment.
This attribute can have the following values:

**Related Information**

**user_defined_segment**

user_defined_segment {true | false}

**Read-only** scan_segment attribute. Indicates whether the segment is a user-defined
segment or a shift register segment that was automatically identified by Genus.

**Related Information**

```
abstract Indicates that this segment is an abstract segment (that is,
embedded in a blackbox module).
fixed Indicates that the elements in the segment are connected in the
user-specified order.
floating Indicates that the elements in the segment are not necessarily
connected in the user-specified order.
preserve Indicates that the order of the presumed connected elements
was preserved.
shift_register Indicates that this segment is a shift register. This implies that
the order of the elements in the segment is fixed.
```
```
Set by these constraints: define dft abstract_segment
define_dft fixed_segment
define_dft floating_segment
define_dft preserved_segment
define_dft shift_register_segment
Related attributes: (actual_scan_segment) type on page 1747
```
```
Set by these constraints: define dft abstract_segment
```

```
Design For Test—Scan Segment Attributes
```
January 2019 1782 Product Version 18.1

```
define_dft fixed_segment
define_dft floating_segment
define_dft preserved_segment
define_dft shift_register_segment
Set by this command: identify shift_register_scan_segments
```

```
Design For Test—Test Bus Port Attributes
```
January 2019 1783 Product Version 18.1

**Test Bus Port Attributes**

Contain information about the test bus ports in the specified design. These attributes are set
using the define_dft test_bus_port command.

These attributes are read-only attributes, so you cannot set their values.

➤ To get an test_bus_port attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft -test_bus_port test_bus_port ]
```
**Note:** These attributes are located at:

/designs/ _design_ /dft/test_bus_ports

**design**

design _design_

**Read-only** test_bus_port attribute. Returns the design to which this test_bus_port
belongs.

**dft_hookup_pin**

dft_hookup_pin { _pin_ | _port_ }

**Read-only** test_bus_port attribute. Returns the path to the pin or port where the test
signal actually hooks up inside the core.

**Related Information**

**dft_hookup_polarity**

dft_hookup_polarity {inverted | non_inverted}

**Read-only** test_bus_port attribute. Indicates whether the test signal is inverted or not at
the hookup pin or port.

**Related Information**

```
Set by this constraint: define_dft test_bus_port
```
```
Set by this constraint: define_dft test_bus_port
```

```
Design For Test—Test Bus Port Attributes
```
January 2019 1784 Product Version 18.1

**function**

function _string_

**Read-only** test_bus_port attribute. Returns the function of the test bus port.

For a list of possible functions refer to the define_dft test_bus_port command in the
_Genus Command Reference for Legacy UI._

**Related Information**

Hierarchical Test in _Genus Design for Test Guide for Legacy UI_

**index**

index _integer_

**Read-only** test_bus_port attribute. Returns the index of the test bus port.

Test bus ports with the same function have an index to distinguish them. For example, the
ports of an n-bit scan data input bus have an index between 0 and n-1.

**Related Information**

Hierarchical Test in _Genus Design for Test Guide for Legacy UI_

**pin**

pin { _pin_ | _port_ }

**Read-only** test_bus_port attribute. Returns the pin or port on which the test bus port is
defined.

**Related Information**

Hierarchical Test in _Genus Design for Test Guide for Legacy UI_

```
Set by this constraint: define_dft test_bus_port
```
```
Set by this constraint: define_dft test_bus_port
```
```
Set by this constraint: define_dft test_bus_port
```

```
Design For Test—Test Bus Port Attributes
```
January 2019 1785 Product Version 18.1

**wir_reset_value**

wir_reset_value {low|high}

**Read-write** test_bus_port attribute. Specifies the value that the test bus port will be
driven to when the wrapper instruction register (WIR) is reset.

This attribute only applies if the wir_signal attribute is true.

**Related Information**

Hierarchical Test in _Genus Design for Test Guide for Legacy UI_

**wir_signal**

wir_signal {false|true}

**Read-write** test_bus_port attribute. Specifies whether the test bus port is driven by a
wrapper instruction register (WIR) signal.

**Related Information**

Hierarchical Test in _Genus Design for Test Guide for Legacy UI_

**wir_tm_value**

wir_tm_value {low|high}

**Read-write** test_bus_port attribute. Specifies the value that the test bus port will be
forced to when the wrapper instruction register is scan tested.

This attribute only applies if the wir_signal attribute is true.

**Related Information**

Hierarchical Test in _Genus Design for Test Guide for Legacy UI_

```
Set by this constraint: define_dft test_bus_port
```
```
Set by this constraint: define_dft test_bus_port
```
```
Set by this constraint: define_dft test_bus_port
```

```
Design For Test—Test Clock Attributes
```
January 2019 1786 Product Version 18.1

**Test Clock Attributes**

Contain information about the DFT test clocks either identified by the DFT rule checker or
defined by the user.

➤ To set a test_clock attribute, type

```
set_attribute attribute_name attribute_value [find /des*/ design -test_clock
name ]
```
➤ To get a test_clock attribute value, type

```
get_attribute attribute_name [find /des*/ design -test_clock name ]
```
**Note:** These attributes are located at /designs/ _design_ /dft/test_clock_domains.

If the test clock is not defined by a constraint, its attributes are set by check_dft_rules.

**at_speed**

at_speed {false | true}

_Default_ : false

**Read-write** test_clock attribute. Specifies whether the test clock is an at-speed test
clock.

When you use a test synthesis flow with OPCG logic insertion, the tool automatically identifies
the test clocks generated by the OPCG domain macros and sets the at_speed attribute to
true for these test clocks.

When you perform synthesis on a block In a bottom-up test synthesis flow, and you apply a
test clock to the block that is generated by an OPCG domain macro located outside the block,
you must set this attribute manually on the clock input pin.

When you perform synthesis on a block In a bottom-up test synthesis flow, and a test clock is
internally generated in the block and connected to an output pin or port of the block, the
write_dft_abstract_model command will set this attribute to true for this test clock and
add it to the scan abstract model.

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

```
Related commands: insert_dft opcg
write_dft_abstract_model
```

```
Design For Test—Test Clock Attributes
```
January 2019 1787 Product Version 18.1

**atpg_use**

atpg_use {none | master_test_enable | misr_reset_clock | opcg_blocking_se |
opcg_custom_se | opcg_enable | opcg_edge_mode | opcg_trigger}

_Default_ : none

**Read-write** test_clock attribute. Specifies the ATPG purpose of the test clock. This
attribute can have the following values:

**Related Information**

**blocking_se**

blocking_se _test_signal_

**Read-write** test_clock attribute. Specifies the blocking shift-enable signal to be used for
the specified test clock.

```
master_test_enable Signal is used to gate the compression enable signal used for
compression.
misr_reset_clock Signal is used to asynchronously reset the MISR.
none Signal has no special ATPG purpose.
opcg_blocking_se Signal is used as domain blocking scan enable.
opcg_custome_se Signal is used as special blocking scan enable generated by
that OPCG domain’s domain macro. OPCG domain macro.
opcg_enable Signal is used to enable the on-product clock generation logic.
opcg_edge_mode Signal is used to connect to the toggle muxes added to the
input flops of an OPCG domain.
opcg_trigger Signal is used to trigger the generation of delay test pulses.
```
```
Set by these commands: compress_scan_chains
define_dft osc_source
insert_dft opcg
Related attribute (test_signal) atpg_use on page 1797
```

```
Design For Test—Test Clock Attributes
```
January 2019 1788 Product Version 18.1

When you use a test synthesis flow with OPCG logic insertion, the tool automatically identifies
the blocking shift-enable signal for the generated test clocks and sets the blocking_se
attribute on the test clocks.

When you perform synthesis on a block In a bottom-up test synthesis flow, and you apply a
test clock to the block that is generated by an OPCG domain macro located outside the block,
you must set this attribute manually on the clock input pin.

When you perform synthesis on a block In a bottom-up test synthesis flow, and a test clock is
internally generated in the block and connected to an output pin or port of the block, the
write_dft_abstract_model command will set this attribute for this test clock and add it
to the scan abstract model.

**Related Information**

Block-Level Domain-Blocking Flow in _Genus Design for Test Guide for Legacy UI_

**controllable**

controllable {true | false}

_Default_ : true

**Read-write** test_clock attribute. Indicates whether the test clock is controllable in test
mode.

**dft_hookup_pin**

dft_hookup_pin { _pin_ | _port_ | _bus_ }

**Read-only** test_clock attribute. Returns the path to the pin or port where the test signal
or scan data input or output actually hooks up inside the core.

**Example**

legacy_genus:/designs/test> get_att dft_hookup_pin dft/test_clock_domains/clk/clk
/designs/test/ports_in/clk

```
Related commands: insert_dft opcg
write_dft_abstract_model
```

```
Design For Test—Test Clock Attributes
```
January 2019 1789 Product Version 18.1

**Related Information**

**dft_hookup_polarity**

dft_hookup_polarity {inverted | non_inverted}

**Read-only** test_clock attribute. Indicates whether the test signal is inverted or not at the
hookup pin or port.

**Example**

legacy_genus:/designs/test> get_att dft_hookup_polarity /designs/test/dft/
test_clock_domains/clk/clk
non_inverted

**Related Information**

**dft_mask_clk**

dft_mask_clock {false | true}

_Default_ : false

**Read-write** test_clock attribute. Indicates whether the test clock is used for compression
mask logic. This attribute is used by the write_atpg and write_et commands to produce
the correct assign files when a different clock is used to control the mask.

**Related Information**

```
Affected by these commands: define_dft test_clock
```
```
Related attribute: (test_signal) dft_hookup_pin on page 1799
```
```
Affected by these commands: define_dft test_clock
Related attribute: (test_signal) dft_hookup_polarity on page 1800
```
```
Set by this command: compress_scan_chains
```
```
Related attributes: compressed on page 1723
dft_compression_signal on page 1799
```

```
Design For Test—Test Clock Attributes
```
January 2019 1790 Product Version 18.1

**dft_misr_clock**

dft_misr_clock {false | true}

_Default_ : false

**Read-write** test_clock attribute. Indicates whether the test clock is used for compression
misr logic. This attribute is used by the write_atpg and write_et commands to produce
the correct assign files when a different clock is used to control the misr.

**Related Information**

**divide_fall**

divide_fall _integer_

**Read-only** test_clock attribute. Returns the value specified using the -divide_fall
option of the define_dft test_clock command.

**Related Information**

**divide_period**

divide_period _integer_

**Read-only** test_clock attribute. Returns the value specified using the _-_ divide_period
option of the define_dft test_clock command.

```
Set by this command: compress_scan_chains
Related attributes: compressed on page 1723
dft_compression_signal on page 1799
```
```
Set by this constraint: define_dft test_clock
Set by this command: check_dft_rules
Related attribute: (test_signal) divide_fall on page 1801
```

```
Design For Test—Test Clock Attributes
```
January 2019 1791 Product Version 18.1

**Related Information**

**divide_rise**

divide_rise _integer_

**Read-only** test_clock attribute. Returns the value specified using the -divide_rise
option of the define_dft test_clock command.

**Related Information**

**domain_se**

domain_se _test_signal_

**Read-write** test_clock attribute. Specifies the shift-enable signal to be used for for all
elements of a domain that are not domain-crossing or belong to abstract segments.

By default, this attribute points to an internal shift-enable that is defined on the OPCG domain
macro output pin SCANEN_OUT.

■ When OPCG Launch-Off-Shift (LOS) is implemented, this output is connected to the
output of the OR gate between the shift-enable (SE) and the pipelined SE.

■ When LOS is not implemented, this output does a simple feedthrough of the SE.

In all cases, the connection of the SE signal of all elements clocked by an OPCG domain will
always be domain-specific.

**Related Information**

```
Set by this constraint: define_dft test_clock
```
```
Set by this command: check_dft_rules
Related attribute: (test_signal) divide_period on page 1801
```
```
Set by this constraint: define_dft test_clock
Set by this command: check_dft_rules
Related attribute: (test_signal) divide_rise on page 1801
```
```
Related command: insert_dft opcg
```

```
Design For Test—Test Clock Attributes
```
January 2019 1792 Product Version 18.1

**fall**

fall _integer_

**Read-only** test_clock attribute. Returns the value specified using the -fall option of the
define_dft test_clock command.

**Related Information**

**function**

function {test_clock|dft_clock|compressor_clock}

**Read-only** test_clock attribute. Returns the value specified using the -function option
of the define_test_clock command.

**Related Information**

**off_state**

off_state {0 | 1}

**Read-only** test_clock attribute. Indicates the off-state of the system clock in scan-shift
mode.

**Note:** This attribute applies only to the clocked LSSD scan style. For other scan styles this
attribute has no value.

**Related Information**

```
Set by this constraint: define_dft test_clock
Set by this command: check_dft_rules
Related attribute: (test_signal) fall on page 1802
```
```
Set by this constraint: define_dft test_clock
```
```
Set by this command: check_dft_rules
Affected by this attribute: dft_scan_style on page 1552
```

```
Design For Test—Test Clock Attributes
```
January 2019 1793 Product Version 18.1

**period**

period _integer_

**Readonly** test_clock attribute. Returns the value specified using the -period option of
the define_dft test_clock command.

**Note:** Even when you did not define any test clock, they are automatically identified by the
check_dft_rules command and given default values for the clock.

**Related Information**

**rise**

rise _integer_

**Read-only** test_clock attribute. Returns the value specified using the -rise option of the
define_dft test_clock command.

**Related Information**

**root_source_pins**

root_source_pins _list_

**Read-only** test_clock attribute. Returns a Tcl list of the ports and pins that correspond to
the drivers of the clock.

**Note:** For a primary clock, or an internal test clock defined with the -controllable option,
the value of this attribute is the same as that of the sources attribute.

```
Set by this constraint: define_dft test_clock
Set by this command: check_dft_rules
Related attribute: (test_signal) period on page 1805
```
```
Set by this constraint: define_dft test_clock
Set by this command: check_dft_rules
Related attribute: (test_signal) rise on page 1807
```

```
Design For Test—Test Clock Attributes
```
January 2019 1794 Product Version 18.1

**Related Information**

Defining Internal Clock Branches as Separate Test Clocks in _Genus Design for Test Guide
for Legacy UI_

**root_source_polarity**

root_source_polarity {inverting | non_inverting}

**Read-only** test_clock attribute. Returns the polarity between the internal clock pin and
its root pin.

**Note:** For a primary clock, or an internal test clock defined with the -controllable option,
the value of this attribute is always non_inverting.

**Related Information**

**sources**

sources _string_

**Read-only** test_clock attribute. Returns a Tcl list of the ports and pins that are sources
of the test clock waveform.

**Example**

legacy_genus:/> get_att sources [find /*/dft -test_clock test_clock]
/designs/core/ports_in/clk1 /designs/core/ports_in/clk2 /designs/core/ports_in/
clk3

**user_defined_signal**

user_defined_signal {true|false}

**Read-write** test_clock attribute. Indicates whether the test clock was user-defined
(through a define_dft test_clock constraint) or determined by the DFT rule checker.

```
Set by this constraint: define_dft test_clock
Set by this command: check_dft_rules
```
```
Set by this constraint: define_dft test_clock
Set by this command: check_dft_rules
```

```
Design For Test—Test Clock Attributes
```
January 2019 1795 Product Version 18.1

**Note:** Although this attribute is writable, you are expected not to change this attribute value.

**Related Information**

```
Affected by this constraint: define_dft test_clock
Affected by this command: check_dft_rules
Related attribute: (test signal) user_defined_signal on page 1808
```

```
Design For Test—Test Signal Attributes
```
January 2019 1796 Product Version 18.1

**Test Signal Attributes**

Contain information about user-defined shift_enable, test_mode, or scan clock signals.

➤ To set a test_signal attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -test_signal name ]
```
➤ To get a test_signal attribute value, type

```
get_attribute attribute_name [find /des*/ design -test_signal name ]
```
**Note:** These attributes are located at:

/designs/ _design_ /dft/test_signals

**active**

active _dft_active_value_

**Read-write** test_signal attribute. Specifies the active value of the test signal. The value
can be either high or low.

**Related Information**

```
Set by these constraints: define dft shift_enable
define dft test_mode
Set by this command: check_dft_rules
Related attributes: (actual_scan_segment) active on page 1734
(scan_segment) active on page 1765
```

```
Design For Test—Test Signal Attributes
```
January 2019 1797 Product Version 18.1

**atpg_use**

atpg_use {none | master_test_enable | misr_reset_clock | opcg_blocking_se |
opcg_custom_se | opcg_enable | opcg_edge_mode | opcg_trigger}

_Default_ : none

**Read-write** test_signal attribute. Specifies the ATPG purpose of the test signal. This
attribute can have the following values:

**Related Information**

```
master_test_enable Signal is used to gate the compression enable signal used for
compression.
misr_reset_clock Signal is used to asynchronously reset the MISR.
none Signal has no special ATPG purpose.
opcg_blocking_se Signal is used as domain blocking scan enable.
opcg_custome_se Signal is used as special blocking scan enable generated by
that OPCG domain’s domain macro. OPCG domain macro.
opcg_enable Signal is used to enable the on-product clock generation logic.
opcg_edge_mode Signal is used to connect to the toggle muxes added to the
input flops of an OPCG domain.
opcg_trigger Signal is used to trigger the generation of delay test pulses.
```
```
Set by these commands: compress_scan_chains
connect_scan_chains
define_dft opcg_trigger
define_dft osc_source
insert_dft opcg
Related attribute (test_clock) atpg_use on page 1787
```

```
Design For Test—Test Signal Attributes
```
January 2019 1798 Product Version 18.1

**dedicated_pin**

dedicated_pin {false | true}

_Default_ : false

**Read-write** test_signal attribute. Indicates whether the driving pin (port) of a test signal
is considered dedicated for test. The driving port is considered dedicated for test if the port
was created by the Genus-DFT engine, or if the existing port was not specified as a shared
functional data port when defining the test signal.

**Related Information**

**default_shift_enable**

default_shift_enable {false | true}

_Default_ : false

**Read-write** test_signal attribute. Indicates if this test signal is the default shift-enable
signal.

**Note:** This attribute applies only to test signals of type shift_enable. For other types of
test signals this attribute has no value.

**Related Information**

**design**

design _design_

**Read-only** test_signal attribute.Returns the design to which this test_signal belongs.

```
Set by these constraints: define_dft scan_clock_a
define_dft scan_clock_b
define_dft shift_enable
define_dft test_mode
```
```
Set by this constraint: define dft shift_enable
Set by this command: check_dft_rules
```

```
Design For Test—Test Signal Attributes
```
January 2019 1799 Product Version 18.1

**dft_compression_signal**

dft_compression_signal {none | mask_enable | mask_load | compression_enable
|spreader}

_Default_ : none

**Read-write** test_signal attribute. Indicates the type of the compression signal. This
attribute can have the following values:

**Related Information**

**dft_hookup_pin**

dft_hookup_pin { _pin_ | _port_ | _bus_ }

**Read-only** test_signal attribute. Returns the path to the pin or port where the test signal
or scan data input or output actually hooks up inside the core.

**Example**

legacy_genus:/> get_att dft_hookup_pin test_signals/SE
/designs/test/ports_in/SE

```
compression_enable Indicates that the test signal is the compression (space
compactor) enable signal.
mask_enable Indicates that the test signal is the channel mask enable signal.
mask_load Indicates that the test signal is the channel mask load signal.
none Indicates that the test signal is not related to chain compression.
spreader Indicates that the test signal is the decompressor spread enable
signal.
```
```
Set by this command: compress_scan_chains
Related attributes: compressed on page 1723
dft_mask_clk on page 1789
```

```
Design For Test—Test Signal Attributes
```
January 2019 1800 Product Version 18.1

**Related Information**

**dft_hookup_polarity**

dft_hookup_polarity {inverted | non_inverted}

**Read-only** test_signal attribute. Indicates whether the test signal is inverted or not at the
hookup pin or port.

**Example**

legacy_genus:/> get_att dft_hookup_polarity test_signals/SE
non_inverted

**Related Information**

```
Affected by these constraints: define_dft scan_clock_a
```
```
define_dft scan_clock_b
define_dft shift_enable
define_dft test_mode
Related attribute: (test_clock) dft_hookup_pin on page 1788
```
```
Affected by these constraints: define_dft scan_clock_a
define_dft scan_clock_b
define_dft shift_enable
define_dft test_mode
Related attribute: (test_clock) dft_hookup_polarity on page 1789
```

```
Design For Test—Test Signal Attributes
```
January 2019 1801 Product Version 18.1

**divide_fall**

divide_fall _integer_

_Default_ :100

**Read-write** test_signal attribute. Returns the value specified using the -divide_fall
option of the define_dft scan_clock_a or define_dft scan_clock_b command.

**Related Information**

**divide_period**

divide_period _integer_

_Default_ : 1

**Read-write** test_signal attribute. Returns the value specified using the

_-_ divide_period option of the define_dft scan_clock_a or define_dft
scan_clock_b command.

**Related Information**

**divide_rise**

divide_rise _integer_

_Default_ : 100

**Read-write** test_signal attribute. Returns the value specified using the -divide_rise
option of the define_dft scan_clock_a or define_dft scan_clock_b command.

```
Set by these constraints: define_dft scan_clock_a
define_dft scan_clock_b
Related attribute: (test_clock) divide_fall on page 1790
```
```
Set by these constraints: define_dft scan_clock_a
define_dft scan_clock_b
Related attribute: (test_clock) divide_period on page 1790
```

```
Design For Test—Test Signal Attributes
```
January 2019 1802 Product Version 18.1

**Related Information**

**fall**

fall _integer_

_Default_ : 60 (80) for a test signal of type scan_clock_a (scan_clock_b)

**Read-write** test_signal attribute. Returns the value specified using the -fall option of
the define_dft scan_clock_a or define_dft scan_clock_b command.

**Related Information**

**function**

function _string_

**Read-only** test_signal attribute. Returns the function of the test signal.

For a list of possible functions refer to the define_test_signal _Genus Command
Reference for Legacy UI._

**Related Information**

Hierarchical Test in _Genus Design for Test Guide for Legacy UI_

```
Set by these constraints: define_dft scan_clock_a
```
```
define_dft scan_clock_b
Related attribute: (test_clock) divide_rise on page 1791
```
```
Set by these constraints: define_dft scan_clock_a
define_dft scan_clock_b
Related attribute: (test_clock) fall on page 1792
```
```
Set by this constraint: define_test_signal
```

```
Design For Test—Test Signal Attributes
```
January 2019 1803 Product Version 18.1

**has_fanout**

has_fanout {false | true | test_only}

**Read-write** test_signal attribute. Specifies whether the test_mode pin has a fanout to
timing endpoints when the test signal was defined. If the test signal was defined with the
-test_only option, this attribute will be set to test_only.

**Related Information**

**ideal**

ideal {true| false}

_Default_ : true

**Read-write** test_signal attribute. Indicates if this test signal is marked as ideal. Marking
a test signal as ideal, prevents buffering of the shift-enable or test-mode network during
optimization.

**Related Information**

**index**

index _integer_

**Read-only** test_signal attribute. Returns the index of the test sgnal.

Test signals with the same function have an index to distinguish them. For example, the ports
of an n-bit scan data input bus have an index between 0 and n-1.

```
Set by these constraints: define dft test_mode
Set by this command: check_dft_rules
```
```
Set by these constraints: define_dft scan_clock_a
define_dft scan_clock_b
define_dft shift_enable
define_dft test_mode
Set by this command: check_dft_rules
```

```
Design For Test—Test Signal Attributes
```
January 2019 1804 Product Version 18.1

**Related Information**

Hierarchical Test in _Genus Design for Test Guide for Legacy UI_

**lec_value**

lec_value {auto | 0 | 1 | no_value}

_Default_ : auto

**Read-write** test_signal attribute. Specfies how to constrain the test pin for LEC
validation with the write_do_lec command. This attribute can have the following values:

**Related Information**

Rules for Constraining Test Signals in DFT-Related Commands _Genus Interface to
Conformal for Legacy UI_

```
Set by this constraint: define_dft test_bus_port
```
```
0 Indicates that a logic 0 will be specified for the add pin
constraint command in the do file.
1 Indicates that a logic 1 will be specified for the add pin
constraint command in the do file.
auto Indicates that the opposite of the test mode active value will be
specified for the add pin constraint command in the do
file.
no_value Indicates that no add pin constraint command will be
written for this test signal in the do file.
```
```
Set by these constraints: define_dft shift_enable
define_dft test_mode
Affects this command: write_do_lec
```

```
Design For Test—Test Signal Attributes
```
January 2019 1805 Product Version 18.1

**master_signal**

master_signal {true| false}

_Default_ : true

**Read-write** test_signal attribute. Specifies whether this test signal is a master test
signal.

**Note:** This attribute is relevant when multiple test signals are defined on a pin.

**period**

period _integer_

_Default_ : 50000 (in picoseconds, corresponds to a clock frequency of 20MHz)

**Read-write** test_signal attribute. Returns the value specified using the -period option
of the define_dft scan_clock_a or define_dft scan_clock_b command.

**Related Information**

**pin**

pin { _pin_ | _port_ }

**Read-write** test_signal attribute. Specifies the port or hierarchical pin associated with
the test signal.

**Related Information**

```
Set by these constraints: define_dft scan_clock_a
define_dft scan_clock_b
Related attribute: (test_clock) period on page 1793
```
```
Set by these constraints: define_dft scan_clock_a
define_dft scan_clock_b
define_dft shift_enable
define_dft test_mode
Set by this command: check_dft_rules
Related attribute: (jtag_port) pin on page 1664
```

```
Design For Test—Test Signal Attributes
```
January 2019 1806 Product Version 18.1

**pmbist_use**

pmbist_use {none | retention_pause_active
| retention_pause_continue| test_block_async_reset
| test_clock_select | test_rambypass | test_ramsequential}

**Read-write** test_signal attribute. Specifies how the test signal should be used to control
the programmable MBIST logic during ATPG. Three controls can be used for the PMBIST
logic during ATPG: test_block_async_reset, test_clock_reset,
test_rambypass and test_ramsequential This attribute can have the following values:

```
none Does not use this test signal to control PMBIST during
ATPG.
retention_pause_active Applies this test signal to the output of the PMBIST logic
which monitors the pause interval of the retention test.
An observing signal from the PMBIST logic which is
active high. When asserted, it indicates that the PMBIST
logic is in the pause state in all active clock domains.
retention_pause_continue Applies this test signal to the input of the PMBIST logic
which controls the pause interval of the retention test. A
control signal input to the PMBIST logic which is active
high. When asserted, the PMBIST logic remains in
pause state once entered until pause_duration
completes and retention_pause_continue has
been de-asserted. The PMBIST logic starts sampling
retention_pause_continue once the
pause_duration period has expired within each clock
domain. Without specification, the
retention_pause_continue signal is tied to
constant-0 by default to get current behavior.
test_block_async_reset Applies this test signal to the input of the PMBIST logic
which controls the async reset register inputs used within
the design.
When asserted, the test signal blocks the async reset input
to registers within the PMBIST logic, allowing some control
in testing these async reset paths. You must specify this
control.
test_clock_select Applies this test signal to the input of the PMBIST logic
which controls the selection of the clock source for the
PMBIST test data registers which are shared by the JTAG
and direct access functions.
```

```
Design For Test—Test Signal Attributes
```
January 2019 1807 Product Version 18.1

**Related Information**

**rise**

rise _integer_

_Default_ : 50 (70) for a test signal of type scan_clock_a (scan_clock_b)

**Read-write** test_signal attribute. Returns the value specified using the -rise option of
the define_dft scan_clock_a or define_dft scan_clock_b command.

**Related Information**

```
Selection of the clock source may be required for ATPG
true time analysis. When you use the JTAG access and
direct access with two different clock sources for these
access methods, you must specify the control. When this
test signal is set to its active state, it selects the PMBIST
direct access mda_tck clock source; otherwise the JTAG
clock source is selected.
test_rambypass Applies this test signal to the input of the PMBIST logic
which is necessary for SRAMs which lack internal ATPG
bypass logic.
The tool inserts such logic to support logic testing around
the SRAMs during ATPG. The test signal is only required
when such bypass logic is requested at the time of
PMBIST logic insertion. When this test signal is set to its
active state, it forces the memory data inputs to bypass
the memory and be routed to the data outputs.
test_ramsequential Applies this test signal to the input of the PMBIST logic
that controls the inserted MUXes (on the input side) to
allow RAM sequential testing. Since the RAM sequential
require to go through the memory, if specified, the test
signal specified with test_ramsequential use must be
different from the test signal specified with the
test_rambypass use as they are incompatible.
```
```
Affects this command: insert_dft pmbist
```
```
Set by this constraint: define_dft scan_clock_a
```

```
Design For Test—Test Signal Attributes
```
January 2019 1808 Product Version 18.1

**scan_shift**

scan_shift {false | true}

_Default_ : false

**Read-write** test_signal attribute. Specifies whether this signal will be captured as a clock
for ATPG

**Related Information**

**type**

type _test_signal_type_

**Read-write** test_signal attribute. Specifies whether this signal is a scan clock of an
LSSD scan cell, a shift-enable or a test-mode signal. This attribute can have the following
values: scan_clock_a, scan_clock_b, shift_enable, or test_mode.

**Related Information**

**user_defined_signal**

user_defined_signal {true|false|simulated}

_Default_ : true

**Read-write** test_signal attribute. Indicates whether the test signal was user-defined
(through a define_dft constraint), determined by the DFT rule checker, or identified by
simulating a mode initialization sequence.

**Note:** Although this attribute is writable, you are expected not to change this attribute value.

```
define_dft scan_clock_b
Related attribute: (test_clock) rise on page 1793
```
```
Set by this constraint: define dft test_mode
```
```
Set by these constraints: define dft shift_enable
define dft test_mode
Set by this command: check_dft_rules
```

```
Design For Test—Test Signal Attributes
```
January 2019 1809 Product Version 18.1

**Related Information**

**wir_reset_value**

wir_reset_value {low|high}

**Read-write** test_signal attribute. Specifies the value that the test signalwill be driven to
when the wrapper instruction register (WIR) is reset.

This attribute only applies if the wir_signal attribute is true.

**Related Information**

Hierarchical Test in _Genus Design for Test Guide for Legacy UI_

**wir_signal**

wir_signal {false|true}

**Read-write** test_signal attribute. Specifies whether the test signalis driven by a wrapper
instruction register (WIR) signal.

**Related Information**

Hierarchical Test in _Genus Design for Test Guide for Legacy UI_

```
Set by this constraint: define dft test_mode
```
```
identify_test_mode_registers
Set by this command: check_dft_rules
Related attribute: (test clock) user_defined_signal on page 1794
```
```
Set by this constraint: define_test_signal
```
```
Set by this constraint: define_test_signal
```

```
Design For Test—Test Signal Attributes
```
January 2019 1810 Product Version 18.1

**wir_tm_value**

wir_tm_value {low|high}

**Read-write** test_signal attribute. Specifies the value that the test signalwill be forced to
when the wrapper instruction register is scan tested.

This attribute only applies if the wir_signal attribute is true.

**Related Information**

Hierarchical Test in _Genus Design for Test Guide for Legacy UI_

```
Set by this constraint: define_test_signal
```

January 2019 1811 Product Version 18.1

# 15

## Low Power Synthesis

**List**
**_Root Attributes_**

■ leakage_power_effort on page 1816

■ lp_clock_gating_exceptions_aware on page 1817

■ lp_clock_gating_infer_enable on page 1817

■ lp_clock_gating_prefix on page 1818

■ lp_clock_gating_register_aware on page 1819

■ lp_default_probability on page 1819

■ lp_default_toggle_rate on page 1820

■ lp_display_negative_internal_power on page 1820

■ lp_get_state_dependent_lkg_pow on page 1821

■ lp_insert_clock_gating on page 1821

■ lp_insert_discrete_clock_gating_logic on page 1822

■ lp_power_analysis_effort on page 1822

■ lp_power_unit on page 1824

■ lp_pso_aware_estimation on page 1825

■ lp_toggle_rate_unit on page 1825

■ lp_x_transition_probability_count on page 1826

■ lp_x_transition_toggle_count on page 1826

■ lp_z_transition_probability_count on page 1827

■ lp_z_transition_toggle_count on page 1827

■ power_engine on page 1828


```
Low Power Synthesis—List
```
January 2019 1812 Product Version 18.1

■ skip_statetable_check on page 1828

**_Design Attributes_**

■ lp_clock_gating_add_obs_port on page 1829

■ lp_clock_gating_add_reset on page 1830

■ lp_clock_gating_auto_cost_group_initial_target on page 1831

■ lp_clock_gating_auto_cost_grouping on page 1831

■ lp_clock_gating_auto_path_adjust on page 1832

■ lp_clock_gating_auto_path_adjust_fixed_delay on page 1833

■ lp_clock_gating_auto_path_adjust_modes on page 1834

■ lp_clock_gating_auto_path_adjust_multiplier on page 1834

■ lp_clock_gating_cell on page 1835

■ lp_clock_gating_control_point on page 1836

■ lp_clock_gating_exclude on page 1838

■ lp_clock_gating_extract_common_enable on page 1838

■ lp_clock_gating_max_flops on page 1839

■ lp_clock_gating_min_flops on page 1839

■ lp_clock_gating_module on page 1840

■ lp_clock_gating_style on page 1840

■ lp_clock_gating_test_signal on page 1841

■ lp_clock_tree_buffers on page 1842

■ lp_clock_tree_leaf_max_fanout on page 1842

■ lp_default_probability on page 1843

■ lp_default_toggle_percentage on page 1843

■ lp_default_toggle_rate on page 1844

■ lp_internal_power on page 1845

■ lp_leakage_power on page 1845


```
Low Power Synthesis—List
```
January 2019 1813 Product Version 18.1

■ lp_net_power on page 1846

■ lp_power_optimization_weight on page 1846

■ max_dynamic_power on page 1847

■ max_leakage_power on page 1849

**_Instance Attributes_**

■ instance_internal_power on page 1850

■ instance_leakage_power on page 1851

■ lp_clock_gating_add_reset on page 1851

■ lp_clock_gating_cell on page 1852

■ lp_clock_gating_exclude on page 1853

■ lp_clock_gating_gated_clock_gates on page 1854

■ lp_clock_gating_gated_flops on page 1854

■ lp_clock_gating_is_flop_rc_gated on page 1855

■ lp_clock_gating_is_flop_user_gated on page 1855

■ lp_clock_gating_is_leaf_clock_gate on page 1855

■ lp_clock_gating_module on page 1856

■ lp_clock_gating_rc_inserted on page 1856

■ lp_clock_gating_stage on page 1856

■ lp_default_probability on page 1858

■ lp_default_toggle_rate on page 1859

■ lp_dynamic_analysis_scope on page 1859

■ lp_internal_power on page 1860

■ lp_leakage_power on page 1860

■ lp_net_power on page 1861


```
Low Power Synthesis—List
```
January 2019 1814 Product Version 18.1

**_Pin Attributes_**

■ lp_asserted_probability on page 1862

■ lp_asserted_toggle_rate on page 1863

■ lp_computed_probability on page 1863

■ lp_computed_toggle_rate on page 1864

■ lp_default_probability on page 1865

■ lp_default_toggle_rate on page 1866

■ lp_net_power on page 1867

■ lp_probability_type on page 1868

■ lp_toggle_rate_type on page 1869

**_Net Attributes_**

■ lp_asserted_probability on page 1871

■ lp_asserted_toggle_rate on page 1872

■ lp_computed_probability on page 1872

■ lp_computed_toggle_rate on page 1873

■ lp_net_power on page 1874

■ lp_probability_type on page 1875

■ lp_toggle_rate_type on page 1876

**_Port Attributes_**

■ lp_asserted_probability on page 1878

■ lp_asserted_toggle_rate on page 1878

■ lp_computed_probability on page 1879

■ lp_computed_toggle_rate on page 1880

■ lp_default_probability on page 1881

■ lp_default_toggle_rate on page 1882


```
Low Power Synthesis—List
```
January 2019 1815 Product Version 18.1

■ lp_net_power on page 1883

■ lp_probability_type on page 1884

■ lp_toggle_rate_type on page 1886

**_Subdesign Attributes_**

■ lp_clock_gating_add_reset on page 1887

■ lp_clock_gating_auto_path_adjust on page 1888

■ lp_clock_gating_auto_path_adjust_fixed_delay on page 1889

■ lp_clock_gating_auto_path_adjust_multiplier on page 1889

■ lp_clock_gating_cell on page 1890

■ lp_clock_gating_exclude on page 1891

■ lp_clock_gating_max_flops on page 1892

■ lp_clock_gating_min_flops on page 1893

■ lp_clock_gating_module on page 1893

**_Subport Attributes_**

■ lp_asserted_probability on page 1895

■ lp_asserted_toggle_rate on page 1896

■ lp_computed_probability on page 1896

■ lp_computed_toggle_rate on page 1897

■ lp_net_power on page 1898

■ lp_probability_type on page 1899

■ lp_toggle_rate_type on page 1900

**_Clock Attributes_**

■ lp_default_toggle_percentage on page 1902


```
Low Power Synthesis—Root Attributes
```
January 2019 1816 Product Version 18.1

**Root Attributes**

Contain information about all loaded designs. The root object is identified by a forward slash
(/).

➤ To set a root attribute, type

```
set_attribute attribute_name attribute_value /
```
➤ To get a root attribute value, type

```
get_attribute attribute_name /
```
**leakage_power_effort**

leakage_power_effort {none | low | medium | high}

_Default_ : none

**Read-write** root attribute. Enables and controls leakage power optimization, together with
the leakage power constraint (set using the max_leakage_power root attribute). When
performing leakage power optimization, the tool will make a trade off between leakage power
and delay, area, and runtime.

**Note:** Without an explicit leakage power constraint setting, and when the
leakage_power_effort attribute is set to either low, medium, or high, the tool assumes
that the max_leakage_power attribute is set to 0.

```
high Performs the best leakage power optimization with a higher
trade-off on delay, area, and runtime. In this case, the runtime can
be significantly higher.
low Performs a low-effort leakage power optimization with minimum
trade-off on delay, area, and runtime.
medium Performs a medium-effort leakage power optimization with some
trade-off on delay, area, and runtime. The result is in between what
you would get with low and high effort levels.
none Disables leakage power optimization only when you do not specify
an explicit leakage power constraint (that is, set the
max_leakage_power attribute).
```

```
Low Power Synthesis—Root Attributes
```
January 2019 1817 Product Version 18.1

**Related Information**

Controlling Tradeoff between Leakage Power, and Area, Delay, and Runtime in _Genus Low
Power Guide for Legacy UI_

**lp_clock_gating_exceptions_aware**

lp_clock_gating_exceptions_aware {true | false }

_Default_ : true

**Read-write** root attribute. Specifies whether to take timing exceptions set on flop instances
or on their clock, enable, and reset pins into account during clock gating.

**Related Information**

Controlling Handling of Timing Exceptions during Clock Gating in _Genus Low Power Guide
for Legacy UI._

**lp_clock_gating_infer_enable**

lp_clock_gating_infer_enable {true | false | set_reset_flops_only}

_Default_ : true

**Read-write** root attribute. When clock-gating insertion is enabled, enabling this attribute
will invoke an advanced algorithm that identifies additional clock-gating opportunities—even
in the absence of a feedback loop—that cannot be identified using the basic algorithm.

```
Affects these commands: report power
syn_map
syn_opt
Affected by this attribute: max_leakage_power on page 1849
```
```
Affects these commands: report clock_gating
syn_generic
```
```
false Does not invoke the advanced algorithm.
set_reset_flops_only Only invokes the advanced algorithm for set and reset flops.
```

```
Low Power Synthesis—Root Attributes
```
January 2019 1818 Product Version 18.1

**Note:** This attribute is ignored if you use the syn_generic command with the -effort
option set to low, because the low-effort synthesis always disables infer_enable.

**Related Information**

Enabling Clock Gating in _Genus Low Power Guide for Legacy UI._

**lp_clock_gating_prefix**

lp_clock_gating_prefix _string_

**Read-write** root attribute. Specifies the prefix to be added to all clock-gating modules and
instances, observability flip-flops, generated clock nets, and the ports created by clock-gating
insertion.

**Example**

If you set this attribute to lowp, the names of the clock-gating modules will be similar to
lowp_RC_CG_MOD_ _xx_ , the names of the clock-gating instances will be similar to
lowp_RC_CG_HIER_INST_ _xx_ , while the name of the gated clock net will be similar to
lowp_rc_gclk_ _xx_.

**Related Information**

Controlling Naming of Modules, Nets, and Ports in _Genus Low Power Guide for Legacy
UI._

```
true Performs the advanced algorithm without restrictions.
```
```
Affects these commands: clock_gating insert_in_netlist
report clock_gating
syn_generic
Affected by this attribute: lp_insert_clock_gating on page 1821
```
```
Affects these commands: elaborate
```
```
report clock_gating
syn_generic
```

```
Low Power Synthesis—Root Attributes
```
January 2019 1819 Product Version 18.1

**lp_clock_gating_register_aware**

lp_clock_gating_register_aware {false | true}

_Default_ : false

**Read-write** root attribute. Controls clock-gating for register banks.

**Example**

Assume flops a[0], a[1], a[2], b[0], b[1], and b[2] belong to the same hierarchy.

■ set_attribute lp_clock_gating_register_aware false /

```
By default, one clock-gating instance may be inserted for all these flops.
```
■ set_attribute lp_clock_gating_register_aware true /

```
In this case, one clock-gating instance will be added for a[0], a[1], and a[2], and one
clock-gating instance will be added for b[0], b[1], and b[2].
```
**Related Information**

**lp_default_probability**

lp_default_probability _float_

_Default_ : 0.5

**Read-write** root attribute. Sets the default probability value (probability of a net being high)
for power estimation. Genus uses this value for those nets that have no user-specified
probability value. Specify any value between zero and one.

**Related Information**

Sources of Switching Activity Information in _Genus Low Power Guide for Legacy UI_

```
Affects these commands: elaborate
report clock_gating
syn_generic
```
```
Affects this command: report power
Affects this attribute: (design) lp_default_probability on page 1843
```

```
Low Power Synthesis—Root Attributes
```
January 2019 1820 Product Version 18.1

**lp_default_toggle_rate**

lp_default_toggle_rate _float_

_Default_ : 0.02

**Read-write** root attribute. Specifies the default toggle rate (toggle count per toggle rate
unit). Genus uses this value for those nets that have no user-specified toggle rate. You can
specify any positive value, including zero. The unit is determined by the
lp_toggle_rate_unit attribute.

**Related Information**

Sources of Switching Activity Information in _Genus Low Power Guide for Legacy UI_

**lp_display_negative_internal_power**

lp_display_negative_internal_power {true | false}

_Default_ : true

**Read-write** root attribute. Controls how negative internal power results are reported. By
default, negative internal power results are reported. Set this attribute to false, to report
negative internal power as zero.

```
Related attributes: (instance) lp_default_probability on page 1858
(pin) lp_default_probability on page 1865
(port) lp_default_probability on page 1881
```
```
Affects this command: report power
Affects this attribute: (design) lp_default_toggle_rate on page 1844
Related attributes: (instance) lp_default_toggle_rate on page 1859
(pin) lp_default_toggle_rate on page 1866
(port) lp_default_toggle_rate on page 1882
```

```
Low Power Synthesis—Root Attributes
```
January 2019 1821 Product Version 18.1

**Related Information**

Power Analysis in _Genus Low Power Guide for Legacy UI_

**lp_get_state_dependent_lkg_pow**

lp_get_state_dependent_lkg_pow {true|false}

_Default_ : true

**Read-write** root attribute. Controls whether the leakage power calculation is
state-dependent. Set this attribute to false to make the leakage power calculation
state-independent.

**lp_insert_clock_gating**

lp_insert_clock_gating {false | true}

_Default_ : false

**Read-write** root attribute. Controls insertion of clock-gating logic during synthesis.

**Related Information**

Enabling Clock Gating in _Genus Low Power Guide for Legacy UI._

```
Affects these commands: report gates -power
report instance -power
report power
report qor
Affects these attributes: (design) lp_internal_power on page 1845
(instance) lp_internal_power on page 1860
```
```
Affects these commands: syn_generic
report clock_gating
```

```
Low Power Synthesis—Root Attributes
```
January 2019 1822 Product Version 18.1

**lp_insert_discrete_clock_gating_logic**

lp_insert_discrete_clock_gating_logic {false | true}

_Default:_ false

**Read-write** root attribute. Controls whether to generate clock-gating logic by using basic
libcells if no usable integrated clock-gating cells are available in the library.

**Related Information**

Enabling Clock Gating in _Genus Low Power Guide for Legacy UI._

**lp_power_analysis_effort**

lp_power_analysis_effort {medium | low | high}

_Default:_ medium

**Read-write** root attribute. Controls whether to propagate the switching activities in the
design. The attribute can have the following values:

**Note:** The higher the power analysis effort, the higher the run time and memory usage are.

**Related Information**

Sources of Switching Activity Information in _Genus Low Power Guide for Legacy UI_

```
Affects these commands: syn_generic
report clock_gating
```
```
high Propagates the switching activities in the design with higher
accuracy.
low Does not propagate the switching activities and uses the default
settings instead.
medium Propagates the switching activities in the design.
```
```
Affects these commands: syn_generic
report power
Affects these attributes: lp_computed_probability on page 1872
```

```
Low Power Synthesis—Root Attributes
```
January 2019 1823 Product Version 18.1

```
lp_computed_toggle_rate on page 1873
Affected by these attributes: lp_asserted_probability on page 1871
lp_asserted_toggle_rate on page 1872
```

```
Low Power Synthesis—Root Attributes
```
January 2019 1824 Product Version 18.1

**lp_power_unit**

lp_power_unit {nW | mW | pW | uW}}

_Default_ : nW

**Read-write** root attribute. Specifies the power unit to be used when analyzing net power,
cell internal power, or cell leakage power. The power units are case sensitive.

**Note:** To get more precise results, use a smaller unit.

**Related Information**

Power Analysis in _Genus Low Power Guide for Legacy UI_

```
Affects this command: report gates -power
report power
Affects these attributes: (design) lp_internal_power on page 1845
(instance) lp_internal_power on page 1860
(design) lp_leakage_power on page 1845
(instance) lp_leakage_power on page 1860
(design) lp_net_power on page 1861
(instance) lp_net_power on page 1861
(pin) lp_net_power on page 1867
(net) lp_net_power on page 1874
(port) lp_net_power on page 1883
(subport) lp_net_power on page 1898
```

```
Low Power Synthesis—Root Attributes
```
January 2019 1825 Product Version 18.1

**lp_pso_aware_estimation**

lp_pso_aware_estimation {true | false}

_Default_ : true

**Read-write** root attribute. Specifies if the power estimation must be power domain-aware.

**Related Information**

**lp_toggle_rate_unit**

lp_toggle_rate_unit {/ns | /us | /ms | /s}

_Default_ : /ns

**Read-write** root attribute. Specifies the time unit used for the toggle rate in Genus.

**Related Information**

```
true Specifies to estimate the average power of the design based on
the probability of the power domains being powered on.
To make the power estimation power domain-aware, you must
assert the probability of the enable signals that power down the
power domains.
The Genus-LP engine will consider a power domain to be
always on if the probability of the shutoff enable signal is not
user-asserted
false Specifies to estimate the power assuming that all power
domains are always powered on.
```
```
Affects these commands: report gates -power
report power
Related attribute: lp_pso_aware_tcf on page 1847
```
```
Affects this command: report power
Affects these attributes: lp_asserted_toggle_rate on page 1872
lp_computed_toggle_rate on page 1873
(design) lp_default_toggle_rate on page 1844
```

```
Low Power Synthesis—Root Attributes
```
January 2019 1826 Product Version 18.1

**lp_x_transition_probability_count**

lp_x_transition_probability_count _float_

_Default_ : 0.500

**Read-write** root attribute. Specifies the weight of the probability count for each transition
from X. You can specify any value between 0 and 1.

**Note:** To ignore the X transitions, you can set this attribute or the
lp_x_transition_toggle_count attribute to -1.

**Related Information**

**lp_x_transition_toggle_count**

lp_x_transition_toggle_count _float_

_Default_ : 0.500

**Read-write** root attribute. Specifies the weight of the toggle count for each transition from
and to X. You can specify any value between 0 and 1.

**Note:** To ignore the X transitions, you can set this attribute or the
lp_x_transition_probability_count attribute to -1.

**Related Information**

```
(instance) lp_default_toggle_rate on page 1859
```
```
Affects these commands: read_vcd
report power
Affects these attributes: lp_asserted_probability on page 1871
lp_computed_probability on page 1872
```
```
Affects these commands: read_vcd
report power
Affects these attributes: lp_asserted_toggle_rate on page 1872
lp_computed_toggle_rate on page 1873
```

```
Low Power Synthesis—Root Attributes
```
January 2019 1827 Product Version 18.1

**lp_z_transition_probability_count**

lp_z_transition_probability_count _float_

_Default_ : 0.250

**Read-write** root attribute. Specifies the weight of the probability count for each transition
from Z. You can specify any value between 0 and 1.

**Note:** To ignore the Z transitions, you can set this attribute or the
lp_z_transition_toggle_count attribute to -1.

**Related Information**

**lp_z_transition_toggle_count**

lp_z_transition_toggle_count _float_

_Default_ : 0.250

**Read-write** root attribute. Specifies the weight of the toggle count for each transition from
and to Z. You can specify any value between 0 and 1.

**Note:** To ignore the Z transitions, you can set this attribute or the
lp_z_transition_probability_count attribute to -1.

**Related Information**

```
Affects these commands: read_vcd
report power
Affects these attributes: lp_asserted_probability on page 1871
lp_computed_probability on page 1872
```
```
Affects these commands: read_vcd
report power
Affects these attributes: lp_asserted_toggle_rate on page 1872
```
```
lp_computed_toggle_rate on page 1873
```

```
Low Power Synthesis—Root Attributes
```
January 2019 1828 Product Version 18.1

**power_engine**

power_engine {legacy | joules}

_Default_ : legacy

**Read-write** root attribute. Controls whether to use the Genus power engine or the Joules
power engine.

**Related Information**

**skip_statetable_check**

skip_statetable_check {false | true}

_Default_ : false

**Read-write** root attribute. Derives the clock-gating logic from the the setting of the
clock_gating_integrated_cell liberty attribute and skips checking the statetable of
the clock-gating cells.

```
Affects this command: report power
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1829 Product Version 18.1

**Design Attributes**

Contain information about the specified design.

➤ To set a design attribute, type

```
set_attribute attribute_name attribute_value /designs/ design
or
set_attribute attribute_name attribute_value [find /des* -design name ]
```
➤ To get a design attribute value, type

```
get_attribute attribute_name design
```
**lp_clock_gating_add_obs_port**

lp_clock_gating_add_obs_port {false | true}

_Default_ : false

**Read-write** design attribute. Specifies whether the integrated clock-gating cell must
contain observability logic.

■ If you set this attribute to true, the low power (Genus-LP) engine only uses integrated
clock-gating cells that have a clock_gating_integrated_cell attribute that
contains obs in the fourth substring.

```
The Genus-LP engine adds an obs port to the clock-gating module and connects this
port to the pin of the integrated clock-gating cell that has the clock_gate_obs_pin
attribute.
```
■ If you set this attribute to false, the Genus-LP engine only uses integrated clock-gating
cells that have a clock_gating_integrated_cell attribute that has no entry for
the fourth substring.

**Related Information**

Clock Gating Cell Specification in the _Genus Library Guide._

Using Attributes to Select an Integrated Clock-Gating Cell in the Technology Library in _Genus
Low Power Guide for Legacy UI_

```
Affects these commands: clock_gating insert_obs
report clock_gating
syn_generic
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1830 Product Version 18.1

**lp_clock_gating_add_reset**

lp_clock_gating_add_reset {false | true}

_Default_ : false

**Read-write** design attribute. Determines whether the integrated clock-gating cell must
contain reset logic added to the glitch removing logic.

■ If you set this attribute to true, and the gated registers have an asynchronous reset or
set pin, the low power (Genus-LP) engine only uses an integrated clock-gating cell that
has a pin with a clock_gate_reset_pin attribute defined.

```
If the Genus-LP engine finds such a cell, it adds an a_rst port to the clock-gating
module and internally connects this port to the reset pin of the integrated clock-gating
cell.
```
```
If c1, c2, ..., cn represent the asynchronous reset signals for each of the registers
controlled by this clock-gating instance, and p1, p2, ..., pn represent the asynchronous
set signals for each of the registers controlled by this clock-gating instance, the
Genus-LP engine determines the reset signal for the clock-gating instance as:
(c1+p1) AND (c2+p2) AND ... AND (cn+pn)
The Genus-LP engine creates the corresponding logic and connects the output of this
logic to the a_rst pin of the clock-gating instance.
Setting the design attribute to true, automatically sets the
lp_clock_gating_add_reset attribute to true on all flops in the design.
```
```
Note: If you set this attribute to true, but the gated registers do not have an
asynchronous reset or set pin, no reset logic will be added.
```
■ If you set this attribute to false, the Genus-LP engine does not add an a_rst port to
the clock-gating module, even when the gated registers have asynchronous set or reset
pins.

**Related Information**

Clock Gating Cell Specification in the _Genus Library Guide._

Using Attributes to Select an Integrated Clock-Gating Cell in the Technology Library in _Genus
Low Power Guide for Legacy UI_

```
Affects these commands: report clock_gating
syn_generic
Affects these attributes: (instance) lp_clock_gating_add_reset on page 1851
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1831 Product Version 18.1

**lp_clock_gating_auto_cost_group_initial_target**

lp_clock_gating_auto_cost_group_initial_target _float_

_Default_ :

**Read-write** design attribute. Specifies the initial target slack for automatic clock gate cost
groups in picoseconds. This attribute will set the initial target for all newly generated
clock-gating logic.

When no value is specified, the tool will generate the initial target for these cost groups during
mapping.

**Related Information**

Tightening Timing Constraints on the Clock-Gating Enables in _Genus Low Power Guide for
Legacy UI_

**lp_clock_gating_auto_cost_grouping**

lp_clock_gating_auto_cost_grouping {true | false}

_Default_ : true

**Read-write** design attribute. Controls whether to automatically create a cost group for the
paths going through clock gate enable pins. The cost groups are defined after clock gating is
inserted and have the following name:

cg_enable_group_XXX

where XXX is the name of the clock.

```
(subdesign) lp_clock_gating_add_reset on page 1887
Related attribute: polarity on page 368
```
```
Affects these commands: report timing
syn_map
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1832 Product Version 18.1

**Related Information**

Tightening Timing Constraints on the Clock-Gating Enables in _Genus Low Power Guide for
Legacy UI_

**lp_clock_gating_auto_path_adjust**

lp_clock_gating_auto_path_adjust _string_

**Read-write** design attribute. Controls the automatic timing adjustment on the clock gate
enable paths in the design. You can specify any of the following values:

**Related Information**

Tightening Timing Constraints on the Clock-Gating Enables in _Genus Low Power Guide for
Legacy UI_

```
Affects these commands: report timing
syn_map
```
```
fixed Specifies to use the user-defined path adjust value.
```
```
none Prevents the automatic timing adjustment.
variable Specifies to scale the tool-calculated path adjust values.
```
```
Affects these commands: report timing
syn_map
Affects these attributes: (subdesign) lp_clock_gating_auto_path_adjust on page 1888
(design) lp_clock_gating_auto_path_adjust_fixed_delay on
page 1833
(design) lp_clock_gating_auto_path_adjust_multiplier on
page 1889
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1833 Product Version 18.1

**lp_clock_gating_auto_path_adjust_fixed_delay**

lp_clock_gating_auto_path_adjust_fixed_delay _float_

**Read-write** design attribute. Specifies a user-defined path adjust value (in picoseconds) for
the enable pins of all clock-gating instances in the design. This value overrides the
tool-calculated path adjust values. You must specify a positive value. A negative or null value
does not affect the path constraints.

The path_adjust timing exceptions are stored in the following directory:

/designs/top/timing/exceptions/path_adjusts/

The tool-computed path_adjust timing exceptions are calculated based on information in the
libraries and have the following name:

_auto_XXps_cg_path_adjust

where XX is the user-provided delay value.

**Example**

The following command specifies to tighten the path to the enable pins of all clock-gating
instances in design top with 100ps.

set_attribute lp_clock_gating_auto_path_adjust_fixed_delay 100 /designs/top

**Related Information**

Tightening Timing Constraints on the Clock-Gating Enables in _Genus Low Power Guide for
Legacy UI_

```
Affects these commands: report timing
syn_map
Affected by this attribute: (design) lp_clock_gating_auto_path_adjust on page 1832
Affects this attribute: (subdesign) lp_clock_gating_auto_path_adjust_fixed_delay
on page 1889
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1834 Product Version 18.1

**lp_clock_gating_auto_path_adjust_modes**

lp_clock_gating_auto_path_adjust_modes _modes_

**Read-write** design attribute. Specifies the timing constraint modes in which automatic
timing adjustment on the clock gate enable paths will be applied. By default, the path adjust
is applied in all modes.

**Related Information**

Tightening Timing Constraints on the Clock-Gating Enables in _Genus Low Power Guide for
Legacy UI_

**lp_clock_gating_auto_path_adjust_multiplier**

lp_clock_gating_auto_path_adjust_multiplier _float_

**Read-write** design attribute. Scales the tool-calculated path adjust values added to the
enable pins of all clock-gating instances in the design. Specify a real number between 0.0 and
infinity.

The path_adjust timing exceptions are stored in the following directory:

/designs/top/timing/exceptions/path_adjusts/

The tool-computed path_adjust timing exceptions are calculated based on information in the
libraries and have the following name:

_auto_XXps_cg_path_adjust

where XX is the magnitude of the adjustment.

**Related Information**

Tightening Timing Constraints on the Clock-Gating Enables in _Genus Low Power Guide for
Legacy UI_

```
Affects these commands: report timing
syn_map
```
```
Affects these commands: report timing
syn_map
Affected by this attribute: (design) lp_clock_gating_auto_path_adjust on page 1832
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1835 Product Version 18.1

**lp_clock_gating_cell**

lp_clock_gating_cell _path_name_for_cell_

**Read-write** design attribute. Specifies the path name of the cell to be used for clock-gating
insertion. The path name can contain the wildcard character (*). This attribute overrides the
following attributes: lp_clock_gating_add_obs_port,
lp_clock_gating_add_reset, lp_clock_gating_control_point, and
lp_clock_gating_style.

If the specified cell does not exist in any of the libraries, the auto clock-gating insertion will
fail. If multiple cells are found, the attribute is not set and the tool reports an error.

**Examples**

The following examples sets CGIC_LPP as the clock-gating cell to use:

legacy_genus:/> set_att lp_clock_gating_cell /libr*/cg/libcells/CGIC_LPP
/designs/top
Setting attribute of design top: ’lp_clock_gating_cell’ =
/libraries/cg/libcells/CGIC_LPP
legacy_genus:/designs/top> set_att lp_clock_gating_cell [find / -libcell CGIC_LPP]
Setting attribute of design top: ’lp_clock_gating_cell’ =
/libraries/cg/libcells/CGIC_LPP

**Related Information**

Specifying the Library Cell Name of the Integrated Clock-Gating Cell in _Genus Low Power
Guide for Legacy UI._

```
Affects this attribute: (subdesign) lp_clock_gating_auto_path_adjust_multiplier on
page 1889
```
```
Affects these commands: syn_generic
report clock_gating
Related attribute: (subdesign) lp_clock_gating_cell on page 1890
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1836 Product Version 18.1

**lp_clock_gating_control_point**

lp_clock_gating_control_point {precontrol | postcontrol | none }

_Default_ : precontrol

**Read-write** design attribute. If a user-defined clock-gating module is used, specifies
whether the module contains test logic. If no user-defined clock gating module or special
library cell is specified for clock gating, the attribute controls whether the integrated
clock-gating cell (to be selected) must contain test control logic, and specifies where the test
logic must be located—before or after the latch or flip-flop in the integrated clock-gating cell.

The attribute can have the following values:

**Note:** To select a clock-gating cell that contains test control logic without a latch or flip-flop, set
the lp_clock_gating_control_point attribute to either precontrol or postcontrol,
and set the lp_clock_gating_style attribute to none. The Genus-LP engine then looks for
a clock-gating cell in the library with the value none_posedge_control or
none_negedge_control for the clock_gating_integrated_cell attribute.

```
none If a user-defined clock-gating module is used, specifies that the
module has no test logic.
If an integrated clock-gating cell must be selected, specifies that
only cells that have a clock_gating_integrated_cell
attribute that has no entry for the third substring can be used.
precontrol If a user-defined clock-gating module is used, specifies that the
module has test logic.
If an integrated clock-gating cell must be selected, specifies to
only use cells whose clock_gating_integrated_cell
(.lib) attribute contains precontrol in the third substring.
The test port of the clock-gating cell will be connected to the
pin with the clock_gate_test_pin attribute.
postcontrol If a user-defined clock-gating module is used, specifies that the
the module has a test port.
If an integrated clock-gating cell must be selected, specifies to
only use cells whose clock_gating_integrated_cell
(.lib) attribute contains postcontrol in the third substring.
The test port of the clock-gating cell will be connected to the
pin with the clock_gate_test_pin attribute.
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1837 Product Version 18.1

**Related Information**

Clock Gating Cell Specification in the _Genus Library Guide._

Using Attributes to Select an Integrated Clock-Gating Cell in the Technology Library in _Genus
Low Power Guide for Legacy UI_

```
Affects these commands: report clock_gating
syn_generic
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1838 Product Version 18.1

**lp_clock_gating_exclude**

lp_clock_gating_exclude {false | true}

_Default_ : false

**Read-write** design attribute. Controls whether to insert clock-gating logic for this design. If
you set this attribute to true, no clock-gating logic is added to the design.

**Related Information**

Controlling Insertion of Clock-Gating Logic in _Genus Low Power Guide for Legacy UI_

**lp_clock_gating_extract_common_enable**

lp_clock_gating_extract_common_enable {true | false}

_Default_ : true

**Read-write** design attribute. Controls whether to extract the common enable from the
enable logic of the registers to be clock gated.

Register banks can sometimes not be considered for clock-gating insertion because their bit
width is smaller than the minimum number of registers required for clock-gating insertion. If
the flops that were not gated—because of this minimum bit width requirement—have a
complex enable logic, common enable extraction can extract a common function in the enable
logic of those registers. By considering this common function as the enable signal, the
minimum bit width requirement can be satisfied and the registers can be gated.

**Related Information**

Controlling Insertion of Clock-Gating Logic in _Genus Low Power Guide for Legacy UI_

```
Affects this command: syn_generic
Related attributes: (instance) lp_clock_gating_exclude on page 1853
(subdesign) lp_clock_gating_exclude on page 1891
```
```
Affects this command: syn_generic
```
```
Related attribute: lp_clock_gating_min_flops on page 1839
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1839 Product Version 18.1

**lp_clock_gating_max_flops**

lp_clock_gating_max_flops _integer_

_Default_ : no_value

**Read-write** design attribute. Determines the maximum number of registers that can be
driven by each clock-gating element. If a register bank has a bit width larger than the specified
size, the low power (Genus-LP) engine will duplicate the clock-gating cells and distribute the
registers evenly over the clock-gating cells. Specify an integer larger than 1.

**Note:** This attribute applies to any clock-gating logic type: user-defined clock-gating module,
selected clock-gating integrated cell, or discrete clock-gating logic created by the tool.

**Example**

If the register bank width is 32, and the maximum number is 20, each clock-gating cell will be
driving 16 registers.

**Related Information**

Controlling Insertion of Clock-Gating Logic in _Genus Low Power Guide for Legacy UI_

**lp_clock_gating_min_flops**

lp_clock_gating_min_flops _integer_

_Default_ : no_value

**Read-write** design attribute. Enables clock-gating insertion for any register bank with a bit
width larger than or equal to the specified size. You can specify a value from 1 to 1000.

**Note:** This attribute applies to any clock-gating logic type: user-defined clock-gating module,
selected clock-gating integrated cell, or discrete clock-gating logic created by the tool.

**Related Information**

Controlling Insertion of Clock-Gating Logic in _Genus Low Power Guide for Legacy UI_

```
Affects this command: syn_generic
```
```
Affects this command: syn_generic
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1840 Product Version 18.1

**lp_clock_gating_module**

lp_clock_gating_module _path_name_for_module_

**Read-write** design attribute. Specifies the path to the module that defines the customized
clock-gating logic.

**Related Information**

Defining a Clock-Gating Module in _Genus Low Power Guide for Legacy UI_

**lp_clock_gating_style**

lp_clock_gating_style {latch | ff | none}

_Default_ : latch

**Read-write** design attribute. Controls whether the integrated clock-gating cells must
contain logic to prevent glitches on the enable signal and specifies whether to use a latch or
a flip-flop for the logic.

The low power (Genus-LP) engine only uses integrated clock-gating cells that have a
clock_gating_integrated_cell attribute of which the first substring matches the
value of this attribute.

**Related Information**

Clock Gating Cell Specification in the _Genus Library Guide._

Using Attributes to Select an Integrated Clock-Gating Cell in the Technology Library in _Genus
Low Power Guide for Legacy UI_

```
Affected by these attributes: (instance) lp_clock_gating_module on page 1856
(subdesign) lp_clock_gating_module on page 1893
```
```
Affects these commands: report clock_gating
syn_generic
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1841 Product Version 18.1

**lp_clock_gating_test_signal**

lp_clock_gating_test_signal _string_

**Read-write** design attribute. Indicates which test signal to connect to the test pins of all the
clock-gating instances in the design. If the clock-gating instance contains test logic and you
did not specify a test signal, Genus ties the test pin of all clock gating instances to the inactive
value. For example, for active high (low) test pin, the pin is tied to constant 0 (1). You can
specify the following values:

**Note:** Test signals are defined using the define_dft test_mode or define_dft
shift_enable commands. The corresponding object is stored at
/designs/ _design_ /dft/test_signals.

**Example**

The following command instructs to connect the test pins of all clock-gating instances in the
design to test signal tm.

set_attr lp_clock_gating_test_signal /designs/alu/dft/test_signals/tm /des*/alu

**Related Information**

Clock Gating with DFT in _Genus Low Power Guide for Legacy UI._

Clock-Gating Insertion in a Scan-Connected Netlist in _Genus Low Power Guide for
Legacy UI_.

```
use_shift_enable Indicates to use the shift-enable signal of the scan chain to
which the gated flip-flops belong.
```
```
If the gated flip-flops belong to different scan chains with
different shift enable signals, the shift enable signals are OR-ed
and the output of the OR-tree is used as the clock-gating test
signal.
Note: You can only use this value when you insert clock-gating
in a mapped netlist after you have inserted the scan chains.
test_signal_objec
t
```
```
Indicates to use the specified test signal object.
```
```
Affects this command: syn_generic
Related attribute: (instance) lp_clock_gating_test_signal on page 1857
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1842 Product Version 18.1

**lp_clock_tree_buffers**

lp_clock_tree_buffers _libcell_list_

**Read-write** design attribute. Specifies a list of valid libcell buffers and inverters that can be
used for clock tree synthesis.

If the design has multiple library domains, specify the buffers and inverters that belong to the
default library domain.

**Note:** This attribute is only available with the Genus_Low_Power_Opt License Key.

**Related Information**

**lp_clock_tree_leaf_max_fanout**

lp_clock_tree_leaf_max_fanout _integer_

_Default_ : 0

**Read-write** design attribute. Specifies the maximum number of flip-flops that can be driven
by a leaf clock buffer. Specify a positive integer.

**Note:** This attribute is only available with the Genus_Low_Power_Opt License Key.

**Related Information**

```
(subdesign) lp_clock_gating_test_signal on page 1893
```
```
Affects this command: report power
Related attribute: lp_clock_tree_leaf_max_fanout on page 1842
```
```
Affects this command: report power
Related attribute: lp_clock_tree_buffers on page 1842
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1843 Product Version 18.1

**lp_default_probability**

lp_default_probability _float_

_Default_ : no_value

**Read-write** design attribute. Sets the default probability value (probability of a net being
high) for power estimation. Genus uses this value for those nets that have no user-specified
probability value. Specify any value between zero and one.

**Note:** This attribute is not hierarchical. It only applies to the nets at the top-level of the design.

**Related Information**

Sources of Switching Activity Information in _Genus Low Power Guide for Legacy UI_

**lp_default_toggle_percentage**

lp_default_toggle_percentage _float_

_Default_ : 0.2

**Read-write** design attribute. Specifies the multiplication factor to be used with all clocks in
the design to modify the _default_ toggle rate of any activity propagation starting point
associated with clock information. The toggle rate of an activity propagation starting point is
derived by multiplying this scaling factor with the toggle rate of the associated clock
information. If multiple clocks are related to the pin, the fastest clock is used. Specify a value

```
Affects this command: report power
Affected by this attribute: (root) lp_default_probability on page 1819
Related attributes: (instance) lp_default_probability on page 1858
(pin) lp_default_probability on page 1865
(port) lp_default_probability on page 1881
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1844 Product Version 18.1

between 0 and 1. You can use a value greater than 1.0 to model cases with high glitching
power which could result in more than one value change per clock on average. A warning is
printed if you specify a value larger than 1.

**Related Information**

Using Default Switching Activities in _Genus Low Power Guide for Legacy UI_

**lp_default_toggle_rate**

lp_default_toggle_rate _float_

_Default_ : no_value

**Read-write** design attribute. Specifies the default toggle rate (toggle count per toggle rate
unit). Genus uses this value for those nets that have no user-specified toggle rate. You can
specify any positive value, including zero. The unit is determined by the
lp_toggle_rate_unit attribute.

**Note:** This attribute is not hierarchical. It only applies to the nets at the top-level of the design.

**Related Information**

Sources of Switching Activity Information in _Genus Low Power Guide for Legacy UI_

```
Affects this command: report power
Affects this attribute: (clock) lp_default_toggle_percentage on page 1902
Affected by this attribute: lp_toggle_rate_unit on page 1825
```
```
Affects this command: report power
Affected by this attribute: (root) lp_default_toggle_rate on page 1820
lp_toggle_rate_unit on page 1825
Related attributes: (instance) lp_default_toggle_rate on page 1859
(pin) lp_default_toggle_rate on page 1866
(port) lp_default_toggle_rate on page 1882
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1845 Product Version 18.1

**lp_internal_power**

lp_internal_power _float_

**Read-only** design attribute. Computes the total internal cell power of all instances in the
design. The unit of the power value is determined by the value of the lp_power_unit
attribute.

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

**lp_leakage_power**

lp_leakage_power _float_

**Read-only** design attribute. Computes the total leakage power of all instances in the
design. The unit of the power value is determined by the value of the lp_power_unit
attribute.

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

Reporting Leakage Power in _Genus Low Power Guide for Legacy UI_

```
Related commands: report gates -power
report power
Affected by this attribute: lp_power_unit on page 1824
Related attributes: (instance) lp_internal_power on page 1860
```
```
Related commands: report gates -power
report power
Affected by this attribute: lp_power_unit on page 1824
```
```
Related attribute: (instance) lp_leakage_power on page 1860
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1846 Product Version 18.1

**lp_net_power**

lp_net_power _float_

**Read-only** design attribute. Computes the total switching power of all nets in the design.
The unit of the power value is determined by the value of the lp_power_unit attribute.

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

**lp_power_optimization_weight**

lp_power_optimization_weight _float_

_Default_ : no_value

**Read-write** design attribute. Controls the weight factors to be used when optimizing
leakage power and dynamic power simultaneously during global mapping, mapping, and
incremental optimization. Specify a value between zero and one. Assuming the attribute is
set to w, the Genus-LP engine optimizes for total power. Total power is computed as follows:

```
Total power = w x leakage_power + (1-w) x dynamic_power
```
**Note:** The weight factor will only be taken into account if both the max_dynamic_power and
max_leakage_power attributes are set.

If you do not set this attribute and both the max_dynamic_power and
max_leakage_power attributes are set, the tool issues warning POPT-501 and will ignore
dynamic power optimization.

```
Related commands: report gates -power
report power
Affected by this attribute: lp_power_unit on page 1824
Related attributes: (instance) lp_net_power on page 1861
(pin) lp_net_power on page 1867
(net) lp_net_power on page 1874
(port) lp_net_power on page 1883
(subport) lp_net_power on page 1898
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1847 Product Version 18.1

**Related Information**

Controlling Power Optimization in _Genus Low Power Guide for Legacy UI_

**lp_pso_aware_tcf**

lp_pso_aware_tcf {false | true}

_Default_ : false

**Read-write** design attribute. Specifies whether the switching activities were generated by
simulating the design while taking into account when the power domains are shut off.

**Related Information**

**max_dynamic_power**

max_dynamic_power _float_

_Default_ : no_value

**Read-write** design attribute. Specifies the maximum dynamic-power constraint of the
design. The dynamic power is the sum of the internal power dissipated in all instances and
the switching power dissipated in all nets.

You must specify a constraint value to enable Genus to perform timing and dynamic power
optimization simultaneously during mapping (without taking the constraint value into
account). During global and incremental optimization, the constraint value is taken into
account.

```
Affects this command: syn_map
Related commands: report gates -power
report power
Related attributes: max_dynamic_power on page 1847
max_leakage_power on page 1849
leakage_power_effort on page 1816
```
```
Affects these commands: report gates -power
report power
Related attribute: lp_pso_aware_estimation on page 1825
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1848 Product Version 18.1

**Related Information**

Enabling Dynamic Power Optimization in _Genus Low Power Guide for Legacy UI_

```
Affected by this attribute: lp_power_unit on page 1824
Related attributes: lp_power_optimization_weight on page 1846
max_leakage_power on page 1849
leakage_power_effort on page 1816
```

```
Low Power Synthesis—Design Attributes
```
January 2019 1849 Product Version 18.1

**max_leakage_power**

max_leakage_power _float_

_Default_ : no_value

**Read-write** design attribute. Specifies the maximum leakage-power constraint of the
design. The constraint enables Genus to perform timing and leakage power optimization
simultaneously during mapping (without taking the constraint value into account). During
global and incremental optimization, the constraint value is taken into account.

**Related Information**

Enabling Leakage Power Optimization in _Genus Low Power Guide for Legacy UI_

```
Affects this command: syn_map
Affected by this attribute: lp_power_unit on page 1824
Related attributes: lp_power_optimization_weight on page 1846
max_dynamic_power on page 1847
leakage_power_effort on page 1816
```

```
Low Power Synthesis—Instance Attributes
```
January 2019 1850 Product Version 18.1

**Instance Attributes**

Contain information about a combinational, sequential, or hierarchical instance in the
specified design. Instance objects are found in the instances_comb, instances_seq,
and instances_hier directories.

➤ To set an instance attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -instance name ]
```
➤ To get an instance attribute value, type

```
get_attribute attribute_name [find /des*/ design -instance name ]
```
**instance_internal_power**

instance_internal_power _float_

**Read-write** instance attribute. Specifies the internal power of this instance. The unit of the
power value is determined by the value of the lp_power_unit attribute. Use this attribute
to specify the internal power of a sequential cell, combinational cell, blackbox, abstract model,
or timing model.

By default, an instance inherits the internal power of the corresponding libcell.

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
Related commands: report gates -power
report power
Affected by this attribute: lp_power_unit on page 1824
Related attributes: (libcell) is_inverter on page 315
(libcell) leakage_power on page 321
instance_leakage_power on page 1851
```

```
Low Power Synthesis—Instance Attributes
```
January 2019 1851 Product Version 18.1

**instance_leakage_power**

instance_leakage_power _float_

**Read-write** instance attribute. Specifies the leakage power of this instance. The unit of the
power value is determined by the value of the lp_power_unit attribute. Use this attribute
to specify the internal power of a sequential cell, combinational cell, blackbox, abstract model,
or timing model.

By default, an instance inherits the leakage power of the corresponding libcell.

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

**lp_clock_gating_add_reset**

lp_clock_gating_add_reset {false | true}

_Default_ : false

**Read-write** instance attribute. Determines whether the integrated clock-gating cell must
contain reset logic added to the glitch removing logic. This attribute can be set on flops and
hierarchical instances.

■ If you set this attribute to true, and the gated registers have an asynchronous reset or
set pin, the Genus-LP engine only uses an integrated clock-gating cell that has a pin with
a clock_gate_reset_pin attribute defined.

```
If the Genus-LP engine finds such a cell, it adds an a_rst port to the clock-gating
module and internally connects this port to the reset pin of the integrated clock-gating
cell.
```
```
If c1, c2, ..., cn represent the asynchronous reset signals for each of the registers
controlled by this clock-gating instance, and p1, p2, ..., pn represent the asynchronous
```
```
Related commands: report gates -power
report power
Affected by this attribute: lp_power_unit on page 1824
Related attributes: (libcell) is_inverter on page 315
(libcell) leakage_power on page 321
instance_internal_power on page 1850
```

```
Low Power Synthesis—Instance Attributes
```
January 2019 1852 Product Version 18.1

```
set signals for each of the registers controlled by this clock-gating instance, the
Genus-LP engine determines the reset signal for the clock-gating instance as:
```
```
(c1+p1) AND (c2+p2) AND ... AND (cn+pn)
```
```
The Genus-LP engine creates the corresponding logic and connects the output of this
logic to the a_rst pin of the clock-gating instance.
```
```
Setting this attribute to true on a hierarchical instance, automatically sets the
lp_clock_gating_add_reset attribute to true on all flops in the hierarchical
instance.
```
```
Note: If you set this attribute to true, but the gated registers do not have an
asynchronous reset or set pin, no reset logic will be added.
```
■ If you set this attribute to false, the Genus-LP engine does not add an a_rst port to
the clock-gating module, even when the gated registers have asynchronous set or reset
pins.

**Related Information**

Clock Gating Cell Specification in the _Genus Library Guide._

Using Attributes to Select an Integrated Clock-Gating Cell in the Technology Library in _Genus
Low Power Guide for Legacy UI_

**lp_clock_gating_cell**

lp_clock_gating_cell _path_name_for_cell_

**Read-only** instance attribute. Returns the path name of the cell (to be) used for
clock-gating insertion. This attribute can be queried on hierarchical instances and leaf
sequential instances. This attribute will return no value if the attribute was not set either on
the subdesign corresponding to this instance (or its parent) or on the design.

```
Affects these commands: syn_generic
report clock_gating
Affected by these attributes: (design) lp_clock_gating_add_reset on page 1830
(subdesign) lp_clock_gating_add_reset on page 1887
Related attribute: polarity on page 368
```

```
Low Power Synthesis—Instance Attributes
```
January 2019 1853 Product Version 18.1

**Examples**

■ The following command queries the clock-gating cell used for hierarchical instance
i_bot:
legacy_genus:/> set_attr lp_clock_gating_cell TLATNCAX12 [find / -subdesign
bot]
....
legacy_genus:/designs/top/instances_hier/i_mid/instances_hier> get_att
lp_clock_gating_cell i_bot
/libraries/library_domains/ld1/typical/libcells/TLATNCAX12
This command returns the path to the cell used for inserting clock-gating logic in this
instance, because the attribute was set on the corresponding subdesign.

■ The following command queries the clock-gating cell used for leaf instance
out_date_reg which belongs to hierarchical instance i_bot:
legacy_genus:/designs/top> get_att lp_clock_gating_cell [find -instance
*i_mid/i_bot/out*]
/libraries/library_domains/ld1/typical/libcells/TLATNCAX12

**Related Information**

**lp_clock_gating_exclude**

lp_clock_gating_exclude {false | true}

_Default_ : false

**Read-write** instance attribute. Determines whether to insert clock-gating logic for this
instance. If you set this attribute to true on a register, no clock-gating logic is added to this
register even when it possible. If you set this attribute to true on a hierarchical instance, no
clock-gating logic is added to any of the registers in that instance and the hierarchy below that
instance.

**Note:** You can only set this attribute on a unique hierarchical or flat instance. Otherwise, the
tool issues an error message and the attribute is ignored. If a hierarchical instance is
instantiated multiple times, first use the edit_netlist dedicate_subdesign command
to uniquify the instance that you want to exclude from clock-gating.

```
Affected by these attributes: (design) lp_clock_gating_cell on page 1835
(subdesign) lp_clock_gating_cell on page 1890
```

```
Low Power Synthesis—Instance Attributes
```
January 2019 1854 Product Version 18.1

**Example**

Assume that design top contains a subdesign (module) sub that has been instantiated five
times in the design. The instance names are i1, i2, i3, i4, and i5. Now you want to exclude
clock-gating from instance i1:

set_attribute lp_clock_gating_exclude true /designs/top/instances_hier/i1

This attribute will be ignored because instance i1 is not a unique instance of subdesign sub.
To ensure that instance i1 is excluded from clock gating, you first need to make it a unique
instance before setting the attribute:

edit_netlist dedicate_subdesign {/designs/top/instances_hier/i1}

**Related Information**

Controlling Insertion of Clock-Gating Logic in _Genus Low Power Guide for Legacy UI_

**lp_clock_gating_gated_clock_gates**

lp_clock_gating_gated_clock_gates _string_

**Read-only** instance attribute. Returns the clock gates gated by this clock-gating instance.

**Note:** This attribute applies only to clock-gating instances.

**Related Information**

**lp_clock_gating_gated_flops**

lp_clock_gating_gated_flops _string_

**Read-only** instance attribute. Returns the flops gated by this clock-gating instance.

**Note:** This attribute applies only to clock-gating instances.

```
Affects this command: syn_generic
Related command: edit_netlist dedicate_subdesign
Related attributes: (design) lp_clock_gating_exclude on page 1838
(subdesign) lp_clock_gating_exclude on page 1891
```
```
Affected by this command: syn_generic
```

```
Low Power Synthesis—Instance Attributes
```
January 2019 1855 Product Version 18.1

**Related Information**

**lp_clock_gating_is_flop_rc_gated**

lp_clock_gating_is_flop_rc_gated {false | true}

**Read-only** instance attribute. Indicates whether the flop is gated by a clock-gating
instance inserted by Genus.

**Note:** This attribute applies only to sequential instances.

**lp_clock_gating_is_flop_user_gated**

lp_clock_gating_is_flop_user_gated {false | true}

**Read-only** instance attribute. Indicates whether the flop is gated by a user-instantiated
clock-gating instance.

**Note:** This attribute applies only to sequential instances.

**lp_clock_gating_is_leaf_clock_gate**

lp_clock_gating_is_leaf_clock_gate {false | true}

**Read-only** instance attribute. Specifies whether this clock-gating instance is a leaf clock
gate, that is, a clock-gating instance driving the flops.

**Note:** This attribute applies only to clock-gating instances.

**Related Information**

Multi-Stage Clock Gating in _Genus Low Power Guide for Legacy UI_

```
Affected by this command: syn_generic
```
```
Affected by this command: syn_generic
```

```
Low Power Synthesis—Instance Attributes
```
January 2019 1856 Product Version 18.1

**lp_clock_gating_module**

lp_clock_gating_module _path_name_for_module_

**Read-only** instance attribute. Returns the path name of the module used for clock-gating
insertion. This attribute can be queried on hierarchical instances and leaf sequential
instances. This attribute will return no value if the attribute was not set either on the subdesign
corresponding to this instance (or its parent) or on the design.

**Example**

The following command queries the clock-gating module used for hierarchical instance
mul_13_16:

legacy_genus:/designs> get_att lp_clock_gating_module [find -instance mul_13_16]
/designs/my_CG_MOD

**Related Information**

**lp_clock_gating_rc_inserted**

lp_clock_gating_rc_inserted {false | true }

**Read-only** instance attribute. Indicates whether this clock-gating instance was inserted by
Genus.

**Note:** This attribute will have no value for instances that are not clock-gating instances.

**Related Information**

**lp_clock_gating_stage**

lp_clock_gating_stage _integer_

**Read-only** instance attribute. Returns the stage to which the clock-gating instance
belongs.

**Note:** This attribute will have no value for instances that are not clock-gating instances.

```
Affected by these attributes: (design) lp_clock_gating_module on page 1840
(subdesign) lp_clock_gating_module on page 1893
```
```
Affected by these commands: syn_generic
clock_gating import
```

```
Low Power Synthesis—Instance Attributes
```
January 2019 1857 Product Version 18.1

**Example**

Assume clock-gating instance CG1 is gating clock-gating instance CG2, which in turn gates
a flop. The stage of CG1 is 1 and the stage of CG2 is 2.

**Related Information**

**lp_clock_gating_test_signal**

lp_clock_gating_test_signal _string_

**Read-write** instance attribute. Indicates which test signal to connect to the test pin of the
(specified) clock-gating instance(s).

**Note:** The Genus-LP engine creates a separate subdesign for the clock-gating logic in each
clock-gating domain, consequently the clock-gating instance names are similar to

/designs/ _design_ /instances_hier/*/RC_CG_HIER_INST _x_

You can specify one of the following values:

**Note:** Test signals are defined using the define_dft test_mode or define_dft
shift_enable commands. The corresponding object is stored at
/designs/ _design_ /dft/test_signals.

```
Affected by this command: syn_generic
clock_gating share
```
```
use_shift_enable Indicates to use the shift-enable signal of the scan chain to
which the gated flip-flops belong.
If the gated flip-flops belong to different scan chains with
different shift enable signals, the shift enable signals are OR-ed
and the output of the OR-tree is used as the clock-gating test
signal.
Note: You can only use this value when you insert clock-gating
in a mapped netlist after you have inserted the scan chains.
test_signal_objec
t
```
```
Indicates to use the specified test signal object.
```

```
Low Power Synthesis—Instance Attributes
```
January 2019 1858 Product Version 18.1

**Example**

The following command instructs to connect the test pin of clock-gating instance
RC_CG_HIER_INST1 to the shift-enable signal that drives the scan flops gated by this
clock-gating instance.

set_attribute lp_clock_gating_test_signal use_shift_enable [find. -inst
RC_CG_HIER_INST1]

**Related Information**

Clock Gating with DFT in _Genus Low Power Guide for Legacy UI._

**lp_default_probability**

lp_default_probability _float_

_Default_ : no_value

**Read-write** instance attribute. Sets the default probability value (probability of a net being
high) for power estimation. Genus uses this value for those nets that have no user-specified
probability value. Specify any value between zero and one. You can only set this attribute on
a hierarchical instance.

**Note:** This attribute is not hierarchical. It only applies to the nets of this hierarchical instance.

**Related Information**

Sources of Switching Activity Information in _Genus Low Power Guide for Legacy UI_

```
Affects this command: syn_generic
Related attributes: (design) lp_clock_gating_test_signal on page 1841
(subdesign) lp_clock_gating_test_signal on page 1893
```
```
Affects this command: report power
Affects this attribute (pin) lp_default_probability on page 1865
Affected by this attribute (root) lp_default_probability on page 1819
```
```
Related attribute: (design) lp_default_probability on page 1843
```

```
Low Power Synthesis—Instance Attributes
```
January 2019 1859 Product Version 18.1

**lp_default_toggle_rate**

lp_default_toggle_rate _float_

_Default_ : no_value

**Read-write** instance attribute. Specifies the default toggle rate (toggle count per toggle
rate unit). Genus uses this value for those nets that have no user-specified toggle count. You
can specify any positive value, including zero. You can only set this attribute on a hierarchical
instance.

**Note:** This attribute is not hierarchical. It only applies to the nets of this hierarchical instance.

**Related Information**

Sources of Switching Activity Information in _Genus Low Power Guide for Legacy UI_

**lp_dynamic_analysis_scope**

lp_dynamic_analysis_scope {false | true}

_Default_ : false

**Read-write** instance attribute. Specifies whether the instance should be added to the
scope that impacts activity profiling.

**Example**

The following command adds instances i_mid and i_bot to the scope used for activity
profiling.

set_attribute lp_dynamic_analysis_scope true {i_mid i_bot}

**Related Information**

```
Affects this command: report power
Affects this attribute (pin) lp_default_toggle_rate on page 1866
Affected by these attributes: (root) lp_default_toggle_rate on page 1820
lp_toggle_rate_unit on page 1825
Related attribute: (design) lp_default_toggle_rate on page 1844
```
```
Affects this command: read_vcd
```

```
Low Power Synthesis—Instance Attributes
```
January 2019 1860 Product Version 18.1

**lp_internal_power**

lp_internal_power _float_

**Read-only** instance attribute. Computes the internal cell power of the instance. The unit
of the power value is determined by the value of the lp_power_unit attribute.

**Note:** You can only get this attribute value on a unique hierarchical or leaf instance.

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

**lp_leakage_power**

lp_leakage_power _float_

**Read-only** instance attribute. Computes the leakage power of the instance. The unit of the
power value is determined by the value of the lp_power_unit attribute.

**Note:** You can only get this attribute value on a unique hierarchical or leaf instance.

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

Reporting Leakage Power in _Genus Low Power Guide for Legacy UI_

```
Related commands: report gates -power
report power
Affected by this attribute: lp_power_unit on page 1824
Related attribute: (design) lp_internal_power on page 1845
```
```
Related commands: report gates -power
report power
Affected by this attribute: lp_power_unit on page 1824
Related attribute: (design) lp_leakage_power on page 1845
```

```
Low Power Synthesis—Instance Attributes
```
January 2019 1861 Product Version 18.1

**lp_net_power**

lp_net_power _float_

**Read-only** instance attribute. Computes the sum of the net power of all output nets for a
flat instance and the total output net power within a hierarchical instance excluding the nets
whose drivers are not part of the hierarchical instance. The unit of the power value is
determined by the value of the lp_power_unit attribute.

**Note:** You can only get this attribute value on a unique hierarchical or leaf instance.

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
Related commands: report gates -power
report power
Affected by this attribute: lp_power_unit on page 1824
Related attributes: (design) lp_net_power on page 1846
(pin) lp_net_power on page 1867
(net) lp_net_power on page 1874
(port) lp_net_power on page 1883
(subport) lp_net_power on page 1898
```

```
Low Power Synthesis—Pin Attributes
```
January 2019 1862 Product Version 18.1

**Pin Attributes**

Contain information about the specified instance pin. A pin is a single bit connection point on
an instance. Pin objects are stored in pins_in and pins_out directories.

➤ To set a pin attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -pin instance /pin]
```
➤ To get a pin attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -pin instance /pin]
```
**Note:** You may need to specify more than one instance to serve as the search path that will
uniquely identify the relevant pin.

**lp_asserted_probability**

lp_asserted_probability _float_

**Read-write** pin attribute. Specifies the probability value of a signal on this pin being high for
power estimation. You can specify any value between 0 and 1.

**Related Information**

Sources of Switching Activity Information in _Genus Low Power Guide for Legacy UI_

```
Set by one of these commands: read_saif
read_tcf
Affects these commands: report gates -power
report power
Related attributes: (net) lp_asserted_probability on page 1871
(port) lp_asserted_probability on page 1878
(subport) lp_asserted_probability on page 1895
```

```
Low Power Synthesis—Pin Attributes
```
January 2019 1863 Product Version 18.1

**lp_asserted_toggle_rate**

lp_asserted_toggle_rate _float_

**Read-write** pin attribute. Specifies the toggle rate (toggle count per toggle rate unit) of this
pin for the purpose of power estimation. You can specify any positive value, including zero.

**Related Information**

Sources of Switching Activity Information in _Genus Low Power Guide for Legacy UI_

**lp_computed_probability**

lp_computed_probability _float_

**Read-only** pin attribute. Retrieves the probability of the pin. The probability can be asserted
or computed.

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
Set by one of these commands: read_saif
read_tcf
Affects these commands: report gates -power
report power
Affected by this attribute: lp_toggle_rate_unit on page 1825
Related attributes: (net) lp_asserted_toggle_rate on page 1872
(port) lp_asserted_toggle_rate on page 1878
(subport) lp_asserted_toggle_rate on page 1896
```
```
Affected by these commands: read_saif
read_tcf
```
```
Related commands: report gates -power
report power
```

```
Low Power Synthesis—Pin Attributes
```
January 2019 1864 Product Version 18.1

**lp_computed_toggle_rate**

lp_computed_toggle_rate _float_

**Read-only** pin attribute. Retrieves the toggle rate (toggle count per toggle rate unit) of this
pin for power estimation. The toggle rate can be asserted or computed.

**Example**

The following example associates a clock with port clock, finds the pins that the clock is
driving and checks the computed toggle rate on one of those pins.

legacy_genus:/> get_att loads [get_att net */ports_in/clock]
{/designs/alu/instances_seq/aluout_reg[7]/pins_in/clk}
...
{/designs/alu/instances_seq/aluout_reg[0]/pins_in/clk}
/designs/alu/instances_seq/zero_reg/pins_in/clk
legacy_genus:/> get_att lp_computed_toggle_rate \
/designs/alu/instances_seq/aluout_reg[2]/pins_in/clk
0.571429

The toggle rate can be derived from the clock cycle. Because the default toggle rate unit is
/ns and the period is expressed in ps, the toggle rate is determined by the reverse of the clock
period times 2 (because the signal toggles two times per period) or 2/3.5ns.

```
Affected by these attributes: (net) lp_asserted_probability on page 1871
(pin) lp_asserted_probability on page 1862
(port) lp_asserted_probability on page 1878
(subport) lp_asserted_probability on page 1895
(design) lp_default_probability on page 1843
(instance) lp_default_probability on page 1858
Related attributes: (net) lp_computed_probability on page 1872
(port) lp_computed_probability on page 1879
(subport) lp_computed_probability on page 1896
```

```
Low Power Synthesis—Pin Attributes
```
January 2019 1865 Product Version 18.1

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

**lp_default_probability**

lp_default_probability _float_

**Read-only** pin attribute. Returns the default probability of the pin. The value is determined
as follows:

**1.** If the pin is asserted, it returns the value of the lp_asserted_probablity pin
    attribute.
**2.** If the pin is not asserted, it returns the value of the lp_default_probability
    attribute of the instance the pin belongs to.
**3.** If the lp_default_probability instance attribute was not set, it returns the value of
    the lp_default_probability root attribute.

**Note:** This attribute can only have a value for output pins of sequential cells, blackboxes, and
macros.

```
Affected by these commands: read_saif
read_tcf
Related commands: report gates -power
report power
Affected by these attributes: (net) lp_asserted_toggle_rate on page 1872
(pin) lp_asserted_toggle_rate on page 1863
(port) lp_asserted_toggle_rate on page 1878
(subport) lp_asserted_toggle_rate on page 1896
(design) lp_default_toggle_rate on page 1844
(instance) lp_default_toggle_rate on page 1859
Related attributes: (net) lp_computed_toggle_rate on page 1873
(port) lp_computed_toggle_rate on page 1880
(subport) lp_computed_toggle_rate on page 1897
```

```
Low Power Synthesis—Pin Attributes
```
January 2019 1866 Product Version 18.1

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

**lp_default_toggle_rate**

lp_default_toggle_rate _float_

**Read-only** pin attribute. Returns the default toggle rate of the pin. The value is determined
as follows:

**1.** If the pin is asserted, it returns the value of the lp_asserted_toggle_rate pin
    attribute.
**2.** If the pin is not asserted, it returns the value of the lp_default_toggle_rate
    attribute of the instance the pin belongs to.
**3.** If the pin is not asserted and the lp_default_toggle_rate instance attribute is not
    set, the value is computed based on the lp_default_toggle_percentage and the
    associated clock information.
**4.** If the pin is not asserted, the lp_default_toggle_rate instance attribute is not set,
    and the lp_default_toggle_percentage attribute was not set, it returns the value
    of the lp_default_toggle_rate root attribute.

**Note:** This attribute can only have a value for output pins of sequential cells, blackboxes, and
macros.

```
Related commands: report gates -power
report power
Affected by these attributes: (pin) lp_asserted_probability on page 1862
(instance) lp_default_probability on page 1858
(root) lp_default_probability on page 1819
lp_power_unit on page 1824
```

```
Low Power Synthesis—Pin Attributes
```
January 2019 1867 Product Version 18.1

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

**lp_net_power**

lp_net_power _float_

**Read-only** pin attribute. Computes the switching power dissipated on the net connected to
this pin. The unit of the power value is determined by the value of the lp_power_unit
attribute.

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
Related commands: report gates -power
report power
Affected by these attributes: (pin) lp_asserted_toggle_rate on page 1863
(design) lp_default_toggle_percentage on page 1843
(instance) lp_default_toggle_rate on page 1859
(root) lp_default_toggle_rate on page 1820
lp_power_unit on page 1824
```
```
Related commands: report gates -power
report power
Affected by this attribute: lp_power_unit on page 1824
Related attributes: (design) lp_net_power on page 1846
(instance) lp_net_power on page 1861
(net) lp_net_power on page 1874
```
```
(port) lp_net_power on page 1883
(subport) lp_net_power on page 1898
```

```
Low Power Synthesis—Pin Attributes
```
January 2019 1868 Product Version 18.1

**lp_probability_type**

lp_probability_type {asserted | clock | computed | constant | default}

**Read-only** pin attribute. Computed attribute. Gives an indication of the source of the value
of the probability value. This attribute can have the following values:

**Example**

The following example checks the source of the probability value of a clock pin on a register.

legacy_genus:/> get_att lp_probability_type /des*/alu/*/aluout_reg[2]/pins_in/clk
clock

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
asserted Indicates that the pin value is user-specified. You either
specified the value through the lp_asserted_probability
attribute or in a switching activity file (TCF or SAIF file).
clock Indicates that the pin is a clock pin and that the value is derived
from the clock waveform.
computed Indicates that the pin value is computed by propagating the
internal switching activities.
constant Indicates that the pin is driven by a constant value. In this case,
the value of the lp_asserted_probability attribute is set
to 1 if it is driven by a logic 1, or 0 if it is driven by a logic 0.
default Indicates that the pin value is not user-specified, but
determined by the value of the lp_default_probability
attribute.
```
```
Affected by these commands: read_saif
read_tcf
Affected by these attributes: (net) lp_asserted_probability on page 1871
(pin) lp_asserted_probability on page 1862
(port) lp_asserted_probability on page 1878
(subport) lp_asserted_probability on page 1895
```

```
Low Power Synthesis—Pin Attributes
```
January 2019 1869 Product Version 18.1

**lp_toggle_rate_type**

lp_toggle_rate_type {asserted | clock | computed | constant | default}

**Read-only** pin attribute. Computed attribute. Gives an indication of the source of the value
of the toggle rate value. This attribute can have the following values:

**Example**

The following example checks the source of the probability value of a clock pin on a register.

legacy_genus:/> get_att lp_toggle_rate_type /des*/alu/*/aluout_reg[2]/pins_in/clk
clock

```
(design) lp_default_probability on page 1843
(instance) lp_default_probability on page 1858
Related attributes: (net) lp_probability_type on page 1875
(port) lp_probability_type on page 1884
(subport) lp_probability_type on page 1899
```
```
asserted Indicates that the pin value is user-specified. You either
specified the value through the lp_asserted_toggle_rate
attribute or in a switching activity file (TCF or SAIF file).
clock Indicates that the pin is a clock pin and that the value is derived
from the clock waveform.
computed Indicates that the pin value is computed by propagating the
internal switching activities.
constant Indicates that the pin is driven by a constant value. In this case,
the value of the lp_asserted_toggle_rate attribute is set
to 0.
default Indicates that the pin value is not user-specified, but
determined by the value of the lp_default_toggle_rate
attribute.
```

```
Low Power Synthesis—Pin Attributes
```
January 2019 1870 Product Version 18.1

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
Affected by these commands: read_saif
read_tcf
Affected by these attributes: (net) lp_asserted_toggle_rate on page 1872
(pin) lp_asserted_toggle_rate on page 1863
(port) lp_asserted_toggle_rate on page 1878
(subport) lp_asserted_toggle_rate on page 1896
(design) lp_default_toggle_rate on page 1844
(instance) lp_default_toggle_rate on page 1859
lp_toggle_rate_unit on page 1825
Related attributes: (net) lp_toggle_rate_type on page 1876
(port) lp_toggle_rate_type on page 1886
(subport) lp_toggle_rate_type on page 1900
```

```
Low Power Synthesis—Net Attributes
```
January 2019 1871 Product Version 18.1

**Net Attributes**

Contain information about a net in the specified design. A net can be a top-level net or can
belong to a hierarchical instance.

➤ To set a net attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -net instance / net ]
```
➤ To get a net attribute value, type

```
get_attribute attribute_name [find /des*/ design -net instance / net ]
```
**Note:** You may need to specify several instances to uniquely identify the net.

**lp_asserted_probability**

lp_asserted_probability _float_

**Read-write** net attribute. Specifies the probability value of this net being high for power
estimation. You can specify any value between 0 and 1.

**Related Information**

Sources of Switching Activity Information in _Genus Low Power Guide for Legacy UI_

```
Set by one of these commands: read_saif
read_tcf
Affects these commands: report gates -power
report power
Related attributes: (pin) lp_asserted_probability on page 1862
(port) lp_asserted_probability on page 1878
(subport) lp_asserted_probability on page 1895
```

```
Low Power Synthesis—Net Attributes
```
January 2019 1872 Product Version 18.1

**lp_asserted_toggle_rate**

lp_asserted_toggle_rate _float_

**Read-write** net attribute. Specifies the toggle rate (toggle count per toggle rate unit) of this
net for the purpose of power estimation. You can specify any positive value, including zero.

**Related Information**

Sources of Switching Activity Information in _Genus Low Power Guide for Legacy UI_

**lp_computed_probability**

lp_computed_probability _float_

**Read-only** net attribute. Retrieves the probability of the net. The probability can be asserted
or computed.

**Example**

In the following example the net is driven by a clock port. The probability therefore can be
derived from the duty cycle of the clock (which is 50 percent by default).

legacy_genus:/> define_clock -period 3500 -name clock -design /designs/alu
...
legacy_genus:/> get_att lp_computed_probability */nets/clock
0.50000

```
Set by one of these commands: read_saif
read_tcf
Affects these commands: report gates -power
report power
Affected by this attribute: lp_toggle_rate_unit on page 1825
Related attributes: (pin) lp_asserted_toggle_rate on page 1863
(port) lp_asserted_toggle_rate on page 1878
(subport) lp_asserted_toggle_rate on page 1896
```

```
Low Power Synthesis—Net Attributes
```
January 2019 1873 Product Version 18.1

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

**lp_computed_toggle_rate**

lp_computed_toggle_rate _float_

**Read-only** net attribute. Retrieves the toggle rate (toggle count per toggle rate unit) of this
net for power estimation. The toggle rate can be asserted or computed.

**Example**

In the following example the net is driven by a clock port. The toggle rate can therefore be
derived from the clock cycle.

legacy_genus:/> define_clock -period 3500 -name clock -design /designs/alu
...
legacy_genus:/> get_att lp_computed_toggle_rate */nets/clock
0.571429

Because the default toggle rate unit is /ns and the period is expressed in ps, the toggle rate
is determined by the reverse of the clock period times 2 (because the signal toggles two times
per period) or 2/3.5ns.

```
Affected by these commands: read_saif
read_tcf
Related commands: report gates -power
report power
Affected by these attributes: (net) lp_asserted_probability on page 1871
(pin) lp_asserted_probability on page 1862
(port) lp_asserted_probability on page 1878
(subport) lp_asserted_probability on page 1895
(design) lp_default_probability on page 1843
(instance) lp_default_probability on page 1858
Related attributes: (net) lp_computed_probability on page 1872
(port) lp_computed_probability on page 1879
(subport) lp_computed_probability on page 1896
```

```
Low Power Synthesis—Net Attributes
```
January 2019 1874 Product Version 18.1

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

**lp_net_power**

lp_net_power _float_

**Read-only** net attribute. Computes the switching power dissipated on the net. The unit of
the power value is determined by the value of the lp_power_unit attribute.

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
Affected by these commands: read_saif
read_tcf
Related commands: report gates -power
report power
Affected by these attributes: (net) lp_asserted_toggle_rate on page 1872
(pin) lp_asserted_toggle_rate on page 1863
(port) lp_asserted_toggle_rate on page 1878
(subport) lp_asserted_toggle_rate on page 1896
(design) lp_default_toggle_rate on page 1844
(instance) lp_default_toggle_rate on page 1859
Related attributes: (pin) lp_computed_toggle_rate on page 1864
(port) lp_computed_toggle_rate on page 1880
(subport) lp_computed_toggle_rate on page 1897
```
```
Related commands: report gates -power
```
```
report power
Affected by this attribute: lp_power_unit on page 1824
```

```
Low Power Synthesis—Net Attributes
```
January 2019 1875 Product Version 18.1

**lp_probability_type**

lp_probability_type {asserted | clock | computed | constant | default}

**Read-only** net attribute. Computed attribute. Gives an indication of the source of the value
of the probability value. This attribute can have the following values:

**Example**

The following example checks the source of the probability value of a net driven by a clock.

legacy_genus:/> get_att lp_probability_type */nets/clock
clock

```
Related attributes: (design) lp_net_power on page 1846
(instance) lp_net_power on page 1861
(net) lp_net_power on page 1874
(port) lp_net_power on page 1883
(subport) lp_net_power on page 1898
```
```
asserted Indicates that the net value is user-specified. You either
specified the value through the lp_asserted_probability
attribute or in a switching activity file (TCF or SAIF file).
clock Indicates that the net is a clock net and that the value is derived
from the clock waveform.
computed Indicates that the net value is computed by propagating the
internal switching activities.
constant Indicates that the net is driven by a constant value. In this case,
the value of the lp_asserted_probability attribute is set
to 1 if it is driven by a logic 1, or 0 if it is driven by a logic 0.
default Indicates that the net value is not user-specified, but
determined by the value of the lp_default_probability
attribute.
```

```
Low Power Synthesis—Net Attributes
```
January 2019 1876 Product Version 18.1

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

**lp_toggle_rate_type**

lp_toggle_rate_type {asserted | clock | computed | constant | default}

**Read-only** net attribute. Computed attribute. Gives an indication of the source of the value
of the toggle rate value. This attribute can have the following values:

```
Affected by these commands: read_saif
read_tcf
Affected by these attributes: (net) lp_asserted_probability on page 1871
(pin) lp_asserted_probability on page 1862
(port) lp_asserted_probability on page 1878
(subport) lp_asserted_probability on page 1895
(design) lp_default_probability on page 1843
(instance) lp_default_probability on page 1858
Related attributes: (pin) lp_probability_type on page 1868
(port) lp_probability_type on page 1884
(subport) lp_probability_type on page 1899
```
```
asserted Indicates that the net value is user-specified. You either
specified the value through the lp_asserted_toggle_rate
attribute or in a switching activity file (TCF or SAIF file).
clock Indicates that the net is a clock net and that the value is derived
from the clock waveform.
computed Indicates that the net value is computed by propagating the
internal switching activities.
constant Indicates that the net is driven by a constant value. In this case,
the value of the lp_asserted_toggle_rate attribute is set
to 0.
```

```
Low Power Synthesis—Net Attributes
```
January 2019 1877 Product Version 18.1

**Example**

The following example checks the source of the toggle rate value of a net driven by a clock.

legacy_genus:/> get_att lp_toggle_rate_type */nets/clock
clock

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
default Indicates that the net value is not user-specified, but
determined by the value of the lp_default_toggle_rate
attribute.
```
```
Affected by these commands: read_saif
read_tcf
Affected by these attributes: (net) lp_asserted_toggle_rate on page 1872
(pin) lp_asserted_toggle_rate on page 1863
(port) lp_asserted_toggle_rate on page 1878
(subport) lp_asserted_toggle_rate on page 1896
(design) lp_default_toggle_rate on page 1844
(instance) lp_default_toggle_rate on page 1859
lp_toggle_rate_unit on page 1825
Related attributes: (pin) lp_toggle_rate_type on page 1869
(port) lp_toggle_rate_type on page 1886
(subport) lp_probability_type on page 1899
```

```
Low Power Synthesis—Port Attributes
```
January 2019 1878 Product Version 18.1

**Port Attributes**

Contain information about single bit connection points in the specified top-level design. Port
object are stored in ports_in and ports_out directories.

➤ To set a port attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -port name ]
```
➤ To get a port attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -port name ]
```
**lp_asserted_probability**

lp_asserted_probability _float_

**Read-write** port attribute. Specifies the probability value of a signal on this port being high
for power estimation. You can specify any value between 0 and 1.

**Related Information**

Sources of Switching Activity Information in _Genus Low Power Guide for Legacy UI_

**lp_asserted_toggle_rate**

lp_asserted_toggle_rate _float_

**Read-write** port attribute. Specifies the toggle rate (toggle count per toggle rate unit) of this
port for the purpose of power estimation. You can specify any positive value, including zero.

```
Set by one of these commands: read_saif
read_tcf
Affects these commands: report gates -power
report power
Related attributes: (net) lp_asserted_probability on page 1871
(pin) lp_asserted_probability on page 1862
(subport) lp_asserted_probability on page 1895
```

```
Low Power Synthesis—Port Attributes
```
January 2019 1879 Product Version 18.1

**Related Information**

Sources of Switching Activity Information in _Genus Low Power Guide for Legacy UI_

**lp_computed_probability**

lp_computed_probability _float_

**Read-only** port attribute. Retrieves the probability of the port. The probability can be
asserted or computed.

**Example**

In the following example a clock is associated with the port. The probability therefore can be
derived from the duty cycle of the clock (which is 50 percent by default).

legacy_genus:/> define_clock -period 3500 clock
/designs/alu/timing/clock_domains/domain_1/clock
legacy_genus:/> get_att lp_computed_probability */ports_in/clock
0.50000

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
Set by one of these commands: read_saif
read_tcf
Affects these commands: report gates -power
report power
Affected by this attribute: lp_toggle_rate_unit on page 1825
Related attributes: (net) lp_asserted_toggle_rate on page 1872
((pin) lp_asserted_toggle_rate on page 1863
(subport) lp_asserted_toggle_rate on page 1896
```
```
Affected by these commands: read_saif
read_tcf
Related commands: report gates -power
report power
```

```
Low Power Synthesis—Port Attributes
```
January 2019 1880 Product Version 18.1

**lp_computed_toggle_rate**

lp_computed_toggle_rate _float_

**Read-only** port attribute. Retrieves the toggle rate (toggle count per toggle rate unit) of this
port for power estimation. The toggle rate can be asserted or computed.

**Example**

In the following example the net is driven by a clock port. The toggle rate can therefore be
derived from the clock cycle.

legacy_genus:/> define_clock -period 3500 clock
/designs/alu/timing/clock_domains/domain_1/clock
legacy_genus:/> get_att lp_computed_toggle_rate */ports_in/clock
0.571429

Because the default toggle rate unit is /ns and the period is expressed in ps, the toggle rate
is determined by the reverse of the clock period times 2 (because the signal toggles two times
per period) or 2/3.5ns.

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
Affected by these attributes: (net) lp_asserted_probability on page 1871
(pin) lp_asserted_probability on page 1862
(port) lp_asserted_probability on page 1878
(subport) lp_asserted_probability on page 1895
(design) lp_default_probability on page 1843
(instance) lp_default_probability on page 1858
Related attributes: (net) lp_computed_probability on page 1872
(pin) lp_computed_probability on page 1863
(subport) lp_computed_probability on page 1896
```
```
Affected by these commands: read_saif
read_tcf
```

```
Low Power Synthesis—Port Attributes
```
January 2019 1881 Product Version 18.1

**lp_default_probability**

lp_default_probability _float_

**Read-only** port attribute. Returns the default probability of the port. The value is
determined as follows:

**1.** If the port is asserted, it returns the value of the lp_asserted_probablity port
    attribute.
**2.** If the port is not asserted, it returns the value of the lp_default_probability root
    attribute.

**Note:** This attribute can only have a value for primary input ports.

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
Related commands: report gates -power
report power
Affected by these attributes: (net) lp_asserted_toggle_rate on page 1872
(pin) lp_asserted_toggle_rate on page 1863
(port) lp_asserted_toggle_rate on page 1878
(subport) lp_asserted_toggle_rate on page 1896
(design) lp_default_toggle_rate on page 1844
(instance) lp_default_toggle_rate on page 1859
Related attributes: (net) lp_computed_toggle_rate on page 1873
(pin) lp_computed_toggle_rate on page 1864
(subport) lp_computed_toggle_rate on page 1897
```
```
Related commands: report gates -power
```
```
report power
Affected by these attributes: (port) lp_asserted_probability on page 1878
(root) lp_default_probability on page 1819
lp_power_unit on page 1824
```

```
Low Power Synthesis—Port Attributes
```
January 2019 1882 Product Version 18.1

**lp_default_toggle_rate**

lp_default_toggle_rate _float_

**Read-only** port attribute. Returns the default toggle rate of the port. The value is
determined as follows:

**1.** If the port is asserted, it returns the value of the lp_asserted_toggle_rate port
    attribute.
**2.** If the port is not asserted, the default value will be computed based on the
    lp_default_toggle_percentage attribute and the associated clock information.
**3.** If the port is not asserted and the lp_default_toggle_percentage attribute is not
    set, it returns the value of the lp_default_toggle_rate root attribute.

**Note:** This attribute can only have a value for primary input ports.

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
Related commands: report gates -power
report power
Affected by these attributes: (port) lp_asserted_toggle_rate on page 1878
(root) lp_default_toggle_rate on page 1820
lp_power_unit on page 1824
```

```
Low Power Synthesis—Port Attributes
```
January 2019 1883 Product Version 18.1

**lp_net_power**

lp_net_power _float_

**Read-only** port attribute. Computes the switching power dissipated on the net connected
to this port. The unit of the power value is determined by the value of the lp_power_unit
attribute.

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
Related commands: report gates -power
report power
Affected by this attribute: lp_power_unit on page 1824
Related attributes: (design) lp_net_power on page 1846
(instance) lp_net_power on page 1861
(net) lp_net_power on page 1874
(pin) lp_net_power on page 1867
(subport) lp_net_power on page 1898
```

```
Low Power Synthesis—Port Attributes
```
January 2019 1884 Product Version 18.1

**lp_probability_type**

lp_probability_type {asserted | clock | computed | constant | default}

**Read-only** port attribute. Computed attribute. Gives an indication of the source of the value
of the probability value. This attribute can have the following values:

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
asserted Indicates that the port value is user-specified. You either
specified the value through the lp_asserted_probability
attribute or in a switching activity file (TCF or SAIF file).
clock Indicates that the port is connected to a clock net and that the
value is derived from the clock waveform.
computed Indicates that the port value is computed by propagating the
internal switching activities.
constant Indicates that the port is driven by a constant value. In this
case, the value of the lp_asserted_probability attribute
is set to 1 if it is driven by a logic 1, or 0 if it is driven by a logic
0.
default Indicates that the port value is not user-specified, but
determined by the value of the lp_default_probability
attribute.
```
```
Affected by these commands: read_saif
read_tcf
Affected by these attributes: (net) lp_asserted_probability on page 1871
(pin) lp_asserted_probability on page 1862
(port) lp_asserted_probability on page 1878
(subport) lp_asserted_probability on page 1895
(design) lp_default_probability on page 1843
(instance) lp_default_probability on page 1858
Related attributes: (net) lp_probability_type on page 1875
(pin) lp_probability_type on page 1868
```

```
Low Power Synthesis—Port Attributes
```
January 2019 1885 Product Version 18.1

```
(subport) lp_probability_type on page 1899
```

```
Low Power Synthesis—Port Attributes
```
January 2019 1886 Product Version 18.1

**lp_toggle_rate_type**

lp_toggle_rate_type {asserted | clock | computed | constant | default}

**Read-only** port attribute. Computed attribute. Gives an indication of the source of the value
of the toggle rate value. This attribute can have the following values:

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
asserted Indicates that the port value is user-specified. You either specified
the value through the lp_asserted_toggle_rate attribute or in
a switching activity file (TCF or SAIF file).
clock Indicates that the port is a connected to a clock net and that the
value is derived from the clock waveform.
computed Indicates that the port value is computed by propagating the
internal switching activities.
constant Indicates that the port is driven by a constant value. In this case,
the value of the lp_asserted_toggle_rate attribute is set to 0.
default Indicates that the port value is not user-specified, but determined
by the value of the lp_default_toggle_rate attribute.
```
```
Affected by these commands: read_saif
read_tcf
Affected by these attributes: (net) lp_asserted_toggle_rate on page 1872
(pin) lp_asserted_toggle_rate on page 1863
(port) lp_asserted_toggle_rate on page 1878
(subport) lp_asserted_toggle_rate on page 1896
(design) lp_default_toggle_rate on page 1844
(instance) lp_default_toggle_rate on page 1859
lp_toggle_rate_unit on page 1825
Related attributes: (net) lp_toggle_rate_type on page 1876
(pin) lp_toggle_rate_type on page 1869
(subport) lp_probability_type on page 1899
```

```
Low Power Synthesis—Subdesign Attributes
```
January 2019 1887 Product Version 18.1

**Subdesign Attributes**

Contain information about the subdesigns in the specified design. Subdesigns correspond to
Verilog modules or VHDL entities instantiated in the top-level Verilog module or top-level
VHDL entity.

**lp_clock_gating_add_reset**

lp_clock_gating_add_reset {false | true}

_Default_ : false

**Read-write** subdesign attribute. Determines whether the integrated clock-gating cell must
contain reset logic added to the glitch removing logic.

■ If you set this attribute to true, and the gated registers have an asynchronous reset or
set pin, the low power (Genus-LP) engine only uses an integrated clock-gating cell that
has a pin with a clock_gate_reset_pin attribute defined.

```
If the Genus-LP engine finds such a cell, it adds an a_rst port to the clock-gating
module and internally connects this port to the reset pin of the integrated clock-gating
cell.
```
```
If c1, c2, ..., cn represent the asynchronous reset signals for each of the registers
controlled by this clock-gating instance, and p1, p2, ..., pn represent the asynchronous
set signals for each of the registers controlled by this clock-gating instance, the
Genus-LP engine determines the reset signal for the clock-gating instance as:
```
```
(c1+p1) AND (c2+p2) AND ... AND (cn+pn)
```
```
The Genus-LP engine creates the corresponding logic and connects the output of this
logic to the a_rst pin of the clock-gating instance.
```
```
Setting the subdesign attribute to true, automatically sets the
lp_clock_gating_add_reset attribute to true on all flops in the subdesign.
```
```
Note: If you set this attribute to true, but the gated registers do not have an
asynchronous reset or set pin, no reset logic will be added.
```
■ If you set this attribute to false, the Genus-LP engine does not add an a_rst port to
the clock-gating module, even when the gated registers have asynchronous set or reset
pins.

**Note:** This attribute applies to all instances of this subdesign (module).


```
Low Power Synthesis—Subdesign Attributes
```
January 2019 1888 Product Version 18.1

**Related Information**

Clock Gating Cell Specification in the _Genus Library Guide._

Using Attributes to Select an Integrated Clock-Gating Cell in the Technology Library in _Genus
Low Power Guide for Legacy UI_

**lp_clock_gating_auto_path_adjust**

lp_clock_gating_auto_path_adjust {inherited | none | fixed | variable}

**Read-write** subdesign attribute. Controls the automatic timing adjustment on the clock
gate enable paths in this subdesign. You can specify any of the following values:

**Related Information**

Tightening Timing Constraints on the Clock-Gating Enables in _Genus Low Power Guide for
Legacy UI_

```
Affects these commands: syn_generic
report clock_gating
Affected by this attribute: (design) lp_clock_gating_add_reset on page 1830
Affects this attribute: (instance) lp_clock_gating_add_reset on page 1851
Related attribute: polarity on page 368
```
```
fixed Specifies to use the user-defined path adjust value.
```
```
inherited Inherits the value from the design attribute.
none Prevents the automatic timing adjustment.
variable Specifies to scale the tool-calculated path adjust values.
```
```
Affects these commands: report timing
syn_map
Affected by this attribute: (design) lp_clock_gating_auto_path_adjust on page 1832
Affects these attributes: (subdesign) lp_clock_gating_auto_path_adjust_fixed_delay
on page 1833
```

```
Low Power Synthesis—Subdesign Attributes
```
January 2019 1889 Product Version 18.1

**lp_clock_gating_auto_path_adjust_fixed_delay**

lp_clock_gating_auto_path_adjust_fixed_delay _float_

**Read-write** subdesign attribute. Specifies a user-defined path adjust value (in
picoseconds) for the enable pins of all clock-gating instances in this subdesign and its
subdesigns. This value overrides the tool-computed path adjust values. You must specify a
positive value. A negative or null value does not affect the path constraints.If you do not set
this attribute, it inherits the value from the design attribute.

The path_adjust timing exceptions are stored in the following directory:

/designs/top/timing/exceptions/path_adjusts/

The tool-computed path_adjust timing exceptions are calculated based on information in the
libraries and have the following name:

_auto_XXps_cg_path_adjust

where XX is the user-provided delay value.

**Related Information**

Tightening Timing Constraints on the Clock-Gating Enables in _Genus Low Power Guide for
Legacy UI_

**lp_clock_gating_auto_path_adjust_multiplier**

lp_clock_gating_auto_path_adjust_multiplier _float_

**Read-write** subdesign attribute. Scales the tool-computed path adjust values of the enable
pins of the clock-gating instances in this subdesign and its subdesigns. Specify a real number
between 0.0 and infinity.

```
(subdesign) lp_clock_gating_auto_path_adjust_multiplier on
page 1889
```
```
Affects these commands: report timing
syn_map
Affected by these
attributes:
```
```
(subdesign) lp_clock_gating_auto_path_adjust on page 1832
```
```
(design) lp_clock_gating_auto_path_adjust_fixed_delay on
page 1833
```

```
Low Power Synthesis—Subdesign Attributes
```
January 2019 1890 Product Version 18.1

The path_adjust timing exceptions are stored in the following directory:

/designs/top/timing/exceptions/path_adjusts/

The tool-computed path_adjust timing exceptions are calculated based on information in the
libraries and have the following name:

_auto_XXps_cg_path_adjust

where XX is the magnitude of the adjustment.

**Related Information**

Tightening Timing Constraints on the Clock-Gating Enables in _Genus Low Power Guide for
Legacy UI_

**lp_clock_gating_cell**

lp_clock_gating_cell _path_name_for_cell_

**Read-write** subdesign attribute. Specifies the path name of the cell to be used for
clock-gating insertion. The path name can contain the wildcard character (*). This attribute
overrides the following attributes: lp_clock_gating_add_obs_port,
lp_clock_gating_add_reset, lp_clock_gating_control_point, and
lp_clock_gating_style.

If the specified cell does not exist in any of the libraries, the auto clock-gating insertion will
fail. If multiple cells are found, the attribute is not set and the tool reports an error.

**Note:** This attribute applies to all instances of this subdesign (module).

**Examples**

The following examples sets CGIC_LPP as the clock-gating cell to use:

legacy_genus:/designs/top> set_att lp_clock_gating_cell
/libr*/cg/libcells/CGIC_LPP \
[find / -subdesign bot]

```
Affects these commands: report timing
syn_map
Affected by these
attributes:
```
```
(subdesign) lp_clock_gating_auto_path_adjust on page 1832
```
```
(design) lp_clock_gating_auto_path_adjust_multiplier on
page 1834
```

```
Low Power Synthesis—Subdesign Attributes
```
January 2019 1891 Product Version 18.1

Setting attribute of subdesign bot: ’lp_clock_gating_cell’ =
/libraries/cg/libcells/CGIC_LPP
legacy_genus:/designs/top> set_att lp_clock_gating_cell [find / -libcell CGIC_LPP]
\
[find / -subdesign bot]
Setting attribute of subdesign bot: ’lp_clock_gating_cell’ =
/libraries/cg/libcells/CGIC_LPP

**Related Information**

Specifying the Library Cell Name of the Integrated Clock-Gating Cell in _Genus Low Power
Guide for Legacy UI._

**lp_clock_gating_exclude**

lp_clock_gating_exclude {false | true}

_Default_ : false

**Read-write** subdesign attribute. Determines whether to insert clock-gating logic for this
subdesign (module). If you set this attribute to true, no clock-gating logic is added to this
module and all its submodules.

**Note:** This attribute applies to all instances of this subdesign (module).

**Example**

Assume that design top contains a subdesign (module) sub that has been instantiated five
times in the design. The instance names are i1,i2, i3, i4, and i5. Now you want to exclude
clock gating from subdesign sub:

set_attribute lp_clock_gating_exclude true /designs/top/subdesigns/sub

```
Affects these commands: syn_generic
report clock_gating
Affects these attributes: lp_clock_gating_add_obs_port on page 1829
lp_clock_gating_add_reset on page 1830
(instance) lp_clock_gating_cell on page 1852
lp_clock_gating_control_point on page 1836
lp_clock_gating_style on page 1840
Related attribute: (design) lp_clock_gating_cell on page 1835
```

```
Low Power Synthesis—Subdesign Attributes
```
January 2019 1892 Product Version 18.1

This attribute setting excludes all instances of sub from clock gating. To prevent instances i1
and i2 from being excluded from clock gating, you need to create a separate subdesign for
instances i1 and i2:

edit_netlist dedicate_subdesign {/designs/top/instances_hier/i1 \
/designs/top/instances_hier/i2}

**Related Information**

Controlling Insertion of Clock-Gating Logic in _Genus Low Power Guide for Legacy UI_

**lp_clock_gating_max_flops**

lp_clock_gating_max_flops _integer_

_Default_ : no_value

**Read-write** subdesign attribute. Determines the maximum number of registers that can be
driven by each clock-gating element. If a register bank has a bit width larger than the specified
size, the low power (Genus-LP) engine will duplicate the clock-gating cells and distribute the
registers evenly over the clock-gating cells. Specify an integer larger than 1.

**Note:** This attribute applies to any clock-gating logic type: user-defined clock-gating module,
selected clock-gating integrated cell, or discrete clock-gating logic created by the tool.

**Example**

If the register bank width is 32, and the maximum number is 20, each clock-gating cell will be
driving 16 registers.

**Related Information**

Controlling Insertion of Clock-Gating Logic in _Genus Low Power Guide for Legacy UI_

```
Affects this command: syn_generic
Related command: edit_netlist dedicate_subdesign
Related attributes: (design) lp_clock_gating_exclude on page 1838
(instance) lp_clock_gating_exclude on page 1853
```
```
Affects this command: syn_generic
```

```
Low Power Synthesis—Subdesign Attributes
```
January 2019 1893 Product Version 18.1

**lp_clock_gating_min_flops**

lp_clock_gating_min_flops _integer_

_Default_ : no_value

**Read-write** subdesign attribute. Enables clock-gating insertion for any register bank with
a bit width larger than or equal to the specified size. You can specify a value from 1 to 1000.

**Note:** This attribute applies to any clock-gating logic type: user-defined clock-gating module,
selected clock-gating integrated cell, or discrete clock-gating logic created by the tool.

**Related Information**

Controlling Insertion of Clock-Gating Logic in _Genus Low Power Guide for Legacy UI_

**lp_clock_gating_module**

lp_clock_gating_module _path_name_for_module_

**Read-write** subdesign attribute. Specifies the path to the module that defines the
customized clock-gating logic to be used for this subdesign.

**Example**

The following example specifies to use module my_CG_MOD1 to gate the flops belonging to
all instances corresponding to the subdesigns starting with mid*.

set_attr lp_clock_gating_module designs/my_CG_MOD1 [find / -subdesign mid*]

**Related Information**

Defining a Clock-Gating Module in _Genus Low Power Guide for Legacy UI_

**lp_clock_gating_test_signal**

lp_clock_gating_test_signal _string_

```
Affects this command: syn_generic
```
```
Related attributes: (design) lp_clock_gating_module on page 1840
(instance) lp_clock_gating_module on page 1856
```

```
Low Power Synthesis—Subdesign Attributes
```
January 2019 1894 Product Version 18.1

**Read-write** subdesign attribute. Indicates which test signal to connect to the test pin of the
clock-gating instances in all instances of the specified subdesign.

**Note:** The Genus-LP engine creates a separate subdesign for the clock-gating logic in each
clock-gating domain, consequently the clock-gating instance names are similar to

/designs/ _design_ /instances_hier/*/RC_CG_HIER_INST _x_

You can specify one of the following values:

**Note:** Test signals are defined using the define_dft test_mode or define_dft
shift_enable commands. The corresponding object is stored at
/designs/ _design_ /dft/test_signals.

**Example**

The following command instructs to connect the test pins of all clock-gating instances in the
subdesign mid to test signal tm.

set_attr lp_clock_gating_test_signal /designs/alu/dft/test_signals/tm \
[find. -subdesign mid]

**Related Information**

Clock Gating with DFT in _Genus Low Power Guide for Legacy UI._

```
use_shift_enable Indicates to use the shift-enable signal of the scan chain to
which the gated flip-flops belong.
If the gated flip-flops belong to different scan chains with
different shift enable signals, the shift enable signals are OR-ed
and the output of the OR-tree is used as the clock-gating test
signal.
Note: You can only use this value when you insert clock-gating
in a mapped netlist after you have inserted the scan chains.
test_signal_objec
t
```
```
Indicates to use the specified test signal object.
```
```
Affects this command: syn_generic
Related attributes: (design) lp_clock_gating_test_signal on page 1841
(instance) lp_clock_gating_test_signal on page 1857
```

```
Low Power Synthesis—Subport Attributes
```
January 2019 1895 Product Version 18.1

**Subport Attributes**

Contain information about subports in the specified design. A subport is a single bit
connection point within a hierarchical instance, that is a module or entity that has been
instantiated.

➤ To set a subport attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -subport hier_instance / name ]
```
➤ To get a subport attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -subport hier_instance/name ]
```
**Note:** You may need to specify more than one (hierarchical) instance to serve as the search
path that will uniquely identify the relevant subport.

**lp_asserted_probability**

lp_asserted_probability _float_

**Read-write** subport attribute. Specifies the probability value of a signal on this subport
being high for power estimation. You can specify any value between 0 and 1.

**Related Information**

Sources of Switching Activity Information in _Genus Low Power Guide for Legacy UI_

```
Set by one of these commands: read_saif
read_tcf
Affects these commands: report gates -power
report power
Affects these commands: report gates -power
report power
Related attributes: (net) lp_asserted_probability on page 1871
(pin) lp_asserted_probability on page 1862
(port) lp_asserted_probability on page 1878
```

```
Low Power Synthesis—Subport Attributes
```
January 2019 1896 Product Version 18.1

**lp_asserted_toggle_rate**

lp_asserted_toggle_rate _float_

**Read-write** subport attribute. Specifies the toggle rate (toggle count per toggle rate unit)
of this subport for the purpose of power estimation. You can specify any positive value,
including zero.

**Related Information**

Sources of Switching Activity Information in _Genus Low Power Guide for Legacy UI_

**lp_computed_probability**

lp_computed_probability _float_

**Read-only** subport attribute. Retrieves the probability of the subport. The probability can
be asserted or computed.

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
Set by one of these commands: read_saif
read_tcf
Affects these commands: report gates -power
report power
Affected by this attribute: lp_toggle_rate_unit on page 1825
Related attributes: (net) lp_asserted_toggle_rate on page 1872
(pin) lp_asserted_toggle_rate on page 1863
(port) lp_asserted_toggle_rate on page 1878
```
```
Affected by these commands: read_saif
read_tcf
Related commands: report gates -power
report power
```

```
Low Power Synthesis—Subport Attributes
```
January 2019 1897 Product Version 18.1

**lp_computed_toggle_rate**

lp_computed_toggle_rate _float_

**Read-only** subport attribute. Retrieves the toggle rate (toggle count per toggle rate unit) of
this subport for power estimation. The toggle rate can be asserted or computed.

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
Affected by these attributes: (net) lp_asserted_probability on page 1871
(pin) lp_asserted_probability on page 1862
(port) lp_asserted_probability on page 1878
(subport) lp_asserted_probability on page 1895
(design) lp_default_probability on page 1843
(instance) lp_default_probability on page 1858
Related attributes: (net) lp_computed_probability on page 1872
(pin) lp_computed_probability on page 1863
(port) lp_computed_probability on page 1879
```
```
Affected by these commands: read_saif
read_tcf
Related commands: report gates -power
report power
Affected by these attributes: (net) lp_asserted_toggle_rate on page 1872
(pin) lp_asserted_toggle_rate on page 1863
(port) lp_asserted_toggle_rate on page 1878
(subport) lp_asserted_toggle_rate on page 1896
(design) lp_default_toggle_rate on page 1844
(instance) lp_default_toggle_rate on page 1859
```

```
Low Power Synthesis—Subport Attributes
```
January 2019 1898 Product Version 18.1

**lp_net_power**

lp_net_power _float_

**Read-only** subport attribute. Computes the switching power dissipated on the net
connected to this subport. The unit of the value is determined by the value of the
lp_power_unit attribute.

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
Related attributes: (net) lp_computed_toggle_rate on page 1873
(pin) lp_computed_toggle_rate on page 1864
(port) lp_computed_toggle_rate on page 1880
```
```
Related commands: report gates -power
report power
Affected by this attribute: lp_power_unit on page 1824
Related attributes: (design) lp_net_power on page 1846
(instance) lp_net_power on page 1861
(net) lp_net_power on page 1874
(port) lp_net_power on page 1883
(subport) lp_net_power on page 1898
```

```
Low Power Synthesis—Subport Attributes
```
January 2019 1899 Product Version 18.1

**lp_probability_type**

lp_probability_type {asserted | clock | computed | constant | default}

**Read-only** subport attribute. Computed attribute. Gives an indication of the source of the
value of the probability value. This attribute can have the following values:

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
asserted Indicates that the value is user-specified. You either specified
the value through the lp_asserted_probability attribute
or in a switching activity file (TCF or SAIF file).
clock Indicates that the subport is connected to a clock net and that
the value is derived from the clock waveform.
computed Indicates that the value is computed by propagating the internal
switching activities.
constant Indicates that the subport is driven by a constant value. In this
case, the value of the lp_asserted_probability attribute
is set to 1 if it is driven by a logic 1, or 0 if it is driven by a logic
0.
default Indicates that the value is not user-specified, but determined by
the value of the lp_default_probability attribute.
```
```
Affected by these commands: read_saif
read_tcf
Affected by these attributes: (net) lp_asserted_probability on page 1871
(pin) lp_asserted_probability on page 1862
(port) lp_asserted_probability on page 1878
(subport) lp_asserted_probability on page 1895
(design) lp_default_probability on page 1843
(instance) lp_default_probability on page 1858
Related attributes: (net) lp_probability_type on page 1875
(pin) lp_probability_type on page 1868
```

```
Low Power Synthesis—Subport Attributes
```
January 2019 1900 Product Version 18.1

**lp_toggle_rate_type**

lp_toggle_rate_type {asserted | clock | computed | constant | default}

**Read-only** subport attribute. Computed attribute. Gives an indication of the source of the
value of the toggle rate value. This attribute can have the following values:

**Related Information**

Reporting on Specific Power Components for Specific Objects in _Genus Low Power Guide
for Legacy UI_

```
(port) lp_probability_type on page 1884
```
```
asserted Indicates that the value is user-specified. You either specified
the value through the lp_asserted_toggle_rate attribute
or in a switching activity file (TCF or SAIF file).
clock Indicates that the subport is a connected to a clock net and that
the value is derived from the clock waveform.
computed Indicates that the value is computed by propagating the internal
switching activities.
constant Indicates that the subport is driven by a constant value. In this
case, the value of the lp_asserted_toggle_rate attribute
is set to 0.
default Indicates that the value is not user-specified, but determined by
the value of the lp_default_toggle_rate attribute.
```
```
Affected by these commands: read_saif
read_tcf
Affected by these attributes: (net) lp_asserted_toggle_rate on page 1872
(pin) lp_asserted_toggle_rate on page 1863
(port) lp_asserted_toggle_rate on page 1878
(subport) lp_asserted_toggle_rate on page 1896
(design) lp_default_toggle_rate on page 1844
(instance) lp_default_toggle_rate on page 1859
lp_toggle_rate_unit on page 1825
```

```
Low Power Synthesis—Subport Attributes
```
January 2019 1901 Product Version 18.1

```
Related attributes: (net) lp_toggle_rate_type on page 1876
(pin) lp_toggle_rate_type on page 1869
(port) lp_toggle_rate_type on page 1886
```

```
Low Power Synthesis—Clock Attributes
```
January 2019 1902 Product Version 18.1

**Clock Attributes**

Contain information about clock objects in the specified design.

➤ To set a clock attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -clock myclock ]
```
➤ To get a clock attribute value, type

```
get_attribute attribute_name [find /des*/ design -clock myclock ]
```
**lp_default_toggle_percentage**

lp_default_toggle_percentage _float_

_Default_ : inherited

**Read-write** clock attribute. Specifies the multiplication factor to be used with this clock to
modify the _default_ toggle rate of any activity propagation starting point associated with clock
information. The toggle rate of an activity propagation starting point is derived by multiplying
this scaling factor with the toggle rate of the associated clock information. If multiple clocks
are related to the output pin, the fastest clock is used. Specify a value between 0 and 1. You
can use a value greater than 1.0 to model cases with high glitching power which could result
in more than one value change per clock on average. A warning is printed if you specify a
value larger than 1.

By default, this attribute inherits the value from the corresponding design attribute.

**Example**

The following example compares the toggle rate of the output of a flip-flop before and after
the multiplication factor was specified for the clock triggering the flip-flop.

legacy_genus:/> set_attr lp_power_analysis_effort low /
Setting attribute of root ’/’: ’lp_power_analysis_effort’ = low
legacy_genus:/> define_clock -period 1000 [clock_ports]
/designs/top/timing/clock_domains/domain_1/c
legacy_genus:/> get_att lp_computed_toggle_rate ports_in/c
2.000000
legacy_genus:/> get_att lp_computed_toggle_rate
/designs/top/instances_seq/g1/pins_out/Q
0.020000
legacy_genus:/> set_attr lp_default_toggle_percentage 0.2 [find / -clock *]
Setting attribute of clock ’c’: ’lp_default_toggle_percentage’ = 0.20000
legacy_genus:/> get_att lp_computed_toggle_rate
/designs/top/instances_seq/g1/pins_out/Q
0.400000
legacy_genus:/> get_att lp_toggle_rate_type
/designs/top/instances_seq/g1/pins_out/Q
default


```
Low Power Synthesis—Clock Attributes
```
January 2019 1903 Product Version 18.1

**Related Information**

Using Default Switching Activities in _Genus Low Power Guide for Legacy UI_

```
Affects this command: report power
Affected by these attributes: (design) lp_default_toggle_percentage on page 1843
lp_toggle_rate_unit on page 1825
```

```
Low Power Synthesis—Clock Attributes
```
January 2019 1904 Product Version 18.1


January 2019 1905 Product Version 18.1

# 16

## Advanced Low Power

**List**
**_Root Attributes_**

■ add_pin_name_to_lp_instance on page 1913

■ commit_delete_invalid_iso_ls on page 1913

■ cpi_delete_iso_ls_without_rule on page 1914

■ honor_valid_location on page 1914

■ init_power_intent_files on page 1914

■ isonor_2017 on page 1915

■ pi_parser_error_on_missing_objects on page 1915

■ treat_net_as_analog on page 1916

■ use_default_related_pg_pin_for_aon on page 1916

**_Library Domain Attributes_**

■ active_operating_conditions on page 1917

■ default on page 1918

■ library on page 1918

■ operating_conditions on page 1920

■ power_library on page 1920

■ wireload_selection on page 1921

**_Level Shifter Group Attributes_**

■ direction on page 1922

■ ground_direction on page 1922


```
Advanced Low Power—List
```
January 2019 1906 Product Version 18.1

■ level_shifter_cells on page 1923

■ max_input_voltage on page 1924

■ max_output_voltage on page 1924

■ min_input_voltage on page 1926

■ min_output_voltage on page 1926

■ valid_location on page 1926

**_Libcell Attributes_**

■ aux_enables on page 1927

■ valid_location on page 1927

**_Design Attributes_**

■ 1801 on page 1928

■ cpf on page 1928

■ cpf_macro_inherit_parent_power_domain on page 1928

■ cpi_inverter_name_prefix on page 1929

■ cpi_output_net_name_prefix on page 1929

■ isolate_zero_pin_retention on page 1929

■ isolation_rules on page 1929

■ level_shifter_rules on page 1930

■ library_domain on page 1930

■ macro_models on page 1931

■ nominal_conditions on page 1931

■ pi_relax_map_iso_cell_checks on page 1931

■ pi_relax_map_ls_cell_checks on page 1932

■ power_domains on page 1932

■ power_models on page 1933


```
Advanced Low Power—List
```
January 2019 1907 Product Version 18.1

■ power_modes on page 1933

■ power_scopes on page 1933

■ preserve_power_domain_boundary on page 1934

■ repeater_rules on page 1934

■ state_retention_rules on page 1934

**_Port Attributes_**

■ isolation_rule on page 1935

■ level_shifter_rule on page 1935

■ power_domain on page 1936

**_hdl_arch Attributes_**

■ library_domain on page 1937

**_Subdesign Attributes_**

■ library_domain on page 1938

**_Subport Attributes_**

■ isolation_rule on page 1940

■ level_shifter_rule on page 1941

■ power_domain on page 1941

**_Instance Attributes_**

■ library_domain on page 1942

■ part_power_intent_file on page 1942

■ power_domain on page 1943

■ secondary_domain on page 1943

■ state_retention_rule on page 1944


```
Advanced Low Power—List
```
January 2019 1908 Product Version 18.1

**_Pin Attributes_**

■ isolation_rule on page 1945

■ level_shifter_rule on page 1945

■ power_domain on page 1946

■ related_ground_pin on page 1946

■ related_power_pin on page 1946

**_Isolation Rule Attributes_**

■ cells on page 1947

■ cpf_pins on page 1947

■ design on page 1948

■ enable_driver on page 1948

■ enable_polarity on page 1948

■ exclude_pins on page 1948

■ location on page 1949

■ off_domain on page 1949

■ output_value on page 1949

■ pins on page 1950

■ prefix on page 1950

■ secondary_domain on page 1951

■ to_power_domain on page 1951

■ within_hierarchy on page 1951

**_Level Shifter Rule Attributes_**

■ cells on page 1952

■ cpf_pins on page 1952

■ design on page 1952


```
Advanced Low Power—List
```
January 2019 1909 Product Version 18.1

■ direction on page 1953

■ exclude_pins on page 1953

■ from_power_domain on page 1953

■ location on page 1953

■ pins on page 1954

■ prefix on page 1954

■ to_power_domain on page 1955

**_macro_isolation_rule Attributes_**

■ macro_model on page 1956

**_macro_model Attributes_**

■ design on page 1957

■ macro_isolation_rules on page 1957

■ macro_power_domains on page 1957

**_macro_power_domain Attributes_**

■ macro_model on page 1958

**_Nominal Condition Attributes_**

■ design on page 1959

■ ground_voltage on page 1959

■ library_set on page 1960

■ voltage on page 1960

**_Power_Domain Attributes_**

■ available_supply_nets on page 1962

■ available_supply_sets on page 1962


```
Advanced Low Power—List
```
January 2019 1910 Product Version 18.1

■ base_domains on page 1962

■ design on page 1963

■ dft_iso_rule on page 1963

■ is_default on page 1963

■ is_virtual on page 1964

■ library_domain on page 1964

■ power_scope on page 1964

■ primary_ground_is_always_on on page 1965

■ primary_ground_net on page 1965

■ primary_power_is_always_on on page 1965

■ primary_power_net on page 1965

■ shutoff_condition on page 1965

■ shutoff_condition_inputs on page 1966

**_power_intent_command Attributes_**

■ design on page 1967

■ power_model on page 1967

■ power_scope on page 1967

**_Power_Mode Attributes_**

■ constraint_mode on page 1968

■ default on page 1968

■ design on page 1968

■ domain_conditions on page 1969

■ power_scope on page 1970

**_power_model Attributes_**

■ 1801 on page 1970


```
Advanced Low Power—List
```
January 2019 1911 Product Version 18.1

■ cpf on page 1970

■ design on page 1970

■ power_scope on page 1970

**_Power_Scope Attributes_**

■ 1801 on page 1971

■ cpf on page 1971

■ design on page 1971

■ isolation_rules on page 1971

■ level_shifter_rules on page 1972

■ nominal_conditions on page 1972

■ power_domains on page 1972

■ power_models on page 1973

■ power_modes on page 1973

■ power_scope on page 1973

■ power_scopes on page 1973

■ repeater_rules on page 1974

■ state_retention_rules on page 1974

**_State Retention Rule Attributes_**

■ cell_type on page 1976

■ cells on page 1976

■ design on page 1977

■ restore on page 1977

■ restore_phase on page 1977

■ save on page 1978

■ save_phase on page 1978


```
Advanced Low Power—List
```
January 2019 1912 Product Version 18.1

■ secondary_domain on page 1978


```
Advanced Low Power—Root Attributes
```
January 2019 1913 Product Version 18.1

**Root Attributes**

Contain information about all loaded designs. The root object is identified by a forward slash (/).

➤ To set a root attribute, type

```
set_attribute attribute_name attribute_value /
```
➤ To get a root attribute value, type

```
get_attribute attribute_name /
```
**add_pin_name_to_lp_instance**

add_pin_name_to_lp_instance {false | true}

_Default_ : false

**Read-write** root attribute. When enabled, adds the interface pin name to the name of the
isolation instance or level shifter that the commit_power_intent command inserts for
the1801 flow.

Genus uses the following convention for the instance names:

■ UPF_ISO_ _IsolationStrategyName_ _ _PinHierName_

■ UPF_LS_ _LevelShifterSrategyName_ _ _PinHierName_

**Note:** Assuming _PinHierName_ would be A/B/out, then the pin name would be shown as:
A_B_out.

**commit_delete_invalid_iso_ls**

commit_delete_invalid_iso_ls {false true}

_Default_ : false

**Read-write** root attribute. Controls whether to delete invalid isolation or level-shifter cells
when executing commit_power_intent.

**Related Information**

```
Affects this command: commit_power_intent
```

```
Advanced Low Power—Root Attributes
```
January 2019 1914 Product Version 18.1

**cpi_delete_iso_ls_without_rule**

cpi_delete_iso_ls_without_rule {false true}

_Default_ : false

**Read-write** root attribute. Controls whether to delete isolation or level-shifter cells with no
rules when executing commit_power_intent.

**Related Information**

**honor_valid_location**

honor_valid_location {false | true}

_Default_ : false

**Read-write** root attribute. Controls whether to honor the valid location defined on the power
intent library cells. By default, the valid location defined in the library will be ignored. If you set
this attribute to true, the valid location defined in the library will be honored and be passed
on to downstream tools.

**Related Information**

**init_power_intent_files**

init_power_intent_files _filelist_

**Read-only** root attribute. Returns the list of files read by the last read_power_intent
command.

**Related Information**

```
Affects this command: commit_power_intent
```
```
Set by this command: commit_power_intent
```
```
Set by this command: read_power_intent
```

```
Advanced Low Power—Root Attributes
```
January 2019 1915 Product Version 18.1

**isonor_2017**

isonor_2017 {false | true}

_Default_ : false

**Read-write** root attribute. Enables insertion of ISONOR cells (isolation cells of the NOR
type).

**Related Information**

**pi_parser_error_on_missing_objects**

pi_parser_error_on_missing_objects {true | false}

_Default_ : true

**Read-write** root attribute. Controls whether to continue running the
apply_power_intent command even when missing objects are flagged.

By default, the command stops when missing objects are flagged.Setting this attribute to
false, allows the apply_power_intent command to continue. This attribute setting is not
recommended because it can lead to incorrect interpretation of power intent across tools. It
is recommended to fix the power intent file instead.

**Related Information**

**pi_parser_honor_avoided_cells**

pi_parser_honor_avoided_cells {0 | 1 | true | false}

_Default_ : false

**Read-write** root attribute. Controls whether to honor avoid attribute on library cell(s).

**Related Information**

```
Affects this command: commit_power_intent
```
```
Set by this command: apply_power_intent
```
```
Set by this command: apply_power_intent
```

```
Advanced Low Power—Root Attributes
```
January 2019 1916 Product Version 18.1

**relax_supply_voltage_matching_for_macro**

relax_supply_voltage_matching_for_macro {0 | 1 | true | false}

_Default_ : false

**Read-write** root attribute. When set to true, relaxes voltage checks to match the library
domain for macro.

**Related Information**

**treat_net_as_analog**

treat_net_as_analog {false | driver_is_analog |
atleast_one_connected_pin_is_analog}

_Default_ : false

**Read-write** root attribute. Specifies whether to mark a net as analog if its driver is analog
or at least one connected pin is analog.

**use_default_related_pg_pin_for_aon**

use_default_related_pg_pin_for_aon {true | false}

_Default_ : true

**Read-write** root attribute. Specifies whether to use the default power or ground pin for the
input or output pin's related_power_pin or related_ground_pin of always on buffer or inverter
cell respectively.

```
Affects these commands: syn_generic
syn_map
syn_opt
report
```

```
Advanced Low Power—Library Domain Attributes
```
January 2019 1917 Product Version 18.1

**Library Domain Attributes**

Contain information about the libraries associated with a library domain. These attributes are
read-write attributes.

➤ To set a library_domain attribute value, type

```
set_attribute attribute_name attribute_value \
[find /libraries -library_domain domain ]
```
➤ To get a library_domain attribute value, type

```
get_attribute attribute_name \
[find /libraries -library_domain domain ]
```
**Note:** These attributes are located at /libraries/library_domains/ _domain_.

**active_operating_conditions**

active_operating_conditions _string_

**Read-only** library_domain attribute. Returns the complete path to the operating
conditions that were set with the operating_conditions attribute and forces the tool to
load the operating conditions if they were not loaded yet or if they became invalid. Any
problems found while loading are reported.

If the operating conditions cannot be loaded, then the attribute returns an empty string. This
is a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**Related Information**

```
Affects these commands: syn_generic
syn_map
syn_opt
report
Affected by these attributes: (library_domain) library on page 1918
(library_domain) operating_conditions on page 1920
```
```
Relate attribute: (root) active_operating_conditions on page 1462
```

```
Advanced Low Power—Library Domain Attributes
```
January 2019 1918 Product Version 18.1

**default**

default {false | true}

_Default_ : false

**Read-write** library_domain attribute. Indicates whether the library domain is the default
library domain. By default, the first library domain for which you specify the libraries, becomes
the default library domain. Set this attribute to true for the desired domain. The tool
automatically changes the value of the previous default library domain to false.

**Example**

legacy_genus:/> create_library_domain {dom_1 dom_2 dom_3}
/libraries/library_domains/dom_1 /libraries/library_domains/dom_2 /libraries/
library_domains/dom_3
legacy_genus:/> set_att library tutorial.lib dom_2
Info : Set default library domain. [LBR-109]
: The default library domain is ’/libraries/library_domains/dom_2’
Setting attribute of library_domain dom_2: ’library’ = tutorial.lib
legacy_genus:/> get_attribute **default** [find /libraries -library_domain dom_2]
true
legacy_genus:/> set_attribute library typical.lib dom_1
Setting attribute of library_domain dom_1: ’library’ = typical.lib
legacy_genus:/> set_attribute **default** true [find /libraries -library_domain dom_1]
Info : Set default library domain. [LBR-109]
: The default domain changed from ’/libraries/library_domains/dom_2’ to
’/libraries/library_domains/dom_1’.

Setting attribute of library_domain dom_1: ’default’ = true
legacy_genus:/> get_attribute **default** [find /libraries -library_domain dom_2]
false

If you read in a structural netlist, during elaboration Genus will link the cells used in the netlist
to library cells of the _default_ library domain.

**Related Information**

**library**

library **{{** _lib_ [ _lib_ ]... **}** [ **{** _lib_ [ _lib_ ]... **}** ]... **}**

**Read-write** library_domain attribute. Sets the target library for technology mapping for
the specified library domain.

```
Related attributes: (mode) default on page 827
(power_domain) is_default on page 1963
```

```
Advanced Low Power—Library Domain Attributes
```
January 2019 1919 Product Version 18.1

You must specify this attribute on the appropriate library domain when using a multi voltage
design.

You can specify a single library or a Tcl list of library lists. Each library list is also a Tcl list.
Each library must be found in the library search path (specified through the
lib_search_path attribute). The first library in each list is considered the master library to
which the content of the other libraries in that list is appended.

The library attribute also supports libraries that have been compressed with GNU Zip (.gz
extension).

**Note:** The information in the appended libraries overwrites the corresponding information in
the master library. However, Genus fails on loading the libraries if the delay models in the
appended libraries differ from the delay models in the master library.

**Examples**

■ To read independent libraries, type the following command:

```
set_attribute library {a.lib b.lib c.lib x.lib y.lib} /lib*/lib*/dom_1
This command creates five libraries in the /libraries/library_domains/dom_1
directory.
```
■ To load one library and append some others, type the following command:

```
set_attribute library {{a.lib b.lib c.lib x.lib y.lib}} /lib*/lib*/dom_1
This command creates one library in the /libraries/library_domains/dom_1
directory; it loads the first library (a.lib) and appends the contents of the next libraries
to the first one.
```
■ To load several libraries and append some, type the following command:

```
set_attribute library {{a.lib b.lib} {c.lib} {x.lib y.lib}}
This command creates three libraries in the /libraries/library_domains/dom_1
directory: a.lib, c.lib, and x.lib; it loads a.lib, appends b.lib to a.lib, then
loads c.lib, followed by x.lib and finally appends y.lib to x.lib.
```
■ To load a GZIP compressed library, type the following command:

```
set_attribute library big_15_lv.lib.gz /lib*/lib*/dom_1
```
**Related Information**

```
Affected by this command: create_library_domain
Affected by this attribute: init_lib_search_path on page 154
Related attribute: (root) library on page 469
```

```
Advanced Low Power—Library Domain Attributes
```
January 2019 1920 Product Version 18.1

**operating_conditions**

operating_conditions _string_

**Read-write** library_domain attribute. Specifies the operating conditions to use for timing
for the specified library domain. You must specify the path to an operating_conditions
object in a library of this library domain.The operating_conditions attribute does not
need to have a value if you want to use the default operating conditions.

**Example**

The following command sets the operating condition for library domain srpg to 1p08.

set_attribute operating_condition 1p08 library_domains/srpg

**Related Information**

**power_library**

power_library _domain_

**Read-write** library_domain attribute. Specifies the name of the library domain with which
the libraries to be used for power analysis are associated.

**Examples**

In the following example two library domains are created for the design. The libraries
associated with domain dom1 are the timing libraries of the design. The libraries associated
with domain dom2 are the power libraries of the design.The last command indicates that the
power libraries for domain dom1 are associated with domain dom2.

create_library_domain {dom1 dom2}
set_attribute library {tim_lib1 tim_lib2} [find /libraries -library_domain dom1]
set_attribute library {pow_lib1 ...} [find /libraries -library_domain dom2]
set_attribute power_library dom2 [find /libraries -library_domain dom1]

**Related Information**

```
Related attribute: (root) operating_conditions on page 785
```
```
Related attributes: (design) library_domain on page 1930
(subdesign) library_domain on page 1938
(instance) library_domain on page 1942
```

```
Advanced Low Power—Library Domain Attributes
```
January 2019 1921 Product Version 18.1

**wireload_selection**

wireload_selection {default | _table_ | none}

_Default_ : default

**Read-write** library_domain attribute. Indicates whether to use a wire-load selection table
to choose default wire-load models for blocks based on their cell areas.

**Example**

Some libraries contain multiple selection tables (for example, for different numbers of metal
layers), and in such cases you can indicate which wireload_selection table should be
used.

set_att wireload_selection [find /*/my_dom -wireload_selection ALUMINUM] [find /
libraries/ -library_domain my_dom]

**Related Information**

```
default Genus behaves as if the attribute had never been set. The
environment reverts to the default settings.
none No automatic wire-load selection by area will be performed. The
only wire-load models that will be used are the ones that are set
with the force_wireload attribute on individual modules or
the default wireload model specified in the library.
table Indicates the wire-load selection table to use. Specify the
hierarchical path to the wire-load selection table to be used. You
can obtain the path using the find command.
```
```
Related attributes: force_wireload on page 810
wireload_mode on page 799
(root) wireload_selection on page 800
```

```
Advanced Low Power—Level Shifter Group Attributes
```
January 2019 1922 Product Version 18.1

**Level Shifter Group Attributes**

Contain information about the level shifter groups.

➤ To get a level_shifter_group attribute value, type

```
get_attribute attribute_name \
[find /libraries -level_shifter_group group ]
```
**Note:** These attributes are located at /libraries/level_shifter_groups/ _group_.

**direction**

direction {up | down | bidir}

**Read-only** level_shifter_group attribute. Specifies the direction in which this group of
level shifters can shift the voltage.

■ up indicates that the level shifters connect from a lower voltage domain to a higher
voltage domain.

■ down indicates that the level shifters connect from a higher voltage domain to a lower
voltage domain.

■ bidir indicates that the direction of the level shifters can be up or down.

**Related Information**

**ground_direction**

ground_direction {up | down | bidir}

**Read-only** level_shifter_group attribute. Specifies the direction in which this group of
ground level shifters can shift the ground voltage.

■ up indicates that the level shifters connect from a lower voltage domain to a higher
voltage domain.

■ down indicates that the level shifters connect from a higher voltage domain to a lower
voltage domain.

■ bidir indicates that the direction of the level shifters can be up or down.

```
Affected by this command: read_power_intent
Affected by this attribute: (library_domain) library on page 1918
```

```
Advanced Low Power—Level Shifter Group Attributes
```
January 2019 1923 Product Version 18.1

**Related Information**

**level_shifter_cells**

level_shifter_cells _string_

**Read-only** level_shifter_group attribute. Returns the list of library cells in this group
that can be used as level shifters between the voltages specified in the
min_input_voltage (and max_input_voltage) and the min_output_voltage (and
max_output_voltage) attributes.

**Related Information**

**max_ground_input_voltage**

max_ground_input_voltage _float_

**Read-only** level_shifter_group attribute. Returns the maximum voltage for the input
(source) ground supply voltage that can be handled by this level shifter.

**Note:** This attribute only applies to ground level shifters.

**Related Information**

```
Affected by this command: read_power_intent
```
```
Affected by this attribute: (library_domain) library on page 1918
```
```
Affected by this command: read_power_intent
Affected by this attribute: (library_domain) library on page 1918
```
```
Affected by this command: read_power_intent
Related attributes: (libcell) max_ground_input_voltage on page 1923
(level_shifter_group) min_ground_input_voltage on
page 1925
(libcell) min_ground_input_voltage on page 1925
```

```
Advanced Low Power—Level Shifter Group Attributes
```
January 2019 1924 Product Version 18.1

**max_ground_output_voltage**

max_ground_output_voltage _float_

**Read-only** level_shifter_group attribute. Returns the maximum voltage for the output
(destination) ground supply voltage that can be handled by this level shifter.

**Note:** This attribute only applies to ground level shifters.

**Related Information**

**max_input_voltage**

max_input_voltage _float_

**Read-only** level_shifter_group attribute. Specifies the upper bound of the voltage
range (in volt) that can be handled by the level shifter for the source domain.

**Related Information**

**max_output_voltage**

max_output_voltage _float_

**Read-only** level_shifter_group attribute. Specifies the upper bound of the voltage
range (in volt) that can be handled by the level shifter for the destination domain.

```
Affected by this command: read_power_intent
Related attributes: (libcell) max_ground_output_voltage on page 1924
(level_shifter_group) min_ground_output_voltage on
page 1925
(libcell) min_ground_output_voltage on page 1925
```
```
Affected by this command: read_power_intent
Affected by this attribute: (library_domain) library on page 1918
Related attribute: (libcell) max_input_voltage on page 1924
```

```
Advanced Low Power—Level Shifter Group Attributes
```
January 2019 1925 Product Version 18.1

**Related Information**

**min_ground_input_voltage**

min_ground_input_voltage _float_

**Read-only** level_shifter_group attribute. Returns the minimum voltage for the input
(source) ground supply voltage that can be handled by this level shifter.

**Note:** This attribute only applies to ground level shifters.

**Related Information**

**min_ground_output_voltage**

min_ground_output_voltage _float_

**Read-only** level_shifter_group attribute.Returns the minimum voltage for the output
(destination) ground supply voltage that can be handled by this level shifter.

**Note:** This attribute only applies to ground level shifters.

**Related Information**

```
Affected by this command: read_power_intent
```
```
Affected by this attribute: (library_domain) library on page 1918
Related attribute: (libcell) max_output_voltage on page 1924
```
```
Affected by this command: read_power_intent
Related attributes: (level_shifter_group) min_ground_input_voltage on page 1925
(level_shifter_group) max_ground_input_voltage on page 1923
(libcell) max_ground_input_voltage on page 325
```
```
Affected by this command: read_power_intent
```
```
Related attributes: (level_shifter_group) min_ground_output_voltage on page 1925
(level_shifter_group) max_ground_output_voltage on
page 1924
(libcell) max_ground_output_voltage on page 325
```

```
Advanced Low Power—Level Shifter Group Attributes
```
January 2019 1926 Product Version 18.1

**min_input_voltage**

min_input_voltage _float_

**Read-only** level_shifter_group attribute. Specifies the lower bound of the voltage
range (in volt) that can be handled by the level shifter for the source domain.

**Related Information**

**min_output_voltage**

min_output_voltage _float_

**Read-only** level_shifter_group attribute. Specifies the lower bound of the voltage
range (in volt) that can be handled by the level shifter for the destination domain.

**Related Information**

**valid_location**

valid_location {from|to|on|off|either|any}

**Read-only** level_shifter_group attribute. Specifies where the level shifters must be
placed.

**Related Information**

define_level_shifter_cell in the _Common Power Format Language Reference_

```
Affected by this command: read_power_intent
Affected by this attribute: (library_domain) library on page 1918
Related attribute: (libcell) min_input_voltage on page 1926
```
```
Affected by this command: read_power_intent
Affected by this attribute: (library_domain) library on page 1918
Related attribute: (libcell) min_output_voltage on page 1926
```
```
Affected by this command: read_power_intent
Affected by this attribute: (library_domain) library on page 1918
```

```
Advanced Low Power—Libcell Attributes
```
January 2019 1927 Product Version 18.1

**Libcell Attributes**

Contain information about a cell in the specified technology library.

➤ To set a libcell attribute, type

```
set_attribute attribute_name attribute_value \
[find /lib*/ library -libcell cell ]
```
➤ To get a libcell attribute value, type

```
get_attribute attribute_name [find /lib*/ library -libcell cell ]
```
**aux_enables**

aux_enables _libpin_list_

**Read-write** libcell attribute. Specifies a list of additional or auxiliary enable pins for the
isolation cell.

**Related Information**

Modeling Isolation Cells in the _Common Power Format User Guide_

define_isolation_cell in the _Common Power Format Language Reference_

**valid_location**

valid_location {from|to|on|off|either|any}

**Read-write** libcell attribute. Specifies where the level shifter cell can be placed.

**Related Information**

define_level_shifter_cell in the _Common Power Format Language Reference_

```
Affected by this command: read_power_intent
```
```
Affected by this command: read_power_intent
```

```
Advanced Low Power—Design Attributes
```
January 2019 1928 Product Version 18.1

**Design Attributes**

Contain information about a multiple supply voltage design.

➤ To set a design attribute, type

```
set_attribute attribute_name attribute_value /designs/ design
or
set_attribute attribute_name attribute_value [find /des* -design name ]
```
➤ To get a design attribute value, type

```
get_attribute attribute_name design
```
**1801**

1801 _list_of_power_intent_commands_

**Read-only** design attribute. Returns the list of 1801 power_intent_command objects for the
design. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the ls command by default.

**cpf**

cpf _list_of_power_intent_commands_

**Read-only** design attribute. Returns the list of cpf power_intent_command objects for the
design. This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the ls command by default.

**cpf_macro_inherit_parent_power_domain**

cpf_macro_inherit_parent_power_domain {false|true}

_Default_ : false

**Read-write** design attribute. Controls whether the macro instances in CPF will inherit their
power domain from the parent instance.

By default, the power domain of a macro instance is inferred from the default power domain
specified in the macro definition. If this attribute is set to true, the tool will assume that the
power domain of these instances is always the same as that of the parent hierarchy in which
they are instantiated.

You must set this attribute before you enter the apply_power_intent command.


```
Advanced Low Power—Design Attributes
```
January 2019 1929 Product Version 18.1

**Related Information**

**cpi_inverter_name_prefix**

cpi_inverter_name_prefix _string_

_Default_ : cpi_inv

**Read-write** design attribute. Specifies the prefix to be used for inverters added by the
commit_power_intent command.

**cpi_output_net_name_prefix**

cpi_output_net_name_prefix _string_

_Default_ : ""

**Read-write** design attribute. Specifies the prefix to be used for net names on the output
pins of instances inserted by the commit_power_intent command.

**isolate_zero_pin_retention**

isolate_zero_pin_retention {true | false}

_Default_ : true

**Read-write** design attribute. Controls whether to insert an isolation cell on a zero-pin state
retention cell,

**Related Information**

**isolation_rules**

isolation_rules _list_of_isolation_rules_

**Read-only** design attribute. Returns the list of isolation_rule objects in the design. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

```
Affects this command: apply_power_intent
```
```
Affects this command: commit_power_intent
```

```
Advanced Low Power—Design Attributes
```
January 2019 1930 Product Version 18.1

**Related Information**

**level_shifter_rules**

level_shifter_rules _list_of_level_shifter_rules_

**Read-only** design attribute. Returns the list of level_shifter_rules in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**Related Information**

**library_domain**

library_domain _domain_

**Read-write** design attribute. Sets the target library domain for technology mapping. During
mapping only library cells from libraries in the target domain can be used. If you do not set this attribute
explicitly on the design, Genus will (during elaboration) choose for each module the library domain that
minimizes the number of blackboxes. You can modify as needed after elaboration.

**Note:** The order in which you set the library_domain attributes on the design and
subdesigns matters! You must set the library domain of the design first. The design attribute
applies hierarchically to all instances and subdesigns of this design.

```
Important
```
```
You cannot set this attribute, if the design is marked preserved.
```
**Related Information**

```
Related attribute: (power_scope) isolation_rules on page 1971
```
```
Related attribute: (power_scope) level_shifter_rules on page 1972
```
```
Related attributes: default on page 1918
(hdl_arch) library_domain on page 1937
```
```
(instance) library_domain on page 1942
(power_domain) library_domain on page 1964
(subdesign) library_domain on page 1938
```

```
Advanced Low Power—Design Attributes
```
January 2019 1931 Product Version 18.1

**macro_models**

macro_models _list_of_macro_models_

**Read-only** design attribute. Returns the list of all macro_model objects in the design.

**nominal_conditions**

nominal_conditions _list_of_nominal_conditions_

**Read-only** design attribute. Returns the list of nominal_condition objects. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**pi_relax_map_iso_cell_checks**

pi_relax_map_iso_cell_checks {false | true}

_Default_ : false

**Read-write** design attribute. Controls whether to relax sanity checks on isolation cells listed
with the map_isolation_cell command specified in the power intent file using the format
described in the IEEE 1801-2009 standard.

If this attribute is enabled, the tool will skip checks on the isolation type during isolation cell
insertion.

However, the tool will still check if the library domain of the cell matches with the library
domain of the insertion location.

If the isolation cells specified with the map_isolation_cell command are not referenced
in the isolation rule, the attribute setting has no effect.

**Related Information**

IEEE-1801 Support in Genus in _Genus Low Power Guide for Legacy UI_

```
Affects this command: commit_power_intent
```

```
Advanced Low Power—Design Attributes
```
January 2019 1932 Product Version 18.1

**pi_relax_map_ls_cell_checks**

pi_relax_map_ls_cell_checks {false | true}

_Default_ : false

**Read-write** design attribute. Controls whether to relax sanity checks on level shifter cells
listed with the map_level_shifter_cell command specified in the power intent file using
the format described in the IEEE 1801-2009 standard.

If this attribute is enabled, the tool will skip checks during level shifter insertion on

■ the input and output range of the cell

■ the direction of the level shifter cell

However, the tool will still check if the library domain of the cell matches with the library
domain of the insertion location.

If the level shifters specified with the map_level_shifter_cell command are not
referenced in the level shifter rule, the attribute setting has no effect.

**Related Information**

IEEE-1801 Support in Genus in _Genus Low Power Guide for Legacy UI_

**power_domains**

power_domains _list_of_power_domains_

**Read-only** design attribute. Returns the list of power_domain objects in the design. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**Related Information**

```
Affects this command: commit_power_intent
```
```
Related attribute: (power_scope) power_domains on page 1972
```

```
Advanced Low Power—Design Attributes
```
January 2019 1933 Product Version 18.1

**power_models**

power_models _list_of_power_models_

**Read-only** design attribute. Returns the list of power_model objects in the design. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the ls command by default.

**Related Information**

**power_modes**

power_modes _list_of_power_modes_

**Read-only** design attribute. Returns the list of power_mode objects in the design. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**Related Information**

**power_scopes**

power_scopss _list_of_power_scopes_

**Read-only** design attribute. Returns the list of power_scope objects in the design.

**Related Information**

```
Related attribute: (power_scope) power_models on page 1973
```
```
Related attributes: (analysis_view) power_modes on page 1008
(power_scope) power_modes on page 1973
```
```
Related attribute: (power_scope) power_scopes on page 1973
```

```
Advanced Low Power—Design Attributes
```
January 2019 1934 Product Version 18.1

**preserve_power_domain_boundary**

preserve_power_domain_boundary {false | true | const_prop_delete_ok | delete_ok}

_Default_ : false

**Read-write** design attribute. Preserves all power domain boundary pins with the specified
preserve value.

**Note:** You must set this attribute before you execute the apply_power_intent command.

**repeater_rules**

repeater_rules _list_of_repeater_rules_

**Read-only** design attribute. Returns the list of repeater_rule objects in the design. This is
a computed attribute. Computed attributes are potentially very time consuming to process
and not listed by the vls command by default.

**Related Information**

**state_retention_rules**

state_retention_rules _list_of_state_retention_rules_

**Read-only** design attribute. Returns the list of all state_retention_rule objects in the
design.This is a computed attribute. Computed attributes are potentially very time consuming
to process and not listed by the ls command by default.

**Related Information**

```
Related attribute: (power_scope) repeater_rules on page 1974
```
```
Related attribute: (power_scope) state_retention_rules on page 1974
```

```
Advanced Low Power—Port Attributes
```
January 2019 1935 Product Version 18.1

**Port Attributes**

Contain information about single bit connection points in the specified top-level design. Port
objects are stored in ports_in and ports_out directories.

➤ To set a port attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -port name ]
```
➤ To get a port attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -port name ]
```
**isolation_rule**

isolation_rule _rules_

**Read-only** port attribute. Returns the isolation rules specified in the CPF file that apply to
this port.

**Related Information**

**level_shifter_rule**

level_shifter_rule _rules_

**Read-only** port attribute. Returns the level shifter rules specified in the CPF file that apply
to this port.

**Related Information**

```
Affected by this command: read_power_intent
Related attributes: (pin) isolation_rule on page 1945
(subport) isolation_rule on page 1940
```
```
Affected by this command: read_power_intent
```
```
Related attributes: (pin) level_shifter_rule on page 1945
(subport) level_shifter_rule on page 1941
```

```
Advanced Low Power—Port Attributes
```
January 2019 1936 Product Version 18.1

**power_domain**

power_domain _domain_

**Read-write** port attribute. Specifies the power domain to which this port belongs.

**Related Information**

```
Related attributes: (instance) power_domain on page 1943
(pin) power_domain on page 1946
(subport) power_domain on page 1941
```

```
Advanced Low Power—hdl_arch Attributes
```
January 2019 1937 Product Version 18.1

**hdl_arch Attributes**

Contain information about user-defined modules (or entities).

➤ To set an hdl_arch attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -hdl_arch name ]
```
➤ To get a an hdl_arch attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -hdl_arch name ]
```
**library_domain**

library_domain _domain_

**Read-write** hdl_arch attribute. Sets the target library domain for technology mapping of
the specified architecture. During mapping only library cells from libraries in the target domain
can be used.

**Note:** This attribute is not hierarchical. It only applies to the specified architecture.

**Related Information**

```
Related attributes: (design) library_domain on page 1930
(instance) library_domain on page 1942
(power_domain) library_domain on page 1964
(subdesign) library_domain on page 1938
```

```
Advanced Low Power—Subdesign Attributes
```
January 2019 1938 Product Version 18.1

**Subdesign Attributes**

Contain information about the subdesigns in the specified design. Subdesigns correspond to
Verilog modules or VHDL entities instantiated in the top-level Verilog module or top-level
VHDL entity.

➤ To set a subdesign attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -subdesign name ]
```
➤ To get a subdesign attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -subdesign name ]
```
**Note:** These attributes are located at /designs/ _design_ /subdesigns/ _subdesign_.

**library_domain**

library_domain _domain_

**Read-write** subdesign attribute. Sets the target library domain for technology mapping of
the specified subdesign. During mapping only library cells from libraries in the target domain
can be used.

By default, a subdesign inherits the library domain setting from its parent subdesign or
design.

**Note:** The order in which you set the library_domain attributes on the design and
subdesigns matters! Set the library domain on the design before you set it on a subdesign.
The library domain setting for a subdesign applies to all instantiations of that subdesign in the
design.The subdesign attribute also applies hierarchically to all instances and subdesigns of
this subdesign.

```
Important
```
```
You cannot set this attribute, if the subdesign is marked preserved.
```
**Examples**

The following command sets the library domain to dom_1 on the subdesign corresponding to
the specified hierarchical instance g2.

set_attribute library_domain [find / -library_domains/dom_1] \
[get_attribute subdesign [find / -instance inst*hier/g2]]


```
Advanced Low Power—Subdesign Attributes
```
January 2019 1939 Product Version 18.1

**Related Information**

```
Related attributes: (design) library_domain on page 1930
```
```
(hdl_arch) library_domain on page 1937
(instance) library_domain on page 1942
(power_domain) library_domain on page 1964
```

```
Advanced Low Power—Subport Attributes
```
January 2019 1940 Product Version 18.1

**Subport Attributes**

Contain information about subports in the specified design. A subport is a single bit
connection point within a hierarchical instance, that is a module or entity that has been
instantiated.

➤ To set a subport attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -subport hier_instance / name ]
```
➤ To get a subport attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -subport hier_instance/name ]
```
**Note:** You may need to specify more than one (hierarchical) instance to serve as the search
path that will uniquely identify the relevant subport.

**isolation_rule**

isolation_rule _rules_

**Read-only** subport attribute. Returns the isolation rules specified in the CPF file that apply
to this subport.

**Related Information**

```
Affected by this command: read_power_intent
Related attributes: (pin) isolation_rule on page 1945
(port) isolation_rule on page 1935
```

```
Advanced Low Power—Subport Attributes
```
January 2019 1941 Product Version 18.1

**level_shifter_rule**

level_shifter_rule _rules_

**Read-only** subport attribute. Returns the level shifter rules specified in the CPF file that
apply to this subport.

**Related Information**

**power_domain**

power_domain _domain_

**Read-write** subport attribute. Specifies the power domain to which this subport belongs.

**Related Information**

```
Affected by this command: read_power_intent
Related attributes: (pin) level_shifter_rule on page 1945
(port) level_shifter_rule on page 1935
```
```
Related attributes: (instance) power_domain on page 1943
(pin) power_domain on page 1946
(port) power_domain on page 1936
```

```
Advanced Low Power—Instance Attributes
```
January 2019 1942 Product Version 18.1

**Instance Attributes**

Contain information about a combinational, sequential, or hierarchical instance in the
specified design. Instance objects are found in the instances_comb, instances_seq,
and instances_hier directories.

➤ To set an instance attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -instance name ]
```
➤ To get an instance attribute value, type

```
get_attribute attribute_name [find /des*/ design -instance name ]
```
**library_domain**

library_domain _domain_

**Read-write** instance attribute. Identifies the library domain to which this instance belongs.
You can only set this attribute on a timing model instance.

**Related Information**

**part_power_intent_file**

part_power_intent_file _file_

**Read-write** instance attribute. Specifies the name of the hierarchical instance final CPF,
which is written out after synthesis and placement of the instance. This file will be read as
macro CPF file when the top level of the design is synthesized. It is your responsibility to make
sure that the instance attribute value matches the final CPF macro file.

```
Important
```
```
This feature is currently available as a limited access feature.
```
```
Related attributes: (design) library_domain on page 1930
(hdl_arch) library_domain on page 1937
(power_domain) library_domain on page 1964
(subdesign) library_domain on page 1938
```

```
Advanced Low Power—Instance Attributes
```
January 2019 1943 Product Version 18.1

**Related Information**

**power_domain**

power_domain _domain_

**Read-write** instance attribute. Identifies the primary power domain to which this instance
belongs. You can only set this attribute on a hierarchical instance or a timing model instance.

**Related Information**

**secondary_domain**

secondary_domain _power_domain_

**Read-write** instance attribute. Returns the secondary domain of the instance of a special
low power cell (level shifter cell, isolation cell, state retention cell, always-on cell, or power
switch cell).

**Related Information**

```
Affects this command: write_power_intent
```
```
Related attributes: (pin) power_domain on page 1946
(port) power_domain on page 1936
(subport) power_domain on page 1941
```
```
Affected by this command: read_power_intent
Related attributes: (isolation_rule) secondary_domain on page 1951
(state_retention_rule) secondary_domain on
page 1978
```

```
Advanced Low Power—Instance Attributes
```
January 2019 1944 Product Version 18.1

**state_retention_rule**

state_retention_rule _state_retention_rule_

**Read-write** instance attribute. Returns the state retention rule that applies to this instance.

**Related Information**

```
Affected by this command: read_power_intent
```

```
Advanced Low Power—Pin Attributes
```
January 2019 1945 Product Version 18.1

**Pin Attributes**

Contain information about the specified instance pin. A pin is a single bit connection point on
an instance. Pin objects are stored in pins_in and pins_out directories.

➤ To set a pin attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -pin instance /pin]
```
➤ To get a pin attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -pin instance /pin]
```
**Note:** You may need to specify more than one instance to serve as the search path that will
uniquely identify the relevant pin.

**isolation_rule**

isolation_rule _rules_

**Read-only** pin attribute. Returns the isolation rules specified in the CPF file that apply to
this pin.

**Related Information**

**level_shifter_rule**

level_shifter_rule _rules_

**Read-only** pin attribute. Returns the level shifter rules specified in the CPF file that apply
to this pin.

**Related Information**

```
Affected by this command: read_power_intent
Related attributes: (port) isolation_rule on page 1935
(subport) isolation_rule on page 1940
```
```
Affected by this command: read_power_intent
Related attributes: (port) level_shifter_rule on page 1935
(subport) level_shifter_rule on page 1941
```

```
Advanced Low Power—Pin Attributes
```
January 2019 1946 Product Version 18.1

**power_domain**

power_domain _domain_

**Read-write** pin attribute. Identifies the power domain to which this pin belongs. You can
only change the power domain of the pin of a timing-model instance or of an unresolved
reference instance.

**Related Information**

**related_ground_pin**

related_ground_pin ( _constant_ | _hpin_ | _pin_ | _pg_pin_ | _hport_ | _port_ }

**Read-only** pin attribute. Returns the pin corresponding to related_ground_pin of pin's
libpin.

**related_power_pin**

related_power_pin ( _constant_ | _hpin_ | _pin_ | _pg_pin_ | _hport_ | _port_ }

**Read-only** pin attribute. Returns the pin corresponding to related_power_pin of pin's libpin.

```
Related attributes: (instance) power_domain on page 1943
(port) power_domain on page 1936
(subport) power_domain on page 1941
```

```
Advanced Low Power—Isolation Rule Attributes
```
January 2019 1947 Product Version 18.1

**Isolation Rule Attributes**

Contain information about the isolation rules associated with a design. These attributes are
read-write attributes.

➤ To set an isolation_rule attribute value, type

```
set_attribute attribute_name attribute_value \
[find /*/isolation_rules -isolation_rule rule ]
```
➤ To get an isolation_rule attribute value, type

```
get_attribute attribute_name \
[find /*/isolation_rules -isolation_rule rule ]
```
**Note:** These attributes are located at /designs/ _design_ /power/isolation_rules/
_rule_.

**cells**

cells _libcell_list_

**Read-only** isolation_rule attribute. Returns the list of cells that can be used to insert
isolation logic according to this isolation rule.

**Related Information**

**cpf_pins**

cpf_pins { _pin*_ | _constant*_ | _pgpin*_ | _subport*_ | _port*_ }

**Read-write** isolation_rule attribute. Returns the list of pins that was specified with the
-pins option of the create_isolation_rule CPF command.

**Related Information**

```
Affected by this command: read_power_intent
```
```
Affected by this command: read_power_intent
```

```
Advanced Low Power—Isolation Rule Attributes
```
January 2019 1948 Product Version 18.1

**design**

design _design_

**Read-write** isolation_rule attribute. Returns the design to which this isolation_rule
belongs.

**enable_driver**

enable_driver { _pin_ | _port_ }

**Read-write** isolation_rule attribute. Specifies the driver of the enable signal which
controls when the isolation cells are in isolation mode.

**Related Information**

**enable_polarity**

enable_polarity {active_high | active_low}

_Default_ : active_high

**Read-write** isolation_rule attribute. Specifies the polarity of the enable signal which
controls when the isolation cells are in isolation mode.

**Related Information**

**exclude_pins**

exclude_pins _pin_list_

**Read-only** isolation_rule attribute. Returns the list of pins that was specified with the
-exclude option of the create_isolation_rule CPF command.

**Related Information**

```
Affected by this command: read_power_intent
```
```
Affected by this command: read_power_intent
```
```
Affected by this command: read_power_intent
```

```
Advanced Low Power—Isolation Rule Attributes
```
January 2019 1949 Product Version 18.1

**from_power_domain**

from_power_domain _domain_list_

**Read-write** isolation_rule attribute. Returns the list of power domains specified with
the -from option of the create_isolation_rule CPF command.

**Related Information**

**location**

location {from|to|auto|self|other|fanin|fanout|faninout|parent|sibling|any}

**Read-only** isolation_rule attribute. Specifies the location of the isolation cells.

**Note:** To change the location, you need to remove the isolation rule.

**Related Information**

**off_domain**

off_domain {from | to}

_Default_ : from

**Read-write** isolation_rule attribute. Specifies which power domain is powered down.

**Related Information**

**output_value**

output_value {low | high | hold | complex | mux | tristate | any}

**Read-only** isolation_rule attribute. Specifies the required output state of the isolation
cells.

```
Affected by this command: read_power_intent
```
```
Affected by this command: read_power_intent
Related attributes: (level_shifter_rule) location on page 1953
```
```
Affected by this command: read_power_intent
```

```
Advanced Low Power—Isolation Rule Attributes
```
January 2019 1950 Product Version 18.1

**Related Information**

**pins**

pins { _pin*_ | _constant*_ | _pgpin*_ | _subport*_ | _port*_ }

**Read-only** isolation_rule attribute. Returns the list of pins to which this isolation rule
applies.

**Related Information**

**power_scope**

power_scope _power_scope_

**Read-only** isolation_rule attribute. Returns the power_scope that this isolation rule
belongs to.

**Related Information**

**prefix**

prefix _string_

**Read-only** isolation_rule attribute. Specifies the prefix used to name the isolation
modules and hierarchical instances inserted according to the isolation rule.

**Related Information**

```
Affected by this command: read_power_intent
```
```
Affected by this command: read_power_intent
```
```
Related attributes: (level_shifter_rule) power_scope on page 1954
(state_retention_rule) power_scope on page 1977
```
```
Affected by this command: read_power_intent
```

```
Advanced Low Power—Isolation Rule Attributes
```
January 2019 1951 Product Version 18.1

**secondary_domain**

secondary_domain _power_domain_

**Read-write** isolation_rule attribute. Returns the secondary domain of the instances of
the isolation rule. The secondary domain is the domain whose primary power and ground
nets must be connected to the secondary power and ground pins of an isolation cell.

**Related Information**

**to_power_domain**

to_power_domain _domain_list_

**Read-write** isolation_rule attribute. Returns the list of power domains specified with
the -to option of the create_isolation_rule CPF command.

**Related Information**

**within_hierarchy**

within_hierarchy { _design_ | _instance_ }

**Read-only** isolation_rule attribute. Returns the design or instance in which the isolation
logic (with or without wrapper) must be inserted.

**Related Information**

```
Affected by this command: read_power_intent
Related attributes: (instance) secondary_domain on page 1943
(state_retention_rule) secondary_domain on
page 1978
```
```
Affected by this command: read_power_intent
```
```
Affected by this command: read_power_intent
```

```
Advanced Low Power—Level Shifter Rule Attributes
```
January 2019 1952 Product Version 18.1

**Level Shifter Rule Attributes**

Contain information about the level shifter rules created in the CPF file that was read in.
These attributes are read-only attributes.

➤ To get a level_shifter_rule attribute value, type

```
get_attribute attribute_name \
[find /*/level_shifter_rules -level_shifter_rule rule ]
```
**Note:** These attributes are located at
/designs/ _design_ /power/level_shifter_rules/ _rule_.

**cells**

cells _libcell_list_

**Read-only** level_shifter_rule attribute. Returns the list of cells that can be used to
insert level shifters according to this level-shifter rule.

**Related Information**

**cpf_pins**

cpf_pins { _pin*_ | _constant*_ | _pgpin*_ | _subport*_ | _port*_ }

**Read-write** level_shifter_rule attribute. Returns the list of pins that was specified with
the -pins option of the create_level_shifter_rule CPF command.

**Related Information**

**design**

design _design_

**Read-only** level_shifter_rule attribute. Returns the design to which this
level_shifter_rule belongs.

```
Affected by this command: read_power_intent
```
```
Affected by this command: read_power_intent
```

```
Advanced Low Power—Level Shifter Rule Attributes
```
January 2019 1953 Product Version 18.1

**direction**

direction {up|down|both}

**Read-only** level_shifter_rule attribute. Specifies the direction of the level shifters for
a global level shifter rule.

**Related Information**

**exclude_pins**

exclude_pins { _pin*_ | _constant*_ | _pgpin*_ | _subport*_ | _port*_ }

**Read-only** level_shifter_rule attribute. Returns the list of pins that was specified with
the -exclude option of the create_level_shifter_rule CPF command.

**Related Information**

**from_power_domain**

from_power_domain _domain_list_

**Read-write** level_shifter_rule attribute. Returns the list of power domains specified
with the -from option of the create_level_shifter_rule CPF command.

**Related Information**

**location**

location {from|to|auto|self|other|fanin|fanout|faninout|parent|sibling|any}

_Default_ : to

**Read-only** level_shifter_rule attribute. Returns the location that was specified with
the -location option of the update_level_shifter_rules CPF command.

```
Affected by this command: read_power_intent
```
```
Affected by this command: read_power_intent
```
```
Affected by this command: read_power_intent
```

```
Advanced Low Power—Level Shifter Rule Attributes
```
January 2019 1954 Product Version 18.1

**Related Information**

**pins**

pins { _pin*_ | _constant*_ | _pgpin*_ | _subport*_ | _port*_ }

**Read-only** level_shifter_rule attribute. Returns the list of pins to which the rule
defined with the create_level_shifter_rule CPF command is applicable.

**Related Information**

**power_scope**

power_scope _power_scope_

**Read-only** level_shifter_rule attribute. Returns the power_scope that this
level_shifter rule belongs to.

**Related Information**

**prefix**

prefix _string_

**Read-only** level_shifter_rule attribute. Returns the prefix that was specified with the
-prefix option of the update_level_shifter_rules CPF command.

**Related Information**

```
Affected by this command: read_power_intent
```
```
Related attribute: (isolation_rule) location on page 1949
```
```
Affected by this command: read_power_intent
Related attribute: (isolation_rule) pins on page 1950
```
```
Related attribute: (isolation_rule) power_scope on page 1950
(state_retention_rule) power_scope on page 1977
```
```
Affected by this command: read_power_intent
```

```
Advanced Low Power—Level Shifter Rule Attributes
```
January 2019 1955 Product Version 18.1

**to_power_domain**

to_power_domain _domain_list_

**Read-write** level_shifter_rule attribute. Returns the list of power domains specified
with the -to option of the create_level_shifter_rule CPF command.

**Related Information**

**within_hierarchy**

within_hierarchy { _design_ | _instance_ }

**Read-only** level_shifter_rule attribute. Returns the design or instance in which the
level shifter (with or without wrapper) must be inserted.

**Related Information**

```
Related attribute: (isolation_rule) prefix on page 1950
```
```
Affected by this command: read_power_intent
```
```
Affected by this command: read_power_intent
```

```
Advanced Low Power—macro_isolation_rule Attributes
```
January 2019 1956 Product Version 18.1

**macro_isolation_rule Attributes**

**macro_model**

macro_model _macro_model_

**Read-only** macro_isolation_rule attribute. Returns the macro_model to which this
macro_isolation_rule belongs.


```
Advanced Low Power—macro_model Attributes
```
January 2019 1957 Product Version 18.1

**macro_model Attributes**

**design**

design _design_

**Read-only** macro)model attribute. Returns the design to which this macro_model belongs.

**macro_isolation_rules**

macro_isolation_rules _list_of_isloation_rules_

**Read-only** macro)model attribute. Returns the list of isolation rules for this macro model.

**macro_power_domains**

macro_power_domains _list_of_power_domains_

**Read-only** macro)model attribute. Returns the list of power domains for this macro model.


```
Advanced Low Power—macro_power_domain Attributes
```
January 2019 1958 Product Version 18.1

**macro_power_domain Attributes**

**macro_model**

macro_model _macro_model_

**Read-only** macro_power_domain attribute. Returns the macro_model to which this
macro_power_domain belongs.


```
Advanced Low Power—Nominal Condition Attributes
```
January 2019 1959 Product Version 18.1

**Nominal Condition Attributes**

Contain information about the nominal conditions specified in the CPF file that was read in.
These attributes are read-only attributes.

➤ To get a nominal_condition attribute value, type

```
get_attribute attribute_name \
[find /*/nominal_conditions -nominal_condition nc ]
```
**Note:** These attributes are located at
/designs/ _design_ /power/nominal_conditions/ _nc_

**design**

design _design_

**Read-only** nominal_condition attribute. Returns the design to which this
nominal_condition belongs.

**ground_voltage**

ground_voltage _voltage_list_

**Read-write** nominal_condition attribute. Returns the ground supply voltage(s) for this
nominal condition. This value corresponds to the value specified for the -ground_voltage
option of the create_nominal_condition CPF command specified for this nominal
condition. The list can contain up to three voltages: minimum, nominal, and maximum
voltages. The list must contain increasing values.

**Example**

The following command checks the ground voltage for the med nominal condition.

legacy_genus:/designs/top> get_attr ground_voltage \
[find /*/nominal_conditions -nominal_condition med]
0.0

**Related Information**

create_nominal_condition in the _Common Power Format Language Reference_

```
Affected by this command: read_power_intent
```

```
Advanced Low Power—Nominal Condition Attributes
```
January 2019 1960 Product Version 18.1

**library_set**

library_set _library_domain_

**Read-write** nominal_condition attribute. Returns the library set associated with the
specified condition. The value corresponds to the value specified for the -library_set
option of the update_nominal_condition CPF command specified for this nominal
condition.

**Note:** In Genus, the library sets correspond to library domains.

**Example**

The following command returns the library set used for the med nominal condition.

legacy_genus:/designs/top> get_attr library_set \
[find /*/nominal_conditions -nominal_condition med]
/libraries/library_domains/umc_08v

**Related Information**

**power_scope**

power_scope _power_scope_

**Read-write** nominal_condition attribute. Returns the (parent) power_scope that this
nominal_condition belongs to.

**voltage**

voltage _voltage_list_

**Read-write** nominal_condition attribute. Returns the supply voltage(s) for this nominal
condition. This value corresponds to the value specified for -voltage option of the
create_nominal_condition CPF command specified for this nominal condition. The list
can contain up to three voltages: minimum, nominal, and maximum voltages. The list must
contain increasing values.

**Note:** You cannot assign any other voltage to a nominal condition with voltage 0.

```
Affected by this command: read_power_intent
```

```
Advanced Low Power—Nominal Condition Attributes
```
January 2019 1961 Product Version 18.1

**Related Information**

create_nominal_condition in the _Common Power Format Language Reference_

```
Affected by this command: read_power_intent
```

```
Advanced Low Power—Power_Domain Attributes
```
January 2019 1962 Product Version 18.1

**Power_Domain Attributes**

Contain information about the power domains associated with a design. These attributes are
read-write attributes.

➤ To set an power_domain attribute value, type

```
set_attribute attribute_name attribute_value \
[find /designs/ design /power -power_domain domain ]
```
➤ To get an power_domain attribute value, type

```
get_attribute attribute_name \
[find /designs/ design /power -power_domain domain ]
```
**Note:** These attributes are located at /designs/ _design_ /power/power_domains/
_domain_.

**available_supply_nets**

available_supply_nets _net_list_

**Read-only** power_domain attribute. Returns the list of supply nets that are available in this
power domain.

**available_supply_sets**

available_supply_sets _string_

**Read-only** power_domain attribute. Returns the list of supply sets that are available in this
power domain.

**base_domains**

base_domains _domain_list_

**Read-only** power_domain attribute. Returns the list of base domains associated with this
power domain. These power (base) domains supply external power to the primary domain
through some power switch network.

**Related Information**

```
Set by this command: read_power_intent
```

```
Advanced Low Power—Power_Domain Attributes
```
January 2019 1963 Product Version 18.1

**design**

design _design_

**Read-write** power_domain attribute. Returns the design to which this power_domain
belongs.

**dft_iso_rule**

dft_iso_rule _iso_rule_

**Read-write** power_domain attribute. Specifies the isolation rule to be associated with any
pins or ports created by DFT in this power domain.

**is_default**

is_default {false | true}

_Default_ : false

**Read-only** power_domain attribute. Indicates whether the power domain is the default
power domain. By default, the first created power domain becomes the default power domain.
Set this attribute to true for the desired domain.

**Note:** Only one power domain can be the default domain.

**Example**

legacy_genus:/> create_power_domain -design top -name pd1
/designs/top/power/power_domains/pd1
legacy_genus:/> create_power_domain -design top -name pd2
/designs/top/power/power_domains/pd2
legacy_genus:/> get_att is_default [find /*/power -power_domain pd1]
true

**Related Information**

```
Affected by this command: read_power_intent
Related attributes: (library_domain) default on page 1918
(mode) default on page 827
```
```
(hdl_arch) library_domain on page 1937
(instance) library_domain on page 1942
(subdesign) library_domain on page 1938
```

```
Advanced Low Power—Power_Domain Attributes
```
January 2019 1964 Product Version 18.1

**is_virtual**

is_virtual {false | true}

**Read-only** power_domain attribute. Indicates whether the power domain is a virtual power
domain without any instances.

**Related Information**

**library_domain**

library_domain _domain_

**Read-write** power_domain attribute. Specifies the library domain to be used to optimize or
analyze this power domain.

**Note:** In a CPF flow, this attribute is automatically set for the _default_ power mode.

**Related Information**

**power_scope**

power_scope _power_scope_

**Read-only** power_domain attribute. Returns the (parent) power_scope that this
power_domain belongs to.

```
Affected by this command: read_power_intent
```
```
Affected by this command: read_power_intent
Related attributes: (design) library_domain on page 1930
(hdl_arch) library_domain on page 1937
(instance) library_domain on page 1942
(subdesign) library_domain on page 1938
```

```
Advanced Low Power—Power_Domain Attributes
```
January 2019 1965 Product Version 18.1

**primary_ground_is_always_on**

primary_ground_is_always_on {true | false}

_Default_ : true

**Read-only** power_domain attribute. Specifies whether the primary ground of the power
domain is always on.

**primary_ground_net**

primary_ground_net _string_

**Read-only** power_domain attribute. Returns the name of the primary ground net of this
power domain.

**primary_power_is_always_on**

primary_power_is_always_on {true | false}

_Default_ : true

**Read-only** power_domain attribute. Specifies whether the primary power of the power
domain is always on.

**primary_power_net**

primary_power_net _string_

**Read-only** power_domain attribute. Returns the name of the primary power net of this
power domain.

**shutoff_condition**

shutoff_condition _string_

**Read-only** power_domain attribute. Returns the condition when a power domain is shut off


```
Advanced Low Power—Power_Domain Attributes
```
January 2019 1966 Product Version 18.1

**shutoff_condition_inputs**

shutoff_condition_inputs {pin|constant|pgpin|subport|port}...

**Read-only** power_domain attribute. Returns the pins and ports used in the condition when
a power domain is shut off


```
Advanced Low Power—power_intent_command Attributes
```
January 2019 1967 Product Version 18.1

**power_intent_command Attributes**

**design**

design _design_

**Read-write** power_intent_command attribute. Returns the design to which this
power_intent_command belongs.

**power_model**

power_model _power_model_

**Read-only** power_intent_command attribute. Returns the power_model that this
command belongs to.

**power_scope**

power_scope _power_scope_

**Read-write** power_intent_command attribute. Returns the (parent) power_scope that this
power_intent_command belongs to.


```
Advanced Low Power—Power_Mode Attributes
```
January 2019 1968 Product Version 18.1

**Power_Mode Attributes**

Contain information about the power modes for the design in the CPF file. These attributes
are read-write attributes.

➤ To set a power_mode attribute value, type

```
set_attribute attribute_name attribute_value \
[find /*/power -power_mode power_mode ]
```
➤ To get an power_mode attribute value, type

```
get_attribute attribute_name \
[find /*/power -power_mode power_mode ]
```
**Note:** These attributes are located at

/designs/ _design_ /power/power_modes/ _power_mode_

**constraint_mode**

constraint_mode _mode_

**Read-write** power_mode attribute. Specifies the timing constraint mode for this power
mode.

**default**

default {false | true}

_Default_ : false

**Read-only** power_mode attribute. Indicates whether the power mode was identified as the
default power mode in the CPF file.

**design**

design _design_

**Read-write** power_mode attribute. Returns the design to which this power_mode belongs.


```
Advanced Low Power—Power_Mode Attributes
```
January 2019 1969 Product Version 18.1

**domain_conditions**

domain_conditions _domain_conditions_

**Read-only** power_mode attribute. Returns the domain conditions of the power mode. The
value contains a Tcl list for each power domain in the power mode. Each list contains the path
to the power domain name and to the nominal condition for the power domain in this power
mode. The information corresponds to the value for the -domain_conditions option of the
create_power_mode command for this power mode.

**power_scope**

power_scope _power_scope_

**Read-write** power_mode attribute. Returns the (parent) power_scope that this power_mode
belongs to.


```
Advanced Low Power—power_model Attributes
```
January 2019 1970 Product Version 18.1

**power_model Attributes**

**1801**

1801 _list_of_power_intent_commands_

**Read-only** power_model attribute. Returns the list of power_intent_command objects for
the 1801 power_model.

**cpf**

cpf _list_of_power_intent_commands_

**Read-only** power_model attribute. Returns the list of power_intent_command objects for
the cpf power_model.

**design**

design _design_

**Read-write** power_model attribute. Returns the design to which this power_model belongs.

**power_scope**

power_scope _power_scope_

**Read-write** power_model attribute. Returns the (parent) power_scope that this
power_model belongs to.


```
Advanced Low Power—Power_Scope Attributes
```
January 2019 1971 Product Version 18.1

**Power_Scope Attributes**

**1801**

1801 _list_of_power_intent_commands_

**Read-only** power_scope attribute. Returns the list of power_intent_command objects for
the 1801 scope.This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

**cpf**

cpf _list_of_power_intent_commands_

**Read-only** power_scope attribute. Returns the list of power_intent_command objects for
the cpf scope. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

**design**

design _design_

**Read-write** power_scope attribute. Returns the design to which this power_scope belongs.

**isolation_rules**

isolation_rules _list_of_isolation_rules_

**Read-only** power_scope attribute. Returns the list of isolation_rule objects. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**Related Information**

```
Related attribute: (design) isolation_rules on page 1929
```

```
Advanced Low Power—Power_Scope Attributes
```
January 2019 1972 Product Version 18.1

**level_shifter_rules**

level_shifter_rules _list_of_level_shifter_rules_

**Read-only** power_scope attribute. Returns the list of level_shifter_rule objects. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**Related Information**

**nominal_conditions**

nominal_conditions _list_of_nominal_conditions_

**Read-only** power_scope attribute. Returns the list of nominal_condition objects.This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**Related Information**

**power_domains**

power_domains _list_of_power_domains_

**Read-only** power_scope attribute. Returns the list of power_domain objects. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**Related Information**

```
Related attribute: (design) level_shifter_rules on page 1930
```
```
Related attribute: (design) nominal_conditions on page 1931
```
```
Related attribute: (design) power_domains on page 1932
```

```
Advanced Low Power—Power_Scope Attributes
```
January 2019 1973 Product Version 18.1

**power_models**

power_models _list_of_power_models_

**Read-only** power_scope attribute. Returns the list of power_model objects. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**Related Information**

**power_modes**

power_modes _list_of_power_modes_

**Read-only** power_scope attribute. Returns the list of power_mode objects. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

**Related Information**

**power_scope**

power_scope _power_scope_

**Read-only** power_scope attribute. Returns the (parent) power_scope that this
power_scope belongs to.

**power_scopes**

power_scopes _list_of_power_scopes_

**Read-only** power_scope attribute. Returns the list of power_scope objects. This is a
computed attribute. Computed attributes are potentially very time consuming to process and
not listed by the ls command by default.

```
Related attribute: (design) power_models on page 1933
```
```
Related attributes: (analysis_view) power_modes on page 1008
(design) power_modes on page 1933
```

```
Advanced Low Power—Power_Scope Attributes
```
January 2019 1974 Product Version 18.1

**Related Information**

**repeater_rules**

repeater_rules _list_of_repeater_rules_

**Read-only** power_scope attribute. Returns the list of repeater_rule objects for the
power_scope. This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the vls command by default.

**Related Information**

**state_retention_rules**

state_retention_rules _list_of_state_retention_rules_

**Read-only** power_scope attribute. Returns the list of state_retention_rule objects for the
power_scope.This is a computed attribute. Computed attributes are potentially very time
consuming to process and not listed by the ls command by default.

**Related Information**

```
Related attribute: (design) power_scopes on page 1933
```
```
Related attribute: (design) repeater_rules on page 1934
```
```
Related attribute: (design) state_retention_rules on page 1934
```

```
Advanced Low Power—repeater_rule Attributes
```
January 2019 1975 Product Version 18.1

**repeater_rule Attributes**

Contain information about the repeater rules for the design in the UPF file. The repeater rule
defines a strategy for inserting repeater cells (buffers) for ports on the interface of a power
domain. Buffers (repeaters) may be required to strengthen the signal if the distance between
driver and receiver is long (high capacitive load). Repeaters are placed within the domain,
driven by input ports of the domain, and driving output ports of the domain.

Most attributes are read-only attributes.

➤ To get an repeater_rule attribute value, type

```
get_attribute attribute_name \
[find /*/power - repeater_rule repeater_rule ]
```
**Note:** These attributes are located at

/designs/ _design_ /power/repeater_rules/ _repeater_rule_

**design**

design _design_

**Read-write** repeater_rule attribute. Returns the design to which this repeater_rule
belongs.

**power_scope**

power_scope _power_scope_

**Read-write** repeater_rule attribute. Returns the (parent) power_scope to which this
repeater_rule belongs.


```
Advanced Low Power—State Retention Rule Attributes
```
January 2019 1976 Product Version 18.1

**State Retention Rule Attributes**

Contain information about the state retention rules for the design in the CPF file. Most
attributes are read-write attributes.

➤ To set a state_retention_rule attribute value, type

```
set_attribute attribute_name attribute_value \
[find /*/power - state_retention_rule state_retention_rule ]
```
➤ To get an state_retention_rule attribute value, type

```
get_attribute attribute_name \
[find /*/power - state_retention_rule state_retention_rule ]
```
**Note:** These attributes are located at

/designs/ _design_ /power/state_retention_rules/ _state_retention_rule_

**cell_type**

cell_type _string_

**Read-write** state_retention_rule attribute. Specifies the type of library cells that can
be used to map the sequential cells of this rule.

**Note:** The specified cell type must correspond to a cell type specified in a
define_state_retention_cell command in the CPF file.

**Related Information**

**cells**

cells _libcell_list_

**Read-only** state_retention_rule attribute. Specifies a list of library cells that can be
used to map the sequential cells of this rule.

**Related Information**

```
Affected by this command: read_power_intent
```
```
Affected by this command: read_power_intent
```

```
Advanced Low Power—State Retention Rule Attributes
```
January 2019 1977 Product Version 18.1

**design**

design _design_

**Read-write** state_retention_rule attribute. Returns the design to which this
state_retention_rule belongs.

**power_scope**

power_scope _power_scope_

**Read-write** state_retention_rule attribute. Returns the (parent) power_scope that this
state_retention_rule belongs to.

**Related Information**

**restore**

restore { _pin_ | _port_ | _bus_ }

**Read-write** state_retention_rule attribute. Specifies the restore signal for the state
retention registers of this rule.

**Related Information**

**restore_phase**

restore_phase _string_

**Read-only** state_retention_rule attribute. Returns the phase of the restore signal for
the state retention registers of this rule.

**Related Information**

```
Related attribute: (isolation_rule) power_scope on page 1950
(level_shifter_rule) power_scope on page 1954
```
```
Affected by this command: read_power_intent
```
```
Affected by this command: read_power_intent
```

```
Advanced Low Power—State Retention Rule Attributes
```
January 2019 1978 Product Version 18.1

**save**

save { _pin_ | _port_ | _bus_ }

**Read-write** state_retention_rule attribute. Specifies the save signal for the state
retention registers of this rule.

**Related Information**

**save_phase**

save_phase _string_

**Read-only** state_retention_rule attribute. Returns the phase of the save signal for
the state retention registers of this rule.

**Related Information**

**secondary_domain**

secondary_domain _power_domain_

**Read-write** state_retention_rule attribute. Specifies the name of the power domain
that provides the continuous power when the state retention registers of this rule are in
retention mode.

**Related Information**

```
Affected by this command: read_power_intent
```
```
Affected by this command: read_power_intent
```
```
Affected by this command: read_power_intent
```

```
Advanced Low Power—State Retention Rule Attributes
```
January 2019 1979 Product Version 18.1


```
Advanced Low Power—State Retention Rule Attributes
```
January 2019 1980 Product Version 18.1


January 2019 1981 Product Version 18.1

# 17

## Joules

**List**
**_root Attributes_**

■ stim_phy_connection_timeout on page 1982


```
Joules—root Attributes
```
January 2019 1982 Product Version 18.1

**root Attributes**

**stim_phy_connection_timeout**

stim_phy_connection_timeout _integer_

_Default_ : 100

**Read-write** root attribute. Sets the connection timeout environment for reading a PHY
database from Palladium in Joules.


January 2019 1983 Product Version 18.1

# 18

## Customization

**List**
**_DFT Configuration Mode Attributes_**

■ user_defined on page 1984

**_Instance Attributes_**

■ user_defined on page 1986

**_Memory Libpin Alias Attributes_**

■ user_defined on page 1987

**_Message Group Attributes_**

■ is_user on page 1988

**_Net Attributes_**

■ user_defined on page 1989

**_Pgpin Attributes_**

■ user_defined on page 1990

**_Pin Attributes_**

■ user_defined on page 1991

**_Root Attributes_**

■ ui_respects_preserve on page 1992


```
Customization—DFT Configuration Mode Attributes
```
January 2019 1984 Product Version 18.1

**DFT Configuration Mode Attributes**

Contain information about the DFT configuration modes. These attributes are read-only
attributes, so you cannot set their values.

➤ To get a dft_configuration_mode attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft/ -dft_configuration_mode mode ]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/dft_configuration_modes

**user_defined**

user_defined _string_

**Read-only** dft_configuration_mode attribute. Returns the user-defined configuration
mode.

**Related Information**

Defining Scan Chain Configuration Modes in _Genus Design for Test Guide for Legacy UI._

```
Set by this command: define_dft dft_configuration_mode
Affects these commands: check_dft_rules
compress_scan_chains
concat_scan_chains
connect_scan_chains
define_dft abstract_segment
report_dft_chains
write_atpg
write_dft_abstract_model
write_et_atpg
write_scandef
Related attributes: (instance) user_defined on page 1986
(memory_libpin_alias) user_defined on page 1987
(net) user_defined on page 1989
```

```
Customization—DFT Configuration Mode Attributes
```
January 2019 1985 Product Version 18.1

```
(pgpin) user_defined on page 1990
(pin) user_defined on page 1991
```

```
Customization—Instance Attributes
```
January 2019 1986 Product Version 18.1

**Instance Attributes**

Contain information about a combinational, sequential, or hierarchical instance in the
specified design. Instance objects are found in the instances_comb, instances_seq,
and instances_hier directories.

➤ To set an instance attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/design -instance name ]
```
➤ To get an instance attribute value, type

```
get_attribute attribute_name [find /des*/ design -instance name ]
```
**user_defined**

user_defined _string_

**Read-write** instance attribute. Provided to make Tcl scripting easier. The specified string
can contain any provided value for the attribute.

**Related Information**

```
Related attributes: (dft_configuration_mode) user_defined on page 1984
(memory_libpin_alias) user_defined on page 1987
(net) user_defined on page 1989
(pgpin) user_defined on page 1990
(pin) user_defined on page 1991
```

```
Customization—Memory Libpin Alias Attributes
```
January 2019 1987 Product Version 18.1

**Memory Libpin Alias Attributes**

Contain information on how to alias unrecognized port names to the base port names in the
Liberty file or wrapper module. These attributes are normally set when the configuration view
file is read using the read_memory_view command.

These attributes are read-only attributes, so you cannot set their values.

➤ To get a memory_spare_column attribute value, type

```
get_attribute attribute_name \
[find /des*/ design/ dft/mbist -memory_libpin_alias port ]
```
**Note:** These attributes are located at

/designs/ _design_ /dft/mbist/configuration/ _memory_library_domain_ / _memory_libcell_ /
port_alias/ _port_

**user_defined**

user_defined {false| true}

**Read-only** memory_libpin_alias attribute. Indicates whether the port alias is user-
defined.

**Related Information**

```
Related attributes: (dft_configuration_mode) user_defined on page 1984
(instance) user_defined on page 1986
(net) user_defined on page 1989
(pgpin) user_defined on page 1990
(pin) user_defined on page 1991
```

```
Customization—Message Group Attributes
```
January 2019 1988 Product Version 18.1

**Message Group Attributes**

Indicate if a group of messages is created by the user.

**is_user**

is_user {true | false}

**Read-only** message_group attribute. Indicates if a message is user-defined or is a member
of an internal group (created by Genus). Messages created by the user have the value true
while internal group messages have the value false.

**Example**

To get the is_user attribute value for the DFT message group, type

legacy_genus:/> get_attribute is_user /messages/DFT
false


```
Customization—Net Attributes
```
January 2019 1989 Product Version 18.1

**Net Attributes**

Contain information about a net in the specified design. A net can be a top-level net or can
belong to a hierarchical instance.

➤ To set a net attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/design -net instance / net ]
```
➤ To get a net attribute value, type

```
get_attribute attribute_name [find /des*/ design -net instance / net ]
```
**Note:** You may need to specify several instances to uniquely identify the net.

**user_defined**

user_defined _string_

**Read-write** net attribute. Provided to make Tcl scripting easier. The specified string can
contain any provided value for the attribute.

**Related Information**

```
Related attributes: (dft_configuration_mode) user_defined on page 1984
(instance) user_defined on page 1986
(memory_libpin_alias) user_defined on page 1987
(pgpin) user_defined on page 1990
(pin) user_defined on page 1991
```

```
Customization—Pgpin Attributes
```
January 2019 1990 Product Version 18.1

**Pgpin Attributes**

Contain information about power and ground instance pins. Pgpin objects are stored in
pgpins_in and pgpins_out directories.

➤ To set a pgpin attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/ design -pgpin instance / pin ]
```
➤ To get a port attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -pgpin instance / pin ]
```
**user_defined**

user_defined _string_

**Read-write** pgpin attribute. Provided to make Tcl scripting easier. The specified string can
contain any provided value for the attribute.

**Related Information**

```
Related attributes: (dft_configuration_mode) user_defined on page 1984
(instance) user_defined on page 1986
(memory_libpin_alias) user_defined on page 1987
(net) user_defined on page 1989
(pin) user_defined on page 1991
```

```
Customization—Pin Attributes
```
January 2019 1991 Product Version 18.1

**Pin Attributes**

Contain information about the specified instance pin. A pin is a single bit connection point on
an instance. Pin objects are stored in pins_in and pins_out directories.

➤ To set a pin attribute, type

```
set_attribute attribute_name attribute_value \
[find /des*/design -pin instance/pin ]
```
➤ To get a pin attribute value, type

```
get_attribute attribute_name \
[find /des*/ design -pin instance /pin]
```
**Note:** You may need to specify more than one instance to serve as the search path that will
uniquely identify the relevant pin.

**user_defined**

user_defined _string_

**Read-write** pin attribute. Provided to make Tcl scripting easier. The specified string can
contain any provided value for the attribute.

**Related Information**

```
Related attributes: (dft_configuration_mode) user_defined on page 1984
(instance) user_defined on page 1986
(memory_libpin_alias) user_defined on page 1987
(net) user_defined on page 1989
(pgpin) user_defined on page 1990
```

```
Customization—Root Attributes
```
January 2019 1992 Product Version 18.1

**Root Attributes**

Contain information about all loaded designs. The root object is identified by a forward slash
(/).

➤ To set a root attribute, type

```
set_attribute attribute_name attribute_value /
```
➤ To get a root attribute value, type

```
get_attribute attribute_name /
```
**ui_respects_preserve**

ui_respects_preserve {true | false}

_Default_ : true

**Read-write** root attribute. Specifies whether netlist editing commands should fail if they
attempt to modify preserved logic. Set this attribute to false to allow netlist editing
commands to modify preserved instances.

**Related Information**

```
Affects these commands: edit_netlist
rm
```

January 2019 1993 Product Version 18.1

# A

## Applets

**List**
**_Root Attributes_**

■ applet_mode on page 1994

■ applet_replay on page 1995

■ applet_search_path on page 1995

■ applet_server on page 1996

■ applet_server_pass on page 1997

■ applet_server_user on page 1997


```
Applets—Root Attributes
```
January 2019 1994 Product Version 18.1

**Root Attributes**

Contain information about all loaded designs. The root object is identified by a forward slash
(/).

➤ To set a root attribute, type

```
set_attribute attribute_name attribute_value /
```
➤ To get a root attribute value, type

```
get_attribute attribute_name /
```
**applet_mode**

applet_mode {local | auto | remote}

_Default_ : local

**Read-write** root attribute. Specifies how the applet server must be accessed.

■ In remote mode, the applet server is accessed over the network and could be in a
remote location. In this case, you need a working network connection, and you must set
the applet_server_user and applet_server_pass attributes appropriately

■ In local mode, the applet server is on the same file system that the application is running.

■ In auto mode, the tool defaults to the local mode unless an applet server is available over
the network.

**Example**

The following command enables remote server mode:

legacy_genus:/> set_attr applet_mode remote /
Setting attribute of root ’/’: ’applet_mode’ = remote

**Related Information**

```
Affects these commands: applet avail
applet install
applet update
applet whatis
Related attributes: applet_server_pass on page 1997
applet_server_user on page 1997
```

```
Applets—Root Attributes
```
January 2019 1995 Product Version 18.1

**applet_replay**

applet_replay _string_

**Read-write** root attribute. Records the applets that were successfully loaded for
restoration purposes.

**applet_search_path**

applet_search_path _path_list_

_Default_ : _user_home_ /.localApps/genus/ _major_version_
/ _install_path_ /tools. _platform_ /lib/cdn/applets

**Read-write** root attribute. Specifies one or more directories in the file system from where
applets will be loaded and installation information be reported.

By default, applet commands check for a valid applet directory to load applets from in the
following order:

**1.** _user_home_ /.localApps/rc/
**2.** _installation_path_ /tools. _platform_ /lib/applets

If no valid applet directories are found, no applets can be loaded. Even though no applets will
be available for loading, server information will continue to be available.

**Example**

The following example reports the current paths and then sets it to a user-specified value.

legacy_genus:/> get_attr applet_search_path /
/home/joe/.localApps/genus/18.1 /cdns/.../GENUS17.10/tools.lnx86/lib/cdn/applets
genus@root:> set_db applet_search_path /my/local/applets
Setting attribute of root ’/’: ’applet_search_path’ = /my/local/applets


```
Applets—Root Attributes
```
January 2019 1996 Product Version 18.1

**applet_server**

applet_server {auto | _server_path_ }

_Default_ : auto

**Read-write** root attribute. Specifies the location of the applet server whether on the
network or on the file system.

■ auto causes Genus to look for an applet server in the default location based on the value
of the applet_mode attribute. If applet_mode is set to auto and no server is detected
over the network, the system defaults to local or over the file system and looks for the
applet server in the Genus installation.

■ You can specify an explicit server path.

```
❑ For a local server, the syntax is the directory path of the server root.
```
```
❑ For a remote server, the syntax is server_name / directory
```
**Examples**

■ The following example shows how to set an alternate location available on the file
system.
legacy_genus:/> set_attr applet_mode local /
Setting attribute of root ’/’: ’applet_mode’ = local
legacy_genus:/> set_attr applet_server /my/local/applets /
Setting attribute of root ’/’: ’applet_server’ = my/local/applets

■ The following example shows how to set an alternate location available over the network.

```
genus@root:> set_db applet_mode remote
Setting attribute of root ’/’: ’applet_mode’ = remote
genus@root:> set_db applet_server cadence.com/apps/genus /
Setting attribute of root ’/’: ’applet_server’ = cadence.com/apps/genus
```

```
Applets—Root Attributes
```
January 2019 1997 Product Version 18.1

**applet_server_pass**

applet_server_pass _user_password_

**Read-write** root attribute. User password when applet server is in remote mode.

In remote mode you connect to the server through the network using FTP, which requires a
user name and password. This attribute stores the password.

**Example**

legacy_genus:/> set_attr applet_server_pass VerySafe /
Setting attribute of root ’/’: ’applet_server_pass’ = VerySafe

**applet_server_user**

applet_server_user _user_name_

_Default_ : anonymous

**Read-write** root attribute. User name when applet server is in remote mode.

In remote mode you connect to the server through the network using FTP, which requires a
user name and password. This attribute stores the user name.

**Examples**

legacy_genus:/> set_attr applet_mode JohnDoe /
Setting attribute of root ’/’: ’applet_server_user’ = JohnDoe


```
Applets—Root Attributes
```
January 2019 1998 Product Version 18.1


January 2019 1999 Product Version 18.1

## Index

**A**

abstract scan segment
active clock edge
head 1773
tail 1746, 1780, 1798
clock object
head 1739, 1772
tail 1737, 1771
clock object, active edge
head 1773
tail 1738, 1739, 1772
clock port
head 1735, 1765
tail 1746, 1779
clock port, active edge
head 1735, 1766
DFT violation type 1773
shift enable, active value 1734, 1751,
1765
shift-enable port 1740, 1745, 1774,
1779
activity profiling
setting scope 1859
adder
library cell defined as 312
area
base cell 289
cell area of design, reporting 1325
cell area of instance, reporting 1357
cell area of subdesign, reporting 1482
library cell 303
net area of design, reporting 1330,
1484
total area of design, reporting 1476
arrival time
uncertainty of clock capturing edge
early-mode timing analysis
clock 847, 848, 865, 901, 902,
934 , 970, 979
pin 866, 935
late-mode timing analysis
clock 974
pin 857, 858, 881, 913, 951
port 911
arrival time, checking if derived 1403, 1441

```
asynchronous clear pin
active phase 346, 379
path to libpin 304
asynchronous preset pin
active phase 346, 379
path to libpin 304
asynchronous reset pin
force implementation 1069
pin defined on CG cell 355, 388
asynchronous set pin
force implementation 1069
attributes (liberty)
MSV
input_signal_level 372, 402
level_shifter_enable_pin 341, 359,
362
output_signal_level 372, 402
attributes, alphabetical list of 107
```
**B**

```
base cell
defined in library as
blackbox 292, 312
buffer 292
base_cell
area of library cell 289
bit-blasting
constants 491, 495
mapped ports 493
naming style for ports 428
blackbox
base cell defined as 292, 312
checking if instance is 1367
library cell defined as 299, 320, 336
making DFT-controllable 1596
body segment, name 1757
buffer
base cell defined as 292
checking if instance is 1356
library cell defined as 312
```

January 2019 2000 Product Version 18.1

**C**

capacitance
net, reporting
pin 1424
port 1458
subport 1493
nets, maximum
design 364, 365, 395, 396, 825
port 939
of pin in library 347, 380
per fanout in wire-load model 416
pin, reporting 1406
port, reporting 1444
scaling factor 278
subport, reporting 1492
cell
area in design, reporting 1325
area of library cell 303
defined in library as
adder 312
always-on cell 312
buffer 312
combinational 292, 308, 313
flip-flop 293, 313
inverter 294, 315
latch 295, 315, 321
level shifter 294, 295, 315, 316
master-slave flop 296, 316, 325
master-slave LSSD flop 296, 316,
325
pad 317, 329
power switch 298, 319
sequential 299, 319, 333
SRPG cell 330
timing model 299, 320, 336
tristate 300, 320, 337
function 351, 385
integrated CG cell functionality 290,
291 , 308
internal power, overwriting 311
leakage power, overwriting 321
Liberty attributes 323, 330
path to cell with higher drive 353, 386
path to cell with lower drive 363, 395
use during mapping
tool-controlled 320, 337
user-controlled 304
CGIC cell
_See_ integrated clock-gating cell

```
clock
inverted sources 980
propagated information,
reporting 1407, 1409, 1445,
1447
sources 986
value of option
divide_fall in define_clock 1299
divide_period in define_clock 1299
divide_rise in define_clock 1299
fall in define_clock 1302
period option in define_clock 1304
rise in define_clock 1305
clock delay
network delay
early-mode timing analysis
clock 971
pin 849, 851, 873, 905, 943
port 903
late-mode timing analysis
clock 972
pin 853, 855, 875, 909, 945
port 907
source delay
early-mode timing analysis
clock 975
pin 859, 860, 882, 916, 953
port 914
late-mode timing analysis
clock 889, 890, 891, 892, 961,
962 , 963, 964, 977, 992,
993 , 994, 995
pin 862, 864, 884, 920, 955
port 918
clock edge, abstract segment
head 1735, 1766
tail 1746, 1780
clock gating
enabling 1821
preventing on
design 1838
instance 1853
subdesign 1891
clock nets, prefix for gated 1818
clock object edge, abstract segment
head 1739, 1773
tail 1738, 1772
clock object, abstract segment
head 1739, 1772
tail 1737, 1771
clock pin
```

January 2019 2001 Product Version 18.1

active phase 350, 383
clock-gating cell 354, 387
path to libpin 307, 308
clock port, abstract segment
head 1735, 1765
tail 1746, 1779
clock-gating (CG) logic
functionality 290, 291, 308
library cell to use 1835, 1852, 1856,
1890
maximum fanout 1839, 1892
minimum fanout 1839, 1893
prefix for modules, nets, ports 1818
user-defined module, specifying 1840,
1893
clock-gating cell
asynchronous reset pin 355, 388
clock pin 354, 387
enable pin 349, 355, 382, 387
observable pin 355, 387
output pin 355, 387
combinational cell
library cell defined as 292, 308, 313
number of cells in library 286
commands
log file, specifying 430, 431
constants
output, controlling bit-blasting 491
propagation through sequential
cells 776, 777
constraint
dynamic power 1847
leakage power 1849
control logic
naming, controlling 1550
cost group
slack, reporting 1313
weight 996
worst slacks of all endpoints 1315
CSA transformation, controlling
design 1182
root 1057
subdesign 1257

**D**

design
cell area, reporting 1325
clock gating, preventing 1838
CSA transformation, controlling 1182

```
internal power, reporting 1845
leakage power, reporting 1845
mapping to scan flops, preventing 1566
optimization, controlling 1186
slack, reporting 1335
switching power, reporting 1846
worst slacks of all endpoints 1337
design rule constraints
controlling use of
defined on external driver 937
defined on technology library 814
maximum capacitance
design 364, 365, 395, 396, 825
port 939
maximum fanout
design 364, 365, 396, 397, 826
port 940
maximum transition
design 827
port 941
timing constraints, priority 778, 779,
780 , 782
DFT clock domain, See test clock domain
DFT clock domains, See test-clock domains
DFT rule violation type, of abstract scan
segment 1773
DFT rule violation type, of flip-flop 1591
drive strength
path to cell with higher drive 353, 386
path to cell with lower drive 363, 395
dynamic power
design constraint 1847
```
**E**

```
enable pin, defined on
clock-gating cell 349, 355, 382, 387
latch 361, 362, 393, 394
exception
command used to create,
returning 1340
cost group of path group 1339
created for MAX delay analysis 998
delay constraint
path adjust 1339
path delay 1339
endpoints, list of 1344
multi-cycle
capture clock shift value 1343
launch clock shift value 1343
```

January 2019 2002 Product Version 18.1

paths applied to 1342
points to traverse, list of 1343
priority
tool-defined 1342
user-defined 998
start points, list of 1341
external delay
fall delay 1345
input or output delay, checking 1347
list of pins and ports, applying to 1347
reference clock 1345
reference clock edge, checking 1345
external driver
fall transition time of input pin of 929
resistance for rise and fall
transition 930
external resistance time
transition
port 930

**F**

fanout
maximum for all nets
design 364, 365, 396, 397, 826
port 940
maximum, for clock-gating logic 1839,
1892
minimum, for clock-gating logic 1839,
1893
number of, outside design 932
of a libcell input pin 351, 384
feedthrough pins
controlling optimization 1047
files
command file, specifying 430, 431
hdl, search path 459
script files, search path 472
flip-flop
checking if instance is 1358
DFT violation type 1591
library cell defined as 293, 313
moving, controlling for
optimization 1191
scannable status 1589
flip-flops
constant 0 propagation, allowing 1153
constant 1 propagation, allowing 1153,
1201 , 1202
mapping to scan

```
controlling 1571
preventing
on design 1566
on instance 1584
on subdesign 1608
naming style if part of array 442, 443,
449 , 1096, 1097, 1099, 1100,
1101 , 1102, 1104, 1106, 1109,
1110 , 1111, 1112, 1113, 1114,
1120 , 1122, 1123, 1127, 1217,
1218
preventing use of Qbar output 1056,
1192
stable states, implementing feedback
path 1084, 1213
```
**H**

```
hard region, marking
instance 836
subdesign 969
hdl language, default version 441
head segment, name 1759
```
**I**

```
input delay 1345
checking if external delay is 1347
list of pins and ports, applying to 1347
reference clock 1345
reference clock edge, checking 1345
input pin
internal fanout 351, 384
pin defined in library as 353
timing arcs 351, 367, 385, 405
input pragmas
equivalent for
asynch_set_reset 1068
asynchro_reset 461
asynchro_reset_blk, in specified
block 460
case_logic cover 461
case_logic no_priority 462
synchro_reset 465
non synthesizable constructs
indication of beginning of 473
indication of end of 474
instance
cell area, reporting 1357
```

January 2019 2003 Product Version 18.1

checking if
black-box 1367
buffer 1356, 1357
flip-flop 1358
hierarchical 1359
inverter 1359
isolation cell 1360, 1361
latch 1361
sequential 1364
tristate 1367
unresolved 1207
clock gating, preventing 1853
hard region, marking as 836
internal power, reporting 1860
leakage power, reporting 1860
making DFT-controllable 1596
optimization, controlling 1194, 1204
primitive function, reporting 1363
slack, reporting 1364
subdesign name, reporting 1365
instances
customizing names of generated
instances 465
optimization, preventing 331
unloaded
deletion, controlling 1054, 1255
integrated clock-gating (CG) cell
library cell to use 1835, 1852, 1856,
1890
library cell, functionality 290, 291, 308
selecting
with glitch control 1840
with observability logic 1829
with reset logic 1830, 1851, 1887
with test control logic 1836
internal power
of design, reporting 1845
of instance, reporting 1860
of libcell, overwriting 311
inverter
checking if instance is 1359
library cell defined as 294, 315

**L**

latch
borrowed time, specifying
design 816
instance 836
checking if instance is 1361

```
library cell defined as 295, 315, 321
pin mapping, controlling 1069
stable states, implementing feedback
path 1095, 1216
latch enable pin
active phase 362, 394
path to libpin 321
leakage power
cell 321
design constraint 1849
of design, reporting 1845
of instance, reporting 1860
scaling factor 280
libraries
appending 469, 1919
for technology mapping,
specifying 469, 1918
search path 154
library
Liberty attributes 281
version 287
lockup elements, controlling type
at end of scan chain 1764
between scan segments 1568
log file, specifying 430, 431
logic, removing of unused logic 1243
loop breaker
preventing addition 832
loop, unfolding
determining number of iterations 442
```
**M**

```
mapping
libraries used for 469, 1918
to scan
controlling 1571
preventing
for an instance 1584
for design 1566
for flip-flop 1583
for subdesign 1608
unmapping and remapping,
controlling 1558
use of cell during mapping
tool-controlled 320, 337
user-controlled 304
master-slave flop
library cell defined as 296, 316, 325
master-slave LSSD flop
```

January 2019 2004 Product Version 18.1

library cell defined as 296, 316, 325
mbist clock
period 1707
source of test clock waveform 1707
memory, consumption 156
message, indicating if user-defined 1988
messages
detailed explanation 188
explanation 191
identification number 188
number of occurrence 188
printing
actual number printed 189, 190
controlling when to print 189
limiting number printed 189, 190
severity 190
verbosity, controlling 153
modules, naming
generated modules 1066
parameterized modules 1097
multiplexers
control generation of 1096

**N**

net
area in design, reporting 1330, 1484
capacitance, reporting
pin 1424
port 1458
subport 1493
drivers, number of 1352, 1373
ideal, checking 1389, 1431, 1488
loads, number of 1352, 1373
pgpin connected to, reporting 1382,
1383
pin connected to, reporting 1405
pin driving, reporting 1350, 1369
pins loading, reporting 1352, 1372
power, _See also_ switching power
probability
computing 1872
source of value 1875, 1884, 1899
specifying 1871, 1878
resistance, reporting
pin 1424
port 1459
subport 1493
supply0 driven, reporting 1370
supply1 driven, reporting 1371

```
toggle rate
computing 1873
source of value 1876, 1886, 1900
specifying 1872
```
**O**

```
observability logic
selecting CGIC cell with 1829
observable pin, defined on CG cell 355,
387
operating conditions
Liberty attributes 413
loading and reporting 1464, 1917
use for timing 787, 1920
optimization
boundary, controlling 1248
constant 0 propagation,
controlling 1153
constant 1 propagation,
controlling 1153, 1201, 1202
design, controlling 1186
instance, controlling 1194, 1204
preventing on instances of libcell 331
subdesign, controlling 1264
timing slack, of non-critical paths 1170
output delay 1345
checking if external delay is 1347
list of pins and ports, applying to 1347
reference clock 1345
reference clock edge, checking 1345
output pin
function of input pins 351, 385
pin defined as 367
pin defined on clock-gating cell 355,
387
timing arcs 375
output, controlling verbosity 153
```
**P**

```
pg_hnet
pgpin connected to, reporting 1383
pin connected to, reporting 1405, 1444
subport connected to, reporting 1491
pg_net
pgpin connected to, reporting 1383
pin connected to, reporting 1406, 1444
subport connected to, reporting 1491
```

January 2019 2005 Product Version 18.1

pg_pin
pg_hnet connected to, reporting 1383
pg_net connected to, reporting 1383
pgpin
net connected to, reporting 1382, 1383
phase inversion
enabling 1133
Physical Library
Importing 468, 587
pin
arrival time, checking if derived 1403,
1441
capacitive load 349, 382
connected delay, reporting 1393
defined in library as
clock pin
on clock-gating cell 354, 387
enable pin
on clock-gating cell 349, 355,
382 , 387
input pin 353
IQ pin 358, 390
IQN pin 358, 390
observable pin 355, 387
output pin 367
pad 367
tristate pin 375, 405
direction 339, 350, 383, 1379, 1396
endpoint of timing path 1396
ideal driver, marking as 867
Liberty attributes 352, 357, 363, 389,
394
library pin of mapped instance pin 1403
logic value, forcing for timing
analysis 893
net capacitance, reporting 1424
net connected to, reporting 1405
net resistance, reporting 1424
output pin, defined on clock-gating
cell 355, 387
output value, checking if
computed 1416, 1418
pg_hnet connected to, reporting 1405,
1444
pg_net connected to, reporting 1406,
1444
phase of
asynchronous clear 346, 379
asynchronous preset 346, 379
clock 350, 383
latch enable 362, 394

```
scan data input 372, 402
scan enable 371, 402
synchronous clear 374, 403
synchronous enable 374, 404
synchronous preset 374, 404
probability
computing 1863
source of value 1868
specifying 1862
propagated clock information,
reporting 1407
required time, checking if derived 1389,
1431
slack, reporting 1412
startpoint of timing path 1415
timing arcs to pin, reporting 1416
toggle rate
computing 1864
source of value 1869
specifying 1863
wire-load model, reporting 1425
pin bus, paths to pins (bits) 1426
pins, implementing asynchronous set and
reset 1069
port
bus name, returning 1429
capacitance, reporting 1444
connect delay, reporting 1433
direction 1435
endpoint of timing path 1436
external capacitance 930
external delay 1397, 1437
external resistance time
transition 930
external wire capacitance 931
external wire resistance 931
fanouts outside design 932
ideal driver, identifying as 936
input driven by
in case of fall transition 926
in case of rise transition 927
logic value, forcing for timing
analysis 965
net capacitance, reporting 1458
net connected to, reporting 1443
net resistance, reporting 1459
number of parallel driving pins 930
output value, checking if
computed 1452
probability
computing 1879
```

January 2019 2006 Product Version 18.1

specifying 1878
rise and fall delay, reporting 1445
slack, reporting 1449
slew time
transition 933
startpoint of timing path 1452
toggle rate
computing 1880
specifying 1878
wire-load model 932
port bus
direction, reporting 1460
order of ports, reporting 1461
path to ports (bits), reporting 1460
ports
complex, representation in netlist 1085,
1213
controlling bit-blasting of mapped 493
power
_See also_ internal power, leakage power,
and switching power
unit for reporting 1824
power gating pin
active phase 369, 400
preserved logic
netlist editing, controlling 1992
preserving
drivers of unresolved instance 1207
instances of libcell from
optimization 331
mapped instances in subdesign 1181,
1256
order of elements in scan
segment 1587, 1747, 1781
pre-existing mapped instances 1054,
1255
type of mapped flip-flops 1572
unloaded instances 1054, 1255
preset flop needed, only reset
available 1133
probability
computing value 1872
pin 1863
port 1879
subport 1896
default value
for nets in design 1819, 1843
for nets in hierarchical
instance 1858
definition 1819, 1843, 1862
source of value 1868, 1875, 1884, 1899

```
specifying user value 1871
pin 1862
port 1878
subport 1895
process, operating condition in library 414,
1019
program
name 164
short name 164
version 164
wordsize 162
```
**R**

```
RC component, implementation (speed)
choosing 258
reporting 257
recursive instantiations
setting number of elaborations 1097
registers
optimizing X state 1158
unused, preserving 1106, 1218
required time, checking if derived 1389,
1431
reset flop needed, only preset
available 1133
reset latch, force mapping to 1069
resistance
of constant net 1311
resistance of net, reporting
pin 1424
port 1459
subport 1493
RTL speculation, controlling
root 1059, 1184, 1259
```
**S**

```
scaling factor
capacitance 278
leakage power 280
timing 286
scan chain
tool-created
control test signal for mux 1732
elements, number of 1729
elements, path to 1726
scan-data input 1730
scan-data input, shared 1731
```

January 2019 2007 Product Version 18.1

scan-data output 1730
scan-data output, shared 1732
shift-enable port 1732
terminal lockup element 1733
test clock domain associated with
edge 1725
name 1725, 1740
user-specified
body segment name 1757
completely 1757
control test signal for mux 1763
head segment name 1759
maximum length 1759
scan-data input 1761
scan-data input, shared 1762
scan-data output 1761
scan-data output, shared 1763
shift-enable port 1763
tail segment name 1764
terminal lockup element, type 1764
test clock domain associated with
edge 1759
name 1759
scan chain inversion, preventing 1573
scan chains (all)
lockup elements, controlling type 1568
maximum length of, specifying 1569
minimum number of, specifying 1570
mixing edges of same clock on 1570
scan clock pins, controlling
connection 1565
scan data input pin
active phase 372, 402
path to libpin 332
scan data output pin
path to libpin 332
scan enable pin
active phase 371, 402
path to libpin 332
scan flip-flops
mixing edges of same clock on
chain 1570
output connection, controlling 1573
scan segment
tool-created
elements
number of 1742
path to 1740
scan data input 1743
scan data output 1744
shift enable

```
confirming if connected 1736
port 1745
type 1747
user-specified
elements
number of 1776
path to 1774
scan data input 1778
scan data output 1778
shift enable
confirming if connected 1767
type 1781
scan style, controlling 1552
scan-data input
connection, controlling 1564
name, controlling 1550
of tool-created scan chain 1730
of tool-created scan segment 1743
of user-specified scan chain 1761
of user-specified scan segment 1778
shared, of tool-created chain 1731
shared, of user-specified chain 1762
scan-data output
name, controlling 1550
of tool-created scan chain 1730
of tool-created scan segment 1744
of user-specified scan chain 1761
of user-specified scan segment 1778
shared, of tool-created chain 1732
shared, of user-specified chain 1763
script
begin, keyword 471
end, keyword 471
search path
hdl files 459
implicit finds 470
script files 472
technology libraries 154
sequential cell
checking if instance is 1364
integrated clock cell functionality 290,
291 , 308
library cell defined as 299, 319, 333
number of cells in library 287
sequential instances
deletion, controlling
design 1054
subdesign 1181, 1256
logic constant propagation,
controlling 777
set and reset signals, preserving 1071
```

January 2019 2008 Product Version 18.1

set latch, force mapping to 1069
shift-enable pins, controlling
connection 1565
shift-enable port
active value
tool-created segment 1734
user-specified segment 1765
associated with
tool-created chain 1732
tool-created segment 1745
user-specified abstract
segment 1779
user-specified chain 1763
confirming if connected
tool-created scan segment 1724,
1736
user-specified scan segment 1767
name, controlling 1550
slack
cost group, reporting 1313
design, reporting 1335
instance, reporting 1364
non-critical paths, optimization 1170
pin, reporting 1412
port, reporting 1449
worst slacks of all endpoints
cost group 1315
design 1337
slew rate
controlling
design 827
port 941
controllng
library pin 365, 396
slew time
transition
port 933
SRPG cell
library cell defined as 330
state retention registers
cells for mapping 1976
restore signal 1977
save signal 1978
secondary domain 1978
subdesign
boundary optimization 1248
cell area, reporting 1482
checking if user module 1483
clock gating, preventing 1891
CSA transformation, controlling 1257
hard region, marking as 969

```
implementation, choosing 258
instance of, reporting 1365
mapping to scan flop, preventing 1608
optimization, controlling 1264
speed implementation, reporting 257
subport
bus name, returning 1486
capacitance, reporting 1492
direction 1488
net capacitance, reporting 1493
net connected to, reporting 1490
net resistance, reporting 1493
pg_net connected to, reporting 1491
probability
computing 1896
specifying 1895
toggle rate
computing 1897
specifying 1896
subport bus
direction 1426, 1494
order of subports 1495
path to subports (bits) 1494
switching activities, controlling
simulation 1822
switching power, reporting
of all nets in design 1846
of net 1874
connected to pin 1867
connected to port 1883
connected to subport 1898
of output nets of instance 1861
synchronous clear pin
active phase 374, 403
path to libpin 334
synchronous enable pin
active phase 374, 404
path to libpin 335
synchronous preset pin
active phase 374, 404
path to libpin 335
```
**T**

```
tail segment, name 1764
TAP signal
type, identifying 1670
temperature, operating condition in
library 414
test clock
```

January 2019 2009 Product Version 18.1

associated with flip-flop
active edge 1590, 1591
name 1590
controllability in test mode,
specifying 1788
fall value 1792, 1802
mixing edges of same clock 1570
period 1793, 1805
rise value 1793, 1807
source of creation 1794
source of test clock waveform 1794
test clock domain
edge
tool-created chain 1725
user-specified chain 1759
name
tool-created chain 1725
user-specified chain 1759
test clocks
assigned by DFT 1538
internal, identified by DFT 1536
test control logic
location in CGIC cell 1836
test signal
active value, specifying 1796
associated port 1805
connecting test pins of CGIC
cells 1841, 1857, 1894
designating as default shift-
enable 1798
marking as ideal 1803
source of creation 1808
type, identifying 1808
test-clock domains
assigned by DFT 1538
timing analysis
constant value, forcing on pin 893
static, disabling timing arcs 832
timing arc
Liberty attributes 409
originating pin 409, 411
type 411
timing arcs
disabled, reporting 1365
disabling on instance 832
disabling on the library cell
tool-controlled 410
from input pin 351, 367, 385, 405
to output pin 375
to pin, reporting 1416
timing case analysis 776, 777

```
timing constraints
design rule constraints, priority 778,
779 , 780, 782
timing model
library cell defined as 299, 320, 336
timing model, number of models in
library 287
timing, scaling factor 286
toggle rate
computing value 1873
pin 1864
port 1880
subport 1897
default value
for nets in design 1820, 1844
for nets in hierarchical
instance 1859
source of net value 1869, 1876, 1886,
1900
specifying user value 1872
pin 1863
port 1878
subport 1896
unit 1825
transformations
phase inversion 1133
pin phase mapping 1139, 1199, 1262
transition
maximum for all nets
design 827
port 941
tristate cell
checking if instance is 1367
library cell defined as 300, 320, 337
tristate pin, defined in library as 375, 405
```
**U**

```
units
power 1824
toggle rate 1825
```
**V**

```
verbosity, messages 153
version
library 287
program 164
VHDL
```

January 2019 2010 Product Version 18.1

enforcing lrm compliance 453
specifying arithmetic library 453
specifying case 453
specifying preferred architecture 454
specifying read version 455
voltage, operating condition in library 415

**W**

wire delay, estimation method used in
library 414
wire-load mode, selecting 801
wire-load model
current model for design 1338
current model for subdesign 1485
fanout capacitance, specifying 416
Liberty attributes 417
library default
returning or specifying 279
pin, reporting 1425
port 932
selection, controlling
design 812
subdesign 968
wire-load selection table, controlling
use 802, 1921
wordsize, program 162


