<!DOCTYPE html>
<html lang="en">
  
  <head>
  <meta charset="UTF-8">
  <title>Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems</title>
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <meta name="theme-color" content="#157878">
  <!--<link rel="stylesheet" href="/css/normalize.css">-->
  <link rel="stylesheet" href="css/normalize.css">
  <link href='https://fonts.googleapis.com/css?family=Open+Sans:400,700' rel='stylesheet' type='text/css'>
  <link rel="stylesheet" type="text/css" href="https://maxcdn.bootstrapcdn.com/font-awesome/4.7.0/css/font-awesome.min.css">
  <link rel="stylesheet" href="css/cayman.css">
</head>


  <body>
    <section class="page-header">
  
  
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
      <a class="btn" href="Welcome.html">Welcome</a>
    
  
    
    
      <a class="btn" href="Schedule.html">Schedule</a>
    
  
    
    
      <a class="btn" href="Proceedings.html">Proceedings</a>
    
  
    
    
      <a class="btn" href="ProgrammeCommittee.html">Programme Committee</a>
    
  
    
    
      <a class="btn" href="Submit.html">Submit Paper</a>
    
  

  <div class="site-title">
    <div class="site-logo"><img class="sclogo" src="assets/images/sclogo.png"></img></div>
    <div class="site-intro"><h2 class="project-introline">14th IEEE International Workshop on</h2></div>
    <div class="site-headline"><h1 class="project-name">Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems</h1></div>
    <div class="site-subline"><h2 class="project-tagline">held in conjunction with SC23&#58; The International Conference for High Performance Computing, Networking, Storage and Analysis</h2></div>
    <!--<div class="site-coop"><h3 class="project-coop">In cooperation with <img class="tchpc-logo" src="assets/images/tchpc_logo.png"></img></h3></div>-->
  </div>

</section>


    <section class="main-content">
      
      <p><strong>12:10 - 12:30</strong><br />
<strong>Hardware Specialization: Estimating Monte Carlo Cross-Section Lookup Kernel Performance and Area</strong></p>

<p>Kazutomo Yoshii, John R. Tramm, Bryce Allen, Andrew Siegel, Pete Beckman<br />
<em>Argonne National Laboratory Lemont, IL, USA</em></p>

<p>Tomohiro Ueno, Kentaro Sano<br />
<em>RIKEN Center for Computational Science, Kobe, Hyougo, Japan</em></p>

<p><em>Hardware specialization is one of the promising directions in the post-Moore era. It is imperative to understand how hardware specialization paradigms can benefit HPC. An essential question revolves around estimating the theoretical performance of an optimally specialized architecture without requiring extensive hardware development expertise and efforts. Focusing on the Monte Carlo cross-section lookup kernel, known for its notably low resource utilization, we develop a workflow to simulate a specialized architecture‚Äôs timing and estimate resource usage to answer these questions, leveraging open-source hardware tools. We implement building blocks of the kernel pipeline in the Chisel construction language and generate Verilog codes for resource estimation. Our late-breaking results show that the kernel latency is 46 cycles per lookup while the optimized CPU code takes 680 cycles, and a potential 15k pipeline copies within a 698ùëöùëö2 die, reflective of the Intel Xeon Platinum 8180 dimensions.</em></p>


      <footer class="site-footer">
  <span class="site-footer-owner">The <a href="">PMBS23</a> site is maintained by <a href="https://cs.york.ac.uk/~saw">Steven Wright</a>.</span>
</footer>


    </section>

  </body>
</html>
