Send the name of the first RTL that you designed in Verilog with the help of reporting Macro. Do not override the default verbosity. Expected Output : "First RTL : Your_System_Name"
