#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b85320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b92b00 .scope module, "tb" "tb" 3 27;
 .timescale -12 -12;
L_0x1b906e0 .functor NOT 1, L_0x1bc3550, C4<0>, C4<0>, C4<0>;
L_0x1bc32b0 .functor XOR 1, L_0x1bc3170, L_0x1bc3210, C4<0>, C4<0>;
L_0x1bc3440 .functor XOR 1, L_0x1bc32b0, L_0x1bc3370, C4<0>, C4<0>;
v0x1bc1280_0 .net *"_ivl_10", 0 0, L_0x1bc3370;  1 drivers
v0x1bc1380_0 .net *"_ivl_12", 0 0, L_0x1bc3440;  1 drivers
v0x1bc1460_0 .net *"_ivl_2", 0 0, L_0x1bc30d0;  1 drivers
v0x1bc1520_0 .net *"_ivl_4", 0 0, L_0x1bc3170;  1 drivers
v0x1bc1600_0 .net *"_ivl_6", 0 0, L_0x1bc3210;  1 drivers
v0x1bc1730_0 .net *"_ivl_8", 0 0, L_0x1bc32b0;  1 drivers
v0x1bc1810_0 .var "clk", 0 0;
v0x1bc18b0_0 .net "in", 7 0, v0x1bbfaa0_0;  1 drivers
v0x1bc1950_0 .net "parity_dut", 0 0, L_0x1bc2f70;  1 drivers
v0x1bc19f0_0 .net "parity_ref", 0 0, L_0x1bc1dc0;  1 drivers
v0x1bc1a90_0 .var/2u "stats1", 159 0;
v0x1bc1b30_0 .var/2u "strobe", 0 0;
v0x1bc1bf0_0 .net "tb_match", 0 0, L_0x1bc3550;  1 drivers
v0x1bc1cb0_0 .net "tb_mismatch", 0 0, L_0x1b906e0;  1 drivers
L_0x1bc30d0 .concat [ 1 0 0 0], L_0x1bc1dc0;
L_0x1bc3170 .concat [ 1 0 0 0], L_0x1bc1dc0;
L_0x1bc3210 .concat [ 1 0 0 0], L_0x1bc2f70;
L_0x1bc3370 .concat [ 1 0 0 0], L_0x1bc1dc0;
L_0x1bc3550 .cmp/eeq 1, L_0x1bc30d0, L_0x1bc3440;
S_0x1b98590 .scope module, "good1" "reference_module" 3 66, 3 4 0, S_0x1b92b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
v0x1b90950_0 .net "in", 7 0, v0x1bbfaa0_0;  alias, 1 drivers
v0x1b909f0_0 .net "parity", 0 0, L_0x1bc1dc0;  alias, 1 drivers
L_0x1bc1dc0 .reduce/xor v0x1bbfaa0_0;
S_0x1bbf750 .scope module, "stim1" "stimulus_gen" 3 62, 3 14 0, S_0x1b92b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
v0x1bbf9c0_0 .net "clk", 0 0, v0x1bc1810_0;  1 drivers
v0x1bbfaa0_0 .var "in", 7 0;
E_0x1b982d0/0 .event negedge, v0x1bbf9c0_0;
E_0x1b982d0/1 .event posedge, v0x1bbf9c0_0;
E_0x1b982d0 .event/or E_0x1b982d0/0, E_0x1b982d0/1;
S_0x1bbfba0 .scope module, "top_module1" "top_module" 3 70, 4 1 0, S_0x1b92b00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
L_0x1b9a530 .functor XOR 1, L_0x1bc20d0, L_0x1bc21c0, C4<0>, C4<0>;
L_0x1b90750 .functor XOR 1, L_0x1b9a530, L_0x1bc2360, C4<0>, C4<0>;
L_0x1bc25c0 .functor XOR 1, L_0x1b90750, L_0x1bc24e0, C4<0>, C4<0>;
L_0x1bc2770 .functor XOR 1, L_0x1bc25c0, L_0x1bc26d0, C4<0>, C4<0>;
L_0x1bc29a0 .functor XOR 1, L_0x1bc2770, L_0x1bc28b0, C4<0>, C4<0>;
L_0x1bc2c60 .functor XOR 1, L_0x1bc29a0, L_0x1bc2ab0, C4<0>, C4<0>;
L_0x1bc2eb0 .functor XOR 1, L_0x1bc2c60, L_0x1bc2db0, C4<0>, C4<0>;
L_0x1bc2f70 .functor XOR 1, L_0x1bc2eb0, v0x1bc0e80_0, C4<0>, C4<0>;
v0x1bbfdf0_0 .net *"_ivl_1", 0 0, L_0x1bc1ef0;  1 drivers
v0x1bbfed0_0 .net *"_ivl_10", 0 0, L_0x1b9a530;  1 drivers
v0x1bbffb0_0 .net *"_ivl_13", 0 0, L_0x1bc2360;  1 drivers
v0x1bc0070_0 .net *"_ivl_14", 0 0, L_0x1b90750;  1 drivers
v0x1bc0150_0 .net *"_ivl_17", 0 0, L_0x1bc24e0;  1 drivers
v0x1bc0280_0 .net *"_ivl_18", 0 0, L_0x1bc25c0;  1 drivers
v0x1bc0360_0 .net *"_ivl_21", 0 0, L_0x1bc26d0;  1 drivers
v0x1bc0440_0 .net *"_ivl_22", 0 0, L_0x1bc2770;  1 drivers
v0x1bc0520_0 .net *"_ivl_25", 0 0, L_0x1bc28b0;  1 drivers
v0x1bc0600_0 .net *"_ivl_26", 0 0, L_0x1bc29a0;  1 drivers
v0x1bc06e0_0 .net *"_ivl_29", 0 0, L_0x1bc2ab0;  1 drivers
v0x1bc07c0_0 .net *"_ivl_30", 0 0, L_0x1bc2c60;  1 drivers
v0x1bc08a0_0 .net *"_ivl_33", 0 0, L_0x1bc2db0;  1 drivers
v0x1bc0980_0 .net *"_ivl_34", 0 0, L_0x1bc2eb0;  1 drivers
L_0x7fe869ccf018 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x1bc0a60_0 .net *"_ivl_5", 6 0, L_0x7fe869ccf018;  1 drivers
v0x1bc0b40_0 .net *"_ivl_7", 0 0, L_0x1bc20d0;  1 drivers
v0x1bc0c20_0 .net *"_ivl_9", 0 0, L_0x1bc21c0;  1 drivers
v0x1bc0d00_0 .net "in", 7 0, v0x1bbfaa0_0;  alias, 1 drivers
v0x1bc0dc0_0 .net "parity", 0 0, L_0x1bc2f70;  alias, 1 drivers
v0x1bc0e80_0 .var "parity_bit", 0 0;
v0x1bc0f40_0 .net "xor_result", 7 0, L_0x1bc1f90;  1 drivers
E_0x1b98020 .event anyedge, v0x1b90950_0;
L_0x1bc1ef0 .reduce/xor v0x1bbfaa0_0;
L_0x1bc1f90 .concat [ 1 7 0 0], L_0x1bc1ef0, L_0x7fe869ccf018;
L_0x1bc20d0 .part L_0x1bc1f90, 0, 1;
L_0x1bc21c0 .part L_0x1bc1f90, 1, 1;
L_0x1bc2360 .part L_0x1bc1f90, 2, 1;
L_0x1bc24e0 .part L_0x1bc1f90, 3, 1;
L_0x1bc26d0 .part L_0x1bc1f90, 4, 1;
L_0x1bc28b0 .part L_0x1bc1f90, 5, 1;
L_0x1bc2ab0 .part L_0x1bc1f90, 6, 1;
L_0x1bc2db0 .part L_0x1bc1f90, 7, 1;
S_0x1bc1080 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 76, 3 76 0, S_0x1b92b00;
 .timescale -12 -12;
E_0x1b98310 .event anyedge, v0x1bc1b30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bc1b30_0;
    %nor/r;
    %assign/vec4 v0x1bc1b30_0, 0;
    %wait E_0x1b98310;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bbf750;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b982d0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x1bbfaa0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1bbfba0;
T_2 ;
    %wait E_0x1b98020;
    %load/vec4 v0x1bc0d00_0;
    %xor/r;
    %assign/vec4 v0x1bc0e80_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1b92b00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bc1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bc1b30_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1b92b00;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bc1810_0;
    %inv;
    %store/vec4 v0x1bc1810_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1b92b00;
T_5 ;
    %vpi_call/w 3 54 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 55 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bbf9c0_0, v0x1bc1cb0_0, v0x1bc18b0_0, v0x1bc19f0_0, v0x1bc1950_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b92b00;
T_6 ;
    %load/vec4 v0x1bc1a90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1bc1a90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bc1a90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 85 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "parity", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 86 "$display", "Hint: Output '%s' has no mismatches.", "parity" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1bc1a90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bc1a90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 88 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 89 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bc1a90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bc1a90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 90 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1b92b00;
T_7 ;
    %wait E_0x1b982d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bc1a90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc1a90_0, 4, 32;
    %load/vec4 v0x1bc1bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1bc1a90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 101 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc1a90_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bc1a90_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc1a90_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1bc19f0_0;
    %load/vec4 v0x1bc19f0_0;
    %load/vec4 v0x1bc1950_0;
    %xor;
    %load/vec4 v0x1bc19f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1bc1a90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 105 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc1a90_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1bc1a90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc1a90_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/reduction/reduction_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/reduction/iter0/response11/top_module.sv";
