module SIPO_TB;
reg in,clk;
wire [3:0]out;

SIPO dut(in,clk,out);

initial begin 
    clk=0;
    forever #5clk=~clk;
end
initial begin
    clk=0;
    in=1;
    #10in=0;
    #10in=1;
    #10in=0;
    #15
$finish;
end
endmodule
