INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/Traffic_Light_Controller/Traffic_Light_Controller.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/Traffic_Light_Controller/Traffic_Light_Controller.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/Traffic_Light_Controller/Traffic_Light_Controller.srcs/sources_1/new/traffic_light_controller_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_controller_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/Traffic_Light_Controller/Traffic_Light_Controller.srcs/sim_1/new/traffic_light_controller_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_controller_top_tb
