<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed May 19 16:38:53 2021" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="Schema" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="15" NAME="a_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_a_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convertor2_32_0" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="b_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_b_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convertor2_32_0" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="cin_0" SIGIS="undef" SIGNAME="External_Ports_cin_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convertor2_32_0" PORT="cin"/>
        <CONNECTION INSTANCE="UAT_0" PORT="c_in"/>
        <CONNECTION INSTANCE="sumator_complet_1bit_0" PORT="c_in"/>
        <CONNECTION INSTANCE="GUAT_0" PORT="c_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="GUAT_G_0" SIGIS="undef" SIGNAME="GUAT_0_GUAT_G">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GUAT_0" PORT="GUAT_G"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="GUAT_P_0" SIGIS="undef" SIGNAME="GUAT_0_GUAT_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GUAT_0" PORT="GUAT_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o4_0" SIGIS="undef" SIGNAME="Convertor1_4_0_o4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convertor1_4_0" PORT="o4"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="a_1" RIGHT="0" SIGIS="undef" SIGNAME="Convertor16_1_0_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convertor16_1_0" PORT="a"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Convertor16_1_0" HWVERSION="1.0" INSTANCE="Convertor16_1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Convertor16_1" VLNV="xilinx.com:module_ref:Convertor16_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_Convertor16_1_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="Convertor16_1_0_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a0" SIGIS="undef" SIGNAME="sumator_complet_1bit_0_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_0" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a1" SIGIS="undef" SIGNAME="sumator_complet_1bit_1_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_1" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a2" SIGIS="undef" SIGNAME="sumator_complet_1bit_2_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_2" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a3" SIGIS="undef" SIGNAME="sumator_complet_1bit_3_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_3" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a4" SIGIS="undef" SIGNAME="sumator_complet_1bit_4_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_4" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a5" SIGIS="undef" SIGNAME="sumator_complet_1bit_5_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_5" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a6" SIGIS="undef" SIGNAME="sumator_complet_1bit_6_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_6" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a7" SIGIS="undef" SIGNAME="sumator_complet_1bit_7_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_7" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a8" SIGIS="undef" SIGNAME="sumator_complet_1bit_8_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_8" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a9" SIGIS="undef" SIGNAME="sumator_complet_1bit_9_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_9" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a10" SIGIS="undef" SIGNAME="sumator_complet_1bit_10_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_10" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a11" SIGIS="undef" SIGNAME="sumator_complet_1bit_11_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_11" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a12" SIGIS="undef" SIGNAME="sumator_complet_1bit_12_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_12" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a13" SIGIS="undef" SIGNAME="sumator_complet_1bit_13_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_13" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a14" SIGIS="undef" SIGNAME="sumator_complet_1bit_14_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_14" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a15" SIGIS="undef" SIGNAME="sumator_complet_1bit_15_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_15" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Convertor1_4_0" HWVERSION="1.0" INSTANCE="Convertor1_4_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Convertor1_4" VLNV="xilinx.com:module_ref:Convertor1_4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_Convertor1_4_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="intrare" RIGHT="0" SIGIS="undef" SIGNAME="GUAT_0_carry_GUAT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GUAT_0" PORT="carry_GUAT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o1" SIGIS="undef" SIGNAME="Convertor1_4_0_o1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_1" PORT="c_in"/>
            <CONNECTION INSTANCE="sumator_complet_1bit_4" PORT="c_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o2" SIGIS="undef" SIGNAME="Convertor1_4_0_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_2" PORT="c_in"/>
            <CONNECTION INSTANCE="sumator_complet_1bit_8" PORT="c_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o3" SIGIS="undef" SIGNAME="Convertor1_4_0_o3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_3" PORT="c_in"/>
            <CONNECTION INSTANCE="sumator_complet_1bit_12" PORT="c_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o4" SIGIS="undef" SIGNAME="Convertor1_4_0_o4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o4_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Convertor2_32_0" HWVERSION="1.0" INSTANCE="Convertor2_32_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Convertor2_32" VLNV="xilinx.com:module_ref:Convertor2_32:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_Convertor2_32_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_a_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_b_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="b_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cin" SIGIS="undef" SIGNAME="External_Ports_cin_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cin_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a0" SIGIS="undef" SIGNAME="Convertor2_32_0_a0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a1" SIGIS="undef" SIGNAME="Convertor2_32_0_a1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a2" SIGIS="undef" SIGNAME="Convertor2_32_0_a2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_2" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a3" SIGIS="undef" SIGNAME="Convertor2_32_0_a3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_3" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a4" SIGIS="undef" SIGNAME="Convertor2_32_0_a4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_4" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a5" SIGIS="undef" SIGNAME="Convertor2_32_0_a5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_5" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a6" SIGIS="undef" SIGNAME="Convertor2_32_0_a6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_6" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a7" SIGIS="undef" SIGNAME="Convertor2_32_0_a7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_7" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a8" SIGIS="undef" SIGNAME="Convertor2_32_0_a8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_8" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a9" SIGIS="undef" SIGNAME="Convertor2_32_0_a9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_9" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a10" SIGIS="undef" SIGNAME="Convertor2_32_0_a10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_10" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a11" SIGIS="undef" SIGNAME="Convertor2_32_0_a11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_11" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a12" SIGIS="undef" SIGNAME="Convertor2_32_0_a12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_12" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a13" SIGIS="undef" SIGNAME="Convertor2_32_0_a13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_13" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a14" SIGIS="undef" SIGNAME="Convertor2_32_0_a14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_14" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a15" SIGIS="undef" SIGNAME="Convertor2_32_0_a15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_15" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b0" SIGIS="undef" SIGNAME="Convertor2_32_0_b0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b1" SIGIS="undef" SIGNAME="Convertor2_32_0_b1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b2" SIGIS="undef" SIGNAME="Convertor2_32_0_b2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_2" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b3" SIGIS="undef" SIGNAME="Convertor2_32_0_b3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_3" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b4" SIGIS="undef" SIGNAME="Convertor2_32_0_b4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_4" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b5" SIGIS="undef" SIGNAME="Convertor2_32_0_b5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_5" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b6" SIGIS="undef" SIGNAME="Convertor2_32_0_b6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_6" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b7" SIGIS="undef" SIGNAME="Convertor2_32_0_b7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_7" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b8" SIGIS="undef" SIGNAME="Convertor2_32_0_b8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_8" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b9" SIGIS="undef" SIGNAME="Convertor2_32_0_b9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_9" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b10" SIGIS="undef" SIGNAME="Convertor2_32_0_b10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_10" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b11" SIGIS="undef" SIGNAME="Convertor2_32_0_b11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_11" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b12" SIGIS="undef" SIGNAME="Convertor2_32_0_b12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_12" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b13" SIGIS="undef" SIGNAME="Convertor2_32_0_b13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_13" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b14" SIGIS="undef" SIGNAME="Convertor2_32_0_b14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_14" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b15" SIGIS="undef" SIGNAME="Convertor2_32_0_b15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_15" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Convertor4_1_0" HWVERSION="1.0" INSTANCE="Convertor4_1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Convertor4_1" VLNV="xilinx.com:module_ref:Convertor4_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_Convertor4_1_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="var1" SIGIS="undef" SIGNAME="sumator_complet_1bit_4_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_4" PORT="p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var2" SIGIS="undef" SIGNAME="sumator_complet_1bit_5_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_5" PORT="p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var3" SIGIS="undef" SIGNAME="sumator_complet_1bit_6_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_6" PORT="p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var4" SIGIS="undef" SIGNAME="sumator_complet_1bit_7_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_7" PORT="p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="iesire" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_0_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_1" PORT="p_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Convertor4_1_1" HWVERSION="1.0" INSTANCE="Convertor4_1_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Convertor4_1" VLNV="xilinx.com:module_ref:Convertor4_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_Convertor4_1_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="var1" SIGIS="undef" SIGNAME="sumator_complet_1bit_4_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_4" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var2" SIGIS="undef" SIGNAME="sumator_complet_1bit_5_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_5" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var3" SIGIS="undef" SIGNAME="sumator_complet_1bit_6_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_6" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var4" SIGIS="undef" SIGNAME="sumator_complet_1bit_7_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_7" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="iesire" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_1_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_1" PORT="g_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Convertor4_1_2" HWVERSION="1.0" INSTANCE="Convertor4_1_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Convertor4_1" VLNV="xilinx.com:module_ref:Convertor4_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_Convertor4_1_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="var1" SIGIS="undef" SIGNAME="sumator_complet_1bit_8_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_8" PORT="p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var2" SIGIS="undef" SIGNAME="sumator_complet_1bit_9_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_9" PORT="p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var3" SIGIS="undef" SIGNAME="sumator_complet_1bit_10_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_10" PORT="p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var4" SIGIS="undef" SIGNAME="sumator_complet_1bit_11_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_11" PORT="p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="iesire" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_2_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_2" PORT="p_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Convertor4_1_3" HWVERSION="1.0" INSTANCE="Convertor4_1_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Convertor4_1" VLNV="xilinx.com:module_ref:Convertor4_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_Convertor4_1_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="var1" SIGIS="undef" SIGNAME="sumator_complet_1bit_8_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_8" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var2" SIGIS="undef" SIGNAME="sumator_complet_1bit_9_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_9" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var3" SIGIS="undef" SIGNAME="sumator_complet_1bit_10_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_10" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var4" SIGIS="undef" SIGNAME="sumator_complet_1bit_11_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_11" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="iesire" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_3_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_2" PORT="g_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Convertor4_1_4" HWVERSION="1.0" INSTANCE="Convertor4_1_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Convertor4_1" VLNV="xilinx.com:module_ref:Convertor4_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_Convertor4_1_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="var1" SIGIS="undef" SIGNAME="sumator_complet_1bit_0_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_0" PORT="p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var2" SIGIS="undef" SIGNAME="sumator_complet_1bit_1_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_1" PORT="p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var3" SIGIS="undef" SIGNAME="sumator_complet_1bit_2_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_2" PORT="p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var4" SIGIS="undef" SIGNAME="sumator_complet_1bit_3_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_3" PORT="p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="iesire" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_4_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_0" PORT="p_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Convertor4_1_5" HWVERSION="1.0" INSTANCE="Convertor4_1_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Convertor4_1" VLNV="xilinx.com:module_ref:Convertor4_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_Convertor4_1_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="var1" SIGIS="undef" SIGNAME="sumator_complet_1bit_0_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_0" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var2" SIGIS="undef" SIGNAME="sumator_complet_1bit_1_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_1" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var3" SIGIS="undef" SIGNAME="sumator_complet_1bit_2_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_2" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var4" SIGIS="undef" SIGNAME="sumator_complet_1bit_3_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_3" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="iesire" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_5_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_0" PORT="g_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Convertor4_1_6" HWVERSION="1.0" INSTANCE="Convertor4_1_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Convertor4_1" VLNV="xilinx.com:module_ref:Convertor4_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_Convertor4_1_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="var1" SIGIS="undef" SIGNAME="sumator_complet_1bit_12_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_12" PORT="p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var2" SIGIS="undef" SIGNAME="sumator_complet_1bit_13_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_13" PORT="p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var3" SIGIS="undef" SIGNAME="sumator_complet_1bit_14_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_14" PORT="p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var4" SIGIS="undef" SIGNAME="sumator_complet_1bit_15_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_15" PORT="p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="iesire" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_6_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_3" PORT="p_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Convertor4_1_7" HWVERSION="1.0" INSTANCE="Convertor4_1_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Convertor4_1" VLNV="xilinx.com:module_ref:Convertor4_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_Convertor4_1_7_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="var1" SIGIS="undef" SIGNAME="sumator_complet_1bit_12_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_12" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var2" SIGIS="undef" SIGNAME="sumator_complet_1bit_13_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_13" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var3" SIGIS="undef" SIGNAME="sumator_complet_1bit_14_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_14" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var4" SIGIS="undef" SIGNAME="sumator_complet_1bit_15_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_15" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="iesire" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_7_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_3" PORT="g_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Convertor4_1_8" HWVERSION="1.0" INSTANCE="Convertor4_1_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Convertor4_1" VLNV="xilinx.com:module_ref:Convertor4_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_Convertor4_1_8_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="var1" SIGIS="undef" SIGNAME="UAT_0_UAT_G">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_0" PORT="UAT_G"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var2" SIGIS="undef" SIGNAME="UAT_1_UAT_G">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_1" PORT="UAT_G"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var3" SIGIS="undef" SIGNAME="UAT_2_UAT_G">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_2" PORT="UAT_G"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var4" SIGIS="undef" SIGNAME="UAT_3_UAT_G">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_3" PORT="UAT_G"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="iesire" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_8_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GUAT_0" PORT="UAT_G"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Convertor4_1_9" HWVERSION="1.0" INSTANCE="Convertor4_1_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Convertor4_1" VLNV="xilinx.com:module_ref:Convertor4_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_Convertor4_1_9_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="var1" SIGIS="undef" SIGNAME="UAT_0_UAT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_0" PORT="UAT_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var2" SIGIS="undef" SIGNAME="UAT_1_UAT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_1" PORT="UAT_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var3" SIGIS="undef" SIGNAME="UAT_2_UAT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_2" PORT="UAT_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="var4" SIGIS="undef" SIGNAME="UAT_3_UAT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_3" PORT="UAT_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="iesire" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_9_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GUAT_0" PORT="UAT_P"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/EliminareBit_0" HWVERSION="1.0" INSTANCE="EliminareBit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="EliminareBit" VLNV="xilinx.com:module_ref:EliminareBit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_EliminareBit_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="carry" RIGHT="0" SIGIS="undef" SIGNAME="UAT_0_carry_UAT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_0" PORT="carry_UAT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b0" SIGIS="undef" SIGNAME="EliminareBit_0_b0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_1" PORT="c_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b1" SIGIS="undef" SIGNAME="EliminareBit_0_b1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_2" PORT="c_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b2" SIGIS="undef" SIGNAME="EliminareBit_0_b2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_3" PORT="c_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/EliminareBit_1" HWVERSION="1.0" INSTANCE="EliminareBit_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="EliminareBit" VLNV="xilinx.com:module_ref:EliminareBit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_EliminareBit_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="carry" RIGHT="0" SIGIS="undef" SIGNAME="UAT_1_carry_UAT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_1" PORT="carry_UAT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b0" SIGIS="undef" SIGNAME="EliminareBit_1_b0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_5" PORT="c_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b1" SIGIS="undef" SIGNAME="EliminareBit_1_b1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_6" PORT="c_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b2" SIGIS="undef" SIGNAME="EliminareBit_1_b2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_7" PORT="c_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/EliminareBit_2" HWVERSION="1.0" INSTANCE="EliminareBit_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="EliminareBit" VLNV="xilinx.com:module_ref:EliminareBit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_EliminareBit_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="carry" RIGHT="0" SIGIS="undef" SIGNAME="UAT_2_carry_UAT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_2" PORT="carry_UAT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b0" SIGIS="undef" SIGNAME="EliminareBit_2_b0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_9" PORT="c_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b1" SIGIS="undef" SIGNAME="EliminareBit_2_b1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_10" PORT="c_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b2" SIGIS="undef" SIGNAME="EliminareBit_2_b2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_11" PORT="c_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/EliminareBit_3" HWVERSION="1.0" INSTANCE="EliminareBit_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="EliminareBit" VLNV="xilinx.com:module_ref:EliminareBit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_EliminareBit_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="carry" RIGHT="0" SIGIS="undef" SIGNAME="UAT_3_carry_UAT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UAT_3" PORT="carry_UAT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b0" SIGIS="undef" SIGNAME="EliminareBit_3_b0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_13" PORT="c_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b1" SIGIS="undef" SIGNAME="EliminareBit_3_b1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_14" PORT="c_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b2" SIGIS="undef" SIGNAME="EliminareBit_3_b2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sumator_complet_1bit_15" PORT="c_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/GUAT_0" HWVERSION="1.0" INSTANCE="GUAT_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="GUAT" VLNV="xilinx.com:module_ref:GUAT:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_GUAT_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="External_Ports_cin_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cin_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="UAT_G" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_8_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_8" PORT="iesire"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="UAT_P" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_9_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_9" PORT="iesire"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="GUAT_G" SIGIS="undef" SIGNAME="GUAT_0_GUAT_G">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GUAT_G_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="GUAT_P" SIGIS="undef" SIGNAME="GUAT_0_GUAT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GUAT_P_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="carry_GUAT" RIGHT="1" SIGIS="undef" SIGNAME="GUAT_0_carry_GUAT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor1_4_0" PORT="intrare"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UAT_0" HWVERSION="1.0" INSTANCE="UAT_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UAT" VLNV="xilinx.com:module_ref:UAT:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_UAT_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="External_Ports_cin_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cin_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="g_in" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_5_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_5" PORT="iesire"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="p_in" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_4_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_4" PORT="iesire"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="UAT_G" SIGIS="undef" SIGNAME="UAT_0_UAT_G">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_8" PORT="var1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="UAT_P" SIGIS="undef" SIGNAME="UAT_0_UAT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_9" PORT="var1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="carry_UAT" RIGHT="0" SIGIS="undef" SIGNAME="UAT_0_carry_UAT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EliminareBit_0" PORT="carry"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UAT_1" HWVERSION="1.0" INSTANCE="UAT_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UAT" VLNV="xilinx.com:module_ref:UAT:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_UAT_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="Convertor1_4_0_o1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor1_4_0" PORT="o1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="g_in" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_1_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_1" PORT="iesire"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="p_in" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_0_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_0" PORT="iesire"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="UAT_G" SIGIS="undef" SIGNAME="UAT_1_UAT_G">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_8" PORT="var2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="UAT_P" SIGIS="undef" SIGNAME="UAT_1_UAT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_9" PORT="var2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="carry_UAT" RIGHT="0" SIGIS="undef" SIGNAME="UAT_1_carry_UAT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EliminareBit_1" PORT="carry"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UAT_2" HWVERSION="1.0" INSTANCE="UAT_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UAT" VLNV="xilinx.com:module_ref:UAT:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_UAT_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="Convertor1_4_0_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor1_4_0" PORT="o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="g_in" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_3_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_3" PORT="iesire"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="p_in" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_2_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_2" PORT="iesire"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="UAT_G" SIGIS="undef" SIGNAME="UAT_2_UAT_G">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_8" PORT="var3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="UAT_P" SIGIS="undef" SIGNAME="UAT_2_UAT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_9" PORT="var3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="carry_UAT" RIGHT="0" SIGIS="undef" SIGNAME="UAT_2_carry_UAT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EliminareBit_2" PORT="carry"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UAT_3" HWVERSION="1.0" INSTANCE="UAT_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UAT" VLNV="xilinx.com:module_ref:UAT:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_UAT_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="Convertor1_4_0_o3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor1_4_0" PORT="o3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="g_in" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_7_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_7" PORT="iesire"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="p_in" RIGHT="0" SIGIS="undef" SIGNAME="Convertor4_1_6_iesire">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_6" PORT="iesire"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="UAT_G" SIGIS="undef" SIGNAME="UAT_3_UAT_G">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_8" PORT="var4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="UAT_P" SIGIS="undef" SIGNAME="UAT_3_UAT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_9" PORT="var4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="carry_UAT" RIGHT="0" SIGIS="undef" SIGNAME="UAT_3_carry_UAT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EliminareBit_3" PORT="carry"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sumator_complet_1bit_0" HWVERSION="1.0" INSTANCE="sumator_complet_1bit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sumator_complet_1bit" VLNV="xilinx.com:module_ref:sumator_complet_1bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_sumator_complet_1bit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Convertor2_32_0_a0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="a0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Convertor2_32_0_b0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="b0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="External_Ports_cin_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cin_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="p" SIGIS="undef" SIGNAME="sumator_complet_1bit_0_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_4" PORT="var1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="sumator_complet_1bit_0_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_5" PORT="var1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sum" SIGIS="undef" SIGNAME="sumator_complet_1bit_0_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor16_1_0" PORT="a0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sumator_complet_1bit_1" HWVERSION="1.0" INSTANCE="sumator_complet_1bit_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sumator_complet_1bit" VLNV="xilinx.com:module_ref:sumator_complet_1bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_sumator_complet_1bit_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Convertor2_32_0_a1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="a1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Convertor2_32_0_b1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="b1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="EliminareBit_0_b0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EliminareBit_0" PORT="b0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="p" SIGIS="undef" SIGNAME="sumator_complet_1bit_1_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_4" PORT="var2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="sumator_complet_1bit_1_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_5" PORT="var2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sum" SIGIS="undef" SIGNAME="sumator_complet_1bit_1_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor16_1_0" PORT="a1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sumator_complet_1bit_10" HWVERSION="1.0" INSTANCE="sumator_complet_1bit_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sumator_complet_1bit" VLNV="xilinx.com:module_ref:sumator_complet_1bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_sumator_complet_1bit_10_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Convertor2_32_0_a10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="a10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Convertor2_32_0_b10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="b10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="EliminareBit_2_b1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EliminareBit_2" PORT="b1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="p" SIGIS="undef" SIGNAME="sumator_complet_1bit_10_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_2" PORT="var3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="sumator_complet_1bit_10_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_3" PORT="var3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sum" SIGIS="undef" SIGNAME="sumator_complet_1bit_10_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor16_1_0" PORT="a10"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sumator_complet_1bit_11" HWVERSION="1.0" INSTANCE="sumator_complet_1bit_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sumator_complet_1bit" VLNV="xilinx.com:module_ref:sumator_complet_1bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_sumator_complet_1bit_11_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Convertor2_32_0_a11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="a11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Convertor2_32_0_b11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="b11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="EliminareBit_2_b2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EliminareBit_2" PORT="b2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="p" SIGIS="undef" SIGNAME="sumator_complet_1bit_11_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_2" PORT="var4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="sumator_complet_1bit_11_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_3" PORT="var4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sum" SIGIS="undef" SIGNAME="sumator_complet_1bit_11_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor16_1_0" PORT="a11"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sumator_complet_1bit_12" HWVERSION="1.0" INSTANCE="sumator_complet_1bit_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sumator_complet_1bit" VLNV="xilinx.com:module_ref:sumator_complet_1bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_sumator_complet_1bit_12_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Convertor2_32_0_a12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="a12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Convertor2_32_0_b12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="b12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="Convertor1_4_0_o3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor1_4_0" PORT="o3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="p" SIGIS="undef" SIGNAME="sumator_complet_1bit_12_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_6" PORT="var1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="sumator_complet_1bit_12_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_7" PORT="var1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sum" SIGIS="undef" SIGNAME="sumator_complet_1bit_12_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor16_1_0" PORT="a12"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sumator_complet_1bit_13" HWVERSION="1.0" INSTANCE="sumator_complet_1bit_13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sumator_complet_1bit" VLNV="xilinx.com:module_ref:sumator_complet_1bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_sumator_complet_1bit_13_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Convertor2_32_0_a13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="a13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Convertor2_32_0_b13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="b13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="EliminareBit_3_b0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EliminareBit_3" PORT="b0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="p" SIGIS="undef" SIGNAME="sumator_complet_1bit_13_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_6" PORT="var2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="sumator_complet_1bit_13_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_7" PORT="var2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sum" SIGIS="undef" SIGNAME="sumator_complet_1bit_13_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor16_1_0" PORT="a13"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sumator_complet_1bit_14" HWVERSION="1.0" INSTANCE="sumator_complet_1bit_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sumator_complet_1bit" VLNV="xilinx.com:module_ref:sumator_complet_1bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_sumator_complet_1bit_14_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Convertor2_32_0_a14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="a14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Convertor2_32_0_b14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="b14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="EliminareBit_3_b1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EliminareBit_3" PORT="b1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="p" SIGIS="undef" SIGNAME="sumator_complet_1bit_14_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_6" PORT="var3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="sumator_complet_1bit_14_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_7" PORT="var3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sum" SIGIS="undef" SIGNAME="sumator_complet_1bit_14_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor16_1_0" PORT="a14"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sumator_complet_1bit_15" HWVERSION="1.0" INSTANCE="sumator_complet_1bit_15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sumator_complet_1bit" VLNV="xilinx.com:module_ref:sumator_complet_1bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_sumator_complet_1bit_15_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Convertor2_32_0_a15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="a15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Convertor2_32_0_b15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="b15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="EliminareBit_3_b2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EliminareBit_3" PORT="b2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="p" SIGIS="undef" SIGNAME="sumator_complet_1bit_15_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_6" PORT="var4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="sumator_complet_1bit_15_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_7" PORT="var4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sum" SIGIS="undef" SIGNAME="sumator_complet_1bit_15_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor16_1_0" PORT="a15"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sumator_complet_1bit_2" HWVERSION="1.0" INSTANCE="sumator_complet_1bit_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sumator_complet_1bit" VLNV="xilinx.com:module_ref:sumator_complet_1bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_sumator_complet_1bit_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Convertor2_32_0_a2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="a2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Convertor2_32_0_b2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="b2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="EliminareBit_0_b1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EliminareBit_0" PORT="b1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="p" SIGIS="undef" SIGNAME="sumator_complet_1bit_2_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_4" PORT="var3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="sumator_complet_1bit_2_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_5" PORT="var3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sum" SIGIS="undef" SIGNAME="sumator_complet_1bit_2_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor16_1_0" PORT="a2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sumator_complet_1bit_3" HWVERSION="1.0" INSTANCE="sumator_complet_1bit_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sumator_complet_1bit" VLNV="xilinx.com:module_ref:sumator_complet_1bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_sumator_complet_1bit_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Convertor2_32_0_a3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="a3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Convertor2_32_0_b3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="b3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="EliminareBit_0_b2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EliminareBit_0" PORT="b2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="p" SIGIS="undef" SIGNAME="sumator_complet_1bit_3_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_4" PORT="var4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="sumator_complet_1bit_3_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_5" PORT="var4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sum" SIGIS="undef" SIGNAME="sumator_complet_1bit_3_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor16_1_0" PORT="a3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sumator_complet_1bit_4" HWVERSION="1.0" INSTANCE="sumator_complet_1bit_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sumator_complet_1bit" VLNV="xilinx.com:module_ref:sumator_complet_1bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_sumator_complet_1bit_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Convertor2_32_0_a4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="a4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Convertor2_32_0_b4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="b4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="Convertor1_4_0_o1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor1_4_0" PORT="o1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="p" SIGIS="undef" SIGNAME="sumator_complet_1bit_4_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_0" PORT="var1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="sumator_complet_1bit_4_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_1" PORT="var1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sum" SIGIS="undef" SIGNAME="sumator_complet_1bit_4_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor16_1_0" PORT="a4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sumator_complet_1bit_5" HWVERSION="1.0" INSTANCE="sumator_complet_1bit_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sumator_complet_1bit" VLNV="xilinx.com:module_ref:sumator_complet_1bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_sumator_complet_1bit_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Convertor2_32_0_a5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="a5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Convertor2_32_0_b5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="b5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="EliminareBit_1_b0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EliminareBit_1" PORT="b0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="p" SIGIS="undef" SIGNAME="sumator_complet_1bit_5_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_0" PORT="var2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="sumator_complet_1bit_5_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_1" PORT="var2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sum" SIGIS="undef" SIGNAME="sumator_complet_1bit_5_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor16_1_0" PORT="a5"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sumator_complet_1bit_6" HWVERSION="1.0" INSTANCE="sumator_complet_1bit_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sumator_complet_1bit" VLNV="xilinx.com:module_ref:sumator_complet_1bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_sumator_complet_1bit_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Convertor2_32_0_a6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="a6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Convertor2_32_0_b6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="b6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="EliminareBit_1_b1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EliminareBit_1" PORT="b1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="p" SIGIS="undef" SIGNAME="sumator_complet_1bit_6_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_0" PORT="var3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="sumator_complet_1bit_6_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_1" PORT="var3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sum" SIGIS="undef" SIGNAME="sumator_complet_1bit_6_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor16_1_0" PORT="a6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sumator_complet_1bit_7" HWVERSION="1.0" INSTANCE="sumator_complet_1bit_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sumator_complet_1bit" VLNV="xilinx.com:module_ref:sumator_complet_1bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_sumator_complet_1bit_7_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Convertor2_32_0_a7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="a7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Convertor2_32_0_b7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="b7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="EliminareBit_1_b2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EliminareBit_1" PORT="b2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="p" SIGIS="undef" SIGNAME="sumator_complet_1bit_7_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_0" PORT="var4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="sumator_complet_1bit_7_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_1" PORT="var4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sum" SIGIS="undef" SIGNAME="sumator_complet_1bit_7_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor16_1_0" PORT="a7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sumator_complet_1bit_8" HWVERSION="1.0" INSTANCE="sumator_complet_1bit_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sumator_complet_1bit" VLNV="xilinx.com:module_ref:sumator_complet_1bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_sumator_complet_1bit_8_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Convertor2_32_0_a8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="a8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Convertor2_32_0_b8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="b8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="Convertor1_4_0_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor1_4_0" PORT="o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="p" SIGIS="undef" SIGNAME="sumator_complet_1bit_8_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_2" PORT="var1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="sumator_complet_1bit_8_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_3" PORT="var1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sum" SIGIS="undef" SIGNAME="sumator_complet_1bit_8_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor16_1_0" PORT="a8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sumator_complet_1bit_9" HWVERSION="1.0" INSTANCE="sumator_complet_1bit_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sumator_complet_1bit" VLNV="xilinx.com:module_ref:sumator_complet_1bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Schema_sumator_complet_1bit_9_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Convertor2_32_0_a9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="a9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Convertor2_32_0_b9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor2_32_0" PORT="b9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_in" SIGIS="undef" SIGNAME="EliminareBit_2_b0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EliminareBit_2" PORT="b0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="p" SIGIS="undef" SIGNAME="sumator_complet_1bit_9_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_2" PORT="var2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="sumator_complet_1bit_9_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor4_1_3" PORT="var2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sum" SIGIS="undef" SIGNAME="sumator_complet_1bit_9_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convertor16_1_0" PORT="a9"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
