\doxysubsubsubsection{APB1 Peripheral Low Power Enable Disable}
\hypertarget{group__RCC__APB1__LowPower__Enable__Disable}{}\label{group__RCC__APB1__LowPower__Enable__Disable}\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}


Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.  


\doxysubsubsubsubsubsection*{defines}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__LowPower__Enable__Disable_gae99e46f9e40655dc9b5c07b03fdc4a4e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5741a6c45b9de1d0c927beb87f399dd9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__LowPower__Enable__Disable_gaa3978a2e193b921dc24976880dce7a26}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13f3db4ac67bf32c994364cc43f4fe8b}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN}}))
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__LowPower__Enable__Disable_ga8a281ca72aff1c9fa87755c3854cc316}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__LowPower__Enable__Disable_ga12132da4a7f5c62f32cd9d91b1c99495}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6055c39af369463e14d6ff2017043671}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__LowPower__Enable__Disable_ga894dbeada170b01faef303d35de84917}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__LowPower__Enable__Disable_gac0167c77fa1c00add900bb1cf788e68c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6a53d37df11a56412ae06f73626f637}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__LowPower__Enable__Disable_gacad9c9770ee2525fccf6a15e4ee7a07a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga274fa282ad1ff40b747644bf9360feb4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN}}))
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__LowPower__Enable__Disable_gaac91e3596950c8d33760debce6b0e416}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5741a6c45b9de1d0c927beb87f399dd9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__LowPower__Enable__Disable_gae61c24ac6b36e7edbabc5b050b38d63e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13f3db4ac67bf32c994364cc43f4fe8b}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN}}))
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__LowPower__Enable__Disable_ga4fff9b3416d2940cac20962e6d5655ec}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__LowPower__Enable__Disable_ga3ad038000c76cee2e7ca00d56ba64c17}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6055c39af369463e14d6ff2017043671}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__LowPower__Enable__Disable_gac7dc1c5239cd70bee94eefa3d91cdd7a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__LowPower__Enable__Disable_ga46fe2d4331320cfe49b751b5488fc0cd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6a53d37df11a56412ae06f73626f637}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__LowPower__Enable__Disable_ga7b9889044ebfe2c9328d0f6733fda87d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga274fa282ad1ff40b747644bf9360feb4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN}}))
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Descripción detallada}
Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Nota}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wake-\/up from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


\doxysubsubsubsubsection{Documentación de «define»}
\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_gac7dc1c5239cd70bee94eefa3d91cdd7a}\label{group__RCC__APB1__LowPower__Enable__Disable_gac7dc1c5239cd70bee94eefa3d91cdd7a} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}}))}

\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_ga894dbeada170b01faef303d35de84917}\label{group__RCC__APB1__LowPower__Enable__Disable_ga894dbeada170b01faef303d35de84917} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}}))}

\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_ga46fe2d4331320cfe49b751b5488fc0cd}\label{group__RCC__APB1__LowPower__Enable__Disable_ga46fe2d4331320cfe49b751b5488fc0cd} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6a53d37df11a56412ae06f73626f637}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}}))}

\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_gac0167c77fa1c00add900bb1cf788e68c}\label{group__RCC__APB1__LowPower__Enable__Disable_gac0167c77fa1c00add900bb1cf788e68c} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6a53d37df11a56412ae06f73626f637}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}}))}

\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_ga7b9889044ebfe2c9328d0f6733fda87d}\label{group__RCC__APB1__LowPower__Enable__Disable_ga7b9889044ebfe2c9328d0f6733fda87d} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga274fa282ad1ff40b747644bf9360feb4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN}}))}

\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_gacad9c9770ee2525fccf6a15e4ee7a07a}\label{group__RCC__APB1__LowPower__Enable__Disable_gacad9c9770ee2525fccf6a15e4ee7a07a} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga274fa282ad1ff40b747644bf9360feb4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN}}))}

\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_ga4fff9b3416d2940cac20962e6d5655ec}\label{group__RCC__APB1__LowPower__Enable__Disable_ga4fff9b3416d2940cac20962e6d5655ec} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}}))}

\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_ga8a281ca72aff1c9fa87755c3854cc316}\label{group__RCC__APB1__LowPower__Enable__Disable_ga8a281ca72aff1c9fa87755c3854cc316} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}}))}

\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_gaac91e3596950c8d33760debce6b0e416}\label{group__RCC__APB1__LowPower__Enable__Disable_gaac91e3596950c8d33760debce6b0e416} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5741a6c45b9de1d0c927beb87f399dd9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}}))}

\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_gae99e46f9e40655dc9b5c07b03fdc4a4e}\label{group__RCC__APB1__LowPower__Enable__Disable_gae99e46f9e40655dc9b5c07b03fdc4a4e} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5741a6c45b9de1d0c927beb87f399dd9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}}))}

\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_ga3ad038000c76cee2e7ca00d56ba64c17}\label{group__RCC__APB1__LowPower__Enable__Disable_ga3ad038000c76cee2e7ca00d56ba64c17} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6055c39af369463e14d6ff2017043671}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}}))}

\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_ga12132da4a7f5c62f32cd9d91b1c99495}\label{group__RCC__APB1__LowPower__Enable__Disable_ga12132da4a7f5c62f32cd9d91b1c99495} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6055c39af369463e14d6ff2017043671}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}}))}

\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_gae61c24ac6b36e7edbabc5b050b38d63e}\label{group__RCC__APB1__LowPower__Enable__Disable_gae61c24ac6b36e7edbabc5b050b38d63e} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13f3db4ac67bf32c994364cc43f4fe8b}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN}}))}

\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_gaa3978a2e193b921dc24976880dce7a26}\label{group__RCC__APB1__LowPower__Enable__Disable_gaa3978a2e193b921dc24976880dce7a26} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13f3db4ac67bf32c994364cc43f4fe8b}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN}}))}

