#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 29 19:30:45 2022
# Process ID: 13584
# Current directory: C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16972 C:\Users\anjan\OneDrive\Desktop\Pocessor\Processor\Processor\Processor.xpr
# Log file: C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/vivado.log
# Journal file: C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM_address_mux.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM_read_data_splitter.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM_syn.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM_write_data_mux.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM_write_enable_mux.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM_syn.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/state_to_7seg.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock25Mhz_bb.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM_bb.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM_bb.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock25Mhz_syn.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock25Mhz_inst.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 691.945 ; gain = 68.141
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: Top_Level_Module
ERROR: [Synth 8-1727] cannot assign to non-variable IRAM [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:16]
ERROR: [Synth 8-2576] procedural assignment to a non-register IRAM is not permitted [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:16]
ERROR: [Synth 8-1041] IRAM is not valid in an expression [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:16]
ERROR: [Synth 8-1727] cannot assign to non-variable IRAM [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:17]
ERROR: [Synth 8-2576] procedural assignment to a non-register IRAM is not permitted [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:17]
ERROR: [Synth 8-1041] IRAM is not valid in an expression [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:17]
INFO: [Synth 8-2350] module IRAM ignored due to previous errors [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
Failed to read verilog 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: Top_Level_Module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 813.078 ; gain = 3.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-3848] Net q in module/entity IRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-350] instance 'IRAM' of module 'IRAM' requires 5 connections, but only 3 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:48]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
WARNING: [Synth 8-3848] Net sub_wire0 in module/entity DRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
ERROR: [Synth 8-448] named port connection 'start_Tx' does not exist for instance 'Processor' of module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:66]
ERROR: [Synth 8-448] named port connection 'LED' does not exist for instance 'Processor' of module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:67]
ERROR: [Synth 8-448] named port connection 'AC_LED' does not exist for instance 'Processor' of module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:68]
ERROR: [Synth 8-6156] failed synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 855.078 ; gain = 45.004
---------------------------------------------------------------------------------
RTL Elaboration failed
36 Infos, 6 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: Top_Level_Module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 855.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-3848] Net q in module/entity IRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-350] instance 'IRAM' of module 'IRAM' requires 5 connections, but only 3 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:48]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
WARNING: [Synth 8-3848] Net sub_wire0 in module/entity DRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
ERROR: [Synth 8-448] named port connection 'start_Tx' does not exist for instance 'Processor' of module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:66]
ERROR: [Synth 8-448] named port connection 'LED' does not exist for instance 'Processor' of module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:67]
ERROR: [Synth 8-448] named port connection 'AC_LED' does not exist for instance 'Processor' of module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:68]
ERROR: [Synth 8-6156] failed synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 859.758 ; gain = 4.680
---------------------------------------------------------------------------------
RTL Elaboration failed
36 Infos, 6 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: Processor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 859.758 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 868.621 ; gain = 8.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 868.621 ; gain = 8.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 868.621 ; gain = 8.863
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1180.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1241.375 ; gain = 381.617
35 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1241.375 ; gain = 381.617
set_property top Top_Level_Module [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1249.176 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-3848] Net q in module/entity IRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-350] instance 'IRAM' of module 'IRAM' requires 5 connections, but only 3 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:48]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
WARNING: [Synth 8-3848] Net sub_wire0 in module/entity DRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-3848] Net address_LED in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:4]
WARNING: [Synth 8-3848] Net data_LED in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:5]
WARNING: [Synth 8-3848] Net dout1 in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:6]
WARNING: [Synth 8-3848] Net dout2 in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:7]
WARNING: [Synth 8-3848] Net AC_0 in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:8]
WARNING: [Synth 8-3848] Net AC_1 in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:9]
WARNING: [Synth 8-3848] Net AC_2 in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:10]
WARNING: [Synth 8-3848] Net Rx_done in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:65]
WARNING: [Synth 8-3848] Net DRAM_address in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:23]
WARNING: [Synth 8-3848] Net DRAM_write_data in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:24]
WARNING: [Synth 8-3848] Net write_DRAM in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:25]
WARNING: [Synth 8-3848] Net clk_out in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:27]
WARNING: [Synth 8-3848] Net DRAM_to_processor in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[15]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[14]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[13]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[12]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[11]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[10]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[9]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[8]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port clock
WARNING: [Synth 8-3331] design DRAM has unconnected port data[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port wren
WARNING: [Synth 8-3331] design IRAM has unconnected port q[15]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[14]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[13]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[12]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[11]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[10]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[9]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[8]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[7]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[6]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[5]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[4]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[3]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[2]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[1]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[0]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[3]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[2]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[1]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[0]
WARNING: [Synth 8-3331] design IRAM has unconnected port clock
WARNING: [Synth 8-3331] design IRAM has unconnected port data[15]
WARNING: [Synth 8-3331] design IRAM has unconnected port data[14]
WARNING: [Synth 8-3331] design IRAM has unconnected port data[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1265.527 ; gain = 16.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:clock to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:58]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[7] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:58]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[6] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:58]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[5] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:58]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[4] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:58]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[3] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:58]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[2] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:58]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[1] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:58]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[0] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:58]
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:58]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1265.527 ; gain = 16.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1265.527 ; gain = 16.352
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1344.543 ; gain = 95.367
refresh_design
ERROR: [Synth 8-2715] syntax error near ) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:20]
Failed to read verilog 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1345.520 ; gain = 0.977
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'Top_Level_Module' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1370.004 ; gain = 25.461
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1374.121 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-3848] Net q in module/entity IRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-350] instance 'IRAM' of module 'IRAM' requires 5 connections, but only 3 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:49]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
WARNING: [Synth 8-3848] Net sub_wire0 in module/entity DRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-3848] Net address_LED in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:4]
WARNING: [Synth 8-3848] Net data_LED in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:5]
WARNING: [Synth 8-3848] Net dout1 in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:6]
WARNING: [Synth 8-3848] Net dout2 in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:7]
WARNING: [Synth 8-3848] Net AC_0 in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:8]
WARNING: [Synth 8-3848] Net AC_1 in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:9]
WARNING: [Synth 8-3848] Net AC_2 in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:10]
WARNING: [Synth 8-3848] Net Rx_done in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:66]
WARNING: [Synth 8-3848] Net DRAM_address in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:24]
WARNING: [Synth 8-3848] Net DRAM_write_data in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:25]
WARNING: [Synth 8-3848] Net write_DRAM in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:26]
WARNING: [Synth 8-3848] Net clk_out in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:28]
WARNING: [Synth 8-3848] Net DRAM_to_processor in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[15]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[14]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[13]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[12]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[11]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[10]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[9]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[8]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port clock
WARNING: [Synth 8-3331] design DRAM has unconnected port data[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port wren
WARNING: [Synth 8-3331] design IRAM has unconnected port q[15]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[14]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[13]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[12]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[11]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[10]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[9]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[8]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[7]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[6]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[5]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[4]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[3]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[2]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[1]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[0]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[3]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[2]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[1]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[0]
WARNING: [Synth 8-3331] design IRAM has unconnected port clock
WARNING: [Synth 8-3331] design IRAM has unconnected port data[15]
WARNING: [Synth 8-3331] design IRAM has unconnected port data[14]
WARNING: [Synth 8-3331] design IRAM has unconnected port data[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1375.797 ; gain = 1.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:clock to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[7] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[6] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[5] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[4] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[3] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[2] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[1] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[0] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1375.797 ; gain = 1.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1375.797 ; gain = 1.676
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1392.062 ; gain = 17.941
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1397.816 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-3848] Net q in module/entity IRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-350] instance 'IRAM' of module 'IRAM' requires 5 connections, but only 3 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:49]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
WARNING: [Synth 8-3848] Net sub_wire0 in module/entity DRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-3848] Net dout1 in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:6]
WARNING: [Synth 8-3848] Net dout2 in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:7]
WARNING: [Synth 8-3848] Net AC_0 in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:8]
WARNING: [Synth 8-3848] Net AC_1 in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:9]
WARNING: [Synth 8-3848] Net AC_2 in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:10]
WARNING: [Synth 8-3848] Net Rx_done in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:66]
WARNING: [Synth 8-3848] Net DRAM_address in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:24]
WARNING: [Synth 8-3848] Net DRAM_write_data in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:25]
WARNING: [Synth 8-3848] Net write_DRAM in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:26]
WARNING: [Synth 8-3848] Net clk_out in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:28]
WARNING: [Synth 8-3848] Net DRAM_to_processor in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[15]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[14]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[13]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[12]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[11]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[10]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[9]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[8]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port clock
WARNING: [Synth 8-3331] design DRAM has unconnected port data[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port wren
WARNING: [Synth 8-3331] design IRAM has unconnected port q[15]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[14]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[13]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[12]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[11]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[10]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[9]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[8]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[7]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[6]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[5]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[4]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[3]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[2]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[1]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[0]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[3]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[2]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[1]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[0]
WARNING: [Synth 8-3331] design IRAM has unconnected port clock
WARNING: [Synth 8-3331] design IRAM has unconnected port data[15]
WARNING: [Synth 8-3331] design IRAM has unconnected port data[14]
WARNING: [Synth 8-3331] design IRAM has unconnected port data[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1414.891 ; gain = 17.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:clock to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[7] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[6] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[5] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[4] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[3] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[2] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[1] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[0] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1414.891 ; gain = 17.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1414.891 ; gain = 17.074
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1443.090 ; gain = 45.273
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.727 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-3848] Net q in module/entity IRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-350] instance 'IRAM' of module 'IRAM' requires 5 connections, but only 3 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:49]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
WARNING: [Synth 8-3848] Net sub_wire0 in module/entity DRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-3848] Net Rx_done in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:66]
WARNING: [Synth 8-3848] Net DRAM_address in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:24]
WARNING: [Synth 8-3848] Net DRAM_write_data in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:25]
WARNING: [Synth 8-3848] Net write_DRAM in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:26]
WARNING: [Synth 8-3848] Net clk_out in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:28]
WARNING: [Synth 8-3848] Net DRAM_to_processor in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[15]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[14]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[13]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[12]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[11]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[10]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[9]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[8]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port clock
WARNING: [Synth 8-3331] design DRAM has unconnected port data[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port wren
WARNING: [Synth 8-3331] design IRAM has unconnected port q[15]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[14]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[13]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[12]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[11]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[10]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[9]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[8]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[7]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[6]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[5]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[4]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[3]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[2]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[1]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[0]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[3]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[2]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[1]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[0]
WARNING: [Synth 8-3331] design IRAM has unconnected port clock
WARNING: [Synth 8-3331] design IRAM has unconnected port data[15]
WARNING: [Synth 8-3331] design IRAM has unconnected port data[14]
WARNING: [Synth 8-3331] design IRAM has unconnected port data[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1529.727 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:clock to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[7] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[6] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[5] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[4] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[3] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[2] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[1] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[0] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:59]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1529.727 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1529.727 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1556.852 ; gain = 27.125
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1559.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-3848] Net q in module/entity IRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-350] instance 'IRAM' of module 'IRAM' requires 5 connections, but only 3 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:30]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
WARNING: [Synth 8-3848] Net sub_wire0 in module/entity DRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-3848] Net Rx_done in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:47]
WARNING: [Synth 8-3848] Net DRAM_address in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:5]
WARNING: [Synth 8-3848] Net DRAM_write_data in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:6]
WARNING: [Synth 8-3848] Net write_DRAM in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:7]
WARNING: [Synth 8-3848] Net clk_out in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:9]
WARNING: [Synth 8-3848] Net DRAM_to_processor in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[15]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[14]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[13]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[12]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[11]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[10]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[9]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[8]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port clock
WARNING: [Synth 8-3331] design DRAM has unconnected port data[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port wren
WARNING: [Synth 8-3331] design IRAM has unconnected port q[15]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[14]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[13]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[12]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[11]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[10]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[9]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[8]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[7]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[6]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[5]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[4]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[3]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[2]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[1]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[0]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[3]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[2]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[1]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[0]
WARNING: [Synth 8-3331] design IRAM has unconnected port clock
WARNING: [Synth 8-3331] design IRAM has unconnected port data[15]
WARNING: [Synth 8-3331] design IRAM has unconnected port data[14]
WARNING: [Synth 8-3331] design IRAM has unconnected port data[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1559.539 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:clock to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[7] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[6] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[5] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[4] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[3] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[2] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[1] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[0] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1559.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1559.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1559.539 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1559.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-3848] Net q in module/entity IRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-350] instance 'IRAM' of module 'IRAM' requires 5 connections, but only 3 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:30]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
WARNING: [Synth 8-3848] Net sub_wire0 in module/entity DRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 8 connections, but only 7 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3848] Net DRAM_address in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:5]
WARNING: [Synth 8-3848] Net DRAM_write_data in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:6]
WARNING: [Synth 8-3848] Net write_DRAM in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:7]
WARNING: [Synth 8-3848] Net clk_out in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:9]
WARNING: [Synth 8-3848] Net DRAM_to_processor in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[15]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[14]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[13]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[12]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[11]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[10]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[9]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[8]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port clock
WARNING: [Synth 8-3331] design DRAM has unconnected port data[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port wren
WARNING: [Synth 8-3331] design IRAM has unconnected port q[15]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[14]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[13]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[12]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[11]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[10]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[9]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[8]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[7]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[6]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[5]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[4]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[3]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[2]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[1]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[0]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[3]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[2]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[1]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[0]
WARNING: [Synth 8-3331] design IRAM has unconnected port clock
WARNING: [Synth 8-3331] design IRAM has unconnected port data[15]
WARNING: [Synth 8-3331] design IRAM has unconnected port data[14]
WARNING: [Synth 8-3331] design IRAM has unconnected port data[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1559.539 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:clock to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[7] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[6] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[5] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[4] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[3] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[2] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[1] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:DRAM_input_data[0] to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1559.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1559.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1559.539 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1598.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-3848] Net q in module/entity IRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-350] instance 'IRAM' of module 'IRAM' requires 5 connections, but only 3 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:30]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
WARNING: [Synth 8-3848] Net sub_wire0 in module/entity DRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 8 connections, but only 7 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3848] Net DRAM_address in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:5]
WARNING: [Synth 8-3848] Net DRAM_write_data in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:6]
WARNING: [Synth 8-3848] Net write_DRAM in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:7]
WARNING: [Synth 8-3848] Net clk_out in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[15]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[14]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[13]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[12]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[11]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[10]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[9]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[8]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port clock
WARNING: [Synth 8-3331] design DRAM has unconnected port data[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port wren
WARNING: [Synth 8-3331] design IRAM has unconnected port q[15]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[14]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[13]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[12]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[11]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[10]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[9]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[8]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[7]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[6]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[5]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[4]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[3]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[2]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[1]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[0]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[3]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[2]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[1]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[0]
WARNING: [Synth 8-3331] design IRAM has unconnected port clock
WARNING: [Synth 8-3331] design IRAM has unconnected port data[15]
WARNING: [Synth 8-3331] design IRAM has unconnected port data[14]
WARNING: [Synth 8-3331] design IRAM has unconnected port data[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1601.062 ; gain = 2.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:clock to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1602.004 ; gain = 3.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1602.004 ; gain = 3.137
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1614.211 ; gain = 15.344
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1614.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-3848] Net q in module/entity IRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-350] instance 'IRAM' of module 'IRAM' requires 5 connections, but only 3 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:30]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
WARNING: [Synth 8-3848] Net sub_wire0 in module/entity DRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 8 connections, but only 7 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3848] Net DRAM_write_data in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:6]
WARNING: [Synth 8-3848] Net write_DRAM in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[15]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[14]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[13]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[12]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[11]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[10]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[9]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[8]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port clock
WARNING: [Synth 8-3331] design DRAM has unconnected port data[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port wren
WARNING: [Synth 8-3331] design IRAM has unconnected port q[15]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[14]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[13]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[12]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[11]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[10]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[9]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[8]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[7]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[6]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[5]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[4]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[3]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[2]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[1]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[0]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[3]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[2]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[1]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[0]
WARNING: [Synth 8-3331] design IRAM has unconnected port clock
WARNING: [Synth 8-3331] design IRAM has unconnected port data[15]
WARNING: [Synth 8-3331] design IRAM has unconnected port data[14]
WARNING: [Synth 8-3331] design IRAM has unconnected port data[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1616.539 ; gain = 1.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1616.539 ; gain = 1.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1616.539 ; gain = 1.840
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1627.297 ; gain = 12.598
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1627.297 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-3848] Net q in module/entity IRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
WARNING: [Synth 8-350] instance 'IRAM' of module 'IRAM' requires 5 connections, but only 3 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:30]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
WARNING: [Synth 8-3848] Net sub_wire0 in module/entity DRAM does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 8 connections, but only 7 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port q[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[15]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[14]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[13]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[12]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[11]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[10]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[9]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[8]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port clock
WARNING: [Synth 8-3331] design DRAM has unconnected port data[7]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[6]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[5]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[4]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[3]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[2]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[1]
WARNING: [Synth 8-3331] design DRAM has unconnected port data[0]
WARNING: [Synth 8-3331] design DRAM has unconnected port wren
WARNING: [Synth 8-3331] design IRAM has unconnected port q[15]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[14]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[13]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[12]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[11]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[10]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[9]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[8]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[7]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[6]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[5]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[4]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[3]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[2]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[1]
WARNING: [Synth 8-3331] design IRAM has unconnected port q[0]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[7]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[6]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[5]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[4]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[3]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[2]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[1]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[0]
WARNING: [Synth 8-3331] design IRAM has unconnected port clock
WARNING: [Synth 8-3331] design IRAM has unconnected port data[15]
WARNING: [Synth 8-3331] design IRAM has unconnected port data[14]
WARNING: [Synth 8-3331] design IRAM has unconnected port data[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1627.297 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1627.297 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1627.297 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1627.297 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1627.297 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 8 connections, but only 7 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1627.297 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1627.297 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1627.297 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1627.297 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1667.500 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 8 connections, but only 7 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.500 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.500 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1667.500 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1715.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 8 connections, but only 7 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1725.945 ; gain = 10.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1725.945 ; gain = 10.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1725.945 ; gain = 10.621
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1738.094 ; gain = 22.770
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1738.094 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 8 connections, but only 7 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1743.297 ; gain = 5.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1743.297 ; gain = 5.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1743.297 ; gain = 5.203
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1752.617 ; gain = 14.523
add_files -norecurse C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/slow_clock.v
WARNING: [filemgmt 56-12] File 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/slow_clock.v' cannot be added to the project because it already exists in the project, skipping this file
export_ip_user_files -of_objects  [get_files C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/slow_clock.v] -no_script -reset -force -quiet
remove_files  C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/slow_clock.v
export_ip_user_files -of_objects  [get_files C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock25Mhz.v] -no_script -reset -force -quiet
remove_files  C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock25Mhz.v
export_ip_user_files -of_objects  [get_files C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/decoder.v] -no_script -reset -force -quiet
remove_files  C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/decoder.v
add_files -norecurse C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/slow_clock.v
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1790.348 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 8 connections, but only 7 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1790.348 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1790.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1790.348 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1790.938 ; gain = 0.590
export_ip_user_files -of_objects  [get_files C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM_address_mux.v] -no_script -reset -force -quiet
remove_files  C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM_address_mux.v
export_ip_user_files -of_objects  [get_files C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM_bb.v] -no_script -reset -force -quiet
remove_files  C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM_bb.v
export_ip_user_files -of_objects  [get_files C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM_read_data_splitter.v] -no_script -reset -force -quiet
remove_files  C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM_read_data_splitter.v
export_ip_user_files -of_objects  [get_files C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM_syn.v] -no_script -reset -force -quiet
remove_files  C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM_syn.v
export_ip_user_files -of_objects  [get_files C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM_write_data_mux.v] -no_script -reset -force -quiet
remove_files  C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM_write_data_mux.v
export_ip_user_files -of_objects  [get_files C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM_write_enable_mux.v] -no_script -reset -force -quiet
remove_files  C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM_write_enable_mux.v
export_ip_user_files -of_objects  [get_files C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM_bb.v] -no_script -reset -force -quiet
remove_files  C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM_bb.v
export_ip_user_files -of_objects  [get_files C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM_syn.v] -no_script -reset -force -quiet
remove_files  C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM_syn.v
export_ip_user_files -of_objects  [get_files C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock25Mhz_bb.v] -no_script -reset -force -quiet
remove_files  C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock25Mhz_bb.v
export_ip_user_files -of_objects  [get_files C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock25Mhz_syn.v] -no_script -reset -force -quiet
remove_files  C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock25Mhz_syn.v
export_ip_user_files -of_objects  [get_files C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/slow_clock.v] -no_script -reset -force -quiet
remove_files  C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/slow_clock.v
export_ip_user_files -of_objects  [get_files C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/state_to_7seg.v] -no_script -reset -force -quiet
remove_files  C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/state_to_7seg.v
add_files -norecurse C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1790.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 8 connections, but only 7 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1790.938 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1790.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1790.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1790.938 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock25Mhz_inst.v] -no_script -reset -force -quiet
remove_files  C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock25Mhz_inst.v
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1790.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 8 connections, but only 7 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1790.938 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1790.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1790.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.938 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1790.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 8 connections, but only 7 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3848] Net clk in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1790.938 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin IRAM:clock to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:30]
WARNING: [Synth 8-3295] tying undriven pin DRAM:clock to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:34]
WARNING: [Synth 8-3295] tying undriven pin Processor:clock to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1790.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1790.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1790.938 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1790.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 8 connections, but only 7 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1790.938 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1790.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1790.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.938 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1812.617 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (2#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'statemachine' (3#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_control' does not match port width (4) of module 'statemachine' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IR' (4#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bus' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (6#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDC_controller' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:18]
INFO: [Synth 8-6155] done synthesizing module 'IDC_controller' (8#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R' (9#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
WARNING: [Synth 8-567] referenced signal 'SR2' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
WARNING: [Synth 8-567] referenced signal 'SR1' should be on the sensitivity list [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (10#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Read_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Read_registers' (11#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Write_registers' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Write_registers' (12#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (13#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (14#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (15#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:1]
WARNING: [Synth 8-350] instance 'Processor' of module 'Processor' requires 8 connections, but only 7 given [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3848] Net clk in module/entity Top_Level_Module does not have driver. [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (16#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[6]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[5]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[4]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[3]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[2]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[1]
WARNING: [Synth 8-3331] design IDC_controller has unconnected port instruction[0]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[15]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design PC has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[15]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Bus has unconnected port instruction[0]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU has unconnected port instruction[12]
WARNING: [Synth 8-3331] design IR has unconnected port clock
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[7]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[6]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[5]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[4]
WARNING: [Synth 8-3331] design statemachine has unconnected port instruction[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1822.469 ; gain = 9.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin IRAM:clock to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:30]
WARNING: [Synth 8-3295] tying undriven pin DRAM:clock to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:34]
WARNING: [Synth 8-3295] tying undriven pin Processor:clock to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
WARNING: [Synth 8-3295] tying undriven pin Processor:enable_processor to constant 0 [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1822.469 ; gain = 9.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1822.469 ; gain = 9.852
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1829.047 ; gain = 16.430
set_property top clock [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1829.047 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'clock' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1829.047 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1829.047 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
set_property top Top_Level_Module [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v] -no_script -reset -force -quiet
remove_files  C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v
add_files -norecurse C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v
update_compile_order -fileset sources_1
set_property top clock [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1829.047 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:1]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:8]
INFO: [Synth 8-6155] done synthesizing module 'clock' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:1]
WARNING: [Synth 8-3917] design clock has port clk driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1829.047 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1829.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1829.047 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1829.047 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1840.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:1]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:8]
INFO: [Synth 8-6155] done synthesizing module 'clock' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:1]
WARNING: [Synth 8-3917] design clock has port clk driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1841.676 ; gain = 1.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1841.676 ; gain = 1.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1841.676 ; gain = 1.133
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1851.625 ; gain = 11.082
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1860.027 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:1]
ERROR: [Synth 8-403] loop limit (65536) exceeded [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:8]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:5]
ERROR: [Synth 8-6156] failed synthesizing module 'clock' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1860.027 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1860.027 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1860.027 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:1]
ERROR: [Synth 8-403] loop limit (65536) exceeded [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:8]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:5]
ERROR: [Synth 8-6156] failed synthesizing module 'clock' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1860.027 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1860.027 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1860.027 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:1]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:1]
WARNING: [Synth 8-3330] design clock has an empty top module
WARNING: [Synth 8-3917] design clock has port clk driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1860.250 ; gain = 0.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1860.250 ; gain = 0.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1860.250 ; gain = 0.223
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1870.141 ; gain = 10.113
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_Module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/Instructions.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/Data.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_Level_Module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1875.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Level_Module_behav xil_defaultlib.Top_Level_Module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:46 . Memory (MB): peak = 1875.594 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:53 . Memory (MB): peak = 1875.594 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1875.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:1]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clock' (1#1) [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/clock.v:1]
WARNING: [Synth 8-3917] design clock has port clk driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1875.594 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1875.594 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1875.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2289.242 ; gain = 413.648
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_Module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/Instructions.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/Data.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_Level_Module_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2289.246 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Level_Module_behav xil_defaultlib.Top_Level_Module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 2289.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '60' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:10 . Memory (MB): peak = 2292.168 ; gain = 2.922
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_Module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/Instructions.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/Data.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_Level_Module_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Level_Module_behav xil_defaultlib.Top_Level_Module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 2292.168 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 2292.168 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_Module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/Instructions.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/Data.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_Level_Module_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Level_Module_behav xil_defaultlib.Top_Level_Module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:51]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALU_control' [C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Level_Module_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim/xsim.dir/Top_Level_Module_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 64.559 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 30 00:44:50 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 2292.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_Module_behav -key {Behavioral:sim_1:Functional:Top_Level_Module} -tclbatch {Top_Level_Module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Top_Level_Module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_Module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 2325.453 ; gain = 33.285
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2325.453 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 30 00:55:00 2022...
