fsm_options -device {state[2:0]}

define_state READ 00 {/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic.sv} 70 7 70 10
state_output READ {state[0]} 1

define_state RW 01 {/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic.sv} 99 7 99 8
state_output RW {state[1]} 1

define_state WRITE 10 {/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic.sv} 136 7 136 11
state_output WRITE {state[2]} 1

fsm_options -resetState READ

define_transition WRITE WRITE {in_empty,valid_inter[16] = --}
define_transition RW WRITE {in_empty,valid_inter[16] = --}
define_transition READ WRITE {in_empty,valid_inter[16] = 00}
define_transition READ RW {in_empty,valid_inter[16] = 01}
define_transition READ READ {in_empty,valid_inter[16] = 1-}
fsm_options -SRSPath {/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_2/synwork/proj_2_mult.srs}
fsm_options -SRSTime 1708745631
fsm_options -FSMPath {cordic.state[2:0]}
fsm_options -view {work.cordic_module_cordic.verilog|i:state[2:0]}
fsm_options -ID {10470471}
