/* (c) HighTec EDV-Systeme GmbH */

/* block "LTCA2" of TriCore TC1791 (152 SFRs) */

#ifndef _HAVE_TRICORE_LTCA2_ADDRESSES_H_
#define _HAVE_TRICORE_LTCA2_ADDRESSES_H_

#define LTCA2_ID_ADDR         0xF0002808     /* "LTCA2 Identification Register" */
#define LTCA2_SRSC2_ADDR      0xF0002820     /* "LTCA2 Service Request State Clear Register 2" */
#define LTCA2_SRSS2_ADDR      0xF0002824     /* "LTCA2 Service Request State Set Register 2" */
#define LTCA2_SRSC3_ADDR      0xF0002828     /* "LTCA2 Service Request State Clear Register 3" */
#define LTCA2_SRSS3_ADDR      0xF000282C     /* "LTCA2 Service Request State Set Register 3" */
#define LTCA2_MRACTL_ADDR     0xF0002838     /* "Multiplexer Register Array Control Register" */
#define LTCA2_MRADIN_ADDR     0xF000283C     /* "Multiplexer Register Array Data In Register" */
#define LTCA2_MRADOUT_ADDR    0xF0002840     /* "Multiplexer Register Array Data Out Register" */
#define LTCA2_LTCCTR00_ADDR   0xF0002A00     /* "Local Timer Cell Control Register 00" */
#define LTCA2_LTCXR00_ADDR    0xF0002A04     /* "Local Timer Cell X Register 00" */
#define LTCA2_LTCCTR01_ADDR   0xF0002A08     /* "Local Timer Cell Control Register 01" */
#define LTCA2_LTCXR01_ADDR    0xF0002A0C     /* "Local Timer Cell X Register 01" */
#define LTCA2_LTCCTR02_ADDR   0xF0002A10     /* "Local Timer Cell Control Register 02" */
#define LTCA2_LTCXR02_ADDR    0xF0002A14     /* "Local Timer Cell X Register 02" */
#define LTCA2_LTCCTR03_ADDR   0xF0002A18     /* "Local Timer Cell Control Register 03" */
#define LTCA2_LTCXR03_ADDR    0xF0002A1C     /* "Local Timer Cell X Register 03" */
#define LTCA2_LTCCTR04_ADDR   0xF0002A20     /* "Local Timer Cell Control Register 04" */
#define LTCA2_LTCXR04_ADDR    0xF0002A24     /* "Local Timer Cell X Register 04" */
#define LTCA2_LTCCTR05_ADDR   0xF0002A28     /* "Local Timer Cell Control Register 05" */
#define LTCA2_LTCXR05_ADDR    0xF0002A2C     /* "Local Timer Cell X Register 05" */
#define LTCA2_LTCCTR06_ADDR   0xF0002A30     /* "Local Timer Cell Control Register 06" */
#define LTCA2_LTCXR06_ADDR    0xF0002A34     /* "Local Timer Cell X Register 06" */
#define LTCA2_LTCCTR07_ADDR   0xF0002A38     /* "Local Timer Cell Control Register 07" */
#define LTCA2_LTCXR07_ADDR    0xF0002A3C     /* "Local Timer Cell X Register 07" */
#define LTCA2_LTCCTR08_ADDR   0xF0002A40     /* "Local Timer Cell Control Register 08" */
#define LTCA2_LTCXR08_ADDR    0xF0002A44     /* "Local Timer Cell X Register 08" */
#define LTCA2_LTCCTR09_ADDR   0xF0002A48     /* "Local Timer Cell Control Register 09" */
#define LTCA2_LTCXR09_ADDR    0xF0002A4C     /* "Local Timer Cell X Register 09" */
#define LTCA2_LTCCTR10_ADDR   0xF0002A50     /* "Local Timer Cell Control Register 10" */
#define LTCA2_LTCXR10_ADDR    0xF0002A54     /* "Local Timer Cell X Register 10" */
#define LTCA2_LTCCTR11_ADDR   0xF0002A58     /* "Local Timer Cell Control Register 11" */
#define LTCA2_LTCXR11_ADDR    0xF0002A5C     /* "Local Timer Cell X Register 11" */
#define LTCA2_LTCCTR12_ADDR   0xF0002A60     /* "Local Timer Cell Control Register 12" */
#define LTCA2_LTCXR12_ADDR    0xF0002A64     /* "Local Timer Cell X Register 12" */
#define LTCA2_LTCCTR13_ADDR   0xF0002A68     /* "Local Timer Cell Control Register 13" */
#define LTCA2_LTCXR13_ADDR    0xF0002A6C     /* "Local Timer Cell X Register 13" */
#define LTCA2_LTCCTR14_ADDR   0xF0002A70     /* "Local Timer Cell Control Register 14" */
#define LTCA2_LTCXR14_ADDR    0xF0002A74     /* "Local Timer Cell X Register 14" */
#define LTCA2_LTCCTR15_ADDR   0xF0002A78     /* "Local Timer Cell Control Register 15" */
#define LTCA2_LTCXR15_ADDR    0xF0002A7C     /* "Local Timer Cell X Register 15" */
#define LTCA2_LTCCTR16_ADDR   0xF0002A80     /* "Local Timer Cell Control Register 16" */
#define LTCA2_LTCXR16_ADDR    0xF0002A84     /* "Local Timer Cell X Register 16" */
#define LTCA2_LTCCTR17_ADDR   0xF0002A88     /* "Local Timer Cell Control Register 17" */
#define LTCA2_LTCXR17_ADDR    0xF0002A8C     /* "Local Timer Cell X Register 17" */
#define LTCA2_LTCCTR18_ADDR   0xF0002A90     /* "Local Timer Cell Control Register 18" */
#define LTCA2_LTCXR18_ADDR    0xF0002A94     /* "Local Timer Cell X Register 18" */
#define LTCA2_LTCCTR19_ADDR   0xF0002A98     /* "Local Timer Cell Control Register 19" */
#define LTCA2_LTCXR19_ADDR    0xF0002A9C     /* "Local Timer Cell X Register 19" */
#define LTCA2_LTCCTR20_ADDR   0xF0002AA0     /* "Local Timer Cell Control Register 20" */
#define LTCA2_LTCXR20_ADDR    0xF0002AA4     /* "Local Timer Cell X Register 20" */
#define LTCA2_LTCCTR21_ADDR   0xF0002AA8     /* "Local Timer Cell Control Register 21" */
#define LTCA2_LTCXR21_ADDR    0xF0002AAC     /* "Local Timer Cell X Register 21" */
#define LTCA2_LTCCTR22_ADDR   0xF0002AB0     /* "Local Timer Cell Control Register 22" */
#define LTCA2_LTCXR22_ADDR    0xF0002AB4     /* "Local Timer Cell X Register 22" */
#define LTCA2_LTCCTR23_ADDR   0xF0002AB8     /* "Local Timer Cell Control Register 23" */
#define LTCA2_LTCXR23_ADDR    0xF0002ABC     /* "Local Timer Cell X Register 23" */
#define LTCA2_LTCCTR24_ADDR   0xF0002AC0     /* "Local Timer Cell Control Register 24" */
#define LTCA2_LTCXR24_ADDR    0xF0002AC4     /* "Local Timer Cell X Register 24" */
#define LTCA2_LTCCTR25_ADDR   0xF0002AC8     /* "Local Timer Cell Control Register 25" */
#define LTCA2_LTCXR25_ADDR    0xF0002ACC     /* "Local Timer Cell X Register 25" */
#define LTCA2_LTCCTR26_ADDR   0xF0002AD0     /* "Local Timer Cell Control Register 26" */
#define LTCA2_LTCXR26_ADDR    0xF0002AD4     /* "Local Timer Cell X Register 26" */
#define LTCA2_LTCCTR27_ADDR   0xF0002AD8     /* "Local Timer Cell Control Register 27" */
#define LTCA2_LTCXR27_ADDR    0xF0002ADC     /* "Local Timer Cell X Register 27" */
#define LTCA2_LTCCTR28_ADDR   0xF0002AE0     /* "Local Timer Cell Control Register 28" */
#define LTCA2_LTCXR28_ADDR    0xF0002AE4     /* "Local Timer Cell X Register 28" */
#define LTCA2_LTCCTR29_ADDR   0xF0002AE8     /* "Local Timer Cell Control Register 29" */
#define LTCA2_LTCXR29_ADDR    0xF0002AEC     /* "Local Timer Cell X Register 29" */
#define LTCA2_LTCCTR30_ADDR   0xF0002AF0     /* "Local Timer Cell Control Register 30" */
#define LTCA2_LTCXR30_ADDR    0xF0002AF4     /* "Local Timer Cell X Register 30" */
#define LTCA2_LTCCTR31_ADDR   0xF0002AF8     /* "Local Timer Cell Control Register 31" */
#define LTCA2_LTCXR31_ADDR    0xF0002AFC     /* "Local Timer Cell X Register 31" */
#define LTCA2_LTCCTR32_ADDR   0xF0002B00     /* "Local Timer Cell Control Register 32" */
#define LTCA2_LTCXR32_ADDR    0xF0002B04     /* "Local Timer Cell X Register 32" */
#define LTCA2_LTCCTR33_ADDR   0xF0002B08     /* "Local Timer Cell Control Register 33" */
#define LTCA2_LTCXR33_ADDR    0xF0002B0C     /* "Local Timer Cell X Register 33" */
#define LTCA2_LTCCTR34_ADDR   0xF0002B10     /* "Local Timer Cell Control Register 34" */
#define LTCA2_LTCXR34_ADDR    0xF0002B14     /* "Local Timer Cell X Register 34" */
#define LTCA2_LTCCTR35_ADDR   0xF0002B18     /* "Local Timer Cell Control Register 35" */
#define LTCA2_LTCXR35_ADDR    0xF0002B1C     /* "Local Timer Cell X Register 35" */
#define LTCA2_LTCCTR36_ADDR   0xF0002B20     /* "Local Timer Cell Control Register 36" */
#define LTCA2_LTCXR36_ADDR    0xF0002B24     /* "Local Timer Cell X Register 36" */
#define LTCA2_LTCCTR37_ADDR   0xF0002B28     /* "Local Timer Cell Control Register 37" */
#define LTCA2_LTCXR37_ADDR    0xF0002B2C     /* "Local Timer Cell X Register 37" */
#define LTCA2_LTCCTR38_ADDR   0xF0002B30     /* "Local Timer Cell Control Register 38" */
#define LTCA2_LTCXR38_ADDR    0xF0002B34     /* "Local Timer Cell X Register 38" */
#define LTCA2_LTCCTR39_ADDR   0xF0002B38     /* "Local Timer Cell Control Register 39" */
#define LTCA2_LTCXR39_ADDR    0xF0002B3C     /* "Local Timer Cell X Register 39" */
#define LTCA2_LTCCTR40_ADDR   0xF0002B40     /* "Local Timer Cell Control Register 40" */
#define LTCA2_LTCXR40_ADDR    0xF0002B44     /* "Local Timer Cell X Register 40" */
#define LTCA2_LTCCTR41_ADDR   0xF0002B48     /* "Local Timer Cell Control Register 41" */
#define LTCA2_LTCXR41_ADDR    0xF0002B4C     /* "Local Timer Cell X Register 41" */
#define LTCA2_LTCCTR42_ADDR   0xF0002B50     /* "Local Timer Cell Control Register 42" */
#define LTCA2_LTCXR42_ADDR    0xF0002B54     /* "Local Timer Cell X Register 42" */
#define LTCA2_LTCCTR43_ADDR   0xF0002B58     /* "Local Timer Cell Control Register 43" */
#define LTCA2_LTCXR43_ADDR    0xF0002B5C     /* "Local Timer Cell X Register 43" */
#define LTCA2_LTCCTR44_ADDR   0xF0002B60     /* "Local Timer Cell Control Register 44" */
#define LTCA2_LTCXR44_ADDR    0xF0002B64     /* "Local Timer Cell X Register 44" */
#define LTCA2_LTCCTR45_ADDR   0xF0002B68     /* "Local Timer Cell Control Register 45" */
#define LTCA2_LTCXR45_ADDR    0xF0002B6C     /* "Local Timer Cell X Register 45" */
#define LTCA2_LTCCTR46_ADDR   0xF0002B70     /* "Local Timer Cell Control Register 46" */
#define LTCA2_LTCXR46_ADDR    0xF0002B74     /* "Local Timer Cell X Register 46" */
#define LTCA2_LTCCTR47_ADDR   0xF0002B78     /* "Local Timer Cell Control Register 47" */
#define LTCA2_LTCXR47_ADDR    0xF0002B7C     /* "Local Timer Cell X Register 47" */
#define LTCA2_LTCCTR48_ADDR   0xF0002B80     /* "Local Timer Cell Control Register 48" */
#define LTCA2_LTCXR48_ADDR    0xF0002B84     /* "Local Timer Cell X Register 48" */
#define LTCA2_LTCCTR49_ADDR   0xF0002B88     /* "Local Timer Cell Control Register 49" */
#define LTCA2_LTCXR49_ADDR    0xF0002B8C     /* "Local Timer Cell X Register 49" */
#define LTCA2_LTCCTR50_ADDR   0xF0002B90     /* "Local Timer Cell Control Register 50" */
#define LTCA2_LTCXR50_ADDR    0xF0002B94     /* "Local Timer Cell X Register 50" */
#define LTCA2_LTCCTR51_ADDR   0xF0002B98     /* "Local Timer Cell Control Register 51" */
#define LTCA2_LTCXR51_ADDR    0xF0002B9C     /* "Local Timer Cell X Register 51" */
#define LTCA2_LTCCTR52_ADDR   0xF0002BA0     /* "Local Timer Cell Control Register 52" */
#define LTCA2_LTCXR52_ADDR    0xF0002BA4     /* "Local Timer Cell X Register 52" */
#define LTCA2_LTCCTR53_ADDR   0xF0002BA8     /* "Local Timer Cell Control Register 53" */
#define LTCA2_LTCXR53_ADDR    0xF0002BAC     /* "Local Timer Cell X Register 53" */
#define LTCA2_LTCCTR54_ADDR   0xF0002BB0     /* "Local Timer Cell Control Register 54" */
#define LTCA2_LTCXR54_ADDR    0xF0002BB4     /* "Local Timer Cell X Register 54" */
#define LTCA2_LTCCTR55_ADDR   0xF0002BB8     /* "Local Timer Cell Control Register 55" */
#define LTCA2_LTCXR55_ADDR    0xF0002BBC     /* "Local Timer Cell X Register 55" */
#define LTCA2_LTCCTR56_ADDR   0xF0002BC0     /* "Local Timer Cell Control Register 56" */
#define LTCA2_LTCXR56_ADDR    0xF0002BC4     /* "Local Timer Cell X Register 56" */
#define LTCA2_LTCCTR57_ADDR   0xF0002BC8     /* "Local Timer Cell Control Register 57" */
#define LTCA2_LTCXR57_ADDR    0xF0002BCC     /* "Local Timer Cell X Register 57" */
#define LTCA2_LTCCTR58_ADDR   0xF0002BD0     /* "Local Timer Cell Control Register 58" */
#define LTCA2_LTCXR58_ADDR    0xF0002BD4     /* "Local Timer Cell X Register 58" */
#define LTCA2_LTCCTR59_ADDR   0xF0002BD8     /* "Local Timer Cell Control Register 59" */
#define LTCA2_LTCXR59_ADDR    0xF0002BDC     /* "Local Timer Cell X Register 59" */
#define LTCA2_LTCCTR60_ADDR   0xF0002BE0     /* "Local Timer Cell Control Register 60" */
#define LTCA2_LTCXR60_ADDR    0xF0002BE4     /* "Local Timer Cell X Register 60" */
#define LTCA2_LTCCTR61_ADDR   0xF0002BE8     /* "Local Timer Cell Control Register 61" */
#define LTCA2_LTCXR61_ADDR    0xF0002BEC     /* "Local Timer Cell X Register 61" */
#define LTCA2_LTCCTR62_ADDR   0xF0002BF0     /* "Local Timer Cell Control Register 62" */
#define LTCA2_LTCXR62_ADDR    0xF0002BF4     /* "Local Timer Cell X Register 62" */
#define LTCA2_LTCCTR63_ADDR   0xF0002BF8     /* "Local Timer Cell Control Register 63" */
#define LTCA2_LTCXR63_ADDR    0xF0002BFC     /* "Local Timer Cell X Register 63" */
#define LTCA2_SRC15_ADDR      0xF0002FC0     /* "LTCA2 Interrupt Service Request Control Register 15" */
#define LTCA2_SRC14_ADDR      0xF0002FC4     /* "LTCA2 Interrupt Service Request Control Register 14" */
#define LTCA2_SRC13_ADDR      0xF0002FC8     /* "LTCA2 Interrupt Service Request Control Register 13" */
#define LTCA2_SRC12_ADDR      0xF0002FCC     /* "LTCA2 Interrupt Service Request Control Register 12" */
#define LTCA2_SRC11_ADDR      0xF0002FD0     /* "LTCA2 Interrupt Service Request Control Register 11" */
#define LTCA2_SRC10_ADDR      0xF0002FD4     /* "LTCA2 Interrupt Service Request Control Register 10" */
#define LTCA2_SRC09_ADDR      0xF0002FD8     /* "LTCA2 Interrupt Service Request Control Register 09" */
#define LTCA2_SRC08_ADDR      0xF0002FDC     /* "LTCA2 Interrupt Service Request Control Register 08" */
#define LTCA2_SRC07_ADDR      0xF0002FE0     /* "LTCA2 Interrupt Service Request Control Register 07" */
#define LTCA2_SRC06_ADDR      0xF0002FE4     /* "LTCA2 Interrupt Service Request Control Register 06" */
#define LTCA2_SRC05_ADDR      0xF0002FE8     /* "LTCA2 Interrupt Service Request Control Register 05" */
#define LTCA2_SRC04_ADDR      0xF0002FEC     /* "LTCA2 Interrupt Service Request Control Register 04" */
#define LTCA2_SRC03_ADDR      0xF0002FF0     /* "LTCA2 Interrupt Service Request Control Register 03" */
#define LTCA2_SRC02_ADDR      0xF0002FF4     /* "LTCA2 Interrupt Service Request Control Register 02" */
#define LTCA2_SRC01_ADDR      0xF0002FF8     /* "LTCA2 Interrupt Service Request Control Register 01" */
#define LTCA2_SRC00_ADDR      0xF0002FFC     /* "LTCA2 Interrupt Service Request Control Register 00" */


#endif /* _HAVE_TRICORE_LTCA2_ADDRESSES_H_ (block "LTCA2") */


