// Seed: 401770925
module module_0 (
    input uwire id_0,
    output wand id_1,
    output supply0 id_2,
    input supply0 id_3,
    output wire id_4,
    input tri0 id_5,
    input tri id_6,
    output wand id_7,
    output tri1 id_8,
    input tri id_9,
    input wor id_10,
    input tri1 id_11,
    output supply1 id_12
);
  tri1 id_14;
  assign id_7 = id_14 || id_3 || 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri1 id_3
    , id_8,
    output supply1 id_4,
    output logic id_5,
    input tri1 id_6
);
  wire id_9;
  supply0 id_10 = 1;
  module_0(
      id_6, id_2, id_4, id_1, id_4, id_0, id_6, id_4, id_2, id_1, id_1, id_0, id_2
  );
  wire id_11;
  always id_5 <= #id_1 1 ? id_8 : 1 - id_8;
endmodule
