From 33807ce3bdc516df503b00c939a5d8de8987cdda Mon Sep 17 00:00:00 2001
From: Shubhrajyoti Datta <shubhrajyoti.datta@xilinx.com>
Date: Thu, 27 Apr 2017 20:31:57 +0530
Subject: [PATCH 076/532] clk: zynqmp: Do not set parent rate for gem

commit 9f19b72fa59b318aa09b951a692290de847f1cad from
https://github.com/Xilinx/linux-xlnx.git

gem is in IOPLL sharing many peripherals do not set
parent for it. Also it supports only 3 frequencies
which can be achieved without setting its parent.

Signed-off-by: Shubhrajyoti Datta <shubhrajyoti.datta@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Xulin Sun <xulin.sun@windriver.com>
---
 drivers/clk/zynqmp/clkc.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/drivers/clk/zynqmp/clkc.c b/drivers/clk/zynqmp/clkc.c
index 69ba0ab..d9f7e71 100644
--- a/drivers/clk/zynqmp/clkc.c
+++ b/drivers/clk/zynqmp/clkc.c
@@ -908,7 +908,7 @@ static void __init zynqmp_clk_setup(struct device_node *np)
 			(resource_size_t *)CRL_APB_GEM2_REF_CTRL, 26, 0);
 	clks[gem2_ref] = zynqmp_clk_register_gate(NULL,
 			clk_output_name[gem2_ref], "gem2_ref_div1",
-			CLK_SET_RATE_PARENT,
+			0,
 			(resource_size_t *)CRL_APB_GEM2_REF_CTRL, 25, 0);
 
 
@@ -929,7 +929,7 @@ static void __init zynqmp_clk_setup(struct device_node *np)
 			(resource_size_t *)CRL_APB_GEM3_REF_CTRL, 8, 6,
 			CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO);
 	zynqmp_clk_register_divider(NULL, "gem3_ref_div1",
-			"gem3_ref_div0", CLK_SET_RATE_PARENT,
+			"gem3_ref_div0", 0,
 			(resource_size_t *)CRL_APB_GEM3_REF_CTRL, 16, 6,
 			CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO);
 	zynqmp_clk_register_mux(NULL, "gem3_tx_mux", gem3_tx_mux_parents,
-- 
2.7.4

