{"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/signBit","interfaceLanguage":"swift"},"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore"]]},"metadata":{"extendedModule":"CoreAVR","externalID":"s:7CoreAVR10AVRCPUCorePAAE7signBitSbvpZ","symbolKind":"property","role":"symbol","title":"signBit","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"signBit","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"modules":[{"name":"CoreAVR"}],"roleHeading":"Type Property"},"abstract":[{"type":"text","text":"Sign Bit, S = N + V"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 7.3.1.","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"S is bit 4 on SREG."}],"schemaVersion":{"major":0,"patch":0,"minor":3},"sections":[],"kind":"symbol","primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["macOS"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"signBit"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"},{"kind":"text","text":" { "},{"kind":"keyword","text":"get"},{"kind":"text","text":" "},{"kind":"keyword","text":"set"},{"text":" }","kind":"text"}]}]},{"kind":"content","content":[{"text":"Discussion","anchor":"discussion","level":2,"type":"heading"},{"type":"paragraph","inlineContent":[{"type":"text","text":"The S-bit is always an exclusive or between the Negative Flag N and the Two’s Complement Overflow Flag V."},{"type":"text","text":" "},{"text":"See the “Instruction Set Description” for detailed information.","type":"text"}]}]}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/avrcpucore\/signbit"]}],"references":{"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore":{"url":"\/documentation\/coreavr\/avrcpucore","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore","fragments":[{"text":"protocol","kind":"keyword"},{"text":" ","kind":"text"},{"text":"AVRCPUCore","kind":"identifier"}],"type":"topic","role":"symbol","title":"AVRCPUCore","kind":"symbol","abstract":[],"navigatorTitle":[{"text":"AVRCPUCore","kind":"identifier"}]},"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore/signBit":{"role":"symbol","kind":"symbol","type":"topic","abstract":[{"type":"text","text":"Sign Bit, S = N + V"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 7.3.1.","type":"text"},{"type":"text","text":" "},{"type":"text","text":"S is bit 4 on SREG."}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/signBit","url":"\/documentation\/coreavr\/avrcpucore\/signbit","title":"signBit","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"signBit"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}]},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"}}}