<div id="pf10b" class="pf w0 h0" data-page-no="10b"><div class="pc pc10b w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg10b.png"/><div class="t m0 xe8 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">RCM_SRS0 field descriptions (continued)</div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x97 h7 y10b6 ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x12c h7 yff7 ff2 fs4 fc0 sc0 ls0">LOC</div><div class="t m0 x83 h7 y10b6 ff2 fs4 fc0 sc0 ls0 ws0">Loss-of-Clock Reset</div><div class="t m0 x83 h7 y12b3 ff2 fs4 fc0 sc0 ls0 ws0">Indicates a reset has been caused by a loss of external clock. The MCG clock monitor must be enabled</div><div class="t m0 x83 h7 y111f ff2 fs4 fc0 sc0 ls0 ws0">for a loss of clock to be detected. Refer to the detailed MCG description for information on enabling the</div><div class="t m0 x83 h7 y13da ff2 fs4 fc0 sc0 ls0 ws0">clock monitor.</div><div class="t m0 x83 h7 y17bd ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Reset not caused by a loss of external clock.</div><div class="t m0 x83 h7 y17be ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Reset caused by a loss of external clock.</div><div class="t m0 x97 h7 y1708 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x12c h7 y13df ff2 fs4 fc0 sc0 ls0">LVD</div><div class="t m0 x83 h7 y1708 ff2 fs4 fc0 sc0 ls0 ws0">Low-Voltage Detect Reset</div><div class="t m0 x83 h7 y170a ff2 fs4 fc0 sc0 ls0 ws0">If the LVDRE bit is set and the supply drops below the LVD trip voltage, an LVD reset occurs. This bit is</div><div class="t m0 x83 h7 y13e0 ff2 fs4 fc0 sc0 ls0 ws0">also set by POR.</div><div class="t m0 x83 h7 y17bf ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Reset not caused by LVD trip or POR</div><div class="t m0 x83 h7 y17c0 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Reset caused by LVD trip or POR</div><div class="t m0 x97 h7 y10e0 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x91 h7 y17c1 ff2 fs4 fc0 sc0 ls0">WAKEUP</div><div class="t m0 x83 h7 y10e0 ff2 fs4 fc0 sc0 ls0 ws0">Low Leakage Wakeup Reset</div><div class="t m0 x83 h7 y170d ff2 fs4 fc0 sc0 ls0 ws0">Indicates a reset has been caused by an enabled LLWU module wakeup source while the chip was in a</div><div class="t m0 x83 h7 y13e6 ff2 fs4 fc0 sc0 ls0 ws0">low leakage mode. In LLS mode, the RESET pin is the only wakeup source that can cause this reset. Any</div><div class="t m0 x83 h7 y13e7 ff2 fs4 fc0 sc0 ls0 ws0">enabled wakeup source in a VLLSx mode causes a reset. This bit is cleared by any reset except</div><div class="t m0 x83 h7 y17c2 ff2 fs4 fc0 sc0 ls0">WAKEUP.</div><div class="t m0 x83 h7 y17c3 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Reset not caused by LLWU module wakeup source</div><div class="t m0 x83 h7 y17c4 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Reset caused by LLWU module wakeup source</div><div class="t m0 x9 h1b y17c5 ff1 fsc fc0 sc0 ls0 ws0">16.2.2<span class="_ _b"> </span>System Reset Status Register 1 (RCM_SRS1)</div><div class="t m0 x9 hf y17c6 ff3 fs5 fc0 sc0 ls0 ws0">This register includes read-only status flags to indicate the source of the most recent</div><div class="t m0 x9 hf y17c7 ff3 fs5 fc0 sc0 ls0 ws0">reset. The reset state of these bits depends on what caused the MCU to reset.</div><div class="t m0 x10e h8 y17c8 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y1638 ff3 fs5 fc0 sc0 ls0 ws0">The reset value of this register depends on the reset source:</div><div class="t m0 xd4 hf y1639 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>POR (including LVD) — 0x00</div><div class="t m0 xd4 hf y17c9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>LVD (without POR) — 0x00</div><div class="t m0 xd4 hf y17ca ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>VLLS mode wakeup — 0x00</div><div class="t m0 xd4 hf y17cb ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Other reset — a bit is set if its corresponding reset source</div><div class="t m0 xd7 hf y17cc ff3 fs5 fc0 sc0 ls0 ws0">caused the reset</div><div class="t m0 x9 h7 y17cd ff2 fs4 fc0 sc0 ls0 ws0">Address: 4007_F000h base + 1h offset = 4007_F001h</div><div class="t m0 x81 h1d y17ce ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y17cf ff2 fs4 fc0 sc0 ls0 ws2b9">Read<span class="_ _165"> </span>0<span class="_ _12d"> </span>0 SACKERR 0<span class="_ _3e"> </span>MDM_AP<span class="_ _46"> </span>SW<span class="_ _130"> </span>LOCKUP<span class="_ _55"> </span>0</div><div class="t m0 x8b h7 y17d0 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y17d1 ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v0">00000000<span class="_ _19a"></span></span></div><div class="t m0 xc4 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 16 Reset Control Module (RCM)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>267</div><a class="l" href="#pf10c" data-dest-detail='[268,"XYZ",null,685.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:135.498000px;bottom:131.367000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf10c" data-dest-detail='[268,"XYZ",null,659.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:191.498000px;bottom:131.367000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf10c" data-dest-detail='[268,"XYZ",null,632.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:228.247000px;bottom:131.367000px;width:43.506000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf10c" data-dest-detail='[268,"XYZ",null,551.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:303.498000px;bottom:131.367000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf10c" data-dest-detail='[268,"XYZ",null,524.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:342.749000px;bottom:131.367000px;width:38.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf10c" data-dest-detail='[268,"XYZ",null,443.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:410.750000px;bottom:131.367000px;width:14.500000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf10c" data-dest-detail='[268,"XYZ",null,361.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:455.496000px;bottom:131.367000px;width:37.008000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf10c" data-dest-detail='[268,"XYZ",null,291.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:527.498000px;bottom:131.367000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
