
CP1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d114  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f14  0800d318  0800d318  0001d318  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e22c  0800e22c  000202d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800e22c  0800e22c  0001e22c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e234  0800e234  000202d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e234  0800e234  0001e234  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e238  0800e238  0001e238  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d0  20000000  0800e23c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000184d8  200002d0  0800e50c  000202d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200187a8  0800e50c  000287a8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000202d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dd0d  00000000  00000000  000202fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003742  00000000  00000000  0003e00b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012c8  00000000  00000000  00041750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001190  00000000  00000000  00042a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b50c  00000000  00000000  00043ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018752  00000000  00000000  0006f0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001040ef  00000000  00000000  00087806  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018b8f5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063b0  00000000  00000000  0018b948  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200002d0 	.word	0x200002d0
 800021c:	00000000 	.word	0x00000000
 8000220:	0800d2fc 	.word	0x0800d2fc

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200002d4 	.word	0x200002d4
 800023c:	0800d2fc 	.word	0x0800d2fc

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	; 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_uldivmod>:
 8000688:	b953      	cbnz	r3, 80006a0 <__aeabi_uldivmod+0x18>
 800068a:	b94a      	cbnz	r2, 80006a0 <__aeabi_uldivmod+0x18>
 800068c:	2900      	cmp	r1, #0
 800068e:	bf08      	it	eq
 8000690:	2800      	cmpeq	r0, #0
 8000692:	bf1c      	itt	ne
 8000694:	f04f 31ff 	movne.w	r1, #4294967295
 8000698:	f04f 30ff 	movne.w	r0, #4294967295
 800069c:	f000 b9a6 	b.w	80009ec <__aeabi_idiv0>
 80006a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006a8:	f000 f83e 	bl	8000728 <__udivmoddi4>
 80006ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006b4:	b004      	add	sp, #16
 80006b6:	4770      	bx	lr

080006b8 <__aeabi_d2lz>:
 80006b8:	b508      	push	{r3, lr}
 80006ba:	4602      	mov	r2, r0
 80006bc:	460b      	mov	r3, r1
 80006be:	ec43 2b17 	vmov	d7, r2, r3
 80006c2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006ca:	d403      	bmi.n	80006d4 <__aeabi_d2lz+0x1c>
 80006cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006d0:	f000 b80a 	b.w	80006e8 <__aeabi_d2ulz>
 80006d4:	eeb1 7b47 	vneg.f64	d7, d7
 80006d8:	ec51 0b17 	vmov	r0, r1, d7
 80006dc:	f000 f804 	bl	80006e8 <__aeabi_d2ulz>
 80006e0:	4240      	negs	r0, r0
 80006e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e6:	bd08      	pop	{r3, pc}

080006e8 <__aeabi_d2ulz>:
 80006e8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000718 <__aeabi_d2ulz+0x30>
 80006ec:	ec41 0b17 	vmov	d7, r0, r1
 80006f0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000720 <__aeabi_d2ulz+0x38>
 80006f4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006f8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006fc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000700:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000704:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000708:	ee16 1a10 	vmov	r1, s12
 800070c:	ee17 0a90 	vmov	r0, s15
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	f3af 8000 	nop.w
 8000718:	00000000 	.word	0x00000000
 800071c:	3df00000 	.word	0x3df00000
 8000720:	00000000 	.word	0x00000000
 8000724:	41f00000 	.word	0x41f00000

08000728 <__udivmoddi4>:
 8000728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800072c:	9d08      	ldr	r5, [sp, #32]
 800072e:	4604      	mov	r4, r0
 8000730:	468c      	mov	ip, r1
 8000732:	2b00      	cmp	r3, #0
 8000734:	f040 8083 	bne.w	800083e <__udivmoddi4+0x116>
 8000738:	428a      	cmp	r2, r1
 800073a:	4617      	mov	r7, r2
 800073c:	d947      	bls.n	80007ce <__udivmoddi4+0xa6>
 800073e:	fab2 f282 	clz	r2, r2
 8000742:	b142      	cbz	r2, 8000756 <__udivmoddi4+0x2e>
 8000744:	f1c2 0020 	rsb	r0, r2, #32
 8000748:	fa24 f000 	lsr.w	r0, r4, r0
 800074c:	4091      	lsls	r1, r2
 800074e:	4097      	lsls	r7, r2
 8000750:	ea40 0c01 	orr.w	ip, r0, r1
 8000754:	4094      	lsls	r4, r2
 8000756:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800075a:	0c23      	lsrs	r3, r4, #16
 800075c:	fbbc f6f8 	udiv	r6, ip, r8
 8000760:	fa1f fe87 	uxth.w	lr, r7
 8000764:	fb08 c116 	mls	r1, r8, r6, ip
 8000768:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800076c:	fb06 f10e 	mul.w	r1, r6, lr
 8000770:	4299      	cmp	r1, r3
 8000772:	d909      	bls.n	8000788 <__udivmoddi4+0x60>
 8000774:	18fb      	adds	r3, r7, r3
 8000776:	f106 30ff 	add.w	r0, r6, #4294967295
 800077a:	f080 8119 	bcs.w	80009b0 <__udivmoddi4+0x288>
 800077e:	4299      	cmp	r1, r3
 8000780:	f240 8116 	bls.w	80009b0 <__udivmoddi4+0x288>
 8000784:	3e02      	subs	r6, #2
 8000786:	443b      	add	r3, r7
 8000788:	1a5b      	subs	r3, r3, r1
 800078a:	b2a4      	uxth	r4, r4
 800078c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000790:	fb08 3310 	mls	r3, r8, r0, r3
 8000794:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000798:	fb00 fe0e 	mul.w	lr, r0, lr
 800079c:	45a6      	cmp	lr, r4
 800079e:	d909      	bls.n	80007b4 <__udivmoddi4+0x8c>
 80007a0:	193c      	adds	r4, r7, r4
 80007a2:	f100 33ff 	add.w	r3, r0, #4294967295
 80007a6:	f080 8105 	bcs.w	80009b4 <__udivmoddi4+0x28c>
 80007aa:	45a6      	cmp	lr, r4
 80007ac:	f240 8102 	bls.w	80009b4 <__udivmoddi4+0x28c>
 80007b0:	3802      	subs	r0, #2
 80007b2:	443c      	add	r4, r7
 80007b4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007b8:	eba4 040e 	sub.w	r4, r4, lr
 80007bc:	2600      	movs	r6, #0
 80007be:	b11d      	cbz	r5, 80007c8 <__udivmoddi4+0xa0>
 80007c0:	40d4      	lsrs	r4, r2
 80007c2:	2300      	movs	r3, #0
 80007c4:	e9c5 4300 	strd	r4, r3, [r5]
 80007c8:	4631      	mov	r1, r6
 80007ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ce:	b902      	cbnz	r2, 80007d2 <__udivmoddi4+0xaa>
 80007d0:	deff      	udf	#255	; 0xff
 80007d2:	fab2 f282 	clz	r2, r2
 80007d6:	2a00      	cmp	r2, #0
 80007d8:	d150      	bne.n	800087c <__udivmoddi4+0x154>
 80007da:	1bcb      	subs	r3, r1, r7
 80007dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007e0:	fa1f f887 	uxth.w	r8, r7
 80007e4:	2601      	movs	r6, #1
 80007e6:	fbb3 fcfe 	udiv	ip, r3, lr
 80007ea:	0c21      	lsrs	r1, r4, #16
 80007ec:	fb0e 331c 	mls	r3, lr, ip, r3
 80007f0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007f4:	fb08 f30c 	mul.w	r3, r8, ip
 80007f8:	428b      	cmp	r3, r1
 80007fa:	d907      	bls.n	800080c <__udivmoddi4+0xe4>
 80007fc:	1879      	adds	r1, r7, r1
 80007fe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000802:	d202      	bcs.n	800080a <__udivmoddi4+0xe2>
 8000804:	428b      	cmp	r3, r1
 8000806:	f200 80e9 	bhi.w	80009dc <__udivmoddi4+0x2b4>
 800080a:	4684      	mov	ip, r0
 800080c:	1ac9      	subs	r1, r1, r3
 800080e:	b2a3      	uxth	r3, r4
 8000810:	fbb1 f0fe 	udiv	r0, r1, lr
 8000814:	fb0e 1110 	mls	r1, lr, r0, r1
 8000818:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800081c:	fb08 f800 	mul.w	r8, r8, r0
 8000820:	45a0      	cmp	r8, r4
 8000822:	d907      	bls.n	8000834 <__udivmoddi4+0x10c>
 8000824:	193c      	adds	r4, r7, r4
 8000826:	f100 33ff 	add.w	r3, r0, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x10a>
 800082c:	45a0      	cmp	r8, r4
 800082e:	f200 80d9 	bhi.w	80009e4 <__udivmoddi4+0x2bc>
 8000832:	4618      	mov	r0, r3
 8000834:	eba4 0408 	sub.w	r4, r4, r8
 8000838:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800083c:	e7bf      	b.n	80007be <__udivmoddi4+0x96>
 800083e:	428b      	cmp	r3, r1
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x12e>
 8000842:	2d00      	cmp	r5, #0
 8000844:	f000 80b1 	beq.w	80009aa <__udivmoddi4+0x282>
 8000848:	2600      	movs	r6, #0
 800084a:	e9c5 0100 	strd	r0, r1, [r5]
 800084e:	4630      	mov	r0, r6
 8000850:	4631      	mov	r1, r6
 8000852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000856:	fab3 f683 	clz	r6, r3
 800085a:	2e00      	cmp	r6, #0
 800085c:	d14a      	bne.n	80008f4 <__udivmoddi4+0x1cc>
 800085e:	428b      	cmp	r3, r1
 8000860:	d302      	bcc.n	8000868 <__udivmoddi4+0x140>
 8000862:	4282      	cmp	r2, r0
 8000864:	f200 80b8 	bhi.w	80009d8 <__udivmoddi4+0x2b0>
 8000868:	1a84      	subs	r4, r0, r2
 800086a:	eb61 0103 	sbc.w	r1, r1, r3
 800086e:	2001      	movs	r0, #1
 8000870:	468c      	mov	ip, r1
 8000872:	2d00      	cmp	r5, #0
 8000874:	d0a8      	beq.n	80007c8 <__udivmoddi4+0xa0>
 8000876:	e9c5 4c00 	strd	r4, ip, [r5]
 800087a:	e7a5      	b.n	80007c8 <__udivmoddi4+0xa0>
 800087c:	f1c2 0320 	rsb	r3, r2, #32
 8000880:	fa20 f603 	lsr.w	r6, r0, r3
 8000884:	4097      	lsls	r7, r2
 8000886:	fa01 f002 	lsl.w	r0, r1, r2
 800088a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800088e:	40d9      	lsrs	r1, r3
 8000890:	4330      	orrs	r0, r6
 8000892:	0c03      	lsrs	r3, r0, #16
 8000894:	fbb1 f6fe 	udiv	r6, r1, lr
 8000898:	fa1f f887 	uxth.w	r8, r7
 800089c:	fb0e 1116 	mls	r1, lr, r6, r1
 80008a0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008a4:	fb06 f108 	mul.w	r1, r6, r8
 80008a8:	4299      	cmp	r1, r3
 80008aa:	fa04 f402 	lsl.w	r4, r4, r2
 80008ae:	d909      	bls.n	80008c4 <__udivmoddi4+0x19c>
 80008b0:	18fb      	adds	r3, r7, r3
 80008b2:	f106 3cff 	add.w	ip, r6, #4294967295
 80008b6:	f080 808d 	bcs.w	80009d4 <__udivmoddi4+0x2ac>
 80008ba:	4299      	cmp	r1, r3
 80008bc:	f240 808a 	bls.w	80009d4 <__udivmoddi4+0x2ac>
 80008c0:	3e02      	subs	r6, #2
 80008c2:	443b      	add	r3, r7
 80008c4:	1a5b      	subs	r3, r3, r1
 80008c6:	b281      	uxth	r1, r0
 80008c8:	fbb3 f0fe 	udiv	r0, r3, lr
 80008cc:	fb0e 3310 	mls	r3, lr, r0, r3
 80008d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008d4:	fb00 f308 	mul.w	r3, r0, r8
 80008d8:	428b      	cmp	r3, r1
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x1c4>
 80008dc:	1879      	adds	r1, r7, r1
 80008de:	f100 3cff 	add.w	ip, r0, #4294967295
 80008e2:	d273      	bcs.n	80009cc <__udivmoddi4+0x2a4>
 80008e4:	428b      	cmp	r3, r1
 80008e6:	d971      	bls.n	80009cc <__udivmoddi4+0x2a4>
 80008e8:	3802      	subs	r0, #2
 80008ea:	4439      	add	r1, r7
 80008ec:	1acb      	subs	r3, r1, r3
 80008ee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80008f2:	e778      	b.n	80007e6 <__udivmoddi4+0xbe>
 80008f4:	f1c6 0c20 	rsb	ip, r6, #32
 80008f8:	fa03 f406 	lsl.w	r4, r3, r6
 80008fc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000900:	431c      	orrs	r4, r3
 8000902:	fa20 f70c 	lsr.w	r7, r0, ip
 8000906:	fa01 f306 	lsl.w	r3, r1, r6
 800090a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800090e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000912:	431f      	orrs	r7, r3
 8000914:	0c3b      	lsrs	r3, r7, #16
 8000916:	fbb1 f9fe 	udiv	r9, r1, lr
 800091a:	fa1f f884 	uxth.w	r8, r4
 800091e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000922:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000926:	fb09 fa08 	mul.w	sl, r9, r8
 800092a:	458a      	cmp	sl, r1
 800092c:	fa02 f206 	lsl.w	r2, r2, r6
 8000930:	fa00 f306 	lsl.w	r3, r0, r6
 8000934:	d908      	bls.n	8000948 <__udivmoddi4+0x220>
 8000936:	1861      	adds	r1, r4, r1
 8000938:	f109 30ff 	add.w	r0, r9, #4294967295
 800093c:	d248      	bcs.n	80009d0 <__udivmoddi4+0x2a8>
 800093e:	458a      	cmp	sl, r1
 8000940:	d946      	bls.n	80009d0 <__udivmoddi4+0x2a8>
 8000942:	f1a9 0902 	sub.w	r9, r9, #2
 8000946:	4421      	add	r1, r4
 8000948:	eba1 010a 	sub.w	r1, r1, sl
 800094c:	b2bf      	uxth	r7, r7
 800094e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000952:	fb0e 1110 	mls	r1, lr, r0, r1
 8000956:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800095a:	fb00 f808 	mul.w	r8, r0, r8
 800095e:	45b8      	cmp	r8, r7
 8000960:	d907      	bls.n	8000972 <__udivmoddi4+0x24a>
 8000962:	19e7      	adds	r7, r4, r7
 8000964:	f100 31ff 	add.w	r1, r0, #4294967295
 8000968:	d22e      	bcs.n	80009c8 <__udivmoddi4+0x2a0>
 800096a:	45b8      	cmp	r8, r7
 800096c:	d92c      	bls.n	80009c8 <__udivmoddi4+0x2a0>
 800096e:	3802      	subs	r0, #2
 8000970:	4427      	add	r7, r4
 8000972:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000976:	eba7 0708 	sub.w	r7, r7, r8
 800097a:	fba0 8902 	umull	r8, r9, r0, r2
 800097e:	454f      	cmp	r7, r9
 8000980:	46c6      	mov	lr, r8
 8000982:	4649      	mov	r1, r9
 8000984:	d31a      	bcc.n	80009bc <__udivmoddi4+0x294>
 8000986:	d017      	beq.n	80009b8 <__udivmoddi4+0x290>
 8000988:	b15d      	cbz	r5, 80009a2 <__udivmoddi4+0x27a>
 800098a:	ebb3 020e 	subs.w	r2, r3, lr
 800098e:	eb67 0701 	sbc.w	r7, r7, r1
 8000992:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000996:	40f2      	lsrs	r2, r6
 8000998:	ea4c 0202 	orr.w	r2, ip, r2
 800099c:	40f7      	lsrs	r7, r6
 800099e:	e9c5 2700 	strd	r2, r7, [r5]
 80009a2:	2600      	movs	r6, #0
 80009a4:	4631      	mov	r1, r6
 80009a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009aa:	462e      	mov	r6, r5
 80009ac:	4628      	mov	r0, r5
 80009ae:	e70b      	b.n	80007c8 <__udivmoddi4+0xa0>
 80009b0:	4606      	mov	r6, r0
 80009b2:	e6e9      	b.n	8000788 <__udivmoddi4+0x60>
 80009b4:	4618      	mov	r0, r3
 80009b6:	e6fd      	b.n	80007b4 <__udivmoddi4+0x8c>
 80009b8:	4543      	cmp	r3, r8
 80009ba:	d2e5      	bcs.n	8000988 <__udivmoddi4+0x260>
 80009bc:	ebb8 0e02 	subs.w	lr, r8, r2
 80009c0:	eb69 0104 	sbc.w	r1, r9, r4
 80009c4:	3801      	subs	r0, #1
 80009c6:	e7df      	b.n	8000988 <__udivmoddi4+0x260>
 80009c8:	4608      	mov	r0, r1
 80009ca:	e7d2      	b.n	8000972 <__udivmoddi4+0x24a>
 80009cc:	4660      	mov	r0, ip
 80009ce:	e78d      	b.n	80008ec <__udivmoddi4+0x1c4>
 80009d0:	4681      	mov	r9, r0
 80009d2:	e7b9      	b.n	8000948 <__udivmoddi4+0x220>
 80009d4:	4666      	mov	r6, ip
 80009d6:	e775      	b.n	80008c4 <__udivmoddi4+0x19c>
 80009d8:	4630      	mov	r0, r6
 80009da:	e74a      	b.n	8000872 <__udivmoddi4+0x14a>
 80009dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80009e0:	4439      	add	r1, r7
 80009e2:	e713      	b.n	800080c <__udivmoddi4+0xe4>
 80009e4:	3802      	subs	r0, #2
 80009e6:	443c      	add	r4, r7
 80009e8:	e724      	b.n	8000834 <__udivmoddi4+0x10c>
 80009ea:	bf00      	nop

080009ec <__aeabi_idiv0>:
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <MX_ADC3_Init1>:
bool Read;
uint32_t adc_value;
bool run = 0;

void MX_ADC3_Init1(bool software1)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b086      	sub	sp, #24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	4603      	mov	r3, r0
 80009f8:	71fb      	strb	r3, [r7, #7]
  software = software1;
 80009fa:	4a2b      	ldr	r2, [pc, #172]	; (8000aa8 <MX_ADC3_Init1+0xb8>)
 80009fc:	79fb      	ldrb	r3, [r7, #7]
 80009fe:	7013      	strb	r3, [r2, #0]

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a00:	f107 0308 	add.w	r3, r7, #8
 8000a04:	2200      	movs	r2, #0
 8000a06:	601a      	str	r2, [r3, #0]
 8000a08:	605a      	str	r2, [r3, #4]
 8000a0a:	609a      	str	r2, [r3, #8]
 8000a0c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000a0e:	4b27      	ldr	r3, [pc, #156]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a10:	4a27      	ldr	r2, [pc, #156]	; (8000ab0 <MX_ADC3_Init1+0xc0>)
 8000a12:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000a14:	4b25      	ldr	r3, [pc, #148]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a16:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000a1a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000a1c:	4b23      	ldr	r3, [pc, #140]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a22:	4b22      	ldr	r3, [pc, #136]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000a28:	4b20      	ldr	r3, [pc, #128]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000a2e:	4b1f      	ldr	r3, [pc, #124]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000a36:	4b1d      	ldr	r3, [pc, #116]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a3c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000a3e:	4b1b      	ldr	r3, [pc, #108]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a40:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
 8000a44:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a46:	4b19      	ldr	r3, [pc, #100]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000a4c:	4b17      	ldr	r3, [pc, #92]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a4e:	2201      	movs	r2, #1
 8000a50:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000a52:	4b16      	ldr	r3, [pc, #88]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a5a:	4b14      	ldr	r3, [pc, #80]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	615a      	str	r2, [r3, #20]

  if(software)
 8000a60:	4b11      	ldr	r3, [pc, #68]	; (8000aa8 <MX_ADC3_Init1+0xb8>)
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d002      	beq.n	8000a6e <MX_ADC3_Init1+0x7e>
	  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a68:	4b10      	ldr	r3, [pc, #64]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a6a:	4a12      	ldr	r2, [pc, #72]	; (8000ab4 <MX_ADC3_Init1+0xc4>)
 8000a6c:	629a      	str	r2, [r3, #40]	; 0x28


  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000a6e:	480f      	ldr	r0, [pc, #60]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a70:	f002 fb6c 	bl	800314c <HAL_ADC_Init>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_ADC3_Init1+0x8e>
  {
    Error_Handler();
 8000a7a:	f001 fde3 	bl	8002644 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a82:	2301      	movs	r3, #1
 8000a84:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a86:	2300      	movs	r3, #0
 8000a88:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000a8a:	f107 0308 	add.w	r3, r7, #8
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4806      	ldr	r0, [pc, #24]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a92:	f002 fde7 	bl	8003664 <HAL_ADC_ConfigChannel>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d001      	beq.n	8000aa0 <MX_ADC3_Init1+0xb0>
  {
    Error_Handler();
 8000a9c:	f001 fdd2 	bl	8002644 <Error_Handler>
  }

}
 8000aa0:	bf00      	nop
 8000aa2:	3718      	adds	r7, #24
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	20000405 	.word	0x20000405
 8000aac:	2001040c 	.word	0x2001040c
 8000ab0:	40012200 	.word	0x40012200
 8000ab4:	0f000001 	.word	0x0f000001

08000ab8 <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000abe:	463b      	mov	r3, r7
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
 8000ac6:	609a      	str	r2, [r3, #8]
 8000ac8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000aca:	4b22      	ldr	r3, [pc, #136]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000acc:	4a22      	ldr	r2, [pc, #136]	; (8000b58 <MX_ADC3_Init+0xa0>)
 8000ace:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ad0:	4b20      	ldr	r3, [pc, #128]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000ad6:	4b1f      	ldr	r3, [pc, #124]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000adc:	4b1d      	ldr	r3, [pc, #116]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000ae2:	4b1c      	ldr	r3, [pc, #112]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000ae8:	4b1a      	ldr	r3, [pc, #104]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000af0:	4b18      	ldr	r3, [pc, #96]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000af2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000af6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000af8:	4b16      	ldr	r3, [pc, #88]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000afa:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
 8000afe:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b00:	4b14      	ldr	r3, [pc, #80]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000b06:	4b13      	ldr	r3, [pc, #76]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b08:	2201      	movs	r2, #1
 8000b0a:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000b0c:	4b11      	ldr	r3, [pc, #68]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b14:	4b0f      	ldr	r3, [pc, #60]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b16:	2201      	movs	r2, #1
 8000b18:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000b1a:	480e      	ldr	r0, [pc, #56]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b1c:	f002 fb16 	bl	800314c <HAL_ADC_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_ADC3_Init+0x72>
  {
    Error_Handler();
 8000b26:	f001 fd8d 	bl	8002644 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b32:	2300      	movs	r3, #0
 8000b34:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b36:	463b      	mov	r3, r7
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4806      	ldr	r0, [pc, #24]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b3c:	f002 fd92 	bl	8003664 <HAL_ADC_ConfigChannel>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_ADC3_Init+0x92>
  {
    Error_Handler();
 8000b46:	f001 fd7d 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000b4a:	bf00      	nop
 8000b4c:	3710      	adds	r7, #16
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	2001040c 	.word	0x2001040c
 8000b58:	40012200 	.word	0x40012200

08000b5c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08c      	sub	sp, #48	; 0x30
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b64:	f107 031c 	add.w	r3, r7, #28
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]
 8000b72:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a31      	ldr	r2, [pc, #196]	; (8000c40 <HAL_ADC_MspInit+0xe4>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d15c      	bne.n	8000c38 <HAL_ADC_MspInit+0xdc>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000b7e:	4b31      	ldr	r3, [pc, #196]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b82:	4a30      	ldr	r2, [pc, #192]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b84:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b88:	6453      	str	r3, [r2, #68]	; 0x44
 8000b8a:	4b2e      	ldr	r3, [pc, #184]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b92:	61bb      	str	r3, [r7, #24]
 8000b94:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b96:	4b2b      	ldr	r3, [pc, #172]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9a:	4a2a      	ldr	r2, [pc, #168]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b9c:	f043 0320 	orr.w	r3, r3, #32
 8000ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ba2:	4b28      	ldr	r3, [pc, #160]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba6:	f003 0320 	and.w	r3, r3, #32
 8000baa:	617b      	str	r3, [r7, #20]
 8000bac:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bae:	4b25      	ldr	r3, [pc, #148]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	4a24      	ldr	r2, [pc, #144]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bb4:	f043 0304 	orr.w	r3, r3, #4
 8000bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bba:	4b22      	ldr	r3, [pc, #136]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bbe:	f003 0304 	and.w	r3, r3, #4
 8000bc2:	613b      	str	r3, [r7, #16]
 8000bc4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc6:	4b1f      	ldr	r3, [pc, #124]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bca:	4a1e      	ldr	r2, [pc, #120]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bcc:	f043 0301 	orr.w	r3, r3, #1
 8000bd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bd2:	4b1c      	ldr	r3, [pc, #112]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	60fb      	str	r3, [r7, #12]
 8000bdc:	68fb      	ldr	r3, [r7, #12]
    PA0/WKUP     ------> ADC3_IN0
    PA1     ------> ADC3_IN1
    PA2     ------> ADC3_IN2
    PA3     ------> ADC3_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000bde:	f44f 63ff 	mov.w	r3, #2040	; 0x7f8
 8000be2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000be4:	2303      	movs	r3, #3
 8000be6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000bec:	f107 031c 	add.w	r3, r7, #28
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4815      	ldr	r0, [pc, #84]	; (8000c48 <HAL_ADC_MspInit+0xec>)
 8000bf4:	f003 fa1c 	bl	8004030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000bf8:	230f      	movs	r3, #15
 8000bfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c04:	f107 031c 	add.w	r3, r7, #28
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4810      	ldr	r0, [pc, #64]	; (8000c4c <HAL_ADC_MspInit+0xf0>)
 8000c0c:	f003 fa10 	bl	8004030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000c10:	230f      	movs	r3, #15
 8000c12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c14:	2303      	movs	r3, #3
 8000c16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c1c:	f107 031c 	add.w	r3, r7, #28
 8000c20:	4619      	mov	r1, r3
 8000c22:	480b      	ldr	r0, [pc, #44]	; (8000c50 <HAL_ADC_MspInit+0xf4>)
 8000c24:	f003 fa04 	bl	8004030 <HAL_GPIO_Init>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	2012      	movs	r0, #18
 8000c2e:	f003 f84e 	bl	8003cce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000c32:	2012      	movs	r0, #18
 8000c34:	f003 f867 	bl	8003d06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000c38:	bf00      	nop
 8000c3a:	3730      	adds	r7, #48	; 0x30
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	40012200 	.word	0x40012200
 8000c44:	40023800 	.word	0x40023800
 8000c48:	40021400 	.word	0x40021400
 8000c4c:	40020800 	.word	0x40020800
 8000c50:	40020000 	.word	0x40020000

08000c54 <config_ADC>:
}

/* USER CODE BEGIN 1 */

void config_ADC(unsigned int channel)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8000c5c:	f107 0308 	add.w	r3, r7, #8
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]

	sConfig.Channel = (uint32_t) channel;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000c72:	2300      	movs	r3, #0
 8000c74:	613b      	str	r3, [r7, #16]

	HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000c76:	f107 0308 	add.w	r3, r7, #8
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4803      	ldr	r0, [pc, #12]	; (8000c8c <config_ADC+0x38>)
 8000c7e:	f002 fcf1 	bl	8003664 <HAL_ADC_ConfigChannel>
}
 8000c82:	bf00      	nop
 8000c84:	3718      	adds	r7, #24
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	2001040c 	.word	0x2001040c

08000c90 <read_ADC>:

uint32_t read_ADC(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
	Read = false;
 8000c94:	4b0b      	ldr	r3, [pc, #44]	; (8000cc4 <read_ADC+0x34>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	701a      	strb	r2, [r3, #0]
	if(HAL_ADC_Start_IT(&hadc3) == HAL_OK)
 8000c9a:	480b      	ldr	r0, [pc, #44]	; (8000cc8 <read_ADC+0x38>)
 8000c9c:	f002 fa9a 	bl	80031d4 <HAL_ADC_Start_IT>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d10a      	bne.n	8000cbc <read_ADC+0x2c>
	{
	  while(!Read);
 8000ca6:	bf00      	nop
 8000ca8:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <read_ADC+0x34>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	f083 0301 	eor.w	r3, r3, #1
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d1f8      	bne.n	8000ca8 <read_ADC+0x18>
	  HAL_ADC_Stop_IT(&hadc3);
 8000cb6:	4804      	ldr	r0, [pc, #16]	; (8000cc8 <read_ADC+0x38>)
 8000cb8:	f002 fb64 	bl	8003384 <HAL_ADC_Stop_IT>
	}
	return adc_value;
 8000cbc:	4b03      	ldr	r3, [pc, #12]	; (8000ccc <read_ADC+0x3c>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	20000404 	.word	0x20000404
 8000cc8:	2001040c 	.word	0x2001040c
 8000ccc:	20010408 	.word	0x20010408

08000cd0 <reset_adc_buf>:

void reset_adc_buf(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
	for(int i = 0 ; i < ADC_BUF_SIZE - 1 ; i++)
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	607b      	str	r3, [r7, #4]
 8000cda:	e007      	b.n	8000cec <reset_adc_buf+0x1c>
		adc_buf[i] = 0;
 8000cdc:	4a0a      	ldr	r2, [pc, #40]	; (8000d08 <reset_adc_buf+0x38>)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0 ; i < ADC_BUF_SIZE - 1 ; i++)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	3301      	adds	r3, #1
 8000cea:	607b      	str	r3, [r7, #4]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	f640 72fe 	movw	r2, #4094	; 0xffe
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	ddf2      	ble.n	8000cdc <reset_adc_buf+0xc>

	adc_buf_index = 0;
 8000cf6:	4b05      	ldr	r3, [pc, #20]	; (8000d0c <reset_adc_buf+0x3c>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	2001055c 	.word	0x2001055c
 8000d0c:	200002ec 	.word	0x200002ec

08000d10 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
	adc_it[software]();
 8000d18:	4b05      	ldr	r3, [pc, #20]	; (8000d30 <HAL_ADC_ConvCpltCallback+0x20>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4b05      	ldr	r3, [pc, #20]	; (8000d34 <HAL_ADC_ConvCpltCallback+0x24>)
 8000d20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d24:	4798      	blx	r3
}
 8000d26:	bf00      	nop
 8000d28:	3708      	adds	r7, #8
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	20000405 	.word	0x20000405
 8000d34:	20000000 	.word	0x20000000

08000d38 <software_adc_it>:
void (*adc_it[])() = {
	timer_adc_it,
	software_adc_it
};

void software_adc_it(){
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0

	adc_value = HAL_ADC_GetValue(&hadc3);
 8000d3c:	4805      	ldr	r0, [pc, #20]	; (8000d54 <software_adc_it+0x1c>)
 8000d3e:	f002 fc6f 	bl	8003620 <HAL_ADC_GetValue>
 8000d42:	4603      	mov	r3, r0
 8000d44:	4a04      	ldr	r2, [pc, #16]	; (8000d58 <software_adc_it+0x20>)
 8000d46:	6013      	str	r3, [r2, #0]
	Read = true;
 8000d48:	4b04      	ldr	r3, [pc, #16]	; (8000d5c <software_adc_it+0x24>)
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	701a      	strb	r2, [r3, #0]
}
 8000d4e:	bf00      	nop
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	2001040c 	.word	0x2001040c
 8000d58:	20010408 	.word	0x20010408
 8000d5c:	20000404 	.word	0x20000404

08000d60 <timer_adc_it>:

void timer_adc_it(){
 8000d60:	b598      	push	{r3, r4, r7, lr}
 8000d62:	af00      	add	r7, sp, #0
	adc_buf[adc_buf_index] = HAL_ADC_GetValue(&hadc3);
 8000d64:	4b0d      	ldr	r3, [pc, #52]	; (8000d9c <timer_adc_it+0x3c>)
 8000d66:	681c      	ldr	r4, [r3, #0]
 8000d68:	480d      	ldr	r0, [pc, #52]	; (8000da0 <timer_adc_it+0x40>)
 8000d6a:	f002 fc59 	bl	8003620 <HAL_ADC_GetValue>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	4a0c      	ldr	r2, [pc, #48]	; (8000da4 <timer_adc_it+0x44>)
 8000d72:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	process_buf(adc_buf, adc_buf_index);
 8000d76:	4b09      	ldr	r3, [pc, #36]	; (8000d9c <timer_adc_it+0x3c>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4809      	ldr	r0, [pc, #36]	; (8000da4 <timer_adc_it+0x44>)
 8000d7e:	f001 fa07 	bl	8002190 <process_buf>
	adc_buf_index++;
 8000d82:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <timer_adc_it+0x3c>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	3301      	adds	r3, #1
 8000d88:	4a04      	ldr	r2, [pc, #16]	; (8000d9c <timer_adc_it+0x3c>)
 8000d8a:	6013      	str	r3, [r2, #0]
	adc_buf_index &= ADC_BUF_SIZE - 1;
 8000d8c:	4b03      	ldr	r3, [pc, #12]	; (8000d9c <timer_adc_it+0x3c>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d94:	4a01      	ldr	r2, [pc, #4]	; (8000d9c <timer_adc_it+0x3c>)
 8000d96:	6013      	str	r3, [r2, #0]
}
 8000d98:	bf00      	nop
 8000d9a:	bd98      	pop	{r3, r4, r7, pc}
 8000d9c:	200002ec 	.word	0x200002ec
 8000da0:	2001040c 	.word	0x2001040c
 8000da4:	2001055c 	.word	0x2001055c

08000da8 <check_command>:
float coef_ak[10] = {0.05, 0.005, 0.045, 0.1, 0.075, 0.025, 0.15, 0.02, 0.02, 0.01};

float coef_bk[10] = {0.05, 0.005, 0.045, 0.1, 0.075, 0.025, 0.15, 0.02, 0.02, 0.01};
*/
unsigned char check_command(char* message)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b084      	sub	sp, #16
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
    char cmd = INV;
 8000db0:	2300      	movs	r3, #0
 8000db2:	73fb      	strb	r3, [r7, #15]

    if((!strncmp((char*) message, "VER", 3)))
 8000db4:	2203      	movs	r2, #3
 8000db6:	4980      	ldr	r1, [pc, #512]	; (8000fb8 <check_command+0x210>)
 8000db8:	6878      	ldr	r0, [r7, #4]
 8000dba:	f008 f9da 	bl	8009172 <strncmp>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d102      	bne.n	8000dca <check_command+0x22>
        cmd = VER;
 8000dc4:	230b      	movs	r3, #11
 8000dc6:	73fb      	strb	r3, [r7, #15]
 8000dc8:	e0f0      	b.n	8000fac <check_command+0x204>
    else if((!strncmp((char*) message, "FNF", 3))){
 8000dca:	2203      	movs	r2, #3
 8000dcc:	497b      	ldr	r1, [pc, #492]	; (8000fbc <check_command+0x214>)
 8000dce:	6878      	ldr	r0, [r7, #4]
 8000dd0:	f008 f9cf 	bl	8009172 <strncmp>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d102      	bne.n	8000de0 <check_command+0x38>
        cmd = FNF;
 8000dda:	2310      	movs	r3, #16
 8000ddc:	73fb      	strb	r3, [r7, #15]
 8000dde:	e0e5      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "FFF", 3))){
 8000de0:	2203      	movs	r2, #3
 8000de2:	4977      	ldr	r1, [pc, #476]	; (8000fc0 <check_command+0x218>)
 8000de4:	6878      	ldr	r0, [r7, #4]
 8000de6:	f008 f9c4 	bl	8009172 <strncmp>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d102      	bne.n	8000df6 <check_command+0x4e>
        cmd = FFF;
 8000df0:	2311      	movs	r3, #17
 8000df2:	73fb      	strb	r3, [r7, #15]
 8000df4:	e0da      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "FNI", 3))){
 8000df6:	2203      	movs	r2, #3
 8000df8:	4972      	ldr	r1, [pc, #456]	; (8000fc4 <check_command+0x21c>)
 8000dfa:	6878      	ldr	r0, [r7, #4]
 8000dfc:	f008 f9b9 	bl	8009172 <strncmp>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d102      	bne.n	8000e0c <check_command+0x64>
        cmd = FNI;
 8000e06:	230e      	movs	r3, #14
 8000e08:	73fb      	strb	r3, [r7, #15]
 8000e0a:	e0cf      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "FFI", 3))){
 8000e0c:	2203      	movs	r2, #3
 8000e0e:	496e      	ldr	r1, [pc, #440]	; (8000fc8 <check_command+0x220>)
 8000e10:	6878      	ldr	r0, [r7, #4]
 8000e12:	f008 f9ae 	bl	8009172 <strncmp>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d102      	bne.n	8000e22 <check_command+0x7a>
        cmd = FFI;
 8000e1c:	230f      	movs	r3, #15
 8000e1e:	73fb      	strb	r3, [r7, #15]
 8000e20:	e0c4      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "ST", 2))){
 8000e22:	2202      	movs	r2, #2
 8000e24:	4969      	ldr	r1, [pc, #420]	; (8000fcc <check_command+0x224>)
 8000e26:	6878      	ldr	r0, [r7, #4]
 8000e28:	f008 f9a3 	bl	8009172 <strncmp>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d102      	bne.n	8000e38 <check_command+0x90>
        cmd = ST;
 8000e32:	2313      	movs	r3, #19
 8000e34:	73fb      	strb	r3, [r7, #15]
 8000e36:	e0b9      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "MR", 2))){
 8000e38:	2202      	movs	r2, #2
 8000e3a:	4965      	ldr	r1, [pc, #404]	; (8000fd0 <check_command+0x228>)
 8000e3c:	6878      	ldr	r0, [r7, #4]
 8000e3e:	f008 f998 	bl	8009172 <strncmp>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d102      	bne.n	8000e4e <check_command+0xa6>
        cmd = FFI;
 8000e48:	230f      	movs	r3, #15
 8000e4a:	73fb      	strb	r3, [r7, #15]
 8000e4c:	e0ae      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "MW", 2))){
 8000e4e:	2202      	movs	r2, #2
 8000e50:	4960      	ldr	r1, [pc, #384]	; (8000fd4 <check_command+0x22c>)
 8000e52:	6878      	ldr	r0, [r7, #4]
 8000e54:	f008 f98d 	bl	8009172 <strncmp>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d102      	bne.n	8000e64 <check_command+0xbc>
        cmd = MW;
 8000e5e:	2302      	movs	r3, #2
 8000e60:	73fb      	strb	r3, [r7, #15]
 8000e62:	e0a3      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "MI", 2))){
 8000e64:	2202      	movs	r2, #2
 8000e66:	495c      	ldr	r1, [pc, #368]	; (8000fd8 <check_command+0x230>)
 8000e68:	6878      	ldr	r0, [r7, #4]
 8000e6a:	f008 f982 	bl	8009172 <strncmp>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d102      	bne.n	8000e7a <check_command+0xd2>
        cmd = MI;
 8000e74:	2303      	movs	r3, #3
 8000e76:	73fb      	strb	r3, [r7, #15]
 8000e78:	e098      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "MO", 2))){
 8000e7a:	2202      	movs	r2, #2
 8000e7c:	4957      	ldr	r1, [pc, #348]	; (8000fdc <check_command+0x234>)
 8000e7e:	6878      	ldr	r0, [r7, #4]
 8000e80:	f008 f977 	bl	8009172 <strncmp>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d102      	bne.n	8000e90 <check_command+0xe8>
        cmd = MO;
 8000e8a:	2304      	movs	r3, #4
 8000e8c:	73fb      	strb	r3, [r7, #15]
 8000e8e:	e08d      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "RD", 2))){
 8000e90:	2202      	movs	r2, #2
 8000e92:	4953      	ldr	r1, [pc, #332]	; (8000fe0 <check_command+0x238>)
 8000e94:	6878      	ldr	r0, [r7, #4]
 8000e96:	f008 f96c 	bl	8009172 <strncmp>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d102      	bne.n	8000ea6 <check_command+0xfe>
        cmd = RD;
 8000ea0:	2305      	movs	r3, #5
 8000ea2:	73fb      	strb	r3, [r7, #15]
 8000ea4:	e082      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "WD", 2))){
 8000ea6:	2202      	movs	r2, #2
 8000ea8:	494e      	ldr	r1, [pc, #312]	; (8000fe4 <check_command+0x23c>)
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	f008 f961 	bl	8009172 <strncmp>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d102      	bne.n	8000ebc <check_command+0x114>
        cmd = WD;
 8000eb6:	2306      	movs	r3, #6
 8000eb8:	73fb      	strb	r3, [r7, #15]
 8000eba:	e077      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "RA", 2))){
 8000ebc:	2202      	movs	r2, #2
 8000ebe:	494a      	ldr	r1, [pc, #296]	; (8000fe8 <check_command+0x240>)
 8000ec0:	6878      	ldr	r0, [r7, #4]
 8000ec2:	f008 f956 	bl	8009172 <strncmp>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d102      	bne.n	8000ed2 <check_command+0x12a>
        cmd = RA;
 8000ecc:	2307      	movs	r3, #7
 8000ece:	73fb      	strb	r3, [r7, #15]
 8000ed0:	e06c      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "WA", 2))){
 8000ed2:	2202      	movs	r2, #2
 8000ed4:	4945      	ldr	r1, [pc, #276]	; (8000fec <check_command+0x244>)
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f008 f94b 	bl	8009172 <strncmp>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d102      	bne.n	8000ee8 <check_command+0x140>
        cmd = WA;
 8000ee2:	2308      	movs	r3, #8
 8000ee4:	73fb      	strb	r3, [r7, #15]
 8000ee6:	e061      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "SP", 2))){
 8000ee8:	2202      	movs	r2, #2
 8000eea:	4941      	ldr	r1, [pc, #260]	; (8000ff0 <check_command+0x248>)
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f008 f940 	bl	8009172 <strncmp>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d102      	bne.n	8000efe <check_command+0x156>
        cmd = SP;
 8000ef8:	230c      	movs	r3, #12
 8000efa:	73fb      	strb	r3, [r7, #15]
 8000efc:	e056      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "AC", 2))){
 8000efe:	2202      	movs	r2, #2
 8000f00:	493c      	ldr	r1, [pc, #240]	; (8000ff4 <check_command+0x24c>)
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f008 f935 	bl	8009172 <strncmp>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d102      	bne.n	8000f14 <check_command+0x16c>
        cmd = AC;
 8000f0e:	230d      	movs	r3, #13
 8000f10:	73fb      	strb	r3, [r7, #15]
 8000f12:	e04b      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "UN", 2))){
 8000f14:	2202      	movs	r2, #2
 8000f16:	4938      	ldr	r1, [pc, #224]	; (8000ff8 <check_command+0x250>)
 8000f18:	6878      	ldr	r0, [r7, #4]
 8000f1a:	f008 f92a 	bl	8009172 <strncmp>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d102      	bne.n	8000f2a <check_command+0x182>
        cmd = UN;
 8000f24:	2316      	movs	r3, #22
 8000f26:	73fb      	strb	r3, [r7, #15]
 8000f28:	e040      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "EN", 2))){
 8000f2a:	2202      	movs	r2, #2
 8000f2c:	4933      	ldr	r1, [pc, #204]	; (8000ffc <check_command+0x254>)
 8000f2e:	6878      	ldr	r0, [r7, #4]
 8000f30:	f008 f91f 	bl	8009172 <strncmp>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d102      	bne.n	8000f40 <check_command+0x198>
        cmd = EN;
 8000f3a:	2315      	movs	r3, #21
 8000f3c:	73fb      	strb	r3, [r7, #15]
 8000f3e:	e035      	b.n	8000fac <check_command+0x204>
    }else if( (!strncmp((char*) message, "CS ", 2))){
 8000f40:	2202      	movs	r2, #2
 8000f42:	492f      	ldr	r1, [pc, #188]	; (8001000 <check_command+0x258>)
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f008 f914 	bl	8009172 <strncmp>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d102      	bne.n	8000f56 <check_command+0x1ae>
        cmd = CS;
 8000f50:	2314      	movs	r3, #20
 8000f52:	73fb      	strb	r3, [r7, #15]
 8000f54:	e02a      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "VR", 2))){
 8000f56:	2202      	movs	r2, #2
 8000f58:	492a      	ldr	r1, [pc, #168]	; (8001004 <check_command+0x25c>)
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f008 f909 	bl	8009172 <strncmp>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d102      	bne.n	8000f6c <check_command+0x1c4>
        cmd = VR;
 8000f66:	2317      	movs	r3, #23
 8000f68:	73fb      	strb	r3, [r7, #15]
 8000f6a:	e01f      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "$", 1))){
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	781a      	ldrb	r2, [r3, #0]
 8000f70:	4b25      	ldr	r3, [pc, #148]	; (8001008 <check_command+0x260>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	1ad3      	subs	r3, r2, r3
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d102      	bne.n	8000f80 <check_command+0x1d8>
        cmd = LAST;
 8000f7a:	2309      	movs	r3, #9
 8000f7c:	73fb      	strb	r3, [r7, #15]
 8000f7e:	e015      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "?", 1))){
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	781a      	ldrb	r2, [r3, #0]
 8000f84:	4b21      	ldr	r3, [pc, #132]	; (800100c <check_command+0x264>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	1ad3      	subs	r3, r2, r3
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d102      	bne.n	8000f94 <check_command+0x1ec>
        cmd = HELP;
 8000f8e:	230a      	movs	r3, #10
 8000f90:	73fb      	strb	r3, [r7, #15]
 8000f92:	e00b      	b.n	8000fac <check_command+0x204>
    }else if((!strncmp((char*) message, "S", 1))){
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	781a      	ldrb	r2, [r3, #0]
 8000f98:	4b1d      	ldr	r3, [pc, #116]	; (8001010 <check_command+0x268>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d102      	bne.n	8000fa8 <check_command+0x200>
        cmd = S;
 8000fa2:	2312      	movs	r3, #18
 8000fa4:	73fb      	strb	r3, [r7, #15]
 8000fa6:	e001      	b.n	8000fac <check_command+0x204>
    }else cmd = INV;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	73fb      	strb	r3, [r7, #15]

    return cmd;
 8000fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3710      	adds	r7, #16
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	0800d318 	.word	0x0800d318
 8000fbc:	0800d31c 	.word	0x0800d31c
 8000fc0:	0800d320 	.word	0x0800d320
 8000fc4:	0800d324 	.word	0x0800d324
 8000fc8:	0800d328 	.word	0x0800d328
 8000fcc:	0800d32c 	.word	0x0800d32c
 8000fd0:	0800d330 	.word	0x0800d330
 8000fd4:	0800d334 	.word	0x0800d334
 8000fd8:	0800d338 	.word	0x0800d338
 8000fdc:	0800d33c 	.word	0x0800d33c
 8000fe0:	0800d340 	.word	0x0800d340
 8000fe4:	0800d344 	.word	0x0800d344
 8000fe8:	0800d348 	.word	0x0800d348
 8000fec:	0800d34c 	.word	0x0800d34c
 8000ff0:	0800d350 	.word	0x0800d350
 8000ff4:	0800d354 	.word	0x0800d354
 8000ff8:	0800d358 	.word	0x0800d358
 8000ffc:	0800d35c 	.word	0x0800d35c
 8001000:	0800d360 	.word	0x0800d360
 8001004:	0800d364 	.word	0x0800d364
 8001008:	0800d368 	.word	0x0800d368
 800100c:	0800d36c 	.word	0x0800d36c
 8001010:	0800d370 	.word	0x0800d370

08001014 <proc_inv_cmd>:

//------------------------------------------------------------------------------------------------------------------


void proc_inv_cmd(char* message)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
	send_UART("Invalid instruction. Type '?' for Help.");
 800101c:	4803      	ldr	r0, [pc, #12]	; (800102c <proc_inv_cmd+0x18>)
 800101e:	f001 ff1b 	bl	8002e58 <send_UART>
}
 8001022:	bf00      	nop
 8001024:	3708      	adds	r7, #8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	0800d374 	.word	0x0800d374

08001030 <proc_mr_cmd>:


void proc_mr_cmd(char* message)
{
 8001030:	b5b0      	push	{r4, r5, r7, lr}
 8001032:	b088      	sub	sp, #32
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
	unsigned int addr, length;

	if(sscanf((char*)message, "MR %x %x", &addr, &length) == 2)
 8001038:	f107 030c 	add.w	r3, r7, #12
 800103c:	f107 0210 	add.w	r2, r7, #16
 8001040:	4932      	ldr	r1, [pc, #200]	; (800110c <proc_mr_cmd+0xdc>)
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f008 f81c 	bl	8009080 <siscanf>
 8001048:	4603      	mov	r3, r0
 800104a:	2b02      	cmp	r3, #2
 800104c:	d157      	bne.n	80010fe <proc_mr_cmd+0xce>
	{
 800104e:	466b      	mov	r3, sp
 8001050:	461d      	mov	r5, r3
		char data[length];
 8001052:	68fc      	ldr	r4, [r7, #12]
 8001054:	4623      	mov	r3, r4
 8001056:	3b01      	subs	r3, #1
 8001058:	61bb      	str	r3, [r7, #24]
 800105a:	4620      	mov	r0, r4
 800105c:	f04f 0100 	mov.w	r1, #0
 8001060:	f04f 0200 	mov.w	r2, #0
 8001064:	f04f 0300 	mov.w	r3, #0
 8001068:	00cb      	lsls	r3, r1, #3
 800106a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800106e:	00c2      	lsls	r2, r0, #3
 8001070:	4620      	mov	r0, r4
 8001072:	f04f 0100 	mov.w	r1, #0
 8001076:	f04f 0200 	mov.w	r2, #0
 800107a:	f04f 0300 	mov.w	r3, #0
 800107e:	00cb      	lsls	r3, r1, #3
 8001080:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001084:	00c2      	lsls	r2, r0, #3
 8001086:	1de3      	adds	r3, r4, #7
 8001088:	08db      	lsrs	r3, r3, #3
 800108a:	00db      	lsls	r3, r3, #3
 800108c:	ebad 0d03 	sub.w	sp, sp, r3
 8001090:	466b      	mov	r3, sp
 8001092:	3300      	adds	r3, #0
 8001094:	617b      	str	r3, [r7, #20]

		if(memory_read(addr, length, data))
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	68f9      	ldr	r1, [r7, #12]
 800109a:	697a      	ldr	r2, [r7, #20]
 800109c:	4618      	mov	r0, r3
 800109e:	f000 fd53 	bl	8001b48 <memory_read>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d025      	beq.n	80010f4 <proc_mr_cmd+0xc4>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80010a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010ac:	6879      	ldr	r1, [r7, #4]
 80010ae:	4818      	ldr	r0, [pc, #96]	; (8001110 <proc_mr_cmd+0xe0>)
 80010b0:	f008 f871 	bl	8009196 <strncpy>

			sprintf((char*) message, "Memory read: ");
 80010b4:	4917      	ldr	r1, [pc, #92]	; (8001114 <proc_mr_cmd+0xe4>)
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f007 ffc2 	bl	8009040 <siprintf>

			for(int i = 0; i < length; i++)
 80010bc:	2300      	movs	r3, #0
 80010be:	61fb      	str	r3, [r7, #28]
 80010c0:	e010      	b.n	80010e4 <proc_mr_cmd+0xb4>
			{
				sprintf((char*) message + strlen((char*) message), "%02X ", data[i]);
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f7ff f8c6 	bl	8000254 <strlen>
 80010c8:	4602      	mov	r2, r0
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	1898      	adds	r0, r3, r2
 80010ce:	697a      	ldr	r2, [r7, #20]
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	4413      	add	r3, r2
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	461a      	mov	r2, r3
 80010d8:	490f      	ldr	r1, [pc, #60]	; (8001118 <proc_mr_cmd+0xe8>)
 80010da:	f007 ffb1 	bl	8009040 <siprintf>
			for(int i = 0; i < length; i++)
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	3301      	adds	r3, #1
 80010e2:	61fb      	str	r3, [r7, #28]
 80010e4:	69fa      	ldr	r2, [r7, #28]
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d3ea      	bcc.n	80010c2 <proc_mr_cmd+0x92>
			}
			send_UART((char*) message);
 80010ec:	6878      	ldr	r0, [r7, #4]
 80010ee:	f001 feb3 	bl	8002e58 <send_UART>
 80010f2:	e002      	b.n	80010fa <proc_mr_cmd+0xca>
		}
		else
			send_UART("Invalid Memory Read instruction argument values.\r");
 80010f4:	4809      	ldr	r0, [pc, #36]	; (800111c <proc_mr_cmd+0xec>)
 80010f6:	f001 feaf 	bl	8002e58 <send_UART>
 80010fa:	46ad      	mov	sp, r5
	}
	else
		send_UART("Invalid Memory Read instruction syntax.");
}
 80010fc:	e002      	b.n	8001104 <proc_mr_cmd+0xd4>
		send_UART("Invalid Memory Read instruction syntax.");
 80010fe:	4808      	ldr	r0, [pc, #32]	; (8001120 <proc_mr_cmd+0xf0>)
 8001100:	f001 feaa 	bl	8002e58 <send_UART>
}
 8001104:	bf00      	nop
 8001106:	3720      	adds	r7, #32
 8001108:	46bd      	mov	sp, r7
 800110a:	bdb0      	pop	{r4, r5, r7, pc}
 800110c:	0800d39c 	.word	0x0800d39c
 8001110:	2001455c 	.word	0x2001455c
 8001114:	0800d3a8 	.word	0x0800d3a8
 8001118:	0800d3b8 	.word	0x0800d3b8
 800111c:	0800d3c0 	.word	0x0800d3c0
 8001120:	0800d3f4 	.word	0x0800d3f4

08001124 <proc_mw_cmd>:


void proc_mw_cmd(char* message)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b088      	sub	sp, #32
 8001128:	af02      	add	r7, sp, #8
 800112a:	6078      	str	r0, [r7, #4]
	unsigned int addr, length, data;

	if(sscanf((char*) message, "MW %x %x %x", &addr, &length, &data) == 3)
 800112c:	f107 0110 	add.w	r1, r7, #16
 8001130:	f107 0214 	add.w	r2, r7, #20
 8001134:	f107 030c 	add.w	r3, r7, #12
 8001138:	9300      	str	r3, [sp, #0]
 800113a:	460b      	mov	r3, r1
 800113c:	4912      	ldr	r1, [pc, #72]	; (8001188 <proc_mw_cmd+0x64>)
 800113e:	6878      	ldr	r0, [r7, #4]
 8001140:	f007 ff9e 	bl	8009080 <siscanf>
 8001144:	4603      	mov	r3, r0
 8001146:	2b03      	cmp	r3, #3
 8001148:	d116      	bne.n	8001178 <proc_mw_cmd+0x54>
	{
		if(memory_write(addr, length, data))
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	6939      	ldr	r1, [r7, #16]
 800114e:	68fa      	ldr	r2, [r7, #12]
 8001150:	4618      	mov	r0, r3
 8001152:	f000 fd2d 	bl	8001bb0 <memory_write>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d009      	beq.n	8001170 <proc_mw_cmd+0x4c>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800115c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001160:	6879      	ldr	r1, [r7, #4]
 8001162:	480a      	ldr	r0, [pc, #40]	; (800118c <proc_mw_cmd+0x68>)
 8001164:	f008 f817 	bl	8009196 <strncpy>
			send_UART("Memory written with success.");
 8001168:	4809      	ldr	r0, [pc, #36]	; (8001190 <proc_mw_cmd+0x6c>)
 800116a:	f001 fe75 	bl	8002e58 <send_UART>
		else
			send_UART("Invalid Memory Write instruction argument values.");
	}
	else
		send_UART("Invalid Memory Write instruction syntax.");
}
 800116e:	e006      	b.n	800117e <proc_mw_cmd+0x5a>
			send_UART("Invalid Memory Write instruction argument values.");
 8001170:	4808      	ldr	r0, [pc, #32]	; (8001194 <proc_mw_cmd+0x70>)
 8001172:	f001 fe71 	bl	8002e58 <send_UART>
}
 8001176:	e002      	b.n	800117e <proc_mw_cmd+0x5a>
		send_UART("Invalid Memory Write instruction syntax.");
 8001178:	4807      	ldr	r0, [pc, #28]	; (8001198 <proc_mw_cmd+0x74>)
 800117a:	f001 fe6d 	bl	8002e58 <send_UART>
}
 800117e:	bf00      	nop
 8001180:	3718      	adds	r7, #24
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	0800d41c 	.word	0x0800d41c
 800118c:	2001455c 	.word	0x2001455c
 8001190:	0800d428 	.word	0x0800d428
 8001194:	0800d448 	.word	0x0800d448
 8001198:	0800d47c 	.word	0x0800d47c

0800119c <proc_mi_cmd>:


void proc_mi_cmd(char* message)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting;

	if(sscanf((char*) message, "MI %x %x", &port_addr, &pin_setting) == 2)
 80011a4:	f107 0308 	add.w	r3, r7, #8
 80011a8:	f107 020c 	add.w	r2, r7, #12
 80011ac:	4918      	ldr	r1, [pc, #96]	; (8001210 <proc_mi_cmd+0x74>)
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	f007 ff66 	bl	8009080 <siscanf>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d123      	bne.n	8001202 <proc_mi_cmd+0x66>
	{
		if(is_GPIO_pin_free(port_addr, pin_setting))
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	68ba      	ldr	r2, [r7, #8]
 80011be:	4611      	mov	r1, r2
 80011c0:	4618      	mov	r0, r3
 80011c2:	f001 f92f 	bl	8002424 <is_GPIO_pin_free>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d016      	beq.n	80011fa <proc_mi_cmd+0x5e>
		{
			if(make_pin_input(port_addr, pin_setting))
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	68ba      	ldr	r2, [r7, #8]
 80011d0:	4611      	mov	r1, r2
 80011d2:	4618      	mov	r0, r3
 80011d4:	f000 fd24 	bl	8001c20 <make_pin_input>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d009      	beq.n	80011f2 <proc_mi_cmd+0x56>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80011de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011e2:	6879      	ldr	r1, [r7, #4]
 80011e4:	480b      	ldr	r0, [pc, #44]	; (8001214 <proc_mi_cmd+0x78>)
 80011e6:	f007 ffd6 	bl	8009196 <strncpy>
				send_UART("Pin(s) set as input with success.");
 80011ea:	480b      	ldr	r0, [pc, #44]	; (8001218 <proc_mi_cmd+0x7c>)
 80011ec:	f001 fe34 	bl	8002e58 <send_UART>
		else
			send_UART("At least one inputted pin is reserved to peripherals.");
	}
	else
	  send_UART("Invalid Make Pin Input instruction syntax.");
}
 80011f0:	e00a      	b.n	8001208 <proc_mi_cmd+0x6c>
				send_UART("Invalid Make Pin Input instruction argument values.");
 80011f2:	480a      	ldr	r0, [pc, #40]	; (800121c <proc_mi_cmd+0x80>)
 80011f4:	f001 fe30 	bl	8002e58 <send_UART>
}
 80011f8:	e006      	b.n	8001208 <proc_mi_cmd+0x6c>
			send_UART("At least one inputted pin is reserved to peripherals.");
 80011fa:	4809      	ldr	r0, [pc, #36]	; (8001220 <proc_mi_cmd+0x84>)
 80011fc:	f001 fe2c 	bl	8002e58 <send_UART>
}
 8001200:	e002      	b.n	8001208 <proc_mi_cmd+0x6c>
	  send_UART("Invalid Make Pin Input instruction syntax.");
 8001202:	4808      	ldr	r0, [pc, #32]	; (8001224 <proc_mi_cmd+0x88>)
 8001204:	f001 fe28 	bl	8002e58 <send_UART>
}
 8001208:	bf00      	nop
 800120a:	3710      	adds	r7, #16
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	0800d4a8 	.word	0x0800d4a8
 8001214:	2001455c 	.word	0x2001455c
 8001218:	0800d4b4 	.word	0x0800d4b4
 800121c:	0800d4d8 	.word	0x0800d4d8
 8001220:	0800d50c 	.word	0x0800d50c
 8001224:	0800d544 	.word	0x0800d544

08001228 <proc_mo_cmd>:


void proc_mo_cmd(char* message)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting;

	if(sscanf((char*) message, "MO %x %x", &port_addr, &pin_setting) == 2)
 8001230:	f107 0308 	add.w	r3, r7, #8
 8001234:	f107 020c 	add.w	r2, r7, #12
 8001238:	4918      	ldr	r1, [pc, #96]	; (800129c <proc_mo_cmd+0x74>)
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f007 ff20 	bl	8009080 <siscanf>
 8001240:	4603      	mov	r3, r0
 8001242:	2b02      	cmp	r3, #2
 8001244:	d123      	bne.n	800128e <proc_mo_cmd+0x66>
	{
		if(is_GPIO_pin_free(port_addr, pin_setting))
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	68ba      	ldr	r2, [r7, #8]
 800124a:	4611      	mov	r1, r2
 800124c:	4618      	mov	r0, r3
 800124e:	f001 f8e9 	bl	8002424 <is_GPIO_pin_free>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d016      	beq.n	8001286 <proc_mo_cmd+0x5e>
		{
			if(make_pin_output(port_addr, pin_setting))
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	68ba      	ldr	r2, [r7, #8]
 800125c:	4611      	mov	r1, r2
 800125e:	4618      	mov	r0, r3
 8001260:	f000 fd7a 	bl	8001d58 <make_pin_output>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d009      	beq.n	800127e <proc_mo_cmd+0x56>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800126a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800126e:	6879      	ldr	r1, [r7, #4]
 8001270:	480b      	ldr	r0, [pc, #44]	; (80012a0 <proc_mo_cmd+0x78>)
 8001272:	f007 ff90 	bl	8009196 <strncpy>
				send_UART("Pin(s) set as output with success.");
 8001276:	480b      	ldr	r0, [pc, #44]	; (80012a4 <proc_mo_cmd+0x7c>)
 8001278:	f001 fdee 	bl	8002e58 <send_UART>
		else
			send_UART("At least one inputted pin is reserved to peripherals.");
	}
	else
		send_UART("Invalid Make Pin Output instruction syntax.");
}
 800127c:	e00a      	b.n	8001294 <proc_mo_cmd+0x6c>
				send_UART("Invalid Make Pin Output instruction argument values.");
 800127e:	480a      	ldr	r0, [pc, #40]	; (80012a8 <proc_mo_cmd+0x80>)
 8001280:	f001 fdea 	bl	8002e58 <send_UART>
}
 8001284:	e006      	b.n	8001294 <proc_mo_cmd+0x6c>
			send_UART("At least one inputted pin is reserved to peripherals.");
 8001286:	4809      	ldr	r0, [pc, #36]	; (80012ac <proc_mo_cmd+0x84>)
 8001288:	f001 fde6 	bl	8002e58 <send_UART>
}
 800128c:	e002      	b.n	8001294 <proc_mo_cmd+0x6c>
		send_UART("Invalid Make Pin Output instruction syntax.");
 800128e:	4808      	ldr	r0, [pc, #32]	; (80012b0 <proc_mo_cmd+0x88>)
 8001290:	f001 fde2 	bl	8002e58 <send_UART>
}
 8001294:	bf00      	nop
 8001296:	3710      	adds	r7, #16
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	0800d570 	.word	0x0800d570
 80012a0:	2001455c 	.word	0x2001455c
 80012a4:	0800d57c 	.word	0x0800d57c
 80012a8:	0800d5a0 	.word	0x0800d5a0
 80012ac:	0800d50c 	.word	0x0800d50c
 80012b0:	0800d5d8 	.word	0x0800d5d8

080012b4 <proc_rd_cmd>:


void proc_rd_cmd(char* message)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b08a      	sub	sp, #40	; 0x28
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting;

	if(sscanf((char*) message, "RD %x %x", &port_addr, &pin_setting) == 2)
 80012bc:	f107 031c 	add.w	r3, r7, #28
 80012c0:	f107 0220 	add.w	r2, r7, #32
 80012c4:	492a      	ldr	r1, [pc, #168]	; (8001370 <proc_rd_cmd+0xbc>)
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f007 feda 	bl	8009080 <siscanf>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d147      	bne.n	8001362 <proc_rd_cmd+0xae>
	{
		GPIO_PinState pin_values[16];

		if(read_dig_input(port_addr, pin_setting, pin_values))
 80012d2:	6a3b      	ldr	r3, [r7, #32]
 80012d4:	69f9      	ldr	r1, [r7, #28]
 80012d6:	f107 020c 	add.w	r2, r7, #12
 80012da:	4618      	mov	r0, r3
 80012dc:	f000 fdda 	bl	8001e94 <read_dig_input>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d039      	beq.n	800135a <proc_rd_cmd+0xa6>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80012e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012ea:	6879      	ldr	r1, [r7, #4]
 80012ec:	4821      	ldr	r0, [pc, #132]	; (8001374 <proc_rd_cmd+0xc0>)
 80012ee:	f007 ff52 	bl	8009196 <strncpy>

			sprintf((char*) message, "Digital input read: ");
 80012f2:	4921      	ldr	r1, [pc, #132]	; (8001378 <proc_rd_cmd+0xc4>)
 80012f4:	6878      	ldr	r0, [r7, #4]
 80012f6:	f007 fea3 	bl	8009040 <siprintf>

			for(int i = 15; i >= 0; i--)
 80012fa:	230f      	movs	r3, #15
 80012fc:	627b      	str	r3, [r7, #36]	; 0x24
 80012fe:	e025      	b.n	800134c <proc_rd_cmd+0x98>
			{
				sprintf((char*) message + strlen((char*) message), "%d", pin_values[i]);
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f7fe ffa7 	bl	8000254 <strlen>
 8001306:	4602      	mov	r2, r0
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	1898      	adds	r0, r3, r2
 800130c:	f107 020c 	add.w	r2, r7, #12
 8001310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001312:	4413      	add	r3, r2
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	461a      	mov	r2, r3
 8001318:	4918      	ldr	r1, [pc, #96]	; (800137c <proc_rd_cmd+0xc8>)
 800131a:	f007 fe91 	bl	8009040 <siprintf>

				if(!(i % 4) && i)
 800131e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001320:	f003 0303 	and.w	r3, r3, #3
 8001324:	2b00      	cmp	r3, #0
 8001326:	d10e      	bne.n	8001346 <proc_rd_cmd+0x92>
 8001328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800132a:	2b00      	cmp	r3, #0
 800132c:	d00b      	beq.n	8001346 <proc_rd_cmd+0x92>
					strcat((char*) message, " ");
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f7fe ff90 	bl	8000254 <strlen>
 8001334:	4603      	mov	r3, r0
 8001336:	461a      	mov	r2, r3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4413      	add	r3, r2
 800133c:	4910      	ldr	r1, [pc, #64]	; (8001380 <proc_rd_cmd+0xcc>)
 800133e:	461a      	mov	r2, r3
 8001340:	460b      	mov	r3, r1
 8001342:	881b      	ldrh	r3, [r3, #0]
 8001344:	8013      	strh	r3, [r2, #0]
			for(int i = 15; i >= 0; i--)
 8001346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001348:	3b01      	subs	r3, #1
 800134a:	627b      	str	r3, [r7, #36]	; 0x24
 800134c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800134e:	2b00      	cmp	r3, #0
 8001350:	dad6      	bge.n	8001300 <proc_rd_cmd+0x4c>
			}
			send_UART((char*) message);
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f001 fd80 	bl	8002e58 <send_UART>
		else
			send_UART("Invalid Read Digital Input instruction argument values.");
	}
	else
		send_UART("Invalid Read Digital Input instruction syntax.");
}
 8001358:	e006      	b.n	8001368 <proc_rd_cmd+0xb4>
			send_UART("Invalid Read Digital Input instruction argument values.");
 800135a:	480a      	ldr	r0, [pc, #40]	; (8001384 <proc_rd_cmd+0xd0>)
 800135c:	f001 fd7c 	bl	8002e58 <send_UART>
}
 8001360:	e002      	b.n	8001368 <proc_rd_cmd+0xb4>
		send_UART("Invalid Read Digital Input instruction syntax.");
 8001362:	4809      	ldr	r0, [pc, #36]	; (8001388 <proc_rd_cmd+0xd4>)
 8001364:	f001 fd78 	bl	8002e58 <send_UART>
}
 8001368:	bf00      	nop
 800136a:	3728      	adds	r7, #40	; 0x28
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	0800d604 	.word	0x0800d604
 8001374:	2001455c 	.word	0x2001455c
 8001378:	0800d610 	.word	0x0800d610
 800137c:	0800d628 	.word	0x0800d628
 8001380:	0800d62c 	.word	0x0800d62c
 8001384:	0800d630 	.word	0x0800d630
 8001388:	0800d668 	.word	0x0800d668

0800138c <proc_wd_cmd>:


void proc_wd_cmd(char* message)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b088      	sub	sp, #32
 8001390:	af02      	add	r7, sp, #8
 8001392:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting, pin_values;

	if(sscanf((char*) message, "WD %x %x %x", &port_addr, &pin_setting, &pin_values) == 3)
 8001394:	f107 0110 	add.w	r1, r7, #16
 8001398:	f107 0214 	add.w	r2, r7, #20
 800139c:	f107 030c 	add.w	r3, r7, #12
 80013a0:	9300      	str	r3, [sp, #0]
 80013a2:	460b      	mov	r3, r1
 80013a4:	4918      	ldr	r1, [pc, #96]	; (8001408 <proc_wd_cmd+0x7c>)
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f007 fe6a 	bl	8009080 <siscanf>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b03      	cmp	r3, #3
 80013b0:	d123      	bne.n	80013fa <proc_wd_cmd+0x6e>
	{
		if(is_GPIO_pin_free(port_addr, pin_setting))
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	693a      	ldr	r2, [r7, #16]
 80013b6:	4611      	mov	r1, r2
 80013b8:	4618      	mov	r0, r3
 80013ba:	f001 f833 	bl	8002424 <is_GPIO_pin_free>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d016      	beq.n	80013f2 <proc_wd_cmd+0x66>
		{
			if(write_dig_output(port_addr, pin_setting, pin_values))
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	6939      	ldr	r1, [r7, #16]
 80013c8:	68fa      	ldr	r2, [r7, #12]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f000 fdac 	bl	8001f28 <write_dig_output>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d009      	beq.n	80013ea <proc_wd_cmd+0x5e>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80013d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013da:	6879      	ldr	r1, [r7, #4]
 80013dc:	480b      	ldr	r0, [pc, #44]	; (800140c <proc_wd_cmd+0x80>)
 80013de:	f007 feda 	bl	8009196 <strncpy>
				send_UART("Digital output value wrote with success.");
 80013e2:	480b      	ldr	r0, [pc, #44]	; (8001410 <proc_wd_cmd+0x84>)
 80013e4:	f001 fd38 	bl	8002e58 <send_UART>
		else
			send_UART("At least one inputted pin is reserved to peripherals.");
	}
	else
		send_UART("Invalid Write Digital Output instruction syntax.");
}
 80013e8:	e00a      	b.n	8001400 <proc_wd_cmd+0x74>
				send_UART("Invalid Write Digital Output instruction argument values.");
 80013ea:	480a      	ldr	r0, [pc, #40]	; (8001414 <proc_wd_cmd+0x88>)
 80013ec:	f001 fd34 	bl	8002e58 <send_UART>
}
 80013f0:	e006      	b.n	8001400 <proc_wd_cmd+0x74>
			send_UART("At least one inputted pin is reserved to peripherals.");
 80013f2:	4809      	ldr	r0, [pc, #36]	; (8001418 <proc_wd_cmd+0x8c>)
 80013f4:	f001 fd30 	bl	8002e58 <send_UART>
}
 80013f8:	e002      	b.n	8001400 <proc_wd_cmd+0x74>
		send_UART("Invalid Write Digital Output instruction syntax.");
 80013fa:	4808      	ldr	r0, [pc, #32]	; (800141c <proc_wd_cmd+0x90>)
 80013fc:	f001 fd2c 	bl	8002e58 <send_UART>
}
 8001400:	bf00      	nop
 8001402:	3718      	adds	r7, #24
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	0800d698 	.word	0x0800d698
 800140c:	2001455c 	.word	0x2001455c
 8001410:	0800d6a4 	.word	0x0800d6a4
 8001414:	0800d6d0 	.word	0x0800d6d0
 8001418:	0800d50c 	.word	0x0800d50c
 800141c:	0800d70c 	.word	0x0800d70c

08001420 <proc_ra_cmd>:


void proc_ra_cmd(char* message)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b088      	sub	sp, #32
 8001424:	af02      	add	r7, sp, #8
 8001426:	6078      	str	r0, [r7, #4]
	unsigned int addr3, value;

	if(sscanf((char*) message, "RA %x", &addr3) == 1)
 8001428:	f107 0310 	add.w	r3, r7, #16
 800142c:	461a      	mov	r2, r3
 800142e:	492c      	ldr	r1, [pc, #176]	; (80014e0 <proc_ra_cmd+0xc0>)
 8001430:	6878      	ldr	r0, [r7, #4]
 8001432:	f007 fe25 	bl	8009080 <siscanf>
 8001436:	4603      	mov	r3, r0
 8001438:	2b01      	cmp	r3, #1
 800143a:	d13f      	bne.n	80014bc <proc_ra_cmd+0x9c>
	{
		if(analog_read(addr3, &value))
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	f107 020c 	add.w	r2, r7, #12
 8001442:	4611      	mov	r1, r2
 8001444:	4618      	mov	r0, r3
 8001446:	f000 fdb9 	bl	8001fbc <analog_read>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d031      	beq.n	80014b4 <proc_ra_cmd+0x94>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001450:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001454:	6879      	ldr	r1, [r7, #4]
 8001456:	4823      	ldr	r0, [pc, #140]	; (80014e4 <proc_ra_cmd+0xc4>)
 8001458:	f007 fe9d 	bl	8009196 <strncpy>

			float volts = (float) value * 3.3 / 4095;
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	ee07 3a90 	vmov	s15, r3
 8001462:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001466:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800146a:	ed9f 6b19 	vldr	d6, [pc, #100]	; 80014d0 <proc_ra_cmd+0xb0>
 800146e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001472:	ed9f 5b19 	vldr	d5, [pc, #100]	; 80014d8 <proc_ra_cmd+0xb8>
 8001476:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800147a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800147e:	edc7 7a05 	vstr	s15, [r7, #20]

			sprintf((char*) message, "Analog read digital value: ");
 8001482:	4919      	ldr	r1, [pc, #100]	; (80014e8 <proc_ra_cmd+0xc8>)
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f007 fddb 	bl	8009040 <siprintf>
			sprintf((char*) message + strlen((char*) message), "%d // %.2fV", value, volts);
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f7fe fee2 	bl	8000254 <strlen>
 8001490:	4602      	mov	r2, r0
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4413      	add	r3, r2
 8001496:	68fa      	ldr	r2, [r7, #12]
 8001498:	edd7 7a05 	vldr	s15, [r7, #20]
 800149c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014a0:	ed8d 7b00 	vstr	d7, [sp]
 80014a4:	4911      	ldr	r1, [pc, #68]	; (80014ec <proc_ra_cmd+0xcc>)
 80014a6:	4618      	mov	r0, r3
 80014a8:	f007 fdca 	bl	8009040 <siprintf>

			send_UART((char*) message);
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f001 fcd3 	bl	8002e58 <send_UART>
		else
			send_UART("Invalid Analog Read instruction argument values.");
	}
	else
		send_UART("Invalid Analog Read instruction syntax.");
}
 80014b2:	e006      	b.n	80014c2 <proc_ra_cmd+0xa2>
			send_UART("Invalid Analog Read instruction argument values.");
 80014b4:	480e      	ldr	r0, [pc, #56]	; (80014f0 <proc_ra_cmd+0xd0>)
 80014b6:	f001 fccf 	bl	8002e58 <send_UART>
}
 80014ba:	e002      	b.n	80014c2 <proc_ra_cmd+0xa2>
		send_UART("Invalid Analog Read instruction syntax.");
 80014bc:	480d      	ldr	r0, [pc, #52]	; (80014f4 <proc_ra_cmd+0xd4>)
 80014be:	f001 fccb 	bl	8002e58 <send_UART>
}
 80014c2:	bf00      	nop
 80014c4:	3718      	adds	r7, #24
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	f3af 8000 	nop.w
 80014d0:	66666666 	.word	0x66666666
 80014d4:	400a6666 	.word	0x400a6666
 80014d8:	00000000 	.word	0x00000000
 80014dc:	40affe00 	.word	0x40affe00
 80014e0:	0800d740 	.word	0x0800d740
 80014e4:	2001455c 	.word	0x2001455c
 80014e8:	0800d748 	.word	0x0800d748
 80014ec:	0800d764 	.word	0x0800d764
 80014f0:	0800d770 	.word	0x0800d770
 80014f4:	0800d7a4 	.word	0x0800d7a4

080014f8 <proc_wa_cmd>:

void proc_wa_cmd(char* message)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
    unsigned int addr3, volts;

    if(sscanf((char*) message, "WA %x %d", &addr3, &volts) == 2)
 8001500:	f107 030c 	add.w	r3, r7, #12
 8001504:	f107 0210 	add.w	r2, r7, #16
 8001508:	491f      	ldr	r1, [pc, #124]	; (8001588 <proc_wa_cmd+0x90>)
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	f007 fdb8 	bl	8009080 <siscanf>
 8001510:	4603      	mov	r3, r0
 8001512:	2b02      	cmp	r3, #2
 8001514:	d12d      	bne.n	8001572 <proc_wa_cmd+0x7a>
    {
    	float value = (float) volts * 4095 / 3.3;
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	ee07 3a90 	vmov	s15, r3
 800151c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001520:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800158c <proc_wa_cmd+0x94>
 8001524:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001528:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800152c:	ed9f 5b14 	vldr	d5, [pc, #80]	; 8001580 <proc_wa_cmd+0x88>
 8001530:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001534:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001538:	edc7 7a05 	vstr	s15, [r7, #20]

        if(analog_write(addr3, value))
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001542:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001546:	ee17 1a90 	vmov	r1, s15
 800154a:	4618      	mov	r0, r3
 800154c:	f000 fd50 	bl	8001ff0 <analog_write>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d009      	beq.n	800156a <proc_wa_cmd+0x72>
        {
            strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001556:	f44f 7280 	mov.w	r2, #256	; 0x100
 800155a:	6879      	ldr	r1, [r7, #4]
 800155c:	480c      	ldr	r0, [pc, #48]	; (8001590 <proc_wa_cmd+0x98>)
 800155e:	f007 fe1a 	bl	8009196 <strncpy>
            send_UART("Analog value wrote with success.");
 8001562:	480c      	ldr	r0, [pc, #48]	; (8001594 <proc_wa_cmd+0x9c>)
 8001564:	f001 fc78 	bl	8002e58 <send_UART>
        else
            send_UART("Invalid Analog Write instruction argument values.");
    }
    else
        send_UART("Invalid Analog Write instruction syntax.");
}
 8001568:	e006      	b.n	8001578 <proc_wa_cmd+0x80>
            send_UART("Invalid Analog Write instruction argument values.");
 800156a:	480b      	ldr	r0, [pc, #44]	; (8001598 <proc_wa_cmd+0xa0>)
 800156c:	f001 fc74 	bl	8002e58 <send_UART>
}
 8001570:	e002      	b.n	8001578 <proc_wa_cmd+0x80>
        send_UART("Invalid Analog Write instruction syntax.");
 8001572:	480a      	ldr	r0, [pc, #40]	; (800159c <proc_wa_cmd+0xa4>)
 8001574:	f001 fc70 	bl	8002e58 <send_UART>
}
 8001578:	bf00      	nop
 800157a:	3718      	adds	r7, #24
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	66666666 	.word	0x66666666
 8001584:	400a6666 	.word	0x400a6666
 8001588:	0800d7cc 	.word	0x0800d7cc
 800158c:	457ff000 	.word	0x457ff000
 8001590:	2001455c 	.word	0x2001455c
 8001594:	0800d7d8 	.word	0x0800d7d8
 8001598:	0800d7fc 	.word	0x0800d7fc
 800159c:	0800d830 	.word	0x0800d830

080015a0 <proc_last_cmd>:


void proc_last_cmd(char* message)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b0c4      	sub	sp, #272	; 0x110
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	1d3b      	adds	r3, r7, #4
 80015a8:	6018      	str	r0, [r3, #0]
	if(message[1] == '\r')
 80015aa:	1d3b      	adds	r3, r7, #4
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	3301      	adds	r3, #1
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	2b0d      	cmp	r3, #13
 80015b4:	d12a      	bne.n	800160c <proc_last_cmd+0x6c>
	{
		char temp[BUFFER_SIZE];

		for(int i = 0; i < BUFFER_SIZE; i++)
 80015b6:	2300      	movs	r3, #0
 80015b8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80015bc:	e010      	b.n	80015e0 <proc_last_cmd+0x40>
			temp[i] = last_message[i];
 80015be:	4a17      	ldr	r2, [pc, #92]	; (800161c <proc_last_cmd+0x7c>)
 80015c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80015c4:	4413      	add	r3, r2
 80015c6:	7819      	ldrb	r1, [r3, #0]
 80015c8:	f107 0208 	add.w	r2, r7, #8
 80015cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80015d0:	4413      	add	r3, r2
 80015d2:	460a      	mov	r2, r1
 80015d4:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < BUFFER_SIZE; i++)
 80015d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80015da:	3301      	adds	r3, #1
 80015dc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80015e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80015e4:	2bff      	cmp	r3, #255	; 0xff
 80015e6:	ddea      	ble.n	80015be <proc_last_cmd+0x1e>

		unsigned char cmd = check_command((char*) temp);
 80015e8:	f107 0308 	add.w	r3, r7, #8
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7ff fbdb 	bl	8000da8 <check_command>
 80015f2:	4603      	mov	r3, r0
 80015f4:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
		exec_command[cmd]((char*) temp);
 80015f8:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 80015fc:	4a08      	ldr	r2, [pc, #32]	; (8001620 <proc_last_cmd+0x80>)
 80015fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001602:	f107 0208 	add.w	r2, r7, #8
 8001606:	4610      	mov	r0, r2
 8001608:	4798      	blx	r3
	}
	else
		send_UART("Invalid $ instruction syntax.");
}
 800160a:	e002      	b.n	8001612 <proc_last_cmd+0x72>
		send_UART("Invalid $ instruction syntax.");
 800160c:	4805      	ldr	r0, [pc, #20]	; (8001624 <proc_last_cmd+0x84>)
 800160e:	f001 fc23 	bl	8002e58 <send_UART>
}
 8001612:	bf00      	nop
 8001614:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	2001455c 	.word	0x2001455c
 8001620:	20000008 	.word	0x20000008
 8001624:	0800d85c 	.word	0x0800d85c

08001628 <proc_help_cmd>:


void proc_help_cmd(char* message)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
	if(message[1] == '\r')
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	3301      	adds	r3, #1
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	2b0d      	cmp	r3, #13
 8001638:	d109      	bne.n	800164e <proc_help_cmd+0x26>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800163a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800163e:	6879      	ldr	r1, [r7, #4]
 8001640:	4806      	ldr	r0, [pc, #24]	; (800165c <proc_help_cmd+0x34>)
 8001642:	f007 fda8 	bl	8009196 <strncpy>

		send_UART("MR <addr> <length>\n\r"
 8001646:	4806      	ldr	r0, [pc, #24]	; (8001660 <proc_help_cmd+0x38>)
 8001648:	f001 fc06 	bl	8002e58 <send_UART>
					"$\n\r"
					"VER");
	}
	else
		send_UART("Invalid ? instruction syntax.");
}
 800164c:	e002      	b.n	8001654 <proc_help_cmd+0x2c>
		send_UART("Invalid ? instruction syntax.");
 800164e:	4805      	ldr	r0, [pc, #20]	; (8001664 <proc_help_cmd+0x3c>)
 8001650:	f001 fc02 	bl	8002e58 <send_UART>
}
 8001654:	bf00      	nop
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	2001455c 	.word	0x2001455c
 8001660:	0800d87c 	.word	0x0800d87c
 8001664:	0800d938 	.word	0x0800d938

08001668 <proc_ver_cmd>:


void proc_ver_cmd(char* message)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
	static int procs = 0;	// EASTER EGG

	if(message[3] == '\r')
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3303      	adds	r3, #3
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	2b0d      	cmp	r3, #13
 8001678:	d113      	bne.n	80016a2 <proc_ver_cmd+0x3a>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800167a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800167e:	6879      	ldr	r1, [r7, #4]
 8001680:	480b      	ldr	r0, [pc, #44]	; (80016b0 <proc_ver_cmd+0x48>)
 8001682:	f007 fd88 	bl	8009196 <strncpy>
		sprintf((char*) message, "v1.%d - BOCKS & PRIEST - G5 PIEEIC2 EEIC UM - 2022", procs++);
 8001686:	4b0b      	ldr	r3, [pc, #44]	; (80016b4 <proc_ver_cmd+0x4c>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	1c5a      	adds	r2, r3, #1
 800168c:	4909      	ldr	r1, [pc, #36]	; (80016b4 <proc_ver_cmd+0x4c>)
 800168e:	600a      	str	r2, [r1, #0]
 8001690:	461a      	mov	r2, r3
 8001692:	4909      	ldr	r1, [pc, #36]	; (80016b8 <proc_ver_cmd+0x50>)
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f007 fcd3 	bl	8009040 <siprintf>
		send_UART((char*) message);
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f001 fbdc 	bl	8002e58 <send_UART>
	}
	else
		send_UART("Invalid VER instruction syntax.");
}
 80016a0:	e002      	b.n	80016a8 <proc_ver_cmd+0x40>
		send_UART("Invalid VER instruction syntax.");
 80016a2:	4806      	ldr	r0, [pc, #24]	; (80016bc <proc_ver_cmd+0x54>)
 80016a4:	f001 fbd8 	bl	8002e58 <send_UART>
}
 80016a8:	bf00      	nop
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	2001455c 	.word	0x2001455c
 80016b4:	200002f4 	.word	0x200002f4
 80016b8:	0800d958 	.word	0x0800d958
 80016bc:	0800d98c 	.word	0x0800d98c

080016c0 <proc_sp_cmd>:

void proc_sp_cmd(char* message)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
	unsigned int unit;
	char timeunit[2];

	if(sscanf((char*)message, "SP %s %d", timeunit, &unit) == 2)
 80016c8:	f107 030c 	add.w	r3, r7, #12
 80016cc:	f107 0208 	add.w	r2, r7, #8
 80016d0:	491f      	ldr	r1, [pc, #124]	; (8001750 <proc_sp_cmd+0x90>)
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f007 fcd4 	bl	8009080 <siscanf>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d131      	bne.n	8001742 <proc_sp_cmd+0x82>
		{
			if(!strcmp(timeunit,"ms") == 0 || !strcmp(timeunit,"s") == 0 || !strcmp(timeunit,"us") == 0)
 80016de:	f107 0308 	add.w	r3, r7, #8
 80016e2:	491c      	ldr	r1, [pc, #112]	; (8001754 <proc_sp_cmd+0x94>)
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7fe fdab 	bl	8000240 <strcmp>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d111      	bne.n	8001714 <proc_sp_cmd+0x54>
 80016f0:	f107 0308 	add.w	r3, r7, #8
 80016f4:	4918      	ldr	r1, [pc, #96]	; (8001758 <proc_sp_cmd+0x98>)
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7fe fda2 	bl	8000240 <strcmp>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d108      	bne.n	8001714 <proc_sp_cmd+0x54>
 8001702:	f107 0308 	add.w	r3, r7, #8
 8001706:	4915      	ldr	r1, [pc, #84]	; (800175c <proc_sp_cmd+0x9c>)
 8001708:	4618      	mov	r0, r3
 800170a:	f7fe fd99 	bl	8000240 <strcmp>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d012      	beq.n	800173a <proc_sp_cmd+0x7a>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001714:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001718:	6879      	ldr	r1, [r7, #4]
 800171a:	4811      	ldr	r0, [pc, #68]	; (8001760 <proc_sp_cmd+0xa0>)
 800171c:	f007 fd3b 	bl	8009196 <strncpy>

				strcpy(sp_config.timeunit,timeunit);
 8001720:	f107 0308 	add.w	r3, r7, #8
 8001724:	4619      	mov	r1, r3
 8001726:	480f      	ldr	r0, [pc, #60]	; (8001764 <proc_sp_cmd+0xa4>)
 8001728:	f007 fd1b 	bl	8009162 <strcpy>
				sp_config.unit = unit;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	4a0e      	ldr	r2, [pc, #56]	; (8001768 <proc_sp_cmd+0xa8>)
 8001730:	6053      	str	r3, [r2, #4]
				send_UART("Sampling timeunit and units changed with success.");
 8001732:	480e      	ldr	r0, [pc, #56]	; (800176c <proc_sp_cmd+0xac>)
 8001734:	f001 fb90 	bl	8002e58 <send_UART>
			else
				send_UART("Invalid Sample Period instruction argument values.");
		}
		else
			send_UART("Invalid Sample Period instruction syntax.");
}
 8001738:	e006      	b.n	8001748 <proc_sp_cmd+0x88>
				send_UART("Invalid Sample Period instruction argument values.");
 800173a:	480d      	ldr	r0, [pc, #52]	; (8001770 <proc_sp_cmd+0xb0>)
 800173c:	f001 fb8c 	bl	8002e58 <send_UART>
}
 8001740:	e002      	b.n	8001748 <proc_sp_cmd+0x88>
			send_UART("Invalid Sample Period instruction syntax.");
 8001742:	480c      	ldr	r0, [pc, #48]	; (8001774 <proc_sp_cmd+0xb4>)
 8001744:	f001 fb88 	bl	8002e58 <send_UART>
}
 8001748:	bf00      	nop
 800174a:	3710      	adds	r7, #16
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	0800d9ac 	.word	0x0800d9ac
 8001754:	0800d9b8 	.word	0x0800d9b8
 8001758:	0800d9bc 	.word	0x0800d9bc
 800175c:	0800d9c0 	.word	0x0800d9c0
 8001760:	2001455c 	.word	0x2001455c
 8001764:	20000084 	.word	0x20000084
 8001768:	20000078 	.word	0x20000078
 800176c:	0800d9c4 	.word	0x0800d9c4
 8001770:	0800d9f8 	.word	0x0800d9f8
 8001774:	0800da2c 	.word	0x0800da2c

08001778 <proc_ac_cmd>:

void proc_ac_cmd(char* message)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
	unsigned int addr3;

	if(sscanf((char*)message, "AC %x", &addr3) == 1)
 8001780:	f107 030c 	add.w	r3, r7, #12
 8001784:	461a      	mov	r2, r3
 8001786:	4912      	ldr	r1, [pc, #72]	; (80017d0 <proc_ac_cmd+0x58>)
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f007 fc79 	bl	8009080 <siscanf>
 800178e:	4603      	mov	r3, r0
 8001790:	2b01      	cmp	r3, #1
 8001792:	d116      	bne.n	80017c2 <proc_ac_cmd+0x4a>
	{
		if(addr3 > 0 && addr3 <= 0x0F)
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d00f      	beq.n	80017ba <proc_ac_cmd+0x42>
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	2b0f      	cmp	r3, #15
 800179e:	d80c      	bhi.n	80017ba <proc_ac_cmd+0x42>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80017a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017a4:	6879      	ldr	r1, [r7, #4]
 80017a6:	480b      	ldr	r0, [pc, #44]	; (80017d4 <proc_ac_cmd+0x5c>)
 80017a8:	f007 fcf5 	bl	8009196 <strncpy>

			sp_config.addr3 = addr3;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	4a0a      	ldr	r2, [pc, #40]	; (80017d8 <proc_ac_cmd+0x60>)
 80017b0:	6013      	str	r3, [r2, #0]
			send_UART("Analog Channel for Sampling changed with success.");
 80017b2:	480a      	ldr	r0, [pc, #40]	; (80017dc <proc_ac_cmd+0x64>)
 80017b4:	f001 fb50 	bl	8002e58 <send_UART>
		else
			send_UART("Invalid Analog Channel instruction argument values.");
	}
	else
		send_UART("Invalid Analog Channel instruction syntax.");
}
 80017b8:	e006      	b.n	80017c8 <proc_ac_cmd+0x50>
			send_UART("Invalid Analog Channel instruction argument values.");
 80017ba:	4809      	ldr	r0, [pc, #36]	; (80017e0 <proc_ac_cmd+0x68>)
 80017bc:	f001 fb4c 	bl	8002e58 <send_UART>
}
 80017c0:	e002      	b.n	80017c8 <proc_ac_cmd+0x50>
		send_UART("Invalid Analog Channel instruction syntax.");
 80017c2:	4808      	ldr	r0, [pc, #32]	; (80017e4 <proc_ac_cmd+0x6c>)
 80017c4:	f001 fb48 	bl	8002e58 <send_UART>
}
 80017c8:	bf00      	nop
 80017ca:	3710      	adds	r7, #16
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	0800da58 	.word	0x0800da58
 80017d4:	2001455c 	.word	0x2001455c
 80017d8:	20000078 	.word	0x20000078
 80017dc:	0800da60 	.word	0x0800da60
 80017e0:	0800da94 	.word	0x0800da94
 80017e4:	0800dac8 	.word	0x0800dac8

080017e8 <proc_fni_cmd>:

void proc_fni_cmd(char* message)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
	if(message[3] == '\r')
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	3303      	adds	r3, #3
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	2b0d      	cmp	r3, #13
 80017f8:	d10c      	bne.n	8001814 <proc_fni_cmd+0x2c>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80017fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017fe:	6879      	ldr	r1, [r7, #4]
 8001800:	4808      	ldr	r0, [pc, #32]	; (8001824 <proc_fni_cmd+0x3c>)
 8001802:	f007 fcc8 	bl	8009196 <strncpy>
		sp_config.filter_type = Inf;
 8001806:	4b08      	ldr	r3, [pc, #32]	; (8001828 <proc_fni_cmd+0x40>)
 8001808:	2201      	movs	r2, #1
 800180a:	739a      	strb	r2, [r3, #14]
		send_UART("Filter ON.");
 800180c:	4807      	ldr	r0, [pc, #28]	; (800182c <proc_fni_cmd+0x44>)
 800180e:	f001 fb23 	bl	8002e58 <send_UART>
	}
	else
		send_UART("Invalid IRR Filter On instruction syntax.");
}
 8001812:	e002      	b.n	800181a <proc_fni_cmd+0x32>
		send_UART("Invalid IRR Filter On instruction syntax.");
 8001814:	4806      	ldr	r0, [pc, #24]	; (8001830 <proc_fni_cmd+0x48>)
 8001816:	f001 fb1f 	bl	8002e58 <send_UART>
}
 800181a:	bf00      	nop
 800181c:	3708      	adds	r7, #8
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	2001455c 	.word	0x2001455c
 8001828:	20000078 	.word	0x20000078
 800182c:	0800daf4 	.word	0x0800daf4
 8001830:	0800db00 	.word	0x0800db00

08001834 <proc_ffi_cmd>:

void proc_ffi_cmd(char* message)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
	if(message[3] == '\r')
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	3303      	adds	r3, #3
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	2b0d      	cmp	r3, #13
 8001844:	d114      	bne.n	8001870 <proc_ffi_cmd+0x3c>
	{
		if(sp_config.filter_type == Inf){
 8001846:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <proc_ffi_cmd+0x4c>)
 8001848:	7b9b      	ldrb	r3, [r3, #14]
 800184a:	2b01      	cmp	r3, #1
 800184c:	d10c      	bne.n	8001868 <proc_ffi_cmd+0x34>
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800184e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001852:	6879      	ldr	r1, [r7, #4]
 8001854:	480b      	ldr	r0, [pc, #44]	; (8001884 <proc_ffi_cmd+0x50>)
 8001856:	f007 fc9e 	bl	8009196 <strncpy>
			sp_config.filter_type = Nf;
 800185a:	4b09      	ldr	r3, [pc, #36]	; (8001880 <proc_ffi_cmd+0x4c>)
 800185c:	2200      	movs	r2, #0
 800185e:	739a      	strb	r2, [r3, #14]
			send_UART("Filter OFF");
 8001860:	4809      	ldr	r0, [pc, #36]	; (8001888 <proc_ffi_cmd+0x54>)
 8001862:	f001 faf9 	bl	8002e58 <send_UART>
		else
			send_UART("IRR Filter is already off.");
	}
	else
		send_UART("Invalid IRR Filter Off instruction syntax.");
}
 8001866:	e006      	b.n	8001876 <proc_ffi_cmd+0x42>
			send_UART("IRR Filter is already off.");
 8001868:	4808      	ldr	r0, [pc, #32]	; (800188c <proc_ffi_cmd+0x58>)
 800186a:	f001 faf5 	bl	8002e58 <send_UART>
}
 800186e:	e002      	b.n	8001876 <proc_ffi_cmd+0x42>
		send_UART("Invalid IRR Filter Off instruction syntax.");
 8001870:	4807      	ldr	r0, [pc, #28]	; (8001890 <proc_ffi_cmd+0x5c>)
 8001872:	f001 faf1 	bl	8002e58 <send_UART>
}
 8001876:	bf00      	nop
 8001878:	3708      	adds	r7, #8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	20000078 	.word	0x20000078
 8001884:	2001455c 	.word	0x2001455c
 8001888:	0800db2c 	.word	0x0800db2c
 800188c:	0800db38 	.word	0x0800db38
 8001890:	0800db54 	.word	0x0800db54

08001894 <proc_fnf_cmd>:

void proc_fnf_cmd(char* message)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
	if(message[3] == '\r')
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	3303      	adds	r3, #3
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	2b0d      	cmp	r3, #13
 80018a4:	d10c      	bne.n	80018c0 <proc_fnf_cmd+0x2c>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80018a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018aa:	6879      	ldr	r1, [r7, #4]
 80018ac:	4808      	ldr	r0, [pc, #32]	; (80018d0 <proc_fnf_cmd+0x3c>)
 80018ae:	f007 fc72 	bl	8009196 <strncpy>
		sp_config.filter_type = Fin;
 80018b2:	4b08      	ldr	r3, [pc, #32]	; (80018d4 <proc_fnf_cmd+0x40>)
 80018b4:	2202      	movs	r2, #2
 80018b6:	739a      	strb	r2, [r3, #14]
		send_UART("Filter ON.");
 80018b8:	4807      	ldr	r0, [pc, #28]	; (80018d8 <proc_fnf_cmd+0x44>)
 80018ba:	f001 facd 	bl	8002e58 <send_UART>
	}
	else
		send_UART("Invalid FIR Filter On instruction syntax.");
}
 80018be:	e002      	b.n	80018c6 <proc_fnf_cmd+0x32>
		send_UART("Invalid FIR Filter On instruction syntax.");
 80018c0:	4806      	ldr	r0, [pc, #24]	; (80018dc <proc_fnf_cmd+0x48>)
 80018c2:	f001 fac9 	bl	8002e58 <send_UART>
}
 80018c6:	bf00      	nop
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	2001455c 	.word	0x2001455c
 80018d4:	20000078 	.word	0x20000078
 80018d8:	0800daf4 	.word	0x0800daf4
 80018dc:	0800db80 	.word	0x0800db80

080018e0 <proc_fff_cmd>:

void proc_fff_cmd(char* message)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
	if(message[3] == '\r')
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3303      	adds	r3, #3
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	2b0d      	cmp	r3, #13
 80018f0:	d114      	bne.n	800191c <proc_fff_cmd+0x3c>
	{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80018f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018f6:	6879      	ldr	r1, [r7, #4]
 80018f8:	480c      	ldr	r0, [pc, #48]	; (800192c <proc_fff_cmd+0x4c>)
 80018fa:	f007 fc4c 	bl	8009196 <strncpy>
		if(sp_config.filter_type == Fin){
 80018fe:	4b0c      	ldr	r3, [pc, #48]	; (8001930 <proc_fff_cmd+0x50>)
 8001900:	7b9b      	ldrb	r3, [r3, #14]
 8001902:	2b02      	cmp	r3, #2
 8001904:	d106      	bne.n	8001914 <proc_fff_cmd+0x34>
			sp_config.filter_type = Nf;
 8001906:	4b0a      	ldr	r3, [pc, #40]	; (8001930 <proc_fff_cmd+0x50>)
 8001908:	2200      	movs	r2, #0
 800190a:	739a      	strb	r2, [r3, #14]
			send_UART("Filter OFF");
 800190c:	4809      	ldr	r0, [pc, #36]	; (8001934 <proc_fff_cmd+0x54>)
 800190e:	f001 faa3 	bl	8002e58 <send_UART>
		else
			send_UART("FIR Filter is already off.");
	}
	else
		send_UART("Invalid FIR Filter Off instruction syntax.");
}
 8001912:	e006      	b.n	8001922 <proc_fff_cmd+0x42>
			send_UART("FIR Filter is already off.");
 8001914:	4808      	ldr	r0, [pc, #32]	; (8001938 <proc_fff_cmd+0x58>)
 8001916:	f001 fa9f 	bl	8002e58 <send_UART>
}
 800191a:	e002      	b.n	8001922 <proc_fff_cmd+0x42>
		send_UART("Invalid FIR Filter Off instruction syntax.");
 800191c:	4807      	ldr	r0, [pc, #28]	; (800193c <proc_fff_cmd+0x5c>)
 800191e:	f001 fa9b 	bl	8002e58 <send_UART>
}
 8001922:	bf00      	nop
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	2001455c 	.word	0x2001455c
 8001930:	20000078 	.word	0x20000078
 8001934:	0800db2c 	.word	0x0800db2c
 8001938:	0800dbac 	.word	0x0800dbac
 800193c:	0800dbc8 	.word	0x0800dbc8

08001940 <proc_s_cmd>:

void proc_s_cmd(char* message)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
	unsigned int k_values;

	if(message[1] == '\r')
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	3301      	adds	r3, #1
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	2b0d      	cmp	r3, #13
 8001950:	d120      	bne.n	8001994 <proc_s_cmd+0x54>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001952:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001956:	6879      	ldr	r1, [r7, #4]
 8001958:	4827      	ldr	r0, [pc, #156]	; (80019f8 <proc_s_cmd+0xb8>)
 800195a:	f007 fc1c 	bl	8009196 <strncpy>

		reset_adc_buf();
 800195e:	f7ff f9b7 	bl	8000cd0 <reset_adc_buf>
		counter = 0;
 8001962:	4b26      	ldr	r3, [pc, #152]	; (80019fc <proc_s_cmd+0xbc>)
 8001964:	2200      	movs	r2, #0
 8001966:	601a      	str	r2, [r3, #0]
		sp_config.sp_limit = 0;
 8001968:	4b25      	ldr	r3, [pc, #148]	; (8001a00 <proc_s_cmd+0xc0>)
 800196a:	2200      	movs	r2, #0
 800196c:	609a      	str	r2, [r3, #8]
		MX_ADC3_Init1(false);
 800196e:	2000      	movs	r0, #0
 8001970:	f7ff f83e 	bl	80009f0 <MX_ADC3_Init1>
		config_ADC(sp_config.addr3);
 8001974:	4b22      	ldr	r3, [pc, #136]	; (8001a00 <proc_s_cmd+0xc0>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff f96b 	bl	8000c54 <config_ADC>
		MX_TIM1_Init1(sp_config);
 800197e:	4b20      	ldr	r3, [pc, #128]	; (8001a00 <proc_s_cmd+0xc0>)
 8001980:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001982:	f000 ffa9 	bl	80028d8 <MX_TIM1_Init1>
		HAL_ADC_Start_IT(&hadc3);
 8001986:	481f      	ldr	r0, [pc, #124]	; (8001a04 <proc_s_cmd+0xc4>)
 8001988:	f001 fc24 	bl	80031d4 <HAL_ADC_Start_IT>
		HAL_TIM_Base_Start_IT(&htim1);
 800198c:	481e      	ldr	r0, [pc, #120]	; (8001a08 <proc_s_cmd+0xc8>)
 800198e:	f003 fec7 	bl	8005720 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim1);
	}
	else
		send_UART("Invalid Sample instruction syntax.");

}
 8001992:	e02d      	b.n	80019f0 <proc_s_cmd+0xb0>
	else if(sscanf((char*)message, "S %d", &k_values) == 1)
 8001994:	f107 030c 	add.w	r3, r7, #12
 8001998:	461a      	mov	r2, r3
 800199a:	491c      	ldr	r1, [pc, #112]	; (8001a0c <proc_s_cmd+0xcc>)
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f007 fb6f 	bl	8009080 <siscanf>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d120      	bne.n	80019ea <proc_s_cmd+0xaa>
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80019a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019ac:	6879      	ldr	r1, [r7, #4]
 80019ae:	4812      	ldr	r0, [pc, #72]	; (80019f8 <proc_s_cmd+0xb8>)
 80019b0:	f007 fbf1 	bl	8009196 <strncpy>
		reset_adc_buf();
 80019b4:	f7ff f98c 	bl	8000cd0 <reset_adc_buf>
		counter = 0;
 80019b8:	4b10      	ldr	r3, [pc, #64]	; (80019fc <proc_s_cmd+0xbc>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	601a      	str	r2, [r3, #0]
		sp_config.sp_limit = k_values;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	4a0f      	ldr	r2, [pc, #60]	; (8001a00 <proc_s_cmd+0xc0>)
 80019c2:	6093      	str	r3, [r2, #8]
		MX_ADC3_Init1(false);
 80019c4:	2000      	movs	r0, #0
 80019c6:	f7ff f813 	bl	80009f0 <MX_ADC3_Init1>
		config_ADC(sp_config.addr3);
 80019ca:	4b0d      	ldr	r3, [pc, #52]	; (8001a00 <proc_s_cmd+0xc0>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff f940 	bl	8000c54 <config_ADC>
		MX_TIM1_Init1(sp_config);
 80019d4:	4b0a      	ldr	r3, [pc, #40]	; (8001a00 <proc_s_cmd+0xc0>)
 80019d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019d8:	f000 ff7e 	bl	80028d8 <MX_TIM1_Init1>
		HAL_ADC_Start_IT(&hadc3);
 80019dc:	4809      	ldr	r0, [pc, #36]	; (8001a04 <proc_s_cmd+0xc4>)
 80019de:	f001 fbf9 	bl	80031d4 <HAL_ADC_Start_IT>
		HAL_TIM_Base_Start_IT(&htim1);
 80019e2:	4809      	ldr	r0, [pc, #36]	; (8001a08 <proc_s_cmd+0xc8>)
 80019e4:	f003 fe9c 	bl	8005720 <HAL_TIM_Base_Start_IT>
}
 80019e8:	e002      	b.n	80019f0 <proc_s_cmd+0xb0>
		send_UART("Invalid Sample instruction syntax.");
 80019ea:	4809      	ldr	r0, [pc, #36]	; (8001a10 <proc_s_cmd+0xd0>)
 80019ec:	f001 fa34 	bl	8002e58 <send_UART>
}
 80019f0:	bf00      	nop
 80019f2:	3710      	adds	r7, #16
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	2001455c 	.word	0x2001455c
 80019fc:	200002f0 	.word	0x200002f0
 8001a00:	20000078 	.word	0x20000078
 8001a04:	2001040c 	.word	0x2001040c
 8001a08:	20018678 	.word	0x20018678
 8001a0c:	0800dbf4 	.word	0x0800dbf4
 8001a10:	0800dbfc 	.word	0x0800dbfc

08001a14 <proc_st_cmd>:

void proc_st_cmd(char* message)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
	if(counter > 0)
 8001a1c:	4b15      	ldr	r3, [pc, #84]	; (8001a74 <proc_st_cmd+0x60>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d01f      	beq.n	8001a64 <proc_st_cmd+0x50>
	{
		if(message[2] == '\r')
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	3302      	adds	r3, #2
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	2b0d      	cmp	r3, #13
 8001a2c:	d116      	bne.n	8001a5c <proc_st_cmd+0x48>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001a2e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a32:	6879      	ldr	r1, [r7, #4]
 8001a34:	4810      	ldr	r0, [pc, #64]	; (8001a78 <proc_st_cmd+0x64>)
 8001a36:	f007 fbae 	bl	8009196 <strncpy>
			counter = 0;
 8001a3a:	4b0e      	ldr	r3, [pc, #56]	; (8001a74 <proc_st_cmd+0x60>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
			analog_write(0,0);
 8001a40:	2100      	movs	r1, #0
 8001a42:	2000      	movs	r0, #0
 8001a44:	f000 fad4 	bl	8001ff0 <analog_write>
			HAL_ADC_Stop_IT(&hadc3);
 8001a48:	480c      	ldr	r0, [pc, #48]	; (8001a7c <proc_st_cmd+0x68>)
 8001a4a:	f001 fc9b 	bl	8003384 <HAL_ADC_Stop_IT>
			HAL_TIM_Base_Stop_IT(&htim1);
 8001a4e:	480c      	ldr	r0, [pc, #48]	; (8001a80 <proc_st_cmd+0x6c>)
 8001a50:	f003 fede 	bl	8005810 <HAL_TIM_Base_Stop_IT>
			send_UART("Sampling Stopped.");
 8001a54:	480b      	ldr	r0, [pc, #44]	; (8001a84 <proc_st_cmd+0x70>)
 8001a56:	f001 f9ff 	bl	8002e58 <send_UART>
		else
			send_UART("Invalid Stop Sampling instruction syntax.");
	}
	else
		send_UART("Sampling is not running.");
}
 8001a5a:	e006      	b.n	8001a6a <proc_st_cmd+0x56>
			send_UART("Invalid Stop Sampling instruction syntax.");
 8001a5c:	480a      	ldr	r0, [pc, #40]	; (8001a88 <proc_st_cmd+0x74>)
 8001a5e:	f001 f9fb 	bl	8002e58 <send_UART>
}
 8001a62:	e002      	b.n	8001a6a <proc_st_cmd+0x56>
		send_UART("Sampling is not running.");
 8001a64:	4809      	ldr	r0, [pc, #36]	; (8001a8c <proc_st_cmd+0x78>)
 8001a66:	f001 f9f7 	bl	8002e58 <send_UART>
}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	200002f0 	.word	0x200002f0
 8001a78:	2001455c 	.word	0x2001455c
 8001a7c:	2001040c 	.word	0x2001040c
 8001a80:	20018678 	.word	0x20018678
 8001a84:	0800dc20 	.word	0x0800dc20
 8001a88:	0800dc34 	.word	0x0800dc34
 8001a8c:	0800dc60 	.word	0x0800dc60

08001a90 <proc_cs_cmd>:


void proc_cs_cmd(char* message)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 return;
 8001a98:	bf00      	nop
}
 8001a9a:	370c      	adds	r7, #12
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <proc_en_cmd>:


void proc_en_cmd(char* message)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 return;
 8001aac:	bf00      	nop
}
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <proc_un_cmd>:


void proc_un_cmd(char* message)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
	char sign;
	int val;

	if(sscanf((char*)message, "UN %c%d", &sign, &val) == 2)
 8001ac0:	f107 0308 	add.w	r3, r7, #8
 8001ac4:	f107 020f 	add.w	r2, r7, #15
 8001ac8:	4915      	ldr	r1, [pc, #84]	; (8001b20 <proc_un_cmd+0x68>)
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f007 fad8 	bl	8009080 <siscanf>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	d11d      	bne.n	8001b12 <proc_un_cmd+0x5a>
	{
		if(val >= 0 && val <= 100 && (sign == '+' || sign == '-'))
 8001ad6:	68bb      	ldr	r3, [r7, #8]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	db16      	blt.n	8001b0a <proc_un_cmd+0x52>
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	2b64      	cmp	r3, #100	; 0x64
 8001ae0:	dc13      	bgt.n	8001b0a <proc_un_cmd+0x52>
 8001ae2:	7bfb      	ldrb	r3, [r7, #15]
 8001ae4:	2b2b      	cmp	r3, #43	; 0x2b
 8001ae6:	d002      	beq.n	8001aee <proc_un_cmd+0x36>
 8001ae8:	7bfb      	ldrb	r3, [r7, #15]
 8001aea:	2b2d      	cmp	r3, #45	; 0x2d
 8001aec:	d10d      	bne.n	8001b0a <proc_un_cmd+0x52>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001aee:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001af2:	6879      	ldr	r1, [r7, #4]
 8001af4:	480b      	ldr	r0, [pc, #44]	; (8001b24 <proc_un_cmd+0x6c>)
 8001af6:	f007 fb4e 	bl	8009196 <strncpy>
			TIM2->CCR4 = val;
 8001afa:	68ba      	ldr	r2, [r7, #8]
 8001afc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b00:	641a      	str	r2, [r3, #64]	; 0x40
			send_UART("Voltage changed with success.");
 8001b02:	4809      	ldr	r0, [pc, #36]	; (8001b28 <proc_un_cmd+0x70>)
 8001b04:	f001 f9a8 	bl	8002e58 <send_UART>
		else
			send_UART("Invalid Normalized Voltage instruction argument values.");
	}
	else
		send_UART("Invalid Normalized Voltage instruction syntax.");
}
 8001b08:	e006      	b.n	8001b18 <proc_un_cmd+0x60>
			send_UART("Invalid Normalized Voltage instruction argument values.");
 8001b0a:	4808      	ldr	r0, [pc, #32]	; (8001b2c <proc_un_cmd+0x74>)
 8001b0c:	f001 f9a4 	bl	8002e58 <send_UART>
}
 8001b10:	e002      	b.n	8001b18 <proc_un_cmd+0x60>
		send_UART("Invalid Normalized Voltage instruction syntax.");
 8001b12:	4807      	ldr	r0, [pc, #28]	; (8001b30 <proc_un_cmd+0x78>)
 8001b14:	f001 f9a0 	bl	8002e58 <send_UART>
}
 8001b18:	bf00      	nop
 8001b1a:	3710      	adds	r7, #16
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	0800dc7c 	.word	0x0800dc7c
 8001b24:	2001455c 	.word	0x2001455c
 8001b28:	0800dc84 	.word	0x0800dc84
 8001b2c:	0800dca4 	.word	0x0800dca4
 8001b30:	0800dcdc 	.word	0x0800dcdc

08001b34 <proc_vr_cmd>:


void proc_vr_cmd(char* message)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
return;
 8001b3c:	bf00      	nop
}
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <memory_read>:

//------------------------------------------------------------------------------------------------------------------


bool memory_read(unsigned int addr_r, unsigned int length, char* data)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b087      	sub	sp, #28
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	60f8      	str	r0, [r7, #12]
 8001b50:	60b9      	str	r1, [r7, #8]
 8001b52:	607a      	str	r2, [r7, #4]
	if(addr_r < 0 || addr_r > 0xFFFF || length < 0 || length > 0xFF)
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b5a:	d202      	bcs.n	8001b62 <memory_read+0x1a>
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	2bff      	cmp	r3, #255	; 0xff
 8001b60:	d901      	bls.n	8001b66 <memory_read+0x1e>
		return false;
 8001b62:	2300      	movs	r3, #0
 8001b64:	e01b      	b.n	8001b9e <memory_read+0x56>

	if((0x10000 - addr_r) < length)
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8001b6c:	68ba      	ldr	r2, [r7, #8]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d901      	bls.n	8001b76 <memory_read+0x2e>
		return false;
 8001b72:	2300      	movs	r3, #0
 8001b74:	e013      	b.n	8001b9e <memory_read+0x56>

	for(int i = 0; i < length; i++)
 8001b76:	2300      	movs	r3, #0
 8001b78:	617b      	str	r3, [r7, #20]
 8001b7a:	e00b      	b.n	8001b94 <memory_read+0x4c>
	{
		data[i] = memory[addr_r++];
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	1c5a      	adds	r2, r3, #1
 8001b80:	60fa      	str	r2, [r7, #12]
 8001b82:	697a      	ldr	r2, [r7, #20]
 8001b84:	6879      	ldr	r1, [r7, #4]
 8001b86:	440a      	add	r2, r1
 8001b88:	4908      	ldr	r1, [pc, #32]	; (8001bac <memory_read+0x64>)
 8001b8a:	5ccb      	ldrb	r3, [r1, r3]
 8001b8c:	7013      	strb	r3, [r2, #0]
	for(int i = 0; i < length; i++)
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	3301      	adds	r3, #1
 8001b92:	617b      	str	r3, [r7, #20]
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	68ba      	ldr	r2, [r7, #8]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d8ef      	bhi.n	8001b7c <memory_read+0x34>
	}

	return true;
 8001b9c:	2301      	movs	r3, #1
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	371c      	adds	r7, #28
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	20000408 	.word	0x20000408

08001bb0 <memory_write>:


bool memory_write(unsigned int addr, unsigned int length, int data)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b087      	sub	sp, #28
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	607a      	str	r2, [r7, #4]
	if(addr < 0 || addr > 0xFFFF || length < 0 || length > 0xFF || data < 0 || data > 0xFF)
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bc2:	d208      	bcs.n	8001bd6 <memory_write+0x26>
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	2bff      	cmp	r3, #255	; 0xff
 8001bc8:	d805      	bhi.n	8001bd6 <memory_write+0x26>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	db02      	blt.n	8001bd6 <memory_write+0x26>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2bff      	cmp	r3, #255	; 0xff
 8001bd4:	dd01      	ble.n	8001bda <memory_write+0x2a>
		return false;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	e019      	b.n	8001c0e <memory_write+0x5e>

	if((0x10000 - addr) < length)
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8001be0:	68ba      	ldr	r2, [r7, #8]
 8001be2:	429a      	cmp	r2, r3
 8001be4:	d901      	bls.n	8001bea <memory_write+0x3a>
		return false;
 8001be6:	2300      	movs	r3, #0
 8001be8:	e011      	b.n	8001c0e <memory_write+0x5e>

	for(int i = 0; i < length; i++)
 8001bea:	2300      	movs	r3, #0
 8001bec:	617b      	str	r3, [r7, #20]
 8001bee:	e009      	b.n	8001c04 <memory_write+0x54>
	{
		memory[addr++] = data;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	1c5a      	adds	r2, r3, #1
 8001bf4:	60fa      	str	r2, [r7, #12]
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	b2d1      	uxtb	r1, r2
 8001bfa:	4a08      	ldr	r2, [pc, #32]	; (8001c1c <memory_write+0x6c>)
 8001bfc:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < length; i++)
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	3301      	adds	r3, #1
 8001c02:	617b      	str	r3, [r7, #20]
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	68ba      	ldr	r2, [r7, #8]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d8f1      	bhi.n	8001bf0 <memory_write+0x40>
	}

	return true;
 8001c0c:	2301      	movs	r3, #1
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	371c      	adds	r7, #28
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	20000408 	.word	0x20000408

08001c20 <make_pin_input>:


bool make_pin_input(unsigned int port_addr, unsigned int pin_setting)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08e      	sub	sp, #56	; 0x38
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	6039      	str	r1, [r7, #0]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d009      	beq.n	8001c44 <make_pin_input+0x24>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b08      	cmp	r3, #8
 8001c34:	d806      	bhi.n	8001c44 <make_pin_input+0x24>
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d003      	beq.n	8001c44 <make_pin_input+0x24>
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c42:	d301      	bcc.n	8001c48 <make_pin_input+0x28>
		return false;
 8001c44:	2300      	movs	r3, #0
 8001c46:	e07f      	b.n	8001d48 <make_pin_input+0x128>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	3b05      	subs	r3, #5
 8001c4c:	2b06      	cmp	r3, #6
 8001c4e:	d85f      	bhi.n	8001d10 <make_pin_input+0xf0>
 8001c50:	a201      	add	r2, pc, #4	; (adr r2, 8001c58 <make_pin_input+0x38>)
 8001c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c56:	bf00      	nop
 8001c58:	08001c75 	.word	0x08001c75
 8001c5c:	08001d11 	.word	0x08001d11
 8001c60:	08001c8f 	.word	0x08001c8f
 8001c64:	08001ca9 	.word	0x08001ca9
 8001c68:	08001cc3 	.word	0x08001cc3
 8001c6c:	08001cdd 	.word	0x08001cdd
 8001c70:	08001cf7 	.word	0x08001cf7

	switch(port_addr)
	{
	case  5: __HAL_RCC_GPIOE_CLK_ENABLE(); break;
 8001c74:	4b36      	ldr	r3, [pc, #216]	; (8001d50 <make_pin_input+0x130>)
 8001c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c78:	4a35      	ldr	r2, [pc, #212]	; (8001d50 <make_pin_input+0x130>)
 8001c7a:	f043 0310 	orr.w	r3, r3, #16
 8001c7e:	6313      	str	r3, [r2, #48]	; 0x30
 8001c80:	4b33      	ldr	r3, [pc, #204]	; (8001d50 <make_pin_input+0x130>)
 8001c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c84:	f003 0310 	and.w	r3, r3, #16
 8001c88:	623b      	str	r3, [r7, #32]
 8001c8a:	6a3b      	ldr	r3, [r7, #32]
 8001c8c:	e040      	b.n	8001d10 <make_pin_input+0xf0>
	case  7: __HAL_RCC_GPIOG_CLK_ENABLE(); break;
 8001c8e:	4b30      	ldr	r3, [pc, #192]	; (8001d50 <make_pin_input+0x130>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c92:	4a2f      	ldr	r2, [pc, #188]	; (8001d50 <make_pin_input+0x130>)
 8001c94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c98:	6313      	str	r3, [r2, #48]	; 0x30
 8001c9a:	4b2d      	ldr	r3, [pc, #180]	; (8001d50 <make_pin_input+0x130>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ca2:	61fb      	str	r3, [r7, #28]
 8001ca4:	69fb      	ldr	r3, [r7, #28]
 8001ca6:	e033      	b.n	8001d10 <make_pin_input+0xf0>
	case  8: __HAL_RCC_GPIOH_CLK_ENABLE(); break;
 8001ca8:	4b29      	ldr	r3, [pc, #164]	; (8001d50 <make_pin_input+0x130>)
 8001caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cac:	4a28      	ldr	r2, [pc, #160]	; (8001d50 <make_pin_input+0x130>)
 8001cae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cb2:	6313      	str	r3, [r2, #48]	; 0x30
 8001cb4:	4b26      	ldr	r3, [pc, #152]	; (8001d50 <make_pin_input+0x130>)
 8001cb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cbc:	61bb      	str	r3, [r7, #24]
 8001cbe:	69bb      	ldr	r3, [r7, #24]
 8001cc0:	e026      	b.n	8001d10 <make_pin_input+0xf0>
	case  9: __HAL_RCC_GPIOI_CLK_ENABLE(); break;
 8001cc2:	4b23      	ldr	r3, [pc, #140]	; (8001d50 <make_pin_input+0x130>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	4a22      	ldr	r2, [pc, #136]	; (8001d50 <make_pin_input+0x130>)
 8001cc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cce:	4b20      	ldr	r3, [pc, #128]	; (8001d50 <make_pin_input+0x130>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cd6:	617b      	str	r3, [r7, #20]
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	e019      	b.n	8001d10 <make_pin_input+0xf0>
	case 10: __HAL_RCC_GPIOJ_CLK_ENABLE(); break;
 8001cdc:	4b1c      	ldr	r3, [pc, #112]	; (8001d50 <make_pin_input+0x130>)
 8001cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce0:	4a1b      	ldr	r2, [pc, #108]	; (8001d50 <make_pin_input+0x130>)
 8001ce2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ce6:	6313      	str	r3, [r2, #48]	; 0x30
 8001ce8:	4b19      	ldr	r3, [pc, #100]	; (8001d50 <make_pin_input+0x130>)
 8001cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cf0:	613b      	str	r3, [r7, #16]
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	e00c      	b.n	8001d10 <make_pin_input+0xf0>
	case 11: __HAL_RCC_GPIOK_CLK_ENABLE(); break;
 8001cf6:	4b16      	ldr	r3, [pc, #88]	; (8001d50 <make_pin_input+0x130>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfa:	4a15      	ldr	r2, [pc, #84]	; (8001d50 <make_pin_input+0x130>)
 8001cfc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d00:	6313      	str	r3, [r2, #48]	; 0x30
 8001d02:	4b13      	ldr	r3, [pc, #76]	; (8001d50 <make_pin_input+0x130>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	bf00      	nop
	}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	605a      	str	r2, [r3, #4]
 8001d1a:	609a      	str	r2, [r3, #8]
 8001d1c:	60da      	str	r2, [r3, #12]
 8001d1e:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin |= pin_setting;
 8001d20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	62fb      	str	r3, [r7, #44]	; 0x2c

	HAL_GPIO_Init((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr-1))), &GPIO_InitStruct);
 8001d30:	687a      	ldr	r2, [r7, #4]
 8001d32:	4b08      	ldr	r3, [pc, #32]	; (8001d54 <make_pin_input+0x134>)
 8001d34:	4413      	add	r3, r2
 8001d36:	029b      	lsls	r3, r3, #10
 8001d38:	461a      	mov	r2, r3
 8001d3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4610      	mov	r0, r2
 8001d42:	f002 f975 	bl	8004030 <HAL_GPIO_Init>

	return true;
 8001d46:	2301      	movs	r3, #1
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3738      	adds	r7, #56	; 0x38
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	40023800 	.word	0x40023800
 8001d54:	0010007f 	.word	0x0010007f

08001d58 <make_pin_output>:


bool make_pin_output(unsigned int port_addr, unsigned int pin_setting)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b08e      	sub	sp, #56	; 0x38
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d009      	beq.n	8001d7c <make_pin_output+0x24>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2b08      	cmp	r3, #8
 8001d6c:	d806      	bhi.n	8001d7c <make_pin_output+0x24>
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d003      	beq.n	8001d7c <make_pin_output+0x24>
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d7a:	d301      	bcc.n	8001d80 <make_pin_output+0x28>
		return false;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	e081      	b.n	8001e84 <make_pin_output+0x12c>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	3b05      	subs	r3, #5
 8001d84:	2b06      	cmp	r3, #6
 8001d86:	d85f      	bhi.n	8001e48 <make_pin_output+0xf0>
 8001d88:	a201      	add	r2, pc, #4	; (adr r2, 8001d90 <make_pin_output+0x38>)
 8001d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d8e:	bf00      	nop
 8001d90:	08001dad 	.word	0x08001dad
 8001d94:	08001e49 	.word	0x08001e49
 8001d98:	08001dc7 	.word	0x08001dc7
 8001d9c:	08001de1 	.word	0x08001de1
 8001da0:	08001dfb 	.word	0x08001dfb
 8001da4:	08001e15 	.word	0x08001e15
 8001da8:	08001e2f 	.word	0x08001e2f

	switch(port_addr)
	{
	case  5: __HAL_RCC_GPIOE_CLK_ENABLE(); break;
 8001dac:	4b37      	ldr	r3, [pc, #220]	; (8001e8c <make_pin_output+0x134>)
 8001dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db0:	4a36      	ldr	r2, [pc, #216]	; (8001e8c <make_pin_output+0x134>)
 8001db2:	f043 0310 	orr.w	r3, r3, #16
 8001db6:	6313      	str	r3, [r2, #48]	; 0x30
 8001db8:	4b34      	ldr	r3, [pc, #208]	; (8001e8c <make_pin_output+0x134>)
 8001dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dbc:	f003 0310 	and.w	r3, r3, #16
 8001dc0:	623b      	str	r3, [r7, #32]
 8001dc2:	6a3b      	ldr	r3, [r7, #32]
 8001dc4:	e040      	b.n	8001e48 <make_pin_output+0xf0>
	case  7: __HAL_RCC_GPIOG_CLK_ENABLE(); break;
 8001dc6:	4b31      	ldr	r3, [pc, #196]	; (8001e8c <make_pin_output+0x134>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	4a30      	ldr	r2, [pc, #192]	; (8001e8c <make_pin_output+0x134>)
 8001dcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001dd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001dd2:	4b2e      	ldr	r3, [pc, #184]	; (8001e8c <make_pin_output+0x134>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dda:	61fb      	str	r3, [r7, #28]
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	e033      	b.n	8001e48 <make_pin_output+0xf0>
	case  8: __HAL_RCC_GPIOH_CLK_ENABLE(); break;
 8001de0:	4b2a      	ldr	r3, [pc, #168]	; (8001e8c <make_pin_output+0x134>)
 8001de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de4:	4a29      	ldr	r2, [pc, #164]	; (8001e8c <make_pin_output+0x134>)
 8001de6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dea:	6313      	str	r3, [r2, #48]	; 0x30
 8001dec:	4b27      	ldr	r3, [pc, #156]	; (8001e8c <make_pin_output+0x134>)
 8001dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001df4:	61bb      	str	r3, [r7, #24]
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	e026      	b.n	8001e48 <make_pin_output+0xf0>
	case  9: __HAL_RCC_GPIOI_CLK_ENABLE(); break;
 8001dfa:	4b24      	ldr	r3, [pc, #144]	; (8001e8c <make_pin_output+0x134>)
 8001dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfe:	4a23      	ldr	r2, [pc, #140]	; (8001e8c <make_pin_output+0x134>)
 8001e00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e04:	6313      	str	r3, [r2, #48]	; 0x30
 8001e06:	4b21      	ldr	r3, [pc, #132]	; (8001e8c <make_pin_output+0x134>)
 8001e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e0e:	617b      	str	r3, [r7, #20]
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	e019      	b.n	8001e48 <make_pin_output+0xf0>
	case 10: __HAL_RCC_GPIOJ_CLK_ENABLE(); break;
 8001e14:	4b1d      	ldr	r3, [pc, #116]	; (8001e8c <make_pin_output+0x134>)
 8001e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e18:	4a1c      	ldr	r2, [pc, #112]	; (8001e8c <make_pin_output+0x134>)
 8001e1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e1e:	6313      	str	r3, [r2, #48]	; 0x30
 8001e20:	4b1a      	ldr	r3, [pc, #104]	; (8001e8c <make_pin_output+0x134>)
 8001e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e28:	613b      	str	r3, [r7, #16]
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	e00c      	b.n	8001e48 <make_pin_output+0xf0>
	case 11: __HAL_RCC_GPIOK_CLK_ENABLE(); break;
 8001e2e:	4b17      	ldr	r3, [pc, #92]	; (8001e8c <make_pin_output+0x134>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e32:	4a16      	ldr	r2, [pc, #88]	; (8001e8c <make_pin_output+0x134>)
 8001e34:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e38:	6313      	str	r3, [r2, #48]	; 0x30
 8001e3a:	4b14      	ldr	r3, [pc, #80]	; (8001e8c <make_pin_output+0x134>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	bf00      	nop
	}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
 8001e56:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin |= pin_setting;
 8001e58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e60:	2301      	movs	r3, #1
 8001e62:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e64:	2300      	movs	r3, #0
 8001e66:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	633b      	str	r3, [r7, #48]	; 0x30

	// HAL_GPIO_WritePin(port_addr, GPIO_PIN_0, GPIO_PIN_RESET); reset antes de inicializar, pino a pino

	HAL_GPIO_Init((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1))), &GPIO_InitStruct);
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	4b08      	ldr	r3, [pc, #32]	; (8001e90 <make_pin_output+0x138>)
 8001e70:	4413      	add	r3, r2
 8001e72:	029b      	lsls	r3, r3, #10
 8001e74:	461a      	mov	r2, r3
 8001e76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4610      	mov	r0, r2
 8001e7e:	f002 f8d7 	bl	8004030 <HAL_GPIO_Init>

	return true;
 8001e82:	2301      	movs	r3, #1
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3738      	adds	r7, #56	; 0x38
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	0010007f 	.word	0x0010007f

08001e94 <read_dig_input>:

bool read_dig_input(unsigned int port_addr, unsigned int pin_setting, GPIO_PinState* pin_values)
{
 8001e94:	b590      	push	{r4, r7, lr}
 8001e96:	b089      	sub	sp, #36	; 0x24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	607a      	str	r2, [r7, #4]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d009      	beq.n	8001eba <read_dig_input+0x26>
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	2b08      	cmp	r3, #8
 8001eaa:	d806      	bhi.n	8001eba <read_dig_input+0x26>
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d003      	beq.n	8001eba <read_dig_input+0x26>
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eb8:	d301      	bcc.n	8001ebe <read_dig_input+0x2a>
		return false;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	e02d      	b.n	8001f1a <read_dig_input+0x86>

	int mask = 1;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	61fb      	str	r3, [r7, #28]

	for(int pin = 0; pin < 16; pin++)
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	61bb      	str	r3, [r7, #24]
 8001ec6:	e024      	b.n	8001f12 <read_dig_input+0x7e>
	{
		if(pin_setting & mask)
 8001ec8:	69fa      	ldr	r2, [r7, #28]
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	4013      	ands	r3, r2
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d014      	beq.n	8001efc <read_dig_input+0x68>
		{
			GPIO_TypeDef* GPIOx = (GPIO_TypeDef*) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1)));
 8001ed2:	68fa      	ldr	r2, [r7, #12]
 8001ed4:	4b13      	ldr	r3, [pc, #76]	; (8001f24 <read_dig_input+0x90>)
 8001ed6:	4413      	add	r3, r2
 8001ed8:	029b      	lsls	r3, r3, #10
 8001eda:	617b      	str	r3, [r7, #20]
			uint16_t GPIO_Pin = (1 << pin);
 8001edc:	2201      	movs	r2, #1
 8001ede:	69bb      	ldr	r3, [r7, #24]
 8001ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee4:	827b      	strh	r3, [r7, #18]

			pin_values[pin] = HAL_GPIO_ReadPin(GPIOx, GPIO_Pin);
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	18d4      	adds	r4, r2, r3
 8001eec:	8a7b      	ldrh	r3, [r7, #18]
 8001eee:	4619      	mov	r1, r3
 8001ef0:	6978      	ldr	r0, [r7, #20]
 8001ef2:	f002 fa49 	bl	8004388 <HAL_GPIO_ReadPin>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	7023      	strb	r3, [r4, #0]
 8001efa:	e004      	b.n	8001f06 <read_dig_input+0x72>
		}
		else
			pin_values[pin] = GPIO_PIN_RESET;
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	4413      	add	r3, r2
 8001f02:	2200      	movs	r2, #0
 8001f04:	701a      	strb	r2, [r3, #0]

		mask <<= 1;
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	61fb      	str	r3, [r7, #28]
	for(int pin = 0; pin < 16; pin++)
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	3301      	adds	r3, #1
 8001f10:	61bb      	str	r3, [r7, #24]
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	2b0f      	cmp	r3, #15
 8001f16:	ddd7      	ble.n	8001ec8 <read_dig_input+0x34>
	}

	return true;
 8001f18:	2301      	movs	r3, #1
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3724      	adds	r7, #36	; 0x24
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd90      	pop	{r4, r7, pc}
 8001f22:	bf00      	nop
 8001f24:	0010007f 	.word	0x0010007f

08001f28 <write_dig_output>:

bool write_dig_output(unsigned int port_addr, unsigned int pin_setting, unsigned int pin_values)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b088      	sub	sp, #32
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF || pin_values < 0 || pin_values > 0xFFFF)
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d00d      	beq.n	8001f56 <write_dig_output+0x2e>
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2b08      	cmp	r3, #8
 8001f3e:	d80a      	bhi.n	8001f56 <write_dig_output+0x2e>
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d007      	beq.n	8001f56 <write_dig_output+0x2e>
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f4c:	d203      	bcs.n	8001f56 <write_dig_output+0x2e>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f54:	d301      	bcc.n	8001f5a <write_dig_output+0x32>
		return false;
 8001f56:	2300      	movs	r3, #0
 8001f58:	e02a      	b.n	8001fb0 <write_dig_output+0x88>

	int mask = 1;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	61fb      	str	r3, [r7, #28]

	for(int pin = 0; pin < 16; pin++)
 8001f5e:	2300      	movs	r3, #0
 8001f60:	61bb      	str	r3, [r7, #24]
 8001f62:	e021      	b.n	8001fa8 <write_dig_output+0x80>
	{
		if(pin_setting & mask)
 8001f64:	69fa      	ldr	r2, [r7, #28]
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	4013      	ands	r3, r2
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d016      	beq.n	8001f9c <write_dig_output+0x74>
		{
			GPIO_TypeDef* GPIOx = (GPIO_TypeDef*) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1)));
 8001f6e:	68fa      	ldr	r2, [r7, #12]
 8001f70:	4b11      	ldr	r3, [pc, #68]	; (8001fb8 <write_dig_output+0x90>)
 8001f72:	4413      	add	r3, r2
 8001f74:	029b      	lsls	r3, r3, #10
 8001f76:	617b      	str	r3, [r7, #20]
			uint16_t GPIO_Pin = (1 << pin);
 8001f78:	2201      	movs	r2, #1
 8001f7a:	69bb      	ldr	r3, [r7, #24]
 8001f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f80:	827b      	strh	r3, [r7, #18]
			GPIO_PinState PinState = (pin_values & mask) >> pin;
 8001f82:	69fa      	ldr	r2, [r7, #28]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	401a      	ands	r2, r3
 8001f88:	69bb      	ldr	r3, [r7, #24]
 8001f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f8e:	747b      	strb	r3, [r7, #17]

			HAL_GPIO_WritePin(GPIOx, GPIO_Pin, PinState);
 8001f90:	7c7a      	ldrb	r2, [r7, #17]
 8001f92:	8a7b      	ldrh	r3, [r7, #18]
 8001f94:	4619      	mov	r1, r3
 8001f96:	6978      	ldr	r0, [r7, #20]
 8001f98:	f002 fa0e 	bl	80043b8 <HAL_GPIO_WritePin>
		}
		mask <<= 1;
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	005b      	lsls	r3, r3, #1
 8001fa0:	61fb      	str	r3, [r7, #28]
	for(int pin = 0; pin < 16; pin++)
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	61bb      	str	r3, [r7, #24]
 8001fa8:	69bb      	ldr	r3, [r7, #24]
 8001faa:	2b0f      	cmp	r3, #15
 8001fac:	ddda      	ble.n	8001f64 <write_dig_output+0x3c>
	}

	return true;
 8001fae:	2301      	movs	r3, #1
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3720      	adds	r7, #32
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	0010007f 	.word	0x0010007f

08001fbc <analog_read>:

bool analog_read(unsigned int addr3, unsigned int* value)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
	if(addr3 < 0 || addr3 > 0x0F)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2b0f      	cmp	r3, #15
 8001fca:	d901      	bls.n	8001fd0 <analog_read+0x14>
		return false;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	e00b      	b.n	8001fe8 <analog_read+0x2c>

	MX_ADC3_Init1(true);
 8001fd0:	2001      	movs	r0, #1
 8001fd2:	f7fe fd0d 	bl	80009f0 <MX_ADC3_Init1>
	config_ADC(addr3);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f7fe fe3c 	bl	8000c54 <config_ADC>
	*value = read_ADC();
 8001fdc:	f7fe fe58 	bl	8000c90 <read_ADC>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	601a      	str	r2, [r3, #0]

	return true;
 8001fe6:	2301      	movs	r3, #1
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3708      	adds	r7, #8
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <analog_write>:

bool analog_write(unsigned int addr3, uint32_t value)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
	if(addr3 < 0 || addr3 > 0x01)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d901      	bls.n	8002004 <analog_write+0x14>
		return false;
 8002000:	2300      	movs	r3, #0
 8002002:	e01a      	b.n	800203a <analog_write+0x4a>

	if(HAL_DAC_Start(&hdac, (addr3 ? DAC_CHANNEL_2 : DAC_CHANNEL_1)) == HAL_OK){
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <analog_write+0x1e>
 800200a:	2310      	movs	r3, #16
 800200c:	e000      	b.n	8002010 <analog_write+0x20>
 800200e:	2300      	movs	r3, #0
 8002010:	4619      	mov	r1, r3
 8002012:	480c      	ldr	r0, [pc, #48]	; (8002044 <analog_write+0x54>)
 8002014:	f001 feb3 	bl	8003d7e <HAL_DAC_Start>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d10c      	bne.n	8002038 <analog_write+0x48>
	    HAL_DAC_SetValue(&hdac, (addr3 ? DAC_CHANNEL_2 : DAC_CHANNEL_1), DAC_ALIGN_12B_R, value);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <analog_write+0x38>
 8002024:	2110      	movs	r1, #16
 8002026:	e000      	b.n	800202a <analog_write+0x3a>
 8002028:	2100      	movs	r1, #0
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	2200      	movs	r2, #0
 800202e:	4805      	ldr	r0, [pc, #20]	; (8002044 <analog_write+0x54>)
 8002030:	f001 fef7 	bl	8003e22 <HAL_DAC_SetValue>
	    return true;
 8002034:	2301      	movs	r3, #1
 8002036:	e000      	b.n	800203a <analog_write+0x4a>
	}else
		return false;
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	20018664 	.word	0x20018664

08002048 <process_buf_nf>:
	process_buf_ff

};

void process_buf_nf(uint32_t* x_buf, int n)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	6039      	str	r1, [r7, #0]
	y_buf[n] = x_buf[n];
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	4413      	add	r3, r2
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	4907      	ldr	r1, [pc, #28]	; (800207c <process_buf_nf+0x34>)
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	analog_write(0,y_buf[n]);
 8002064:	4a05      	ldr	r2, [pc, #20]	; (800207c <process_buf_nf+0x34>)
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800206c:	4619      	mov	r1, r3
 800206e:	2000      	movs	r0, #0
 8002070:	f7ff ffbe 	bl	8001ff0 <analog_write>
}
 8002074:	bf00      	nop
 8002076:	3708      	adds	r7, #8
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	20014664 	.word	0x20014664

08002080 <process_buf_if>:

void process_buf_if(uint32_t* x_buf, int n)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]

	y_buf[n+1] = a * y_buf[n] + (1-a) * x_buf[n];
 800208a:	4a1d      	ldr	r2, [pc, #116]	; (8002100 <process_buf_if+0x80>)
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002092:	ee07 3a90 	vmov	s15, r3
 8002096:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800209a:	ed9f 6b15 	vldr	d6, [pc, #84]	; 80020f0 <process_buf_if+0x70>
 800209e:	ee27 6b06 	vmul.f64	d6, d7, d6
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	687a      	ldr	r2, [r7, #4]
 80020a8:	4413      	add	r3, r2
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	ee07 3a90 	vmov	s15, r3
 80020b0:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80020b4:	ed9f 5b10 	vldr	d5, [pc, #64]	; 80020f8 <process_buf_if+0x78>
 80020b8:	ee27 7b05 	vmul.f64	d7, d7, d5
 80020bc:	ee36 7b07 	vadd.f64	d7, d6, d7
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	3301      	adds	r3, #1
 80020c4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80020c8:	ee17 1a90 	vmov	r1, s15
 80020cc:	4a0c      	ldr	r2, [pc, #48]	; (8002100 <process_buf_if+0x80>)
 80020ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		temp += coef_bk[i] * x_buf[(n-i) & (ADC_BUF_SIZE - 1)];
	 }

	y_buf[n] = temp;
	*/
	analog_write(0,y_buf[n]);
 80020d2:	4a0b      	ldr	r2, [pc, #44]	; (8002100 <process_buf_if+0x80>)
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020da:	4619      	mov	r1, r3
 80020dc:	2000      	movs	r0, #0
 80020de:	f7ff ff87 	bl	8001ff0 <analog_write>
}
 80020e2:	bf00      	nop
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	f3af 8000 	nop.w
 80020f0:	9999999a 	.word	0x9999999a
 80020f4:	3fd99999 	.word	0x3fd99999
 80020f8:	33333333 	.word	0x33333333
 80020fc:	3fe33333 	.word	0x3fe33333
 8002100:	20014664 	.word	0x20014664

08002104 <process_buf_ff>:

void process_buf_ff(uint32_t* x_buf, int n)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
	unsigned int temp = 0;
 800210e:	2300      	movs	r3, #0
 8002110:	60fb      	str	r3, [r7, #12]

	for(int i = 0 ; i < M; i++)
 8002112:	2300      	movs	r3, #0
 8002114:	60bb      	str	r3, [r7, #8]
 8002116:	e023      	b.n	8002160 <process_buf_ff+0x5c>
	{
		temp += coef[i] * x_buf[(n-i) & (ADC_BUF_SIZE - 1)];
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	ee07 3a90 	vmov	s15, r3
 800211e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002122:	4a19      	ldr	r2, [pc, #100]	; (8002188 <process_buf_ff+0x84>)
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	4413      	add	r3, r2
 800212a:	edd3 6a00 	vldr	s13, [r3]
 800212e:	683a      	ldr	r2, [r7, #0]
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	4413      	add	r3, r2
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	ee07 3a90 	vmov	s15, r3
 8002144:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002148:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800214c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002150:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002154:	ee17 3a90 	vmov	r3, s15
 8002158:	60fb      	str	r3, [r7, #12]
	for(int i = 0 ; i < M; i++)
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	3301      	adds	r3, #1
 800215e:	60bb      	str	r3, [r7, #8]
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	2b19      	cmp	r3, #25
 8002164:	ddd8      	ble.n	8002118 <process_buf_ff+0x14>
	}
	y_buf[n] = temp;
 8002166:	4909      	ldr	r1, [pc, #36]	; (800218c <process_buf_ff+0x88>)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	analog_write(0,y_buf[n]);
 8002170:	4a06      	ldr	r2, [pc, #24]	; (800218c <process_buf_ff+0x88>)
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002178:	4619      	mov	r1, r3
 800217a:	2000      	movs	r0, #0
 800217c:	f7ff ff38 	bl	8001ff0 <analog_write>
}
 8002180:	bf00      	nop
 8002182:	3710      	adds	r7, #16
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	20000088 	.word	0x20000088
 800218c:	20014664 	.word	0x20014664

08002190 <process_buf>:

void process_buf(uint32_t* x_buf, int n)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b08a      	sub	sp, #40	; 0x28
 8002194:	af02      	add	r7, sp, #8
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
	process_buf_func[sp_config.filter_type](x_buf,n);
 800219a:	4b2f      	ldr	r3, [pc, #188]	; (8002258 <process_buf+0xc8>)
 800219c:	7b9b      	ldrb	r3, [r3, #14]
 800219e:	461a      	mov	r2, r3
 80021a0:	4b2e      	ldr	r3, [pc, #184]	; (800225c <process_buf+0xcc>)
 80021a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021a6:	6839      	ldr	r1, [r7, #0]
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	4798      	blx	r3

	counter ++;
 80021ac:	4b2c      	ldr	r3, [pc, #176]	; (8002260 <process_buf+0xd0>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	3301      	adds	r3, #1
 80021b2:	4a2b      	ldr	r2, [pc, #172]	; (8002260 <process_buf+0xd0>)
 80021b4:	6013      	str	r3, [r2, #0]

	if(sp_config.sp_limit > 0)
 80021b6:	4b28      	ldr	r3, [pc, #160]	; (8002258 <process_buf+0xc8>)
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d047      	beq.n	800224e <process_buf+0xbe>
	{
		char message[22] = {"\0"};
 80021be:	2300      	movs	r3, #0
 80021c0:	60bb      	str	r3, [r7, #8]
 80021c2:	f107 030c 	add.w	r3, r7, #12
 80021c6:	2200      	movs	r2, #0
 80021c8:	601a      	str	r2, [r3, #0]
 80021ca:	605a      	str	r2, [r3, #4]
 80021cc:	609a      	str	r2, [r3, #8]
 80021ce:	60da      	str	r2, [r3, #12]
 80021d0:	821a      	strh	r2, [r3, #16]
		sprintf(message, "%d;%lu;%lu;", counter , x_buf[n], y_buf[n]);
 80021d2:	4b23      	ldr	r3, [pc, #140]	; (8002260 <process_buf+0xd0>)
 80021d4:	6819      	ldr	r1, [r3, #0]
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	4413      	add	r3, r2
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	4820      	ldr	r0, [pc, #128]	; (8002264 <process_buf+0xd4>)
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80021e8:	f107 0008 	add.w	r0, r7, #8
 80021ec:	9300      	str	r3, [sp, #0]
 80021ee:	4613      	mov	r3, r2
 80021f0:	460a      	mov	r2, r1
 80021f2:	491d      	ldr	r1, [pc, #116]	; (8002268 <process_buf+0xd8>)
 80021f4:	f006 ff24 	bl	8009040 <siprintf>
		send_UART(message);
 80021f8:	f107 0308 	add.w	r3, r7, #8
 80021fc:	4618      	mov	r0, r3
 80021fe:	f000 fe2b 	bl	8002e58 <send_UART>

		if(counter == sp_config.sp_limit)
 8002202:	4b15      	ldr	r3, [pc, #84]	; (8002258 <process_buf+0xc8>)
 8002204:	689a      	ldr	r2, [r3, #8]
 8002206:	4b16      	ldr	r3, [pc, #88]	; (8002260 <process_buf+0xd0>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	429a      	cmp	r2, r3
 800220c:	d11f      	bne.n	800224e <process_buf+0xbe>
		{
			counter = 0;
 800220e:	4b14      	ldr	r3, [pc, #80]	; (8002260 <process_buf+0xd0>)
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
			analog_write(0,0);
 8002214:	2100      	movs	r1, #0
 8002216:	2000      	movs	r0, #0
 8002218:	f7ff feea 	bl	8001ff0 <analog_write>
			HAL_ADC_Stop_IT(&hadc3);
 800221c:	4813      	ldr	r0, [pc, #76]	; (800226c <process_buf+0xdc>)
 800221e:	f001 f8b1 	bl	8003384 <HAL_ADC_Stop_IT>
			HAL_TIM_Base_Stop_IT(&htim1);
 8002222:	4813      	ldr	r0, [pc, #76]	; (8002270 <process_buf+0xe0>)
 8002224:	f003 faf4 	bl	8005810 <HAL_TIM_Base_Stop_IT>
		    HAL_NVIC_SetPriority(ADC_IRQn, 2, 0);
 8002228:	2200      	movs	r2, #0
 800222a:	2102      	movs	r1, #2
 800222c:	2012      	movs	r0, #18
 800222e:	f001 fd4e 	bl	8003cce <HAL_NVIC_SetPriority>
			while(is_transmitting_to_UART());
 8002232:	bf00      	nop
 8002234:	f000 fdec 	bl	8002e10 <is_transmitting_to_UART>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d1fa      	bne.n	8002234 <process_buf+0xa4>
			HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800223e:	2200      	movs	r2, #0
 8002240:	2100      	movs	r1, #0
 8002242:	2012      	movs	r0, #18
 8002244:	f001 fd43 	bl	8003cce <HAL_NVIC_SetPriority>
			send_UART("Sampling Stopped.\n>");
 8002248:	480a      	ldr	r0, [pc, #40]	; (8002274 <process_buf+0xe4>)
 800224a:	f000 fe05 	bl	8002e58 <send_UART>
		}
	}
}
 800224e:	bf00      	nop
 8002250:	3720      	adds	r7, #32
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	20000078 	.word	0x20000078
 800225c:	2000006c 	.word	0x2000006c
 8002260:	200002f0 	.word	0x200002f0
 8002264:	20014664 	.word	0x20014664
 8002268:	0800dd0c 	.word	0x0800dd0c
 800226c:	2001040c 	.word	0x2001040c
 8002270:	20018678 	.word	0x20018678
 8002274:	0800dd18 	.word	0x0800dd18

08002278 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800227e:	463b      	mov	r3, r7
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]
 8002284:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8002286:	4b14      	ldr	r3, [pc, #80]	; (80022d8 <MX_DAC_Init+0x60>)
 8002288:	4a14      	ldr	r2, [pc, #80]	; (80022dc <MX_DAC_Init+0x64>)
 800228a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800228c:	4812      	ldr	r0, [pc, #72]	; (80022d8 <MX_DAC_Init+0x60>)
 800228e:	f001 fd54 	bl	8003d3a <HAL_DAC_Init>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002298:	f000 f9d4 	bl	8002644 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800229c:	2300      	movs	r3, #0
 800229e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80022a0:	2300      	movs	r3, #0
 80022a2:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80022a4:	463b      	mov	r3, r7
 80022a6:	2200      	movs	r2, #0
 80022a8:	4619      	mov	r1, r3
 80022aa:	480b      	ldr	r0, [pc, #44]	; (80022d8 <MX_DAC_Init+0x60>)
 80022ac:	f001 fdde 	bl	8003e6c <HAL_DAC_ConfigChannel>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80022b6:	f000 f9c5 	bl	8002644 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80022ba:	463b      	mov	r3, r7
 80022bc:	2210      	movs	r2, #16
 80022be:	4619      	mov	r1, r3
 80022c0:	4805      	ldr	r0, [pc, #20]	; (80022d8 <MX_DAC_Init+0x60>)
 80022c2:	f001 fdd3 	bl	8003e6c <HAL_DAC_ConfigChannel>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 80022cc:	f000 f9ba 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80022d0:	bf00      	nop
 80022d2:	3708      	adds	r7, #8
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	20018664 	.word	0x20018664
 80022dc:	40007400 	.word	0x40007400

080022e0 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b08a      	sub	sp, #40	; 0x28
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e8:	f107 0314 	add.w	r3, r7, #20
 80022ec:	2200      	movs	r2, #0
 80022ee:	601a      	str	r2, [r3, #0]
 80022f0:	605a      	str	r2, [r3, #4]
 80022f2:	609a      	str	r2, [r3, #8]
 80022f4:	60da      	str	r2, [r3, #12]
 80022f6:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a15      	ldr	r2, [pc, #84]	; (8002354 <HAL_DAC_MspInit+0x74>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d123      	bne.n	800234a <HAL_DAC_MspInit+0x6a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002302:	4b15      	ldr	r3, [pc, #84]	; (8002358 <HAL_DAC_MspInit+0x78>)
 8002304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002306:	4a14      	ldr	r2, [pc, #80]	; (8002358 <HAL_DAC_MspInit+0x78>)
 8002308:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800230c:	6413      	str	r3, [r2, #64]	; 0x40
 800230e:	4b12      	ldr	r3, [pc, #72]	; (8002358 <HAL_DAC_MspInit+0x78>)
 8002310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002312:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002316:	613b      	str	r3, [r7, #16]
 8002318:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800231a:	4b0f      	ldr	r3, [pc, #60]	; (8002358 <HAL_DAC_MspInit+0x78>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231e:	4a0e      	ldr	r2, [pc, #56]	; (8002358 <HAL_DAC_MspInit+0x78>)
 8002320:	f043 0301 	orr.w	r3, r3, #1
 8002324:	6313      	str	r3, [r2, #48]	; 0x30
 8002326:	4b0c      	ldr	r3, [pc, #48]	; (8002358 <HAL_DAC_MspInit+0x78>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	f003 0301 	and.w	r3, r3, #1
 800232e:	60fb      	str	r3, [r7, #12]
 8002330:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002332:	2330      	movs	r3, #48	; 0x30
 8002334:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002336:	2303      	movs	r3, #3
 8002338:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233a:	2300      	movs	r3, #0
 800233c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800233e:	f107 0314 	add.w	r3, r7, #20
 8002342:	4619      	mov	r1, r3
 8002344:	4805      	ldr	r0, [pc, #20]	; (800235c <HAL_DAC_MspInit+0x7c>)
 8002346:	f001 fe73 	bl	8004030 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 800234a:	bf00      	nop
 800234c:	3728      	adds	r7, #40	; 0x28
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40007400 	.word	0x40007400
 8002358:	40023800 	.word	0x40023800
 800235c:	40020000 	.word	0x40020000

08002360 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b08a      	sub	sp, #40	; 0x28
 8002364:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002366:	f107 0314 	add.w	r3, r7, #20
 800236a:	2200      	movs	r2, #0
 800236c:	601a      	str	r2, [r3, #0]
 800236e:	605a      	str	r2, [r3, #4]
 8002370:	609a      	str	r2, [r3, #8]
 8002372:	60da      	str	r2, [r3, #12]
 8002374:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002376:	4b29      	ldr	r3, [pc, #164]	; (800241c <MX_GPIO_Init+0xbc>)
 8002378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237a:	4a28      	ldr	r2, [pc, #160]	; (800241c <MX_GPIO_Init+0xbc>)
 800237c:	f043 0320 	orr.w	r3, r3, #32
 8002380:	6313      	str	r3, [r2, #48]	; 0x30
 8002382:	4b26      	ldr	r3, [pc, #152]	; (800241c <MX_GPIO_Init+0xbc>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002386:	f003 0320 	and.w	r3, r3, #32
 800238a:	613b      	str	r3, [r7, #16]
 800238c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800238e:	4b23      	ldr	r3, [pc, #140]	; (800241c <MX_GPIO_Init+0xbc>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	4a22      	ldr	r2, [pc, #136]	; (800241c <MX_GPIO_Init+0xbc>)
 8002394:	f043 0304 	orr.w	r3, r3, #4
 8002398:	6313      	str	r3, [r2, #48]	; 0x30
 800239a:	4b20      	ldr	r3, [pc, #128]	; (800241c <MX_GPIO_Init+0xbc>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239e:	f003 0304 	and.w	r3, r3, #4
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023a6:	4b1d      	ldr	r3, [pc, #116]	; (800241c <MX_GPIO_Init+0xbc>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023aa:	4a1c      	ldr	r2, [pc, #112]	; (800241c <MX_GPIO_Init+0xbc>)
 80023ac:	f043 0301 	orr.w	r3, r3, #1
 80023b0:	6313      	str	r3, [r2, #48]	; 0x30
 80023b2:	4b1a      	ldr	r3, [pc, #104]	; (800241c <MX_GPIO_Init+0xbc>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b6:	f003 0301 	and.w	r3, r3, #1
 80023ba:	60bb      	str	r3, [r7, #8]
 80023bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023be:	4b17      	ldr	r3, [pc, #92]	; (800241c <MX_GPIO_Init+0xbc>)
 80023c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c2:	4a16      	ldr	r2, [pc, #88]	; (800241c <MX_GPIO_Init+0xbc>)
 80023c4:	f043 0302 	orr.w	r3, r3, #2
 80023c8:	6313      	str	r3, [r2, #48]	; 0x30
 80023ca:	4b14      	ldr	r3, [pc, #80]	; (800241c <MX_GPIO_Init+0xbc>)
 80023cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ce:	f003 0302 	and.w	r3, r3, #2
 80023d2:	607b      	str	r3, [r7, #4]
 80023d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023d6:	4b11      	ldr	r3, [pc, #68]	; (800241c <MX_GPIO_Init+0xbc>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023da:	4a10      	ldr	r2, [pc, #64]	; (800241c <MX_GPIO_Init+0xbc>)
 80023dc:	f043 0308 	orr.w	r3, r3, #8
 80023e0:	6313      	str	r3, [r2, #48]	; 0x30
 80023e2:	4b0e      	ldr	r3, [pc, #56]	; (800241c <MX_GPIO_Init+0xbc>)
 80023e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e6:	f003 0308 	and.w	r3, r3, #8
 80023ea:	603b      	str	r3, [r7, #0]
 80023ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80023ee:	2200      	movs	r2, #0
 80023f0:	2101      	movs	r1, #1
 80023f2:	480b      	ldr	r0, [pc, #44]	; (8002420 <MX_GPIO_Init+0xc0>)
 80023f4:	f001 ffe0 	bl	80043b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80023f8:	2301      	movs	r3, #1
 80023fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023fc:	2301      	movs	r3, #1
 80023fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002400:	2300      	movs	r3, #0
 8002402:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002404:	2300      	movs	r3, #0
 8002406:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002408:	f107 0314 	add.w	r3, r7, #20
 800240c:	4619      	mov	r1, r3
 800240e:	4804      	ldr	r0, [pc, #16]	; (8002420 <MX_GPIO_Init+0xc0>)
 8002410:	f001 fe0e 	bl	8004030 <HAL_GPIO_Init>

}
 8002414:	bf00      	nop
 8002416:	3728      	adds	r7, #40	; 0x28
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40023800 	.word	0x40023800
 8002420:	40020400 	.word	0x40020400

08002424 <is_GPIO_pin_free>:

/* USER CODE BEGIN 2 */

bool is_GPIO_pin_free(unsigned int port_addr, unsigned int pin_setting)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
	//	ADC3 e DAC

	if(port_addr == 1)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2b01      	cmp	r3, #1
 8002432:	d107      	bne.n	8002444 <is_GPIO_pin_free+0x20>
		if(pin_setting & 0x603F)
 8002434:	683a      	ldr	r2, [r7, #0]
 8002436:	f246 033f 	movw	r3, #24639	; 0x603f
 800243a:	4013      	ands	r3, r2
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <is_GPIO_pin_free+0x20>
			return false;
 8002440:	2300      	movs	r3, #0
 8002442:	e028      	b.n	8002496 <is_GPIO_pin_free+0x72>

	if(port_addr == 3)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2b03      	cmp	r3, #3
 8002448:	d106      	bne.n	8002458 <is_GPIO_pin_free+0x34>
		if(pin_setting & 0x000F)
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	f003 030f 	and.w	r3, r3, #15
 8002450:	2b00      	cmp	r3, #0
 8002452:	d001      	beq.n	8002458 <is_GPIO_pin_free+0x34>
			return false;
 8002454:	2300      	movs	r3, #0
 8002456:	e01e      	b.n	8002496 <is_GPIO_pin_free+0x72>

	if(port_addr == 6)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2b06      	cmp	r3, #6
 800245c:	d106      	bne.n	800246c <is_GPIO_pin_free+0x48>
		if(pin_setting & 0x03FC)
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <is_GPIO_pin_free+0x48>
			return false;
 8002468:	2300      	movs	r3, #0
 800246a:	e014      	b.n	8002496 <is_GPIO_pin_free+0x72>

	//	USART3

	if(port_addr == 4)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2b04      	cmp	r3, #4
 8002470:	d106      	bne.n	8002480 <is_GPIO_pin_free+0x5c>
		if(pin_setting & 0x0180)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <is_GPIO_pin_free+0x5c>
			return false;
 800247c:	2300      	movs	r3, #0
 800247e:	e00a      	b.n	8002496 <is_GPIO_pin_free+0x72>

	//	LED1

	if(port_addr == 2)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2b02      	cmp	r3, #2
 8002484:	d106      	bne.n	8002494 <is_GPIO_pin_free+0x70>
		if(pin_setting & 0x0001)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	f003 0301 	and.w	r3, r3, #1
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <is_GPIO_pin_free+0x70>
			return false;
 8002490:	2300      	movs	r3, #0
 8002492:	e000      	b.n	8002496 <is_GPIO_pin_free+0x72>

	return true;
 8002494:	2301      	movs	r3, #1
}
 8002496:	4618      	mov	r0, r3
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
	...

080024a4 <blink_LED>:

void blink_LED()
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 80024a8:	2101      	movs	r1, #1
 80024aa:	4806      	ldr	r0, [pc, #24]	; (80024c4 <blink_LED+0x20>)
 80024ac:	f001 ff9d 	bl	80043ea <HAL_GPIO_TogglePin>
	HAL_Delay(200);
 80024b0:	20c8      	movs	r0, #200	; 0xc8
 80024b2:	f000 fe27 	bl	8003104 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 80024b6:	2101      	movs	r1, #1
 80024b8:	4802      	ldr	r0, [pc, #8]	; (80024c4 <blink_LED+0x20>)
 80024ba:	f001 ff96 	bl	80043ea <HAL_GPIO_TogglePin>
}
 80024be:	bf00      	nop
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	40020400 	.word	0x40020400

080024c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b0c2      	sub	sp, #264	; 0x108
 80024cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024ce:	f000 fdbc 	bl	800304a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024d2:	f000 f849 	bl	8002568 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024d6:	f7ff ff43 	bl	8002360 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80024da:	f000 fbdb 	bl	8002c94 <MX_USART3_UART_Init>
  MX_ADC3_Init();
 80024de:	f7fe faeb 	bl	8000ab8 <MX_ADC3_Init>
  MX_TIM1_Init();
 80024e2:	f000 fa9f 	bl	8002a24 <MX_TIM1_Init>
  MX_DAC_Init();
 80024e6:	f7ff fec7 	bl	8002278 <MX_DAC_Init>
  MX_TIM2_Init();
 80024ea:	f000 faef 	bl	8002acc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart3, UART_RX_buffer, 1);
 80024ee:	2201      	movs	r2, #1
 80024f0:	4918      	ldr	r1, [pc, #96]	; (8002554 <main+0x8c>)
 80024f2:	4819      	ldr	r0, [pc, #100]	; (8002558 <main+0x90>)
 80024f4:	f004 fc42 	bl	8006d7c <HAL_UART_Receive_IT>
  send_UART(PROMPT);
 80024f8:	4818      	ldr	r0, [pc, #96]	; (800255c <main+0x94>)
 80024fa:	f000 fcad 	bl	8002e58 <send_UART>


  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80024fe:	210c      	movs	r1, #12
 8002500:	4817      	ldr	r0, [pc, #92]	; (8002560 <main+0x98>)
 8002502:	f003 fa15 	bl	8005930 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(has_message_from_UART())
 8002506:	f000 fc77 	bl	8002df8 <has_message_from_UART>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d0fa      	beq.n	8002506 <main+0x3e>
	  {
		  blink_LED();
 8002510:	f7ff ffc8 	bl	80024a4 <blink_LED>

		  uint8_t message[BUFFER_SIZE];

		  read_UART((char*) message);
 8002514:	1d3b      	adds	r3, r7, #4
 8002516:	4618      	mov	r0, r3
 8002518:	f000 fcc8 	bl	8002eac <read_UART>

		  unsigned char cmd = check_command((char*) message);
 800251c:	1d3b      	adds	r3, r7, #4
 800251e:	4618      	mov	r0, r3
 8002520:	f7fe fc42 	bl	8000da8 <check_command>
 8002524:	4603      	mov	r3, r0
 8002526:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
		  exec_command[cmd]((char*) message);
 800252a:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800252e:	4a0d      	ldr	r2, [pc, #52]	; (8002564 <main+0x9c>)
 8002530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002534:	1d3a      	adds	r2, r7, #4
 8002536:	4610      	mov	r0, r2
 8002538:	4798      	blx	r3

		  while(is_transmitting_to_UART());
 800253a:	bf00      	nop
 800253c:	f000 fc68 	bl	8002e10 <is_transmitting_to_UART>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d1fa      	bne.n	800253c <main+0x74>

		  reset_UART();
 8002546:	f000 fc6f 	bl	8002e28 <reset_UART>
		  send_UART(PROMPT);
 800254a:	4804      	ldr	r0, [pc, #16]	; (800255c <main+0x94>)
 800254c:	f000 fc84 	bl	8002e58 <send_UART>
	  if(has_message_from_UART())
 8002550:	e7d9      	b.n	8002506 <main+0x3e>
 8002552:	bf00      	nop
 8002554:	20000304 	.word	0x20000304
 8002558:	20018710 	.word	0x20018710
 800255c:	0800dd2c 	.word	0x0800dd2c
 8002560:	200186c4 	.word	0x200186c4
 8002564:	20000008 	.word	0x20000008

08002568 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b094      	sub	sp, #80	; 0x50
 800256c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800256e:	f107 031c 	add.w	r3, r7, #28
 8002572:	2234      	movs	r2, #52	; 0x34
 8002574:	2100      	movs	r1, #0
 8002576:	4618      	mov	r0, r3
 8002578:	f005 ff0e 	bl	8008398 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800257c:	f107 0308 	add.w	r3, r7, #8
 8002580:	2200      	movs	r2, #0
 8002582:	601a      	str	r2, [r3, #0]
 8002584:	605a      	str	r2, [r3, #4]
 8002586:	609a      	str	r2, [r3, #8]
 8002588:	60da      	str	r2, [r3, #12]
 800258a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800258c:	4b2b      	ldr	r3, [pc, #172]	; (800263c <SystemClock_Config+0xd4>)
 800258e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002590:	4a2a      	ldr	r2, [pc, #168]	; (800263c <SystemClock_Config+0xd4>)
 8002592:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002596:	6413      	str	r3, [r2, #64]	; 0x40
 8002598:	4b28      	ldr	r3, [pc, #160]	; (800263c <SystemClock_Config+0xd4>)
 800259a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025a0:	607b      	str	r3, [r7, #4]
 80025a2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80025a4:	4b26      	ldr	r3, [pc, #152]	; (8002640 <SystemClock_Config+0xd8>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a25      	ldr	r2, [pc, #148]	; (8002640 <SystemClock_Config+0xd8>)
 80025aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80025ae:	6013      	str	r3, [r2, #0]
 80025b0:	4b23      	ldr	r3, [pc, #140]	; (8002640 <SystemClock_Config+0xd8>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80025b8:	603b      	str	r3, [r7, #0]
 80025ba:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80025bc:	2302      	movs	r3, #2
 80025be:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80025c0:	2301      	movs	r3, #1
 80025c2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80025c4:	2310      	movs	r3, #16
 80025c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80025c8:	2302      	movs	r3, #2
 80025ca:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80025cc:	2300      	movs	r3, #0
 80025ce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80025d0:	2308      	movs	r3, #8
 80025d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 192;
 80025d4:	23c0      	movs	r3, #192	; 0xc0
 80025d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80025d8:	2302      	movs	r3, #2
 80025da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80025dc:	2304      	movs	r3, #4
 80025de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80025e0:	2302      	movs	r3, #2
 80025e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025e4:	f107 031c 	add.w	r3, r7, #28
 80025e8:	4618      	mov	r0, r3
 80025ea:	f001 ff69 	bl	80044c0 <HAL_RCC_OscConfig>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80025f4:	f000 f826 	bl	8002644 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80025f8:	f001 ff12 	bl	8004420 <HAL_PWREx_EnableOverDrive>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002602:	f000 f81f 	bl	8002644 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002606:	230f      	movs	r3, #15
 8002608:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800260a:	2302      	movs	r3, #2
 800260c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800260e:	2300      	movs	r3, #0
 8002610:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002612:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002616:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002618:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800261c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 800261e:	f107 0308 	add.w	r3, r7, #8
 8002622:	2106      	movs	r1, #6
 8002624:	4618      	mov	r0, r3
 8002626:	f002 f9f9 	bl	8004a1c <HAL_RCC_ClockConfig>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002630:	f000 f808 	bl	8002644 <Error_Handler>
  }
}
 8002634:	bf00      	nop
 8002636:	3750      	adds	r7, #80	; 0x50
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	40023800 	.word	0x40023800
 8002640:	40007000 	.word	0x40007000

08002644 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002648:	b672      	cpsid	i
}
 800264a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800264c:	e7fe      	b.n	800264c <Error_Handler+0x8>
	...

08002650 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002656:	4b0f      	ldr	r3, [pc, #60]	; (8002694 <HAL_MspInit+0x44>)
 8002658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265a:	4a0e      	ldr	r2, [pc, #56]	; (8002694 <HAL_MspInit+0x44>)
 800265c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002660:	6413      	str	r3, [r2, #64]	; 0x40
 8002662:	4b0c      	ldr	r3, [pc, #48]	; (8002694 <HAL_MspInit+0x44>)
 8002664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800266a:	607b      	str	r3, [r7, #4]
 800266c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800266e:	4b09      	ldr	r3, [pc, #36]	; (8002694 <HAL_MspInit+0x44>)
 8002670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002672:	4a08      	ldr	r2, [pc, #32]	; (8002694 <HAL_MspInit+0x44>)
 8002674:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002678:	6453      	str	r3, [r2, #68]	; 0x44
 800267a:	4b06      	ldr	r3, [pc, #24]	; (8002694 <HAL_MspInit+0x44>)
 800267c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002682:	603b      	str	r3, [r7, #0]
 8002684:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8002686:	2005      	movs	r0, #5
 8002688:	f001 fb16 	bl	8003cb8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800268c:	bf00      	nop
 800268e:	3708      	adds	r7, #8
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	40023800 	.word	0x40023800

08002698 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800269c:	e7fe      	b.n	800269c <NMI_Handler+0x4>

0800269e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800269e:	b480      	push	{r7}
 80026a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026a2:	e7fe      	b.n	80026a2 <HardFault_Handler+0x4>

080026a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026a8:	e7fe      	b.n	80026a8 <MemManage_Handler+0x4>

080026aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026aa:	b480      	push	{r7}
 80026ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026ae:	e7fe      	b.n	80026ae <BusFault_Handler+0x4>

080026b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026b4:	e7fe      	b.n	80026b4 <UsageFault_Handler+0x4>

080026b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026b6:	b480      	push	{r7}
 80026b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026ba:	bf00      	nop
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026c8:	bf00      	nop
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr

080026d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026d2:	b480      	push	{r7}
 80026d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026d6:	bf00      	nop
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026e4:	f000 fcee 	bl	80030c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026e8:	bf00      	nop
 80026ea:	bd80      	pop	{r7, pc}

080026ec <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 80026f0:	4802      	ldr	r0, [pc, #8]	; (80026fc <ADC_IRQHandler+0x10>)
 80026f2:	f000 fe85 	bl	8003400 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80026f6:	bf00      	nop
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	2001040c 	.word	0x2001040c

08002700 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002704:	4802      	ldr	r0, [pc, #8]	; (8002710 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002706:	f003 fa0d 	bl	8005b24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800270a:	bf00      	nop
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	20018678 	.word	0x20018678

08002714 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002718:	4802      	ldr	r0, [pc, #8]	; (8002724 <USART3_IRQHandler+0x10>)
 800271a:	f004 fb7d 	bl	8006e18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800271e:	bf00      	nop
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	20018710 	.word	0x20018710

08002728 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
	return 1;
 800272c:	2301      	movs	r3, #1
}
 800272e:	4618      	mov	r0, r3
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <_kill>:

int _kill(int pid, int sig)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002742:	f005 fdff 	bl	8008344 <__errno>
 8002746:	4603      	mov	r3, r0
 8002748:	2216      	movs	r2, #22
 800274a:	601a      	str	r2, [r3, #0]
	return -1;
 800274c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002750:	4618      	mov	r0, r3
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <_exit>:

void _exit (int status)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002760:	f04f 31ff 	mov.w	r1, #4294967295
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f7ff ffe7 	bl	8002738 <_kill>
	while (1) {}		/* Make sure we hang here */
 800276a:	e7fe      	b.n	800276a <_exit+0x12>

0800276c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002778:	2300      	movs	r3, #0
 800277a:	617b      	str	r3, [r7, #20]
 800277c:	e00a      	b.n	8002794 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800277e:	f3af 8000 	nop.w
 8002782:	4601      	mov	r1, r0
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	1c5a      	adds	r2, r3, #1
 8002788:	60ba      	str	r2, [r7, #8]
 800278a:	b2ca      	uxtb	r2, r1
 800278c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	3301      	adds	r3, #1
 8002792:	617b      	str	r3, [r7, #20]
 8002794:	697a      	ldr	r2, [r7, #20]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	429a      	cmp	r2, r3
 800279a:	dbf0      	blt.n	800277e <_read+0x12>
	}

return len;
 800279c:	687b      	ldr	r3, [r7, #4]
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3718      	adds	r7, #24
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b086      	sub	sp, #24
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	60f8      	str	r0, [r7, #12]
 80027ae:	60b9      	str	r1, [r7, #8]
 80027b0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027b2:	2300      	movs	r3, #0
 80027b4:	617b      	str	r3, [r7, #20]
 80027b6:	e009      	b.n	80027cc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	1c5a      	adds	r2, r3, #1
 80027bc:	60ba      	str	r2, [r7, #8]
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	3301      	adds	r3, #1
 80027ca:	617b      	str	r3, [r7, #20]
 80027cc:	697a      	ldr	r2, [r7, #20]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	dbf1      	blt.n	80027b8 <_write+0x12>
	}
	return len;
 80027d4:	687b      	ldr	r3, [r7, #4]
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3718      	adds	r7, #24
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <_close>:

int _close(int file)
{
 80027de:	b480      	push	{r7}
 80027e0:	b083      	sub	sp, #12
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
	return -1;
 80027e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr

080027f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027f6:	b480      	push	{r7}
 80027f8:	b083      	sub	sp, #12
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
 80027fe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002806:	605a      	str	r2, [r3, #4]
	return 0;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	370c      	adds	r7, #12
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr

08002816 <_isatty>:

int _isatty(int file)
{
 8002816:	b480      	push	{r7}
 8002818:	b083      	sub	sp, #12
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
	return 1;
 800281e:	2301      	movs	r3, #1
}
 8002820:	4618      	mov	r0, r3
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr

0800282c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800282c:	b480      	push	{r7}
 800282e:	b085      	sub	sp, #20
 8002830:	af00      	add	r7, sp, #0
 8002832:	60f8      	str	r0, [r7, #12]
 8002834:	60b9      	str	r1, [r7, #8]
 8002836:	607a      	str	r2, [r7, #4]
	return 0;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	3714      	adds	r7, #20
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
	...

08002848 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002850:	4a14      	ldr	r2, [pc, #80]	; (80028a4 <_sbrk+0x5c>)
 8002852:	4b15      	ldr	r3, [pc, #84]	; (80028a8 <_sbrk+0x60>)
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800285c:	4b13      	ldr	r3, [pc, #76]	; (80028ac <_sbrk+0x64>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d102      	bne.n	800286a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002864:	4b11      	ldr	r3, [pc, #68]	; (80028ac <_sbrk+0x64>)
 8002866:	4a12      	ldr	r2, [pc, #72]	; (80028b0 <_sbrk+0x68>)
 8002868:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800286a:	4b10      	ldr	r3, [pc, #64]	; (80028ac <_sbrk+0x64>)
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4413      	add	r3, r2
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	429a      	cmp	r2, r3
 8002876:	d207      	bcs.n	8002888 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002878:	f005 fd64 	bl	8008344 <__errno>
 800287c:	4603      	mov	r3, r0
 800287e:	220c      	movs	r2, #12
 8002880:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002882:	f04f 33ff 	mov.w	r3, #4294967295
 8002886:	e009      	b.n	800289c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002888:	4b08      	ldr	r3, [pc, #32]	; (80028ac <_sbrk+0x64>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800288e:	4b07      	ldr	r3, [pc, #28]	; (80028ac <_sbrk+0x64>)
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4413      	add	r3, r2
 8002896:	4a05      	ldr	r2, [pc, #20]	; (80028ac <_sbrk+0x64>)
 8002898:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800289a:	68fb      	ldr	r3, [r7, #12]
}
 800289c:	4618      	mov	r0, r3
 800289e:	3718      	adds	r7, #24
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	20080000 	.word	0x20080000
 80028a8:	00000400 	.word	0x00000400
 80028ac:	200002f8 	.word	0x200002f8
 80028b0:	200187a8 	.word	0x200187a8

080028b4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028b8:	4b06      	ldr	r3, [pc, #24]	; (80028d4 <SystemInit+0x20>)
 80028ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028be:	4a05      	ldr	r2, [pc, #20]	; (80028d4 <SystemInit+0x20>)
 80028c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80028c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028c8:	bf00      	nop
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop
 80028d4:	e000ed00 	.word	0xe000ed00

080028d8 <MX_TIM1_Init1>:
/* Includes ------------------------------------------------------------------*/
#include "tim.h"

/* USER CODE BEGIN 0 */
void MX_TIM1_Init1(struct sp_config_t sp_config)
{
 80028d8:	b590      	push	{r4, r7, lr}
 80028da:	b093      	sub	sp, #76	; 0x4c
 80028dc:	af00      	add	r7, sp, #0
 80028de:	463c      	mov	r4, r7
 80028e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028e4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80028e8:	2200      	movs	r2, #0
 80028ea:	601a      	str	r2, [r3, #0]
 80028ec:	605a      	str	r2, [r3, #4]
 80028ee:	609a      	str	r2, [r3, #8]
 80028f0:	60da      	str	r2, [r3, #12]
	TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80028f2:	f107 031c 	add.w	r3, r7, #28
 80028f6:	2200      	movs	r2, #0
 80028f8:	601a      	str	r2, [r3, #0]
 80028fa:	605a      	str	r2, [r3, #4]
 80028fc:	609a      	str	r2, [r3, #8]
 80028fe:	60da      	str	r2, [r3, #12]
 8002900:	611a      	str	r2, [r3, #16]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002902:	f107 0310 	add.w	r3, r7, #16
 8002906:	2200      	movs	r2, #0
 8002908:	601a      	str	r2, [r3, #0]
 800290a:	605a      	str	r2, [r3, #4]
 800290c:	609a      	str	r2, [r3, #8]

	unsigned int mul1 = 1, mul2 = 1;
 800290e:	2301      	movs	r3, #1
 8002910:	647b      	str	r3, [r7, #68]	; 0x44
 8002912:	2301      	movs	r3, #1
 8002914:	643b      	str	r3, [r7, #64]	; 0x40

	if(!strncmp(sp_config.timeunit,"us",2))
 8002916:	463b      	mov	r3, r7
 8002918:	330c      	adds	r3, #12
 800291a:	2202      	movs	r2, #2
 800291c:	493c      	ldr	r1, [pc, #240]	; (8002a10 <MX_TIM1_Init1+0x138>)
 800291e:	4618      	mov	r0, r3
 8002920:	f006 fc27 	bl	8009172 <strncmp>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d018      	beq.n	800295c <MX_TIM1_Init1+0x84>
	{
	}
	else if(!strncmp(sp_config.timeunit,"ms",2))
 800292a:	463b      	mov	r3, r7
 800292c:	330c      	adds	r3, #12
 800292e:	2202      	movs	r2, #2
 8002930:	4938      	ldr	r1, [pc, #224]	; (8002a14 <MX_TIM1_Init1+0x13c>)
 8002932:	4618      	mov	r0, r3
 8002934:	f006 fc1d 	bl	8009172 <strncmp>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d103      	bne.n	8002946 <MX_TIM1_Init1+0x6e>
	{
		mul1 = 1000;
 800293e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002942:	647b      	str	r3, [r7, #68]	; 0x44
 8002944:	e00a      	b.n	800295c <MX_TIM1_Init1+0x84>
	}
	else if(!strncmp(sp_config.timeunit,"s",1))
 8002946:	7b3a      	ldrb	r2, [r7, #12]
 8002948:	4b33      	ldr	r3, [pc, #204]	; (8002a18 <MX_TIM1_Init1+0x140>)
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	2b00      	cmp	r3, #0
 8002950:	d104      	bne.n	800295c <MX_TIM1_Init1+0x84>
	{
		mul1 = 10000;
 8002952:	f242 7310 	movw	r3, #10000	; 0x2710
 8002956:	647b      	str	r3, [r7, #68]	; 0x44
		mul2 = 100;
 8002958:	2364      	movs	r3, #100	; 0x64
 800295a:	643b      	str	r3, [r7, #64]	; 0x40
	}

	htim1.Instance = TIM1;
 800295c:	4b2f      	ldr	r3, [pc, #188]	; (8002a1c <MX_TIM1_Init1+0x144>)
 800295e:	4a30      	ldr	r2, [pc, #192]	; (8002a20 <MX_TIM1_Init1+0x148>)
 8002960:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 2 * mul1;
 8002962:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	4a2d      	ldr	r2, [pc, #180]	; (8002a1c <MX_TIM1_Init1+0x144>)
 8002968:	6053      	str	r3, [r2, #4]
  	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800296a:	4b2c      	ldr	r3, [pc, #176]	; (8002a1c <MX_TIM1_Init1+0x144>)
 800296c:	2200      	movs	r2, #0
 800296e:	609a      	str	r2, [r3, #8]
  	htim1.Init.Period = ((sp_config.unit * 48 * mul2)-1) & 65535;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002974:	fb02 f203 	mul.w	r2, r2, r3
 8002978:	4613      	mov	r3, r2
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	4413      	add	r3, r2
 800297e:	011b      	lsls	r3, r3, #4
 8002980:	3b01      	subs	r3, #1
 8002982:	b29b      	uxth	r3, r3
 8002984:	4a25      	ldr	r2, [pc, #148]	; (8002a1c <MX_TIM1_Init1+0x144>)
 8002986:	60d3      	str	r3, [r2, #12]
  	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002988:	4b24      	ldr	r3, [pc, #144]	; (8002a1c <MX_TIM1_Init1+0x144>)
 800298a:	2200      	movs	r2, #0
 800298c:	611a      	str	r2, [r3, #16]
  	htim1.Init.RepetitionCounter = 0;
 800298e:	4b23      	ldr	r3, [pc, #140]	; (8002a1c <MX_TIM1_Init1+0x144>)
 8002990:	2200      	movs	r2, #0
 8002992:	615a      	str	r2, [r3, #20]
  	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002994:	4b21      	ldr	r3, [pc, #132]	; (8002a1c <MX_TIM1_Init1+0x144>)
 8002996:	2200      	movs	r2, #0
 8002998:	619a      	str	r2, [r3, #24]
  	if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800299a:	4820      	ldr	r0, [pc, #128]	; (8002a1c <MX_TIM1_Init1+0x144>)
 800299c:	f002 fe68 	bl	8005670 <HAL_TIM_Base_Init>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <MX_TIM1_Init1+0xd2>
  	{
  		Error_Handler();
 80029a6:	f7ff fe4d 	bl	8002644 <Error_Handler>
  	}
  	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029ae:	633b      	str	r3, [r7, #48]	; 0x30
  	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80029b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80029b4:	4619      	mov	r1, r3
 80029b6:	4819      	ldr	r0, [pc, #100]	; (8002a1c <MX_TIM1_Init1+0x144>)
 80029b8:	f003 fae8 	bl	8005f8c <HAL_TIM_ConfigClockSource>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <MX_TIM1_Init1+0xee>
  	{
  		Error_Handler();
 80029c2:	f7ff fe3f 	bl	8002644 <Error_Handler>
  	}
  	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 80029c6:	2300      	movs	r3, #0
 80029c8:	61fb      	str	r3, [r7, #28]
  	sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80029ca:	2310      	movs	r3, #16
 80029cc:	623b      	str	r3, [r7, #32]
  	if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80029ce:	f107 031c 	add.w	r3, r7, #28
 80029d2:	4619      	mov	r1, r3
 80029d4:	4811      	ldr	r0, [pc, #68]	; (8002a1c <MX_TIM1_Init1+0x144>)
 80029d6:	f003 fba3 	bl	8006120 <HAL_TIM_SlaveConfigSynchro>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d001      	beq.n	80029e4 <MX_TIM1_Init1+0x10c>
  	{
  		Error_Handler();
 80029e0:	f7ff fe30 	bl	8002644 <Error_Handler>
  	}
  	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80029e4:	2320      	movs	r3, #32
 80029e6:	613b      	str	r3, [r7, #16]
  	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80029e8:	2300      	movs	r3, #0
 80029ea:	617b      	str	r3, [r7, #20]
  	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029ec:	2300      	movs	r3, #0
 80029ee:	61bb      	str	r3, [r7, #24]
  	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80029f0:	f107 0310 	add.w	r3, r7, #16
 80029f4:	4619      	mov	r1, r3
 80029f6:	4809      	ldr	r0, [pc, #36]	; (8002a1c <MX_TIM1_Init1+0x144>)
 80029f8:	f004 f858 	bl	8006aac <HAL_TIMEx_MasterConfigSynchronization>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d001      	beq.n	8002a06 <MX_TIM1_Init1+0x12e>
  	{
  		Error_Handler();
 8002a02:	f7ff fe1f 	bl	8002644 <Error_Handler>
  	}
}
 8002a06:	bf00      	nop
 8002a08:	374c      	adds	r7, #76	; 0x4c
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd90      	pop	{r4, r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	0800dd30 	.word	0x0800dd30
 8002a14:	0800dd34 	.word	0x0800dd34
 8002a18:	0800dd38 	.word	0x0800dd38
 8002a1c:	20018678 	.word	0x20018678
 8002a20:	40010000 	.word	0x40010000

08002a24 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b088      	sub	sp, #32
 8002a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a2a:	f107 0310 	add.w	r3, r7, #16
 8002a2e:	2200      	movs	r2, #0
 8002a30:	601a      	str	r2, [r3, #0]
 8002a32:	605a      	str	r2, [r3, #4]
 8002a34:	609a      	str	r2, [r3, #8]
 8002a36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a38:	1d3b      	adds	r3, r7, #4
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	601a      	str	r2, [r3, #0]
 8002a3e:	605a      	str	r2, [r3, #4]
 8002a40:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002a42:	4b20      	ldr	r3, [pc, #128]	; (8002ac4 <MX_TIM1_Init+0xa0>)
 8002a44:	4a20      	ldr	r2, [pc, #128]	; (8002ac8 <MX_TIM1_Init+0xa4>)
 8002a46:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9600;
 8002a48:	4b1e      	ldr	r3, [pc, #120]	; (8002ac4 <MX_TIM1_Init+0xa0>)
 8002a4a:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002a4e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a50:	4b1c      	ldr	r3, [pc, #112]	; (8002ac4 <MX_TIM1_Init+0xa0>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8002a56:	4b1b      	ldr	r3, [pc, #108]	; (8002ac4 <MX_TIM1_Init+0xa0>)
 8002a58:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002a5c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a5e:	4b19      	ldr	r3, [pc, #100]	; (8002ac4 <MX_TIM1_Init+0xa0>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002a64:	4b17      	ldr	r3, [pc, #92]	; (8002ac4 <MX_TIM1_Init+0xa0>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a6a:	4b16      	ldr	r3, [pc, #88]	; (8002ac4 <MX_TIM1_Init+0xa0>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002a70:	4814      	ldr	r0, [pc, #80]	; (8002ac4 <MX_TIM1_Init+0xa0>)
 8002a72:	f002 fdfd 	bl	8005670 <HAL_TIM_Base_Init>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d001      	beq.n	8002a80 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8002a7c:	f7ff fde2 	bl	8002644 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a84:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002a86:	f107 0310 	add.w	r3, r7, #16
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	480d      	ldr	r0, [pc, #52]	; (8002ac4 <MX_TIM1_Init+0xa0>)
 8002a8e:	f003 fa7d 	bl	8005f8c <HAL_TIM_ConfigClockSource>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002a98:	f7ff fdd4 	bl	8002644 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002a9c:	2320      	movs	r3, #32
 8002a9e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002aa8:	1d3b      	adds	r3, r7, #4
 8002aaa:	4619      	mov	r1, r3
 8002aac:	4805      	ldr	r0, [pc, #20]	; (8002ac4 <MX_TIM1_Init+0xa0>)
 8002aae:	f003 fffd 	bl	8006aac <HAL_TIMEx_MasterConfigSynchronization>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d001      	beq.n	8002abc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002ab8:	f7ff fdc4 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002abc:	bf00      	nop
 8002abe:	3720      	adds	r7, #32
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	20018678 	.word	0x20018678
 8002ac8:	40010000 	.word	0x40010000

08002acc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b08e      	sub	sp, #56	; 0x38
 8002ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ad2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	601a      	str	r2, [r3, #0]
 8002ada:	605a      	str	r2, [r3, #4]
 8002adc:	609a      	str	r2, [r3, #8]
 8002ade:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ae0:	f107 031c 	add.w	r3, r7, #28
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	601a      	str	r2, [r3, #0]
 8002ae8:	605a      	str	r2, [r3, #4]
 8002aea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002aec:	463b      	mov	r3, r7
 8002aee:	2200      	movs	r2, #0
 8002af0:	601a      	str	r2, [r3, #0]
 8002af2:	605a      	str	r2, [r3, #4]
 8002af4:	609a      	str	r2, [r3, #8]
 8002af6:	60da      	str	r2, [r3, #12]
 8002af8:	611a      	str	r2, [r3, #16]
 8002afa:	615a      	str	r2, [r3, #20]
 8002afc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002afe:	4b2d      	ldr	r3, [pc, #180]	; (8002bb4 <MX_TIM2_Init+0xe8>)
 8002b00:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b04:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 96-1;
 8002b06:	4b2b      	ldr	r3, [pc, #172]	; (8002bb4 <MX_TIM2_Init+0xe8>)
 8002b08:	225f      	movs	r2, #95	; 0x5f
 8002b0a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b0c:	4b29      	ldr	r3, [pc, #164]	; (8002bb4 <MX_TIM2_Init+0xe8>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002b12:	4b28      	ldr	r3, [pc, #160]	; (8002bb4 <MX_TIM2_Init+0xe8>)
 8002b14:	2263      	movs	r2, #99	; 0x63
 8002b16:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b18:	4b26      	ldr	r3, [pc, #152]	; (8002bb4 <MX_TIM2_Init+0xe8>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002b1e:	4b25      	ldr	r3, [pc, #148]	; (8002bb4 <MX_TIM2_Init+0xe8>)
 8002b20:	2280      	movs	r2, #128	; 0x80
 8002b22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002b24:	4823      	ldr	r0, [pc, #140]	; (8002bb4 <MX_TIM2_Init+0xe8>)
 8002b26:	f002 fda3 	bl	8005670 <HAL_TIM_Base_Init>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d001      	beq.n	8002b34 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002b30:	f7ff fd88 	bl	8002644 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b38:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002b3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b3e:	4619      	mov	r1, r3
 8002b40:	481c      	ldr	r0, [pc, #112]	; (8002bb4 <MX_TIM2_Init+0xe8>)
 8002b42:	f003 fa23 	bl	8005f8c <HAL_TIM_ConfigClockSource>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d001      	beq.n	8002b50 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002b4c:	f7ff fd7a 	bl	8002644 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002b50:	4818      	ldr	r0, [pc, #96]	; (8002bb4 <MX_TIM2_Init+0xe8>)
 8002b52:	f002 fe8c 	bl	800586e <HAL_TIM_PWM_Init>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d001      	beq.n	8002b60 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002b5c:	f7ff fd72 	bl	8002644 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b60:	2300      	movs	r3, #0
 8002b62:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b64:	2300      	movs	r3, #0
 8002b66:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b68:	f107 031c 	add.w	r3, r7, #28
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	4811      	ldr	r0, [pc, #68]	; (8002bb4 <MX_TIM2_Init+0xe8>)
 8002b70:	f003 ff9c 	bl	8006aac <HAL_TIMEx_MasterConfigSynchronization>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002b7a:	f7ff fd63 	bl	8002644 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b7e:	2360      	movs	r3, #96	; 0x60
 8002b80:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002b82:	2300      	movs	r3, #0
 8002b84:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b86:	2300      	movs	r3, #0
 8002b88:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002b8e:	463b      	mov	r3, r7
 8002b90:	220c      	movs	r2, #12
 8002b92:	4619      	mov	r1, r3
 8002b94:	4807      	ldr	r0, [pc, #28]	; (8002bb4 <MX_TIM2_Init+0xe8>)
 8002b96:	f003 f8e5 	bl	8005d64 <HAL_TIM_PWM_ConfigChannel>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d001      	beq.n	8002ba4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002ba0:	f7ff fd50 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002ba4:	4803      	ldr	r0, [pc, #12]	; (8002bb4 <MX_TIM2_Init+0xe8>)
 8002ba6:	f000 f83f 	bl	8002c28 <HAL_TIM_MspPostInit>

}
 8002baa:	bf00      	nop
 8002bac:	3738      	adds	r7, #56	; 0x38
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	200186c4 	.word	0x200186c4

08002bb8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b084      	sub	sp, #16
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a16      	ldr	r2, [pc, #88]	; (8002c20 <HAL_TIM_Base_MspInit+0x68>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d114      	bne.n	8002bf4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002bca:	4b16      	ldr	r3, [pc, #88]	; (8002c24 <HAL_TIM_Base_MspInit+0x6c>)
 8002bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bce:	4a15      	ldr	r2, [pc, #84]	; (8002c24 <HAL_TIM_Base_MspInit+0x6c>)
 8002bd0:	f043 0301 	orr.w	r3, r3, #1
 8002bd4:	6453      	str	r3, [r2, #68]	; 0x44
 8002bd6:	4b13      	ldr	r3, [pc, #76]	; (8002c24 <HAL_TIM_Base_MspInit+0x6c>)
 8002bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bda:	f003 0301 	and.w	r3, r3, #1
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002be2:	2200      	movs	r2, #0
 8002be4:	2100      	movs	r1, #0
 8002be6:	2019      	movs	r0, #25
 8002be8:	f001 f871 	bl	8003cce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002bec:	2019      	movs	r0, #25
 8002bee:	f001 f88a 	bl	8003d06 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002bf2:	e010      	b.n	8002c16 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM2)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bfc:	d10b      	bne.n	8002c16 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002bfe:	4b09      	ldr	r3, [pc, #36]	; (8002c24 <HAL_TIM_Base_MspInit+0x6c>)
 8002c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c02:	4a08      	ldr	r2, [pc, #32]	; (8002c24 <HAL_TIM_Base_MspInit+0x6c>)
 8002c04:	f043 0301 	orr.w	r3, r3, #1
 8002c08:	6413      	str	r3, [r2, #64]	; 0x40
 8002c0a:	4b06      	ldr	r3, [pc, #24]	; (8002c24 <HAL_TIM_Base_MspInit+0x6c>)
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0e:	f003 0301 	and.w	r3, r3, #1
 8002c12:	60bb      	str	r3, [r7, #8]
 8002c14:	68bb      	ldr	r3, [r7, #8]
}
 8002c16:	bf00      	nop
 8002c18:	3710      	adds	r7, #16
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	40010000 	.word	0x40010000
 8002c24:	40023800 	.word	0x40023800

08002c28 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b088      	sub	sp, #32
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c30:	f107 030c 	add.w	r3, r7, #12
 8002c34:	2200      	movs	r2, #0
 8002c36:	601a      	str	r2, [r3, #0]
 8002c38:	605a      	str	r2, [r3, #4]
 8002c3a:	609a      	str	r2, [r3, #8]
 8002c3c:	60da      	str	r2, [r3, #12]
 8002c3e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c48:	d11c      	bne.n	8002c84 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c4a:	4b10      	ldr	r3, [pc, #64]	; (8002c8c <HAL_TIM_MspPostInit+0x64>)
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4e:	4a0f      	ldr	r2, [pc, #60]	; (8002c8c <HAL_TIM_MspPostInit+0x64>)
 8002c50:	f043 0302 	orr.w	r3, r3, #2
 8002c54:	6313      	str	r3, [r2, #48]	; 0x30
 8002c56:	4b0d      	ldr	r3, [pc, #52]	; (8002c8c <HAL_TIM_MspPostInit+0x64>)
 8002c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5a:	f003 0302 	and.w	r3, r3, #2
 8002c5e:	60bb      	str	r3, [r7, #8]
 8002c60:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002c62:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002c66:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c68:	2302      	movs	r3, #2
 8002c6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c70:	2300      	movs	r3, #0
 8002c72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c74:	2301      	movs	r3, #1
 8002c76:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c78:	f107 030c 	add.w	r3, r7, #12
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	4804      	ldr	r0, [pc, #16]	; (8002c90 <HAL_TIM_MspPostInit+0x68>)
 8002c80:	f001 f9d6 	bl	8004030 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002c84:	bf00      	nop
 8002c86:	3720      	adds	r7, #32
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40023800 	.word	0x40023800
 8002c90:	40020400 	.word	0x40020400

08002c94 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0

  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  flagCPP = false;
 8002c98:	4b1b      	ldr	r3, [pc, #108]	; (8002d08 <MX_USART3_UART_Init+0x74>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	701a      	strb	r2, [r3, #0]
  flagCPE = false;
 8002c9e:	4b1b      	ldr	r3, [pc, #108]	; (8002d0c <MX_USART3_UART_Init+0x78>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	701a      	strb	r2, [r3, #0]
  UART_RX_index = 0;
 8002ca4:	4b1a      	ldr	r3, [pc, #104]	; (8002d10 <MX_USART3_UART_Init+0x7c>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	601a      	str	r2, [r3, #0]
  UART_TX_index = 0;
 8002caa:	4b1a      	ldr	r3, [pc, #104]	; (8002d14 <MX_USART3_UART_Init+0x80>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	601a      	str	r2, [r3, #0]
  UART_TX_buffer[0] = '\r';
 8002cb0:	4b19      	ldr	r3, [pc, #100]	; (8002d18 <MX_USART3_UART_Init+0x84>)
 8002cb2:	220d      	movs	r2, #13
 8002cb4:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002cb6:	4b19      	ldr	r3, [pc, #100]	; (8002d1c <MX_USART3_UART_Init+0x88>)
 8002cb8:	4a19      	ldr	r2, [pc, #100]	; (8002d20 <MX_USART3_UART_Init+0x8c>)
 8002cba:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 1750000;
 8002cbc:	4b17      	ldr	r3, [pc, #92]	; (8002d1c <MX_USART3_UART_Init+0x88>)
 8002cbe:	4a19      	ldr	r2, [pc, #100]	; (8002d24 <MX_USART3_UART_Init+0x90>)
 8002cc0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002cc2:	4b16      	ldr	r3, [pc, #88]	; (8002d1c <MX_USART3_UART_Init+0x88>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002cc8:	4b14      	ldr	r3, [pc, #80]	; (8002d1c <MX_USART3_UART_Init+0x88>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002cce:	4b13      	ldr	r3, [pc, #76]	; (8002d1c <MX_USART3_UART_Init+0x88>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002cd4:	4b11      	ldr	r3, [pc, #68]	; (8002d1c <MX_USART3_UART_Init+0x88>)
 8002cd6:	220c      	movs	r2, #12
 8002cd8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cda:	4b10      	ldr	r3, [pc, #64]	; (8002d1c <MX_USART3_UART_Init+0x88>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ce0:	4b0e      	ldr	r3, [pc, #56]	; (8002d1c <MX_USART3_UART_Init+0x88>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ce6:	4b0d      	ldr	r3, [pc, #52]	; (8002d1c <MX_USART3_UART_Init+0x88>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002cec:	4b0b      	ldr	r3, [pc, #44]	; (8002d1c <MX_USART3_UART_Init+0x88>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002cf2:	480a      	ldr	r0, [pc, #40]	; (8002d1c <MX_USART3_UART_Init+0x88>)
 8002cf4:	f003 ff86 	bl	8006c04 <HAL_UART_Init>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d001      	beq.n	8002d02 <MX_USART3_UART_Init+0x6e>
  {
    Error_Handler();
 8002cfe:	f7ff fca1 	bl	8002644 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002d02:	bf00      	nop
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	20010458 	.word	0x20010458
 8002d0c:	2001465c 	.word	0x2001465c
 8002d10:	20010454 	.word	0x20010454
 8002d14:	20014660 	.word	0x20014660
 8002d18:	2001045c 	.word	0x2001045c
 8002d1c:	20018710 	.word	0x20018710
 8002d20:	40004800 	.word	0x40004800
 8002d24:	001ab3f0 	.word	0x001ab3f0

08002d28 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b0ae      	sub	sp, #184	; 0xb8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d30:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002d34:	2200      	movs	r2, #0
 8002d36:	601a      	str	r2, [r3, #0]
 8002d38:	605a      	str	r2, [r3, #4]
 8002d3a:	609a      	str	r2, [r3, #8]
 8002d3c:	60da      	str	r2, [r3, #12]
 8002d3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d40:	f107 0314 	add.w	r3, r7, #20
 8002d44:	2290      	movs	r2, #144	; 0x90
 8002d46:	2100      	movs	r1, #0
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f005 fb25 	bl	8008398 <memset>
  if(uartHandle->Instance==USART3)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a26      	ldr	r2, [pc, #152]	; (8002dec <HAL_UART_MspInit+0xc4>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d144      	bne.n	8002de2 <HAL_UART_MspInit+0xba>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002d58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d5c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d62:	f107 0314 	add.w	r3, r7, #20
 8002d66:	4618      	mov	r0, r3
 8002d68:	f002 f85a 	bl	8004e20 <HAL_RCCEx_PeriphCLKConfig>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002d72:	f7ff fc67 	bl	8002644 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002d76:	4b1e      	ldr	r3, [pc, #120]	; (8002df0 <HAL_UART_MspInit+0xc8>)
 8002d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7a:	4a1d      	ldr	r2, [pc, #116]	; (8002df0 <HAL_UART_MspInit+0xc8>)
 8002d7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d80:	6413      	str	r3, [r2, #64]	; 0x40
 8002d82:	4b1b      	ldr	r3, [pc, #108]	; (8002df0 <HAL_UART_MspInit+0xc8>)
 8002d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d8a:	613b      	str	r3, [r7, #16]
 8002d8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d8e:	4b18      	ldr	r3, [pc, #96]	; (8002df0 <HAL_UART_MspInit+0xc8>)
 8002d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d92:	4a17      	ldr	r2, [pc, #92]	; (8002df0 <HAL_UART_MspInit+0xc8>)
 8002d94:	f043 0308 	orr.w	r3, r3, #8
 8002d98:	6313      	str	r3, [r2, #48]	; 0x30
 8002d9a:	4b15      	ldr	r3, [pc, #84]	; (8002df0 <HAL_UART_MspInit+0xc8>)
 8002d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9e:	f003 0308 	and.w	r3, r3, #8
 8002da2:	60fb      	str	r3, [r7, #12]
 8002da4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002da6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002daa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dae:	2302      	movs	r3, #2
 8002db0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db4:	2300      	movs	r3, #0
 8002db6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002dc0:	2307      	movs	r3, #7
 8002dc2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002dc6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002dca:	4619      	mov	r1, r3
 8002dcc:	4809      	ldr	r0, [pc, #36]	; (8002df4 <HAL_UART_MspInit+0xcc>)
 8002dce:	f001 f92f 	bl	8004030 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	2101      	movs	r1, #1
 8002dd6:	2027      	movs	r0, #39	; 0x27
 8002dd8:	f000 ff79 	bl	8003cce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002ddc:	2027      	movs	r0, #39	; 0x27
 8002dde:	f000 ff92 	bl	8003d06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002de2:	bf00      	nop
 8002de4:	37b8      	adds	r7, #184	; 0xb8
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	40004800 	.word	0x40004800
 8002df0:	40023800 	.word	0x40023800
 8002df4:	40020c00 	.word	0x40020c00

08002df8 <has_message_from_UART>:
}

/* USER CODE BEGIN 1 */

bool has_message_from_UART()
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
	return flagCPP;
 8002dfc:	4b03      	ldr	r3, [pc, #12]	; (8002e0c <has_message_from_UART+0x14>)
 8002dfe:	781b      	ldrb	r3, [r3, #0]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop
 8002e0c:	20010458 	.word	0x20010458

08002e10 <is_transmitting_to_UART>:

bool is_transmitting_to_UART()
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
	return flagCPE;
 8002e14:	4b03      	ldr	r3, [pc, #12]	; (8002e24 <is_transmitting_to_UART+0x14>)
 8002e16:	781b      	ldrb	r3, [r3, #0]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	2001465c 	.word	0x2001465c

08002e28 <reset_UART>:

void reset_UART()
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
	memset(UART_RX_buffer, 0, BUFFER_SIZE);
 8002e2c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e30:	2100      	movs	r1, #0
 8002e32:	4806      	ldr	r0, [pc, #24]	; (8002e4c <reset_UART+0x24>)
 8002e34:	f005 fab0 	bl	8008398 <memset>

	HAL_UART_Receive_IT(&huart3, UART_RX_buffer, 1);
 8002e38:	2201      	movs	r2, #1
 8002e3a:	4904      	ldr	r1, [pc, #16]	; (8002e4c <reset_UART+0x24>)
 8002e3c:	4804      	ldr	r0, [pc, #16]	; (8002e50 <reset_UART+0x28>)
 8002e3e:	f003 ff9d 	bl	8006d7c <HAL_UART_Receive_IT>
	flagCPP = false;
 8002e42:	4b04      	ldr	r3, [pc, #16]	; (8002e54 <reset_UART+0x2c>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	701a      	strb	r2, [r3, #0]
}
 8002e48:	bf00      	nop
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	20000304 	.word	0x20000304
 8002e50:	20018710 	.word	0x20018710
 8002e54:	20010458 	.word	0x20010458

08002e58 <send_UART>:

void send_UART(const char* msg_to_send)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b082      	sub	sp, #8
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
	strncpy((char*) UART_TX_buffer, msg_to_send, BUFFER_SIZE);
 8002e60:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e64:	6879      	ldr	r1, [r7, #4]
 8002e66:	480d      	ldr	r0, [pc, #52]	; (8002e9c <send_UART+0x44>)
 8002e68:	f006 f995 	bl	8009196 <strncpy>
	strcat((char*) UART_TX_buffer, "\r");
 8002e6c:	480b      	ldr	r0, [pc, #44]	; (8002e9c <send_UART+0x44>)
 8002e6e:	f7fd f9f1 	bl	8000254 <strlen>
 8002e72:	4603      	mov	r3, r0
 8002e74:	461a      	mov	r2, r3
 8002e76:	4b09      	ldr	r3, [pc, #36]	; (8002e9c <send_UART+0x44>)
 8002e78:	4413      	add	r3, r2
 8002e7a:	4909      	ldr	r1, [pc, #36]	; (8002ea0 <send_UART+0x48>)
 8002e7c:	461a      	mov	r2, r3
 8002e7e:	460b      	mov	r3, r1
 8002e80:	881b      	ldrh	r3, [r3, #0]
 8002e82:	8013      	strh	r3, [r2, #0]

	flagCPE = true;
 8002e84:	4b07      	ldr	r3, [pc, #28]	; (8002ea4 <send_UART+0x4c>)
 8002e86:	2201      	movs	r2, #1
 8002e88:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart3, UART_TX_buffer, 1);
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	4903      	ldr	r1, [pc, #12]	; (8002e9c <send_UART+0x44>)
 8002e8e:	4806      	ldr	r0, [pc, #24]	; (8002ea8 <send_UART+0x50>)
 8002e90:	f003 ff06 	bl	8006ca0 <HAL_UART_Transmit_IT>
}
 8002e94:	bf00      	nop
 8002e96:	3708      	adds	r7, #8
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	2001045c 	.word	0x2001045c
 8002ea0:	0800dd3c 	.word	0x0800dd3c
 8002ea4:	2001465c 	.word	0x2001465c
 8002ea8:	20018710 	.word	0x20018710

08002eac <read_UART>:

void read_UART(char* msg_to_read)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
	strncpy((char*) msg_to_read, (char*) UART_RX_buffer, BUFFER_SIZE);
 8002eb4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002eb8:	4903      	ldr	r1, [pc, #12]	; (8002ec8 <read_UART+0x1c>)
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f006 f96b 	bl	8009196 <strncpy>
}
 8002ec0:	bf00      	nop
 8002ec2:	3708      	adds	r7, #8
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	20000304 	.word	0x20000304

08002ecc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
	if(flagCPP)
 8002ed4:	4b27      	ldr	r3, [pc, #156]	; (8002f74 <HAL_UART_RxCpltCallback+0xa8>)
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d146      	bne.n	8002f6a <HAL_UART_RxCpltCallback+0x9e>
		return;

	if(UART_RX_buffer[UART_RX_index] == '\r') //		CARRIAGE RETURN
 8002edc:	4b26      	ldr	r3, [pc, #152]	; (8002f78 <HAL_UART_RxCpltCallback+0xac>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a26      	ldr	r2, [pc, #152]	; (8002f7c <HAL_UART_RxCpltCallback+0xb0>)
 8002ee2:	5cd3      	ldrb	r3, [r2, r3]
 8002ee4:	2b0d      	cmp	r3, #13
 8002ee6:	d106      	bne.n	8002ef6 <HAL_UART_RxCpltCallback+0x2a>
	{
		UART_RX_index = 0;
 8002ee8:	4b23      	ldr	r3, [pc, #140]	; (8002f78 <HAL_UART_RxCpltCallback+0xac>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	601a      	str	r2, [r3, #0]
		flagCPP = true;
 8002eee:	4b21      	ldr	r3, [pc, #132]	; (8002f74 <HAL_UART_RxCpltCallback+0xa8>)
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	701a      	strb	r2, [r3, #0]
 8002ef4:	e03a      	b.n	8002f6c <HAL_UART_RxCpltCallback+0xa0>
	}
	else
	{
		if(UART_RX_buffer[UART_RX_index] == 0x08) //	BACKSPACE
 8002ef6:	4b20      	ldr	r3, [pc, #128]	; (8002f78 <HAL_UART_RxCpltCallback+0xac>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a20      	ldr	r2, [pc, #128]	; (8002f7c <HAL_UART_RxCpltCallback+0xb0>)
 8002efc:	5cd3      	ldrb	r3, [r2, r3]
 8002efe:	2b08      	cmp	r3, #8
 8002f00:	d10e      	bne.n	8002f20 <HAL_UART_RxCpltCallback+0x54>
		{
			if(UART_RX_index == 0)
 8002f02:	4b1d      	ldr	r3, [pc, #116]	; (8002f78 <HAL_UART_RxCpltCallback+0xac>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d105      	bne.n	8002f16 <HAL_UART_RxCpltCallback+0x4a>
				UART_RX_index--;
 8002f0a:	4b1b      	ldr	r3, [pc, #108]	; (8002f78 <HAL_UART_RxCpltCallback+0xac>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	3b01      	subs	r3, #1
 8002f10:	4a19      	ldr	r2, [pc, #100]	; (8002f78 <HAL_UART_RxCpltCallback+0xac>)
 8002f12:	6013      	str	r3, [r2, #0]
 8002f14:	e004      	b.n	8002f20 <HAL_UART_RxCpltCallback+0x54>
			else
				UART_RX_index -= 2;
 8002f16:	4b18      	ldr	r3, [pc, #96]	; (8002f78 <HAL_UART_RxCpltCallback+0xac>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	3b02      	subs	r3, #2
 8002f1c:	4a16      	ldr	r2, [pc, #88]	; (8002f78 <HAL_UART_RxCpltCallback+0xac>)
 8002f1e:	6013      	str	r3, [r2, #0]
		}

		if(UART_RX_buffer[UART_RX_index] == 0x1B) //	ESCAPE
 8002f20:	4b15      	ldr	r3, [pc, #84]	; (8002f78 <HAL_UART_RxCpltCallback+0xac>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a15      	ldr	r2, [pc, #84]	; (8002f7c <HAL_UART_RxCpltCallback+0xb0>)
 8002f26:	5cd3      	ldrb	r3, [r2, r3]
 8002f28:	2b1b      	cmp	r3, #27
 8002f2a:	d103      	bne.n	8002f34 <HAL_UART_RxCpltCallback+0x68>
			UART_RX_index = -1;
 8002f2c:	4b12      	ldr	r3, [pc, #72]	; (8002f78 <HAL_UART_RxCpltCallback+0xac>)
 8002f2e:	f04f 32ff 	mov.w	r2, #4294967295
 8002f32:	601a      	str	r2, [r3, #0]

		if(UART_RX_buffer[UART_RX_index] == '$') //		$
 8002f34:	4b10      	ldr	r3, [pc, #64]	; (8002f78 <HAL_UART_RxCpltCallback+0xac>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a10      	ldr	r2, [pc, #64]	; (8002f7c <HAL_UART_RxCpltCallback+0xb0>)
 8002f3a:	5cd3      	ldrb	r3, [r2, r3]
 8002f3c:	2b24      	cmp	r3, #36	; 0x24
 8002f3e:	d105      	bne.n	8002f4c <HAL_UART_RxCpltCallback+0x80>
		{
			UART_RX_index = 0;
 8002f40:	4b0d      	ldr	r3, [pc, #52]	; (8002f78 <HAL_UART_RxCpltCallback+0xac>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	601a      	str	r2, [r3, #0]
			UART_RX_buffer[0] = '$';
 8002f46:	4b0d      	ldr	r3, [pc, #52]	; (8002f7c <HAL_UART_RxCpltCallback+0xb0>)
 8002f48:	2224      	movs	r2, #36	; 0x24
 8002f4a:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart3, &UART_RX_buffer[++UART_RX_index], 1);
 8002f4c:	4b0a      	ldr	r3, [pc, #40]	; (8002f78 <HAL_UART_RxCpltCallback+0xac>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	3301      	adds	r3, #1
 8002f52:	4a09      	ldr	r2, [pc, #36]	; (8002f78 <HAL_UART_RxCpltCallback+0xac>)
 8002f54:	6013      	str	r3, [r2, #0]
 8002f56:	4b08      	ldr	r3, [pc, #32]	; (8002f78 <HAL_UART_RxCpltCallback+0xac>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a08      	ldr	r2, [pc, #32]	; (8002f7c <HAL_UART_RxCpltCallback+0xb0>)
 8002f5c:	4413      	add	r3, r2
 8002f5e:	2201      	movs	r2, #1
 8002f60:	4619      	mov	r1, r3
 8002f62:	4807      	ldr	r0, [pc, #28]	; (8002f80 <HAL_UART_RxCpltCallback+0xb4>)
 8002f64:	f003 ff0a 	bl	8006d7c <HAL_UART_Receive_IT>
 8002f68:	e000      	b.n	8002f6c <HAL_UART_RxCpltCallback+0xa0>
		return;
 8002f6a:	bf00      	nop
	}
}
 8002f6c:	3708      	adds	r7, #8
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	20010458 	.word	0x20010458
 8002f78:	20010454 	.word	0x20010454
 8002f7c:	20000304 	.word	0x20000304
 8002f80:	20018710 	.word	0x20018710

08002f84 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
	if(!flagCPE)
 8002f8c:	4b16      	ldr	r3, [pc, #88]	; (8002fe8 <HAL_UART_TxCpltCallback+0x64>)
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	f083 0301 	eor.w	r3, r3, #1
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d122      	bne.n	8002fe0 <HAL_UART_TxCpltCallback+0x5c>
		return;

	if(UART_TX_buffer[UART_TX_index] == '\r' && UART_TX_buffer[UART_TX_index-1] != '\n')
 8002f9a:	4b14      	ldr	r3, [pc, #80]	; (8002fec <HAL_UART_TxCpltCallback+0x68>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a14      	ldr	r2, [pc, #80]	; (8002ff0 <HAL_UART_TxCpltCallback+0x6c>)
 8002fa0:	5cd3      	ldrb	r3, [r2, r3]
 8002fa2:	2b0d      	cmp	r3, #13
 8002fa4:	d10d      	bne.n	8002fc2 <HAL_UART_TxCpltCallback+0x3e>
 8002fa6:	4b11      	ldr	r3, [pc, #68]	; (8002fec <HAL_UART_TxCpltCallback+0x68>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	3b01      	subs	r3, #1
 8002fac:	4a10      	ldr	r2, [pc, #64]	; (8002ff0 <HAL_UART_TxCpltCallback+0x6c>)
 8002fae:	5cd3      	ldrb	r3, [r2, r3]
 8002fb0:	2b0a      	cmp	r3, #10
 8002fb2:	d006      	beq.n	8002fc2 <HAL_UART_TxCpltCallback+0x3e>
	{
		UART_TX_index = 0;
 8002fb4:	4b0d      	ldr	r3, [pc, #52]	; (8002fec <HAL_UART_TxCpltCallback+0x68>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	601a      	str	r2, [r3, #0]
		flagCPE = false;
 8002fba:	4b0b      	ldr	r3, [pc, #44]	; (8002fe8 <HAL_UART_TxCpltCallback+0x64>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	701a      	strb	r2, [r3, #0]
 8002fc0:	e00f      	b.n	8002fe2 <HAL_UART_TxCpltCallback+0x5e>
	}
	else
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &UART_TX_buffer[++UART_TX_index], 1);
 8002fc2:	4b0a      	ldr	r3, [pc, #40]	; (8002fec <HAL_UART_TxCpltCallback+0x68>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	4a08      	ldr	r2, [pc, #32]	; (8002fec <HAL_UART_TxCpltCallback+0x68>)
 8002fca:	6013      	str	r3, [r2, #0]
 8002fcc:	4b07      	ldr	r3, [pc, #28]	; (8002fec <HAL_UART_TxCpltCallback+0x68>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a07      	ldr	r2, [pc, #28]	; (8002ff0 <HAL_UART_TxCpltCallback+0x6c>)
 8002fd2:	4413      	add	r3, r2
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	4806      	ldr	r0, [pc, #24]	; (8002ff4 <HAL_UART_TxCpltCallback+0x70>)
 8002fda:	f003 fe61 	bl	8006ca0 <HAL_UART_Transmit_IT>
 8002fde:	e000      	b.n	8002fe2 <HAL_UART_TxCpltCallback+0x5e>
		return;
 8002fe0:	bf00      	nop
}
 8002fe2:	3708      	adds	r7, #8
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	2001465c 	.word	0x2001465c
 8002fec:	20014660 	.word	0x20014660
 8002ff0:	2001045c 	.word	0x2001045c
 8002ff4:	20018710 	.word	0x20018710

08002ff8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002ff8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003030 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ffc:	480d      	ldr	r0, [pc, #52]	; (8003034 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002ffe:	490e      	ldr	r1, [pc, #56]	; (8003038 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003000:	4a0e      	ldr	r2, [pc, #56]	; (800303c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003002:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003004:	e002      	b.n	800300c <LoopCopyDataInit>

08003006 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003006:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003008:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800300a:	3304      	adds	r3, #4

0800300c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800300c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800300e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003010:	d3f9      	bcc.n	8003006 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003012:	4a0b      	ldr	r2, [pc, #44]	; (8003040 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003014:	4c0b      	ldr	r4, [pc, #44]	; (8003044 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003016:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003018:	e001      	b.n	800301e <LoopFillZerobss>

0800301a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800301a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800301c:	3204      	adds	r2, #4

0800301e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800301e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003020:	d3fb      	bcc.n	800301a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003022:	f7ff fc47 	bl	80028b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003026:	f005 f993 	bl	8008350 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800302a:	f7ff fa4d 	bl	80024c8 <main>
  bx  lr    
 800302e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003030:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8003034:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003038:	200002d0 	.word	0x200002d0
  ldr r2, =_sidata
 800303c:	0800e23c 	.word	0x0800e23c
  ldr r2, =_sbss
 8003040:	200002d0 	.word	0x200002d0
  ldr r4, =_ebss
 8003044:	200187a8 	.word	0x200187a8

08003048 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003048:	e7fe      	b.n	8003048 <CAN1_RX0_IRQHandler>

0800304a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800304a:	b580      	push	{r7, lr}
 800304c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800304e:	2003      	movs	r0, #3
 8003050:	f000 fe32 	bl	8003cb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003054:	2000      	movs	r0, #0
 8003056:	f000 f805 	bl	8003064 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800305a:	f7ff faf9 	bl	8002650 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	bd80      	pop	{r7, pc}

08003064 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800306c:	4b12      	ldr	r3, [pc, #72]	; (80030b8 <HAL_InitTick+0x54>)
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	4b12      	ldr	r3, [pc, #72]	; (80030bc <HAL_InitTick+0x58>)
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	4619      	mov	r1, r3
 8003076:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800307a:	fbb3 f3f1 	udiv	r3, r3, r1
 800307e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003082:	4618      	mov	r0, r3
 8003084:	f000 fe4d 	bl	8003d22 <HAL_SYSTICK_Config>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d001      	beq.n	8003092 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e00e      	b.n	80030b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2b0f      	cmp	r3, #15
 8003096:	d80a      	bhi.n	80030ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003098:	2200      	movs	r2, #0
 800309a:	6879      	ldr	r1, [r7, #4]
 800309c:	f04f 30ff 	mov.w	r0, #4294967295
 80030a0:	f000 fe15 	bl	8003cce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030a4:	4a06      	ldr	r2, [pc, #24]	; (80030c0 <HAL_InitTick+0x5c>)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030aa:	2300      	movs	r3, #0
 80030ac:	e000      	b.n	80030b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3708      	adds	r7, #8
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	200000f0 	.word	0x200000f0
 80030bc:	200000f8 	.word	0x200000f8
 80030c0:	200000f4 	.word	0x200000f4

080030c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030c8:	4b06      	ldr	r3, [pc, #24]	; (80030e4 <HAL_IncTick+0x20>)
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	461a      	mov	r2, r3
 80030ce:	4b06      	ldr	r3, [pc, #24]	; (80030e8 <HAL_IncTick+0x24>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4413      	add	r3, r2
 80030d4:	4a04      	ldr	r2, [pc, #16]	; (80030e8 <HAL_IncTick+0x24>)
 80030d6:	6013      	str	r3, [r2, #0]
}
 80030d8:	bf00      	nop
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	200000f8 	.word	0x200000f8
 80030e8:	20018794 	.word	0x20018794

080030ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030ec:	b480      	push	{r7}
 80030ee:	af00      	add	r7, sp, #0
  return uwTick;
 80030f0:	4b03      	ldr	r3, [pc, #12]	; (8003100 <HAL_GetTick+0x14>)
 80030f2:	681b      	ldr	r3, [r3, #0]
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	20018794 	.word	0x20018794

08003104 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b084      	sub	sp, #16
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800310c:	f7ff ffee 	bl	80030ec <HAL_GetTick>
 8003110:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800311c:	d005      	beq.n	800312a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800311e:	4b0a      	ldr	r3, [pc, #40]	; (8003148 <HAL_Delay+0x44>)
 8003120:	781b      	ldrb	r3, [r3, #0]
 8003122:	461a      	mov	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	4413      	add	r3, r2
 8003128:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800312a:	bf00      	nop
 800312c:	f7ff ffde 	bl	80030ec <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	68fa      	ldr	r2, [r7, #12]
 8003138:	429a      	cmp	r2, r3
 800313a:	d8f7      	bhi.n	800312c <HAL_Delay+0x28>
  {
  }
}
 800313c:	bf00      	nop
 800313e:	bf00      	nop
 8003140:	3710      	adds	r7, #16
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	200000f8 	.word	0x200000f8

0800314c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003154:	2300      	movs	r3, #0
 8003156:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d101      	bne.n	8003162 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e031      	b.n	80031c6 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003166:	2b00      	cmp	r3, #0
 8003168:	d109      	bne.n	800317e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f7fd fcf6 	bl	8000b5c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003182:	f003 0310 	and.w	r3, r3, #16
 8003186:	2b00      	cmp	r3, #0
 8003188:	d116      	bne.n	80031b8 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800318e:	4b10      	ldr	r3, [pc, #64]	; (80031d0 <HAL_ADC_Init+0x84>)
 8003190:	4013      	ands	r3, r2
 8003192:	f043 0202 	orr.w	r2, r3, #2
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f000 fbb8 	bl	8003910 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2200      	movs	r2, #0
 80031a4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031aa:	f023 0303 	bic.w	r3, r3, #3
 80031ae:	f043 0201 	orr.w	r2, r3, #1
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	641a      	str	r2, [r3, #64]	; 0x40
 80031b6:	e001      	b.n	80031bc <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2200      	movs	r2, #0
 80031c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80031c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3710      	adds	r7, #16
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	ffffeefd 	.word	0xffffeefd

080031d4 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b085      	sub	sp, #20
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80031dc:	2300      	movs	r3, #0
 80031de:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d101      	bne.n	80031ee <HAL_ADC_Start_IT+0x1a>
 80031ea:	2302      	movs	r3, #2
 80031ec:	e0b5      	b.n	800335a <HAL_ADC_Start_IT+0x186>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2201      	movs	r2, #1
 80031f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	f003 0301 	and.w	r3, r3, #1
 8003200:	2b01      	cmp	r3, #1
 8003202:	d018      	beq.n	8003236 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	689a      	ldr	r2, [r3, #8]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f042 0201 	orr.w	r2, r2, #1
 8003212:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003214:	4b54      	ldr	r3, [pc, #336]	; (8003368 <HAL_ADC_Start_IT+0x194>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a54      	ldr	r2, [pc, #336]	; (800336c <HAL_ADC_Start_IT+0x198>)
 800321a:	fba2 2303 	umull	r2, r3, r2, r3
 800321e:	0c9a      	lsrs	r2, r3, #18
 8003220:	4613      	mov	r3, r2
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	4413      	add	r3, r2
 8003226:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003228:	e002      	b.n	8003230 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	3b01      	subs	r3, #1
 800322e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d1f9      	bne.n	800322a <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	f003 0301 	and.w	r3, r3, #1
 8003240:	2b01      	cmp	r3, #1
 8003242:	d17d      	bne.n	8003340 <HAL_ADC_Start_IT+0x16c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003248:	4b49      	ldr	r3, [pc, #292]	; (8003370 <HAL_ADC_Start_IT+0x19c>)
 800324a:	4013      	ands	r3, r2
 800324c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800325e:	2b00      	cmp	r3, #0
 8003260:	d007      	beq.n	8003272 <HAL_ADC_Start_IT+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003266:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800326a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003276:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800327a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800327e:	d106      	bne.n	800328e <HAL_ADC_Start_IT+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003284:	f023 0206 	bic.w	r2, r3, #6
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	645a      	str	r2, [r3, #68]	; 0x44
 800328c:	e002      	b.n	8003294 <HAL_ADC_Start_IT+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80032a4:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	6859      	ldr	r1, [r3, #4]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	4b30      	ldr	r3, [pc, #192]	; (8003374 <HAL_ADC_Start_IT+0x1a0>)
 80032b2:	430b      	orrs	r3, r1
 80032b4:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80032b6:	4b30      	ldr	r3, [pc, #192]	; (8003378 <HAL_ADC_Start_IT+0x1a4>)
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	f003 031f 	and.w	r3, r3, #31
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d10f      	bne.n	80032e2 <HAL_ADC_Start_IT+0x10e>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d143      	bne.n	8003358 <HAL_ADC_Start_IT+0x184>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	689a      	ldr	r2, [r3, #8]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80032de:	609a      	str	r2, [r3, #8]
 80032e0:	e03a      	b.n	8003358 <HAL_ADC_Start_IT+0x184>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a25      	ldr	r2, [pc, #148]	; (800337c <HAL_ADC_Start_IT+0x1a8>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d10e      	bne.n	800330a <HAL_ADC_Start_IT+0x136>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d107      	bne.n	800330a <HAL_ADC_Start_IT+0x136>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	689a      	ldr	r2, [r3, #8]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003308:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800330a:	4b1b      	ldr	r3, [pc, #108]	; (8003378 <HAL_ADC_Start_IT+0x1a4>)
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f003 0310 	and.w	r3, r3, #16
 8003312:	2b00      	cmp	r3, #0
 8003314:	d120      	bne.n	8003358 <HAL_ADC_Start_IT+0x184>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a19      	ldr	r2, [pc, #100]	; (8003380 <HAL_ADC_Start_IT+0x1ac>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d11b      	bne.n	8003358 <HAL_ADC_Start_IT+0x184>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d114      	bne.n	8003358 <HAL_ADC_Start_IT+0x184>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	689a      	ldr	r2, [r3, #8]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800333c:	609a      	str	r2, [r3, #8]
 800333e:	e00b      	b.n	8003358 <HAL_ADC_Start_IT+0x184>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003344:	f043 0210 	orr.w	r2, r3, #16
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003350:	f043 0201 	orr.w	r2, r3, #1
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	3714      	adds	r7, #20
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	200000f0 	.word	0x200000f0
 800336c:	431bde83 	.word	0x431bde83
 8003370:	fffff8fe 	.word	0xfffff8fe
 8003374:	04000020 	.word	0x04000020
 8003378:	40012300 	.word	0x40012300
 800337c:	40012000 	.word	0x40012000
 8003380:	40012200 	.word	0x40012200

08003384 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003392:	2b01      	cmp	r3, #1
 8003394:	d101      	bne.n	800339a <HAL_ADC_Stop_IT+0x16>
 8003396:	2302      	movs	r3, #2
 8003398:	e027      	b.n	80033ea <HAL_ADC_Stop_IT+0x66>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2201      	movs	r2, #1
 800339e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	689a      	ldr	r2, [r3, #8]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f022 0201 	bic.w	r2, r2, #1
 80033b0:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f003 0301 	and.w	r3, r3, #1
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d10f      	bne.n	80033e0 <HAL_ADC_Stop_IT+0x5c>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	6859      	ldr	r1, [r3, #4]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	4b0b      	ldr	r3, [pc, #44]	; (80033f8 <HAL_ADC_Stop_IT+0x74>)
 80033cc:	400b      	ands	r3, r1
 80033ce:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033d4:	4b09      	ldr	r3, [pc, #36]	; (80033fc <HAL_ADC_Stop_IT+0x78>)
 80033d6:	4013      	ands	r3, r2
 80033d8:	f043 0201 	orr.w	r2, r3, #1
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80033e8:	2300      	movs	r3, #0
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	370c      	adds	r7, #12
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
 80033f6:	bf00      	nop
 80033f8:	fbffffdf 	.word	0xfbffffdf
 80033fc:	ffffeefe 	.word	0xffffeefe

08003400 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b086      	sub	sp, #24
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8003408:	2300      	movs	r3, #0
 800340a:	617b      	str	r3, [r7, #20]
 800340c:	2300      	movs	r3, #0
 800340e:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f003 0302 	and.w	r3, r3, #2
 8003426:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	f003 0320 	and.w	r3, r3, #32
 800342e:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d049      	beq.n	80034ca <HAL_ADC_IRQHandler+0xca>
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d046      	beq.n	80034ca <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003440:	f003 0310 	and.w	r3, r3, #16
 8003444:	2b00      	cmp	r3, #0
 8003446:	d105      	bne.n	8003454 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d12b      	bne.n	80034ba <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003466:	2b00      	cmp	r3, #0
 8003468:	d127      	bne.n	80034ba <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003470:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003474:	2b00      	cmp	r3, #0
 8003476:	d006      	beq.n	8003486 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003482:	2b00      	cmp	r3, #0
 8003484:	d119      	bne.n	80034ba <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	685a      	ldr	r2, [r3, #4]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f022 0220 	bic.w	r2, r2, #32
 8003494:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d105      	bne.n	80034ba <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b2:	f043 0201 	orr.w	r2, r3, #1
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f7fd fc28 	bl	8000d10 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f06f 0212 	mvn.w	r2, #18
 80034c8:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	f003 0304 	and.w	r3, r3, #4
 80034d0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034d8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d057      	beq.n	8003590 <HAL_ADC_IRQHandler+0x190>
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d054      	beq.n	8003590 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ea:	f003 0310 	and.w	r3, r3, #16
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d105      	bne.n	80034fe <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f6:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d139      	bne.n	8003580 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003512:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003516:	2b00      	cmp	r3, #0
 8003518:	d006      	beq.n	8003528 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8003524:	2b00      	cmp	r3, #0
 8003526:	d12b      	bne.n	8003580 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003532:	2b00      	cmp	r3, #0
 8003534:	d124      	bne.n	8003580 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003540:	2b00      	cmp	r3, #0
 8003542:	d11d      	bne.n	8003580 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8003548:	2b00      	cmp	r3, #0
 800354a:	d119      	bne.n	8003580 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	685a      	ldr	r2, [r3, #4]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800355a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003560:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003570:	2b00      	cmp	r3, #0
 8003572:	d105      	bne.n	8003580 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003578:	f043 0201 	orr.w	r2, r3, #1
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f000 fabf 	bl	8003b04 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f06f 020c 	mvn.w	r2, #12
 800358e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f003 0301 	and.w	r3, r3, #1
 8003596:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800359e:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d017      	beq.n	80035d6 <HAL_ADC_IRQHandler+0x1d6>
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d014      	beq.n	80035d6 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0301 	and.w	r3, r3, #1
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d10d      	bne.n	80035d6 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035be:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f000 f837 	bl	800363a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f06f 0201 	mvn.w	r2, #1
 80035d4:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f003 0320 	and.w	r3, r3, #32
 80035dc:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80035e4:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d015      	beq.n	8003618 <HAL_ADC_IRQHandler+0x218>
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d012      	beq.n	8003618 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f6:	f043 0202 	orr.w	r2, r3, #2
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f06f 0220 	mvn.w	r2, #32
 8003606:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f000 f820 	bl	800364e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f06f 0220 	mvn.w	r2, #32
 8003616:	601a      	str	r2, [r3, #0]
  }
}
 8003618:	bf00      	nop
 800361a:	3718      	adds	r7, #24
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800362e:	4618      	mov	r0, r3
 8003630:	370c      	adds	r7, #12
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr

0800363a <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800363a:	b480      	push	{r7}
 800363c:	b083      	sub	sp, #12
 800363e:	af00      	add	r7, sp, #0
 8003640:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003642:	bf00      	nop
 8003644:	370c      	adds	r7, #12
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr

0800364e <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800364e:	b480      	push	{r7}
 8003650:	b083      	sub	sp, #12
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003656:	bf00      	nop
 8003658:	370c      	adds	r7, #12
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
	...

08003664 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003664:	b480      	push	{r7}
 8003666:	b085      	sub	sp, #20
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800366e:	2300      	movs	r3, #0
 8003670:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003678:	2b01      	cmp	r3, #1
 800367a:	d101      	bne.n	8003680 <HAL_ADC_ConfigChannel+0x1c>
 800367c:	2302      	movs	r3, #2
 800367e:	e136      	b.n	80038ee <HAL_ADC_ConfigChannel+0x28a>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2b09      	cmp	r3, #9
 800368e:	d93a      	bls.n	8003706 <HAL_ADC_ConfigChannel+0xa2>
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003698:	d035      	beq.n	8003706 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	68d9      	ldr	r1, [r3, #12]
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	461a      	mov	r2, r3
 80036a8:	4613      	mov	r3, r2
 80036aa:	005b      	lsls	r3, r3, #1
 80036ac:	4413      	add	r3, r2
 80036ae:	3b1e      	subs	r3, #30
 80036b0:	2207      	movs	r2, #7
 80036b2:	fa02 f303 	lsl.w	r3, r2, r3
 80036b6:	43da      	mvns	r2, r3
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	400a      	ands	r2, r1
 80036be:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a8d      	ldr	r2, [pc, #564]	; (80038fc <HAL_ADC_ConfigChannel+0x298>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d10a      	bne.n	80036e0 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68d9      	ldr	r1, [r3, #12]
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	061a      	lsls	r2, r3, #24
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	430a      	orrs	r2, r1
 80036dc:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80036de:	e035      	b.n	800374c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68d9      	ldr	r1, [r3, #12]
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	689a      	ldr	r2, [r3, #8]
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	4618      	mov	r0, r3
 80036f2:	4603      	mov	r3, r0
 80036f4:	005b      	lsls	r3, r3, #1
 80036f6:	4403      	add	r3, r0
 80036f8:	3b1e      	subs	r3, #30
 80036fa:	409a      	lsls	r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	430a      	orrs	r2, r1
 8003702:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003704:	e022      	b.n	800374c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	6919      	ldr	r1, [r3, #16]
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	b29b      	uxth	r3, r3
 8003712:	461a      	mov	r2, r3
 8003714:	4613      	mov	r3, r2
 8003716:	005b      	lsls	r3, r3, #1
 8003718:	4413      	add	r3, r2
 800371a:	2207      	movs	r2, #7
 800371c:	fa02 f303 	lsl.w	r3, r2, r3
 8003720:	43da      	mvns	r2, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	400a      	ands	r2, r1
 8003728:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	6919      	ldr	r1, [r3, #16]
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	b29b      	uxth	r3, r3
 800373a:	4618      	mov	r0, r3
 800373c:	4603      	mov	r3, r0
 800373e:	005b      	lsls	r3, r3, #1
 8003740:	4403      	add	r3, r0
 8003742:	409a      	lsls	r2, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	430a      	orrs	r2, r1
 800374a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	2b06      	cmp	r3, #6
 8003752:	d824      	bhi.n	800379e <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	685a      	ldr	r2, [r3, #4]
 800375e:	4613      	mov	r3, r2
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	4413      	add	r3, r2
 8003764:	3b05      	subs	r3, #5
 8003766:	221f      	movs	r2, #31
 8003768:	fa02 f303 	lsl.w	r3, r2, r3
 800376c:	43da      	mvns	r2, r3
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	400a      	ands	r2, r1
 8003774:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	b29b      	uxth	r3, r3
 8003782:	4618      	mov	r0, r3
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	685a      	ldr	r2, [r3, #4]
 8003788:	4613      	mov	r3, r2
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	4413      	add	r3, r2
 800378e:	3b05      	subs	r3, #5
 8003790:	fa00 f203 	lsl.w	r2, r0, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	430a      	orrs	r2, r1
 800379a:	635a      	str	r2, [r3, #52]	; 0x34
 800379c:	e04c      	b.n	8003838 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	2b0c      	cmp	r3, #12
 80037a4:	d824      	bhi.n	80037f0 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	685a      	ldr	r2, [r3, #4]
 80037b0:	4613      	mov	r3, r2
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	4413      	add	r3, r2
 80037b6:	3b23      	subs	r3, #35	; 0x23
 80037b8:	221f      	movs	r2, #31
 80037ba:	fa02 f303 	lsl.w	r3, r2, r3
 80037be:	43da      	mvns	r2, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	400a      	ands	r2, r1
 80037c6:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	4618      	mov	r0, r3
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	685a      	ldr	r2, [r3, #4]
 80037da:	4613      	mov	r3, r2
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	4413      	add	r3, r2
 80037e0:	3b23      	subs	r3, #35	; 0x23
 80037e2:	fa00 f203 	lsl.w	r2, r0, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	430a      	orrs	r2, r1
 80037ec:	631a      	str	r2, [r3, #48]	; 0x30
 80037ee:	e023      	b.n	8003838 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	685a      	ldr	r2, [r3, #4]
 80037fa:	4613      	mov	r3, r2
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	4413      	add	r3, r2
 8003800:	3b41      	subs	r3, #65	; 0x41
 8003802:	221f      	movs	r2, #31
 8003804:	fa02 f303 	lsl.w	r3, r2, r3
 8003808:	43da      	mvns	r2, r3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	400a      	ands	r2, r1
 8003810:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	b29b      	uxth	r3, r3
 800381e:	4618      	mov	r0, r3
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	685a      	ldr	r2, [r3, #4]
 8003824:	4613      	mov	r3, r2
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	4413      	add	r3, r2
 800382a:	3b41      	subs	r3, #65	; 0x41
 800382c:	fa00 f203 	lsl.w	r2, r0, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	430a      	orrs	r2, r1
 8003836:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a30      	ldr	r2, [pc, #192]	; (8003900 <HAL_ADC_ConfigChannel+0x29c>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d10a      	bne.n	8003858 <HAL_ADC_ConfigChannel+0x1f4>
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800384a:	d105      	bne.n	8003858 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800384c:	4b2d      	ldr	r3, [pc, #180]	; (8003904 <HAL_ADC_ConfigChannel+0x2a0>)
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	4a2c      	ldr	r2, [pc, #176]	; (8003904 <HAL_ADC_ConfigChannel+0x2a0>)
 8003852:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003856:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a28      	ldr	r2, [pc, #160]	; (8003900 <HAL_ADC_ConfigChannel+0x29c>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d10f      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x21e>
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	2b12      	cmp	r3, #18
 8003868:	d10b      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800386a:	4b26      	ldr	r3, [pc, #152]	; (8003904 <HAL_ADC_ConfigChannel+0x2a0>)
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	4a25      	ldr	r2, [pc, #148]	; (8003904 <HAL_ADC_ConfigChannel+0x2a0>)
 8003870:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003874:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003876:	4b23      	ldr	r3, [pc, #140]	; (8003904 <HAL_ADC_ConfigChannel+0x2a0>)
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	4a22      	ldr	r2, [pc, #136]	; (8003904 <HAL_ADC_ConfigChannel+0x2a0>)
 800387c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003880:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a1e      	ldr	r2, [pc, #120]	; (8003900 <HAL_ADC_ConfigChannel+0x29c>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d12b      	bne.n	80038e4 <HAL_ADC_ConfigChannel+0x280>
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a1a      	ldr	r2, [pc, #104]	; (80038fc <HAL_ADC_ConfigChannel+0x298>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d003      	beq.n	800389e <HAL_ADC_ConfigChannel+0x23a>
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	2b11      	cmp	r3, #17
 800389c:	d122      	bne.n	80038e4 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800389e:	4b19      	ldr	r3, [pc, #100]	; (8003904 <HAL_ADC_ConfigChannel+0x2a0>)
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	4a18      	ldr	r2, [pc, #96]	; (8003904 <HAL_ADC_ConfigChannel+0x2a0>)
 80038a4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80038a8:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80038aa:	4b16      	ldr	r3, [pc, #88]	; (8003904 <HAL_ADC_ConfigChannel+0x2a0>)
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	4a15      	ldr	r2, [pc, #84]	; (8003904 <HAL_ADC_ConfigChannel+0x2a0>)
 80038b0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80038b4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a10      	ldr	r2, [pc, #64]	; (80038fc <HAL_ADC_ConfigChannel+0x298>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d111      	bne.n	80038e4 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80038c0:	4b11      	ldr	r3, [pc, #68]	; (8003908 <HAL_ADC_ConfigChannel+0x2a4>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a11      	ldr	r2, [pc, #68]	; (800390c <HAL_ADC_ConfigChannel+0x2a8>)
 80038c6:	fba2 2303 	umull	r2, r3, r2, r3
 80038ca:	0c9a      	lsrs	r2, r3, #18
 80038cc:	4613      	mov	r3, r2
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	4413      	add	r3, r2
 80038d2:	005b      	lsls	r3, r3, #1
 80038d4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80038d6:	e002      	b.n	80038de <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	3b01      	subs	r3, #1
 80038dc:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1f9      	bne.n	80038d8 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2200      	movs	r2, #0
 80038e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80038ec:	2300      	movs	r3, #0
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3714      	adds	r7, #20
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	10000012 	.word	0x10000012
 8003900:	40012000 	.word	0x40012000
 8003904:	40012300 	.word	0x40012300
 8003908:	200000f0 	.word	0x200000f0
 800390c:	431bde83 	.word	0x431bde83

08003910 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003918:	4b78      	ldr	r3, [pc, #480]	; (8003afc <ADC_Init+0x1ec>)
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	4a77      	ldr	r2, [pc, #476]	; (8003afc <ADC_Init+0x1ec>)
 800391e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003922:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003924:	4b75      	ldr	r3, [pc, #468]	; (8003afc <ADC_Init+0x1ec>)
 8003926:	685a      	ldr	r2, [r3, #4]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	4973      	ldr	r1, [pc, #460]	; (8003afc <ADC_Init+0x1ec>)
 800392e:	4313      	orrs	r3, r2
 8003930:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	685a      	ldr	r2, [r3, #4]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003940:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	6859      	ldr	r1, [r3, #4]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	691b      	ldr	r3, [r3, #16]
 800394c:	021a      	lsls	r2, r3, #8
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	430a      	orrs	r2, r1
 8003954:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	685a      	ldr	r2, [r3, #4]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003964:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	6859      	ldr	r1, [r3, #4]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	689a      	ldr	r2, [r3, #8]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	430a      	orrs	r2, r1
 8003976:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	689a      	ldr	r2, [r3, #8]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003986:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	6899      	ldr	r1, [r3, #8]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68da      	ldr	r2, [r3, #12]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	430a      	orrs	r2, r1
 8003998:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800399e:	4a58      	ldr	r2, [pc, #352]	; (8003b00 <ADC_Init+0x1f0>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d022      	beq.n	80039ea <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	689a      	ldr	r2, [r3, #8]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80039b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	6899      	ldr	r1, [r3, #8]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	430a      	orrs	r2, r1
 80039c4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	689a      	ldr	r2, [r3, #8]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80039d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	6899      	ldr	r1, [r3, #8]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	430a      	orrs	r2, r1
 80039e6:	609a      	str	r2, [r3, #8]
 80039e8:	e00f      	b.n	8003a0a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	689a      	ldr	r2, [r3, #8]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80039f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	689a      	ldr	r2, [r3, #8]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003a08:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	689a      	ldr	r2, [r3, #8]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f022 0202 	bic.w	r2, r2, #2
 8003a18:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	6899      	ldr	r1, [r3, #8]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	699b      	ldr	r3, [r3, #24]
 8003a24:	005a      	lsls	r2, r3, #1
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d01b      	beq.n	8003a70 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	685a      	ldr	r2, [r3, #4]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a46:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	685a      	ldr	r2, [r3, #4]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003a56:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	6859      	ldr	r1, [r3, #4]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a62:	3b01      	subs	r3, #1
 8003a64:	035a      	lsls	r2, r3, #13
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	605a      	str	r2, [r3, #4]
 8003a6e:	e007      	b.n	8003a80 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	685a      	ldr	r2, [r3, #4]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a7e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003a8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	69db      	ldr	r3, [r3, #28]
 8003a9a:	3b01      	subs	r3, #1
 8003a9c:	051a      	lsls	r2, r3, #20
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	430a      	orrs	r2, r1
 8003aa4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	689a      	ldr	r2, [r3, #8]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003ab4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	6899      	ldr	r1, [r3, #8]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003ac2:	025a      	lsls	r2, r3, #9
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	430a      	orrs	r2, r1
 8003aca:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	689a      	ldr	r2, [r3, #8]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ada:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	6899      	ldr	r1, [r3, #8]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	029a      	lsls	r2, r3, #10
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	430a      	orrs	r2, r1
 8003aee:	609a      	str	r2, [r3, #8]
}
 8003af0:	bf00      	nop
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr
 8003afc:	40012300 	.word	0x40012300
 8003b00:	0f000001 	.word	0x0f000001

08003b04 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003b0c:	bf00      	nop
 8003b0e:	370c      	adds	r7, #12
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr

08003b18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b085      	sub	sp, #20
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f003 0307 	and.w	r3, r3, #7
 8003b26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b28:	4b0b      	ldr	r3, [pc, #44]	; (8003b58 <__NVIC_SetPriorityGrouping+0x40>)
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b2e:	68ba      	ldr	r2, [r7, #8]
 8003b30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b34:	4013      	ands	r3, r2
 8003b36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003b40:	4b06      	ldr	r3, [pc, #24]	; (8003b5c <__NVIC_SetPriorityGrouping+0x44>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b46:	4a04      	ldr	r2, [pc, #16]	; (8003b58 <__NVIC_SetPriorityGrouping+0x40>)
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	60d3      	str	r3, [r2, #12]
}
 8003b4c:	bf00      	nop
 8003b4e:	3714      	adds	r7, #20
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr
 8003b58:	e000ed00 	.word	0xe000ed00
 8003b5c:	05fa0000 	.word	0x05fa0000

08003b60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b60:	b480      	push	{r7}
 8003b62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b64:	4b04      	ldr	r3, [pc, #16]	; (8003b78 <__NVIC_GetPriorityGrouping+0x18>)
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	0a1b      	lsrs	r3, r3, #8
 8003b6a:	f003 0307 	and.w	r3, r3, #7
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr
 8003b78:	e000ed00 	.word	0xe000ed00

08003b7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	4603      	mov	r3, r0
 8003b84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	db0b      	blt.n	8003ba6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b8e:	79fb      	ldrb	r3, [r7, #7]
 8003b90:	f003 021f 	and.w	r2, r3, #31
 8003b94:	4907      	ldr	r1, [pc, #28]	; (8003bb4 <__NVIC_EnableIRQ+0x38>)
 8003b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b9a:	095b      	lsrs	r3, r3, #5
 8003b9c:	2001      	movs	r0, #1
 8003b9e:	fa00 f202 	lsl.w	r2, r0, r2
 8003ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003ba6:	bf00      	nop
 8003ba8:	370c      	adds	r7, #12
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	e000e100 	.word	0xe000e100

08003bb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	6039      	str	r1, [r7, #0]
 8003bc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	db0a      	blt.n	8003be2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	b2da      	uxtb	r2, r3
 8003bd0:	490c      	ldr	r1, [pc, #48]	; (8003c04 <__NVIC_SetPriority+0x4c>)
 8003bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bd6:	0112      	lsls	r2, r2, #4
 8003bd8:	b2d2      	uxtb	r2, r2
 8003bda:	440b      	add	r3, r1
 8003bdc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003be0:	e00a      	b.n	8003bf8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	b2da      	uxtb	r2, r3
 8003be6:	4908      	ldr	r1, [pc, #32]	; (8003c08 <__NVIC_SetPriority+0x50>)
 8003be8:	79fb      	ldrb	r3, [r7, #7]
 8003bea:	f003 030f 	and.w	r3, r3, #15
 8003bee:	3b04      	subs	r3, #4
 8003bf0:	0112      	lsls	r2, r2, #4
 8003bf2:	b2d2      	uxtb	r2, r2
 8003bf4:	440b      	add	r3, r1
 8003bf6:	761a      	strb	r2, [r3, #24]
}
 8003bf8:	bf00      	nop
 8003bfa:	370c      	adds	r7, #12
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr
 8003c04:	e000e100 	.word	0xe000e100
 8003c08:	e000ed00 	.word	0xe000ed00

08003c0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b089      	sub	sp, #36	; 0x24
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f003 0307 	and.w	r3, r3, #7
 8003c1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	f1c3 0307 	rsb	r3, r3, #7
 8003c26:	2b04      	cmp	r3, #4
 8003c28:	bf28      	it	cs
 8003c2a:	2304      	movcs	r3, #4
 8003c2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	3304      	adds	r3, #4
 8003c32:	2b06      	cmp	r3, #6
 8003c34:	d902      	bls.n	8003c3c <NVIC_EncodePriority+0x30>
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	3b03      	subs	r3, #3
 8003c3a:	e000      	b.n	8003c3e <NVIC_EncodePriority+0x32>
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c40:	f04f 32ff 	mov.w	r2, #4294967295
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4a:	43da      	mvns	r2, r3
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	401a      	ands	r2, r3
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c54:	f04f 31ff 	mov.w	r1, #4294967295
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c5e:	43d9      	mvns	r1, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c64:	4313      	orrs	r3, r2
         );
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3724      	adds	r7, #36	; 0x24
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
	...

08003c74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c84:	d301      	bcc.n	8003c8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c86:	2301      	movs	r3, #1
 8003c88:	e00f      	b.n	8003caa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c8a:	4a0a      	ldr	r2, [pc, #40]	; (8003cb4 <SysTick_Config+0x40>)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c92:	210f      	movs	r1, #15
 8003c94:	f04f 30ff 	mov.w	r0, #4294967295
 8003c98:	f7ff ff8e 	bl	8003bb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c9c:	4b05      	ldr	r3, [pc, #20]	; (8003cb4 <SysTick_Config+0x40>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ca2:	4b04      	ldr	r3, [pc, #16]	; (8003cb4 <SysTick_Config+0x40>)
 8003ca4:	2207      	movs	r2, #7
 8003ca6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3708      	adds	r7, #8
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	e000e010 	.word	0xe000e010

08003cb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b082      	sub	sp, #8
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f7ff ff29 	bl	8003b18 <__NVIC_SetPriorityGrouping>
}
 8003cc6:	bf00      	nop
 8003cc8:	3708      	adds	r7, #8
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}

08003cce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003cce:	b580      	push	{r7, lr}
 8003cd0:	b086      	sub	sp, #24
 8003cd2:	af00      	add	r7, sp, #0
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	60b9      	str	r1, [r7, #8]
 8003cd8:	607a      	str	r2, [r7, #4]
 8003cda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ce0:	f7ff ff3e 	bl	8003b60 <__NVIC_GetPriorityGrouping>
 8003ce4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ce6:	687a      	ldr	r2, [r7, #4]
 8003ce8:	68b9      	ldr	r1, [r7, #8]
 8003cea:	6978      	ldr	r0, [r7, #20]
 8003cec:	f7ff ff8e 	bl	8003c0c <NVIC_EncodePriority>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cf6:	4611      	mov	r1, r2
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f7ff ff5d 	bl	8003bb8 <__NVIC_SetPriority>
}
 8003cfe:	bf00      	nop
 8003d00:	3718      	adds	r7, #24
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}

08003d06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d06:	b580      	push	{r7, lr}
 8003d08:	b082      	sub	sp, #8
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d14:	4618      	mov	r0, r3
 8003d16:	f7ff ff31 	bl	8003b7c <__NVIC_EnableIRQ>
}
 8003d1a:	bf00      	nop
 8003d1c:	3708      	adds	r7, #8
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}

08003d22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d22:	b580      	push	{r7, lr}
 8003d24:	b082      	sub	sp, #8
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f7ff ffa2 	bl	8003c74 <SysTick_Config>
 8003d30:	4603      	mov	r3, r0
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3708      	adds	r7, #8
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}

08003d3a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003d3a:	b580      	push	{r7, lr}
 8003d3c:	b082      	sub	sp, #8
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d101      	bne.n	8003d4c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e014      	b.n	8003d76 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	791b      	ldrb	r3, [r3, #4]
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d105      	bne.n	8003d62 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f7fe fabf 	bl	80022e0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2202      	movs	r2, #2
 8003d66:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2201      	movs	r2, #1
 8003d72:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003d74:	2300      	movs	r3, #0
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3708      	adds	r7, #8
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}

08003d7e <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003d7e:	b480      	push	{r7}
 8003d80:	b083      	sub	sp, #12
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	6078      	str	r0, [r7, #4]
 8003d86:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	795b      	ldrb	r3, [r3, #5]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d101      	bne.n	8003d94 <HAL_DAC_Start+0x16>
 8003d90:	2302      	movs	r3, #2
 8003d92:	e040      	b.n	8003e16 <HAL_DAC_Start+0x98>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2202      	movs	r2, #2
 8003d9e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	6819      	ldr	r1, [r3, #0]
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	f003 0310 	and.w	r3, r3, #16
 8003dac:	2201      	movs	r2, #1
 8003dae:	409a      	lsls	r2, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	430a      	orrs	r2, r1
 8003db6:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d10f      	bne.n	8003dde <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8003dc8:	2b3c      	cmp	r3, #60	; 0x3c
 8003dca:	d11d      	bne.n	8003e08 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	685a      	ldr	r2, [r3, #4]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f042 0201 	orr.w	r2, r2, #1
 8003dda:	605a      	str	r2, [r3, #4]
 8003ddc:	e014      	b.n	8003e08 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	f003 0310 	and.w	r3, r3, #16
 8003dee:	213c      	movs	r1, #60	; 0x3c
 8003df0:	fa01 f303 	lsl.w	r3, r1, r3
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d107      	bne.n	8003e08 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	685a      	ldr	r2, [r3, #4]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f042 0202 	orr.w	r2, r2, #2
 8003e06:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003e22:	b480      	push	{r7}
 8003e24:	b087      	sub	sp, #28
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	60f8      	str	r0, [r7, #12]
 8003e2a:	60b9      	str	r1, [r7, #8]
 8003e2c:	607a      	str	r2, [r7, #4]
 8003e2e:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003e30:	2300      	movs	r3, #0
 8003e32:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d105      	bne.n	8003e4c <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003e40:	697a      	ldr	r2, [r7, #20]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	4413      	add	r3, r2
 8003e46:	3308      	adds	r3, #8
 8003e48:	617b      	str	r3, [r7, #20]
 8003e4a:	e004      	b.n	8003e56 <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003e4c:	697a      	ldr	r2, [r7, #20]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4413      	add	r3, r2
 8003e52:	3314      	adds	r3, #20
 8003e54:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	461a      	mov	r2, r3
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003e5e:	2300      	movs	r3, #0
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	371c      	adds	r7, #28
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr

08003e6c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b087      	sub	sp, #28
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	60f8      	str	r0, [r7, #12]
 8003e74:	60b9      	str	r1, [r7, #8]
 8003e76:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	795b      	ldrb	r3, [r3, #5]
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d101      	bne.n	8003e84 <HAL_DAC_ConfigChannel+0x18>
 8003e80:	2302      	movs	r3, #2
 8003e82:	e03c      	b.n	8003efe <HAL_DAC_ConfigChannel+0x92>
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2201      	movs	r2, #1
 8003e88:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2202      	movs	r2, #2
 8003e8e:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f003 0310 	and.w	r3, r3, #16
 8003e9e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea6:	43db      	mvns	r3, r3
 8003ea8:	697a      	ldr	r2, [r7, #20]
 8003eaa:	4013      	ands	r3, r2
 8003eac:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f003 0310 	and.w	r3, r3, #16
 8003ec0:	693a      	ldr	r2, [r7, #16]
 8003ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec6:	697a      	ldr	r2, [r7, #20]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	697a      	ldr	r2, [r7, #20]
 8003ed2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	6819      	ldr	r1, [r3, #0]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	f003 0310 	and.w	r3, r3, #16
 8003ee0:	22c0      	movs	r2, #192	; 0xc0
 8003ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee6:	43da      	mvns	r2, r3
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	400a      	ands	r2, r1
 8003eee:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	371c      	adds	r7, #28
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr

08003f0a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003f0a:	b580      	push	{r7, lr}
 8003f0c:	b084      	sub	sp, #16
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f16:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003f18:	f7ff f8e8 	bl	80030ec <HAL_GetTick>
 8003f1c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	2b02      	cmp	r3, #2
 8003f28:	d008      	beq.n	8003f3c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2280      	movs	r2, #128	; 0x80
 8003f2e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e052      	b.n	8003fe2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f022 0216 	bic.w	r2, r2, #22
 8003f4a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	695a      	ldr	r2, [r3, #20]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f5a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d103      	bne.n	8003f6c <HAL_DMA_Abort+0x62>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d007      	beq.n	8003f7c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 0208 	bic.w	r2, r2, #8
 8003f7a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f022 0201 	bic.w	r2, r2, #1
 8003f8a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f8c:	e013      	b.n	8003fb6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f8e:	f7ff f8ad 	bl	80030ec <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	2b05      	cmp	r3, #5
 8003f9a:	d90c      	bls.n	8003fb6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2220      	movs	r2, #32
 8003fa0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2203      	movs	r2, #3
 8003fa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	e015      	b.n	8003fe2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 0301 	and.w	r3, r3, #1
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d1e4      	bne.n	8003f8e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fc8:	223f      	movs	r2, #63	; 0x3f
 8003fca:	409a      	lsls	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8003fe0:	2300      	movs	r3, #0
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3710      	adds	r7, #16
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}

08003fea <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003fea:	b480      	push	{r7}
 8003fec:	b083      	sub	sp, #12
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d004      	beq.n	8004008 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2280      	movs	r2, #128	; 0x80
 8004002:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e00c      	b.n	8004022 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2205      	movs	r2, #5
 800400c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f022 0201 	bic.w	r2, r2, #1
 800401e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	370c      	adds	r7, #12
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr
	...

08004030 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004030:	b480      	push	{r7}
 8004032:	b089      	sub	sp, #36	; 0x24
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800403a:	2300      	movs	r3, #0
 800403c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800403e:	2300      	movs	r3, #0
 8004040:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004042:	2300      	movs	r3, #0
 8004044:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004046:	2300      	movs	r3, #0
 8004048:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800404a:	2300      	movs	r3, #0
 800404c:	61fb      	str	r3, [r7, #28]
 800404e:	e175      	b.n	800433c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004050:	2201      	movs	r2, #1
 8004052:	69fb      	ldr	r3, [r7, #28]
 8004054:	fa02 f303 	lsl.w	r3, r2, r3
 8004058:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	697a      	ldr	r2, [r7, #20]
 8004060:	4013      	ands	r3, r2
 8004062:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004064:	693a      	ldr	r2, [r7, #16]
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	429a      	cmp	r2, r3
 800406a:	f040 8164 	bne.w	8004336 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	f003 0303 	and.w	r3, r3, #3
 8004076:	2b01      	cmp	r3, #1
 8004078:	d005      	beq.n	8004086 <HAL_GPIO_Init+0x56>
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	f003 0303 	and.w	r3, r3, #3
 8004082:	2b02      	cmp	r3, #2
 8004084:	d130      	bne.n	80040e8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800408c:	69fb      	ldr	r3, [r7, #28]
 800408e:	005b      	lsls	r3, r3, #1
 8004090:	2203      	movs	r2, #3
 8004092:	fa02 f303 	lsl.w	r3, r2, r3
 8004096:	43db      	mvns	r3, r3
 8004098:	69ba      	ldr	r2, [r7, #24]
 800409a:	4013      	ands	r3, r2
 800409c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	68da      	ldr	r2, [r3, #12]
 80040a2:	69fb      	ldr	r3, [r7, #28]
 80040a4:	005b      	lsls	r3, r3, #1
 80040a6:	fa02 f303 	lsl.w	r3, r2, r3
 80040aa:	69ba      	ldr	r2, [r7, #24]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	69ba      	ldr	r2, [r7, #24]
 80040b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80040bc:	2201      	movs	r2, #1
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	fa02 f303 	lsl.w	r3, r2, r3
 80040c4:	43db      	mvns	r3, r3
 80040c6:	69ba      	ldr	r2, [r7, #24]
 80040c8:	4013      	ands	r3, r2
 80040ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	091b      	lsrs	r3, r3, #4
 80040d2:	f003 0201 	and.w	r2, r3, #1
 80040d6:	69fb      	ldr	r3, [r7, #28]
 80040d8:	fa02 f303 	lsl.w	r3, r2, r3
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	4313      	orrs	r3, r2
 80040e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	69ba      	ldr	r2, [r7, #24]
 80040e6:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	f003 0303 	and.w	r3, r3, #3
 80040f0:	2b03      	cmp	r3, #3
 80040f2:	d017      	beq.n	8004124 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	005b      	lsls	r3, r3, #1
 80040fe:	2203      	movs	r2, #3
 8004100:	fa02 f303 	lsl.w	r3, r2, r3
 8004104:	43db      	mvns	r3, r3
 8004106:	69ba      	ldr	r2, [r7, #24]
 8004108:	4013      	ands	r3, r2
 800410a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	689a      	ldr	r2, [r3, #8]
 8004110:	69fb      	ldr	r3, [r7, #28]
 8004112:	005b      	lsls	r3, r3, #1
 8004114:	fa02 f303 	lsl.w	r3, r2, r3
 8004118:	69ba      	ldr	r2, [r7, #24]
 800411a:	4313      	orrs	r3, r2
 800411c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	69ba      	ldr	r2, [r7, #24]
 8004122:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f003 0303 	and.w	r3, r3, #3
 800412c:	2b02      	cmp	r3, #2
 800412e:	d123      	bne.n	8004178 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	08da      	lsrs	r2, r3, #3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	3208      	adds	r2, #8
 8004138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800413c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800413e:	69fb      	ldr	r3, [r7, #28]
 8004140:	f003 0307 	and.w	r3, r3, #7
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	220f      	movs	r2, #15
 8004148:	fa02 f303 	lsl.w	r3, r2, r3
 800414c:	43db      	mvns	r3, r3
 800414e:	69ba      	ldr	r2, [r7, #24]
 8004150:	4013      	ands	r3, r2
 8004152:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	691a      	ldr	r2, [r3, #16]
 8004158:	69fb      	ldr	r3, [r7, #28]
 800415a:	f003 0307 	and.w	r3, r3, #7
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	fa02 f303 	lsl.w	r3, r2, r3
 8004164:	69ba      	ldr	r2, [r7, #24]
 8004166:	4313      	orrs	r3, r2
 8004168:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800416a:	69fb      	ldr	r3, [r7, #28]
 800416c:	08da      	lsrs	r2, r3, #3
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	3208      	adds	r2, #8
 8004172:	69b9      	ldr	r1, [r7, #24]
 8004174:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	005b      	lsls	r3, r3, #1
 8004182:	2203      	movs	r2, #3
 8004184:	fa02 f303 	lsl.w	r3, r2, r3
 8004188:	43db      	mvns	r3, r3
 800418a:	69ba      	ldr	r2, [r7, #24]
 800418c:	4013      	ands	r3, r2
 800418e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f003 0203 	and.w	r2, r3, #3
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	005b      	lsls	r3, r3, #1
 800419c:	fa02 f303 	lsl.w	r3, r2, r3
 80041a0:	69ba      	ldr	r2, [r7, #24]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	69ba      	ldr	r2, [r7, #24]
 80041aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	f000 80be 	beq.w	8004336 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041ba:	4b66      	ldr	r3, [pc, #408]	; (8004354 <HAL_GPIO_Init+0x324>)
 80041bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041be:	4a65      	ldr	r2, [pc, #404]	; (8004354 <HAL_GPIO_Init+0x324>)
 80041c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041c4:	6453      	str	r3, [r2, #68]	; 0x44
 80041c6:	4b63      	ldr	r3, [pc, #396]	; (8004354 <HAL_GPIO_Init+0x324>)
 80041c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041ce:	60fb      	str	r3, [r7, #12]
 80041d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80041d2:	4a61      	ldr	r2, [pc, #388]	; (8004358 <HAL_GPIO_Init+0x328>)
 80041d4:	69fb      	ldr	r3, [r7, #28]
 80041d6:	089b      	lsrs	r3, r3, #2
 80041d8:	3302      	adds	r3, #2
 80041da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041de:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	f003 0303 	and.w	r3, r3, #3
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	220f      	movs	r2, #15
 80041ea:	fa02 f303 	lsl.w	r3, r2, r3
 80041ee:	43db      	mvns	r3, r3
 80041f0:	69ba      	ldr	r2, [r7, #24]
 80041f2:	4013      	ands	r3, r2
 80041f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4a58      	ldr	r2, [pc, #352]	; (800435c <HAL_GPIO_Init+0x32c>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d037      	beq.n	800426e <HAL_GPIO_Init+0x23e>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	4a57      	ldr	r2, [pc, #348]	; (8004360 <HAL_GPIO_Init+0x330>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d031      	beq.n	800426a <HAL_GPIO_Init+0x23a>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4a56      	ldr	r2, [pc, #344]	; (8004364 <HAL_GPIO_Init+0x334>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d02b      	beq.n	8004266 <HAL_GPIO_Init+0x236>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	4a55      	ldr	r2, [pc, #340]	; (8004368 <HAL_GPIO_Init+0x338>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d025      	beq.n	8004262 <HAL_GPIO_Init+0x232>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	4a54      	ldr	r2, [pc, #336]	; (800436c <HAL_GPIO_Init+0x33c>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d01f      	beq.n	800425e <HAL_GPIO_Init+0x22e>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	4a53      	ldr	r2, [pc, #332]	; (8004370 <HAL_GPIO_Init+0x340>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d019      	beq.n	800425a <HAL_GPIO_Init+0x22a>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	4a52      	ldr	r2, [pc, #328]	; (8004374 <HAL_GPIO_Init+0x344>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d013      	beq.n	8004256 <HAL_GPIO_Init+0x226>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	4a51      	ldr	r2, [pc, #324]	; (8004378 <HAL_GPIO_Init+0x348>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d00d      	beq.n	8004252 <HAL_GPIO_Init+0x222>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4a50      	ldr	r2, [pc, #320]	; (800437c <HAL_GPIO_Init+0x34c>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d007      	beq.n	800424e <HAL_GPIO_Init+0x21e>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4a4f      	ldr	r2, [pc, #316]	; (8004380 <HAL_GPIO_Init+0x350>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d101      	bne.n	800424a <HAL_GPIO_Init+0x21a>
 8004246:	2309      	movs	r3, #9
 8004248:	e012      	b.n	8004270 <HAL_GPIO_Init+0x240>
 800424a:	230a      	movs	r3, #10
 800424c:	e010      	b.n	8004270 <HAL_GPIO_Init+0x240>
 800424e:	2308      	movs	r3, #8
 8004250:	e00e      	b.n	8004270 <HAL_GPIO_Init+0x240>
 8004252:	2307      	movs	r3, #7
 8004254:	e00c      	b.n	8004270 <HAL_GPIO_Init+0x240>
 8004256:	2306      	movs	r3, #6
 8004258:	e00a      	b.n	8004270 <HAL_GPIO_Init+0x240>
 800425a:	2305      	movs	r3, #5
 800425c:	e008      	b.n	8004270 <HAL_GPIO_Init+0x240>
 800425e:	2304      	movs	r3, #4
 8004260:	e006      	b.n	8004270 <HAL_GPIO_Init+0x240>
 8004262:	2303      	movs	r3, #3
 8004264:	e004      	b.n	8004270 <HAL_GPIO_Init+0x240>
 8004266:	2302      	movs	r3, #2
 8004268:	e002      	b.n	8004270 <HAL_GPIO_Init+0x240>
 800426a:	2301      	movs	r3, #1
 800426c:	e000      	b.n	8004270 <HAL_GPIO_Init+0x240>
 800426e:	2300      	movs	r3, #0
 8004270:	69fa      	ldr	r2, [r7, #28]
 8004272:	f002 0203 	and.w	r2, r2, #3
 8004276:	0092      	lsls	r2, r2, #2
 8004278:	4093      	lsls	r3, r2
 800427a:	69ba      	ldr	r2, [r7, #24]
 800427c:	4313      	orrs	r3, r2
 800427e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004280:	4935      	ldr	r1, [pc, #212]	; (8004358 <HAL_GPIO_Init+0x328>)
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	089b      	lsrs	r3, r3, #2
 8004286:	3302      	adds	r3, #2
 8004288:	69ba      	ldr	r2, [r7, #24]
 800428a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800428e:	4b3d      	ldr	r3, [pc, #244]	; (8004384 <HAL_GPIO_Init+0x354>)
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	43db      	mvns	r3, r3
 8004298:	69ba      	ldr	r2, [r7, #24]
 800429a:	4013      	ands	r3, r2
 800429c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d003      	beq.n	80042b2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80042aa:	69ba      	ldr	r2, [r7, #24]
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80042b2:	4a34      	ldr	r2, [pc, #208]	; (8004384 <HAL_GPIO_Init+0x354>)
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80042b8:	4b32      	ldr	r3, [pc, #200]	; (8004384 <HAL_GPIO_Init+0x354>)
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	43db      	mvns	r3, r3
 80042c2:	69ba      	ldr	r2, [r7, #24]
 80042c4:	4013      	ands	r3, r2
 80042c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d003      	beq.n	80042dc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	4313      	orrs	r3, r2
 80042da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80042dc:	4a29      	ldr	r2, [pc, #164]	; (8004384 <HAL_GPIO_Init+0x354>)
 80042de:	69bb      	ldr	r3, [r7, #24]
 80042e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80042e2:	4b28      	ldr	r3, [pc, #160]	; (8004384 <HAL_GPIO_Init+0x354>)
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	43db      	mvns	r3, r3
 80042ec:	69ba      	ldr	r2, [r7, #24]
 80042ee:	4013      	ands	r3, r2
 80042f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d003      	beq.n	8004306 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80042fe:	69ba      	ldr	r2, [r7, #24]
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	4313      	orrs	r3, r2
 8004304:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004306:	4a1f      	ldr	r2, [pc, #124]	; (8004384 <HAL_GPIO_Init+0x354>)
 8004308:	69bb      	ldr	r3, [r7, #24]
 800430a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800430c:	4b1d      	ldr	r3, [pc, #116]	; (8004384 <HAL_GPIO_Init+0x354>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	43db      	mvns	r3, r3
 8004316:	69ba      	ldr	r2, [r7, #24]
 8004318:	4013      	ands	r3, r2
 800431a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004324:	2b00      	cmp	r3, #0
 8004326:	d003      	beq.n	8004330 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004328:	69ba      	ldr	r2, [r7, #24]
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	4313      	orrs	r3, r2
 800432e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004330:	4a14      	ldr	r2, [pc, #80]	; (8004384 <HAL_GPIO_Init+0x354>)
 8004332:	69bb      	ldr	r3, [r7, #24]
 8004334:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	3301      	adds	r3, #1
 800433a:	61fb      	str	r3, [r7, #28]
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	2b0f      	cmp	r3, #15
 8004340:	f67f ae86 	bls.w	8004050 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004344:	bf00      	nop
 8004346:	bf00      	nop
 8004348:	3724      	adds	r7, #36	; 0x24
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop
 8004354:	40023800 	.word	0x40023800
 8004358:	40013800 	.word	0x40013800
 800435c:	40020000 	.word	0x40020000
 8004360:	40020400 	.word	0x40020400
 8004364:	40020800 	.word	0x40020800
 8004368:	40020c00 	.word	0x40020c00
 800436c:	40021000 	.word	0x40021000
 8004370:	40021400 	.word	0x40021400
 8004374:	40021800 	.word	0x40021800
 8004378:	40021c00 	.word	0x40021c00
 800437c:	40022000 	.word	0x40022000
 8004380:	40022400 	.word	0x40022400
 8004384:	40013c00 	.word	0x40013c00

08004388 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004388:	b480      	push	{r7}
 800438a:	b085      	sub	sp, #20
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	460b      	mov	r3, r1
 8004392:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	691a      	ldr	r2, [r3, #16]
 8004398:	887b      	ldrh	r3, [r7, #2]
 800439a:	4013      	ands	r3, r2
 800439c:	2b00      	cmp	r3, #0
 800439e:	d002      	beq.n	80043a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80043a0:	2301      	movs	r3, #1
 80043a2:	73fb      	strb	r3, [r7, #15]
 80043a4:	e001      	b.n	80043aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80043a6:	2300      	movs	r3, #0
 80043a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80043aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3714      	adds	r7, #20
 80043b0:	46bd      	mov	sp, r7
 80043b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b6:	4770      	bx	lr

080043b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b083      	sub	sp, #12
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
 80043c0:	460b      	mov	r3, r1
 80043c2:	807b      	strh	r3, [r7, #2]
 80043c4:	4613      	mov	r3, r2
 80043c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80043c8:	787b      	ldrb	r3, [r7, #1]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d003      	beq.n	80043d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80043ce:	887a      	ldrh	r2, [r7, #2]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80043d4:	e003      	b.n	80043de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80043d6:	887b      	ldrh	r3, [r7, #2]
 80043d8:	041a      	lsls	r2, r3, #16
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	619a      	str	r2, [r3, #24]
}
 80043de:	bf00      	nop
 80043e0:	370c      	adds	r7, #12
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr

080043ea <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80043ea:	b480      	push	{r7}
 80043ec:	b085      	sub	sp, #20
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
 80043f2:	460b      	mov	r3, r1
 80043f4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	695b      	ldr	r3, [r3, #20]
 80043fa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80043fc:	887a      	ldrh	r2, [r7, #2]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	4013      	ands	r3, r2
 8004402:	041a      	lsls	r2, r3, #16
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	43d9      	mvns	r1, r3
 8004408:	887b      	ldrh	r3, [r7, #2]
 800440a:	400b      	ands	r3, r1
 800440c:	431a      	orrs	r2, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	619a      	str	r2, [r3, #24]
}
 8004412:	bf00      	nop
 8004414:	3714      	adds	r7, #20
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr
	...

08004420 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b082      	sub	sp, #8
 8004424:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004426:	2300      	movs	r3, #0
 8004428:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800442a:	4b23      	ldr	r3, [pc, #140]	; (80044b8 <HAL_PWREx_EnableOverDrive+0x98>)
 800442c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800442e:	4a22      	ldr	r2, [pc, #136]	; (80044b8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004430:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004434:	6413      	str	r3, [r2, #64]	; 0x40
 8004436:	4b20      	ldr	r3, [pc, #128]	; (80044b8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800443a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800443e:	603b      	str	r3, [r7, #0]
 8004440:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004442:	4b1e      	ldr	r3, [pc, #120]	; (80044bc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a1d      	ldr	r2, [pc, #116]	; (80044bc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004448:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800444c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800444e:	f7fe fe4d 	bl	80030ec <HAL_GetTick>
 8004452:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004454:	e009      	b.n	800446a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004456:	f7fe fe49 	bl	80030ec <HAL_GetTick>
 800445a:	4602      	mov	r2, r0
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	1ad3      	subs	r3, r2, r3
 8004460:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004464:	d901      	bls.n	800446a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e022      	b.n	80044b0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800446a:	4b14      	ldr	r3, [pc, #80]	; (80044bc <HAL_PWREx_EnableOverDrive+0x9c>)
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004472:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004476:	d1ee      	bne.n	8004456 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004478:	4b10      	ldr	r3, [pc, #64]	; (80044bc <HAL_PWREx_EnableOverDrive+0x9c>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a0f      	ldr	r2, [pc, #60]	; (80044bc <HAL_PWREx_EnableOverDrive+0x9c>)
 800447e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004482:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004484:	f7fe fe32 	bl	80030ec <HAL_GetTick>
 8004488:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800448a:	e009      	b.n	80044a0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800448c:	f7fe fe2e 	bl	80030ec <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800449a:	d901      	bls.n	80044a0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e007      	b.n	80044b0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80044a0:	4b06      	ldr	r3, [pc, #24]	; (80044bc <HAL_PWREx_EnableOverDrive+0x9c>)
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80044ac:	d1ee      	bne.n	800448c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3708      	adds	r7, #8
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	40023800 	.word	0x40023800
 80044bc:	40007000 	.word	0x40007000

080044c0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b086      	sub	sp, #24
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80044c8:	2300      	movs	r3, #0
 80044ca:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d101      	bne.n	80044d6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e29b      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0301 	and.w	r3, r3, #1
 80044de:	2b00      	cmp	r3, #0
 80044e0:	f000 8087 	beq.w	80045f2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80044e4:	4b96      	ldr	r3, [pc, #600]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f003 030c 	and.w	r3, r3, #12
 80044ec:	2b04      	cmp	r3, #4
 80044ee:	d00c      	beq.n	800450a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044f0:	4b93      	ldr	r3, [pc, #588]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	f003 030c 	and.w	r3, r3, #12
 80044f8:	2b08      	cmp	r3, #8
 80044fa:	d112      	bne.n	8004522 <HAL_RCC_OscConfig+0x62>
 80044fc:	4b90      	ldr	r3, [pc, #576]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004504:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004508:	d10b      	bne.n	8004522 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800450a:	4b8d      	ldr	r3, [pc, #564]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d06c      	beq.n	80045f0 <HAL_RCC_OscConfig+0x130>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d168      	bne.n	80045f0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e275      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800452a:	d106      	bne.n	800453a <HAL_RCC_OscConfig+0x7a>
 800452c:	4b84      	ldr	r3, [pc, #528]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a83      	ldr	r2, [pc, #524]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004532:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004536:	6013      	str	r3, [r2, #0]
 8004538:	e02e      	b.n	8004598 <HAL_RCC_OscConfig+0xd8>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d10c      	bne.n	800455c <HAL_RCC_OscConfig+0x9c>
 8004542:	4b7f      	ldr	r3, [pc, #508]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a7e      	ldr	r2, [pc, #504]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004548:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800454c:	6013      	str	r3, [r2, #0]
 800454e:	4b7c      	ldr	r3, [pc, #496]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a7b      	ldr	r2, [pc, #492]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004554:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004558:	6013      	str	r3, [r2, #0]
 800455a:	e01d      	b.n	8004598 <HAL_RCC_OscConfig+0xd8>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004564:	d10c      	bne.n	8004580 <HAL_RCC_OscConfig+0xc0>
 8004566:	4b76      	ldr	r3, [pc, #472]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a75      	ldr	r2, [pc, #468]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800456c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004570:	6013      	str	r3, [r2, #0]
 8004572:	4b73      	ldr	r3, [pc, #460]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a72      	ldr	r2, [pc, #456]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004578:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800457c:	6013      	str	r3, [r2, #0]
 800457e:	e00b      	b.n	8004598 <HAL_RCC_OscConfig+0xd8>
 8004580:	4b6f      	ldr	r3, [pc, #444]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a6e      	ldr	r2, [pc, #440]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004586:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800458a:	6013      	str	r3, [r2, #0]
 800458c:	4b6c      	ldr	r3, [pc, #432]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a6b      	ldr	r2, [pc, #428]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004592:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004596:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d013      	beq.n	80045c8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a0:	f7fe fda4 	bl	80030ec <HAL_GetTick>
 80045a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045a6:	e008      	b.n	80045ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045a8:	f7fe fda0 	bl	80030ec <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	2b64      	cmp	r3, #100	; 0x64
 80045b4:	d901      	bls.n	80045ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	e229      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ba:	4b61      	ldr	r3, [pc, #388]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d0f0      	beq.n	80045a8 <HAL_RCC_OscConfig+0xe8>
 80045c6:	e014      	b.n	80045f2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045c8:	f7fe fd90 	bl	80030ec <HAL_GetTick>
 80045cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045ce:	e008      	b.n	80045e2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045d0:	f7fe fd8c 	bl	80030ec <HAL_GetTick>
 80045d4:	4602      	mov	r2, r0
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	2b64      	cmp	r3, #100	; 0x64
 80045dc:	d901      	bls.n	80045e2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e215      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045e2:	4b57      	ldr	r3, [pc, #348]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d1f0      	bne.n	80045d0 <HAL_RCC_OscConfig+0x110>
 80045ee:	e000      	b.n	80045f2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d069      	beq.n	80046d2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80045fe:	4b50      	ldr	r3, [pc, #320]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f003 030c 	and.w	r3, r3, #12
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00b      	beq.n	8004622 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800460a:	4b4d      	ldr	r3, [pc, #308]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	f003 030c 	and.w	r3, r3, #12
 8004612:	2b08      	cmp	r3, #8
 8004614:	d11c      	bne.n	8004650 <HAL_RCC_OscConfig+0x190>
 8004616:	4b4a      	ldr	r3, [pc, #296]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d116      	bne.n	8004650 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004622:	4b47      	ldr	r3, [pc, #284]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b00      	cmp	r3, #0
 800462c:	d005      	beq.n	800463a <HAL_RCC_OscConfig+0x17a>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	2b01      	cmp	r3, #1
 8004634:	d001      	beq.n	800463a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e1e9      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800463a:	4b41      	ldr	r3, [pc, #260]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	691b      	ldr	r3, [r3, #16]
 8004646:	00db      	lsls	r3, r3, #3
 8004648:	493d      	ldr	r1, [pc, #244]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800464a:	4313      	orrs	r3, r2
 800464c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800464e:	e040      	b.n	80046d2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d023      	beq.n	80046a0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004658:	4b39      	ldr	r3, [pc, #228]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a38      	ldr	r2, [pc, #224]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800465e:	f043 0301 	orr.w	r3, r3, #1
 8004662:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004664:	f7fe fd42 	bl	80030ec <HAL_GetTick>
 8004668:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800466a:	e008      	b.n	800467e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800466c:	f7fe fd3e 	bl	80030ec <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	2b02      	cmp	r3, #2
 8004678:	d901      	bls.n	800467e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e1c7      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800467e:	4b30      	ldr	r3, [pc, #192]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 0302 	and.w	r3, r3, #2
 8004686:	2b00      	cmp	r3, #0
 8004688:	d0f0      	beq.n	800466c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800468a:	4b2d      	ldr	r3, [pc, #180]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	00db      	lsls	r3, r3, #3
 8004698:	4929      	ldr	r1, [pc, #164]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800469a:	4313      	orrs	r3, r2
 800469c:	600b      	str	r3, [r1, #0]
 800469e:	e018      	b.n	80046d2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046a0:	4b27      	ldr	r3, [pc, #156]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a26      	ldr	r2, [pc, #152]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80046a6:	f023 0301 	bic.w	r3, r3, #1
 80046aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ac:	f7fe fd1e 	bl	80030ec <HAL_GetTick>
 80046b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046b2:	e008      	b.n	80046c6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046b4:	f7fe fd1a 	bl	80030ec <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d901      	bls.n	80046c6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80046c2:	2303      	movs	r3, #3
 80046c4:	e1a3      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046c6:	4b1e      	ldr	r3, [pc, #120]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0302 	and.w	r3, r3, #2
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d1f0      	bne.n	80046b4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0308 	and.w	r3, r3, #8
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d038      	beq.n	8004750 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	695b      	ldr	r3, [r3, #20]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d019      	beq.n	800471a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046e6:	4b16      	ldr	r3, [pc, #88]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80046e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046ea:	4a15      	ldr	r2, [pc, #84]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80046ec:	f043 0301 	orr.w	r3, r3, #1
 80046f0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046f2:	f7fe fcfb 	bl	80030ec <HAL_GetTick>
 80046f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046f8:	e008      	b.n	800470c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046fa:	f7fe fcf7 	bl	80030ec <HAL_GetTick>
 80046fe:	4602      	mov	r2, r0
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	2b02      	cmp	r3, #2
 8004706:	d901      	bls.n	800470c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	e180      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800470c:	4b0c      	ldr	r3, [pc, #48]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800470e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004710:	f003 0302 	and.w	r3, r3, #2
 8004714:	2b00      	cmp	r3, #0
 8004716:	d0f0      	beq.n	80046fa <HAL_RCC_OscConfig+0x23a>
 8004718:	e01a      	b.n	8004750 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800471a:	4b09      	ldr	r3, [pc, #36]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800471c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800471e:	4a08      	ldr	r2, [pc, #32]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004720:	f023 0301 	bic.w	r3, r3, #1
 8004724:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004726:	f7fe fce1 	bl	80030ec <HAL_GetTick>
 800472a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800472c:	e00a      	b.n	8004744 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800472e:	f7fe fcdd 	bl	80030ec <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	2b02      	cmp	r3, #2
 800473a:	d903      	bls.n	8004744 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e166      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
 8004740:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004744:	4b92      	ldr	r3, [pc, #584]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004746:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004748:	f003 0302 	and.w	r3, r3, #2
 800474c:	2b00      	cmp	r3, #0
 800474e:	d1ee      	bne.n	800472e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 0304 	and.w	r3, r3, #4
 8004758:	2b00      	cmp	r3, #0
 800475a:	f000 80a4 	beq.w	80048a6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800475e:	4b8c      	ldr	r3, [pc, #560]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004766:	2b00      	cmp	r3, #0
 8004768:	d10d      	bne.n	8004786 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800476a:	4b89      	ldr	r3, [pc, #548]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 800476c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476e:	4a88      	ldr	r2, [pc, #544]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004770:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004774:	6413      	str	r3, [r2, #64]	; 0x40
 8004776:	4b86      	ldr	r3, [pc, #536]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800477a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800477e:	60bb      	str	r3, [r7, #8]
 8004780:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004782:	2301      	movs	r3, #1
 8004784:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004786:	4b83      	ldr	r3, [pc, #524]	; (8004994 <HAL_RCC_OscConfig+0x4d4>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800478e:	2b00      	cmp	r3, #0
 8004790:	d118      	bne.n	80047c4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004792:	4b80      	ldr	r3, [pc, #512]	; (8004994 <HAL_RCC_OscConfig+0x4d4>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a7f      	ldr	r2, [pc, #508]	; (8004994 <HAL_RCC_OscConfig+0x4d4>)
 8004798:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800479c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800479e:	f7fe fca5 	bl	80030ec <HAL_GetTick>
 80047a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047a4:	e008      	b.n	80047b8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047a6:	f7fe fca1 	bl	80030ec <HAL_GetTick>
 80047aa:	4602      	mov	r2, r0
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	1ad3      	subs	r3, r2, r3
 80047b0:	2b64      	cmp	r3, #100	; 0x64
 80047b2:	d901      	bls.n	80047b8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80047b4:	2303      	movs	r3, #3
 80047b6:	e12a      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047b8:	4b76      	ldr	r3, [pc, #472]	; (8004994 <HAL_RCC_OscConfig+0x4d4>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d0f0      	beq.n	80047a6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d106      	bne.n	80047da <HAL_RCC_OscConfig+0x31a>
 80047cc:	4b70      	ldr	r3, [pc, #448]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80047ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047d0:	4a6f      	ldr	r2, [pc, #444]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80047d2:	f043 0301 	orr.w	r3, r3, #1
 80047d6:	6713      	str	r3, [r2, #112]	; 0x70
 80047d8:	e02d      	b.n	8004836 <HAL_RCC_OscConfig+0x376>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d10c      	bne.n	80047fc <HAL_RCC_OscConfig+0x33c>
 80047e2:	4b6b      	ldr	r3, [pc, #428]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80047e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047e6:	4a6a      	ldr	r2, [pc, #424]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80047e8:	f023 0301 	bic.w	r3, r3, #1
 80047ec:	6713      	str	r3, [r2, #112]	; 0x70
 80047ee:	4b68      	ldr	r3, [pc, #416]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80047f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047f2:	4a67      	ldr	r2, [pc, #412]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80047f4:	f023 0304 	bic.w	r3, r3, #4
 80047f8:	6713      	str	r3, [r2, #112]	; 0x70
 80047fa:	e01c      	b.n	8004836 <HAL_RCC_OscConfig+0x376>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	2b05      	cmp	r3, #5
 8004802:	d10c      	bne.n	800481e <HAL_RCC_OscConfig+0x35e>
 8004804:	4b62      	ldr	r3, [pc, #392]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004808:	4a61      	ldr	r2, [pc, #388]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 800480a:	f043 0304 	orr.w	r3, r3, #4
 800480e:	6713      	str	r3, [r2, #112]	; 0x70
 8004810:	4b5f      	ldr	r3, [pc, #380]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004814:	4a5e      	ldr	r2, [pc, #376]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004816:	f043 0301 	orr.w	r3, r3, #1
 800481a:	6713      	str	r3, [r2, #112]	; 0x70
 800481c:	e00b      	b.n	8004836 <HAL_RCC_OscConfig+0x376>
 800481e:	4b5c      	ldr	r3, [pc, #368]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004822:	4a5b      	ldr	r2, [pc, #364]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004824:	f023 0301 	bic.w	r3, r3, #1
 8004828:	6713      	str	r3, [r2, #112]	; 0x70
 800482a:	4b59      	ldr	r3, [pc, #356]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 800482c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800482e:	4a58      	ldr	r2, [pc, #352]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004830:	f023 0304 	bic.w	r3, r3, #4
 8004834:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d015      	beq.n	800486a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800483e:	f7fe fc55 	bl	80030ec <HAL_GetTick>
 8004842:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004844:	e00a      	b.n	800485c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004846:	f7fe fc51 	bl	80030ec <HAL_GetTick>
 800484a:	4602      	mov	r2, r0
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	f241 3288 	movw	r2, #5000	; 0x1388
 8004854:	4293      	cmp	r3, r2
 8004856:	d901      	bls.n	800485c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004858:	2303      	movs	r3, #3
 800485a:	e0d8      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800485c:	4b4c      	ldr	r3, [pc, #304]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 800485e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004860:	f003 0302 	and.w	r3, r3, #2
 8004864:	2b00      	cmp	r3, #0
 8004866:	d0ee      	beq.n	8004846 <HAL_RCC_OscConfig+0x386>
 8004868:	e014      	b.n	8004894 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800486a:	f7fe fc3f 	bl	80030ec <HAL_GetTick>
 800486e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004870:	e00a      	b.n	8004888 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004872:	f7fe fc3b 	bl	80030ec <HAL_GetTick>
 8004876:	4602      	mov	r2, r0
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004880:	4293      	cmp	r3, r2
 8004882:	d901      	bls.n	8004888 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004884:	2303      	movs	r3, #3
 8004886:	e0c2      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004888:	4b41      	ldr	r3, [pc, #260]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 800488a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800488c:	f003 0302 	and.w	r3, r3, #2
 8004890:	2b00      	cmp	r3, #0
 8004892:	d1ee      	bne.n	8004872 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004894:	7dfb      	ldrb	r3, [r7, #23]
 8004896:	2b01      	cmp	r3, #1
 8004898:	d105      	bne.n	80048a6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800489a:	4b3d      	ldr	r3, [pc, #244]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 800489c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489e:	4a3c      	ldr	r2, [pc, #240]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80048a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048a4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	699b      	ldr	r3, [r3, #24]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	f000 80ae 	beq.w	8004a0c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048b0:	4b37      	ldr	r3, [pc, #220]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f003 030c 	and.w	r3, r3, #12
 80048b8:	2b08      	cmp	r3, #8
 80048ba:	d06d      	beq.n	8004998 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	699b      	ldr	r3, [r3, #24]
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d14b      	bne.n	800495c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048c4:	4b32      	ldr	r3, [pc, #200]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a31      	ldr	r2, [pc, #196]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80048ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d0:	f7fe fc0c 	bl	80030ec <HAL_GetTick>
 80048d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048d6:	e008      	b.n	80048ea <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048d8:	f7fe fc08 	bl	80030ec <HAL_GetTick>
 80048dc:	4602      	mov	r2, r0
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d901      	bls.n	80048ea <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e091      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ea:	4b29      	ldr	r3, [pc, #164]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d1f0      	bne.n	80048d8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	69da      	ldr	r2, [r3, #28]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a1b      	ldr	r3, [r3, #32]
 80048fe:	431a      	orrs	r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004904:	019b      	lsls	r3, r3, #6
 8004906:	431a      	orrs	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800490c:	085b      	lsrs	r3, r3, #1
 800490e:	3b01      	subs	r3, #1
 8004910:	041b      	lsls	r3, r3, #16
 8004912:	431a      	orrs	r2, r3
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004918:	061b      	lsls	r3, r3, #24
 800491a:	431a      	orrs	r2, r3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004920:	071b      	lsls	r3, r3, #28
 8004922:	491b      	ldr	r1, [pc, #108]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004924:	4313      	orrs	r3, r2
 8004926:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004928:	4b19      	ldr	r3, [pc, #100]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a18      	ldr	r2, [pc, #96]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 800492e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004932:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004934:	f7fe fbda 	bl	80030ec <HAL_GetTick>
 8004938:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800493a:	e008      	b.n	800494e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800493c:	f7fe fbd6 	bl	80030ec <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	2b02      	cmp	r3, #2
 8004948:	d901      	bls.n	800494e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e05f      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800494e:	4b10      	ldr	r3, [pc, #64]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d0f0      	beq.n	800493c <HAL_RCC_OscConfig+0x47c>
 800495a:	e057      	b.n	8004a0c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800495c:	4b0c      	ldr	r3, [pc, #48]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a0b      	ldr	r2, [pc, #44]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004962:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004966:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004968:	f7fe fbc0 	bl	80030ec <HAL_GetTick>
 800496c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800496e:	e008      	b.n	8004982 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004970:	f7fe fbbc 	bl	80030ec <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b02      	cmp	r3, #2
 800497c:	d901      	bls.n	8004982 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e045      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004982:	4b03      	ldr	r3, [pc, #12]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1f0      	bne.n	8004970 <HAL_RCC_OscConfig+0x4b0>
 800498e:	e03d      	b.n	8004a0c <HAL_RCC_OscConfig+0x54c>
 8004990:	40023800 	.word	0x40023800
 8004994:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004998:	4b1f      	ldr	r3, [pc, #124]	; (8004a18 <HAL_RCC_OscConfig+0x558>)
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	699b      	ldr	r3, [r3, #24]
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	d030      	beq.n	8004a08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d129      	bne.n	8004a08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049be:	429a      	cmp	r2, r3
 80049c0:	d122      	bne.n	8004a08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80049c2:	68fa      	ldr	r2, [r7, #12]
 80049c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80049c8:	4013      	ands	r3, r2
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80049ce:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d119      	bne.n	8004a08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049de:	085b      	lsrs	r3, r3, #1
 80049e0:	3b01      	subs	r3, #1
 80049e2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d10f      	bne.n	8004a08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d107      	bne.n	8004a08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a02:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d001      	beq.n	8004a0c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e000      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004a0c:	2300      	movs	r3, #0
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3718      	adds	r7, #24
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	40023800 	.word	0x40023800

08004a1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
 8004a24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004a26:	2300      	movs	r3, #0
 8004a28:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d101      	bne.n	8004a34 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	e0d0      	b.n	8004bd6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a34:	4b6a      	ldr	r3, [pc, #424]	; (8004be0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 030f 	and.w	r3, r3, #15
 8004a3c:	683a      	ldr	r2, [r7, #0]
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d910      	bls.n	8004a64 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a42:	4b67      	ldr	r3, [pc, #412]	; (8004be0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f023 020f 	bic.w	r2, r3, #15
 8004a4a:	4965      	ldr	r1, [pc, #404]	; (8004be0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a52:	4b63      	ldr	r3, [pc, #396]	; (8004be0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 030f 	and.w	r3, r3, #15
 8004a5a:	683a      	ldr	r2, [r7, #0]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d001      	beq.n	8004a64 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e0b8      	b.n	8004bd6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0302 	and.w	r3, r3, #2
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d020      	beq.n	8004ab2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0304 	and.w	r3, r3, #4
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d005      	beq.n	8004a88 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a7c:	4b59      	ldr	r3, [pc, #356]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	4a58      	ldr	r2, [pc, #352]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004a82:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a86:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0308 	and.w	r3, r3, #8
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d005      	beq.n	8004aa0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a94:	4b53      	ldr	r3, [pc, #332]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	4a52      	ldr	r2, [pc, #328]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004a9a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a9e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004aa0:	4b50      	ldr	r3, [pc, #320]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	494d      	ldr	r1, [pc, #308]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0301 	and.w	r3, r3, #1
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d040      	beq.n	8004b40 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d107      	bne.n	8004ad6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ac6:	4b47      	ldr	r3, [pc, #284]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d115      	bne.n	8004afe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e07f      	b.n	8004bd6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	2b02      	cmp	r3, #2
 8004adc:	d107      	bne.n	8004aee <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ade:	4b41      	ldr	r3, [pc, #260]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d109      	bne.n	8004afe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e073      	b.n	8004bd6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004aee:	4b3d      	ldr	r3, [pc, #244]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f003 0302 	and.w	r3, r3, #2
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d101      	bne.n	8004afe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e06b      	b.n	8004bd6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004afe:	4b39      	ldr	r3, [pc, #228]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	f023 0203 	bic.w	r2, r3, #3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	4936      	ldr	r1, [pc, #216]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b10:	f7fe faec 	bl	80030ec <HAL_GetTick>
 8004b14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b16:	e00a      	b.n	8004b2e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b18:	f7fe fae8 	bl	80030ec <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d901      	bls.n	8004b2e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e053      	b.n	8004bd6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b2e:	4b2d      	ldr	r3, [pc, #180]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	f003 020c 	and.w	r2, r3, #12
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	009b      	lsls	r3, r3, #2
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d1eb      	bne.n	8004b18 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b40:	4b27      	ldr	r3, [pc, #156]	; (8004be0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 030f 	and.w	r3, r3, #15
 8004b48:	683a      	ldr	r2, [r7, #0]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d210      	bcs.n	8004b70 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b4e:	4b24      	ldr	r3, [pc, #144]	; (8004be0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f023 020f 	bic.w	r2, r3, #15
 8004b56:	4922      	ldr	r1, [pc, #136]	; (8004be0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b5e:	4b20      	ldr	r3, [pc, #128]	; (8004be0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 030f 	and.w	r3, r3, #15
 8004b66:	683a      	ldr	r2, [r7, #0]
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d001      	beq.n	8004b70 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e032      	b.n	8004bd6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0304 	and.w	r3, r3, #4
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d008      	beq.n	8004b8e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b7c:	4b19      	ldr	r3, [pc, #100]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	4916      	ldr	r1, [pc, #88]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0308 	and.w	r3, r3, #8
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d009      	beq.n	8004bae <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b9a:	4b12      	ldr	r3, [pc, #72]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	691b      	ldr	r3, [r3, #16]
 8004ba6:	00db      	lsls	r3, r3, #3
 8004ba8:	490e      	ldr	r1, [pc, #56]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004bae:	f000 f821 	bl	8004bf4 <HAL_RCC_GetSysClockFreq>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	4b0b      	ldr	r3, [pc, #44]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	091b      	lsrs	r3, r3, #4
 8004bba:	f003 030f 	and.w	r3, r3, #15
 8004bbe:	490a      	ldr	r1, [pc, #40]	; (8004be8 <HAL_RCC_ClockConfig+0x1cc>)
 8004bc0:	5ccb      	ldrb	r3, [r1, r3]
 8004bc2:	fa22 f303 	lsr.w	r3, r2, r3
 8004bc6:	4a09      	ldr	r2, [pc, #36]	; (8004bec <HAL_RCC_ClockConfig+0x1d0>)
 8004bc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004bca:	4b09      	ldr	r3, [pc, #36]	; (8004bf0 <HAL_RCC_ClockConfig+0x1d4>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f7fe fa48 	bl	8003064 <HAL_InitTick>

  return HAL_OK;
 8004bd4:	2300      	movs	r3, #0
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3710      	adds	r7, #16
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	bf00      	nop
 8004be0:	40023c00 	.word	0x40023c00
 8004be4:	40023800 	.word	0x40023800
 8004be8:	0800dd4c 	.word	0x0800dd4c
 8004bec:	200000f0 	.word	0x200000f0
 8004bf0:	200000f4 	.word	0x200000f4

08004bf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bf4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004bf8:	b084      	sub	sp, #16
 8004bfa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	607b      	str	r3, [r7, #4]
 8004c00:	2300      	movs	r3, #0
 8004c02:	60fb      	str	r3, [r7, #12]
 8004c04:	2300      	movs	r3, #0
 8004c06:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c0c:	4b67      	ldr	r3, [pc, #412]	; (8004dac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	f003 030c 	and.w	r3, r3, #12
 8004c14:	2b08      	cmp	r3, #8
 8004c16:	d00d      	beq.n	8004c34 <HAL_RCC_GetSysClockFreq+0x40>
 8004c18:	2b08      	cmp	r3, #8
 8004c1a:	f200 80bd 	bhi.w	8004d98 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d002      	beq.n	8004c28 <HAL_RCC_GetSysClockFreq+0x34>
 8004c22:	2b04      	cmp	r3, #4
 8004c24:	d003      	beq.n	8004c2e <HAL_RCC_GetSysClockFreq+0x3a>
 8004c26:	e0b7      	b.n	8004d98 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c28:	4b61      	ldr	r3, [pc, #388]	; (8004db0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004c2a:	60bb      	str	r3, [r7, #8]
      break;
 8004c2c:	e0b7      	b.n	8004d9e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c2e:	4b61      	ldr	r3, [pc, #388]	; (8004db4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004c30:	60bb      	str	r3, [r7, #8]
      break;
 8004c32:	e0b4      	b.n	8004d9e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c34:	4b5d      	ldr	r3, [pc, #372]	; (8004dac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c3c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004c3e:	4b5b      	ldr	r3, [pc, #364]	; (8004dac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d04d      	beq.n	8004ce6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c4a:	4b58      	ldr	r3, [pc, #352]	; (8004dac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	099b      	lsrs	r3, r3, #6
 8004c50:	461a      	mov	r2, r3
 8004c52:	f04f 0300 	mov.w	r3, #0
 8004c56:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004c5a:	f04f 0100 	mov.w	r1, #0
 8004c5e:	ea02 0800 	and.w	r8, r2, r0
 8004c62:	ea03 0901 	and.w	r9, r3, r1
 8004c66:	4640      	mov	r0, r8
 8004c68:	4649      	mov	r1, r9
 8004c6a:	f04f 0200 	mov.w	r2, #0
 8004c6e:	f04f 0300 	mov.w	r3, #0
 8004c72:	014b      	lsls	r3, r1, #5
 8004c74:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004c78:	0142      	lsls	r2, r0, #5
 8004c7a:	4610      	mov	r0, r2
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	ebb0 0008 	subs.w	r0, r0, r8
 8004c82:	eb61 0109 	sbc.w	r1, r1, r9
 8004c86:	f04f 0200 	mov.w	r2, #0
 8004c8a:	f04f 0300 	mov.w	r3, #0
 8004c8e:	018b      	lsls	r3, r1, #6
 8004c90:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004c94:	0182      	lsls	r2, r0, #6
 8004c96:	1a12      	subs	r2, r2, r0
 8004c98:	eb63 0301 	sbc.w	r3, r3, r1
 8004c9c:	f04f 0000 	mov.w	r0, #0
 8004ca0:	f04f 0100 	mov.w	r1, #0
 8004ca4:	00d9      	lsls	r1, r3, #3
 8004ca6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004caa:	00d0      	lsls	r0, r2, #3
 8004cac:	4602      	mov	r2, r0
 8004cae:	460b      	mov	r3, r1
 8004cb0:	eb12 0208 	adds.w	r2, r2, r8
 8004cb4:	eb43 0309 	adc.w	r3, r3, r9
 8004cb8:	f04f 0000 	mov.w	r0, #0
 8004cbc:	f04f 0100 	mov.w	r1, #0
 8004cc0:	0259      	lsls	r1, r3, #9
 8004cc2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004cc6:	0250      	lsls	r0, r2, #9
 8004cc8:	4602      	mov	r2, r0
 8004cca:	460b      	mov	r3, r1
 8004ccc:	4610      	mov	r0, r2
 8004cce:	4619      	mov	r1, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	461a      	mov	r2, r3
 8004cd4:	f04f 0300 	mov.w	r3, #0
 8004cd8:	f7fb fcd6 	bl	8000688 <__aeabi_uldivmod>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	460b      	mov	r3, r1
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	60fb      	str	r3, [r7, #12]
 8004ce4:	e04a      	b.n	8004d7c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ce6:	4b31      	ldr	r3, [pc, #196]	; (8004dac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	099b      	lsrs	r3, r3, #6
 8004cec:	461a      	mov	r2, r3
 8004cee:	f04f 0300 	mov.w	r3, #0
 8004cf2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004cf6:	f04f 0100 	mov.w	r1, #0
 8004cfa:	ea02 0400 	and.w	r4, r2, r0
 8004cfe:	ea03 0501 	and.w	r5, r3, r1
 8004d02:	4620      	mov	r0, r4
 8004d04:	4629      	mov	r1, r5
 8004d06:	f04f 0200 	mov.w	r2, #0
 8004d0a:	f04f 0300 	mov.w	r3, #0
 8004d0e:	014b      	lsls	r3, r1, #5
 8004d10:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004d14:	0142      	lsls	r2, r0, #5
 8004d16:	4610      	mov	r0, r2
 8004d18:	4619      	mov	r1, r3
 8004d1a:	1b00      	subs	r0, r0, r4
 8004d1c:	eb61 0105 	sbc.w	r1, r1, r5
 8004d20:	f04f 0200 	mov.w	r2, #0
 8004d24:	f04f 0300 	mov.w	r3, #0
 8004d28:	018b      	lsls	r3, r1, #6
 8004d2a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004d2e:	0182      	lsls	r2, r0, #6
 8004d30:	1a12      	subs	r2, r2, r0
 8004d32:	eb63 0301 	sbc.w	r3, r3, r1
 8004d36:	f04f 0000 	mov.w	r0, #0
 8004d3a:	f04f 0100 	mov.w	r1, #0
 8004d3e:	00d9      	lsls	r1, r3, #3
 8004d40:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004d44:	00d0      	lsls	r0, r2, #3
 8004d46:	4602      	mov	r2, r0
 8004d48:	460b      	mov	r3, r1
 8004d4a:	1912      	adds	r2, r2, r4
 8004d4c:	eb45 0303 	adc.w	r3, r5, r3
 8004d50:	f04f 0000 	mov.w	r0, #0
 8004d54:	f04f 0100 	mov.w	r1, #0
 8004d58:	0299      	lsls	r1, r3, #10
 8004d5a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004d5e:	0290      	lsls	r0, r2, #10
 8004d60:	4602      	mov	r2, r0
 8004d62:	460b      	mov	r3, r1
 8004d64:	4610      	mov	r0, r2
 8004d66:	4619      	mov	r1, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	f04f 0300 	mov.w	r3, #0
 8004d70:	f7fb fc8a 	bl	8000688 <__aeabi_uldivmod>
 8004d74:	4602      	mov	r2, r0
 8004d76:	460b      	mov	r3, r1
 8004d78:	4613      	mov	r3, r2
 8004d7a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004d7c:	4b0b      	ldr	r3, [pc, #44]	; (8004dac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	0c1b      	lsrs	r3, r3, #16
 8004d82:	f003 0303 	and.w	r3, r3, #3
 8004d86:	3301      	adds	r3, #1
 8004d88:	005b      	lsls	r3, r3, #1
 8004d8a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8004d8c:	68fa      	ldr	r2, [r7, #12]
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d94:	60bb      	str	r3, [r7, #8]
      break;
 8004d96:	e002      	b.n	8004d9e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d98:	4b05      	ldr	r3, [pc, #20]	; (8004db0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004d9a:	60bb      	str	r3, [r7, #8]
      break;
 8004d9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d9e:	68bb      	ldr	r3, [r7, #8]
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3710      	adds	r7, #16
 8004da4:	46bd      	mov	sp, r7
 8004da6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004daa:	bf00      	nop
 8004dac:	40023800 	.word	0x40023800
 8004db0:	00f42400 	.word	0x00f42400
 8004db4:	007a1200 	.word	0x007a1200

08004db8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004db8:	b480      	push	{r7}
 8004dba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004dbc:	4b03      	ldr	r3, [pc, #12]	; (8004dcc <HAL_RCC_GetHCLKFreq+0x14>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	200000f0 	.word	0x200000f0

08004dd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004dd4:	f7ff fff0 	bl	8004db8 <HAL_RCC_GetHCLKFreq>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	4b05      	ldr	r3, [pc, #20]	; (8004df0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	0a9b      	lsrs	r3, r3, #10
 8004de0:	f003 0307 	and.w	r3, r3, #7
 8004de4:	4903      	ldr	r1, [pc, #12]	; (8004df4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004de6:	5ccb      	ldrb	r3, [r1, r3]
 8004de8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	40023800 	.word	0x40023800
 8004df4:	0800dd5c 	.word	0x0800dd5c

08004df8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004dfc:	f7ff ffdc 	bl	8004db8 <HAL_RCC_GetHCLKFreq>
 8004e00:	4602      	mov	r2, r0
 8004e02:	4b05      	ldr	r3, [pc, #20]	; (8004e18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	0b5b      	lsrs	r3, r3, #13
 8004e08:	f003 0307 	and.w	r3, r3, #7
 8004e0c:	4903      	ldr	r1, [pc, #12]	; (8004e1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e0e:	5ccb      	ldrb	r3, [r1, r3]
 8004e10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	40023800 	.word	0x40023800
 8004e1c:	0800dd5c 	.word	0x0800dd5c

08004e20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b088      	sub	sp, #32
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004e30:	2300      	movs	r3, #0
 8004e32:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004e34:	2300      	movs	r3, #0
 8004e36:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0301 	and.w	r3, r3, #1
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d012      	beq.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004e48:	4b69      	ldr	r3, [pc, #420]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	4a68      	ldr	r2, [pc, #416]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e4e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004e52:	6093      	str	r3, [r2, #8]
 8004e54:	4b66      	ldr	r3, [pc, #408]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e56:	689a      	ldr	r2, [r3, #8]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e5c:	4964      	ldr	r1, [pc, #400]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d101      	bne.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d017      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e7a:	4b5d      	ldr	r3, [pc, #372]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e80:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e88:	4959      	ldr	r1, [pc, #356]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e94:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e98:	d101      	bne.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d101      	bne.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d017      	beq.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004eb6:	4b4e      	ldr	r3, [pc, #312]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ebc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ec4:	494a      	ldr	r1, [pc, #296]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ed4:	d101      	bne.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d101      	bne.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d001      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f003 0320 	and.w	r3, r3, #32
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	f000 808b 	beq.w	800501a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f04:	4b3a      	ldr	r3, [pc, #232]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f08:	4a39      	ldr	r2, [pc, #228]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f0e:	6413      	str	r3, [r2, #64]	; 0x40
 8004f10:	4b37      	ldr	r3, [pc, #220]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f18:	60bb      	str	r3, [r7, #8]
 8004f1a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004f1c:	4b35      	ldr	r3, [pc, #212]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a34      	ldr	r2, [pc, #208]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f28:	f7fe f8e0 	bl	80030ec <HAL_GetTick>
 8004f2c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004f2e:	e008      	b.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f30:	f7fe f8dc 	bl	80030ec <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	2b64      	cmp	r3, #100	; 0x64
 8004f3c:	d901      	bls.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e38f      	b.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004f42:	4b2c      	ldr	r3, [pc, #176]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d0f0      	beq.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f4e:	4b28      	ldr	r3, [pc, #160]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f56:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d035      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f66:	693a      	ldr	r2, [r7, #16]
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	d02e      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f6c:	4b20      	ldr	r3, [pc, #128]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f74:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f76:	4b1e      	ldr	r3, [pc, #120]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f7a:	4a1d      	ldr	r2, [pc, #116]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f80:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f82:	4b1b      	ldr	r3, [pc, #108]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f86:	4a1a      	ldr	r2, [pc, #104]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f8c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004f8e:	4a18      	ldr	r2, [pc, #96]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f94:	4b16      	ldr	r3, [pc, #88]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f98:	f003 0301 	and.w	r3, r3, #1
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d114      	bne.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fa0:	f7fe f8a4 	bl	80030ec <HAL_GetTick>
 8004fa4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fa6:	e00a      	b.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004fa8:	f7fe f8a0 	bl	80030ec <HAL_GetTick>
 8004fac:	4602      	mov	r2, r0
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d901      	bls.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004fba:	2303      	movs	r3, #3
 8004fbc:	e351      	b.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fbe:	4b0c      	ldr	r3, [pc, #48]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fc2:	f003 0302 	and.w	r3, r3, #2
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d0ee      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fd2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004fd6:	d111      	bne.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004fd8:	4b05      	ldr	r3, [pc, #20]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004fe4:	4b04      	ldr	r3, [pc, #16]	; (8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004fe6:	400b      	ands	r3, r1
 8004fe8:	4901      	ldr	r1, [pc, #4]	; (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fea:	4313      	orrs	r3, r2
 8004fec:	608b      	str	r3, [r1, #8]
 8004fee:	e00b      	b.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004ff0:	40023800 	.word	0x40023800
 8004ff4:	40007000 	.word	0x40007000
 8004ff8:	0ffffcff 	.word	0x0ffffcff
 8004ffc:	4bb3      	ldr	r3, [pc, #716]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	4ab2      	ldr	r2, [pc, #712]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005002:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005006:	6093      	str	r3, [r2, #8]
 8005008:	4bb0      	ldr	r3, [pc, #704]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800500a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005010:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005014:	49ad      	ldr	r1, [pc, #692]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005016:	4313      	orrs	r3, r2
 8005018:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0310 	and.w	r3, r3, #16
 8005022:	2b00      	cmp	r3, #0
 8005024:	d010      	beq.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005026:	4ba9      	ldr	r3, [pc, #676]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005028:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800502c:	4aa7      	ldr	r2, [pc, #668]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800502e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005032:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005036:	4ba5      	ldr	r3, [pc, #660]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005038:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005040:	49a2      	ldr	r1, [pc, #648]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005042:	4313      	orrs	r3, r2
 8005044:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005050:	2b00      	cmp	r3, #0
 8005052:	d00a      	beq.n	800506a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005054:	4b9d      	ldr	r3, [pc, #628]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005056:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800505a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005062:	499a      	ldr	r1, [pc, #616]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005064:	4313      	orrs	r3, r2
 8005066:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00a      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005076:	4b95      	ldr	r3, [pc, #596]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005078:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800507c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005084:	4991      	ldr	r1, [pc, #580]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005086:	4313      	orrs	r3, r2
 8005088:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005094:	2b00      	cmp	r3, #0
 8005096:	d00a      	beq.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005098:	4b8c      	ldr	r3, [pc, #560]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800509a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800509e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050a6:	4989      	ldr	r1, [pc, #548]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050a8:	4313      	orrs	r3, r2
 80050aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d00a      	beq.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80050ba:	4b84      	ldr	r3, [pc, #528]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050c0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050c8:	4980      	ldr	r1, [pc, #512]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050ca:	4313      	orrs	r3, r2
 80050cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d00a      	beq.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80050dc:	4b7b      	ldr	r3, [pc, #492]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050e2:	f023 0203 	bic.w	r2, r3, #3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ea:	4978      	ldr	r1, [pc, #480]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050ec:	4313      	orrs	r3, r2
 80050ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d00a      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80050fe:	4b73      	ldr	r3, [pc, #460]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005100:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005104:	f023 020c 	bic.w	r2, r3, #12
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800510c:	496f      	ldr	r1, [pc, #444]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800510e:	4313      	orrs	r3, r2
 8005110:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800511c:	2b00      	cmp	r3, #0
 800511e:	d00a      	beq.n	8005136 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005120:	4b6a      	ldr	r3, [pc, #424]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005122:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005126:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800512e:	4967      	ldr	r1, [pc, #412]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005130:	4313      	orrs	r3, r2
 8005132:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00a      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005142:	4b62      	ldr	r3, [pc, #392]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005144:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005148:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005150:	495e      	ldr	r1, [pc, #376]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005152:	4313      	orrs	r3, r2
 8005154:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005160:	2b00      	cmp	r3, #0
 8005162:	d00a      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005164:	4b59      	ldr	r3, [pc, #356]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005166:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800516a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005172:	4956      	ldr	r1, [pc, #344]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005174:	4313      	orrs	r3, r2
 8005176:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00a      	beq.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005186:	4b51      	ldr	r3, [pc, #324]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005188:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800518c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005194:	494d      	ldr	r1, [pc, #308]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005196:	4313      	orrs	r3, r2
 8005198:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d00a      	beq.n	80051be <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80051a8:	4b48      	ldr	r3, [pc, #288]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051ae:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051b6:	4945      	ldr	r1, [pc, #276]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051b8:	4313      	orrs	r3, r2
 80051ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d00a      	beq.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80051ca:	4b40      	ldr	r3, [pc, #256]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051d0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051d8:	493c      	ldr	r1, [pc, #240]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051da:	4313      	orrs	r3, r2
 80051dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d00a      	beq.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80051ec:	4b37      	ldr	r3, [pc, #220]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051f2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051fa:	4934      	ldr	r1, [pc, #208]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051fc:	4313      	orrs	r3, r2
 80051fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800520a:	2b00      	cmp	r3, #0
 800520c:	d011      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800520e:	4b2f      	ldr	r3, [pc, #188]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005210:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005214:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800521c:	492b      	ldr	r1, [pc, #172]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800521e:	4313      	orrs	r3, r2
 8005220:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005228:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800522c:	d101      	bne.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800522e:	2301      	movs	r3, #1
 8005230:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0308 	and.w	r3, r3, #8
 800523a:	2b00      	cmp	r3, #0
 800523c:	d001      	beq.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800523e:	2301      	movs	r3, #1
 8005240:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d00a      	beq.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800524e:	4b1f      	ldr	r3, [pc, #124]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005250:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005254:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800525c:	491b      	ldr	r1, [pc, #108]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800525e:	4313      	orrs	r3, r2
 8005260:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800526c:	2b00      	cmp	r3, #0
 800526e:	d00b      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005270:	4b16      	ldr	r3, [pc, #88]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005272:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005276:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005280:	4912      	ldr	r1, [pc, #72]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005282:	4313      	orrs	r3, r2
 8005284:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005290:	2b00      	cmp	r3, #0
 8005292:	d00b      	beq.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005294:	4b0d      	ldr	r3, [pc, #52]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005296:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800529a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052a4:	4909      	ldr	r1, [pc, #36]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80052a6:	4313      	orrs	r3, r2
 80052a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d00f      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80052b8:	4b04      	ldr	r3, [pc, #16]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80052ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052be:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052c8:	e002      	b.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80052ca:	bf00      	nop
 80052cc:	40023800 	.word	0x40023800
 80052d0:	4986      	ldr	r1, [pc, #536]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052d2:	4313      	orrs	r3, r2
 80052d4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d00b      	beq.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80052e4:	4b81      	ldr	r3, [pc, #516]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052ea:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052f4:	497d      	ldr	r1, [pc, #500]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052f6:	4313      	orrs	r3, r2
 80052f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d006      	beq.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800530a:	2b00      	cmp	r3, #0
 800530c:	f000 80d6 	beq.w	80054bc <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005310:	4b76      	ldr	r3, [pc, #472]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a75      	ldr	r2, [pc, #468]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005316:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800531a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800531c:	f7fd fee6 	bl	80030ec <HAL_GetTick>
 8005320:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005322:	e008      	b.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005324:	f7fd fee2 	bl	80030ec <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	2b64      	cmp	r3, #100	; 0x64
 8005330:	d901      	bls.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	e195      	b.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005336:	4b6d      	ldr	r3, [pc, #436]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800533e:	2b00      	cmp	r3, #0
 8005340:	d1f0      	bne.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 0301 	and.w	r3, r3, #1
 800534a:	2b00      	cmp	r3, #0
 800534c:	d021      	beq.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005352:	2b00      	cmp	r3, #0
 8005354:	d11d      	bne.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005356:	4b65      	ldr	r3, [pc, #404]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005358:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800535c:	0c1b      	lsrs	r3, r3, #16
 800535e:	f003 0303 	and.w	r3, r3, #3
 8005362:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005364:	4b61      	ldr	r3, [pc, #388]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005366:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800536a:	0e1b      	lsrs	r3, r3, #24
 800536c:	f003 030f 	and.w	r3, r3, #15
 8005370:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	019a      	lsls	r2, r3, #6
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	041b      	lsls	r3, r3, #16
 800537c:	431a      	orrs	r2, r3
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	061b      	lsls	r3, r3, #24
 8005382:	431a      	orrs	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	071b      	lsls	r3, r3, #28
 800538a:	4958      	ldr	r1, [pc, #352]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800538c:	4313      	orrs	r3, r2
 800538e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800539a:	2b00      	cmp	r3, #0
 800539c:	d004      	beq.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053a6:	d00a      	beq.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d02e      	beq.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053bc:	d129      	bne.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80053be:	4b4b      	ldr	r3, [pc, #300]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053c4:	0c1b      	lsrs	r3, r3, #16
 80053c6:	f003 0303 	and.w	r3, r3, #3
 80053ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80053cc:	4b47      	ldr	r3, [pc, #284]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053d2:	0f1b      	lsrs	r3, r3, #28
 80053d4:	f003 0307 	and.w	r3, r3, #7
 80053d8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	019a      	lsls	r2, r3, #6
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	041b      	lsls	r3, r3, #16
 80053e4:	431a      	orrs	r2, r3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	68db      	ldr	r3, [r3, #12]
 80053ea:	061b      	lsls	r3, r3, #24
 80053ec:	431a      	orrs	r2, r3
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	071b      	lsls	r3, r3, #28
 80053f2:	493e      	ldr	r1, [pc, #248]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053f4:	4313      	orrs	r3, r2
 80053f6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80053fa:	4b3c      	ldr	r3, [pc, #240]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005400:	f023 021f 	bic.w	r2, r3, #31
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005408:	3b01      	subs	r3, #1
 800540a:	4938      	ldr	r1, [pc, #224]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800540c:	4313      	orrs	r3, r2
 800540e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800541a:	2b00      	cmp	r3, #0
 800541c:	d01d      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800541e:	4b33      	ldr	r3, [pc, #204]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005420:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005424:	0e1b      	lsrs	r3, r3, #24
 8005426:	f003 030f 	and.w	r3, r3, #15
 800542a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800542c:	4b2f      	ldr	r3, [pc, #188]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800542e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005432:	0f1b      	lsrs	r3, r3, #28
 8005434:	f003 0307 	and.w	r3, r3, #7
 8005438:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	019a      	lsls	r2, r3, #6
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	691b      	ldr	r3, [r3, #16]
 8005444:	041b      	lsls	r3, r3, #16
 8005446:	431a      	orrs	r2, r3
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	061b      	lsls	r3, r3, #24
 800544c:	431a      	orrs	r2, r3
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	071b      	lsls	r3, r3, #28
 8005452:	4926      	ldr	r1, [pc, #152]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005454:	4313      	orrs	r3, r2
 8005456:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d011      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	019a      	lsls	r2, r3, #6
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	691b      	ldr	r3, [r3, #16]
 8005470:	041b      	lsls	r3, r3, #16
 8005472:	431a      	orrs	r2, r3
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	68db      	ldr	r3, [r3, #12]
 8005478:	061b      	lsls	r3, r3, #24
 800547a:	431a      	orrs	r2, r3
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	071b      	lsls	r3, r3, #28
 8005482:	491a      	ldr	r1, [pc, #104]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005484:	4313      	orrs	r3, r2
 8005486:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800548a:	4b18      	ldr	r3, [pc, #96]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a17      	ldr	r2, [pc, #92]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005490:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005494:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005496:	f7fd fe29 	bl	80030ec <HAL_GetTick>
 800549a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800549c:	e008      	b.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800549e:	f7fd fe25 	bl	80030ec <HAL_GetTick>
 80054a2:	4602      	mov	r2, r0
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	1ad3      	subs	r3, r2, r3
 80054a8:	2b64      	cmp	r3, #100	; 0x64
 80054aa:	d901      	bls.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054ac:	2303      	movs	r3, #3
 80054ae:	e0d8      	b.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80054b0:	4b0e      	ldr	r3, [pc, #56]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d0f0      	beq.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80054bc:	69bb      	ldr	r3, [r7, #24]
 80054be:	2b01      	cmp	r3, #1
 80054c0:	f040 80ce 	bne.w	8005660 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80054c4:	4b09      	ldr	r3, [pc, #36]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a08      	ldr	r2, [pc, #32]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054d0:	f7fd fe0c 	bl	80030ec <HAL_GetTick>
 80054d4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80054d6:	e00b      	b.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80054d8:	f7fd fe08 	bl	80030ec <HAL_GetTick>
 80054dc:	4602      	mov	r2, r0
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	1ad3      	subs	r3, r2, r3
 80054e2:	2b64      	cmp	r3, #100	; 0x64
 80054e4:	d904      	bls.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054e6:	2303      	movs	r3, #3
 80054e8:	e0bb      	b.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80054ea:	bf00      	nop
 80054ec:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80054f0:	4b5e      	ldr	r3, [pc, #376]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80054f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80054fc:	d0ec      	beq.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d003      	beq.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800550e:	2b00      	cmp	r3, #0
 8005510:	d009      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800551a:	2b00      	cmp	r3, #0
 800551c:	d02e      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005522:	2b00      	cmp	r3, #0
 8005524:	d12a      	bne.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005526:	4b51      	ldr	r3, [pc, #324]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005528:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800552c:	0c1b      	lsrs	r3, r3, #16
 800552e:	f003 0303 	and.w	r3, r3, #3
 8005532:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005534:	4b4d      	ldr	r3, [pc, #308]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005536:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800553a:	0f1b      	lsrs	r3, r3, #28
 800553c:	f003 0307 	and.w	r3, r3, #7
 8005540:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	695b      	ldr	r3, [r3, #20]
 8005546:	019a      	lsls	r2, r3, #6
 8005548:	693b      	ldr	r3, [r7, #16]
 800554a:	041b      	lsls	r3, r3, #16
 800554c:	431a      	orrs	r2, r3
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	699b      	ldr	r3, [r3, #24]
 8005552:	061b      	lsls	r3, r3, #24
 8005554:	431a      	orrs	r2, r3
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	071b      	lsls	r3, r3, #28
 800555a:	4944      	ldr	r1, [pc, #272]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800555c:	4313      	orrs	r3, r2
 800555e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005562:	4b42      	ldr	r3, [pc, #264]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005564:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005568:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005570:	3b01      	subs	r3, #1
 8005572:	021b      	lsls	r3, r3, #8
 8005574:	493d      	ldr	r1, [pc, #244]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005576:	4313      	orrs	r3, r2
 8005578:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005584:	2b00      	cmp	r3, #0
 8005586:	d022      	beq.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800558c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005590:	d11d      	bne.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005592:	4b36      	ldr	r3, [pc, #216]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005594:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005598:	0e1b      	lsrs	r3, r3, #24
 800559a:	f003 030f 	and.w	r3, r3, #15
 800559e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80055a0:	4b32      	ldr	r3, [pc, #200]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055a6:	0f1b      	lsrs	r3, r3, #28
 80055a8:	f003 0307 	and.w	r3, r3, #7
 80055ac:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	695b      	ldr	r3, [r3, #20]
 80055b2:	019a      	lsls	r2, r3, #6
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a1b      	ldr	r3, [r3, #32]
 80055b8:	041b      	lsls	r3, r3, #16
 80055ba:	431a      	orrs	r2, r3
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	061b      	lsls	r3, r3, #24
 80055c0:	431a      	orrs	r2, r3
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	071b      	lsls	r3, r3, #28
 80055c6:	4929      	ldr	r1, [pc, #164]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055c8:	4313      	orrs	r3, r2
 80055ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f003 0308 	and.w	r3, r3, #8
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d028      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80055da:	4b24      	ldr	r3, [pc, #144]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055e0:	0e1b      	lsrs	r3, r3, #24
 80055e2:	f003 030f 	and.w	r3, r3, #15
 80055e6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80055e8:	4b20      	ldr	r3, [pc, #128]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055ee:	0c1b      	lsrs	r3, r3, #16
 80055f0:	f003 0303 	and.w	r3, r3, #3
 80055f4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	695b      	ldr	r3, [r3, #20]
 80055fa:	019a      	lsls	r2, r3, #6
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	041b      	lsls	r3, r3, #16
 8005600:	431a      	orrs	r2, r3
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	061b      	lsls	r3, r3, #24
 8005606:	431a      	orrs	r2, r3
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	69db      	ldr	r3, [r3, #28]
 800560c:	071b      	lsls	r3, r3, #28
 800560e:	4917      	ldr	r1, [pc, #92]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005610:	4313      	orrs	r3, r2
 8005612:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005616:	4b15      	ldr	r3, [pc, #84]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005618:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800561c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005624:	4911      	ldr	r1, [pc, #68]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005626:	4313      	orrs	r3, r2
 8005628:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800562c:	4b0f      	ldr	r3, [pc, #60]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a0e      	ldr	r2, [pc, #56]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005632:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005636:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005638:	f7fd fd58 	bl	80030ec <HAL_GetTick>
 800563c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800563e:	e008      	b.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005640:	f7fd fd54 	bl	80030ec <HAL_GetTick>
 8005644:	4602      	mov	r2, r0
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	1ad3      	subs	r3, r2, r3
 800564a:	2b64      	cmp	r3, #100	; 0x64
 800564c:	d901      	bls.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800564e:	2303      	movs	r3, #3
 8005650:	e007      	b.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005652:	4b06      	ldr	r3, [pc, #24]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800565a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800565e:	d1ef      	bne.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005660:	2300      	movs	r3, #0
}
 8005662:	4618      	mov	r0, r3
 8005664:	3720      	adds	r7, #32
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}
 800566a:	bf00      	nop
 800566c:	40023800 	.word	0x40023800

08005670 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b082      	sub	sp, #8
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d101      	bne.n	8005682 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e049      	b.n	8005716 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005688:	b2db      	uxtb	r3, r3
 800568a:	2b00      	cmp	r3, #0
 800568c:	d106      	bne.n	800569c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f7fd fa8e 	bl	8002bb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2202      	movs	r2, #2
 80056a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	3304      	adds	r3, #4
 80056ac:	4619      	mov	r1, r3
 80056ae:	4610      	mov	r0, r2
 80056b0:	f000 fdaa 	bl	8006208 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2201      	movs	r2, #1
 80056b8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005714:	2300      	movs	r3, #0
}
 8005716:	4618      	mov	r0, r3
 8005718:	3708      	adds	r7, #8
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
	...

08005720 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005720:	b480      	push	{r7}
 8005722:	b085      	sub	sp, #20
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800572e:	b2db      	uxtb	r3, r3
 8005730:	2b01      	cmp	r3, #1
 8005732:	d001      	beq.n	8005738 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	e054      	b.n	80057e2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2202      	movs	r2, #2
 800573c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	68da      	ldr	r2, [r3, #12]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f042 0201 	orr.w	r2, r2, #1
 800574e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a26      	ldr	r2, [pc, #152]	; (80057f0 <HAL_TIM_Base_Start_IT+0xd0>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d022      	beq.n	80057a0 <HAL_TIM_Base_Start_IT+0x80>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005762:	d01d      	beq.n	80057a0 <HAL_TIM_Base_Start_IT+0x80>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a22      	ldr	r2, [pc, #136]	; (80057f4 <HAL_TIM_Base_Start_IT+0xd4>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d018      	beq.n	80057a0 <HAL_TIM_Base_Start_IT+0x80>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a21      	ldr	r2, [pc, #132]	; (80057f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d013      	beq.n	80057a0 <HAL_TIM_Base_Start_IT+0x80>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a1f      	ldr	r2, [pc, #124]	; (80057fc <HAL_TIM_Base_Start_IT+0xdc>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d00e      	beq.n	80057a0 <HAL_TIM_Base_Start_IT+0x80>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a1e      	ldr	r2, [pc, #120]	; (8005800 <HAL_TIM_Base_Start_IT+0xe0>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d009      	beq.n	80057a0 <HAL_TIM_Base_Start_IT+0x80>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a1c      	ldr	r2, [pc, #112]	; (8005804 <HAL_TIM_Base_Start_IT+0xe4>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d004      	beq.n	80057a0 <HAL_TIM_Base_Start_IT+0x80>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a1b      	ldr	r2, [pc, #108]	; (8005808 <HAL_TIM_Base_Start_IT+0xe8>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d115      	bne.n	80057cc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	689a      	ldr	r2, [r3, #8]
 80057a6:	4b19      	ldr	r3, [pc, #100]	; (800580c <HAL_TIM_Base_Start_IT+0xec>)
 80057a8:	4013      	ands	r3, r2
 80057aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2b06      	cmp	r3, #6
 80057b0:	d015      	beq.n	80057de <HAL_TIM_Base_Start_IT+0xbe>
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057b8:	d011      	beq.n	80057de <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f042 0201 	orr.w	r2, r2, #1
 80057c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057ca:	e008      	b.n	80057de <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f042 0201 	orr.w	r2, r2, #1
 80057da:	601a      	str	r2, [r3, #0]
 80057dc:	e000      	b.n	80057e0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057de:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3714      	adds	r7, #20
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop
 80057f0:	40010000 	.word	0x40010000
 80057f4:	40000400 	.word	0x40000400
 80057f8:	40000800 	.word	0x40000800
 80057fc:	40000c00 	.word	0x40000c00
 8005800:	40010400 	.word	0x40010400
 8005804:	40014000 	.word	0x40014000
 8005808:	40001800 	.word	0x40001800
 800580c:	00010007 	.word	0x00010007

08005810 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005810:	b480      	push	{r7}
 8005812:	b083      	sub	sp, #12
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	68da      	ldr	r2, [r3, #12]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f022 0201 	bic.w	r2, r2, #1
 8005826:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	6a1a      	ldr	r2, [r3, #32]
 800582e:	f241 1311 	movw	r3, #4369	; 0x1111
 8005832:	4013      	ands	r3, r2
 8005834:	2b00      	cmp	r3, #0
 8005836:	d10f      	bne.n	8005858 <HAL_TIM_Base_Stop_IT+0x48>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	6a1a      	ldr	r2, [r3, #32]
 800583e:	f240 4344 	movw	r3, #1092	; 0x444
 8005842:	4013      	ands	r3, r2
 8005844:	2b00      	cmp	r3, #0
 8005846:	d107      	bne.n	8005858 <HAL_TIM_Base_Stop_IT+0x48>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f022 0201 	bic.w	r2, r2, #1
 8005856:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005860:	2300      	movs	r3, #0
}
 8005862:	4618      	mov	r0, r3
 8005864:	370c      	adds	r7, #12
 8005866:	46bd      	mov	sp, r7
 8005868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586c:	4770      	bx	lr

0800586e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800586e:	b580      	push	{r7, lr}
 8005870:	b082      	sub	sp, #8
 8005872:	af00      	add	r7, sp, #0
 8005874:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d101      	bne.n	8005880 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800587c:	2301      	movs	r3, #1
 800587e:	e049      	b.n	8005914 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005886:	b2db      	uxtb	r3, r3
 8005888:	2b00      	cmp	r3, #0
 800588a:	d106      	bne.n	800589a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 f841 	bl	800591c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2202      	movs	r2, #2
 800589e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	3304      	adds	r3, #4
 80058aa:	4619      	mov	r1, r3
 80058ac:	4610      	mov	r0, r2
 80058ae:	f000 fcab 	bl	8006208 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2201      	movs	r2, #1
 80058b6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2201      	movs	r2, #1
 80058be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2201      	movs	r2, #1
 80058c6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2201      	movs	r2, #1
 80058ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2201      	movs	r2, #1
 80058d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2201      	movs	r2, #1
 80058de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2201      	movs	r2, #1
 80058e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2201      	movs	r2, #1
 80058ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2201      	movs	r2, #1
 80058f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2201      	movs	r2, #1
 80058fe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2201      	movs	r2, #1
 8005906:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2201      	movs	r2, #1
 800590e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005912:	2300      	movs	r3, #0
}
 8005914:	4618      	mov	r0, r3
 8005916:	3708      	adds	r7, #8
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}

0800591c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005924:	bf00      	nop
 8005926:	370c      	adds	r7, #12
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr

08005930 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
 8005938:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d109      	bne.n	8005954 <HAL_TIM_PWM_Start+0x24>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005946:	b2db      	uxtb	r3, r3
 8005948:	2b01      	cmp	r3, #1
 800594a:	bf14      	ite	ne
 800594c:	2301      	movne	r3, #1
 800594e:	2300      	moveq	r3, #0
 8005950:	b2db      	uxtb	r3, r3
 8005952:	e03c      	b.n	80059ce <HAL_TIM_PWM_Start+0x9e>
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	2b04      	cmp	r3, #4
 8005958:	d109      	bne.n	800596e <HAL_TIM_PWM_Start+0x3e>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005960:	b2db      	uxtb	r3, r3
 8005962:	2b01      	cmp	r3, #1
 8005964:	bf14      	ite	ne
 8005966:	2301      	movne	r3, #1
 8005968:	2300      	moveq	r3, #0
 800596a:	b2db      	uxtb	r3, r3
 800596c:	e02f      	b.n	80059ce <HAL_TIM_PWM_Start+0x9e>
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	2b08      	cmp	r3, #8
 8005972:	d109      	bne.n	8005988 <HAL_TIM_PWM_Start+0x58>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800597a:	b2db      	uxtb	r3, r3
 800597c:	2b01      	cmp	r3, #1
 800597e:	bf14      	ite	ne
 8005980:	2301      	movne	r3, #1
 8005982:	2300      	moveq	r3, #0
 8005984:	b2db      	uxtb	r3, r3
 8005986:	e022      	b.n	80059ce <HAL_TIM_PWM_Start+0x9e>
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	2b0c      	cmp	r3, #12
 800598c:	d109      	bne.n	80059a2 <HAL_TIM_PWM_Start+0x72>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005994:	b2db      	uxtb	r3, r3
 8005996:	2b01      	cmp	r3, #1
 8005998:	bf14      	ite	ne
 800599a:	2301      	movne	r3, #1
 800599c:	2300      	moveq	r3, #0
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	e015      	b.n	80059ce <HAL_TIM_PWM_Start+0x9e>
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	2b10      	cmp	r3, #16
 80059a6:	d109      	bne.n	80059bc <HAL_TIM_PWM_Start+0x8c>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	bf14      	ite	ne
 80059b4:	2301      	movne	r3, #1
 80059b6:	2300      	moveq	r3, #0
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	e008      	b.n	80059ce <HAL_TIM_PWM_Start+0x9e>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	bf14      	ite	ne
 80059c8:	2301      	movne	r3, #1
 80059ca:	2300      	moveq	r3, #0
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d001      	beq.n	80059d6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e092      	b.n	8005afc <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d104      	bne.n	80059e6 <HAL_TIM_PWM_Start+0xb6>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2202      	movs	r2, #2
 80059e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059e4:	e023      	b.n	8005a2e <HAL_TIM_PWM_Start+0xfe>
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	2b04      	cmp	r3, #4
 80059ea:	d104      	bne.n	80059f6 <HAL_TIM_PWM_Start+0xc6>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2202      	movs	r2, #2
 80059f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059f4:	e01b      	b.n	8005a2e <HAL_TIM_PWM_Start+0xfe>
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	2b08      	cmp	r3, #8
 80059fa:	d104      	bne.n	8005a06 <HAL_TIM_PWM_Start+0xd6>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2202      	movs	r2, #2
 8005a00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a04:	e013      	b.n	8005a2e <HAL_TIM_PWM_Start+0xfe>
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	2b0c      	cmp	r3, #12
 8005a0a:	d104      	bne.n	8005a16 <HAL_TIM_PWM_Start+0xe6>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2202      	movs	r2, #2
 8005a10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005a14:	e00b      	b.n	8005a2e <HAL_TIM_PWM_Start+0xfe>
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	2b10      	cmp	r3, #16
 8005a1a:	d104      	bne.n	8005a26 <HAL_TIM_PWM_Start+0xf6>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2202      	movs	r2, #2
 8005a20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a24:	e003      	b.n	8005a2e <HAL_TIM_PWM_Start+0xfe>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2202      	movs	r2, #2
 8005a2a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	2201      	movs	r2, #1
 8005a34:	6839      	ldr	r1, [r7, #0]
 8005a36:	4618      	mov	r0, r3
 8005a38:	f001 f812 	bl	8006a60 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a30      	ldr	r2, [pc, #192]	; (8005b04 <HAL_TIM_PWM_Start+0x1d4>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d004      	beq.n	8005a50 <HAL_TIM_PWM_Start+0x120>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a2f      	ldr	r2, [pc, #188]	; (8005b08 <HAL_TIM_PWM_Start+0x1d8>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d101      	bne.n	8005a54 <HAL_TIM_PWM_Start+0x124>
 8005a50:	2301      	movs	r3, #1
 8005a52:	e000      	b.n	8005a56 <HAL_TIM_PWM_Start+0x126>
 8005a54:	2300      	movs	r3, #0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d007      	beq.n	8005a6a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a68:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a25      	ldr	r2, [pc, #148]	; (8005b04 <HAL_TIM_PWM_Start+0x1d4>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d022      	beq.n	8005aba <HAL_TIM_PWM_Start+0x18a>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a7c:	d01d      	beq.n	8005aba <HAL_TIM_PWM_Start+0x18a>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a22      	ldr	r2, [pc, #136]	; (8005b0c <HAL_TIM_PWM_Start+0x1dc>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d018      	beq.n	8005aba <HAL_TIM_PWM_Start+0x18a>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a20      	ldr	r2, [pc, #128]	; (8005b10 <HAL_TIM_PWM_Start+0x1e0>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d013      	beq.n	8005aba <HAL_TIM_PWM_Start+0x18a>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a1f      	ldr	r2, [pc, #124]	; (8005b14 <HAL_TIM_PWM_Start+0x1e4>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d00e      	beq.n	8005aba <HAL_TIM_PWM_Start+0x18a>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a19      	ldr	r2, [pc, #100]	; (8005b08 <HAL_TIM_PWM_Start+0x1d8>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d009      	beq.n	8005aba <HAL_TIM_PWM_Start+0x18a>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a1b      	ldr	r2, [pc, #108]	; (8005b18 <HAL_TIM_PWM_Start+0x1e8>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d004      	beq.n	8005aba <HAL_TIM_PWM_Start+0x18a>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a19      	ldr	r2, [pc, #100]	; (8005b1c <HAL_TIM_PWM_Start+0x1ec>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d115      	bne.n	8005ae6 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	689a      	ldr	r2, [r3, #8]
 8005ac0:	4b17      	ldr	r3, [pc, #92]	; (8005b20 <HAL_TIM_PWM_Start+0x1f0>)
 8005ac2:	4013      	ands	r3, r2
 8005ac4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2b06      	cmp	r3, #6
 8005aca:	d015      	beq.n	8005af8 <HAL_TIM_PWM_Start+0x1c8>
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ad2:	d011      	beq.n	8005af8 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f042 0201 	orr.w	r2, r2, #1
 8005ae2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ae4:	e008      	b.n	8005af8 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f042 0201 	orr.w	r2, r2, #1
 8005af4:	601a      	str	r2, [r3, #0]
 8005af6:	e000      	b.n	8005afa <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005af8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005afa:	2300      	movs	r3, #0
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	3710      	adds	r7, #16
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}
 8005b04:	40010000 	.word	0x40010000
 8005b08:	40010400 	.word	0x40010400
 8005b0c:	40000400 	.word	0x40000400
 8005b10:	40000800 	.word	0x40000800
 8005b14:	40000c00 	.word	0x40000c00
 8005b18:	40014000 	.word	0x40014000
 8005b1c:	40001800 	.word	0x40001800
 8005b20:	00010007 	.word	0x00010007

08005b24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b082      	sub	sp, #8
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	691b      	ldr	r3, [r3, #16]
 8005b32:	f003 0302 	and.w	r3, r3, #2
 8005b36:	2b02      	cmp	r3, #2
 8005b38:	d122      	bne.n	8005b80 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	68db      	ldr	r3, [r3, #12]
 8005b40:	f003 0302 	and.w	r3, r3, #2
 8005b44:	2b02      	cmp	r3, #2
 8005b46:	d11b      	bne.n	8005b80 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f06f 0202 	mvn.w	r2, #2
 8005b50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2201      	movs	r2, #1
 8005b56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	699b      	ldr	r3, [r3, #24]
 8005b5e:	f003 0303 	and.w	r3, r3, #3
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d003      	beq.n	8005b6e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f000 fb30 	bl	80061cc <HAL_TIM_IC_CaptureCallback>
 8005b6c:	e005      	b.n	8005b7a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f000 fb22 	bl	80061b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f000 fb33 	bl	80061e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	691b      	ldr	r3, [r3, #16]
 8005b86:	f003 0304 	and.w	r3, r3, #4
 8005b8a:	2b04      	cmp	r3, #4
 8005b8c:	d122      	bne.n	8005bd4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	f003 0304 	and.w	r3, r3, #4
 8005b98:	2b04      	cmp	r3, #4
 8005b9a:	d11b      	bne.n	8005bd4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f06f 0204 	mvn.w	r2, #4
 8005ba4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2202      	movs	r2, #2
 8005baa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	699b      	ldr	r3, [r3, #24]
 8005bb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d003      	beq.n	8005bc2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f000 fb06 	bl	80061cc <HAL_TIM_IC_CaptureCallback>
 8005bc0:	e005      	b.n	8005bce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 faf8 	bl	80061b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f000 fb09 	bl	80061e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	691b      	ldr	r3, [r3, #16]
 8005bda:	f003 0308 	and.w	r3, r3, #8
 8005bde:	2b08      	cmp	r3, #8
 8005be0:	d122      	bne.n	8005c28 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	68db      	ldr	r3, [r3, #12]
 8005be8:	f003 0308 	and.w	r3, r3, #8
 8005bec:	2b08      	cmp	r3, #8
 8005bee:	d11b      	bne.n	8005c28 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f06f 0208 	mvn.w	r2, #8
 8005bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2204      	movs	r2, #4
 8005bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	69db      	ldr	r3, [r3, #28]
 8005c06:	f003 0303 	and.w	r3, r3, #3
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d003      	beq.n	8005c16 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f000 fadc 	bl	80061cc <HAL_TIM_IC_CaptureCallback>
 8005c14:	e005      	b.n	8005c22 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f000 face 	bl	80061b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f000 fadf 	bl	80061e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	691b      	ldr	r3, [r3, #16]
 8005c2e:	f003 0310 	and.w	r3, r3, #16
 8005c32:	2b10      	cmp	r3, #16
 8005c34:	d122      	bne.n	8005c7c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68db      	ldr	r3, [r3, #12]
 8005c3c:	f003 0310 	and.w	r3, r3, #16
 8005c40:	2b10      	cmp	r3, #16
 8005c42:	d11b      	bne.n	8005c7c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f06f 0210 	mvn.w	r2, #16
 8005c4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2208      	movs	r2, #8
 8005c52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	69db      	ldr	r3, [r3, #28]
 8005c5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d003      	beq.n	8005c6a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f000 fab2 	bl	80061cc <HAL_TIM_IC_CaptureCallback>
 8005c68:	e005      	b.n	8005c76 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f000 faa4 	bl	80061b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f000 fab5 	bl	80061e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	f003 0301 	and.w	r3, r3, #1
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d10e      	bne.n	8005ca8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	f003 0301 	and.w	r3, r3, #1
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d107      	bne.n	8005ca8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f06f 0201 	mvn.w	r2, #1
 8005ca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f000 fa7e 	bl	80061a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cb2:	2b80      	cmp	r3, #128	; 0x80
 8005cb4:	d10e      	bne.n	8005cd4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cc0:	2b80      	cmp	r3, #128	; 0x80
 8005cc2:	d107      	bne.n	8005cd4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005ccc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 ff84 	bl	8006bdc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ce2:	d10e      	bne.n	8005d02 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	68db      	ldr	r3, [r3, #12]
 8005cea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cee:	2b80      	cmp	r3, #128	; 0x80
 8005cf0:	d107      	bne.n	8005d02 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005cfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f000 ff77 	bl	8006bf0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	691b      	ldr	r3, [r3, #16]
 8005d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d0c:	2b40      	cmp	r3, #64	; 0x40
 8005d0e:	d10e      	bne.n	8005d2e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68db      	ldr	r3, [r3, #12]
 8005d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d1a:	2b40      	cmp	r3, #64	; 0x40
 8005d1c:	d107      	bne.n	8005d2e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005d26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d28:	6878      	ldr	r0, [r7, #4]
 8005d2a:	f000 fa63 	bl	80061f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	691b      	ldr	r3, [r3, #16]
 8005d34:	f003 0320 	and.w	r3, r3, #32
 8005d38:	2b20      	cmp	r3, #32
 8005d3a:	d10e      	bne.n	8005d5a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	f003 0320 	and.w	r3, r3, #32
 8005d46:	2b20      	cmp	r3, #32
 8005d48:	d107      	bne.n	8005d5a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f06f 0220 	mvn.w	r2, #32
 8005d52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f000 ff37 	bl	8006bc8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d5a:	bf00      	nop
 8005d5c:	3708      	adds	r7, #8
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}
	...

08005d64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b086      	sub	sp, #24
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d70:	2300      	movs	r3, #0
 8005d72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d101      	bne.n	8005d82 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d7e:	2302      	movs	r3, #2
 8005d80:	e0ff      	b.n	8005f82 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2201      	movs	r2, #1
 8005d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2b14      	cmp	r3, #20
 8005d8e:	f200 80f0 	bhi.w	8005f72 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005d92:	a201      	add	r2, pc, #4	; (adr r2, 8005d98 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d98:	08005ded 	.word	0x08005ded
 8005d9c:	08005f73 	.word	0x08005f73
 8005da0:	08005f73 	.word	0x08005f73
 8005da4:	08005f73 	.word	0x08005f73
 8005da8:	08005e2d 	.word	0x08005e2d
 8005dac:	08005f73 	.word	0x08005f73
 8005db0:	08005f73 	.word	0x08005f73
 8005db4:	08005f73 	.word	0x08005f73
 8005db8:	08005e6f 	.word	0x08005e6f
 8005dbc:	08005f73 	.word	0x08005f73
 8005dc0:	08005f73 	.word	0x08005f73
 8005dc4:	08005f73 	.word	0x08005f73
 8005dc8:	08005eaf 	.word	0x08005eaf
 8005dcc:	08005f73 	.word	0x08005f73
 8005dd0:	08005f73 	.word	0x08005f73
 8005dd4:	08005f73 	.word	0x08005f73
 8005dd8:	08005ef1 	.word	0x08005ef1
 8005ddc:	08005f73 	.word	0x08005f73
 8005de0:	08005f73 	.word	0x08005f73
 8005de4:	08005f73 	.word	0x08005f73
 8005de8:	08005f31 	.word	0x08005f31
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68b9      	ldr	r1, [r7, #8]
 8005df2:	4618      	mov	r0, r3
 8005df4:	f000 faa8 	bl	8006348 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	699a      	ldr	r2, [r3, #24]
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f042 0208 	orr.w	r2, r2, #8
 8005e06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	699a      	ldr	r2, [r3, #24]
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f022 0204 	bic.w	r2, r2, #4
 8005e16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	6999      	ldr	r1, [r3, #24]
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	691a      	ldr	r2, [r3, #16]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	430a      	orrs	r2, r1
 8005e28:	619a      	str	r2, [r3, #24]
      break;
 8005e2a:	e0a5      	b.n	8005f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	68b9      	ldr	r1, [r7, #8]
 8005e32:	4618      	mov	r0, r3
 8005e34:	f000 fafa 	bl	800642c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	699a      	ldr	r2, [r3, #24]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	699a      	ldr	r2, [r3, #24]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	6999      	ldr	r1, [r3, #24]
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	021a      	lsls	r2, r3, #8
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	430a      	orrs	r2, r1
 8005e6a:	619a      	str	r2, [r3, #24]
      break;
 8005e6c:	e084      	b.n	8005f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	68b9      	ldr	r1, [r7, #8]
 8005e74:	4618      	mov	r0, r3
 8005e76:	f000 fb51 	bl	800651c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	69da      	ldr	r2, [r3, #28]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f042 0208 	orr.w	r2, r2, #8
 8005e88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	69da      	ldr	r2, [r3, #28]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f022 0204 	bic.w	r2, r2, #4
 8005e98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	69d9      	ldr	r1, [r3, #28]
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	691a      	ldr	r2, [r3, #16]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	430a      	orrs	r2, r1
 8005eaa:	61da      	str	r2, [r3, #28]
      break;
 8005eac:	e064      	b.n	8005f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	68b9      	ldr	r1, [r7, #8]
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f000 fba7 	bl	8006608 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	69da      	ldr	r2, [r3, #28]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ec8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	69da      	ldr	r2, [r3, #28]
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ed8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	69d9      	ldr	r1, [r3, #28]
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	691b      	ldr	r3, [r3, #16]
 8005ee4:	021a      	lsls	r2, r3, #8
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	430a      	orrs	r2, r1
 8005eec:	61da      	str	r2, [r3, #28]
      break;
 8005eee:	e043      	b.n	8005f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68b9      	ldr	r1, [r7, #8]
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f000 fbde 	bl	80066b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f042 0208 	orr.w	r2, r2, #8
 8005f0a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f022 0204 	bic.w	r2, r2, #4
 8005f1a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	691a      	ldr	r2, [r3, #16]
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	430a      	orrs	r2, r1
 8005f2c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005f2e:	e023      	b.n	8005f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68b9      	ldr	r1, [r7, #8]
 8005f36:	4618      	mov	r0, r3
 8005f38:	f000 fc10 	bl	800675c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f4a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f5a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	691b      	ldr	r3, [r3, #16]
 8005f66:	021a      	lsls	r2, r3, #8
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	430a      	orrs	r2, r1
 8005f6e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005f70:	e002      	b.n	8005f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	75fb      	strb	r3, [r7, #23]
      break;
 8005f76:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3718      	adds	r7, #24
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
 8005f8a:	bf00      	nop

08005f8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f96:	2300      	movs	r3, #0
 8005f98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d101      	bne.n	8005fa8 <HAL_TIM_ConfigClockSource+0x1c>
 8005fa4:	2302      	movs	r3, #2
 8005fa6:	e0b4      	b.n	8006112 <HAL_TIM_ConfigClockSource+0x186>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2202      	movs	r2, #2
 8005fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005fc0:	68ba      	ldr	r2, [r7, #8]
 8005fc2:	4b56      	ldr	r3, [pc, #344]	; (800611c <HAL_TIM_ConfigClockSource+0x190>)
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005fce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	68ba      	ldr	r2, [r7, #8]
 8005fd6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fe0:	d03e      	beq.n	8006060 <HAL_TIM_ConfigClockSource+0xd4>
 8005fe2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fe6:	f200 8087 	bhi.w	80060f8 <HAL_TIM_ConfigClockSource+0x16c>
 8005fea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fee:	f000 8086 	beq.w	80060fe <HAL_TIM_ConfigClockSource+0x172>
 8005ff2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ff6:	d87f      	bhi.n	80060f8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ff8:	2b70      	cmp	r3, #112	; 0x70
 8005ffa:	d01a      	beq.n	8006032 <HAL_TIM_ConfigClockSource+0xa6>
 8005ffc:	2b70      	cmp	r3, #112	; 0x70
 8005ffe:	d87b      	bhi.n	80060f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006000:	2b60      	cmp	r3, #96	; 0x60
 8006002:	d050      	beq.n	80060a6 <HAL_TIM_ConfigClockSource+0x11a>
 8006004:	2b60      	cmp	r3, #96	; 0x60
 8006006:	d877      	bhi.n	80060f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006008:	2b50      	cmp	r3, #80	; 0x50
 800600a:	d03c      	beq.n	8006086 <HAL_TIM_ConfigClockSource+0xfa>
 800600c:	2b50      	cmp	r3, #80	; 0x50
 800600e:	d873      	bhi.n	80060f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006010:	2b40      	cmp	r3, #64	; 0x40
 8006012:	d058      	beq.n	80060c6 <HAL_TIM_ConfigClockSource+0x13a>
 8006014:	2b40      	cmp	r3, #64	; 0x40
 8006016:	d86f      	bhi.n	80060f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006018:	2b30      	cmp	r3, #48	; 0x30
 800601a:	d064      	beq.n	80060e6 <HAL_TIM_ConfigClockSource+0x15a>
 800601c:	2b30      	cmp	r3, #48	; 0x30
 800601e:	d86b      	bhi.n	80060f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006020:	2b20      	cmp	r3, #32
 8006022:	d060      	beq.n	80060e6 <HAL_TIM_ConfigClockSource+0x15a>
 8006024:	2b20      	cmp	r3, #32
 8006026:	d867      	bhi.n	80060f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006028:	2b00      	cmp	r3, #0
 800602a:	d05c      	beq.n	80060e6 <HAL_TIM_ConfigClockSource+0x15a>
 800602c:	2b10      	cmp	r3, #16
 800602e:	d05a      	beq.n	80060e6 <HAL_TIM_ConfigClockSource+0x15a>
 8006030:	e062      	b.n	80060f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6818      	ldr	r0, [r3, #0]
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	6899      	ldr	r1, [r3, #8]
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	685a      	ldr	r2, [r3, #4]
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	68db      	ldr	r3, [r3, #12]
 8006042:	f000 fced 	bl	8006a20 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006054:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	68ba      	ldr	r2, [r7, #8]
 800605c:	609a      	str	r2, [r3, #8]
      break;
 800605e:	e04f      	b.n	8006100 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6818      	ldr	r0, [r3, #0]
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	6899      	ldr	r1, [r3, #8]
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	685a      	ldr	r2, [r3, #4]
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	f000 fcd6 	bl	8006a20 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	689a      	ldr	r2, [r3, #8]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006082:	609a      	str	r2, [r3, #8]
      break;
 8006084:	e03c      	b.n	8006100 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6818      	ldr	r0, [r3, #0]
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	6859      	ldr	r1, [r3, #4]
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	461a      	mov	r2, r3
 8006094:	f000 fc4a 	bl	800692c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2150      	movs	r1, #80	; 0x50
 800609e:	4618      	mov	r0, r3
 80060a0:	f000 fca3 	bl	80069ea <TIM_ITRx_SetConfig>
      break;
 80060a4:	e02c      	b.n	8006100 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6818      	ldr	r0, [r3, #0]
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	6859      	ldr	r1, [r3, #4]
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	68db      	ldr	r3, [r3, #12]
 80060b2:	461a      	mov	r2, r3
 80060b4:	f000 fc69 	bl	800698a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	2160      	movs	r1, #96	; 0x60
 80060be:	4618      	mov	r0, r3
 80060c0:	f000 fc93 	bl	80069ea <TIM_ITRx_SetConfig>
      break;
 80060c4:	e01c      	b.n	8006100 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6818      	ldr	r0, [r3, #0]
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	6859      	ldr	r1, [r3, #4]
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	461a      	mov	r2, r3
 80060d4:	f000 fc2a 	bl	800692c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2140      	movs	r1, #64	; 0x40
 80060de:	4618      	mov	r0, r3
 80060e0:	f000 fc83 	bl	80069ea <TIM_ITRx_SetConfig>
      break;
 80060e4:	e00c      	b.n	8006100 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4619      	mov	r1, r3
 80060f0:	4610      	mov	r0, r2
 80060f2:	f000 fc7a 	bl	80069ea <TIM_ITRx_SetConfig>
      break;
 80060f6:	e003      	b.n	8006100 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80060f8:	2301      	movs	r3, #1
 80060fa:	73fb      	strb	r3, [r7, #15]
      break;
 80060fc:	e000      	b.n	8006100 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80060fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2201      	movs	r2, #1
 8006104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2200      	movs	r2, #0
 800610c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006110:	7bfb      	ldrb	r3, [r7, #15]
}
 8006112:	4618      	mov	r0, r3
 8006114:	3710      	adds	r7, #16
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	fffeff88 	.word	0xfffeff88

08006120 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b082      	sub	sp, #8
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006130:	2b01      	cmp	r3, #1
 8006132:	d101      	bne.n	8006138 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006134:	2302      	movs	r3, #2
 8006136:	e031      	b.n	800619c <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2202      	movs	r2, #2
 8006144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006148:	6839      	ldr	r1, [r7, #0]
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f000 fb5a 	bl	8006804 <TIM_SlaveTimer_SetConfig>
 8006150:	4603      	mov	r3, r0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d009      	beq.n	800616a <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2201      	movs	r2, #1
 800615a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	e018      	b.n	800619c <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	68da      	ldr	r2, [r3, #12]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006178:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	68da      	ldr	r2, [r3, #12]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006188:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2201      	movs	r2, #1
 800618e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800619a:	2300      	movs	r3, #0
}
 800619c:	4618      	mov	r0, r3
 800619e:	3708      	adds	r7, #8
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}

080061a4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b083      	sub	sp, #12
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80061ac:	bf00      	nop
 80061ae:	370c      	adds	r7, #12
 80061b0:	46bd      	mov	sp, r7
 80061b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b6:	4770      	bx	lr

080061b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b083      	sub	sp, #12
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061c0:	bf00      	nop
 80061c2:	370c      	adds	r7, #12
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr

080061cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b083      	sub	sp, #12
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80061d4:	bf00      	nop
 80061d6:	370c      	adds	r7, #12
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr

080061e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80061e8:	bf00      	nop
 80061ea:	370c      	adds	r7, #12
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr

080061f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b083      	sub	sp, #12
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80061fc:	bf00      	nop
 80061fe:	370c      	adds	r7, #12
 8006200:	46bd      	mov	sp, r7
 8006202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006206:	4770      	bx	lr

08006208 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006208:	b480      	push	{r7}
 800620a:	b085      	sub	sp, #20
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
 8006210:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4a40      	ldr	r2, [pc, #256]	; (800631c <TIM_Base_SetConfig+0x114>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d013      	beq.n	8006248 <TIM_Base_SetConfig+0x40>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006226:	d00f      	beq.n	8006248 <TIM_Base_SetConfig+0x40>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4a3d      	ldr	r2, [pc, #244]	; (8006320 <TIM_Base_SetConfig+0x118>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d00b      	beq.n	8006248 <TIM_Base_SetConfig+0x40>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	4a3c      	ldr	r2, [pc, #240]	; (8006324 <TIM_Base_SetConfig+0x11c>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d007      	beq.n	8006248 <TIM_Base_SetConfig+0x40>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	4a3b      	ldr	r2, [pc, #236]	; (8006328 <TIM_Base_SetConfig+0x120>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d003      	beq.n	8006248 <TIM_Base_SetConfig+0x40>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4a3a      	ldr	r2, [pc, #232]	; (800632c <TIM_Base_SetConfig+0x124>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d108      	bne.n	800625a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800624e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	68fa      	ldr	r2, [r7, #12]
 8006256:	4313      	orrs	r3, r2
 8006258:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	4a2f      	ldr	r2, [pc, #188]	; (800631c <TIM_Base_SetConfig+0x114>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d02b      	beq.n	80062ba <TIM_Base_SetConfig+0xb2>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006268:	d027      	beq.n	80062ba <TIM_Base_SetConfig+0xb2>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a2c      	ldr	r2, [pc, #176]	; (8006320 <TIM_Base_SetConfig+0x118>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d023      	beq.n	80062ba <TIM_Base_SetConfig+0xb2>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4a2b      	ldr	r2, [pc, #172]	; (8006324 <TIM_Base_SetConfig+0x11c>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d01f      	beq.n	80062ba <TIM_Base_SetConfig+0xb2>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a2a      	ldr	r2, [pc, #168]	; (8006328 <TIM_Base_SetConfig+0x120>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d01b      	beq.n	80062ba <TIM_Base_SetConfig+0xb2>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a29      	ldr	r2, [pc, #164]	; (800632c <TIM_Base_SetConfig+0x124>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d017      	beq.n	80062ba <TIM_Base_SetConfig+0xb2>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a28      	ldr	r2, [pc, #160]	; (8006330 <TIM_Base_SetConfig+0x128>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d013      	beq.n	80062ba <TIM_Base_SetConfig+0xb2>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a27      	ldr	r2, [pc, #156]	; (8006334 <TIM_Base_SetConfig+0x12c>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d00f      	beq.n	80062ba <TIM_Base_SetConfig+0xb2>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a26      	ldr	r2, [pc, #152]	; (8006338 <TIM_Base_SetConfig+0x130>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d00b      	beq.n	80062ba <TIM_Base_SetConfig+0xb2>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a25      	ldr	r2, [pc, #148]	; (800633c <TIM_Base_SetConfig+0x134>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d007      	beq.n	80062ba <TIM_Base_SetConfig+0xb2>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a24      	ldr	r2, [pc, #144]	; (8006340 <TIM_Base_SetConfig+0x138>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d003      	beq.n	80062ba <TIM_Base_SetConfig+0xb2>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	4a23      	ldr	r2, [pc, #140]	; (8006344 <TIM_Base_SetConfig+0x13c>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d108      	bne.n	80062cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	68db      	ldr	r3, [r3, #12]
 80062c6:	68fa      	ldr	r2, [r7, #12]
 80062c8:	4313      	orrs	r3, r2
 80062ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	695b      	ldr	r3, [r3, #20]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	68fa      	ldr	r2, [r7, #12]
 80062de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	689a      	ldr	r2, [r3, #8]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	4a0a      	ldr	r2, [pc, #40]	; (800631c <TIM_Base_SetConfig+0x114>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d003      	beq.n	8006300 <TIM_Base_SetConfig+0xf8>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	4a0c      	ldr	r2, [pc, #48]	; (800632c <TIM_Base_SetConfig+0x124>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d103      	bne.n	8006308 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	691a      	ldr	r2, [r3, #16]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	615a      	str	r2, [r3, #20]
}
 800630e:	bf00      	nop
 8006310:	3714      	adds	r7, #20
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr
 800631a:	bf00      	nop
 800631c:	40010000 	.word	0x40010000
 8006320:	40000400 	.word	0x40000400
 8006324:	40000800 	.word	0x40000800
 8006328:	40000c00 	.word	0x40000c00
 800632c:	40010400 	.word	0x40010400
 8006330:	40014000 	.word	0x40014000
 8006334:	40014400 	.word	0x40014400
 8006338:	40014800 	.word	0x40014800
 800633c:	40001800 	.word	0x40001800
 8006340:	40001c00 	.word	0x40001c00
 8006344:	40002000 	.word	0x40002000

08006348 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006348:	b480      	push	{r7}
 800634a:	b087      	sub	sp, #28
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
 8006350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6a1b      	ldr	r3, [r3, #32]
 8006356:	f023 0201 	bic.w	r2, r3, #1
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a1b      	ldr	r3, [r3, #32]
 8006362:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	699b      	ldr	r3, [r3, #24]
 800636e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006370:	68fa      	ldr	r2, [r7, #12]
 8006372:	4b2b      	ldr	r3, [pc, #172]	; (8006420 <TIM_OC1_SetConfig+0xd8>)
 8006374:	4013      	ands	r3, r2
 8006376:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f023 0303 	bic.w	r3, r3, #3
 800637e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	68fa      	ldr	r2, [r7, #12]
 8006386:	4313      	orrs	r3, r2
 8006388:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	f023 0302 	bic.w	r3, r3, #2
 8006390:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	697a      	ldr	r2, [r7, #20]
 8006398:	4313      	orrs	r3, r2
 800639a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	4a21      	ldr	r2, [pc, #132]	; (8006424 <TIM_OC1_SetConfig+0xdc>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d003      	beq.n	80063ac <TIM_OC1_SetConfig+0x64>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	4a20      	ldr	r2, [pc, #128]	; (8006428 <TIM_OC1_SetConfig+0xe0>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d10c      	bne.n	80063c6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	f023 0308 	bic.w	r3, r3, #8
 80063b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	697a      	ldr	r2, [r7, #20]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	f023 0304 	bic.w	r3, r3, #4
 80063c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	4a16      	ldr	r2, [pc, #88]	; (8006424 <TIM_OC1_SetConfig+0xdc>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d003      	beq.n	80063d6 <TIM_OC1_SetConfig+0x8e>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	4a15      	ldr	r2, [pc, #84]	; (8006428 <TIM_OC1_SetConfig+0xe0>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d111      	bne.n	80063fa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80063d6:	693b      	ldr	r3, [r7, #16]
 80063d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80063dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80063e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	695b      	ldr	r3, [r3, #20]
 80063ea:	693a      	ldr	r2, [r7, #16]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	699b      	ldr	r3, [r3, #24]
 80063f4:	693a      	ldr	r2, [r7, #16]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	693a      	ldr	r2, [r7, #16]
 80063fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	68fa      	ldr	r2, [r7, #12]
 8006404:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	685a      	ldr	r2, [r3, #4]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	697a      	ldr	r2, [r7, #20]
 8006412:	621a      	str	r2, [r3, #32]
}
 8006414:	bf00      	nop
 8006416:	371c      	adds	r7, #28
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr
 8006420:	fffeff8f 	.word	0xfffeff8f
 8006424:	40010000 	.word	0x40010000
 8006428:	40010400 	.word	0x40010400

0800642c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800642c:	b480      	push	{r7}
 800642e:	b087      	sub	sp, #28
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
 8006434:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6a1b      	ldr	r3, [r3, #32]
 800643a:	f023 0210 	bic.w	r2, r3, #16
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6a1b      	ldr	r3, [r3, #32]
 8006446:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	699b      	ldr	r3, [r3, #24]
 8006452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006454:	68fa      	ldr	r2, [r7, #12]
 8006456:	4b2e      	ldr	r3, [pc, #184]	; (8006510 <TIM_OC2_SetConfig+0xe4>)
 8006458:	4013      	ands	r3, r2
 800645a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006462:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	021b      	lsls	r3, r3, #8
 800646a:	68fa      	ldr	r2, [r7, #12]
 800646c:	4313      	orrs	r3, r2
 800646e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	f023 0320 	bic.w	r3, r3, #32
 8006476:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	011b      	lsls	r3, r3, #4
 800647e:	697a      	ldr	r2, [r7, #20]
 8006480:	4313      	orrs	r3, r2
 8006482:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	4a23      	ldr	r2, [pc, #140]	; (8006514 <TIM_OC2_SetConfig+0xe8>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d003      	beq.n	8006494 <TIM_OC2_SetConfig+0x68>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	4a22      	ldr	r2, [pc, #136]	; (8006518 <TIM_OC2_SetConfig+0xec>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d10d      	bne.n	80064b0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800649a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	68db      	ldr	r3, [r3, #12]
 80064a0:	011b      	lsls	r3, r3, #4
 80064a2:	697a      	ldr	r2, [r7, #20]
 80064a4:	4313      	orrs	r3, r2
 80064a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064ae:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	4a18      	ldr	r2, [pc, #96]	; (8006514 <TIM_OC2_SetConfig+0xe8>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d003      	beq.n	80064c0 <TIM_OC2_SetConfig+0x94>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a17      	ldr	r2, [pc, #92]	; (8006518 <TIM_OC2_SetConfig+0xec>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d113      	bne.n	80064e8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80064c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80064ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	695b      	ldr	r3, [r3, #20]
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	693a      	ldr	r2, [r7, #16]
 80064d8:	4313      	orrs	r3, r2
 80064da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	699b      	ldr	r3, [r3, #24]
 80064e0:	009b      	lsls	r3, r3, #2
 80064e2:	693a      	ldr	r2, [r7, #16]
 80064e4:	4313      	orrs	r3, r2
 80064e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	693a      	ldr	r2, [r7, #16]
 80064ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	68fa      	ldr	r2, [r7, #12]
 80064f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	685a      	ldr	r2, [r3, #4]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	697a      	ldr	r2, [r7, #20]
 8006500:	621a      	str	r2, [r3, #32]
}
 8006502:	bf00      	nop
 8006504:	371c      	adds	r7, #28
 8006506:	46bd      	mov	sp, r7
 8006508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650c:	4770      	bx	lr
 800650e:	bf00      	nop
 8006510:	feff8fff 	.word	0xfeff8fff
 8006514:	40010000 	.word	0x40010000
 8006518:	40010400 	.word	0x40010400

0800651c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800651c:	b480      	push	{r7}
 800651e:	b087      	sub	sp, #28
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a1b      	ldr	r3, [r3, #32]
 800652a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a1b      	ldr	r3, [r3, #32]
 8006536:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	69db      	ldr	r3, [r3, #28]
 8006542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006544:	68fa      	ldr	r2, [r7, #12]
 8006546:	4b2d      	ldr	r3, [pc, #180]	; (80065fc <TIM_OC3_SetConfig+0xe0>)
 8006548:	4013      	ands	r3, r2
 800654a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f023 0303 	bic.w	r3, r3, #3
 8006552:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	68fa      	ldr	r2, [r7, #12]
 800655a:	4313      	orrs	r3, r2
 800655c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006564:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	021b      	lsls	r3, r3, #8
 800656c:	697a      	ldr	r2, [r7, #20]
 800656e:	4313      	orrs	r3, r2
 8006570:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4a22      	ldr	r2, [pc, #136]	; (8006600 <TIM_OC3_SetConfig+0xe4>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d003      	beq.n	8006582 <TIM_OC3_SetConfig+0x66>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a21      	ldr	r2, [pc, #132]	; (8006604 <TIM_OC3_SetConfig+0xe8>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d10d      	bne.n	800659e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006588:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	68db      	ldr	r3, [r3, #12]
 800658e:	021b      	lsls	r3, r3, #8
 8006590:	697a      	ldr	r2, [r7, #20]
 8006592:	4313      	orrs	r3, r2
 8006594:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006596:	697b      	ldr	r3, [r7, #20]
 8006598:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800659c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	4a17      	ldr	r2, [pc, #92]	; (8006600 <TIM_OC3_SetConfig+0xe4>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d003      	beq.n	80065ae <TIM_OC3_SetConfig+0x92>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	4a16      	ldr	r2, [pc, #88]	; (8006604 <TIM_OC3_SetConfig+0xe8>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d113      	bne.n	80065d6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80065b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80065bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	695b      	ldr	r3, [r3, #20]
 80065c2:	011b      	lsls	r3, r3, #4
 80065c4:	693a      	ldr	r2, [r7, #16]
 80065c6:	4313      	orrs	r3, r2
 80065c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	699b      	ldr	r3, [r3, #24]
 80065ce:	011b      	lsls	r3, r3, #4
 80065d0:	693a      	ldr	r2, [r7, #16]
 80065d2:	4313      	orrs	r3, r2
 80065d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	693a      	ldr	r2, [r7, #16]
 80065da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	68fa      	ldr	r2, [r7, #12]
 80065e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	685a      	ldr	r2, [r3, #4]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	697a      	ldr	r2, [r7, #20]
 80065ee:	621a      	str	r2, [r3, #32]
}
 80065f0:	bf00      	nop
 80065f2:	371c      	adds	r7, #28
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr
 80065fc:	fffeff8f 	.word	0xfffeff8f
 8006600:	40010000 	.word	0x40010000
 8006604:	40010400 	.word	0x40010400

08006608 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006608:	b480      	push	{r7}
 800660a:	b087      	sub	sp, #28
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6a1b      	ldr	r3, [r3, #32]
 8006616:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a1b      	ldr	r3, [r3, #32]
 8006622:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	69db      	ldr	r3, [r3, #28]
 800662e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006630:	68fa      	ldr	r2, [r7, #12]
 8006632:	4b1e      	ldr	r3, [pc, #120]	; (80066ac <TIM_OC4_SetConfig+0xa4>)
 8006634:	4013      	ands	r3, r2
 8006636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800663e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	021b      	lsls	r3, r3, #8
 8006646:	68fa      	ldr	r2, [r7, #12]
 8006648:	4313      	orrs	r3, r2
 800664a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800664c:	693b      	ldr	r3, [r7, #16]
 800664e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006652:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	031b      	lsls	r3, r3, #12
 800665a:	693a      	ldr	r2, [r7, #16]
 800665c:	4313      	orrs	r3, r2
 800665e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	4a13      	ldr	r2, [pc, #76]	; (80066b0 <TIM_OC4_SetConfig+0xa8>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d003      	beq.n	8006670 <TIM_OC4_SetConfig+0x68>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	4a12      	ldr	r2, [pc, #72]	; (80066b4 <TIM_OC4_SetConfig+0xac>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d109      	bne.n	8006684 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006676:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	695b      	ldr	r3, [r3, #20]
 800667c:	019b      	lsls	r3, r3, #6
 800667e:	697a      	ldr	r2, [r7, #20]
 8006680:	4313      	orrs	r3, r2
 8006682:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	697a      	ldr	r2, [r7, #20]
 8006688:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	68fa      	ldr	r2, [r7, #12]
 800668e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	685a      	ldr	r2, [r3, #4]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	693a      	ldr	r2, [r7, #16]
 800669c:	621a      	str	r2, [r3, #32]
}
 800669e:	bf00      	nop
 80066a0:	371c      	adds	r7, #28
 80066a2:	46bd      	mov	sp, r7
 80066a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a8:	4770      	bx	lr
 80066aa:	bf00      	nop
 80066ac:	feff8fff 	.word	0xfeff8fff
 80066b0:	40010000 	.word	0x40010000
 80066b4:	40010400 	.word	0x40010400

080066b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b087      	sub	sp, #28
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6a1b      	ldr	r3, [r3, #32]
 80066c6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6a1b      	ldr	r3, [r3, #32]
 80066d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80066e0:	68fa      	ldr	r2, [r7, #12]
 80066e2:	4b1b      	ldr	r3, [pc, #108]	; (8006750 <TIM_OC5_SetConfig+0x98>)
 80066e4:	4013      	ands	r3, r2
 80066e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	68fa      	ldr	r2, [r7, #12]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80066f8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	689b      	ldr	r3, [r3, #8]
 80066fe:	041b      	lsls	r3, r3, #16
 8006700:	693a      	ldr	r2, [r7, #16]
 8006702:	4313      	orrs	r3, r2
 8006704:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	4a12      	ldr	r2, [pc, #72]	; (8006754 <TIM_OC5_SetConfig+0x9c>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d003      	beq.n	8006716 <TIM_OC5_SetConfig+0x5e>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	4a11      	ldr	r2, [pc, #68]	; (8006758 <TIM_OC5_SetConfig+0xa0>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d109      	bne.n	800672a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800671c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	695b      	ldr	r3, [r3, #20]
 8006722:	021b      	lsls	r3, r3, #8
 8006724:	697a      	ldr	r2, [r7, #20]
 8006726:	4313      	orrs	r3, r2
 8006728:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	697a      	ldr	r2, [r7, #20]
 800672e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	68fa      	ldr	r2, [r7, #12]
 8006734:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	685a      	ldr	r2, [r3, #4]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	693a      	ldr	r2, [r7, #16]
 8006742:	621a      	str	r2, [r3, #32]
}
 8006744:	bf00      	nop
 8006746:	371c      	adds	r7, #28
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr
 8006750:	fffeff8f 	.word	0xfffeff8f
 8006754:	40010000 	.word	0x40010000
 8006758:	40010400 	.word	0x40010400

0800675c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800675c:	b480      	push	{r7}
 800675e:	b087      	sub	sp, #28
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
 8006764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6a1b      	ldr	r3, [r3, #32]
 800676a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6a1b      	ldr	r3, [r3, #32]
 8006776:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006784:	68fa      	ldr	r2, [r7, #12]
 8006786:	4b1c      	ldr	r3, [pc, #112]	; (80067f8 <TIM_OC6_SetConfig+0x9c>)
 8006788:	4013      	ands	r3, r2
 800678a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	021b      	lsls	r3, r3, #8
 8006792:	68fa      	ldr	r2, [r7, #12]
 8006794:	4313      	orrs	r3, r2
 8006796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800679e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	051b      	lsls	r3, r3, #20
 80067a6:	693a      	ldr	r2, [r7, #16]
 80067a8:	4313      	orrs	r3, r2
 80067aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	4a13      	ldr	r2, [pc, #76]	; (80067fc <TIM_OC6_SetConfig+0xa0>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d003      	beq.n	80067bc <TIM_OC6_SetConfig+0x60>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	4a12      	ldr	r2, [pc, #72]	; (8006800 <TIM_OC6_SetConfig+0xa4>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d109      	bne.n	80067d0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80067c2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	695b      	ldr	r3, [r3, #20]
 80067c8:	029b      	lsls	r3, r3, #10
 80067ca:	697a      	ldr	r2, [r7, #20]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	697a      	ldr	r2, [r7, #20]
 80067d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	68fa      	ldr	r2, [r7, #12]
 80067da:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	685a      	ldr	r2, [r3, #4]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	693a      	ldr	r2, [r7, #16]
 80067e8:	621a      	str	r2, [r3, #32]
}
 80067ea:	bf00      	nop
 80067ec:	371c      	adds	r7, #28
 80067ee:	46bd      	mov	sp, r7
 80067f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f4:	4770      	bx	lr
 80067f6:	bf00      	nop
 80067f8:	feff8fff 	.word	0xfeff8fff
 80067fc:	40010000 	.word	0x40010000
 8006800:	40010400 	.word	0x40010400

08006804 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b086      	sub	sp, #24
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800680e:	2300      	movs	r3, #0
 8006810:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006820:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	693a      	ldr	r2, [r7, #16]
 8006828:	4313      	orrs	r3, r2
 800682a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800682c:	693a      	ldr	r2, [r7, #16]
 800682e:	4b3e      	ldr	r3, [pc, #248]	; (8006928 <TIM_SlaveTimer_SetConfig+0x124>)
 8006830:	4013      	ands	r3, r2
 8006832:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	693a      	ldr	r2, [r7, #16]
 800683a:	4313      	orrs	r3, r2
 800683c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	693a      	ldr	r2, [r7, #16]
 8006844:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	2b70      	cmp	r3, #112	; 0x70
 800684c:	d01a      	beq.n	8006884 <TIM_SlaveTimer_SetConfig+0x80>
 800684e:	2b70      	cmp	r3, #112	; 0x70
 8006850:	d860      	bhi.n	8006914 <TIM_SlaveTimer_SetConfig+0x110>
 8006852:	2b60      	cmp	r3, #96	; 0x60
 8006854:	d054      	beq.n	8006900 <TIM_SlaveTimer_SetConfig+0xfc>
 8006856:	2b60      	cmp	r3, #96	; 0x60
 8006858:	d85c      	bhi.n	8006914 <TIM_SlaveTimer_SetConfig+0x110>
 800685a:	2b50      	cmp	r3, #80	; 0x50
 800685c:	d046      	beq.n	80068ec <TIM_SlaveTimer_SetConfig+0xe8>
 800685e:	2b50      	cmp	r3, #80	; 0x50
 8006860:	d858      	bhi.n	8006914 <TIM_SlaveTimer_SetConfig+0x110>
 8006862:	2b40      	cmp	r3, #64	; 0x40
 8006864:	d019      	beq.n	800689a <TIM_SlaveTimer_SetConfig+0x96>
 8006866:	2b40      	cmp	r3, #64	; 0x40
 8006868:	d854      	bhi.n	8006914 <TIM_SlaveTimer_SetConfig+0x110>
 800686a:	2b30      	cmp	r3, #48	; 0x30
 800686c:	d055      	beq.n	800691a <TIM_SlaveTimer_SetConfig+0x116>
 800686e:	2b30      	cmp	r3, #48	; 0x30
 8006870:	d850      	bhi.n	8006914 <TIM_SlaveTimer_SetConfig+0x110>
 8006872:	2b20      	cmp	r3, #32
 8006874:	d051      	beq.n	800691a <TIM_SlaveTimer_SetConfig+0x116>
 8006876:	2b20      	cmp	r3, #32
 8006878:	d84c      	bhi.n	8006914 <TIM_SlaveTimer_SetConfig+0x110>
 800687a:	2b00      	cmp	r3, #0
 800687c:	d04d      	beq.n	800691a <TIM_SlaveTimer_SetConfig+0x116>
 800687e:	2b10      	cmp	r3, #16
 8006880:	d04b      	beq.n	800691a <TIM_SlaveTimer_SetConfig+0x116>
 8006882:	e047      	b.n	8006914 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6818      	ldr	r0, [r3, #0]
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	68d9      	ldr	r1, [r3, #12]
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	689a      	ldr	r2, [r3, #8]
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	691b      	ldr	r3, [r3, #16]
 8006894:	f000 f8c4 	bl	8006a20 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8006898:	e040      	b.n	800691c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	2b05      	cmp	r3, #5
 80068a0:	d101      	bne.n	80068a6 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	e03b      	b.n	800691e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	6a1b      	ldr	r3, [r3, #32]
 80068ac:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	6a1a      	ldr	r2, [r3, #32]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f022 0201 	bic.w	r2, r2, #1
 80068bc:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	699b      	ldr	r3, [r3, #24]
 80068c4:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80068cc:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	691b      	ldr	r3, [r3, #16]
 80068d2:	011b      	lsls	r3, r3, #4
 80068d4:	68ba      	ldr	r2, [r7, #8]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	68ba      	ldr	r2, [r7, #8]
 80068e0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	68fa      	ldr	r2, [r7, #12]
 80068e8:	621a      	str	r2, [r3, #32]
      break;
 80068ea:	e017      	b.n	800691c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6818      	ldr	r0, [r3, #0]
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	6899      	ldr	r1, [r3, #8]
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	691b      	ldr	r3, [r3, #16]
 80068f8:	461a      	mov	r2, r3
 80068fa:	f000 f817 	bl	800692c <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80068fe:	e00d      	b.n	800691c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6818      	ldr	r0, [r3, #0]
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	6899      	ldr	r1, [r3, #8]
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	691b      	ldr	r3, [r3, #16]
 800690c:	461a      	mov	r2, r3
 800690e:	f000 f83c 	bl	800698a <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006912:	e003      	b.n	800691c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006914:	2301      	movs	r3, #1
 8006916:	75fb      	strb	r3, [r7, #23]
      break;
 8006918:	e000      	b.n	800691c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800691a:	bf00      	nop
  }

  return status;
 800691c:	7dfb      	ldrb	r3, [r7, #23]
}
 800691e:	4618      	mov	r0, r3
 8006920:	3718      	adds	r7, #24
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop
 8006928:	fffefff8 	.word	0xfffefff8

0800692c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800692c:	b480      	push	{r7}
 800692e:	b087      	sub	sp, #28
 8006930:	af00      	add	r7, sp, #0
 8006932:	60f8      	str	r0, [r7, #12]
 8006934:	60b9      	str	r1, [r7, #8]
 8006936:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	6a1b      	ldr	r3, [r3, #32]
 800693c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	6a1b      	ldr	r3, [r3, #32]
 8006942:	f023 0201 	bic.w	r2, r3, #1
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	699b      	ldr	r3, [r3, #24]
 800694e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006950:	693b      	ldr	r3, [r7, #16]
 8006952:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006956:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	011b      	lsls	r3, r3, #4
 800695c:	693a      	ldr	r2, [r7, #16]
 800695e:	4313      	orrs	r3, r2
 8006960:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	f023 030a 	bic.w	r3, r3, #10
 8006968:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800696a:	697a      	ldr	r2, [r7, #20]
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	4313      	orrs	r3, r2
 8006970:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	693a      	ldr	r2, [r7, #16]
 8006976:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	697a      	ldr	r2, [r7, #20]
 800697c:	621a      	str	r2, [r3, #32]
}
 800697e:	bf00      	nop
 8006980:	371c      	adds	r7, #28
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr

0800698a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800698a:	b480      	push	{r7}
 800698c:	b087      	sub	sp, #28
 800698e:	af00      	add	r7, sp, #0
 8006990:	60f8      	str	r0, [r7, #12]
 8006992:	60b9      	str	r1, [r7, #8]
 8006994:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	6a1b      	ldr	r3, [r3, #32]
 800699a:	f023 0210 	bic.w	r2, r3, #16
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	699b      	ldr	r3, [r3, #24]
 80069a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	6a1b      	ldr	r3, [r3, #32]
 80069ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80069b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	031b      	lsls	r3, r3, #12
 80069ba:	697a      	ldr	r2, [r7, #20]
 80069bc:	4313      	orrs	r3, r2
 80069be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80069c6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	011b      	lsls	r3, r3, #4
 80069cc:	693a      	ldr	r2, [r7, #16]
 80069ce:	4313      	orrs	r3, r2
 80069d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	697a      	ldr	r2, [r7, #20]
 80069d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	693a      	ldr	r2, [r7, #16]
 80069dc:	621a      	str	r2, [r3, #32]
}
 80069de:	bf00      	nop
 80069e0:	371c      	adds	r7, #28
 80069e2:	46bd      	mov	sp, r7
 80069e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e8:	4770      	bx	lr

080069ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80069ea:	b480      	push	{r7}
 80069ec:	b085      	sub	sp, #20
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
 80069f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a00:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a02:	683a      	ldr	r2, [r7, #0]
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	4313      	orrs	r3, r2
 8006a08:	f043 0307 	orr.w	r3, r3, #7
 8006a0c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	68fa      	ldr	r2, [r7, #12]
 8006a12:	609a      	str	r2, [r3, #8]
}
 8006a14:	bf00      	nop
 8006a16:	3714      	adds	r7, #20
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr

08006a20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b087      	sub	sp, #28
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	60f8      	str	r0, [r7, #12]
 8006a28:	60b9      	str	r1, [r7, #8]
 8006a2a:	607a      	str	r2, [r7, #4]
 8006a2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a3a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	021a      	lsls	r2, r3, #8
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	431a      	orrs	r2, r3
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	4313      	orrs	r3, r2
 8006a48:	697a      	ldr	r2, [r7, #20]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	697a      	ldr	r2, [r7, #20]
 8006a52:	609a      	str	r2, [r3, #8]
}
 8006a54:	bf00      	nop
 8006a56:	371c      	adds	r7, #28
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5e:	4770      	bx	lr

08006a60 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b087      	sub	sp, #28
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	60f8      	str	r0, [r7, #12]
 8006a68:	60b9      	str	r1, [r7, #8]
 8006a6a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	f003 031f 	and.w	r3, r3, #31
 8006a72:	2201      	movs	r2, #1
 8006a74:	fa02 f303 	lsl.w	r3, r2, r3
 8006a78:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6a1a      	ldr	r2, [r3, #32]
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	43db      	mvns	r3, r3
 8006a82:	401a      	ands	r2, r3
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6a1a      	ldr	r2, [r3, #32]
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	f003 031f 	and.w	r3, r3, #31
 8006a92:	6879      	ldr	r1, [r7, #4]
 8006a94:	fa01 f303 	lsl.w	r3, r1, r3
 8006a98:	431a      	orrs	r2, r3
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	621a      	str	r2, [r3, #32]
}
 8006a9e:	bf00      	nop
 8006aa0:	371c      	adds	r7, #28
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa8:	4770      	bx	lr
	...

08006aac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b085      	sub	sp, #20
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d101      	bne.n	8006ac4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ac0:	2302      	movs	r3, #2
 8006ac2:	e06d      	b.n	8006ba0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2202      	movs	r2, #2
 8006ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	689b      	ldr	r3, [r3, #8]
 8006ae2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a30      	ldr	r2, [pc, #192]	; (8006bac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d004      	beq.n	8006af8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a2f      	ldr	r2, [pc, #188]	; (8006bb0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d108      	bne.n	8006b0a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006afe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	68fa      	ldr	r2, [r7, #12]
 8006b06:	4313      	orrs	r3, r2
 8006b08:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b10:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68fa      	ldr	r2, [r7, #12]
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	68fa      	ldr	r2, [r7, #12]
 8006b22:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a20      	ldr	r2, [pc, #128]	; (8006bac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d022      	beq.n	8006b74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b36:	d01d      	beq.n	8006b74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a1d      	ldr	r2, [pc, #116]	; (8006bb4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d018      	beq.n	8006b74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a1c      	ldr	r2, [pc, #112]	; (8006bb8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d013      	beq.n	8006b74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a1a      	ldr	r2, [pc, #104]	; (8006bbc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d00e      	beq.n	8006b74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a15      	ldr	r2, [pc, #84]	; (8006bb0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d009      	beq.n	8006b74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a16      	ldr	r2, [pc, #88]	; (8006bc0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d004      	beq.n	8006b74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4a15      	ldr	r2, [pc, #84]	; (8006bc4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d10c      	bne.n	8006b8e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b7a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	689b      	ldr	r3, [r3, #8]
 8006b80:	68ba      	ldr	r2, [r7, #8]
 8006b82:	4313      	orrs	r3, r2
 8006b84:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	68ba      	ldr	r2, [r7, #8]
 8006b8c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2201      	movs	r2, #1
 8006b92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b9e:	2300      	movs	r3, #0
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3714      	adds	r7, #20
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr
 8006bac:	40010000 	.word	0x40010000
 8006bb0:	40010400 	.word	0x40010400
 8006bb4:	40000400 	.word	0x40000400
 8006bb8:	40000800 	.word	0x40000800
 8006bbc:	40000c00 	.word	0x40000c00
 8006bc0:	40014000 	.word	0x40014000
 8006bc4:	40001800 	.word	0x40001800

08006bc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006bd0:	bf00      	nop
 8006bd2:	370c      	adds	r7, #12
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr

08006bdc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006be4:	bf00      	nop
 8006be6:	370c      	adds	r7, #12
 8006be8:	46bd      	mov	sp, r7
 8006bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bee:	4770      	bx	lr

08006bf0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b083      	sub	sp, #12
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006bf8:	bf00      	nop
 8006bfa:	370c      	adds	r7, #12
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr

08006c04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b082      	sub	sp, #8
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d101      	bne.n	8006c16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e040      	b.n	8006c98 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d106      	bne.n	8006c2c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2200      	movs	r2, #0
 8006c22:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f7fc f87e 	bl	8002d28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2224      	movs	r2, #36	; 0x24
 8006c30:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f022 0201 	bic.w	r2, r2, #1
 8006c40:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 fbe8 	bl	8007418 <UART_SetConfig>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d101      	bne.n	8006c52 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	e022      	b.n	8006c98 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d002      	beq.n	8006c60 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f000 fe3e 	bl	80078dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	685a      	ldr	r2, [r3, #4]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006c6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	689a      	ldr	r2, [r3, #8]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006c7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f042 0201 	orr.w	r2, r2, #1
 8006c8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	f000 fec5 	bl	8007a20 <UART_CheckIdleState>
 8006c96:	4603      	mov	r3, r0
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3708      	adds	r7, #8
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}

08006ca0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b08b      	sub	sp, #44	; 0x2c
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	60f8      	str	r0, [r7, #12]
 8006ca8:	60b9      	str	r1, [r7, #8]
 8006caa:	4613      	mov	r3, r2
 8006cac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006cb2:	2b20      	cmp	r3, #32
 8006cb4:	d156      	bne.n	8006d64 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d002      	beq.n	8006cc2 <HAL_UART_Transmit_IT+0x22>
 8006cbc:	88fb      	ldrh	r3, [r7, #6]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d101      	bne.n	8006cc6 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	e04f      	b.n	8006d66 <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006ccc:	2b01      	cmp	r3, #1
 8006cce:	d101      	bne.n	8006cd4 <HAL_UART_Transmit_IT+0x34>
 8006cd0:	2302      	movs	r3, #2
 8006cd2:	e048      	b.n	8006d66 <HAL_UART_Transmit_IT+0xc6>
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	68ba      	ldr	r2, [r7, #8]
 8006ce0:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	88fa      	ldrh	r2, [r7, #6]
 8006ce6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	88fa      	ldrh	r2, [r7, #6]
 8006cee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	2221      	movs	r2, #33	; 0x21
 8006d04:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d0e:	d107      	bne.n	8006d20 <HAL_UART_Transmit_IT+0x80>
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	691b      	ldr	r3, [r3, #16]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d103      	bne.n	8006d20 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	4a16      	ldr	r2, [pc, #88]	; (8006d74 <HAL_UART_Transmit_IT+0xd4>)
 8006d1c:	669a      	str	r2, [r3, #104]	; 0x68
 8006d1e:	e002      	b.n	8006d26 <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	4a15      	ldr	r2, [pc, #84]	; (8006d78 <HAL_UART_Transmit_IT+0xd8>)
 8006d24:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	e853 3f00 	ldrex	r3, [r3]
 8006d3a:	613b      	str	r3, [r7, #16]
   return(result);
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d42:	627b      	str	r3, [r7, #36]	; 0x24
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	461a      	mov	r2, r3
 8006d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d4c:	623b      	str	r3, [r7, #32]
 8006d4e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d50:	69f9      	ldr	r1, [r7, #28]
 8006d52:	6a3a      	ldr	r2, [r7, #32]
 8006d54:	e841 2300 	strex	r3, r2, [r1]
 8006d58:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d5a:	69bb      	ldr	r3, [r7, #24]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d1e6      	bne.n	8006d2e <HAL_UART_Transmit_IT+0x8e>

    return HAL_OK;
 8006d60:	2300      	movs	r3, #0
 8006d62:	e000      	b.n	8006d66 <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 8006d64:	2302      	movs	r3, #2
  }
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	372c      	adds	r7, #44	; 0x2c
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr
 8006d72:	bf00      	nop
 8006d74:	08007f79 	.word	0x08007f79
 8006d78:	08007ec3 	.word	0x08007ec3

08006d7c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b08a      	sub	sp, #40	; 0x28
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	60f8      	str	r0, [r7, #12]
 8006d84:	60b9      	str	r1, [r7, #8]
 8006d86:	4613      	mov	r3, r2
 8006d88:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006d8e:	2b20      	cmp	r3, #32
 8006d90:	d13d      	bne.n	8006e0e <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d002      	beq.n	8006d9e <HAL_UART_Receive_IT+0x22>
 8006d98:	88fb      	ldrh	r3, [r7, #6]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d101      	bne.n	8006da2 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e036      	b.n	8006e10 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006da8:	2b01      	cmp	r3, #1
 8006daa:	d101      	bne.n	8006db0 <HAL_UART_Receive_IT+0x34>
 8006dac:	2302      	movs	r3, #2
 8006dae:	e02f      	b.n	8006e10 <HAL_UART_Receive_IT+0x94>
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2201      	movs	r2, #1
 8006db4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d018      	beq.n	8006dfe <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	e853 3f00 	ldrex	r3, [r3]
 8006dd8:	613b      	str	r3, [r7, #16]
   return(result);
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006de0:	627b      	str	r3, [r7, #36]	; 0x24
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	461a      	mov	r2, r3
 8006de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dea:	623b      	str	r3, [r7, #32]
 8006dec:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dee:	69f9      	ldr	r1, [r7, #28]
 8006df0:	6a3a      	ldr	r2, [r7, #32]
 8006df2:	e841 2300 	strex	r3, r2, [r1]
 8006df6:	61bb      	str	r3, [r7, #24]
   return(result);
 8006df8:	69bb      	ldr	r3, [r7, #24]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d1e6      	bne.n	8006dcc <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006dfe:	88fb      	ldrh	r3, [r7, #6]
 8006e00:	461a      	mov	r2, r3
 8006e02:	68b9      	ldr	r1, [r7, #8]
 8006e04:	68f8      	ldr	r0, [r7, #12]
 8006e06:	f000 ff19 	bl	8007c3c <UART_Start_Receive_IT>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	e000      	b.n	8006e10 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006e0e:	2302      	movs	r3, #2
  }
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	3728      	adds	r7, #40	; 0x28
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bd80      	pop	{r7, pc}

08006e18 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b0ba      	sub	sp, #232	; 0xe8
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	69db      	ldr	r3, [r3, #28]
 8006e26:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	689b      	ldr	r3, [r3, #8]
 8006e3a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006e3e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006e42:	f640 030f 	movw	r3, #2063	; 0x80f
 8006e46:	4013      	ands	r3, r2
 8006e48:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006e4c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d115      	bne.n	8006e80 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006e54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e58:	f003 0320 	and.w	r3, r3, #32
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d00f      	beq.n	8006e80 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006e60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e64:	f003 0320 	and.w	r3, r3, #32
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d009      	beq.n	8006e80 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	f000 82a4 	beq.w	80073be <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	4798      	blx	r3
      }
      return;
 8006e7e:	e29e      	b.n	80073be <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006e80:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	f000 8117 	beq.w	80070b8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006e8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e8e:	f003 0301 	and.w	r3, r3, #1
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d106      	bne.n	8006ea4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006e96:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006e9a:	4b85      	ldr	r3, [pc, #532]	; (80070b0 <HAL_UART_IRQHandler+0x298>)
 8006e9c:	4013      	ands	r3, r2
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	f000 810a 	beq.w	80070b8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006ea4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ea8:	f003 0301 	and.w	r3, r3, #1
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d011      	beq.n	8006ed4 <HAL_UART_IRQHandler+0xbc>
 8006eb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006eb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d00b      	beq.n	8006ed4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006eca:	f043 0201 	orr.w	r2, r3, #1
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ed4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ed8:	f003 0302 	and.w	r3, r3, #2
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d011      	beq.n	8006f04 <HAL_UART_IRQHandler+0xec>
 8006ee0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ee4:	f003 0301 	and.w	r3, r3, #1
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d00b      	beq.n	8006f04 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	2202      	movs	r2, #2
 8006ef2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006efa:	f043 0204 	orr.w	r2, r3, #4
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006f04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f08:	f003 0304 	and.w	r3, r3, #4
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d011      	beq.n	8006f34 <HAL_UART_IRQHandler+0x11c>
 8006f10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f14:	f003 0301 	and.w	r3, r3, #1
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d00b      	beq.n	8006f34 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	2204      	movs	r2, #4
 8006f22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f2a:	f043 0202 	orr.w	r2, r3, #2
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006f34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f38:	f003 0308 	and.w	r3, r3, #8
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d017      	beq.n	8006f70 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006f40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f44:	f003 0320 	and.w	r3, r3, #32
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d105      	bne.n	8006f58 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006f4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f50:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d00b      	beq.n	8006f70 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	2208      	movs	r2, #8
 8006f5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f66:	f043 0208 	orr.w	r2, r3, #8
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006f70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d012      	beq.n	8006fa2 <HAL_UART_IRQHandler+0x18a>
 8006f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f80:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d00c      	beq.n	8006fa2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f90:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f98:	f043 0220 	orr.w	r2, r3, #32
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	f000 820a 	beq.w	80073c2 <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006fae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fb2:	f003 0320 	and.w	r3, r3, #32
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d00d      	beq.n	8006fd6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006fba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fbe:	f003 0320 	and.w	r3, r3, #32
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d007      	beq.n	8006fd6 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d003      	beq.n	8006fd6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006fdc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fea:	2b40      	cmp	r3, #64	; 0x40
 8006fec:	d005      	beq.n	8006ffa <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006fee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006ff2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d04f      	beq.n	800709a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 fee8 	bl	8007dd0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	689b      	ldr	r3, [r3, #8]
 8007006:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800700a:	2b40      	cmp	r3, #64	; 0x40
 800700c:	d141      	bne.n	8007092 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	3308      	adds	r3, #8
 8007014:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007018:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800701c:	e853 3f00 	ldrex	r3, [r3]
 8007020:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007024:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007028:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800702c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	3308      	adds	r3, #8
 8007036:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800703a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800703e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007042:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007046:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800704a:	e841 2300 	strex	r3, r2, [r1]
 800704e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007052:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d1d9      	bne.n	800700e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800705e:	2b00      	cmp	r3, #0
 8007060:	d013      	beq.n	800708a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007066:	4a13      	ldr	r2, [pc, #76]	; (80070b4 <HAL_UART_IRQHandler+0x29c>)
 8007068:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800706e:	4618      	mov	r0, r3
 8007070:	f7fc ffbb 	bl	8003fea <HAL_DMA_Abort_IT>
 8007074:	4603      	mov	r3, r0
 8007076:	2b00      	cmp	r3, #0
 8007078:	d017      	beq.n	80070aa <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800707e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007080:	687a      	ldr	r2, [r7, #4]
 8007082:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8007084:	4610      	mov	r0, r2
 8007086:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007088:	e00f      	b.n	80070aa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f000 f9a4 	bl	80073d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007090:	e00b      	b.n	80070aa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f000 f9a0 	bl	80073d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007098:	e007      	b.n	80070aa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 f99c 	bl	80073d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2200      	movs	r2, #0
 80070a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80070a8:	e18b      	b.n	80073c2 <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070aa:	bf00      	nop
    return;
 80070ac:	e189      	b.n	80073c2 <HAL_UART_IRQHandler+0x5aa>
 80070ae:	bf00      	nop
 80070b0:	04000120 	.word	0x04000120
 80070b4:	08007e97 	.word	0x08007e97

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070bc:	2b01      	cmp	r3, #1
 80070be:	f040 8144 	bne.w	800734a <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80070c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070c6:	f003 0310 	and.w	r3, r3, #16
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	f000 813d 	beq.w	800734a <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80070d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070d4:	f003 0310 	and.w	r3, r3, #16
 80070d8:	2b00      	cmp	r3, #0
 80070da:	f000 8136 	beq.w	800734a <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	2210      	movs	r2, #16
 80070e4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	689b      	ldr	r3, [r3, #8]
 80070ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070f0:	2b40      	cmp	r3, #64	; 0x40
 80070f2:	f040 80b2 	bne.w	800725a <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007102:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007106:	2b00      	cmp	r3, #0
 8007108:	f000 815d 	beq.w	80073c6 <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007112:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007116:	429a      	cmp	r2, r3
 8007118:	f080 8155 	bcs.w	80073c6 <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007122:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800712a:	69db      	ldr	r3, [r3, #28]
 800712c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007130:	f000 8085 	beq.w	800723e <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800713c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007140:	e853 3f00 	ldrex	r3, [r3]
 8007144:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007148:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800714c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007150:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	461a      	mov	r2, r3
 800715a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800715e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007162:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007166:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800716a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800716e:	e841 2300 	strex	r3, r2, [r1]
 8007172:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007176:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800717a:	2b00      	cmp	r3, #0
 800717c:	d1da      	bne.n	8007134 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	3308      	adds	r3, #8
 8007184:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007186:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007188:	e853 3f00 	ldrex	r3, [r3]
 800718c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800718e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007190:	f023 0301 	bic.w	r3, r3, #1
 8007194:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	3308      	adds	r3, #8
 800719e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80071a2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80071a6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80071aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80071ae:	e841 2300 	strex	r3, r2, [r1]
 80071b2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80071b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d1e1      	bne.n	800717e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	3308      	adds	r3, #8
 80071c0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80071c4:	e853 3f00 	ldrex	r3, [r3]
 80071c8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80071ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80071cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	3308      	adds	r3, #8
 80071da:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80071de:	66fa      	str	r2, [r7, #108]	; 0x6c
 80071e0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80071e4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80071e6:	e841 2300 	strex	r3, r2, [r1]
 80071ea:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80071ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d1e3      	bne.n	80071ba <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2220      	movs	r2, #32
 80071f6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2200      	movs	r2, #0
 80071fc:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007204:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007206:	e853 3f00 	ldrex	r3, [r3]
 800720a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800720c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800720e:	f023 0310 	bic.w	r3, r3, #16
 8007212:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	461a      	mov	r2, r3
 800721c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007220:	65bb      	str	r3, [r7, #88]	; 0x58
 8007222:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007224:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007226:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007228:	e841 2300 	strex	r3, r2, [r1]
 800722c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800722e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007230:	2b00      	cmp	r3, #0
 8007232:	d1e4      	bne.n	80071fe <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007238:	4618      	mov	r0, r3
 800723a:	f7fc fe66 	bl	8003f0a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800724a:	b29b      	uxth	r3, r3
 800724c:	1ad3      	subs	r3, r2, r3
 800724e:	b29b      	uxth	r3, r3
 8007250:	4619      	mov	r1, r3
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f000 f8ca 	bl	80073ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007258:	e0b5      	b.n	80073c6 <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007266:	b29b      	uxth	r3, r3
 8007268:	1ad3      	subs	r3, r2, r3
 800726a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007274:	b29b      	uxth	r3, r3
 8007276:	2b00      	cmp	r3, #0
 8007278:	f000 80a7 	beq.w	80073ca <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 800727c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007280:	2b00      	cmp	r3, #0
 8007282:	f000 80a2 	beq.w	80073ca <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800728c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800728e:	e853 3f00 	ldrex	r3, [r3]
 8007292:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007294:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007296:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800729a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	461a      	mov	r2, r3
 80072a4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80072a8:	647b      	str	r3, [r7, #68]	; 0x44
 80072aa:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ac:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80072ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80072b0:	e841 2300 	strex	r3, r2, [r1]
 80072b4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80072b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d1e4      	bne.n	8007286 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	3308      	adds	r3, #8
 80072c2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c6:	e853 3f00 	ldrex	r3, [r3]
 80072ca:	623b      	str	r3, [r7, #32]
   return(result);
 80072cc:	6a3b      	ldr	r3, [r7, #32]
 80072ce:	f023 0301 	bic.w	r3, r3, #1
 80072d2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	3308      	adds	r3, #8
 80072dc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80072e0:	633a      	str	r2, [r7, #48]	; 0x30
 80072e2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072e4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80072e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072e8:	e841 2300 	strex	r3, r2, [r1]
 80072ec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80072ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d1e3      	bne.n	80072bc <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2220      	movs	r2, #32
 80072f8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2200      	movs	r2, #0
 80072fe:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2200      	movs	r2, #0
 8007304:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	e853 3f00 	ldrex	r3, [r3]
 8007312:	60fb      	str	r3, [r7, #12]
   return(result);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f023 0310 	bic.w	r3, r3, #16
 800731a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	461a      	mov	r2, r3
 8007324:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007328:	61fb      	str	r3, [r7, #28]
 800732a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800732c:	69b9      	ldr	r1, [r7, #24]
 800732e:	69fa      	ldr	r2, [r7, #28]
 8007330:	e841 2300 	strex	r3, r2, [r1]
 8007334:	617b      	str	r3, [r7, #20]
   return(result);
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d1e4      	bne.n	8007306 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800733c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007340:	4619      	mov	r1, r3
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f000 f852 	bl	80073ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007348:	e03f      	b.n	80073ca <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800734a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800734e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007352:	2b00      	cmp	r3, #0
 8007354:	d00e      	beq.n	8007374 <HAL_UART_IRQHandler+0x55c>
 8007356:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800735a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800735e:	2b00      	cmp	r3, #0
 8007360:	d008      	beq.n	8007374 <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800736a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f000 f849 	bl	8007404 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007372:	e02d      	b.n	80073d0 <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007374:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007378:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800737c:	2b00      	cmp	r3, #0
 800737e:	d00e      	beq.n	800739e <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007380:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007384:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007388:	2b00      	cmp	r3, #0
 800738a:	d008      	beq.n	800739e <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007390:	2b00      	cmp	r3, #0
 8007392:	d01c      	beq.n	80073ce <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	4798      	blx	r3
    }
    return;
 800739c:	e017      	b.n	80073ce <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800739e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d012      	beq.n	80073d0 <HAL_UART_IRQHandler+0x5b8>
 80073aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d00c      	beq.n	80073d0 <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f000 fe3e 	bl	8008038 <UART_EndTransmit_IT>
    return;
 80073bc:	e008      	b.n	80073d0 <HAL_UART_IRQHandler+0x5b8>
      return;
 80073be:	bf00      	nop
 80073c0:	e006      	b.n	80073d0 <HAL_UART_IRQHandler+0x5b8>
    return;
 80073c2:	bf00      	nop
 80073c4:	e004      	b.n	80073d0 <HAL_UART_IRQHandler+0x5b8>
      return;
 80073c6:	bf00      	nop
 80073c8:	e002      	b.n	80073d0 <HAL_UART_IRQHandler+0x5b8>
      return;
 80073ca:	bf00      	nop
 80073cc:	e000      	b.n	80073d0 <HAL_UART_IRQHandler+0x5b8>
    return;
 80073ce:	bf00      	nop
  }

}
 80073d0:	37e8      	adds	r7, #232	; 0xe8
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	bf00      	nop

080073d8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80073d8:	b480      	push	{r7}
 80073da:	b083      	sub	sp, #12
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80073e0:	bf00      	nop
 80073e2:	370c      	adds	r7, #12
 80073e4:	46bd      	mov	sp, r7
 80073e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ea:	4770      	bx	lr

080073ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b083      	sub	sp, #12
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
 80073f4:	460b      	mov	r3, r1
 80073f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80073f8:	bf00      	nop
 80073fa:	370c      	adds	r7, #12
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr

08007404 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800740c:	bf00      	nop
 800740e:	370c      	adds	r7, #12
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr

08007418 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b088      	sub	sp, #32
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007420:	2300      	movs	r3, #0
 8007422:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	689a      	ldr	r2, [r3, #8]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	691b      	ldr	r3, [r3, #16]
 800742c:	431a      	orrs	r2, r3
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	695b      	ldr	r3, [r3, #20]
 8007432:	431a      	orrs	r2, r3
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	69db      	ldr	r3, [r3, #28]
 8007438:	4313      	orrs	r3, r2
 800743a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	681a      	ldr	r2, [r3, #0]
 8007442:	4ba7      	ldr	r3, [pc, #668]	; (80076e0 <UART_SetConfig+0x2c8>)
 8007444:	4013      	ands	r3, r2
 8007446:	687a      	ldr	r2, [r7, #4]
 8007448:	6812      	ldr	r2, [r2, #0]
 800744a:	6979      	ldr	r1, [r7, #20]
 800744c:	430b      	orrs	r3, r1
 800744e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	685b      	ldr	r3, [r3, #4]
 8007456:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	68da      	ldr	r2, [r3, #12]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	430a      	orrs	r2, r1
 8007464:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	699b      	ldr	r3, [r3, #24]
 800746a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6a1b      	ldr	r3, [r3, #32]
 8007470:	697a      	ldr	r2, [r7, #20]
 8007472:	4313      	orrs	r3, r2
 8007474:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	697a      	ldr	r2, [r7, #20]
 8007486:	430a      	orrs	r2, r1
 8007488:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	4a95      	ldr	r2, [pc, #596]	; (80076e4 <UART_SetConfig+0x2cc>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d120      	bne.n	80074d6 <UART_SetConfig+0xbe>
 8007494:	4b94      	ldr	r3, [pc, #592]	; (80076e8 <UART_SetConfig+0x2d0>)
 8007496:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800749a:	f003 0303 	and.w	r3, r3, #3
 800749e:	2b03      	cmp	r3, #3
 80074a0:	d816      	bhi.n	80074d0 <UART_SetConfig+0xb8>
 80074a2:	a201      	add	r2, pc, #4	; (adr r2, 80074a8 <UART_SetConfig+0x90>)
 80074a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074a8:	080074b9 	.word	0x080074b9
 80074ac:	080074c5 	.word	0x080074c5
 80074b0:	080074bf 	.word	0x080074bf
 80074b4:	080074cb 	.word	0x080074cb
 80074b8:	2301      	movs	r3, #1
 80074ba:	77fb      	strb	r3, [r7, #31]
 80074bc:	e14f      	b.n	800775e <UART_SetConfig+0x346>
 80074be:	2302      	movs	r3, #2
 80074c0:	77fb      	strb	r3, [r7, #31]
 80074c2:	e14c      	b.n	800775e <UART_SetConfig+0x346>
 80074c4:	2304      	movs	r3, #4
 80074c6:	77fb      	strb	r3, [r7, #31]
 80074c8:	e149      	b.n	800775e <UART_SetConfig+0x346>
 80074ca:	2308      	movs	r3, #8
 80074cc:	77fb      	strb	r3, [r7, #31]
 80074ce:	e146      	b.n	800775e <UART_SetConfig+0x346>
 80074d0:	2310      	movs	r3, #16
 80074d2:	77fb      	strb	r3, [r7, #31]
 80074d4:	e143      	b.n	800775e <UART_SetConfig+0x346>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a84      	ldr	r2, [pc, #528]	; (80076ec <UART_SetConfig+0x2d4>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d132      	bne.n	8007546 <UART_SetConfig+0x12e>
 80074e0:	4b81      	ldr	r3, [pc, #516]	; (80076e8 <UART_SetConfig+0x2d0>)
 80074e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074e6:	f003 030c 	and.w	r3, r3, #12
 80074ea:	2b0c      	cmp	r3, #12
 80074ec:	d828      	bhi.n	8007540 <UART_SetConfig+0x128>
 80074ee:	a201      	add	r2, pc, #4	; (adr r2, 80074f4 <UART_SetConfig+0xdc>)
 80074f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074f4:	08007529 	.word	0x08007529
 80074f8:	08007541 	.word	0x08007541
 80074fc:	08007541 	.word	0x08007541
 8007500:	08007541 	.word	0x08007541
 8007504:	08007535 	.word	0x08007535
 8007508:	08007541 	.word	0x08007541
 800750c:	08007541 	.word	0x08007541
 8007510:	08007541 	.word	0x08007541
 8007514:	0800752f 	.word	0x0800752f
 8007518:	08007541 	.word	0x08007541
 800751c:	08007541 	.word	0x08007541
 8007520:	08007541 	.word	0x08007541
 8007524:	0800753b 	.word	0x0800753b
 8007528:	2300      	movs	r3, #0
 800752a:	77fb      	strb	r3, [r7, #31]
 800752c:	e117      	b.n	800775e <UART_SetConfig+0x346>
 800752e:	2302      	movs	r3, #2
 8007530:	77fb      	strb	r3, [r7, #31]
 8007532:	e114      	b.n	800775e <UART_SetConfig+0x346>
 8007534:	2304      	movs	r3, #4
 8007536:	77fb      	strb	r3, [r7, #31]
 8007538:	e111      	b.n	800775e <UART_SetConfig+0x346>
 800753a:	2308      	movs	r3, #8
 800753c:	77fb      	strb	r3, [r7, #31]
 800753e:	e10e      	b.n	800775e <UART_SetConfig+0x346>
 8007540:	2310      	movs	r3, #16
 8007542:	77fb      	strb	r3, [r7, #31]
 8007544:	e10b      	b.n	800775e <UART_SetConfig+0x346>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4a69      	ldr	r2, [pc, #420]	; (80076f0 <UART_SetConfig+0x2d8>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d120      	bne.n	8007592 <UART_SetConfig+0x17a>
 8007550:	4b65      	ldr	r3, [pc, #404]	; (80076e8 <UART_SetConfig+0x2d0>)
 8007552:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007556:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800755a:	2b30      	cmp	r3, #48	; 0x30
 800755c:	d013      	beq.n	8007586 <UART_SetConfig+0x16e>
 800755e:	2b30      	cmp	r3, #48	; 0x30
 8007560:	d814      	bhi.n	800758c <UART_SetConfig+0x174>
 8007562:	2b20      	cmp	r3, #32
 8007564:	d009      	beq.n	800757a <UART_SetConfig+0x162>
 8007566:	2b20      	cmp	r3, #32
 8007568:	d810      	bhi.n	800758c <UART_SetConfig+0x174>
 800756a:	2b00      	cmp	r3, #0
 800756c:	d002      	beq.n	8007574 <UART_SetConfig+0x15c>
 800756e:	2b10      	cmp	r3, #16
 8007570:	d006      	beq.n	8007580 <UART_SetConfig+0x168>
 8007572:	e00b      	b.n	800758c <UART_SetConfig+0x174>
 8007574:	2300      	movs	r3, #0
 8007576:	77fb      	strb	r3, [r7, #31]
 8007578:	e0f1      	b.n	800775e <UART_SetConfig+0x346>
 800757a:	2302      	movs	r3, #2
 800757c:	77fb      	strb	r3, [r7, #31]
 800757e:	e0ee      	b.n	800775e <UART_SetConfig+0x346>
 8007580:	2304      	movs	r3, #4
 8007582:	77fb      	strb	r3, [r7, #31]
 8007584:	e0eb      	b.n	800775e <UART_SetConfig+0x346>
 8007586:	2308      	movs	r3, #8
 8007588:	77fb      	strb	r3, [r7, #31]
 800758a:	e0e8      	b.n	800775e <UART_SetConfig+0x346>
 800758c:	2310      	movs	r3, #16
 800758e:	77fb      	strb	r3, [r7, #31]
 8007590:	e0e5      	b.n	800775e <UART_SetConfig+0x346>
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4a57      	ldr	r2, [pc, #348]	; (80076f4 <UART_SetConfig+0x2dc>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d120      	bne.n	80075de <UART_SetConfig+0x1c6>
 800759c:	4b52      	ldr	r3, [pc, #328]	; (80076e8 <UART_SetConfig+0x2d0>)
 800759e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075a2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80075a6:	2bc0      	cmp	r3, #192	; 0xc0
 80075a8:	d013      	beq.n	80075d2 <UART_SetConfig+0x1ba>
 80075aa:	2bc0      	cmp	r3, #192	; 0xc0
 80075ac:	d814      	bhi.n	80075d8 <UART_SetConfig+0x1c0>
 80075ae:	2b80      	cmp	r3, #128	; 0x80
 80075b0:	d009      	beq.n	80075c6 <UART_SetConfig+0x1ae>
 80075b2:	2b80      	cmp	r3, #128	; 0x80
 80075b4:	d810      	bhi.n	80075d8 <UART_SetConfig+0x1c0>
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d002      	beq.n	80075c0 <UART_SetConfig+0x1a8>
 80075ba:	2b40      	cmp	r3, #64	; 0x40
 80075bc:	d006      	beq.n	80075cc <UART_SetConfig+0x1b4>
 80075be:	e00b      	b.n	80075d8 <UART_SetConfig+0x1c0>
 80075c0:	2300      	movs	r3, #0
 80075c2:	77fb      	strb	r3, [r7, #31]
 80075c4:	e0cb      	b.n	800775e <UART_SetConfig+0x346>
 80075c6:	2302      	movs	r3, #2
 80075c8:	77fb      	strb	r3, [r7, #31]
 80075ca:	e0c8      	b.n	800775e <UART_SetConfig+0x346>
 80075cc:	2304      	movs	r3, #4
 80075ce:	77fb      	strb	r3, [r7, #31]
 80075d0:	e0c5      	b.n	800775e <UART_SetConfig+0x346>
 80075d2:	2308      	movs	r3, #8
 80075d4:	77fb      	strb	r3, [r7, #31]
 80075d6:	e0c2      	b.n	800775e <UART_SetConfig+0x346>
 80075d8:	2310      	movs	r3, #16
 80075da:	77fb      	strb	r3, [r7, #31]
 80075dc:	e0bf      	b.n	800775e <UART_SetConfig+0x346>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4a45      	ldr	r2, [pc, #276]	; (80076f8 <UART_SetConfig+0x2e0>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d125      	bne.n	8007634 <UART_SetConfig+0x21c>
 80075e8:	4b3f      	ldr	r3, [pc, #252]	; (80076e8 <UART_SetConfig+0x2d0>)
 80075ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80075f6:	d017      	beq.n	8007628 <UART_SetConfig+0x210>
 80075f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80075fc:	d817      	bhi.n	800762e <UART_SetConfig+0x216>
 80075fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007602:	d00b      	beq.n	800761c <UART_SetConfig+0x204>
 8007604:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007608:	d811      	bhi.n	800762e <UART_SetConfig+0x216>
 800760a:	2b00      	cmp	r3, #0
 800760c:	d003      	beq.n	8007616 <UART_SetConfig+0x1fe>
 800760e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007612:	d006      	beq.n	8007622 <UART_SetConfig+0x20a>
 8007614:	e00b      	b.n	800762e <UART_SetConfig+0x216>
 8007616:	2300      	movs	r3, #0
 8007618:	77fb      	strb	r3, [r7, #31]
 800761a:	e0a0      	b.n	800775e <UART_SetConfig+0x346>
 800761c:	2302      	movs	r3, #2
 800761e:	77fb      	strb	r3, [r7, #31]
 8007620:	e09d      	b.n	800775e <UART_SetConfig+0x346>
 8007622:	2304      	movs	r3, #4
 8007624:	77fb      	strb	r3, [r7, #31]
 8007626:	e09a      	b.n	800775e <UART_SetConfig+0x346>
 8007628:	2308      	movs	r3, #8
 800762a:	77fb      	strb	r3, [r7, #31]
 800762c:	e097      	b.n	800775e <UART_SetConfig+0x346>
 800762e:	2310      	movs	r3, #16
 8007630:	77fb      	strb	r3, [r7, #31]
 8007632:	e094      	b.n	800775e <UART_SetConfig+0x346>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a30      	ldr	r2, [pc, #192]	; (80076fc <UART_SetConfig+0x2e4>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d125      	bne.n	800768a <UART_SetConfig+0x272>
 800763e:	4b2a      	ldr	r3, [pc, #168]	; (80076e8 <UART_SetConfig+0x2d0>)
 8007640:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007644:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007648:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800764c:	d017      	beq.n	800767e <UART_SetConfig+0x266>
 800764e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007652:	d817      	bhi.n	8007684 <UART_SetConfig+0x26c>
 8007654:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007658:	d00b      	beq.n	8007672 <UART_SetConfig+0x25a>
 800765a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800765e:	d811      	bhi.n	8007684 <UART_SetConfig+0x26c>
 8007660:	2b00      	cmp	r3, #0
 8007662:	d003      	beq.n	800766c <UART_SetConfig+0x254>
 8007664:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007668:	d006      	beq.n	8007678 <UART_SetConfig+0x260>
 800766a:	e00b      	b.n	8007684 <UART_SetConfig+0x26c>
 800766c:	2301      	movs	r3, #1
 800766e:	77fb      	strb	r3, [r7, #31]
 8007670:	e075      	b.n	800775e <UART_SetConfig+0x346>
 8007672:	2302      	movs	r3, #2
 8007674:	77fb      	strb	r3, [r7, #31]
 8007676:	e072      	b.n	800775e <UART_SetConfig+0x346>
 8007678:	2304      	movs	r3, #4
 800767a:	77fb      	strb	r3, [r7, #31]
 800767c:	e06f      	b.n	800775e <UART_SetConfig+0x346>
 800767e:	2308      	movs	r3, #8
 8007680:	77fb      	strb	r3, [r7, #31]
 8007682:	e06c      	b.n	800775e <UART_SetConfig+0x346>
 8007684:	2310      	movs	r3, #16
 8007686:	77fb      	strb	r3, [r7, #31]
 8007688:	e069      	b.n	800775e <UART_SetConfig+0x346>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a1c      	ldr	r2, [pc, #112]	; (8007700 <UART_SetConfig+0x2e8>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d137      	bne.n	8007704 <UART_SetConfig+0x2ec>
 8007694:	4b14      	ldr	r3, [pc, #80]	; (80076e8 <UART_SetConfig+0x2d0>)
 8007696:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800769a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800769e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80076a2:	d017      	beq.n	80076d4 <UART_SetConfig+0x2bc>
 80076a4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80076a8:	d817      	bhi.n	80076da <UART_SetConfig+0x2c2>
 80076aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076ae:	d00b      	beq.n	80076c8 <UART_SetConfig+0x2b0>
 80076b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076b4:	d811      	bhi.n	80076da <UART_SetConfig+0x2c2>
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d003      	beq.n	80076c2 <UART_SetConfig+0x2aa>
 80076ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076be:	d006      	beq.n	80076ce <UART_SetConfig+0x2b6>
 80076c0:	e00b      	b.n	80076da <UART_SetConfig+0x2c2>
 80076c2:	2300      	movs	r3, #0
 80076c4:	77fb      	strb	r3, [r7, #31]
 80076c6:	e04a      	b.n	800775e <UART_SetConfig+0x346>
 80076c8:	2302      	movs	r3, #2
 80076ca:	77fb      	strb	r3, [r7, #31]
 80076cc:	e047      	b.n	800775e <UART_SetConfig+0x346>
 80076ce:	2304      	movs	r3, #4
 80076d0:	77fb      	strb	r3, [r7, #31]
 80076d2:	e044      	b.n	800775e <UART_SetConfig+0x346>
 80076d4:	2308      	movs	r3, #8
 80076d6:	77fb      	strb	r3, [r7, #31]
 80076d8:	e041      	b.n	800775e <UART_SetConfig+0x346>
 80076da:	2310      	movs	r3, #16
 80076dc:	77fb      	strb	r3, [r7, #31]
 80076de:	e03e      	b.n	800775e <UART_SetConfig+0x346>
 80076e0:	efff69f3 	.word	0xefff69f3
 80076e4:	40011000 	.word	0x40011000
 80076e8:	40023800 	.word	0x40023800
 80076ec:	40004400 	.word	0x40004400
 80076f0:	40004800 	.word	0x40004800
 80076f4:	40004c00 	.word	0x40004c00
 80076f8:	40005000 	.word	0x40005000
 80076fc:	40011400 	.word	0x40011400
 8007700:	40007800 	.word	0x40007800
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4a71      	ldr	r2, [pc, #452]	; (80078d0 <UART_SetConfig+0x4b8>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d125      	bne.n	800775a <UART_SetConfig+0x342>
 800770e:	4b71      	ldr	r3, [pc, #452]	; (80078d4 <UART_SetConfig+0x4bc>)
 8007710:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007714:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007718:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800771c:	d017      	beq.n	800774e <UART_SetConfig+0x336>
 800771e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007722:	d817      	bhi.n	8007754 <UART_SetConfig+0x33c>
 8007724:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007728:	d00b      	beq.n	8007742 <UART_SetConfig+0x32a>
 800772a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800772e:	d811      	bhi.n	8007754 <UART_SetConfig+0x33c>
 8007730:	2b00      	cmp	r3, #0
 8007732:	d003      	beq.n	800773c <UART_SetConfig+0x324>
 8007734:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007738:	d006      	beq.n	8007748 <UART_SetConfig+0x330>
 800773a:	e00b      	b.n	8007754 <UART_SetConfig+0x33c>
 800773c:	2300      	movs	r3, #0
 800773e:	77fb      	strb	r3, [r7, #31]
 8007740:	e00d      	b.n	800775e <UART_SetConfig+0x346>
 8007742:	2302      	movs	r3, #2
 8007744:	77fb      	strb	r3, [r7, #31]
 8007746:	e00a      	b.n	800775e <UART_SetConfig+0x346>
 8007748:	2304      	movs	r3, #4
 800774a:	77fb      	strb	r3, [r7, #31]
 800774c:	e007      	b.n	800775e <UART_SetConfig+0x346>
 800774e:	2308      	movs	r3, #8
 8007750:	77fb      	strb	r3, [r7, #31]
 8007752:	e004      	b.n	800775e <UART_SetConfig+0x346>
 8007754:	2310      	movs	r3, #16
 8007756:	77fb      	strb	r3, [r7, #31]
 8007758:	e001      	b.n	800775e <UART_SetConfig+0x346>
 800775a:	2310      	movs	r3, #16
 800775c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	69db      	ldr	r3, [r3, #28]
 8007762:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007766:	d15a      	bne.n	800781e <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8007768:	7ffb      	ldrb	r3, [r7, #31]
 800776a:	2b08      	cmp	r3, #8
 800776c:	d827      	bhi.n	80077be <UART_SetConfig+0x3a6>
 800776e:	a201      	add	r2, pc, #4	; (adr r2, 8007774 <UART_SetConfig+0x35c>)
 8007770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007774:	08007799 	.word	0x08007799
 8007778:	080077a1 	.word	0x080077a1
 800777c:	080077a9 	.word	0x080077a9
 8007780:	080077bf 	.word	0x080077bf
 8007784:	080077af 	.word	0x080077af
 8007788:	080077bf 	.word	0x080077bf
 800778c:	080077bf 	.word	0x080077bf
 8007790:	080077bf 	.word	0x080077bf
 8007794:	080077b7 	.word	0x080077b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007798:	f7fd fb1a 	bl	8004dd0 <HAL_RCC_GetPCLK1Freq>
 800779c:	61b8      	str	r0, [r7, #24]
        break;
 800779e:	e013      	b.n	80077c8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077a0:	f7fd fb2a 	bl	8004df8 <HAL_RCC_GetPCLK2Freq>
 80077a4:	61b8      	str	r0, [r7, #24]
        break;
 80077a6:	e00f      	b.n	80077c8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077a8:	4b4b      	ldr	r3, [pc, #300]	; (80078d8 <UART_SetConfig+0x4c0>)
 80077aa:	61bb      	str	r3, [r7, #24]
        break;
 80077ac:	e00c      	b.n	80077c8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077ae:	f7fd fa21 	bl	8004bf4 <HAL_RCC_GetSysClockFreq>
 80077b2:	61b8      	str	r0, [r7, #24]
        break;
 80077b4:	e008      	b.n	80077c8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80077ba:	61bb      	str	r3, [r7, #24]
        break;
 80077bc:	e004      	b.n	80077c8 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 80077be:	2300      	movs	r3, #0
 80077c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80077c2:	2301      	movs	r3, #1
 80077c4:	77bb      	strb	r3, [r7, #30]
        break;
 80077c6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80077c8:	69bb      	ldr	r3, [r7, #24]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d074      	beq.n	80078b8 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80077ce:	69bb      	ldr	r3, [r7, #24]
 80077d0:	005a      	lsls	r2, r3, #1
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	085b      	lsrs	r3, r3, #1
 80077d8:	441a      	add	r2, r3
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	685b      	ldr	r3, [r3, #4]
 80077de:	fbb2 f3f3 	udiv	r3, r2, r3
 80077e2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	2b0f      	cmp	r3, #15
 80077e8:	d916      	bls.n	8007818 <UART_SetConfig+0x400>
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077f0:	d212      	bcs.n	8007818 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80077f2:	693b      	ldr	r3, [r7, #16]
 80077f4:	b29b      	uxth	r3, r3
 80077f6:	f023 030f 	bic.w	r3, r3, #15
 80077fa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80077fc:	693b      	ldr	r3, [r7, #16]
 80077fe:	085b      	lsrs	r3, r3, #1
 8007800:	b29b      	uxth	r3, r3
 8007802:	f003 0307 	and.w	r3, r3, #7
 8007806:	b29a      	uxth	r2, r3
 8007808:	89fb      	ldrh	r3, [r7, #14]
 800780a:	4313      	orrs	r3, r2
 800780c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	89fa      	ldrh	r2, [r7, #14]
 8007814:	60da      	str	r2, [r3, #12]
 8007816:	e04f      	b.n	80078b8 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8007818:	2301      	movs	r3, #1
 800781a:	77bb      	strb	r3, [r7, #30]
 800781c:	e04c      	b.n	80078b8 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800781e:	7ffb      	ldrb	r3, [r7, #31]
 8007820:	2b08      	cmp	r3, #8
 8007822:	d828      	bhi.n	8007876 <UART_SetConfig+0x45e>
 8007824:	a201      	add	r2, pc, #4	; (adr r2, 800782c <UART_SetConfig+0x414>)
 8007826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800782a:	bf00      	nop
 800782c:	08007851 	.word	0x08007851
 8007830:	08007859 	.word	0x08007859
 8007834:	08007861 	.word	0x08007861
 8007838:	08007877 	.word	0x08007877
 800783c:	08007867 	.word	0x08007867
 8007840:	08007877 	.word	0x08007877
 8007844:	08007877 	.word	0x08007877
 8007848:	08007877 	.word	0x08007877
 800784c:	0800786f 	.word	0x0800786f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007850:	f7fd fabe 	bl	8004dd0 <HAL_RCC_GetPCLK1Freq>
 8007854:	61b8      	str	r0, [r7, #24]
        break;
 8007856:	e013      	b.n	8007880 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007858:	f7fd face 	bl	8004df8 <HAL_RCC_GetPCLK2Freq>
 800785c:	61b8      	str	r0, [r7, #24]
        break;
 800785e:	e00f      	b.n	8007880 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007860:	4b1d      	ldr	r3, [pc, #116]	; (80078d8 <UART_SetConfig+0x4c0>)
 8007862:	61bb      	str	r3, [r7, #24]
        break;
 8007864:	e00c      	b.n	8007880 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007866:	f7fd f9c5 	bl	8004bf4 <HAL_RCC_GetSysClockFreq>
 800786a:	61b8      	str	r0, [r7, #24]
        break;
 800786c:	e008      	b.n	8007880 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800786e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007872:	61bb      	str	r3, [r7, #24]
        break;
 8007874:	e004      	b.n	8007880 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8007876:	2300      	movs	r3, #0
 8007878:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	77bb      	strb	r3, [r7, #30]
        break;
 800787e:	bf00      	nop
    }

    if (pclk != 0U)
 8007880:	69bb      	ldr	r3, [r7, #24]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d018      	beq.n	80078b8 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	085a      	lsrs	r2, r3, #1
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	441a      	add	r2, r3
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	fbb2 f3f3 	udiv	r3, r2, r3
 8007898:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	2b0f      	cmp	r3, #15
 800789e:	d909      	bls.n	80078b4 <UART_SetConfig+0x49c>
 80078a0:	693b      	ldr	r3, [r7, #16]
 80078a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078a6:	d205      	bcs.n	80078b4 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	b29a      	uxth	r2, r3
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	60da      	str	r2, [r3, #12]
 80078b2:	e001      	b.n	80078b8 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80078b4:	2301      	movs	r3, #1
 80078b6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2200      	movs	r2, #0
 80078bc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2200      	movs	r2, #0
 80078c2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80078c4:	7fbb      	ldrb	r3, [r7, #30]
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3720      	adds	r7, #32
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}
 80078ce:	bf00      	nop
 80078d0:	40007c00 	.word	0x40007c00
 80078d4:	40023800 	.word	0x40023800
 80078d8:	00f42400 	.word	0x00f42400

080078dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80078dc:	b480      	push	{r7}
 80078de:	b083      	sub	sp, #12
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078e8:	f003 0301 	and.w	r3, r3, #1
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d00a      	beq.n	8007906 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	430a      	orrs	r2, r1
 8007904:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800790a:	f003 0302 	and.w	r3, r3, #2
 800790e:	2b00      	cmp	r3, #0
 8007910:	d00a      	beq.n	8007928 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	685b      	ldr	r3, [r3, #4]
 8007918:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	430a      	orrs	r2, r1
 8007926:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800792c:	f003 0304 	and.w	r3, r3, #4
 8007930:	2b00      	cmp	r3, #0
 8007932:	d00a      	beq.n	800794a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	430a      	orrs	r2, r1
 8007948:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800794e:	f003 0308 	and.w	r3, r3, #8
 8007952:	2b00      	cmp	r3, #0
 8007954:	d00a      	beq.n	800796c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	430a      	orrs	r2, r1
 800796a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007970:	f003 0310 	and.w	r3, r3, #16
 8007974:	2b00      	cmp	r3, #0
 8007976:	d00a      	beq.n	800798e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	689b      	ldr	r3, [r3, #8]
 800797e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	430a      	orrs	r2, r1
 800798c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007992:	f003 0320 	and.w	r3, r3, #32
 8007996:	2b00      	cmp	r3, #0
 8007998:	d00a      	beq.n	80079b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	430a      	orrs	r2, r1
 80079ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d01a      	beq.n	80079f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	430a      	orrs	r2, r1
 80079d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80079da:	d10a      	bne.n	80079f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	430a      	orrs	r2, r1
 80079f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d00a      	beq.n	8007a14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	430a      	orrs	r2, r1
 8007a12:	605a      	str	r2, [r3, #4]
  }
}
 8007a14:	bf00      	nop
 8007a16:	370c      	adds	r7, #12
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr

08007a20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b086      	sub	sp, #24
 8007a24:	af02      	add	r7, sp, #8
 8007a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a30:	f7fb fb5c 	bl	80030ec <HAL_GetTick>
 8007a34:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f003 0308 	and.w	r3, r3, #8
 8007a40:	2b08      	cmp	r3, #8
 8007a42:	d10e      	bne.n	8007a62 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a44:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007a48:	9300      	str	r3, [sp, #0]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f000 f82d 	bl	8007ab2 <UART_WaitOnFlagUntilTimeout>
 8007a58:	4603      	mov	r3, r0
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d001      	beq.n	8007a62 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a5e:	2303      	movs	r3, #3
 8007a60:	e023      	b.n	8007aaa <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f003 0304 	and.w	r3, r3, #4
 8007a6c:	2b04      	cmp	r3, #4
 8007a6e:	d10e      	bne.n	8007a8e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a70:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007a74:	9300      	str	r3, [sp, #0]
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f000 f817 	bl	8007ab2 <UART_WaitOnFlagUntilTimeout>
 8007a84:	4603      	mov	r3, r0
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d001      	beq.n	8007a8e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a8a:	2303      	movs	r3, #3
 8007a8c:	e00d      	b.n	8007aaa <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2220      	movs	r2, #32
 8007a92:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2220      	movs	r2, #32
 8007a98:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007aa8:	2300      	movs	r3, #0
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3710      	adds	r7, #16
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}

08007ab2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ab2:	b580      	push	{r7, lr}
 8007ab4:	b09c      	sub	sp, #112	; 0x70
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	60f8      	str	r0, [r7, #12]
 8007aba:	60b9      	str	r1, [r7, #8]
 8007abc:	603b      	str	r3, [r7, #0]
 8007abe:	4613      	mov	r3, r2
 8007ac0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ac2:	e0a5      	b.n	8007c10 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ac4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aca:	f000 80a1 	beq.w	8007c10 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ace:	f7fb fb0d 	bl	80030ec <HAL_GetTick>
 8007ad2:	4602      	mov	r2, r0
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	1ad3      	subs	r3, r2, r3
 8007ad8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007ada:	429a      	cmp	r2, r3
 8007adc:	d302      	bcc.n	8007ae4 <UART_WaitOnFlagUntilTimeout+0x32>
 8007ade:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d13e      	bne.n	8007b62 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007aec:	e853 3f00 	ldrex	r3, [r3]
 8007af0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007af2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007af4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007af8:	667b      	str	r3, [r7, #100]	; 0x64
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	461a      	mov	r2, r3
 8007b00:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b02:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b04:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b06:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007b08:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007b0a:	e841 2300 	strex	r3, r2, [r1]
 8007b0e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007b10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d1e6      	bne.n	8007ae4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	3308      	adds	r3, #8
 8007b1c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b20:	e853 3f00 	ldrex	r3, [r3]
 8007b24:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b28:	f023 0301 	bic.w	r3, r3, #1
 8007b2c:	663b      	str	r3, [r7, #96]	; 0x60
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	3308      	adds	r3, #8
 8007b34:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007b36:	64ba      	str	r2, [r7, #72]	; 0x48
 8007b38:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b3a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007b3c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b3e:	e841 2300 	strex	r3, r2, [r1]
 8007b42:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007b44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d1e5      	bne.n	8007b16 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2220      	movs	r2, #32
 8007b4e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2220      	movs	r2, #32
 8007b54:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007b5e:	2303      	movs	r3, #3
 8007b60:	e067      	b.n	8007c32 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f003 0304 	and.w	r3, r3, #4
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d04f      	beq.n	8007c10 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	69db      	ldr	r3, [r3, #28]
 8007b76:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b7e:	d147      	bne.n	8007c10 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007b88:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b92:	e853 3f00 	ldrex	r3, [r3]
 8007b96:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b9a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007b9e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	461a      	mov	r2, r3
 8007ba6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ba8:	637b      	str	r3, [r7, #52]	; 0x34
 8007baa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007bae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007bb0:	e841 2300 	strex	r3, r2, [r1]
 8007bb4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d1e6      	bne.n	8007b8a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	3308      	adds	r3, #8
 8007bc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bc4:	697b      	ldr	r3, [r7, #20]
 8007bc6:	e853 3f00 	ldrex	r3, [r3]
 8007bca:	613b      	str	r3, [r7, #16]
   return(result);
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	f023 0301 	bic.w	r3, r3, #1
 8007bd2:	66bb      	str	r3, [r7, #104]	; 0x68
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	3308      	adds	r3, #8
 8007bda:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007bdc:	623a      	str	r2, [r7, #32]
 8007bde:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007be0:	69f9      	ldr	r1, [r7, #28]
 8007be2:	6a3a      	ldr	r2, [r7, #32]
 8007be4:	e841 2300 	strex	r3, r2, [r1]
 8007be8:	61bb      	str	r3, [r7, #24]
   return(result);
 8007bea:	69bb      	ldr	r3, [r7, #24]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d1e5      	bne.n	8007bbc <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2220      	movs	r2, #32
 8007bf4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	2220      	movs	r2, #32
 8007bfa:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2220      	movs	r2, #32
 8007c00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	2200      	movs	r2, #0
 8007c08:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007c0c:	2303      	movs	r3, #3
 8007c0e:	e010      	b.n	8007c32 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	69da      	ldr	r2, [r3, #28]
 8007c16:	68bb      	ldr	r3, [r7, #8]
 8007c18:	4013      	ands	r3, r2
 8007c1a:	68ba      	ldr	r2, [r7, #8]
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	bf0c      	ite	eq
 8007c20:	2301      	moveq	r3, #1
 8007c22:	2300      	movne	r3, #0
 8007c24:	b2db      	uxtb	r3, r3
 8007c26:	461a      	mov	r2, r3
 8007c28:	79fb      	ldrb	r3, [r7, #7]
 8007c2a:	429a      	cmp	r2, r3
 8007c2c:	f43f af4a 	beq.w	8007ac4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c30:	2300      	movs	r3, #0
}
 8007c32:	4618      	mov	r0, r3
 8007c34:	3770      	adds	r7, #112	; 0x70
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bd80      	pop	{r7, pc}
	...

08007c3c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c3c:	b480      	push	{r7}
 8007c3e:	b097      	sub	sp, #92	; 0x5c
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	60f8      	str	r0, [r7, #12]
 8007c44:	60b9      	str	r1, [r7, #8]
 8007c46:	4613      	mov	r3, r2
 8007c48:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	68ba      	ldr	r2, [r7, #8]
 8007c4e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	88fa      	ldrh	r2, [r7, #6]
 8007c54:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	88fa      	ldrh	r2, [r7, #6]
 8007c5c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2200      	movs	r2, #0
 8007c64:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	689b      	ldr	r3, [r3, #8]
 8007c6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c6e:	d10e      	bne.n	8007c8e <UART_Start_Receive_IT+0x52>
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	691b      	ldr	r3, [r3, #16]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d105      	bne.n	8007c84 <UART_Start_Receive_IT+0x48>
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007c7e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007c82:	e02d      	b.n	8007ce0 <UART_Start_Receive_IT+0xa4>
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	22ff      	movs	r2, #255	; 0xff
 8007c88:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007c8c:	e028      	b.n	8007ce0 <UART_Start_Receive_IT+0xa4>
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	689b      	ldr	r3, [r3, #8]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d10d      	bne.n	8007cb2 <UART_Start_Receive_IT+0x76>
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	691b      	ldr	r3, [r3, #16]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d104      	bne.n	8007ca8 <UART_Start_Receive_IT+0x6c>
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	22ff      	movs	r2, #255	; 0xff
 8007ca2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ca6:	e01b      	b.n	8007ce0 <UART_Start_Receive_IT+0xa4>
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	227f      	movs	r2, #127	; 0x7f
 8007cac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007cb0:	e016      	b.n	8007ce0 <UART_Start_Receive_IT+0xa4>
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	689b      	ldr	r3, [r3, #8]
 8007cb6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007cba:	d10d      	bne.n	8007cd8 <UART_Start_Receive_IT+0x9c>
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	691b      	ldr	r3, [r3, #16]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d104      	bne.n	8007cce <UART_Start_Receive_IT+0x92>
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	227f      	movs	r2, #127	; 0x7f
 8007cc8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ccc:	e008      	b.n	8007ce0 <UART_Start_Receive_IT+0xa4>
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	223f      	movs	r2, #63	; 0x3f
 8007cd2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007cd6:	e003      	b.n	8007ce0 <UART_Start_Receive_IT+0xa4>
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	2222      	movs	r2, #34	; 0x22
 8007cec:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	3308      	adds	r3, #8
 8007cf4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cf8:	e853 3f00 	ldrex	r3, [r3]
 8007cfc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d00:	f043 0301 	orr.w	r3, r3, #1
 8007d04:	657b      	str	r3, [r7, #84]	; 0x54
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	3308      	adds	r3, #8
 8007d0c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007d0e:	64ba      	str	r2, [r7, #72]	; 0x48
 8007d10:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d12:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007d14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d16:	e841 2300 	strex	r3, r2, [r1]
 8007d1a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007d1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d1e5      	bne.n	8007cee <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	689b      	ldr	r3, [r3, #8]
 8007d26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d2a:	d107      	bne.n	8007d3c <UART_Start_Receive_IT+0x100>
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	691b      	ldr	r3, [r3, #16]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d103      	bne.n	8007d3c <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	4a24      	ldr	r2, [pc, #144]	; (8007dc8 <UART_Start_Receive_IT+0x18c>)
 8007d38:	665a      	str	r2, [r3, #100]	; 0x64
 8007d3a:	e002      	b.n	8007d42 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	4a23      	ldr	r2, [pc, #140]	; (8007dcc <UART_Start_Receive_IT+0x190>)
 8007d40:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2200      	movs	r2, #0
 8007d46:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	691b      	ldr	r3, [r3, #16]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d019      	beq.n	8007d86 <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d5a:	e853 3f00 	ldrex	r3, [r3]
 8007d5e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d62:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007d66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	461a      	mov	r2, r3
 8007d6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d70:	637b      	str	r3, [r7, #52]	; 0x34
 8007d72:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d74:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007d76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007d78:	e841 2300 	strex	r3, r2, [r1]
 8007d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d1e6      	bne.n	8007d52 <UART_Start_Receive_IT+0x116>
 8007d84:	e018      	b.n	8007db8 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	e853 3f00 	ldrex	r3, [r3]
 8007d92:	613b      	str	r3, [r7, #16]
   return(result);
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	f043 0320 	orr.w	r3, r3, #32
 8007d9a:	653b      	str	r3, [r7, #80]	; 0x50
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	461a      	mov	r2, r3
 8007da2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007da4:	623b      	str	r3, [r7, #32]
 8007da6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007da8:	69f9      	ldr	r1, [r7, #28]
 8007daa:	6a3a      	ldr	r2, [r7, #32]
 8007dac:	e841 2300 	strex	r3, r2, [r1]
 8007db0:	61bb      	str	r3, [r7, #24]
   return(result);
 8007db2:	69bb      	ldr	r3, [r7, #24]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d1e6      	bne.n	8007d86 <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 8007db8:	2300      	movs	r3, #0
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	375c      	adds	r7, #92	; 0x5c
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc4:	4770      	bx	lr
 8007dc6:	bf00      	nop
 8007dc8:	080081e9 	.word	0x080081e9
 8007dcc:	0800808d 	.word	0x0800808d

08007dd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b095      	sub	sp, #84	; 0x54
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007de0:	e853 3f00 	ldrex	r3, [r3]
 8007de4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007de8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007dec:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	461a      	mov	r2, r3
 8007df4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007df6:	643b      	str	r3, [r7, #64]	; 0x40
 8007df8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dfa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007dfc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007dfe:	e841 2300 	strex	r3, r2, [r1]
 8007e02:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d1e6      	bne.n	8007dd8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	3308      	adds	r3, #8
 8007e10:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e12:	6a3b      	ldr	r3, [r7, #32]
 8007e14:	e853 3f00 	ldrex	r3, [r3]
 8007e18:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e1a:	69fb      	ldr	r3, [r7, #28]
 8007e1c:	f023 0301 	bic.w	r3, r3, #1
 8007e20:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	3308      	adds	r3, #8
 8007e28:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e2a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007e2c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e2e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007e30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e32:	e841 2300 	strex	r3, r2, [r1]
 8007e36:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d1e5      	bne.n	8007e0a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d118      	bne.n	8007e78 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	e853 3f00 	ldrex	r3, [r3]
 8007e52:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	f023 0310 	bic.w	r3, r3, #16
 8007e5a:	647b      	str	r3, [r7, #68]	; 0x44
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	461a      	mov	r2, r3
 8007e62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e64:	61bb      	str	r3, [r7, #24]
 8007e66:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e68:	6979      	ldr	r1, [r7, #20]
 8007e6a:	69ba      	ldr	r2, [r7, #24]
 8007e6c:	e841 2300 	strex	r3, r2, [r1]
 8007e70:	613b      	str	r3, [r7, #16]
   return(result);
 8007e72:	693b      	ldr	r3, [r7, #16]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d1e6      	bne.n	8007e46 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2220      	movs	r2, #32
 8007e7c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2200      	movs	r2, #0
 8007e82:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2200      	movs	r2, #0
 8007e88:	665a      	str	r2, [r3, #100]	; 0x64
}
 8007e8a:	bf00      	nop
 8007e8c:	3754      	adds	r7, #84	; 0x54
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e94:	4770      	bx	lr

08007e96 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007e96:	b580      	push	{r7, lr}
 8007e98:	b084      	sub	sp, #16
 8007e9a:	af00      	add	r7, sp, #0
 8007e9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ea2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007eb4:	68f8      	ldr	r0, [r7, #12]
 8007eb6:	f7ff fa8f 	bl	80073d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007eba:	bf00      	nop
 8007ebc:	3710      	adds	r7, #16
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}

08007ec2 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007ec2:	b480      	push	{r7}
 8007ec4:	b08f      	sub	sp, #60	; 0x3c
 8007ec6:	af00      	add	r7, sp, #0
 8007ec8:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007ece:	2b21      	cmp	r3, #33	; 0x21
 8007ed0:	d14c      	bne.n	8007f6c <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007ed8:	b29b      	uxth	r3, r3
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d132      	bne.n	8007f44 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee4:	6a3b      	ldr	r3, [r7, #32]
 8007ee6:	e853 3f00 	ldrex	r3, [r3]
 8007eea:	61fb      	str	r3, [r7, #28]
   return(result);
 8007eec:	69fb      	ldr	r3, [r7, #28]
 8007eee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ef2:	637b      	str	r3, [r7, #52]	; 0x34
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	461a      	mov	r2, r3
 8007efa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007efc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007efe:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f00:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f04:	e841 2300 	strex	r3, r2, [r1]
 8007f08:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d1e6      	bne.n	8007ede <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	e853 3f00 	ldrex	r3, [r3]
 8007f1c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f24:	633b      	str	r3, [r7, #48]	; 0x30
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	461a      	mov	r2, r3
 8007f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f2e:	61bb      	str	r3, [r7, #24]
 8007f30:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f32:	6979      	ldr	r1, [r7, #20]
 8007f34:	69ba      	ldr	r2, [r7, #24]
 8007f36:	e841 2300 	strex	r3, r2, [r1]
 8007f3a:	613b      	str	r3, [r7, #16]
   return(result);
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d1e6      	bne.n	8007f10 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8007f42:	e013      	b.n	8007f6c <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f48:	781a      	ldrb	r2, [r3, #0]
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f54:	1c5a      	adds	r2, r3, #1
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007f60:	b29b      	uxth	r3, r3
 8007f62:	3b01      	subs	r3, #1
 8007f64:	b29a      	uxth	r2, r3
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8007f6c:	bf00      	nop
 8007f6e:	373c      	adds	r7, #60	; 0x3c
 8007f70:	46bd      	mov	sp, r7
 8007f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f76:	4770      	bx	lr

08007f78 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007f78:	b480      	push	{r7}
 8007f7a:	b091      	sub	sp, #68	; 0x44
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007f84:	2b21      	cmp	r3, #33	; 0x21
 8007f86:	d151      	bne.n	800802c <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007f8e:	b29b      	uxth	r3, r3
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d132      	bne.n	8007ffa <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f9c:	e853 3f00 	ldrex	r3, [r3]
 8007fa0:	623b      	str	r3, [r7, #32]
   return(result);
 8007fa2:	6a3b      	ldr	r3, [r7, #32]
 8007fa4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007fa8:	63bb      	str	r3, [r7, #56]	; 0x38
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	461a      	mov	r2, r3
 8007fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fb2:	633b      	str	r3, [r7, #48]	; 0x30
 8007fb4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fb6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007fb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007fba:	e841 2300 	strex	r3, r2, [r1]
 8007fbe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d1e6      	bne.n	8007f94 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	e853 3f00 	ldrex	r3, [r3]
 8007fd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007fda:	637b      	str	r3, [r7, #52]	; 0x34
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fe4:	61fb      	str	r3, [r7, #28]
 8007fe6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe8:	69b9      	ldr	r1, [r7, #24]
 8007fea:	69fa      	ldr	r2, [r7, #28]
 8007fec:	e841 2300 	strex	r3, r2, [r1]
 8007ff0:	617b      	str	r3, [r7, #20]
   return(result);
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d1e6      	bne.n	8007fc6 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8007ff8:	e018      	b.n	800802c <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ffe:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008000:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008002:	881b      	ldrh	r3, [r3, #0]
 8008004:	461a      	mov	r2, r3
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800800e:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008014:	1c9a      	adds	r2, r3, #2
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008020:	b29b      	uxth	r3, r3
 8008022:	3b01      	subs	r3, #1
 8008024:	b29a      	uxth	r2, r3
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800802c:	bf00      	nop
 800802e:	3744      	adds	r7, #68	; 0x44
 8008030:	46bd      	mov	sp, r7
 8008032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008036:	4770      	bx	lr

08008038 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b088      	sub	sp, #32
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	e853 3f00 	ldrex	r3, [r3]
 800804c:	60bb      	str	r3, [r7, #8]
   return(result);
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008054:	61fb      	str	r3, [r7, #28]
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	461a      	mov	r2, r3
 800805c:	69fb      	ldr	r3, [r7, #28]
 800805e:	61bb      	str	r3, [r7, #24]
 8008060:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008062:	6979      	ldr	r1, [r7, #20]
 8008064:	69ba      	ldr	r2, [r7, #24]
 8008066:	e841 2300 	strex	r3, r2, [r1]
 800806a:	613b      	str	r3, [r7, #16]
   return(result);
 800806c:	693b      	ldr	r3, [r7, #16]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d1e6      	bne.n	8008040 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2220      	movs	r2, #32
 8008076:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2200      	movs	r2, #0
 800807c:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f7fa ff80 	bl	8002f84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008084:	bf00      	nop
 8008086:	3720      	adds	r7, #32
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}

0800808c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b096      	sub	sp, #88	; 0x58
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800809a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80080a2:	2b22      	cmp	r3, #34	; 0x22
 80080a4:	f040 8094 	bne.w	80081d0 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ae:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80080b2:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80080b6:	b2d9      	uxtb	r1, r3
 80080b8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80080bc:	b2da      	uxtb	r2, r3
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080c2:	400a      	ands	r2, r1
 80080c4:	b2d2      	uxtb	r2, r2
 80080c6:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080cc:	1c5a      	adds	r2, r3, #1
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80080d8:	b29b      	uxth	r3, r3
 80080da:	3b01      	subs	r3, #1
 80080dc:	b29a      	uxth	r2, r3
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80080ea:	b29b      	uxth	r3, r3
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d177      	bne.n	80081e0 <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080f8:	e853 3f00 	ldrex	r3, [r3]
 80080fc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80080fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008100:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008104:	653b      	str	r3, [r7, #80]	; 0x50
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	461a      	mov	r2, r3
 800810c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800810e:	647b      	str	r3, [r7, #68]	; 0x44
 8008110:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008112:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008114:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008116:	e841 2300 	strex	r3, r2, [r1]
 800811a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800811c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800811e:	2b00      	cmp	r3, #0
 8008120:	d1e6      	bne.n	80080f0 <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	3308      	adds	r3, #8
 8008128:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800812a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800812c:	e853 3f00 	ldrex	r3, [r3]
 8008130:	623b      	str	r3, [r7, #32]
   return(result);
 8008132:	6a3b      	ldr	r3, [r7, #32]
 8008134:	f023 0301 	bic.w	r3, r3, #1
 8008138:	64fb      	str	r3, [r7, #76]	; 0x4c
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	3308      	adds	r3, #8
 8008140:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008142:	633a      	str	r2, [r7, #48]	; 0x30
 8008144:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008146:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008148:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800814a:	e841 2300 	strex	r3, r2, [r1]
 800814e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008152:	2b00      	cmp	r3, #0
 8008154:	d1e5      	bne.n	8008122 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2220      	movs	r2, #32
 800815a:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2200      	movs	r2, #0
 8008160:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008166:	2b01      	cmp	r3, #1
 8008168:	d12e      	bne.n	80081c8 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2200      	movs	r2, #0
 800816e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008176:	693b      	ldr	r3, [r7, #16]
 8008178:	e853 3f00 	ldrex	r3, [r3]
 800817c:	60fb      	str	r3, [r7, #12]
   return(result);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	f023 0310 	bic.w	r3, r3, #16
 8008184:	64bb      	str	r3, [r7, #72]	; 0x48
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	461a      	mov	r2, r3
 800818c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800818e:	61fb      	str	r3, [r7, #28]
 8008190:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008192:	69b9      	ldr	r1, [r7, #24]
 8008194:	69fa      	ldr	r2, [r7, #28]
 8008196:	e841 2300 	strex	r3, r2, [r1]
 800819a:	617b      	str	r3, [r7, #20]
   return(result);
 800819c:	697b      	ldr	r3, [r7, #20]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d1e6      	bne.n	8008170 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	69db      	ldr	r3, [r3, #28]
 80081a8:	f003 0310 	and.w	r3, r3, #16
 80081ac:	2b10      	cmp	r3, #16
 80081ae:	d103      	bne.n	80081b8 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	2210      	movs	r2, #16
 80081b6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80081be:	4619      	mov	r1, r3
 80081c0:	6878      	ldr	r0, [r7, #4]
 80081c2:	f7ff f913 	bl	80073ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80081c6:	e00b      	b.n	80081e0 <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f7fa fe7f 	bl	8002ecc <HAL_UART_RxCpltCallback>
}
 80081ce:	e007      	b.n	80081e0 <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	699a      	ldr	r2, [r3, #24]
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f042 0208 	orr.w	r2, r2, #8
 80081de:	619a      	str	r2, [r3, #24]
}
 80081e0:	bf00      	nop
 80081e2:	3758      	adds	r7, #88	; 0x58
 80081e4:	46bd      	mov	sp, r7
 80081e6:	bd80      	pop	{r7, pc}

080081e8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b096      	sub	sp, #88	; 0x58
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80081f6:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80081fe:	2b22      	cmp	r3, #34	; 0x22
 8008200:	f040 8094 	bne.w	800832c <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800820a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008212:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8008214:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8008218:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800821c:	4013      	ands	r3, r2
 800821e:	b29a      	uxth	r2, r3
 8008220:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008222:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008228:	1c9a      	adds	r2, r3, #2
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008234:	b29b      	uxth	r3, r3
 8008236:	3b01      	subs	r3, #1
 8008238:	b29a      	uxth	r2, r3
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008246:	b29b      	uxth	r3, r3
 8008248:	2b00      	cmp	r3, #0
 800824a:	d177      	bne.n	800833c <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008254:	e853 3f00 	ldrex	r3, [r3]
 8008258:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800825a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800825c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008260:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	461a      	mov	r2, r3
 8008268:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800826a:	643b      	str	r3, [r7, #64]	; 0x40
 800826c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800826e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008270:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008272:	e841 2300 	strex	r3, r2, [r1]
 8008276:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008278:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800827a:	2b00      	cmp	r3, #0
 800827c:	d1e6      	bne.n	800824c <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	3308      	adds	r3, #8
 8008284:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008286:	6a3b      	ldr	r3, [r7, #32]
 8008288:	e853 3f00 	ldrex	r3, [r3]
 800828c:	61fb      	str	r3, [r7, #28]
   return(result);
 800828e:	69fb      	ldr	r3, [r7, #28]
 8008290:	f023 0301 	bic.w	r3, r3, #1
 8008294:	64bb      	str	r3, [r7, #72]	; 0x48
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	3308      	adds	r3, #8
 800829c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800829e:	62fa      	str	r2, [r7, #44]	; 0x2c
 80082a0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082a2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80082a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80082a6:	e841 2300 	strex	r3, r2, [r1]
 80082aa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80082ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d1e5      	bne.n	800827e <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2220      	movs	r2, #32
 80082b6:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2200      	movs	r2, #0
 80082bc:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	d12e      	bne.n	8008324 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2200      	movs	r2, #0
 80082ca:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	e853 3f00 	ldrex	r3, [r3]
 80082d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	f023 0310 	bic.w	r3, r3, #16
 80082e0:	647b      	str	r3, [r7, #68]	; 0x44
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	461a      	mov	r2, r3
 80082e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80082ea:	61bb      	str	r3, [r7, #24]
 80082ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ee:	6979      	ldr	r1, [r7, #20]
 80082f0:	69ba      	ldr	r2, [r7, #24]
 80082f2:	e841 2300 	strex	r3, r2, [r1]
 80082f6:	613b      	str	r3, [r7, #16]
   return(result);
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d1e6      	bne.n	80082cc <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	69db      	ldr	r3, [r3, #28]
 8008304:	f003 0310 	and.w	r3, r3, #16
 8008308:	2b10      	cmp	r3, #16
 800830a:	d103      	bne.n	8008314 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	2210      	movs	r2, #16
 8008312:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800831a:	4619      	mov	r1, r3
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f7ff f865 	bl	80073ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008322:	e00b      	b.n	800833c <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f7fa fdd1 	bl	8002ecc <HAL_UART_RxCpltCallback>
}
 800832a:	e007      	b.n	800833c <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	699a      	ldr	r2, [r3, #24]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f042 0208 	orr.w	r2, r2, #8
 800833a:	619a      	str	r2, [r3, #24]
}
 800833c:	bf00      	nop
 800833e:	3758      	adds	r7, #88	; 0x58
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}

08008344 <__errno>:
 8008344:	4b01      	ldr	r3, [pc, #4]	; (800834c <__errno+0x8>)
 8008346:	6818      	ldr	r0, [r3, #0]
 8008348:	4770      	bx	lr
 800834a:	bf00      	nop
 800834c:	200000fc 	.word	0x200000fc

08008350 <__libc_init_array>:
 8008350:	b570      	push	{r4, r5, r6, lr}
 8008352:	4d0d      	ldr	r5, [pc, #52]	; (8008388 <__libc_init_array+0x38>)
 8008354:	4c0d      	ldr	r4, [pc, #52]	; (800838c <__libc_init_array+0x3c>)
 8008356:	1b64      	subs	r4, r4, r5
 8008358:	10a4      	asrs	r4, r4, #2
 800835a:	2600      	movs	r6, #0
 800835c:	42a6      	cmp	r6, r4
 800835e:	d109      	bne.n	8008374 <__libc_init_array+0x24>
 8008360:	4d0b      	ldr	r5, [pc, #44]	; (8008390 <__libc_init_array+0x40>)
 8008362:	4c0c      	ldr	r4, [pc, #48]	; (8008394 <__libc_init_array+0x44>)
 8008364:	f004 ffca 	bl	800d2fc <_init>
 8008368:	1b64      	subs	r4, r4, r5
 800836a:	10a4      	asrs	r4, r4, #2
 800836c:	2600      	movs	r6, #0
 800836e:	42a6      	cmp	r6, r4
 8008370:	d105      	bne.n	800837e <__libc_init_array+0x2e>
 8008372:	bd70      	pop	{r4, r5, r6, pc}
 8008374:	f855 3b04 	ldr.w	r3, [r5], #4
 8008378:	4798      	blx	r3
 800837a:	3601      	adds	r6, #1
 800837c:	e7ee      	b.n	800835c <__libc_init_array+0xc>
 800837e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008382:	4798      	blx	r3
 8008384:	3601      	adds	r6, #1
 8008386:	e7f2      	b.n	800836e <__libc_init_array+0x1e>
 8008388:	0800e234 	.word	0x0800e234
 800838c:	0800e234 	.word	0x0800e234
 8008390:	0800e234 	.word	0x0800e234
 8008394:	0800e238 	.word	0x0800e238

08008398 <memset>:
 8008398:	4402      	add	r2, r0
 800839a:	4603      	mov	r3, r0
 800839c:	4293      	cmp	r3, r2
 800839e:	d100      	bne.n	80083a2 <memset+0xa>
 80083a0:	4770      	bx	lr
 80083a2:	f803 1b01 	strb.w	r1, [r3], #1
 80083a6:	e7f9      	b.n	800839c <memset+0x4>

080083a8 <__cvt>:
 80083a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083aa:	ed2d 8b02 	vpush	{d8}
 80083ae:	eeb0 8b40 	vmov.f64	d8, d0
 80083b2:	b085      	sub	sp, #20
 80083b4:	4617      	mov	r7, r2
 80083b6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80083b8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80083ba:	ee18 2a90 	vmov	r2, s17
 80083be:	f025 0520 	bic.w	r5, r5, #32
 80083c2:	2a00      	cmp	r2, #0
 80083c4:	bfb6      	itet	lt
 80083c6:	222d      	movlt	r2, #45	; 0x2d
 80083c8:	2200      	movge	r2, #0
 80083ca:	eeb1 8b40 	vneglt.f64	d8, d0
 80083ce:	2d46      	cmp	r5, #70	; 0x46
 80083d0:	460c      	mov	r4, r1
 80083d2:	701a      	strb	r2, [r3, #0]
 80083d4:	d004      	beq.n	80083e0 <__cvt+0x38>
 80083d6:	2d45      	cmp	r5, #69	; 0x45
 80083d8:	d100      	bne.n	80083dc <__cvt+0x34>
 80083da:	3401      	adds	r4, #1
 80083dc:	2102      	movs	r1, #2
 80083de:	e000      	b.n	80083e2 <__cvt+0x3a>
 80083e0:	2103      	movs	r1, #3
 80083e2:	ab03      	add	r3, sp, #12
 80083e4:	9301      	str	r3, [sp, #4]
 80083e6:	ab02      	add	r3, sp, #8
 80083e8:	9300      	str	r3, [sp, #0]
 80083ea:	4622      	mov	r2, r4
 80083ec:	4633      	mov	r3, r6
 80083ee:	eeb0 0b48 	vmov.f64	d0, d8
 80083f2:	f001 fe0d 	bl	800a010 <_dtoa_r>
 80083f6:	2d47      	cmp	r5, #71	; 0x47
 80083f8:	d109      	bne.n	800840e <__cvt+0x66>
 80083fa:	07fb      	lsls	r3, r7, #31
 80083fc:	d407      	bmi.n	800840e <__cvt+0x66>
 80083fe:	9b03      	ldr	r3, [sp, #12]
 8008400:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008402:	1a1b      	subs	r3, r3, r0
 8008404:	6013      	str	r3, [r2, #0]
 8008406:	b005      	add	sp, #20
 8008408:	ecbd 8b02 	vpop	{d8}
 800840c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800840e:	2d46      	cmp	r5, #70	; 0x46
 8008410:	eb00 0204 	add.w	r2, r0, r4
 8008414:	d10c      	bne.n	8008430 <__cvt+0x88>
 8008416:	7803      	ldrb	r3, [r0, #0]
 8008418:	2b30      	cmp	r3, #48	; 0x30
 800841a:	d107      	bne.n	800842c <__cvt+0x84>
 800841c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008424:	bf1c      	itt	ne
 8008426:	f1c4 0401 	rsbne	r4, r4, #1
 800842a:	6034      	strne	r4, [r6, #0]
 800842c:	6833      	ldr	r3, [r6, #0]
 800842e:	441a      	add	r2, r3
 8008430:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008438:	bf08      	it	eq
 800843a:	9203      	streq	r2, [sp, #12]
 800843c:	2130      	movs	r1, #48	; 0x30
 800843e:	9b03      	ldr	r3, [sp, #12]
 8008440:	4293      	cmp	r3, r2
 8008442:	d2dc      	bcs.n	80083fe <__cvt+0x56>
 8008444:	1c5c      	adds	r4, r3, #1
 8008446:	9403      	str	r4, [sp, #12]
 8008448:	7019      	strb	r1, [r3, #0]
 800844a:	e7f8      	b.n	800843e <__cvt+0x96>

0800844c <__exponent>:
 800844c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800844e:	4603      	mov	r3, r0
 8008450:	2900      	cmp	r1, #0
 8008452:	bfb8      	it	lt
 8008454:	4249      	neglt	r1, r1
 8008456:	f803 2b02 	strb.w	r2, [r3], #2
 800845a:	bfb4      	ite	lt
 800845c:	222d      	movlt	r2, #45	; 0x2d
 800845e:	222b      	movge	r2, #43	; 0x2b
 8008460:	2909      	cmp	r1, #9
 8008462:	7042      	strb	r2, [r0, #1]
 8008464:	dd2a      	ble.n	80084bc <__exponent+0x70>
 8008466:	f10d 0407 	add.w	r4, sp, #7
 800846a:	46a4      	mov	ip, r4
 800846c:	270a      	movs	r7, #10
 800846e:	46a6      	mov	lr, r4
 8008470:	460a      	mov	r2, r1
 8008472:	fb91 f6f7 	sdiv	r6, r1, r7
 8008476:	fb07 1516 	mls	r5, r7, r6, r1
 800847a:	3530      	adds	r5, #48	; 0x30
 800847c:	2a63      	cmp	r2, #99	; 0x63
 800847e:	f104 34ff 	add.w	r4, r4, #4294967295
 8008482:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008486:	4631      	mov	r1, r6
 8008488:	dcf1      	bgt.n	800846e <__exponent+0x22>
 800848a:	3130      	adds	r1, #48	; 0x30
 800848c:	f1ae 0502 	sub.w	r5, lr, #2
 8008490:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008494:	1c44      	adds	r4, r0, #1
 8008496:	4629      	mov	r1, r5
 8008498:	4561      	cmp	r1, ip
 800849a:	d30a      	bcc.n	80084b2 <__exponent+0x66>
 800849c:	f10d 0209 	add.w	r2, sp, #9
 80084a0:	eba2 020e 	sub.w	r2, r2, lr
 80084a4:	4565      	cmp	r5, ip
 80084a6:	bf88      	it	hi
 80084a8:	2200      	movhi	r2, #0
 80084aa:	4413      	add	r3, r2
 80084ac:	1a18      	subs	r0, r3, r0
 80084ae:	b003      	add	sp, #12
 80084b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80084b6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80084ba:	e7ed      	b.n	8008498 <__exponent+0x4c>
 80084bc:	2330      	movs	r3, #48	; 0x30
 80084be:	3130      	adds	r1, #48	; 0x30
 80084c0:	7083      	strb	r3, [r0, #2]
 80084c2:	70c1      	strb	r1, [r0, #3]
 80084c4:	1d03      	adds	r3, r0, #4
 80084c6:	e7f1      	b.n	80084ac <__exponent+0x60>

080084c8 <_printf_float>:
 80084c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084cc:	b08b      	sub	sp, #44	; 0x2c
 80084ce:	460c      	mov	r4, r1
 80084d0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80084d4:	4616      	mov	r6, r2
 80084d6:	461f      	mov	r7, r3
 80084d8:	4605      	mov	r5, r0
 80084da:	f002 fe8b 	bl	800b1f4 <_localeconv_r>
 80084de:	f8d0 b000 	ldr.w	fp, [r0]
 80084e2:	4658      	mov	r0, fp
 80084e4:	f7f7 feb6 	bl	8000254 <strlen>
 80084e8:	2300      	movs	r3, #0
 80084ea:	9308      	str	r3, [sp, #32]
 80084ec:	f8d8 3000 	ldr.w	r3, [r8]
 80084f0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80084f4:	6822      	ldr	r2, [r4, #0]
 80084f6:	3307      	adds	r3, #7
 80084f8:	f023 0307 	bic.w	r3, r3, #7
 80084fc:	f103 0108 	add.w	r1, r3, #8
 8008500:	f8c8 1000 	str.w	r1, [r8]
 8008504:	4682      	mov	sl, r0
 8008506:	e9d3 0100 	ldrd	r0, r1, [r3]
 800850a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800850e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8008770 <_printf_float+0x2a8>
 8008512:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8008516:	eeb0 6bc0 	vabs.f64	d6, d0
 800851a:	eeb4 6b47 	vcmp.f64	d6, d7
 800851e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008522:	dd24      	ble.n	800856e <_printf_float+0xa6>
 8008524:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8008528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800852c:	d502      	bpl.n	8008534 <_printf_float+0x6c>
 800852e:	232d      	movs	r3, #45	; 0x2d
 8008530:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008534:	4b90      	ldr	r3, [pc, #576]	; (8008778 <_printf_float+0x2b0>)
 8008536:	4891      	ldr	r0, [pc, #580]	; (800877c <_printf_float+0x2b4>)
 8008538:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800853c:	bf94      	ite	ls
 800853e:	4698      	movls	r8, r3
 8008540:	4680      	movhi	r8, r0
 8008542:	2303      	movs	r3, #3
 8008544:	6123      	str	r3, [r4, #16]
 8008546:	f022 0204 	bic.w	r2, r2, #4
 800854a:	2300      	movs	r3, #0
 800854c:	6022      	str	r2, [r4, #0]
 800854e:	9304      	str	r3, [sp, #16]
 8008550:	9700      	str	r7, [sp, #0]
 8008552:	4633      	mov	r3, r6
 8008554:	aa09      	add	r2, sp, #36	; 0x24
 8008556:	4621      	mov	r1, r4
 8008558:	4628      	mov	r0, r5
 800855a:	f000 f9d3 	bl	8008904 <_printf_common>
 800855e:	3001      	adds	r0, #1
 8008560:	f040 808a 	bne.w	8008678 <_printf_float+0x1b0>
 8008564:	f04f 30ff 	mov.w	r0, #4294967295
 8008568:	b00b      	add	sp, #44	; 0x2c
 800856a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800856e:	eeb4 0b40 	vcmp.f64	d0, d0
 8008572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008576:	d709      	bvc.n	800858c <_printf_float+0xc4>
 8008578:	ee10 3a90 	vmov	r3, s1
 800857c:	2b00      	cmp	r3, #0
 800857e:	bfbc      	itt	lt
 8008580:	232d      	movlt	r3, #45	; 0x2d
 8008582:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008586:	487e      	ldr	r0, [pc, #504]	; (8008780 <_printf_float+0x2b8>)
 8008588:	4b7e      	ldr	r3, [pc, #504]	; (8008784 <_printf_float+0x2bc>)
 800858a:	e7d5      	b.n	8008538 <_printf_float+0x70>
 800858c:	6863      	ldr	r3, [r4, #4]
 800858e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008592:	9104      	str	r1, [sp, #16]
 8008594:	1c59      	adds	r1, r3, #1
 8008596:	d13c      	bne.n	8008612 <_printf_float+0x14a>
 8008598:	2306      	movs	r3, #6
 800859a:	6063      	str	r3, [r4, #4]
 800859c:	2300      	movs	r3, #0
 800859e:	9303      	str	r3, [sp, #12]
 80085a0:	ab08      	add	r3, sp, #32
 80085a2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80085a6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80085aa:	ab07      	add	r3, sp, #28
 80085ac:	6861      	ldr	r1, [r4, #4]
 80085ae:	9300      	str	r3, [sp, #0]
 80085b0:	6022      	str	r2, [r4, #0]
 80085b2:	f10d 031b 	add.w	r3, sp, #27
 80085b6:	4628      	mov	r0, r5
 80085b8:	f7ff fef6 	bl	80083a8 <__cvt>
 80085bc:	9b04      	ldr	r3, [sp, #16]
 80085be:	9907      	ldr	r1, [sp, #28]
 80085c0:	2b47      	cmp	r3, #71	; 0x47
 80085c2:	4680      	mov	r8, r0
 80085c4:	d108      	bne.n	80085d8 <_printf_float+0x110>
 80085c6:	1cc8      	adds	r0, r1, #3
 80085c8:	db02      	blt.n	80085d0 <_printf_float+0x108>
 80085ca:	6863      	ldr	r3, [r4, #4]
 80085cc:	4299      	cmp	r1, r3
 80085ce:	dd41      	ble.n	8008654 <_printf_float+0x18c>
 80085d0:	f1a9 0902 	sub.w	r9, r9, #2
 80085d4:	fa5f f989 	uxtb.w	r9, r9
 80085d8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80085dc:	d820      	bhi.n	8008620 <_printf_float+0x158>
 80085de:	3901      	subs	r1, #1
 80085e0:	464a      	mov	r2, r9
 80085e2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80085e6:	9107      	str	r1, [sp, #28]
 80085e8:	f7ff ff30 	bl	800844c <__exponent>
 80085ec:	9a08      	ldr	r2, [sp, #32]
 80085ee:	9004      	str	r0, [sp, #16]
 80085f0:	1813      	adds	r3, r2, r0
 80085f2:	2a01      	cmp	r2, #1
 80085f4:	6123      	str	r3, [r4, #16]
 80085f6:	dc02      	bgt.n	80085fe <_printf_float+0x136>
 80085f8:	6822      	ldr	r2, [r4, #0]
 80085fa:	07d2      	lsls	r2, r2, #31
 80085fc:	d501      	bpl.n	8008602 <_printf_float+0x13a>
 80085fe:	3301      	adds	r3, #1
 8008600:	6123      	str	r3, [r4, #16]
 8008602:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d0a2      	beq.n	8008550 <_printf_float+0x88>
 800860a:	232d      	movs	r3, #45	; 0x2d
 800860c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008610:	e79e      	b.n	8008550 <_printf_float+0x88>
 8008612:	9904      	ldr	r1, [sp, #16]
 8008614:	2947      	cmp	r1, #71	; 0x47
 8008616:	d1c1      	bne.n	800859c <_printf_float+0xd4>
 8008618:	2b00      	cmp	r3, #0
 800861a:	d1bf      	bne.n	800859c <_printf_float+0xd4>
 800861c:	2301      	movs	r3, #1
 800861e:	e7bc      	b.n	800859a <_printf_float+0xd2>
 8008620:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8008624:	d118      	bne.n	8008658 <_printf_float+0x190>
 8008626:	2900      	cmp	r1, #0
 8008628:	6863      	ldr	r3, [r4, #4]
 800862a:	dd0b      	ble.n	8008644 <_printf_float+0x17c>
 800862c:	6121      	str	r1, [r4, #16]
 800862e:	b913      	cbnz	r3, 8008636 <_printf_float+0x16e>
 8008630:	6822      	ldr	r2, [r4, #0]
 8008632:	07d0      	lsls	r0, r2, #31
 8008634:	d502      	bpl.n	800863c <_printf_float+0x174>
 8008636:	3301      	adds	r3, #1
 8008638:	440b      	add	r3, r1
 800863a:	6123      	str	r3, [r4, #16]
 800863c:	2300      	movs	r3, #0
 800863e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008640:	9304      	str	r3, [sp, #16]
 8008642:	e7de      	b.n	8008602 <_printf_float+0x13a>
 8008644:	b913      	cbnz	r3, 800864c <_printf_float+0x184>
 8008646:	6822      	ldr	r2, [r4, #0]
 8008648:	07d2      	lsls	r2, r2, #31
 800864a:	d501      	bpl.n	8008650 <_printf_float+0x188>
 800864c:	3302      	adds	r3, #2
 800864e:	e7f4      	b.n	800863a <_printf_float+0x172>
 8008650:	2301      	movs	r3, #1
 8008652:	e7f2      	b.n	800863a <_printf_float+0x172>
 8008654:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008658:	9b08      	ldr	r3, [sp, #32]
 800865a:	4299      	cmp	r1, r3
 800865c:	db05      	blt.n	800866a <_printf_float+0x1a2>
 800865e:	6823      	ldr	r3, [r4, #0]
 8008660:	6121      	str	r1, [r4, #16]
 8008662:	07d8      	lsls	r0, r3, #31
 8008664:	d5ea      	bpl.n	800863c <_printf_float+0x174>
 8008666:	1c4b      	adds	r3, r1, #1
 8008668:	e7e7      	b.n	800863a <_printf_float+0x172>
 800866a:	2900      	cmp	r1, #0
 800866c:	bfd4      	ite	le
 800866e:	f1c1 0202 	rsble	r2, r1, #2
 8008672:	2201      	movgt	r2, #1
 8008674:	4413      	add	r3, r2
 8008676:	e7e0      	b.n	800863a <_printf_float+0x172>
 8008678:	6823      	ldr	r3, [r4, #0]
 800867a:	055a      	lsls	r2, r3, #21
 800867c:	d407      	bmi.n	800868e <_printf_float+0x1c6>
 800867e:	6923      	ldr	r3, [r4, #16]
 8008680:	4642      	mov	r2, r8
 8008682:	4631      	mov	r1, r6
 8008684:	4628      	mov	r0, r5
 8008686:	47b8      	blx	r7
 8008688:	3001      	adds	r0, #1
 800868a:	d12a      	bne.n	80086e2 <_printf_float+0x21a>
 800868c:	e76a      	b.n	8008564 <_printf_float+0x9c>
 800868e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008692:	f240 80e2 	bls.w	800885a <_printf_float+0x392>
 8008696:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800869a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800869e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086a2:	d133      	bne.n	800870c <_printf_float+0x244>
 80086a4:	4a38      	ldr	r2, [pc, #224]	; (8008788 <_printf_float+0x2c0>)
 80086a6:	2301      	movs	r3, #1
 80086a8:	4631      	mov	r1, r6
 80086aa:	4628      	mov	r0, r5
 80086ac:	47b8      	blx	r7
 80086ae:	3001      	adds	r0, #1
 80086b0:	f43f af58 	beq.w	8008564 <_printf_float+0x9c>
 80086b4:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80086b8:	429a      	cmp	r2, r3
 80086ba:	db02      	blt.n	80086c2 <_printf_float+0x1fa>
 80086bc:	6823      	ldr	r3, [r4, #0]
 80086be:	07d8      	lsls	r0, r3, #31
 80086c0:	d50f      	bpl.n	80086e2 <_printf_float+0x21a>
 80086c2:	4653      	mov	r3, sl
 80086c4:	465a      	mov	r2, fp
 80086c6:	4631      	mov	r1, r6
 80086c8:	4628      	mov	r0, r5
 80086ca:	47b8      	blx	r7
 80086cc:	3001      	adds	r0, #1
 80086ce:	f43f af49 	beq.w	8008564 <_printf_float+0x9c>
 80086d2:	f04f 0800 	mov.w	r8, #0
 80086d6:	f104 091a 	add.w	r9, r4, #26
 80086da:	9b08      	ldr	r3, [sp, #32]
 80086dc:	3b01      	subs	r3, #1
 80086de:	4543      	cmp	r3, r8
 80086e0:	dc09      	bgt.n	80086f6 <_printf_float+0x22e>
 80086e2:	6823      	ldr	r3, [r4, #0]
 80086e4:	079b      	lsls	r3, r3, #30
 80086e6:	f100 8108 	bmi.w	80088fa <_printf_float+0x432>
 80086ea:	68e0      	ldr	r0, [r4, #12]
 80086ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086ee:	4298      	cmp	r0, r3
 80086f0:	bfb8      	it	lt
 80086f2:	4618      	movlt	r0, r3
 80086f4:	e738      	b.n	8008568 <_printf_float+0xa0>
 80086f6:	2301      	movs	r3, #1
 80086f8:	464a      	mov	r2, r9
 80086fa:	4631      	mov	r1, r6
 80086fc:	4628      	mov	r0, r5
 80086fe:	47b8      	blx	r7
 8008700:	3001      	adds	r0, #1
 8008702:	f43f af2f 	beq.w	8008564 <_printf_float+0x9c>
 8008706:	f108 0801 	add.w	r8, r8, #1
 800870a:	e7e6      	b.n	80086da <_printf_float+0x212>
 800870c:	9b07      	ldr	r3, [sp, #28]
 800870e:	2b00      	cmp	r3, #0
 8008710:	dc3c      	bgt.n	800878c <_printf_float+0x2c4>
 8008712:	4a1d      	ldr	r2, [pc, #116]	; (8008788 <_printf_float+0x2c0>)
 8008714:	2301      	movs	r3, #1
 8008716:	4631      	mov	r1, r6
 8008718:	4628      	mov	r0, r5
 800871a:	47b8      	blx	r7
 800871c:	3001      	adds	r0, #1
 800871e:	f43f af21 	beq.w	8008564 <_printf_float+0x9c>
 8008722:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008726:	4313      	orrs	r3, r2
 8008728:	d102      	bne.n	8008730 <_printf_float+0x268>
 800872a:	6823      	ldr	r3, [r4, #0]
 800872c:	07d9      	lsls	r1, r3, #31
 800872e:	d5d8      	bpl.n	80086e2 <_printf_float+0x21a>
 8008730:	4653      	mov	r3, sl
 8008732:	465a      	mov	r2, fp
 8008734:	4631      	mov	r1, r6
 8008736:	4628      	mov	r0, r5
 8008738:	47b8      	blx	r7
 800873a:	3001      	adds	r0, #1
 800873c:	f43f af12 	beq.w	8008564 <_printf_float+0x9c>
 8008740:	f04f 0900 	mov.w	r9, #0
 8008744:	f104 0a1a 	add.w	sl, r4, #26
 8008748:	9b07      	ldr	r3, [sp, #28]
 800874a:	425b      	negs	r3, r3
 800874c:	454b      	cmp	r3, r9
 800874e:	dc01      	bgt.n	8008754 <_printf_float+0x28c>
 8008750:	9b08      	ldr	r3, [sp, #32]
 8008752:	e795      	b.n	8008680 <_printf_float+0x1b8>
 8008754:	2301      	movs	r3, #1
 8008756:	4652      	mov	r2, sl
 8008758:	4631      	mov	r1, r6
 800875a:	4628      	mov	r0, r5
 800875c:	47b8      	blx	r7
 800875e:	3001      	adds	r0, #1
 8008760:	f43f af00 	beq.w	8008564 <_printf_float+0x9c>
 8008764:	f109 0901 	add.w	r9, r9, #1
 8008768:	e7ee      	b.n	8008748 <_printf_float+0x280>
 800876a:	bf00      	nop
 800876c:	f3af 8000 	nop.w
 8008770:	ffffffff 	.word	0xffffffff
 8008774:	7fefffff 	.word	0x7fefffff
 8008778:	0800dd68 	.word	0x0800dd68
 800877c:	0800dd6c 	.word	0x0800dd6c
 8008780:	0800dd74 	.word	0x0800dd74
 8008784:	0800dd70 	.word	0x0800dd70
 8008788:	0800e179 	.word	0x0800e179
 800878c:	9a08      	ldr	r2, [sp, #32]
 800878e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008790:	429a      	cmp	r2, r3
 8008792:	bfa8      	it	ge
 8008794:	461a      	movge	r2, r3
 8008796:	2a00      	cmp	r2, #0
 8008798:	4691      	mov	r9, r2
 800879a:	dc38      	bgt.n	800880e <_printf_float+0x346>
 800879c:	2300      	movs	r3, #0
 800879e:	9305      	str	r3, [sp, #20]
 80087a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80087a4:	f104 021a 	add.w	r2, r4, #26
 80087a8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80087aa:	9905      	ldr	r1, [sp, #20]
 80087ac:	9304      	str	r3, [sp, #16]
 80087ae:	eba3 0309 	sub.w	r3, r3, r9
 80087b2:	428b      	cmp	r3, r1
 80087b4:	dc33      	bgt.n	800881e <_printf_float+0x356>
 80087b6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80087ba:	429a      	cmp	r2, r3
 80087bc:	db3c      	blt.n	8008838 <_printf_float+0x370>
 80087be:	6823      	ldr	r3, [r4, #0]
 80087c0:	07da      	lsls	r2, r3, #31
 80087c2:	d439      	bmi.n	8008838 <_printf_float+0x370>
 80087c4:	9a08      	ldr	r2, [sp, #32]
 80087c6:	9b04      	ldr	r3, [sp, #16]
 80087c8:	9907      	ldr	r1, [sp, #28]
 80087ca:	1ad3      	subs	r3, r2, r3
 80087cc:	eba2 0901 	sub.w	r9, r2, r1
 80087d0:	4599      	cmp	r9, r3
 80087d2:	bfa8      	it	ge
 80087d4:	4699      	movge	r9, r3
 80087d6:	f1b9 0f00 	cmp.w	r9, #0
 80087da:	dc35      	bgt.n	8008848 <_printf_float+0x380>
 80087dc:	f04f 0800 	mov.w	r8, #0
 80087e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80087e4:	f104 0a1a 	add.w	sl, r4, #26
 80087e8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80087ec:	1a9b      	subs	r3, r3, r2
 80087ee:	eba3 0309 	sub.w	r3, r3, r9
 80087f2:	4543      	cmp	r3, r8
 80087f4:	f77f af75 	ble.w	80086e2 <_printf_float+0x21a>
 80087f8:	2301      	movs	r3, #1
 80087fa:	4652      	mov	r2, sl
 80087fc:	4631      	mov	r1, r6
 80087fe:	4628      	mov	r0, r5
 8008800:	47b8      	blx	r7
 8008802:	3001      	adds	r0, #1
 8008804:	f43f aeae 	beq.w	8008564 <_printf_float+0x9c>
 8008808:	f108 0801 	add.w	r8, r8, #1
 800880c:	e7ec      	b.n	80087e8 <_printf_float+0x320>
 800880e:	4613      	mov	r3, r2
 8008810:	4631      	mov	r1, r6
 8008812:	4642      	mov	r2, r8
 8008814:	4628      	mov	r0, r5
 8008816:	47b8      	blx	r7
 8008818:	3001      	adds	r0, #1
 800881a:	d1bf      	bne.n	800879c <_printf_float+0x2d4>
 800881c:	e6a2      	b.n	8008564 <_printf_float+0x9c>
 800881e:	2301      	movs	r3, #1
 8008820:	4631      	mov	r1, r6
 8008822:	4628      	mov	r0, r5
 8008824:	9204      	str	r2, [sp, #16]
 8008826:	47b8      	blx	r7
 8008828:	3001      	adds	r0, #1
 800882a:	f43f ae9b 	beq.w	8008564 <_printf_float+0x9c>
 800882e:	9b05      	ldr	r3, [sp, #20]
 8008830:	9a04      	ldr	r2, [sp, #16]
 8008832:	3301      	adds	r3, #1
 8008834:	9305      	str	r3, [sp, #20]
 8008836:	e7b7      	b.n	80087a8 <_printf_float+0x2e0>
 8008838:	4653      	mov	r3, sl
 800883a:	465a      	mov	r2, fp
 800883c:	4631      	mov	r1, r6
 800883e:	4628      	mov	r0, r5
 8008840:	47b8      	blx	r7
 8008842:	3001      	adds	r0, #1
 8008844:	d1be      	bne.n	80087c4 <_printf_float+0x2fc>
 8008846:	e68d      	b.n	8008564 <_printf_float+0x9c>
 8008848:	9a04      	ldr	r2, [sp, #16]
 800884a:	464b      	mov	r3, r9
 800884c:	4442      	add	r2, r8
 800884e:	4631      	mov	r1, r6
 8008850:	4628      	mov	r0, r5
 8008852:	47b8      	blx	r7
 8008854:	3001      	adds	r0, #1
 8008856:	d1c1      	bne.n	80087dc <_printf_float+0x314>
 8008858:	e684      	b.n	8008564 <_printf_float+0x9c>
 800885a:	9a08      	ldr	r2, [sp, #32]
 800885c:	2a01      	cmp	r2, #1
 800885e:	dc01      	bgt.n	8008864 <_printf_float+0x39c>
 8008860:	07db      	lsls	r3, r3, #31
 8008862:	d537      	bpl.n	80088d4 <_printf_float+0x40c>
 8008864:	2301      	movs	r3, #1
 8008866:	4642      	mov	r2, r8
 8008868:	4631      	mov	r1, r6
 800886a:	4628      	mov	r0, r5
 800886c:	47b8      	blx	r7
 800886e:	3001      	adds	r0, #1
 8008870:	f43f ae78 	beq.w	8008564 <_printf_float+0x9c>
 8008874:	4653      	mov	r3, sl
 8008876:	465a      	mov	r2, fp
 8008878:	4631      	mov	r1, r6
 800887a:	4628      	mov	r0, r5
 800887c:	47b8      	blx	r7
 800887e:	3001      	adds	r0, #1
 8008880:	f43f ae70 	beq.w	8008564 <_printf_float+0x9c>
 8008884:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008888:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800888c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008890:	d01b      	beq.n	80088ca <_printf_float+0x402>
 8008892:	9b08      	ldr	r3, [sp, #32]
 8008894:	f108 0201 	add.w	r2, r8, #1
 8008898:	3b01      	subs	r3, #1
 800889a:	4631      	mov	r1, r6
 800889c:	4628      	mov	r0, r5
 800889e:	47b8      	blx	r7
 80088a0:	3001      	adds	r0, #1
 80088a2:	d10e      	bne.n	80088c2 <_printf_float+0x3fa>
 80088a4:	e65e      	b.n	8008564 <_printf_float+0x9c>
 80088a6:	2301      	movs	r3, #1
 80088a8:	464a      	mov	r2, r9
 80088aa:	4631      	mov	r1, r6
 80088ac:	4628      	mov	r0, r5
 80088ae:	47b8      	blx	r7
 80088b0:	3001      	adds	r0, #1
 80088b2:	f43f ae57 	beq.w	8008564 <_printf_float+0x9c>
 80088b6:	f108 0801 	add.w	r8, r8, #1
 80088ba:	9b08      	ldr	r3, [sp, #32]
 80088bc:	3b01      	subs	r3, #1
 80088be:	4543      	cmp	r3, r8
 80088c0:	dcf1      	bgt.n	80088a6 <_printf_float+0x3de>
 80088c2:	9b04      	ldr	r3, [sp, #16]
 80088c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80088c8:	e6db      	b.n	8008682 <_printf_float+0x1ba>
 80088ca:	f04f 0800 	mov.w	r8, #0
 80088ce:	f104 091a 	add.w	r9, r4, #26
 80088d2:	e7f2      	b.n	80088ba <_printf_float+0x3f2>
 80088d4:	2301      	movs	r3, #1
 80088d6:	4642      	mov	r2, r8
 80088d8:	e7df      	b.n	800889a <_printf_float+0x3d2>
 80088da:	2301      	movs	r3, #1
 80088dc:	464a      	mov	r2, r9
 80088de:	4631      	mov	r1, r6
 80088e0:	4628      	mov	r0, r5
 80088e2:	47b8      	blx	r7
 80088e4:	3001      	adds	r0, #1
 80088e6:	f43f ae3d 	beq.w	8008564 <_printf_float+0x9c>
 80088ea:	f108 0801 	add.w	r8, r8, #1
 80088ee:	68e3      	ldr	r3, [r4, #12]
 80088f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80088f2:	1a5b      	subs	r3, r3, r1
 80088f4:	4543      	cmp	r3, r8
 80088f6:	dcf0      	bgt.n	80088da <_printf_float+0x412>
 80088f8:	e6f7      	b.n	80086ea <_printf_float+0x222>
 80088fa:	f04f 0800 	mov.w	r8, #0
 80088fe:	f104 0919 	add.w	r9, r4, #25
 8008902:	e7f4      	b.n	80088ee <_printf_float+0x426>

08008904 <_printf_common>:
 8008904:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008908:	4616      	mov	r6, r2
 800890a:	4699      	mov	r9, r3
 800890c:	688a      	ldr	r2, [r1, #8]
 800890e:	690b      	ldr	r3, [r1, #16]
 8008910:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008914:	4293      	cmp	r3, r2
 8008916:	bfb8      	it	lt
 8008918:	4613      	movlt	r3, r2
 800891a:	6033      	str	r3, [r6, #0]
 800891c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008920:	4607      	mov	r7, r0
 8008922:	460c      	mov	r4, r1
 8008924:	b10a      	cbz	r2, 800892a <_printf_common+0x26>
 8008926:	3301      	adds	r3, #1
 8008928:	6033      	str	r3, [r6, #0]
 800892a:	6823      	ldr	r3, [r4, #0]
 800892c:	0699      	lsls	r1, r3, #26
 800892e:	bf42      	ittt	mi
 8008930:	6833      	ldrmi	r3, [r6, #0]
 8008932:	3302      	addmi	r3, #2
 8008934:	6033      	strmi	r3, [r6, #0]
 8008936:	6825      	ldr	r5, [r4, #0]
 8008938:	f015 0506 	ands.w	r5, r5, #6
 800893c:	d106      	bne.n	800894c <_printf_common+0x48>
 800893e:	f104 0a19 	add.w	sl, r4, #25
 8008942:	68e3      	ldr	r3, [r4, #12]
 8008944:	6832      	ldr	r2, [r6, #0]
 8008946:	1a9b      	subs	r3, r3, r2
 8008948:	42ab      	cmp	r3, r5
 800894a:	dc26      	bgt.n	800899a <_printf_common+0x96>
 800894c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008950:	1e13      	subs	r3, r2, #0
 8008952:	6822      	ldr	r2, [r4, #0]
 8008954:	bf18      	it	ne
 8008956:	2301      	movne	r3, #1
 8008958:	0692      	lsls	r2, r2, #26
 800895a:	d42b      	bmi.n	80089b4 <_printf_common+0xb0>
 800895c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008960:	4649      	mov	r1, r9
 8008962:	4638      	mov	r0, r7
 8008964:	47c0      	blx	r8
 8008966:	3001      	adds	r0, #1
 8008968:	d01e      	beq.n	80089a8 <_printf_common+0xa4>
 800896a:	6823      	ldr	r3, [r4, #0]
 800896c:	68e5      	ldr	r5, [r4, #12]
 800896e:	6832      	ldr	r2, [r6, #0]
 8008970:	f003 0306 	and.w	r3, r3, #6
 8008974:	2b04      	cmp	r3, #4
 8008976:	bf08      	it	eq
 8008978:	1aad      	subeq	r5, r5, r2
 800897a:	68a3      	ldr	r3, [r4, #8]
 800897c:	6922      	ldr	r2, [r4, #16]
 800897e:	bf0c      	ite	eq
 8008980:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008984:	2500      	movne	r5, #0
 8008986:	4293      	cmp	r3, r2
 8008988:	bfc4      	itt	gt
 800898a:	1a9b      	subgt	r3, r3, r2
 800898c:	18ed      	addgt	r5, r5, r3
 800898e:	2600      	movs	r6, #0
 8008990:	341a      	adds	r4, #26
 8008992:	42b5      	cmp	r5, r6
 8008994:	d11a      	bne.n	80089cc <_printf_common+0xc8>
 8008996:	2000      	movs	r0, #0
 8008998:	e008      	b.n	80089ac <_printf_common+0xa8>
 800899a:	2301      	movs	r3, #1
 800899c:	4652      	mov	r2, sl
 800899e:	4649      	mov	r1, r9
 80089a0:	4638      	mov	r0, r7
 80089a2:	47c0      	blx	r8
 80089a4:	3001      	adds	r0, #1
 80089a6:	d103      	bne.n	80089b0 <_printf_common+0xac>
 80089a8:	f04f 30ff 	mov.w	r0, #4294967295
 80089ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089b0:	3501      	adds	r5, #1
 80089b2:	e7c6      	b.n	8008942 <_printf_common+0x3e>
 80089b4:	18e1      	adds	r1, r4, r3
 80089b6:	1c5a      	adds	r2, r3, #1
 80089b8:	2030      	movs	r0, #48	; 0x30
 80089ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80089be:	4422      	add	r2, r4
 80089c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80089c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80089c8:	3302      	adds	r3, #2
 80089ca:	e7c7      	b.n	800895c <_printf_common+0x58>
 80089cc:	2301      	movs	r3, #1
 80089ce:	4622      	mov	r2, r4
 80089d0:	4649      	mov	r1, r9
 80089d2:	4638      	mov	r0, r7
 80089d4:	47c0      	blx	r8
 80089d6:	3001      	adds	r0, #1
 80089d8:	d0e6      	beq.n	80089a8 <_printf_common+0xa4>
 80089da:	3601      	adds	r6, #1
 80089dc:	e7d9      	b.n	8008992 <_printf_common+0x8e>
	...

080089e0 <_printf_i>:
 80089e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80089e4:	460c      	mov	r4, r1
 80089e6:	4691      	mov	r9, r2
 80089e8:	7e27      	ldrb	r7, [r4, #24]
 80089ea:	990c      	ldr	r1, [sp, #48]	; 0x30
 80089ec:	2f78      	cmp	r7, #120	; 0x78
 80089ee:	4680      	mov	r8, r0
 80089f0:	469a      	mov	sl, r3
 80089f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80089f6:	d807      	bhi.n	8008a08 <_printf_i+0x28>
 80089f8:	2f62      	cmp	r7, #98	; 0x62
 80089fa:	d80a      	bhi.n	8008a12 <_printf_i+0x32>
 80089fc:	2f00      	cmp	r7, #0
 80089fe:	f000 80d8 	beq.w	8008bb2 <_printf_i+0x1d2>
 8008a02:	2f58      	cmp	r7, #88	; 0x58
 8008a04:	f000 80a3 	beq.w	8008b4e <_printf_i+0x16e>
 8008a08:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008a0c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008a10:	e03a      	b.n	8008a88 <_printf_i+0xa8>
 8008a12:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008a16:	2b15      	cmp	r3, #21
 8008a18:	d8f6      	bhi.n	8008a08 <_printf_i+0x28>
 8008a1a:	a001      	add	r0, pc, #4	; (adr r0, 8008a20 <_printf_i+0x40>)
 8008a1c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008a20:	08008a79 	.word	0x08008a79
 8008a24:	08008a8d 	.word	0x08008a8d
 8008a28:	08008a09 	.word	0x08008a09
 8008a2c:	08008a09 	.word	0x08008a09
 8008a30:	08008a09 	.word	0x08008a09
 8008a34:	08008a09 	.word	0x08008a09
 8008a38:	08008a8d 	.word	0x08008a8d
 8008a3c:	08008a09 	.word	0x08008a09
 8008a40:	08008a09 	.word	0x08008a09
 8008a44:	08008a09 	.word	0x08008a09
 8008a48:	08008a09 	.word	0x08008a09
 8008a4c:	08008b99 	.word	0x08008b99
 8008a50:	08008abd 	.word	0x08008abd
 8008a54:	08008b7b 	.word	0x08008b7b
 8008a58:	08008a09 	.word	0x08008a09
 8008a5c:	08008a09 	.word	0x08008a09
 8008a60:	08008bbb 	.word	0x08008bbb
 8008a64:	08008a09 	.word	0x08008a09
 8008a68:	08008abd 	.word	0x08008abd
 8008a6c:	08008a09 	.word	0x08008a09
 8008a70:	08008a09 	.word	0x08008a09
 8008a74:	08008b83 	.word	0x08008b83
 8008a78:	680b      	ldr	r3, [r1, #0]
 8008a7a:	1d1a      	adds	r2, r3, #4
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	600a      	str	r2, [r1, #0]
 8008a80:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008a84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008a88:	2301      	movs	r3, #1
 8008a8a:	e0a3      	b.n	8008bd4 <_printf_i+0x1f4>
 8008a8c:	6825      	ldr	r5, [r4, #0]
 8008a8e:	6808      	ldr	r0, [r1, #0]
 8008a90:	062e      	lsls	r6, r5, #24
 8008a92:	f100 0304 	add.w	r3, r0, #4
 8008a96:	d50a      	bpl.n	8008aae <_printf_i+0xce>
 8008a98:	6805      	ldr	r5, [r0, #0]
 8008a9a:	600b      	str	r3, [r1, #0]
 8008a9c:	2d00      	cmp	r5, #0
 8008a9e:	da03      	bge.n	8008aa8 <_printf_i+0xc8>
 8008aa0:	232d      	movs	r3, #45	; 0x2d
 8008aa2:	426d      	negs	r5, r5
 8008aa4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008aa8:	485e      	ldr	r0, [pc, #376]	; (8008c24 <_printf_i+0x244>)
 8008aaa:	230a      	movs	r3, #10
 8008aac:	e019      	b.n	8008ae2 <_printf_i+0x102>
 8008aae:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008ab2:	6805      	ldr	r5, [r0, #0]
 8008ab4:	600b      	str	r3, [r1, #0]
 8008ab6:	bf18      	it	ne
 8008ab8:	b22d      	sxthne	r5, r5
 8008aba:	e7ef      	b.n	8008a9c <_printf_i+0xbc>
 8008abc:	680b      	ldr	r3, [r1, #0]
 8008abe:	6825      	ldr	r5, [r4, #0]
 8008ac0:	1d18      	adds	r0, r3, #4
 8008ac2:	6008      	str	r0, [r1, #0]
 8008ac4:	0628      	lsls	r0, r5, #24
 8008ac6:	d501      	bpl.n	8008acc <_printf_i+0xec>
 8008ac8:	681d      	ldr	r5, [r3, #0]
 8008aca:	e002      	b.n	8008ad2 <_printf_i+0xf2>
 8008acc:	0669      	lsls	r1, r5, #25
 8008ace:	d5fb      	bpl.n	8008ac8 <_printf_i+0xe8>
 8008ad0:	881d      	ldrh	r5, [r3, #0]
 8008ad2:	4854      	ldr	r0, [pc, #336]	; (8008c24 <_printf_i+0x244>)
 8008ad4:	2f6f      	cmp	r7, #111	; 0x6f
 8008ad6:	bf0c      	ite	eq
 8008ad8:	2308      	moveq	r3, #8
 8008ada:	230a      	movne	r3, #10
 8008adc:	2100      	movs	r1, #0
 8008ade:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008ae2:	6866      	ldr	r6, [r4, #4]
 8008ae4:	60a6      	str	r6, [r4, #8]
 8008ae6:	2e00      	cmp	r6, #0
 8008ae8:	bfa2      	ittt	ge
 8008aea:	6821      	ldrge	r1, [r4, #0]
 8008aec:	f021 0104 	bicge.w	r1, r1, #4
 8008af0:	6021      	strge	r1, [r4, #0]
 8008af2:	b90d      	cbnz	r5, 8008af8 <_printf_i+0x118>
 8008af4:	2e00      	cmp	r6, #0
 8008af6:	d04d      	beq.n	8008b94 <_printf_i+0x1b4>
 8008af8:	4616      	mov	r6, r2
 8008afa:	fbb5 f1f3 	udiv	r1, r5, r3
 8008afe:	fb03 5711 	mls	r7, r3, r1, r5
 8008b02:	5dc7      	ldrb	r7, [r0, r7]
 8008b04:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008b08:	462f      	mov	r7, r5
 8008b0a:	42bb      	cmp	r3, r7
 8008b0c:	460d      	mov	r5, r1
 8008b0e:	d9f4      	bls.n	8008afa <_printf_i+0x11a>
 8008b10:	2b08      	cmp	r3, #8
 8008b12:	d10b      	bne.n	8008b2c <_printf_i+0x14c>
 8008b14:	6823      	ldr	r3, [r4, #0]
 8008b16:	07df      	lsls	r7, r3, #31
 8008b18:	d508      	bpl.n	8008b2c <_printf_i+0x14c>
 8008b1a:	6923      	ldr	r3, [r4, #16]
 8008b1c:	6861      	ldr	r1, [r4, #4]
 8008b1e:	4299      	cmp	r1, r3
 8008b20:	bfde      	ittt	le
 8008b22:	2330      	movle	r3, #48	; 0x30
 8008b24:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008b28:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008b2c:	1b92      	subs	r2, r2, r6
 8008b2e:	6122      	str	r2, [r4, #16]
 8008b30:	f8cd a000 	str.w	sl, [sp]
 8008b34:	464b      	mov	r3, r9
 8008b36:	aa03      	add	r2, sp, #12
 8008b38:	4621      	mov	r1, r4
 8008b3a:	4640      	mov	r0, r8
 8008b3c:	f7ff fee2 	bl	8008904 <_printf_common>
 8008b40:	3001      	adds	r0, #1
 8008b42:	d14c      	bne.n	8008bde <_printf_i+0x1fe>
 8008b44:	f04f 30ff 	mov.w	r0, #4294967295
 8008b48:	b004      	add	sp, #16
 8008b4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b4e:	4835      	ldr	r0, [pc, #212]	; (8008c24 <_printf_i+0x244>)
 8008b50:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008b54:	6823      	ldr	r3, [r4, #0]
 8008b56:	680e      	ldr	r6, [r1, #0]
 8008b58:	061f      	lsls	r7, r3, #24
 8008b5a:	f856 5b04 	ldr.w	r5, [r6], #4
 8008b5e:	600e      	str	r6, [r1, #0]
 8008b60:	d514      	bpl.n	8008b8c <_printf_i+0x1ac>
 8008b62:	07d9      	lsls	r1, r3, #31
 8008b64:	bf44      	itt	mi
 8008b66:	f043 0320 	orrmi.w	r3, r3, #32
 8008b6a:	6023      	strmi	r3, [r4, #0]
 8008b6c:	b91d      	cbnz	r5, 8008b76 <_printf_i+0x196>
 8008b6e:	6823      	ldr	r3, [r4, #0]
 8008b70:	f023 0320 	bic.w	r3, r3, #32
 8008b74:	6023      	str	r3, [r4, #0]
 8008b76:	2310      	movs	r3, #16
 8008b78:	e7b0      	b.n	8008adc <_printf_i+0xfc>
 8008b7a:	6823      	ldr	r3, [r4, #0]
 8008b7c:	f043 0320 	orr.w	r3, r3, #32
 8008b80:	6023      	str	r3, [r4, #0]
 8008b82:	2378      	movs	r3, #120	; 0x78
 8008b84:	4828      	ldr	r0, [pc, #160]	; (8008c28 <_printf_i+0x248>)
 8008b86:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008b8a:	e7e3      	b.n	8008b54 <_printf_i+0x174>
 8008b8c:	065e      	lsls	r6, r3, #25
 8008b8e:	bf48      	it	mi
 8008b90:	b2ad      	uxthmi	r5, r5
 8008b92:	e7e6      	b.n	8008b62 <_printf_i+0x182>
 8008b94:	4616      	mov	r6, r2
 8008b96:	e7bb      	b.n	8008b10 <_printf_i+0x130>
 8008b98:	680b      	ldr	r3, [r1, #0]
 8008b9a:	6826      	ldr	r6, [r4, #0]
 8008b9c:	6960      	ldr	r0, [r4, #20]
 8008b9e:	1d1d      	adds	r5, r3, #4
 8008ba0:	600d      	str	r5, [r1, #0]
 8008ba2:	0635      	lsls	r5, r6, #24
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	d501      	bpl.n	8008bac <_printf_i+0x1cc>
 8008ba8:	6018      	str	r0, [r3, #0]
 8008baa:	e002      	b.n	8008bb2 <_printf_i+0x1d2>
 8008bac:	0671      	lsls	r1, r6, #25
 8008bae:	d5fb      	bpl.n	8008ba8 <_printf_i+0x1c8>
 8008bb0:	8018      	strh	r0, [r3, #0]
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	6123      	str	r3, [r4, #16]
 8008bb6:	4616      	mov	r6, r2
 8008bb8:	e7ba      	b.n	8008b30 <_printf_i+0x150>
 8008bba:	680b      	ldr	r3, [r1, #0]
 8008bbc:	1d1a      	adds	r2, r3, #4
 8008bbe:	600a      	str	r2, [r1, #0]
 8008bc0:	681e      	ldr	r6, [r3, #0]
 8008bc2:	6862      	ldr	r2, [r4, #4]
 8008bc4:	2100      	movs	r1, #0
 8008bc6:	4630      	mov	r0, r6
 8008bc8:	f7f7 fb52 	bl	8000270 <memchr>
 8008bcc:	b108      	cbz	r0, 8008bd2 <_printf_i+0x1f2>
 8008bce:	1b80      	subs	r0, r0, r6
 8008bd0:	6060      	str	r0, [r4, #4]
 8008bd2:	6863      	ldr	r3, [r4, #4]
 8008bd4:	6123      	str	r3, [r4, #16]
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bdc:	e7a8      	b.n	8008b30 <_printf_i+0x150>
 8008bde:	6923      	ldr	r3, [r4, #16]
 8008be0:	4632      	mov	r2, r6
 8008be2:	4649      	mov	r1, r9
 8008be4:	4640      	mov	r0, r8
 8008be6:	47d0      	blx	sl
 8008be8:	3001      	adds	r0, #1
 8008bea:	d0ab      	beq.n	8008b44 <_printf_i+0x164>
 8008bec:	6823      	ldr	r3, [r4, #0]
 8008bee:	079b      	lsls	r3, r3, #30
 8008bf0:	d413      	bmi.n	8008c1a <_printf_i+0x23a>
 8008bf2:	68e0      	ldr	r0, [r4, #12]
 8008bf4:	9b03      	ldr	r3, [sp, #12]
 8008bf6:	4298      	cmp	r0, r3
 8008bf8:	bfb8      	it	lt
 8008bfa:	4618      	movlt	r0, r3
 8008bfc:	e7a4      	b.n	8008b48 <_printf_i+0x168>
 8008bfe:	2301      	movs	r3, #1
 8008c00:	4632      	mov	r2, r6
 8008c02:	4649      	mov	r1, r9
 8008c04:	4640      	mov	r0, r8
 8008c06:	47d0      	blx	sl
 8008c08:	3001      	adds	r0, #1
 8008c0a:	d09b      	beq.n	8008b44 <_printf_i+0x164>
 8008c0c:	3501      	adds	r5, #1
 8008c0e:	68e3      	ldr	r3, [r4, #12]
 8008c10:	9903      	ldr	r1, [sp, #12]
 8008c12:	1a5b      	subs	r3, r3, r1
 8008c14:	42ab      	cmp	r3, r5
 8008c16:	dcf2      	bgt.n	8008bfe <_printf_i+0x21e>
 8008c18:	e7eb      	b.n	8008bf2 <_printf_i+0x212>
 8008c1a:	2500      	movs	r5, #0
 8008c1c:	f104 0619 	add.w	r6, r4, #25
 8008c20:	e7f5      	b.n	8008c0e <_printf_i+0x22e>
 8008c22:	bf00      	nop
 8008c24:	0800dd78 	.word	0x0800dd78
 8008c28:	0800dd89 	.word	0x0800dd89

08008c2c <_scanf_float>:
 8008c2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c30:	b087      	sub	sp, #28
 8008c32:	4617      	mov	r7, r2
 8008c34:	9303      	str	r3, [sp, #12]
 8008c36:	688b      	ldr	r3, [r1, #8]
 8008c38:	1e5a      	subs	r2, r3, #1
 8008c3a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008c3e:	bf83      	ittte	hi
 8008c40:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008c44:	195b      	addhi	r3, r3, r5
 8008c46:	9302      	strhi	r3, [sp, #8]
 8008c48:	2300      	movls	r3, #0
 8008c4a:	bf86      	itte	hi
 8008c4c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008c50:	608b      	strhi	r3, [r1, #8]
 8008c52:	9302      	strls	r3, [sp, #8]
 8008c54:	680b      	ldr	r3, [r1, #0]
 8008c56:	468b      	mov	fp, r1
 8008c58:	2500      	movs	r5, #0
 8008c5a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008c5e:	f84b 3b1c 	str.w	r3, [fp], #28
 8008c62:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008c66:	4680      	mov	r8, r0
 8008c68:	460c      	mov	r4, r1
 8008c6a:	465e      	mov	r6, fp
 8008c6c:	46aa      	mov	sl, r5
 8008c6e:	46a9      	mov	r9, r5
 8008c70:	9501      	str	r5, [sp, #4]
 8008c72:	68a2      	ldr	r2, [r4, #8]
 8008c74:	b152      	cbz	r2, 8008c8c <_scanf_float+0x60>
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	781b      	ldrb	r3, [r3, #0]
 8008c7a:	2b4e      	cmp	r3, #78	; 0x4e
 8008c7c:	d864      	bhi.n	8008d48 <_scanf_float+0x11c>
 8008c7e:	2b40      	cmp	r3, #64	; 0x40
 8008c80:	d83c      	bhi.n	8008cfc <_scanf_float+0xd0>
 8008c82:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008c86:	b2c8      	uxtb	r0, r1
 8008c88:	280e      	cmp	r0, #14
 8008c8a:	d93a      	bls.n	8008d02 <_scanf_float+0xd6>
 8008c8c:	f1b9 0f00 	cmp.w	r9, #0
 8008c90:	d003      	beq.n	8008c9a <_scanf_float+0x6e>
 8008c92:	6823      	ldr	r3, [r4, #0]
 8008c94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008c98:	6023      	str	r3, [r4, #0]
 8008c9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c9e:	f1ba 0f01 	cmp.w	sl, #1
 8008ca2:	f200 8113 	bhi.w	8008ecc <_scanf_float+0x2a0>
 8008ca6:	455e      	cmp	r6, fp
 8008ca8:	f200 8105 	bhi.w	8008eb6 <_scanf_float+0x28a>
 8008cac:	2501      	movs	r5, #1
 8008cae:	4628      	mov	r0, r5
 8008cb0:	b007      	add	sp, #28
 8008cb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cb6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008cba:	2a0d      	cmp	r2, #13
 8008cbc:	d8e6      	bhi.n	8008c8c <_scanf_float+0x60>
 8008cbe:	a101      	add	r1, pc, #4	; (adr r1, 8008cc4 <_scanf_float+0x98>)
 8008cc0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008cc4:	08008e03 	.word	0x08008e03
 8008cc8:	08008c8d 	.word	0x08008c8d
 8008ccc:	08008c8d 	.word	0x08008c8d
 8008cd0:	08008c8d 	.word	0x08008c8d
 8008cd4:	08008e63 	.word	0x08008e63
 8008cd8:	08008e3b 	.word	0x08008e3b
 8008cdc:	08008c8d 	.word	0x08008c8d
 8008ce0:	08008c8d 	.word	0x08008c8d
 8008ce4:	08008e11 	.word	0x08008e11
 8008ce8:	08008c8d 	.word	0x08008c8d
 8008cec:	08008c8d 	.word	0x08008c8d
 8008cf0:	08008c8d 	.word	0x08008c8d
 8008cf4:	08008c8d 	.word	0x08008c8d
 8008cf8:	08008dc9 	.word	0x08008dc9
 8008cfc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008d00:	e7db      	b.n	8008cba <_scanf_float+0x8e>
 8008d02:	290e      	cmp	r1, #14
 8008d04:	d8c2      	bhi.n	8008c8c <_scanf_float+0x60>
 8008d06:	a001      	add	r0, pc, #4	; (adr r0, 8008d0c <_scanf_float+0xe0>)
 8008d08:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008d0c:	08008dbb 	.word	0x08008dbb
 8008d10:	08008c8d 	.word	0x08008c8d
 8008d14:	08008dbb 	.word	0x08008dbb
 8008d18:	08008e4f 	.word	0x08008e4f
 8008d1c:	08008c8d 	.word	0x08008c8d
 8008d20:	08008d69 	.word	0x08008d69
 8008d24:	08008da5 	.word	0x08008da5
 8008d28:	08008da5 	.word	0x08008da5
 8008d2c:	08008da5 	.word	0x08008da5
 8008d30:	08008da5 	.word	0x08008da5
 8008d34:	08008da5 	.word	0x08008da5
 8008d38:	08008da5 	.word	0x08008da5
 8008d3c:	08008da5 	.word	0x08008da5
 8008d40:	08008da5 	.word	0x08008da5
 8008d44:	08008da5 	.word	0x08008da5
 8008d48:	2b6e      	cmp	r3, #110	; 0x6e
 8008d4a:	d809      	bhi.n	8008d60 <_scanf_float+0x134>
 8008d4c:	2b60      	cmp	r3, #96	; 0x60
 8008d4e:	d8b2      	bhi.n	8008cb6 <_scanf_float+0x8a>
 8008d50:	2b54      	cmp	r3, #84	; 0x54
 8008d52:	d077      	beq.n	8008e44 <_scanf_float+0x218>
 8008d54:	2b59      	cmp	r3, #89	; 0x59
 8008d56:	d199      	bne.n	8008c8c <_scanf_float+0x60>
 8008d58:	2d07      	cmp	r5, #7
 8008d5a:	d197      	bne.n	8008c8c <_scanf_float+0x60>
 8008d5c:	2508      	movs	r5, #8
 8008d5e:	e029      	b.n	8008db4 <_scanf_float+0x188>
 8008d60:	2b74      	cmp	r3, #116	; 0x74
 8008d62:	d06f      	beq.n	8008e44 <_scanf_float+0x218>
 8008d64:	2b79      	cmp	r3, #121	; 0x79
 8008d66:	e7f6      	b.n	8008d56 <_scanf_float+0x12a>
 8008d68:	6821      	ldr	r1, [r4, #0]
 8008d6a:	05c8      	lsls	r0, r1, #23
 8008d6c:	d51a      	bpl.n	8008da4 <_scanf_float+0x178>
 8008d6e:	9b02      	ldr	r3, [sp, #8]
 8008d70:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008d74:	6021      	str	r1, [r4, #0]
 8008d76:	f109 0901 	add.w	r9, r9, #1
 8008d7a:	b11b      	cbz	r3, 8008d84 <_scanf_float+0x158>
 8008d7c:	3b01      	subs	r3, #1
 8008d7e:	3201      	adds	r2, #1
 8008d80:	9302      	str	r3, [sp, #8]
 8008d82:	60a2      	str	r2, [r4, #8]
 8008d84:	68a3      	ldr	r3, [r4, #8]
 8008d86:	3b01      	subs	r3, #1
 8008d88:	60a3      	str	r3, [r4, #8]
 8008d8a:	6923      	ldr	r3, [r4, #16]
 8008d8c:	3301      	adds	r3, #1
 8008d8e:	6123      	str	r3, [r4, #16]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	3b01      	subs	r3, #1
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	607b      	str	r3, [r7, #4]
 8008d98:	f340 8084 	ble.w	8008ea4 <_scanf_float+0x278>
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	3301      	adds	r3, #1
 8008da0:	603b      	str	r3, [r7, #0]
 8008da2:	e766      	b.n	8008c72 <_scanf_float+0x46>
 8008da4:	eb1a 0f05 	cmn.w	sl, r5
 8008da8:	f47f af70 	bne.w	8008c8c <_scanf_float+0x60>
 8008dac:	6822      	ldr	r2, [r4, #0]
 8008dae:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008db2:	6022      	str	r2, [r4, #0]
 8008db4:	f806 3b01 	strb.w	r3, [r6], #1
 8008db8:	e7e4      	b.n	8008d84 <_scanf_float+0x158>
 8008dba:	6822      	ldr	r2, [r4, #0]
 8008dbc:	0610      	lsls	r0, r2, #24
 8008dbe:	f57f af65 	bpl.w	8008c8c <_scanf_float+0x60>
 8008dc2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008dc6:	e7f4      	b.n	8008db2 <_scanf_float+0x186>
 8008dc8:	f1ba 0f00 	cmp.w	sl, #0
 8008dcc:	d10e      	bne.n	8008dec <_scanf_float+0x1c0>
 8008dce:	f1b9 0f00 	cmp.w	r9, #0
 8008dd2:	d10e      	bne.n	8008df2 <_scanf_float+0x1c6>
 8008dd4:	6822      	ldr	r2, [r4, #0]
 8008dd6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008dda:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008dde:	d108      	bne.n	8008df2 <_scanf_float+0x1c6>
 8008de0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008de4:	6022      	str	r2, [r4, #0]
 8008de6:	f04f 0a01 	mov.w	sl, #1
 8008dea:	e7e3      	b.n	8008db4 <_scanf_float+0x188>
 8008dec:	f1ba 0f02 	cmp.w	sl, #2
 8008df0:	d055      	beq.n	8008e9e <_scanf_float+0x272>
 8008df2:	2d01      	cmp	r5, #1
 8008df4:	d002      	beq.n	8008dfc <_scanf_float+0x1d0>
 8008df6:	2d04      	cmp	r5, #4
 8008df8:	f47f af48 	bne.w	8008c8c <_scanf_float+0x60>
 8008dfc:	3501      	adds	r5, #1
 8008dfe:	b2ed      	uxtb	r5, r5
 8008e00:	e7d8      	b.n	8008db4 <_scanf_float+0x188>
 8008e02:	f1ba 0f01 	cmp.w	sl, #1
 8008e06:	f47f af41 	bne.w	8008c8c <_scanf_float+0x60>
 8008e0a:	f04f 0a02 	mov.w	sl, #2
 8008e0e:	e7d1      	b.n	8008db4 <_scanf_float+0x188>
 8008e10:	b97d      	cbnz	r5, 8008e32 <_scanf_float+0x206>
 8008e12:	f1b9 0f00 	cmp.w	r9, #0
 8008e16:	f47f af3c 	bne.w	8008c92 <_scanf_float+0x66>
 8008e1a:	6822      	ldr	r2, [r4, #0]
 8008e1c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008e20:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008e24:	f47f af39 	bne.w	8008c9a <_scanf_float+0x6e>
 8008e28:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008e2c:	6022      	str	r2, [r4, #0]
 8008e2e:	2501      	movs	r5, #1
 8008e30:	e7c0      	b.n	8008db4 <_scanf_float+0x188>
 8008e32:	2d03      	cmp	r5, #3
 8008e34:	d0e2      	beq.n	8008dfc <_scanf_float+0x1d0>
 8008e36:	2d05      	cmp	r5, #5
 8008e38:	e7de      	b.n	8008df8 <_scanf_float+0x1cc>
 8008e3a:	2d02      	cmp	r5, #2
 8008e3c:	f47f af26 	bne.w	8008c8c <_scanf_float+0x60>
 8008e40:	2503      	movs	r5, #3
 8008e42:	e7b7      	b.n	8008db4 <_scanf_float+0x188>
 8008e44:	2d06      	cmp	r5, #6
 8008e46:	f47f af21 	bne.w	8008c8c <_scanf_float+0x60>
 8008e4a:	2507      	movs	r5, #7
 8008e4c:	e7b2      	b.n	8008db4 <_scanf_float+0x188>
 8008e4e:	6822      	ldr	r2, [r4, #0]
 8008e50:	0591      	lsls	r1, r2, #22
 8008e52:	f57f af1b 	bpl.w	8008c8c <_scanf_float+0x60>
 8008e56:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008e5a:	6022      	str	r2, [r4, #0]
 8008e5c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008e60:	e7a8      	b.n	8008db4 <_scanf_float+0x188>
 8008e62:	6822      	ldr	r2, [r4, #0]
 8008e64:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008e68:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008e6c:	d006      	beq.n	8008e7c <_scanf_float+0x250>
 8008e6e:	0550      	lsls	r0, r2, #21
 8008e70:	f57f af0c 	bpl.w	8008c8c <_scanf_float+0x60>
 8008e74:	f1b9 0f00 	cmp.w	r9, #0
 8008e78:	f43f af0f 	beq.w	8008c9a <_scanf_float+0x6e>
 8008e7c:	0591      	lsls	r1, r2, #22
 8008e7e:	bf58      	it	pl
 8008e80:	9901      	ldrpl	r1, [sp, #4]
 8008e82:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008e86:	bf58      	it	pl
 8008e88:	eba9 0101 	subpl.w	r1, r9, r1
 8008e8c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008e90:	bf58      	it	pl
 8008e92:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008e96:	6022      	str	r2, [r4, #0]
 8008e98:	f04f 0900 	mov.w	r9, #0
 8008e9c:	e78a      	b.n	8008db4 <_scanf_float+0x188>
 8008e9e:	f04f 0a03 	mov.w	sl, #3
 8008ea2:	e787      	b.n	8008db4 <_scanf_float+0x188>
 8008ea4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008ea8:	4639      	mov	r1, r7
 8008eaa:	4640      	mov	r0, r8
 8008eac:	4798      	blx	r3
 8008eae:	2800      	cmp	r0, #0
 8008eb0:	f43f aedf 	beq.w	8008c72 <_scanf_float+0x46>
 8008eb4:	e6ea      	b.n	8008c8c <_scanf_float+0x60>
 8008eb6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008eba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008ebe:	463a      	mov	r2, r7
 8008ec0:	4640      	mov	r0, r8
 8008ec2:	4798      	blx	r3
 8008ec4:	6923      	ldr	r3, [r4, #16]
 8008ec6:	3b01      	subs	r3, #1
 8008ec8:	6123      	str	r3, [r4, #16]
 8008eca:	e6ec      	b.n	8008ca6 <_scanf_float+0x7a>
 8008ecc:	1e6b      	subs	r3, r5, #1
 8008ece:	2b06      	cmp	r3, #6
 8008ed0:	d825      	bhi.n	8008f1e <_scanf_float+0x2f2>
 8008ed2:	2d02      	cmp	r5, #2
 8008ed4:	d836      	bhi.n	8008f44 <_scanf_float+0x318>
 8008ed6:	455e      	cmp	r6, fp
 8008ed8:	f67f aee8 	bls.w	8008cac <_scanf_float+0x80>
 8008edc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008ee0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008ee4:	463a      	mov	r2, r7
 8008ee6:	4640      	mov	r0, r8
 8008ee8:	4798      	blx	r3
 8008eea:	6923      	ldr	r3, [r4, #16]
 8008eec:	3b01      	subs	r3, #1
 8008eee:	6123      	str	r3, [r4, #16]
 8008ef0:	e7f1      	b.n	8008ed6 <_scanf_float+0x2aa>
 8008ef2:	9802      	ldr	r0, [sp, #8]
 8008ef4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008ef8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008efc:	9002      	str	r0, [sp, #8]
 8008efe:	463a      	mov	r2, r7
 8008f00:	4640      	mov	r0, r8
 8008f02:	4798      	blx	r3
 8008f04:	6923      	ldr	r3, [r4, #16]
 8008f06:	3b01      	subs	r3, #1
 8008f08:	6123      	str	r3, [r4, #16]
 8008f0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f0e:	fa5f fa8a 	uxtb.w	sl, sl
 8008f12:	f1ba 0f02 	cmp.w	sl, #2
 8008f16:	d1ec      	bne.n	8008ef2 <_scanf_float+0x2c6>
 8008f18:	3d03      	subs	r5, #3
 8008f1a:	b2ed      	uxtb	r5, r5
 8008f1c:	1b76      	subs	r6, r6, r5
 8008f1e:	6823      	ldr	r3, [r4, #0]
 8008f20:	05da      	lsls	r2, r3, #23
 8008f22:	d52f      	bpl.n	8008f84 <_scanf_float+0x358>
 8008f24:	055b      	lsls	r3, r3, #21
 8008f26:	d510      	bpl.n	8008f4a <_scanf_float+0x31e>
 8008f28:	455e      	cmp	r6, fp
 8008f2a:	f67f aebf 	bls.w	8008cac <_scanf_float+0x80>
 8008f2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f32:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008f36:	463a      	mov	r2, r7
 8008f38:	4640      	mov	r0, r8
 8008f3a:	4798      	blx	r3
 8008f3c:	6923      	ldr	r3, [r4, #16]
 8008f3e:	3b01      	subs	r3, #1
 8008f40:	6123      	str	r3, [r4, #16]
 8008f42:	e7f1      	b.n	8008f28 <_scanf_float+0x2fc>
 8008f44:	46aa      	mov	sl, r5
 8008f46:	9602      	str	r6, [sp, #8]
 8008f48:	e7df      	b.n	8008f0a <_scanf_float+0x2de>
 8008f4a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008f4e:	6923      	ldr	r3, [r4, #16]
 8008f50:	2965      	cmp	r1, #101	; 0x65
 8008f52:	f103 33ff 	add.w	r3, r3, #4294967295
 8008f56:	f106 35ff 	add.w	r5, r6, #4294967295
 8008f5a:	6123      	str	r3, [r4, #16]
 8008f5c:	d00c      	beq.n	8008f78 <_scanf_float+0x34c>
 8008f5e:	2945      	cmp	r1, #69	; 0x45
 8008f60:	d00a      	beq.n	8008f78 <_scanf_float+0x34c>
 8008f62:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f66:	463a      	mov	r2, r7
 8008f68:	4640      	mov	r0, r8
 8008f6a:	4798      	blx	r3
 8008f6c:	6923      	ldr	r3, [r4, #16]
 8008f6e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008f72:	3b01      	subs	r3, #1
 8008f74:	1eb5      	subs	r5, r6, #2
 8008f76:	6123      	str	r3, [r4, #16]
 8008f78:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f7c:	463a      	mov	r2, r7
 8008f7e:	4640      	mov	r0, r8
 8008f80:	4798      	blx	r3
 8008f82:	462e      	mov	r6, r5
 8008f84:	6825      	ldr	r5, [r4, #0]
 8008f86:	f015 0510 	ands.w	r5, r5, #16
 8008f8a:	d14d      	bne.n	8009028 <_scanf_float+0x3fc>
 8008f8c:	7035      	strb	r5, [r6, #0]
 8008f8e:	6823      	ldr	r3, [r4, #0]
 8008f90:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008f94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f98:	d11a      	bne.n	8008fd0 <_scanf_float+0x3a4>
 8008f9a:	9b01      	ldr	r3, [sp, #4]
 8008f9c:	454b      	cmp	r3, r9
 8008f9e:	eba3 0209 	sub.w	r2, r3, r9
 8008fa2:	d122      	bne.n	8008fea <_scanf_float+0x3be>
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	4659      	mov	r1, fp
 8008fa8:	4640      	mov	r0, r8
 8008faa:	f000 fef7 	bl	8009d9c <_strtod_r>
 8008fae:	9b03      	ldr	r3, [sp, #12]
 8008fb0:	6821      	ldr	r1, [r4, #0]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f011 0f02 	tst.w	r1, #2
 8008fb8:	f103 0204 	add.w	r2, r3, #4
 8008fbc:	d020      	beq.n	8009000 <_scanf_float+0x3d4>
 8008fbe:	9903      	ldr	r1, [sp, #12]
 8008fc0:	600a      	str	r2, [r1, #0]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	ed83 0b00 	vstr	d0, [r3]
 8008fc8:	68e3      	ldr	r3, [r4, #12]
 8008fca:	3301      	adds	r3, #1
 8008fcc:	60e3      	str	r3, [r4, #12]
 8008fce:	e66e      	b.n	8008cae <_scanf_float+0x82>
 8008fd0:	9b04      	ldr	r3, [sp, #16]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d0e6      	beq.n	8008fa4 <_scanf_float+0x378>
 8008fd6:	9905      	ldr	r1, [sp, #20]
 8008fd8:	230a      	movs	r3, #10
 8008fda:	462a      	mov	r2, r5
 8008fdc:	3101      	adds	r1, #1
 8008fde:	4640      	mov	r0, r8
 8008fe0:	f000 ff66 	bl	8009eb0 <_strtol_r>
 8008fe4:	9b04      	ldr	r3, [sp, #16]
 8008fe6:	9e05      	ldr	r6, [sp, #20]
 8008fe8:	1ac2      	subs	r2, r0, r3
 8008fea:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008fee:	429e      	cmp	r6, r3
 8008ff0:	bf28      	it	cs
 8008ff2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008ff6:	490d      	ldr	r1, [pc, #52]	; (800902c <_scanf_float+0x400>)
 8008ff8:	4630      	mov	r0, r6
 8008ffa:	f000 f821 	bl	8009040 <siprintf>
 8008ffe:	e7d1      	b.n	8008fa4 <_scanf_float+0x378>
 8009000:	f011 0f04 	tst.w	r1, #4
 8009004:	9903      	ldr	r1, [sp, #12]
 8009006:	600a      	str	r2, [r1, #0]
 8009008:	d1db      	bne.n	8008fc2 <_scanf_float+0x396>
 800900a:	eeb4 0b40 	vcmp.f64	d0, d0
 800900e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009012:	681e      	ldr	r6, [r3, #0]
 8009014:	d705      	bvc.n	8009022 <_scanf_float+0x3f6>
 8009016:	4806      	ldr	r0, [pc, #24]	; (8009030 <_scanf_float+0x404>)
 8009018:	f000 f80c 	bl	8009034 <nanf>
 800901c:	ed86 0a00 	vstr	s0, [r6]
 8009020:	e7d2      	b.n	8008fc8 <_scanf_float+0x39c>
 8009022:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8009026:	e7f9      	b.n	800901c <_scanf_float+0x3f0>
 8009028:	2500      	movs	r5, #0
 800902a:	e640      	b.n	8008cae <_scanf_float+0x82>
 800902c:	0800dd9a 	.word	0x0800dd9a
 8009030:	0800e1cb 	.word	0x0800e1cb

08009034 <nanf>:
 8009034:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800903c <nanf+0x8>
 8009038:	4770      	bx	lr
 800903a:	bf00      	nop
 800903c:	7fc00000 	.word	0x7fc00000

08009040 <siprintf>:
 8009040:	b40e      	push	{r1, r2, r3}
 8009042:	b500      	push	{lr}
 8009044:	b09c      	sub	sp, #112	; 0x70
 8009046:	ab1d      	add	r3, sp, #116	; 0x74
 8009048:	9002      	str	r0, [sp, #8]
 800904a:	9006      	str	r0, [sp, #24]
 800904c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009050:	4809      	ldr	r0, [pc, #36]	; (8009078 <siprintf+0x38>)
 8009052:	9107      	str	r1, [sp, #28]
 8009054:	9104      	str	r1, [sp, #16]
 8009056:	4909      	ldr	r1, [pc, #36]	; (800907c <siprintf+0x3c>)
 8009058:	f853 2b04 	ldr.w	r2, [r3], #4
 800905c:	9105      	str	r1, [sp, #20]
 800905e:	6800      	ldr	r0, [r0, #0]
 8009060:	9301      	str	r3, [sp, #4]
 8009062:	a902      	add	r1, sp, #8
 8009064:	f002 fed6 	bl	800be14 <_svfiprintf_r>
 8009068:	9b02      	ldr	r3, [sp, #8]
 800906a:	2200      	movs	r2, #0
 800906c:	701a      	strb	r2, [r3, #0]
 800906e:	b01c      	add	sp, #112	; 0x70
 8009070:	f85d eb04 	ldr.w	lr, [sp], #4
 8009074:	b003      	add	sp, #12
 8009076:	4770      	bx	lr
 8009078:	200000fc 	.word	0x200000fc
 800907c:	ffff0208 	.word	0xffff0208

08009080 <siscanf>:
 8009080:	b40e      	push	{r1, r2, r3}
 8009082:	b510      	push	{r4, lr}
 8009084:	b09f      	sub	sp, #124	; 0x7c
 8009086:	ac21      	add	r4, sp, #132	; 0x84
 8009088:	f44f 7101 	mov.w	r1, #516	; 0x204
 800908c:	f854 2b04 	ldr.w	r2, [r4], #4
 8009090:	9201      	str	r2, [sp, #4]
 8009092:	f8ad 101c 	strh.w	r1, [sp, #28]
 8009096:	9004      	str	r0, [sp, #16]
 8009098:	9008      	str	r0, [sp, #32]
 800909a:	f7f7 f8db 	bl	8000254 <strlen>
 800909e:	4b0c      	ldr	r3, [pc, #48]	; (80090d0 <siscanf+0x50>)
 80090a0:	9005      	str	r0, [sp, #20]
 80090a2:	9009      	str	r0, [sp, #36]	; 0x24
 80090a4:	930d      	str	r3, [sp, #52]	; 0x34
 80090a6:	480b      	ldr	r0, [pc, #44]	; (80090d4 <siscanf+0x54>)
 80090a8:	9a01      	ldr	r2, [sp, #4]
 80090aa:	6800      	ldr	r0, [r0, #0]
 80090ac:	9403      	str	r4, [sp, #12]
 80090ae:	2300      	movs	r3, #0
 80090b0:	9311      	str	r3, [sp, #68]	; 0x44
 80090b2:	9316      	str	r3, [sp, #88]	; 0x58
 80090b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80090b8:	f8ad 301e 	strh.w	r3, [sp, #30]
 80090bc:	a904      	add	r1, sp, #16
 80090be:	4623      	mov	r3, r4
 80090c0:	f003 f802 	bl	800c0c8 <__ssvfiscanf_r>
 80090c4:	b01f      	add	sp, #124	; 0x7c
 80090c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090ca:	b003      	add	sp, #12
 80090cc:	4770      	bx	lr
 80090ce:	bf00      	nop
 80090d0:	080090fb 	.word	0x080090fb
 80090d4:	200000fc 	.word	0x200000fc

080090d8 <__sread>:
 80090d8:	b510      	push	{r4, lr}
 80090da:	460c      	mov	r4, r1
 80090dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090e0:	f003 fab6 	bl	800c650 <_read_r>
 80090e4:	2800      	cmp	r0, #0
 80090e6:	bfab      	itete	ge
 80090e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80090ea:	89a3      	ldrhlt	r3, [r4, #12]
 80090ec:	181b      	addge	r3, r3, r0
 80090ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80090f2:	bfac      	ite	ge
 80090f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80090f6:	81a3      	strhlt	r3, [r4, #12]
 80090f8:	bd10      	pop	{r4, pc}

080090fa <__seofread>:
 80090fa:	2000      	movs	r0, #0
 80090fc:	4770      	bx	lr

080090fe <__swrite>:
 80090fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009102:	461f      	mov	r7, r3
 8009104:	898b      	ldrh	r3, [r1, #12]
 8009106:	05db      	lsls	r3, r3, #23
 8009108:	4605      	mov	r5, r0
 800910a:	460c      	mov	r4, r1
 800910c:	4616      	mov	r6, r2
 800910e:	d505      	bpl.n	800911c <__swrite+0x1e>
 8009110:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009114:	2302      	movs	r3, #2
 8009116:	2200      	movs	r2, #0
 8009118:	f002 f870 	bl	800b1fc <_lseek_r>
 800911c:	89a3      	ldrh	r3, [r4, #12]
 800911e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009122:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009126:	81a3      	strh	r3, [r4, #12]
 8009128:	4632      	mov	r2, r6
 800912a:	463b      	mov	r3, r7
 800912c:	4628      	mov	r0, r5
 800912e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009132:	f000 bebf 	b.w	8009eb4 <_write_r>

08009136 <__sseek>:
 8009136:	b510      	push	{r4, lr}
 8009138:	460c      	mov	r4, r1
 800913a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800913e:	f002 f85d 	bl	800b1fc <_lseek_r>
 8009142:	1c43      	adds	r3, r0, #1
 8009144:	89a3      	ldrh	r3, [r4, #12]
 8009146:	bf15      	itete	ne
 8009148:	6560      	strne	r0, [r4, #84]	; 0x54
 800914a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800914e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009152:	81a3      	strheq	r3, [r4, #12]
 8009154:	bf18      	it	ne
 8009156:	81a3      	strhne	r3, [r4, #12]
 8009158:	bd10      	pop	{r4, pc}

0800915a <__sclose>:
 800915a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800915e:	f000 bebb 	b.w	8009ed8 <_close_r>

08009162 <strcpy>:
 8009162:	4603      	mov	r3, r0
 8009164:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009168:	f803 2b01 	strb.w	r2, [r3], #1
 800916c:	2a00      	cmp	r2, #0
 800916e:	d1f9      	bne.n	8009164 <strcpy+0x2>
 8009170:	4770      	bx	lr

08009172 <strncmp>:
 8009172:	b510      	push	{r4, lr}
 8009174:	b16a      	cbz	r2, 8009192 <strncmp+0x20>
 8009176:	3901      	subs	r1, #1
 8009178:	1884      	adds	r4, r0, r2
 800917a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800917e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009182:	4293      	cmp	r3, r2
 8009184:	d103      	bne.n	800918e <strncmp+0x1c>
 8009186:	42a0      	cmp	r0, r4
 8009188:	d001      	beq.n	800918e <strncmp+0x1c>
 800918a:	2b00      	cmp	r3, #0
 800918c:	d1f5      	bne.n	800917a <strncmp+0x8>
 800918e:	1a98      	subs	r0, r3, r2
 8009190:	bd10      	pop	{r4, pc}
 8009192:	4610      	mov	r0, r2
 8009194:	e7fc      	b.n	8009190 <strncmp+0x1e>

08009196 <strncpy>:
 8009196:	b510      	push	{r4, lr}
 8009198:	3901      	subs	r1, #1
 800919a:	4603      	mov	r3, r0
 800919c:	b132      	cbz	r2, 80091ac <strncpy+0x16>
 800919e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80091a2:	f803 4b01 	strb.w	r4, [r3], #1
 80091a6:	3a01      	subs	r2, #1
 80091a8:	2c00      	cmp	r4, #0
 80091aa:	d1f7      	bne.n	800919c <strncpy+0x6>
 80091ac:	441a      	add	r2, r3
 80091ae:	2100      	movs	r1, #0
 80091b0:	4293      	cmp	r3, r2
 80091b2:	d100      	bne.n	80091b6 <strncpy+0x20>
 80091b4:	bd10      	pop	{r4, pc}
 80091b6:	f803 1b01 	strb.w	r1, [r3], #1
 80091ba:	e7f9      	b.n	80091b0 <strncpy+0x1a>

080091bc <sulp>:
 80091bc:	b570      	push	{r4, r5, r6, lr}
 80091be:	4604      	mov	r4, r0
 80091c0:	460d      	mov	r5, r1
 80091c2:	4616      	mov	r6, r2
 80091c4:	ec45 4b10 	vmov	d0, r4, r5
 80091c8:	f002 fbbe 	bl	800b948 <__ulp>
 80091cc:	b17e      	cbz	r6, 80091ee <sulp+0x32>
 80091ce:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80091d2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	dd09      	ble.n	80091ee <sulp+0x32>
 80091da:	051b      	lsls	r3, r3, #20
 80091dc:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 80091e0:	2000      	movs	r0, #0
 80091e2:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 80091e6:	ec41 0b17 	vmov	d7, r0, r1
 80091ea:	ee20 0b07 	vmul.f64	d0, d0, d7
 80091ee:	bd70      	pop	{r4, r5, r6, pc}

080091f0 <_strtod_l>:
 80091f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091f4:	ed2d 8b0c 	vpush	{d8-d13}
 80091f8:	b09d      	sub	sp, #116	; 0x74
 80091fa:	461f      	mov	r7, r3
 80091fc:	2300      	movs	r3, #0
 80091fe:	9318      	str	r3, [sp, #96]	; 0x60
 8009200:	4ba6      	ldr	r3, [pc, #664]	; (800949c <_strtod_l+0x2ac>)
 8009202:	9213      	str	r2, [sp, #76]	; 0x4c
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	9308      	str	r3, [sp, #32]
 8009208:	4604      	mov	r4, r0
 800920a:	4618      	mov	r0, r3
 800920c:	468a      	mov	sl, r1
 800920e:	f7f7 f821 	bl	8000254 <strlen>
 8009212:	f04f 0800 	mov.w	r8, #0
 8009216:	4605      	mov	r5, r0
 8009218:	f04f 0900 	mov.w	r9, #0
 800921c:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8009220:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009222:	781a      	ldrb	r2, [r3, #0]
 8009224:	2a2b      	cmp	r2, #43	; 0x2b
 8009226:	d04d      	beq.n	80092c4 <_strtod_l+0xd4>
 8009228:	d83a      	bhi.n	80092a0 <_strtod_l+0xb0>
 800922a:	2a0d      	cmp	r2, #13
 800922c:	d833      	bhi.n	8009296 <_strtod_l+0xa6>
 800922e:	2a08      	cmp	r2, #8
 8009230:	d833      	bhi.n	800929a <_strtod_l+0xaa>
 8009232:	2a00      	cmp	r2, #0
 8009234:	d03d      	beq.n	80092b2 <_strtod_l+0xc2>
 8009236:	2300      	movs	r3, #0
 8009238:	930b      	str	r3, [sp, #44]	; 0x2c
 800923a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800923c:	7833      	ldrb	r3, [r6, #0]
 800923e:	2b30      	cmp	r3, #48	; 0x30
 8009240:	f040 80b6 	bne.w	80093b0 <_strtod_l+0x1c0>
 8009244:	7873      	ldrb	r3, [r6, #1]
 8009246:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800924a:	2b58      	cmp	r3, #88	; 0x58
 800924c:	d16d      	bne.n	800932a <_strtod_l+0x13a>
 800924e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009250:	9301      	str	r3, [sp, #4]
 8009252:	ab18      	add	r3, sp, #96	; 0x60
 8009254:	9702      	str	r7, [sp, #8]
 8009256:	9300      	str	r3, [sp, #0]
 8009258:	4a91      	ldr	r2, [pc, #580]	; (80094a0 <_strtod_l+0x2b0>)
 800925a:	ab19      	add	r3, sp, #100	; 0x64
 800925c:	a917      	add	r1, sp, #92	; 0x5c
 800925e:	4620      	mov	r0, r4
 8009260:	f001 fcc0 	bl	800abe4 <__gethex>
 8009264:	f010 0507 	ands.w	r5, r0, #7
 8009268:	4607      	mov	r7, r0
 800926a:	d005      	beq.n	8009278 <_strtod_l+0x88>
 800926c:	2d06      	cmp	r5, #6
 800926e:	d12b      	bne.n	80092c8 <_strtod_l+0xd8>
 8009270:	3601      	adds	r6, #1
 8009272:	2300      	movs	r3, #0
 8009274:	9617      	str	r6, [sp, #92]	; 0x5c
 8009276:	930b      	str	r3, [sp, #44]	; 0x2c
 8009278:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800927a:	2b00      	cmp	r3, #0
 800927c:	f040 856e 	bne.w	8009d5c <_strtod_l+0xb6c>
 8009280:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009282:	b1e3      	cbz	r3, 80092be <_strtod_l+0xce>
 8009284:	ec49 8b17 	vmov	d7, r8, r9
 8009288:	eeb1 0b47 	vneg.f64	d0, d7
 800928c:	b01d      	add	sp, #116	; 0x74
 800928e:	ecbd 8b0c 	vpop	{d8-d13}
 8009292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009296:	2a20      	cmp	r2, #32
 8009298:	d1cd      	bne.n	8009236 <_strtod_l+0x46>
 800929a:	3301      	adds	r3, #1
 800929c:	9317      	str	r3, [sp, #92]	; 0x5c
 800929e:	e7bf      	b.n	8009220 <_strtod_l+0x30>
 80092a0:	2a2d      	cmp	r2, #45	; 0x2d
 80092a2:	d1c8      	bne.n	8009236 <_strtod_l+0x46>
 80092a4:	2201      	movs	r2, #1
 80092a6:	920b      	str	r2, [sp, #44]	; 0x2c
 80092a8:	1c5a      	adds	r2, r3, #1
 80092aa:	9217      	str	r2, [sp, #92]	; 0x5c
 80092ac:	785b      	ldrb	r3, [r3, #1]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d1c3      	bne.n	800923a <_strtod_l+0x4a>
 80092b2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80092b4:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	f040 854d 	bne.w	8009d58 <_strtod_l+0xb68>
 80092be:	ec49 8b10 	vmov	d0, r8, r9
 80092c2:	e7e3      	b.n	800928c <_strtod_l+0x9c>
 80092c4:	2200      	movs	r2, #0
 80092c6:	e7ee      	b.n	80092a6 <_strtod_l+0xb6>
 80092c8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80092ca:	b13a      	cbz	r2, 80092dc <_strtod_l+0xec>
 80092cc:	2135      	movs	r1, #53	; 0x35
 80092ce:	a81a      	add	r0, sp, #104	; 0x68
 80092d0:	f002 fc46 	bl	800bb60 <__copybits>
 80092d4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80092d6:	4620      	mov	r0, r4
 80092d8:	f002 f80a 	bl	800b2f0 <_Bfree>
 80092dc:	3d01      	subs	r5, #1
 80092de:	2d05      	cmp	r5, #5
 80092e0:	d807      	bhi.n	80092f2 <_strtod_l+0x102>
 80092e2:	e8df f005 	tbb	[pc, r5]
 80092e6:	0b0e      	.short	0x0b0e
 80092e8:	030e1d18 	.word	0x030e1d18
 80092ec:	f04f 0900 	mov.w	r9, #0
 80092f0:	46c8      	mov	r8, r9
 80092f2:	073b      	lsls	r3, r7, #28
 80092f4:	d5c0      	bpl.n	8009278 <_strtod_l+0x88>
 80092f6:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80092fa:	e7bd      	b.n	8009278 <_strtod_l+0x88>
 80092fc:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 8009300:	e7f7      	b.n	80092f2 <_strtod_l+0x102>
 8009302:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 8009306:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009308:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800930c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009310:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8009314:	e7ed      	b.n	80092f2 <_strtod_l+0x102>
 8009316:	f8df 918c 	ldr.w	r9, [pc, #396]	; 80094a4 <_strtod_l+0x2b4>
 800931a:	f04f 0800 	mov.w	r8, #0
 800931e:	e7e8      	b.n	80092f2 <_strtod_l+0x102>
 8009320:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8009324:	f04f 38ff 	mov.w	r8, #4294967295
 8009328:	e7e3      	b.n	80092f2 <_strtod_l+0x102>
 800932a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800932c:	1c5a      	adds	r2, r3, #1
 800932e:	9217      	str	r2, [sp, #92]	; 0x5c
 8009330:	785b      	ldrb	r3, [r3, #1]
 8009332:	2b30      	cmp	r3, #48	; 0x30
 8009334:	d0f9      	beq.n	800932a <_strtod_l+0x13a>
 8009336:	2b00      	cmp	r3, #0
 8009338:	d09e      	beq.n	8009278 <_strtod_l+0x88>
 800933a:	2301      	movs	r3, #1
 800933c:	9306      	str	r3, [sp, #24]
 800933e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009340:	930c      	str	r3, [sp, #48]	; 0x30
 8009342:	2300      	movs	r3, #0
 8009344:	9304      	str	r3, [sp, #16]
 8009346:	930a      	str	r3, [sp, #40]	; 0x28
 8009348:	461e      	mov	r6, r3
 800934a:	220a      	movs	r2, #10
 800934c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800934e:	f890 b000 	ldrb.w	fp, [r0]
 8009352:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 8009356:	b2d9      	uxtb	r1, r3
 8009358:	2909      	cmp	r1, #9
 800935a:	d92b      	bls.n	80093b4 <_strtod_l+0x1c4>
 800935c:	9908      	ldr	r1, [sp, #32]
 800935e:	462a      	mov	r2, r5
 8009360:	f7ff ff07 	bl	8009172 <strncmp>
 8009364:	2800      	cmp	r0, #0
 8009366:	d035      	beq.n	80093d4 <_strtod_l+0x1e4>
 8009368:	2000      	movs	r0, #0
 800936a:	465a      	mov	r2, fp
 800936c:	4633      	mov	r3, r6
 800936e:	4683      	mov	fp, r0
 8009370:	4601      	mov	r1, r0
 8009372:	2a65      	cmp	r2, #101	; 0x65
 8009374:	d001      	beq.n	800937a <_strtod_l+0x18a>
 8009376:	2a45      	cmp	r2, #69	; 0x45
 8009378:	d118      	bne.n	80093ac <_strtod_l+0x1bc>
 800937a:	b91b      	cbnz	r3, 8009384 <_strtod_l+0x194>
 800937c:	9b06      	ldr	r3, [sp, #24]
 800937e:	4303      	orrs	r3, r0
 8009380:	d097      	beq.n	80092b2 <_strtod_l+0xc2>
 8009382:	2300      	movs	r3, #0
 8009384:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8009388:	f10a 0201 	add.w	r2, sl, #1
 800938c:	9217      	str	r2, [sp, #92]	; 0x5c
 800938e:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8009392:	2a2b      	cmp	r2, #43	; 0x2b
 8009394:	d077      	beq.n	8009486 <_strtod_l+0x296>
 8009396:	2a2d      	cmp	r2, #45	; 0x2d
 8009398:	d07d      	beq.n	8009496 <_strtod_l+0x2a6>
 800939a:	f04f 0e00 	mov.w	lr, #0
 800939e:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 80093a2:	2d09      	cmp	r5, #9
 80093a4:	f240 8084 	bls.w	80094b0 <_strtod_l+0x2c0>
 80093a8:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 80093ac:	2500      	movs	r5, #0
 80093ae:	e09f      	b.n	80094f0 <_strtod_l+0x300>
 80093b0:	2300      	movs	r3, #0
 80093b2:	e7c3      	b.n	800933c <_strtod_l+0x14c>
 80093b4:	2e08      	cmp	r6, #8
 80093b6:	bfd5      	itete	le
 80093b8:	990a      	ldrle	r1, [sp, #40]	; 0x28
 80093ba:	9904      	ldrgt	r1, [sp, #16]
 80093bc:	fb02 3301 	mlale	r3, r2, r1, r3
 80093c0:	fb02 3301 	mlagt	r3, r2, r1, r3
 80093c4:	f100 0001 	add.w	r0, r0, #1
 80093c8:	bfd4      	ite	le
 80093ca:	930a      	strle	r3, [sp, #40]	; 0x28
 80093cc:	9304      	strgt	r3, [sp, #16]
 80093ce:	3601      	adds	r6, #1
 80093d0:	9017      	str	r0, [sp, #92]	; 0x5c
 80093d2:	e7bb      	b.n	800934c <_strtod_l+0x15c>
 80093d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093d6:	195a      	adds	r2, r3, r5
 80093d8:	9217      	str	r2, [sp, #92]	; 0x5c
 80093da:	5d5a      	ldrb	r2, [r3, r5]
 80093dc:	b3ae      	cbz	r6, 800944a <_strtod_l+0x25a>
 80093de:	4683      	mov	fp, r0
 80093e0:	4633      	mov	r3, r6
 80093e2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80093e6:	2909      	cmp	r1, #9
 80093e8:	d912      	bls.n	8009410 <_strtod_l+0x220>
 80093ea:	2101      	movs	r1, #1
 80093ec:	e7c1      	b.n	8009372 <_strtod_l+0x182>
 80093ee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093f0:	1c5a      	adds	r2, r3, #1
 80093f2:	9217      	str	r2, [sp, #92]	; 0x5c
 80093f4:	785a      	ldrb	r2, [r3, #1]
 80093f6:	3001      	adds	r0, #1
 80093f8:	2a30      	cmp	r2, #48	; 0x30
 80093fa:	d0f8      	beq.n	80093ee <_strtod_l+0x1fe>
 80093fc:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009400:	2b08      	cmp	r3, #8
 8009402:	f200 84b0 	bhi.w	8009d66 <_strtod_l+0xb76>
 8009406:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009408:	930c      	str	r3, [sp, #48]	; 0x30
 800940a:	4683      	mov	fp, r0
 800940c:	2000      	movs	r0, #0
 800940e:	4603      	mov	r3, r0
 8009410:	3a30      	subs	r2, #48	; 0x30
 8009412:	f100 0101 	add.w	r1, r0, #1
 8009416:	d012      	beq.n	800943e <_strtod_l+0x24e>
 8009418:	448b      	add	fp, r1
 800941a:	eb00 0c03 	add.w	ip, r0, r3
 800941e:	4619      	mov	r1, r3
 8009420:	250a      	movs	r5, #10
 8009422:	4561      	cmp	r1, ip
 8009424:	d113      	bne.n	800944e <_strtod_l+0x25e>
 8009426:	1819      	adds	r1, r3, r0
 8009428:	2908      	cmp	r1, #8
 800942a:	f103 0301 	add.w	r3, r3, #1
 800942e:	4403      	add	r3, r0
 8009430:	dc1d      	bgt.n	800946e <_strtod_l+0x27e>
 8009432:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009434:	210a      	movs	r1, #10
 8009436:	fb01 2200 	mla	r2, r1, r0, r2
 800943a:	920a      	str	r2, [sp, #40]	; 0x28
 800943c:	2100      	movs	r1, #0
 800943e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009440:	1c50      	adds	r0, r2, #1
 8009442:	9017      	str	r0, [sp, #92]	; 0x5c
 8009444:	7852      	ldrb	r2, [r2, #1]
 8009446:	4608      	mov	r0, r1
 8009448:	e7cb      	b.n	80093e2 <_strtod_l+0x1f2>
 800944a:	4630      	mov	r0, r6
 800944c:	e7d4      	b.n	80093f8 <_strtod_l+0x208>
 800944e:	2908      	cmp	r1, #8
 8009450:	dc04      	bgt.n	800945c <_strtod_l+0x26c>
 8009452:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8009454:	436f      	muls	r7, r5
 8009456:	970a      	str	r7, [sp, #40]	; 0x28
 8009458:	3101      	adds	r1, #1
 800945a:	e7e2      	b.n	8009422 <_strtod_l+0x232>
 800945c:	f101 0e01 	add.w	lr, r1, #1
 8009460:	f1be 0f10 	cmp.w	lr, #16
 8009464:	bfde      	ittt	le
 8009466:	9f04      	ldrle	r7, [sp, #16]
 8009468:	436f      	mulle	r7, r5
 800946a:	9704      	strle	r7, [sp, #16]
 800946c:	e7f4      	b.n	8009458 <_strtod_l+0x268>
 800946e:	2b10      	cmp	r3, #16
 8009470:	bfdf      	itttt	le
 8009472:	9804      	ldrle	r0, [sp, #16]
 8009474:	210a      	movle	r1, #10
 8009476:	fb01 2200 	mlale	r2, r1, r0, r2
 800947a:	9204      	strle	r2, [sp, #16]
 800947c:	e7de      	b.n	800943c <_strtod_l+0x24c>
 800947e:	f04f 0b00 	mov.w	fp, #0
 8009482:	2101      	movs	r1, #1
 8009484:	e77a      	b.n	800937c <_strtod_l+0x18c>
 8009486:	f04f 0e00 	mov.w	lr, #0
 800948a:	f10a 0202 	add.w	r2, sl, #2
 800948e:	9217      	str	r2, [sp, #92]	; 0x5c
 8009490:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8009494:	e783      	b.n	800939e <_strtod_l+0x1ae>
 8009496:	f04f 0e01 	mov.w	lr, #1
 800949a:	e7f6      	b.n	800948a <_strtod_l+0x29a>
 800949c:	0800dff0 	.word	0x0800dff0
 80094a0:	0800dda0 	.word	0x0800dda0
 80094a4:	7ff00000 	.word	0x7ff00000
 80094a8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80094aa:	1c55      	adds	r5, r2, #1
 80094ac:	9517      	str	r5, [sp, #92]	; 0x5c
 80094ae:	7852      	ldrb	r2, [r2, #1]
 80094b0:	2a30      	cmp	r2, #48	; 0x30
 80094b2:	d0f9      	beq.n	80094a8 <_strtod_l+0x2b8>
 80094b4:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 80094b8:	2d08      	cmp	r5, #8
 80094ba:	f63f af77 	bhi.w	80093ac <_strtod_l+0x1bc>
 80094be:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80094c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80094c4:	9208      	str	r2, [sp, #32]
 80094c6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80094c8:	1c55      	adds	r5, r2, #1
 80094ca:	9517      	str	r5, [sp, #92]	; 0x5c
 80094cc:	7852      	ldrb	r2, [r2, #1]
 80094ce:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 80094d2:	2f09      	cmp	r7, #9
 80094d4:	d937      	bls.n	8009546 <_strtod_l+0x356>
 80094d6:	9f08      	ldr	r7, [sp, #32]
 80094d8:	1bed      	subs	r5, r5, r7
 80094da:	2d08      	cmp	r5, #8
 80094dc:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80094e0:	dc02      	bgt.n	80094e8 <_strtod_l+0x2f8>
 80094e2:	4565      	cmp	r5, ip
 80094e4:	bfa8      	it	ge
 80094e6:	4665      	movge	r5, ip
 80094e8:	f1be 0f00 	cmp.w	lr, #0
 80094ec:	d000      	beq.n	80094f0 <_strtod_l+0x300>
 80094ee:	426d      	negs	r5, r5
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d14f      	bne.n	8009594 <_strtod_l+0x3a4>
 80094f4:	9b06      	ldr	r3, [sp, #24]
 80094f6:	4303      	orrs	r3, r0
 80094f8:	f47f aebe 	bne.w	8009278 <_strtod_l+0x88>
 80094fc:	2900      	cmp	r1, #0
 80094fe:	f47f aed8 	bne.w	80092b2 <_strtod_l+0xc2>
 8009502:	2a69      	cmp	r2, #105	; 0x69
 8009504:	d027      	beq.n	8009556 <_strtod_l+0x366>
 8009506:	dc24      	bgt.n	8009552 <_strtod_l+0x362>
 8009508:	2a49      	cmp	r2, #73	; 0x49
 800950a:	d024      	beq.n	8009556 <_strtod_l+0x366>
 800950c:	2a4e      	cmp	r2, #78	; 0x4e
 800950e:	f47f aed0 	bne.w	80092b2 <_strtod_l+0xc2>
 8009512:	499b      	ldr	r1, [pc, #620]	; (8009780 <_strtod_l+0x590>)
 8009514:	a817      	add	r0, sp, #92	; 0x5c
 8009516:	f001 fdbd 	bl	800b094 <__match>
 800951a:	2800      	cmp	r0, #0
 800951c:	f43f aec9 	beq.w	80092b2 <_strtod_l+0xc2>
 8009520:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009522:	781b      	ldrb	r3, [r3, #0]
 8009524:	2b28      	cmp	r3, #40	; 0x28
 8009526:	d12d      	bne.n	8009584 <_strtod_l+0x394>
 8009528:	4996      	ldr	r1, [pc, #600]	; (8009784 <_strtod_l+0x594>)
 800952a:	aa1a      	add	r2, sp, #104	; 0x68
 800952c:	a817      	add	r0, sp, #92	; 0x5c
 800952e:	f001 fdc5 	bl	800b0bc <__hexnan>
 8009532:	2805      	cmp	r0, #5
 8009534:	d126      	bne.n	8009584 <_strtod_l+0x394>
 8009536:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009538:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800953c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8009540:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8009544:	e698      	b.n	8009278 <_strtod_l+0x88>
 8009546:	250a      	movs	r5, #10
 8009548:	fb05 250c 	mla	r5, r5, ip, r2
 800954c:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8009550:	e7b9      	b.n	80094c6 <_strtod_l+0x2d6>
 8009552:	2a6e      	cmp	r2, #110	; 0x6e
 8009554:	e7db      	b.n	800950e <_strtod_l+0x31e>
 8009556:	498c      	ldr	r1, [pc, #560]	; (8009788 <_strtod_l+0x598>)
 8009558:	a817      	add	r0, sp, #92	; 0x5c
 800955a:	f001 fd9b 	bl	800b094 <__match>
 800955e:	2800      	cmp	r0, #0
 8009560:	f43f aea7 	beq.w	80092b2 <_strtod_l+0xc2>
 8009564:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009566:	4989      	ldr	r1, [pc, #548]	; (800978c <_strtod_l+0x59c>)
 8009568:	3b01      	subs	r3, #1
 800956a:	a817      	add	r0, sp, #92	; 0x5c
 800956c:	9317      	str	r3, [sp, #92]	; 0x5c
 800956e:	f001 fd91 	bl	800b094 <__match>
 8009572:	b910      	cbnz	r0, 800957a <_strtod_l+0x38a>
 8009574:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009576:	3301      	adds	r3, #1
 8009578:	9317      	str	r3, [sp, #92]	; 0x5c
 800957a:	f8df 9224 	ldr.w	r9, [pc, #548]	; 80097a0 <_strtod_l+0x5b0>
 800957e:	f04f 0800 	mov.w	r8, #0
 8009582:	e679      	b.n	8009278 <_strtod_l+0x88>
 8009584:	4882      	ldr	r0, [pc, #520]	; (8009790 <_strtod_l+0x5a0>)
 8009586:	f003 f877 	bl	800c678 <nan>
 800958a:	ed8d 0b04 	vstr	d0, [sp, #16]
 800958e:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009592:	e671      	b.n	8009278 <_strtod_l+0x88>
 8009594:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8009598:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800959c:	eba5 020b 	sub.w	r2, r5, fp
 80095a0:	2e00      	cmp	r6, #0
 80095a2:	bf08      	it	eq
 80095a4:	461e      	moveq	r6, r3
 80095a6:	2b10      	cmp	r3, #16
 80095a8:	ed8d 7b08 	vstr	d7, [sp, #32]
 80095ac:	9206      	str	r2, [sp, #24]
 80095ae:	461a      	mov	r2, r3
 80095b0:	bfa8      	it	ge
 80095b2:	2210      	movge	r2, #16
 80095b4:	2b09      	cmp	r3, #9
 80095b6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 80095ba:	dd0e      	ble.n	80095da <_strtod_l+0x3ea>
 80095bc:	4975      	ldr	r1, [pc, #468]	; (8009794 <_strtod_l+0x5a4>)
 80095be:	eddd 7a04 	vldr	s15, [sp, #16]
 80095c2:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80095c6:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 80095ca:	ed9d 5b08 	vldr	d5, [sp, #32]
 80095ce:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80095d2:	eea5 7b06 	vfma.f64	d7, d5, d6
 80095d6:	ec59 8b17 	vmov	r8, r9, d7
 80095da:	2b0f      	cmp	r3, #15
 80095dc:	dc37      	bgt.n	800964e <_strtod_l+0x45e>
 80095de:	9906      	ldr	r1, [sp, #24]
 80095e0:	2900      	cmp	r1, #0
 80095e2:	f43f ae49 	beq.w	8009278 <_strtod_l+0x88>
 80095e6:	dd23      	ble.n	8009630 <_strtod_l+0x440>
 80095e8:	2916      	cmp	r1, #22
 80095ea:	dc0b      	bgt.n	8009604 <_strtod_l+0x414>
 80095ec:	4b69      	ldr	r3, [pc, #420]	; (8009794 <_strtod_l+0x5a4>)
 80095ee:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80095f2:	ed93 7b00 	vldr	d7, [r3]
 80095f6:	ec49 8b16 	vmov	d6, r8, r9
 80095fa:	ee27 7b06 	vmul.f64	d7, d7, d6
 80095fe:	ec59 8b17 	vmov	r8, r9, d7
 8009602:	e639      	b.n	8009278 <_strtod_l+0x88>
 8009604:	9806      	ldr	r0, [sp, #24]
 8009606:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 800960a:	4281      	cmp	r1, r0
 800960c:	db1f      	blt.n	800964e <_strtod_l+0x45e>
 800960e:	4a61      	ldr	r2, [pc, #388]	; (8009794 <_strtod_l+0x5a4>)
 8009610:	f1c3 030f 	rsb	r3, r3, #15
 8009614:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8009618:	ed91 7b00 	vldr	d7, [r1]
 800961c:	ec49 8b16 	vmov	d6, r8, r9
 8009620:	1ac3      	subs	r3, r0, r3
 8009622:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8009626:	ee27 7b06 	vmul.f64	d7, d7, d6
 800962a:	ed92 6b00 	vldr	d6, [r2]
 800962e:	e7e4      	b.n	80095fa <_strtod_l+0x40a>
 8009630:	9906      	ldr	r1, [sp, #24]
 8009632:	3116      	adds	r1, #22
 8009634:	db0b      	blt.n	800964e <_strtod_l+0x45e>
 8009636:	4b57      	ldr	r3, [pc, #348]	; (8009794 <_strtod_l+0x5a4>)
 8009638:	ebab 0505 	sub.w	r5, fp, r5
 800963c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009640:	ed95 7b00 	vldr	d7, [r5]
 8009644:	ec49 8b16 	vmov	d6, r8, r9
 8009648:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800964c:	e7d7      	b.n	80095fe <_strtod_l+0x40e>
 800964e:	9906      	ldr	r1, [sp, #24]
 8009650:	1a9a      	subs	r2, r3, r2
 8009652:	440a      	add	r2, r1
 8009654:	2a00      	cmp	r2, #0
 8009656:	dd74      	ble.n	8009742 <_strtod_l+0x552>
 8009658:	f012 000f 	ands.w	r0, r2, #15
 800965c:	d00a      	beq.n	8009674 <_strtod_l+0x484>
 800965e:	494d      	ldr	r1, [pc, #308]	; (8009794 <_strtod_l+0x5a4>)
 8009660:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8009664:	ed91 7b00 	vldr	d7, [r1]
 8009668:	ec49 8b16 	vmov	d6, r8, r9
 800966c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009670:	ec59 8b17 	vmov	r8, r9, d7
 8009674:	f032 020f 	bics.w	r2, r2, #15
 8009678:	d04f      	beq.n	800971a <_strtod_l+0x52a>
 800967a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 800967e:	dd22      	ble.n	80096c6 <_strtod_l+0x4d6>
 8009680:	2500      	movs	r5, #0
 8009682:	462e      	mov	r6, r5
 8009684:	950a      	str	r5, [sp, #40]	; 0x28
 8009686:	462f      	mov	r7, r5
 8009688:	2322      	movs	r3, #34	; 0x22
 800968a:	f8df 9114 	ldr.w	r9, [pc, #276]	; 80097a0 <_strtod_l+0x5b0>
 800968e:	6023      	str	r3, [r4, #0]
 8009690:	f04f 0800 	mov.w	r8, #0
 8009694:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009696:	2b00      	cmp	r3, #0
 8009698:	f43f adee 	beq.w	8009278 <_strtod_l+0x88>
 800969c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800969e:	4620      	mov	r0, r4
 80096a0:	f001 fe26 	bl	800b2f0 <_Bfree>
 80096a4:	4639      	mov	r1, r7
 80096a6:	4620      	mov	r0, r4
 80096a8:	f001 fe22 	bl	800b2f0 <_Bfree>
 80096ac:	4631      	mov	r1, r6
 80096ae:	4620      	mov	r0, r4
 80096b0:	f001 fe1e 	bl	800b2f0 <_Bfree>
 80096b4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80096b6:	4620      	mov	r0, r4
 80096b8:	f001 fe1a 	bl	800b2f0 <_Bfree>
 80096bc:	4629      	mov	r1, r5
 80096be:	4620      	mov	r0, r4
 80096c0:	f001 fe16 	bl	800b2f0 <_Bfree>
 80096c4:	e5d8      	b.n	8009278 <_strtod_l+0x88>
 80096c6:	e9cd 8904 	strd	r8, r9, [sp, #16]
 80096ca:	2000      	movs	r0, #0
 80096cc:	4f32      	ldr	r7, [pc, #200]	; (8009798 <_strtod_l+0x5a8>)
 80096ce:	1112      	asrs	r2, r2, #4
 80096d0:	4601      	mov	r1, r0
 80096d2:	2a01      	cmp	r2, #1
 80096d4:	dc24      	bgt.n	8009720 <_strtod_l+0x530>
 80096d6:	b108      	cbz	r0, 80096dc <_strtod_l+0x4ec>
 80096d8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80096dc:	4a2e      	ldr	r2, [pc, #184]	; (8009798 <_strtod_l+0x5a8>)
 80096de:	482f      	ldr	r0, [pc, #188]	; (800979c <_strtod_l+0x5ac>)
 80096e0:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 80096e4:	ed91 7b00 	vldr	d7, [r1]
 80096e8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80096ec:	ec49 8b16 	vmov	d6, r8, r9
 80096f0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80096f4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80096f8:	9905      	ldr	r1, [sp, #20]
 80096fa:	4a29      	ldr	r2, [pc, #164]	; (80097a0 <_strtod_l+0x5b0>)
 80096fc:	400a      	ands	r2, r1
 80096fe:	4282      	cmp	r2, r0
 8009700:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009704:	d8bc      	bhi.n	8009680 <_strtod_l+0x490>
 8009706:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800970a:	4282      	cmp	r2, r0
 800970c:	bf86      	itte	hi
 800970e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 80097a4 <_strtod_l+0x5b4>
 8009712:	f04f 38ff 	movhi.w	r8, #4294967295
 8009716:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 800971a:	2200      	movs	r2, #0
 800971c:	9204      	str	r2, [sp, #16]
 800971e:	e07f      	b.n	8009820 <_strtod_l+0x630>
 8009720:	f012 0f01 	tst.w	r2, #1
 8009724:	d00a      	beq.n	800973c <_strtod_l+0x54c>
 8009726:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 800972a:	ed90 7b00 	vldr	d7, [r0]
 800972e:	ed9d 6b04 	vldr	d6, [sp, #16]
 8009732:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009736:	ed8d 7b04 	vstr	d7, [sp, #16]
 800973a:	2001      	movs	r0, #1
 800973c:	3101      	adds	r1, #1
 800973e:	1052      	asrs	r2, r2, #1
 8009740:	e7c7      	b.n	80096d2 <_strtod_l+0x4e2>
 8009742:	d0ea      	beq.n	800971a <_strtod_l+0x52a>
 8009744:	4252      	negs	r2, r2
 8009746:	f012 000f 	ands.w	r0, r2, #15
 800974a:	d00a      	beq.n	8009762 <_strtod_l+0x572>
 800974c:	4911      	ldr	r1, [pc, #68]	; (8009794 <_strtod_l+0x5a4>)
 800974e:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8009752:	ed91 7b00 	vldr	d7, [r1]
 8009756:	ec49 8b16 	vmov	d6, r8, r9
 800975a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800975e:	ec59 8b17 	vmov	r8, r9, d7
 8009762:	1112      	asrs	r2, r2, #4
 8009764:	d0d9      	beq.n	800971a <_strtod_l+0x52a>
 8009766:	2a1f      	cmp	r2, #31
 8009768:	dd1e      	ble.n	80097a8 <_strtod_l+0x5b8>
 800976a:	2500      	movs	r5, #0
 800976c:	462e      	mov	r6, r5
 800976e:	950a      	str	r5, [sp, #40]	; 0x28
 8009770:	462f      	mov	r7, r5
 8009772:	2322      	movs	r3, #34	; 0x22
 8009774:	f04f 0800 	mov.w	r8, #0
 8009778:	f04f 0900 	mov.w	r9, #0
 800977c:	6023      	str	r3, [r4, #0]
 800977e:	e789      	b.n	8009694 <_strtod_l+0x4a4>
 8009780:	0800dd75 	.word	0x0800dd75
 8009784:	0800ddb4 	.word	0x0800ddb4
 8009788:	0800dd6d 	.word	0x0800dd6d
 800978c:	0800def4 	.word	0x0800def4
 8009790:	0800e1cb 	.word	0x0800e1cb
 8009794:	0800e090 	.word	0x0800e090
 8009798:	0800e068 	.word	0x0800e068
 800979c:	7ca00000 	.word	0x7ca00000
 80097a0:	7ff00000 	.word	0x7ff00000
 80097a4:	7fefffff 	.word	0x7fefffff
 80097a8:	f012 0110 	ands.w	r1, r2, #16
 80097ac:	bf18      	it	ne
 80097ae:	216a      	movne	r1, #106	; 0x6a
 80097b0:	e9cd 8908 	strd	r8, r9, [sp, #32]
 80097b4:	9104      	str	r1, [sp, #16]
 80097b6:	49c0      	ldr	r1, [pc, #768]	; (8009ab8 <_strtod_l+0x8c8>)
 80097b8:	2000      	movs	r0, #0
 80097ba:	07d7      	lsls	r7, r2, #31
 80097bc:	d508      	bpl.n	80097d0 <_strtod_l+0x5e0>
 80097be:	ed9d 6b08 	vldr	d6, [sp, #32]
 80097c2:	ed91 7b00 	vldr	d7, [r1]
 80097c6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80097ca:	ed8d 7b08 	vstr	d7, [sp, #32]
 80097ce:	2001      	movs	r0, #1
 80097d0:	1052      	asrs	r2, r2, #1
 80097d2:	f101 0108 	add.w	r1, r1, #8
 80097d6:	d1f0      	bne.n	80097ba <_strtod_l+0x5ca>
 80097d8:	b108      	cbz	r0, 80097de <_strtod_l+0x5ee>
 80097da:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 80097de:	9a04      	ldr	r2, [sp, #16]
 80097e0:	b1ba      	cbz	r2, 8009812 <_strtod_l+0x622>
 80097e2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80097e6:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 80097ea:	2a00      	cmp	r2, #0
 80097ec:	4649      	mov	r1, r9
 80097ee:	dd10      	ble.n	8009812 <_strtod_l+0x622>
 80097f0:	2a1f      	cmp	r2, #31
 80097f2:	f340 8132 	ble.w	8009a5a <_strtod_l+0x86a>
 80097f6:	2a34      	cmp	r2, #52	; 0x34
 80097f8:	bfde      	ittt	le
 80097fa:	3a20      	suble	r2, #32
 80097fc:	f04f 30ff 	movle.w	r0, #4294967295
 8009800:	fa00 f202 	lslle.w	r2, r0, r2
 8009804:	f04f 0800 	mov.w	r8, #0
 8009808:	bfcc      	ite	gt
 800980a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800980e:	ea02 0901 	andle.w	r9, r2, r1
 8009812:	ec49 8b17 	vmov	d7, r8, r9
 8009816:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800981a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800981e:	d0a4      	beq.n	800976a <_strtod_l+0x57a>
 8009820:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009822:	9200      	str	r2, [sp, #0]
 8009824:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009826:	4632      	mov	r2, r6
 8009828:	4620      	mov	r0, r4
 800982a:	f001 fdcd 	bl	800b3c8 <__s2b>
 800982e:	900a      	str	r0, [sp, #40]	; 0x28
 8009830:	2800      	cmp	r0, #0
 8009832:	f43f af25 	beq.w	8009680 <_strtod_l+0x490>
 8009836:	9b06      	ldr	r3, [sp, #24]
 8009838:	ebab 0505 	sub.w	r5, fp, r5
 800983c:	2b00      	cmp	r3, #0
 800983e:	bfb4      	ite	lt
 8009840:	462b      	movlt	r3, r5
 8009842:	2300      	movge	r3, #0
 8009844:	930c      	str	r3, [sp, #48]	; 0x30
 8009846:	9b06      	ldr	r3, [sp, #24]
 8009848:	ed9f 9b95 	vldr	d9, [pc, #596]	; 8009aa0 <_strtod_l+0x8b0>
 800984c:	ed9f ab96 	vldr	d10, [pc, #600]	; 8009aa8 <_strtod_l+0x8b8>
 8009850:	ed9f bb97 	vldr	d11, [pc, #604]	; 8009ab0 <_strtod_l+0x8c0>
 8009854:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009858:	2500      	movs	r5, #0
 800985a:	9312      	str	r3, [sp, #72]	; 0x48
 800985c:	462e      	mov	r6, r5
 800985e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009860:	4620      	mov	r0, r4
 8009862:	6859      	ldr	r1, [r3, #4]
 8009864:	f001 fd04 	bl	800b270 <_Balloc>
 8009868:	4607      	mov	r7, r0
 800986a:	2800      	cmp	r0, #0
 800986c:	f43f af0c 	beq.w	8009688 <_strtod_l+0x498>
 8009870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009872:	691a      	ldr	r2, [r3, #16]
 8009874:	3202      	adds	r2, #2
 8009876:	f103 010c 	add.w	r1, r3, #12
 800987a:	0092      	lsls	r2, r2, #2
 800987c:	300c      	adds	r0, #12
 800987e:	f001 fce9 	bl	800b254 <memcpy>
 8009882:	ec49 8b10 	vmov	d0, r8, r9
 8009886:	aa1a      	add	r2, sp, #104	; 0x68
 8009888:	a919      	add	r1, sp, #100	; 0x64
 800988a:	4620      	mov	r0, r4
 800988c:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8009890:	f002 f8d6 	bl	800ba40 <__d2b>
 8009894:	9018      	str	r0, [sp, #96]	; 0x60
 8009896:	2800      	cmp	r0, #0
 8009898:	f43f aef6 	beq.w	8009688 <_strtod_l+0x498>
 800989c:	2101      	movs	r1, #1
 800989e:	4620      	mov	r0, r4
 80098a0:	f001 fe2c 	bl	800b4fc <__i2b>
 80098a4:	4606      	mov	r6, r0
 80098a6:	2800      	cmp	r0, #0
 80098a8:	f43f aeee 	beq.w	8009688 <_strtod_l+0x498>
 80098ac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80098ae:	991a      	ldr	r1, [sp, #104]	; 0x68
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	bfab      	itete	ge
 80098b4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80098b6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80098b8:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 80098bc:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 80098c0:	bfac      	ite	ge
 80098c2:	eb03 0b02 	addge.w	fp, r3, r2
 80098c6:	eba2 0a03 	sublt.w	sl, r2, r3
 80098ca:	9a04      	ldr	r2, [sp, #16]
 80098cc:	1a9b      	subs	r3, r3, r2
 80098ce:	440b      	add	r3, r1
 80098d0:	4a7a      	ldr	r2, [pc, #488]	; (8009abc <_strtod_l+0x8cc>)
 80098d2:	3b01      	subs	r3, #1
 80098d4:	4293      	cmp	r3, r2
 80098d6:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 80098da:	f280 80d1 	bge.w	8009a80 <_strtod_l+0x890>
 80098de:	1ad2      	subs	r2, r2, r3
 80098e0:	2a1f      	cmp	r2, #31
 80098e2:	eba1 0102 	sub.w	r1, r1, r2
 80098e6:	f04f 0001 	mov.w	r0, #1
 80098ea:	f300 80bd 	bgt.w	8009a68 <_strtod_l+0x878>
 80098ee:	fa00 f302 	lsl.w	r3, r0, r2
 80098f2:	930e      	str	r3, [sp, #56]	; 0x38
 80098f4:	2300      	movs	r3, #0
 80098f6:	930d      	str	r3, [sp, #52]	; 0x34
 80098f8:	eb0b 0301 	add.w	r3, fp, r1
 80098fc:	9a04      	ldr	r2, [sp, #16]
 80098fe:	459b      	cmp	fp, r3
 8009900:	448a      	add	sl, r1
 8009902:	4492      	add	sl, r2
 8009904:	465a      	mov	r2, fp
 8009906:	bfa8      	it	ge
 8009908:	461a      	movge	r2, r3
 800990a:	4552      	cmp	r2, sl
 800990c:	bfa8      	it	ge
 800990e:	4652      	movge	r2, sl
 8009910:	2a00      	cmp	r2, #0
 8009912:	bfc2      	ittt	gt
 8009914:	1a9b      	subgt	r3, r3, r2
 8009916:	ebaa 0a02 	subgt.w	sl, sl, r2
 800991a:	ebab 0b02 	subgt.w	fp, fp, r2
 800991e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009920:	2a00      	cmp	r2, #0
 8009922:	dd18      	ble.n	8009956 <_strtod_l+0x766>
 8009924:	4631      	mov	r1, r6
 8009926:	4620      	mov	r0, r4
 8009928:	9315      	str	r3, [sp, #84]	; 0x54
 800992a:	f001 fea3 	bl	800b674 <__pow5mult>
 800992e:	4606      	mov	r6, r0
 8009930:	2800      	cmp	r0, #0
 8009932:	f43f aea9 	beq.w	8009688 <_strtod_l+0x498>
 8009936:	4601      	mov	r1, r0
 8009938:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800993a:	4620      	mov	r0, r4
 800993c:	f001 fdf4 	bl	800b528 <__multiply>
 8009940:	9014      	str	r0, [sp, #80]	; 0x50
 8009942:	2800      	cmp	r0, #0
 8009944:	f43f aea0 	beq.w	8009688 <_strtod_l+0x498>
 8009948:	9918      	ldr	r1, [sp, #96]	; 0x60
 800994a:	4620      	mov	r0, r4
 800994c:	f001 fcd0 	bl	800b2f0 <_Bfree>
 8009950:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009952:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009954:	9218      	str	r2, [sp, #96]	; 0x60
 8009956:	2b00      	cmp	r3, #0
 8009958:	f300 8097 	bgt.w	8009a8a <_strtod_l+0x89a>
 800995c:	9b06      	ldr	r3, [sp, #24]
 800995e:	2b00      	cmp	r3, #0
 8009960:	dd08      	ble.n	8009974 <_strtod_l+0x784>
 8009962:	4639      	mov	r1, r7
 8009964:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009966:	4620      	mov	r0, r4
 8009968:	f001 fe84 	bl	800b674 <__pow5mult>
 800996c:	4607      	mov	r7, r0
 800996e:	2800      	cmp	r0, #0
 8009970:	f43f ae8a 	beq.w	8009688 <_strtod_l+0x498>
 8009974:	f1ba 0f00 	cmp.w	sl, #0
 8009978:	dd08      	ble.n	800998c <_strtod_l+0x79c>
 800997a:	4639      	mov	r1, r7
 800997c:	4652      	mov	r2, sl
 800997e:	4620      	mov	r0, r4
 8009980:	f001 fed2 	bl	800b728 <__lshift>
 8009984:	4607      	mov	r7, r0
 8009986:	2800      	cmp	r0, #0
 8009988:	f43f ae7e 	beq.w	8009688 <_strtod_l+0x498>
 800998c:	f1bb 0f00 	cmp.w	fp, #0
 8009990:	dd08      	ble.n	80099a4 <_strtod_l+0x7b4>
 8009992:	4631      	mov	r1, r6
 8009994:	465a      	mov	r2, fp
 8009996:	4620      	mov	r0, r4
 8009998:	f001 fec6 	bl	800b728 <__lshift>
 800999c:	4606      	mov	r6, r0
 800999e:	2800      	cmp	r0, #0
 80099a0:	f43f ae72 	beq.w	8009688 <_strtod_l+0x498>
 80099a4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80099a6:	463a      	mov	r2, r7
 80099a8:	4620      	mov	r0, r4
 80099aa:	f001 ff45 	bl	800b838 <__mdiff>
 80099ae:	4605      	mov	r5, r0
 80099b0:	2800      	cmp	r0, #0
 80099b2:	f43f ae69 	beq.w	8009688 <_strtod_l+0x498>
 80099b6:	2300      	movs	r3, #0
 80099b8:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 80099bc:	60c3      	str	r3, [r0, #12]
 80099be:	4631      	mov	r1, r6
 80099c0:	f001 ff1e 	bl	800b800 <__mcmp>
 80099c4:	2800      	cmp	r0, #0
 80099c6:	da7f      	bge.n	8009ac8 <_strtod_l+0x8d8>
 80099c8:	ea5a 0308 	orrs.w	r3, sl, r8
 80099cc:	f040 80a5 	bne.w	8009b1a <_strtod_l+0x92a>
 80099d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	f040 80a0 	bne.w	8009b1a <_strtod_l+0x92a>
 80099da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80099de:	0d1b      	lsrs	r3, r3, #20
 80099e0:	051b      	lsls	r3, r3, #20
 80099e2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80099e6:	f240 8098 	bls.w	8009b1a <_strtod_l+0x92a>
 80099ea:	696b      	ldr	r3, [r5, #20]
 80099ec:	b91b      	cbnz	r3, 80099f6 <_strtod_l+0x806>
 80099ee:	692b      	ldr	r3, [r5, #16]
 80099f0:	2b01      	cmp	r3, #1
 80099f2:	f340 8092 	ble.w	8009b1a <_strtod_l+0x92a>
 80099f6:	4629      	mov	r1, r5
 80099f8:	2201      	movs	r2, #1
 80099fa:	4620      	mov	r0, r4
 80099fc:	f001 fe94 	bl	800b728 <__lshift>
 8009a00:	4631      	mov	r1, r6
 8009a02:	4605      	mov	r5, r0
 8009a04:	f001 fefc 	bl	800b800 <__mcmp>
 8009a08:	2800      	cmp	r0, #0
 8009a0a:	f340 8086 	ble.w	8009b1a <_strtod_l+0x92a>
 8009a0e:	9904      	ldr	r1, [sp, #16]
 8009a10:	4a2b      	ldr	r2, [pc, #172]	; (8009ac0 <_strtod_l+0x8d0>)
 8009a12:	464b      	mov	r3, r9
 8009a14:	2900      	cmp	r1, #0
 8009a16:	f000 80a1 	beq.w	8009b5c <_strtod_l+0x96c>
 8009a1a:	ea02 0109 	and.w	r1, r2, r9
 8009a1e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009a22:	f300 809b 	bgt.w	8009b5c <_strtod_l+0x96c>
 8009a26:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009a2a:	f77f aea2 	ble.w	8009772 <_strtod_l+0x582>
 8009a2e:	4a25      	ldr	r2, [pc, #148]	; (8009ac4 <_strtod_l+0x8d4>)
 8009a30:	2300      	movs	r3, #0
 8009a32:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 8009a36:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 8009a3a:	ec49 8b17 	vmov	d7, r8, r9
 8009a3e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009a42:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009a46:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8009a4a:	4313      	orrs	r3, r2
 8009a4c:	bf08      	it	eq
 8009a4e:	2322      	moveq	r3, #34	; 0x22
 8009a50:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009a54:	bf08      	it	eq
 8009a56:	6023      	streq	r3, [r4, #0]
 8009a58:	e620      	b.n	800969c <_strtod_l+0x4ac>
 8009a5a:	f04f 31ff 	mov.w	r1, #4294967295
 8009a5e:	fa01 f202 	lsl.w	r2, r1, r2
 8009a62:	ea02 0808 	and.w	r8, r2, r8
 8009a66:	e6d4      	b.n	8009812 <_strtod_l+0x622>
 8009a68:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8009a6c:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8009a70:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8009a74:	33e2      	adds	r3, #226	; 0xe2
 8009a76:	fa00 f303 	lsl.w	r3, r0, r3
 8009a7a:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 8009a7e:	e73b      	b.n	80098f8 <_strtod_l+0x708>
 8009a80:	2000      	movs	r0, #0
 8009a82:	2301      	movs	r3, #1
 8009a84:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 8009a88:	e736      	b.n	80098f8 <_strtod_l+0x708>
 8009a8a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009a8c:	461a      	mov	r2, r3
 8009a8e:	4620      	mov	r0, r4
 8009a90:	f001 fe4a 	bl	800b728 <__lshift>
 8009a94:	9018      	str	r0, [sp, #96]	; 0x60
 8009a96:	2800      	cmp	r0, #0
 8009a98:	f47f af60 	bne.w	800995c <_strtod_l+0x76c>
 8009a9c:	e5f4      	b.n	8009688 <_strtod_l+0x498>
 8009a9e:	bf00      	nop
 8009aa0:	94a03595 	.word	0x94a03595
 8009aa4:	3fcfffff 	.word	0x3fcfffff
 8009aa8:	94a03595 	.word	0x94a03595
 8009aac:	3fdfffff 	.word	0x3fdfffff
 8009ab0:	35afe535 	.word	0x35afe535
 8009ab4:	3fe00000 	.word	0x3fe00000
 8009ab8:	0800ddc8 	.word	0x0800ddc8
 8009abc:	fffffc02 	.word	0xfffffc02
 8009ac0:	7ff00000 	.word	0x7ff00000
 8009ac4:	39500000 	.word	0x39500000
 8009ac8:	46cb      	mov	fp, r9
 8009aca:	d165      	bne.n	8009b98 <_strtod_l+0x9a8>
 8009acc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009ad0:	f1ba 0f00 	cmp.w	sl, #0
 8009ad4:	d02a      	beq.n	8009b2c <_strtod_l+0x93c>
 8009ad6:	4aaa      	ldr	r2, [pc, #680]	; (8009d80 <_strtod_l+0xb90>)
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d12b      	bne.n	8009b34 <_strtod_l+0x944>
 8009adc:	9b04      	ldr	r3, [sp, #16]
 8009ade:	4641      	mov	r1, r8
 8009ae0:	b1fb      	cbz	r3, 8009b22 <_strtod_l+0x932>
 8009ae2:	4aa8      	ldr	r2, [pc, #672]	; (8009d84 <_strtod_l+0xb94>)
 8009ae4:	ea09 0202 	and.w	r2, r9, r2
 8009ae8:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8009aec:	f04f 30ff 	mov.w	r0, #4294967295
 8009af0:	d81a      	bhi.n	8009b28 <_strtod_l+0x938>
 8009af2:	0d12      	lsrs	r2, r2, #20
 8009af4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009af8:	fa00 f303 	lsl.w	r3, r0, r3
 8009afc:	4299      	cmp	r1, r3
 8009afe:	d119      	bne.n	8009b34 <_strtod_l+0x944>
 8009b00:	4ba1      	ldr	r3, [pc, #644]	; (8009d88 <_strtod_l+0xb98>)
 8009b02:	459b      	cmp	fp, r3
 8009b04:	d102      	bne.n	8009b0c <_strtod_l+0x91c>
 8009b06:	3101      	adds	r1, #1
 8009b08:	f43f adbe 	beq.w	8009688 <_strtod_l+0x498>
 8009b0c:	4b9d      	ldr	r3, [pc, #628]	; (8009d84 <_strtod_l+0xb94>)
 8009b0e:	ea0b 0303 	and.w	r3, fp, r3
 8009b12:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8009b16:	f04f 0800 	mov.w	r8, #0
 8009b1a:	9b04      	ldr	r3, [sp, #16]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d186      	bne.n	8009a2e <_strtod_l+0x83e>
 8009b20:	e5bc      	b.n	800969c <_strtod_l+0x4ac>
 8009b22:	f04f 33ff 	mov.w	r3, #4294967295
 8009b26:	e7e9      	b.n	8009afc <_strtod_l+0x90c>
 8009b28:	4603      	mov	r3, r0
 8009b2a:	e7e7      	b.n	8009afc <_strtod_l+0x90c>
 8009b2c:	ea53 0308 	orrs.w	r3, r3, r8
 8009b30:	f43f af6d 	beq.w	8009a0e <_strtod_l+0x81e>
 8009b34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b36:	b1db      	cbz	r3, 8009b70 <_strtod_l+0x980>
 8009b38:	ea13 0f0b 	tst.w	r3, fp
 8009b3c:	d0ed      	beq.n	8009b1a <_strtod_l+0x92a>
 8009b3e:	9a04      	ldr	r2, [sp, #16]
 8009b40:	4640      	mov	r0, r8
 8009b42:	4649      	mov	r1, r9
 8009b44:	f1ba 0f00 	cmp.w	sl, #0
 8009b48:	d016      	beq.n	8009b78 <_strtod_l+0x988>
 8009b4a:	f7ff fb37 	bl	80091bc <sulp>
 8009b4e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8009b52:	ee37 7b00 	vadd.f64	d7, d7, d0
 8009b56:	ec59 8b17 	vmov	r8, r9, d7
 8009b5a:	e7de      	b.n	8009b1a <_strtod_l+0x92a>
 8009b5c:	4013      	ands	r3, r2
 8009b5e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009b62:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8009b66:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009b6a:	f04f 38ff 	mov.w	r8, #4294967295
 8009b6e:	e7d4      	b.n	8009b1a <_strtod_l+0x92a>
 8009b70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b72:	ea13 0f08 	tst.w	r3, r8
 8009b76:	e7e1      	b.n	8009b3c <_strtod_l+0x94c>
 8009b78:	f7ff fb20 	bl	80091bc <sulp>
 8009b7c:	ed9d 7b08 	vldr	d7, [sp, #32]
 8009b80:	ee37 7b40 	vsub.f64	d7, d7, d0
 8009b84:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009b88:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b90:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8009b94:	d1c1      	bne.n	8009b1a <_strtod_l+0x92a>
 8009b96:	e5ec      	b.n	8009772 <_strtod_l+0x582>
 8009b98:	4631      	mov	r1, r6
 8009b9a:	4628      	mov	r0, r5
 8009b9c:	f001 ffac 	bl	800baf8 <__ratio>
 8009ba0:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8009ba4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bac:	d867      	bhi.n	8009c7e <_strtod_l+0xa8e>
 8009bae:	f1ba 0f00 	cmp.w	sl, #0
 8009bb2:	d044      	beq.n	8009c3e <_strtod_l+0xa4e>
 8009bb4:	4b75      	ldr	r3, [pc, #468]	; (8009d8c <_strtod_l+0xb9c>)
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 8009bbc:	4971      	ldr	r1, [pc, #452]	; (8009d84 <_strtod_l+0xb94>)
 8009bbe:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8009d98 <_strtod_l+0xba8>
 8009bc2:	ea0b 0001 	and.w	r0, fp, r1
 8009bc6:	4560      	cmp	r0, ip
 8009bc8:	900d      	str	r0, [sp, #52]	; 0x34
 8009bca:	f040 808b 	bne.w	8009ce4 <_strtod_l+0xaf4>
 8009bce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009bd2:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8009bd6:	ec49 8b10 	vmov	d0, r8, r9
 8009bda:	ec43 2b1c 	vmov	d12, r2, r3
 8009bde:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009be2:	f001 feb1 	bl	800b948 <__ulp>
 8009be6:	ec49 8b1d 	vmov	d13, r8, r9
 8009bea:	eeac db00 	vfma.f64	d13, d12, d0
 8009bee:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 8009bf2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009bf4:	4963      	ldr	r1, [pc, #396]	; (8009d84 <_strtod_l+0xb94>)
 8009bf6:	4a66      	ldr	r2, [pc, #408]	; (8009d90 <_strtod_l+0xba0>)
 8009bf8:	4019      	ands	r1, r3
 8009bfa:	4291      	cmp	r1, r2
 8009bfc:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 8009c00:	d947      	bls.n	8009c92 <_strtod_l+0xaa2>
 8009c02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c04:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	d103      	bne.n	8009c14 <_strtod_l+0xa24>
 8009c0c:	9b08      	ldr	r3, [sp, #32]
 8009c0e:	3301      	adds	r3, #1
 8009c10:	f43f ad3a 	beq.w	8009688 <_strtod_l+0x498>
 8009c14:	f8df 9170 	ldr.w	r9, [pc, #368]	; 8009d88 <_strtod_l+0xb98>
 8009c18:	f04f 38ff 	mov.w	r8, #4294967295
 8009c1c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009c1e:	4620      	mov	r0, r4
 8009c20:	f001 fb66 	bl	800b2f0 <_Bfree>
 8009c24:	4639      	mov	r1, r7
 8009c26:	4620      	mov	r0, r4
 8009c28:	f001 fb62 	bl	800b2f0 <_Bfree>
 8009c2c:	4631      	mov	r1, r6
 8009c2e:	4620      	mov	r0, r4
 8009c30:	f001 fb5e 	bl	800b2f0 <_Bfree>
 8009c34:	4629      	mov	r1, r5
 8009c36:	4620      	mov	r0, r4
 8009c38:	f001 fb5a 	bl	800b2f0 <_Bfree>
 8009c3c:	e60f      	b.n	800985e <_strtod_l+0x66e>
 8009c3e:	f1b8 0f00 	cmp.w	r8, #0
 8009c42:	d112      	bne.n	8009c6a <_strtod_l+0xa7a>
 8009c44:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009c48:	b9b3      	cbnz	r3, 8009c78 <_strtod_l+0xa88>
 8009c4a:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8009c4e:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c56:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8009c5a:	d401      	bmi.n	8009c60 <_strtod_l+0xa70>
 8009c5c:	ee20 8b08 	vmul.f64	d8, d0, d8
 8009c60:	eeb1 7b48 	vneg.f64	d7, d8
 8009c64:	ec53 2b17 	vmov	r2, r3, d7
 8009c68:	e7a8      	b.n	8009bbc <_strtod_l+0x9cc>
 8009c6a:	f1b8 0f01 	cmp.w	r8, #1
 8009c6e:	d103      	bne.n	8009c78 <_strtod_l+0xa88>
 8009c70:	f1b9 0f00 	cmp.w	r9, #0
 8009c74:	f43f ad7d 	beq.w	8009772 <_strtod_l+0x582>
 8009c78:	4b46      	ldr	r3, [pc, #280]	; (8009d94 <_strtod_l+0xba4>)
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	e79c      	b.n	8009bb8 <_strtod_l+0x9c8>
 8009c7e:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8009c82:	ee20 8b08 	vmul.f64	d8, d0, d8
 8009c86:	f1ba 0f00 	cmp.w	sl, #0
 8009c8a:	d0e9      	beq.n	8009c60 <_strtod_l+0xa70>
 8009c8c:	ec53 2b18 	vmov	r2, r3, d8
 8009c90:	e794      	b.n	8009bbc <_strtod_l+0x9cc>
 8009c92:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8009c96:	9b04      	ldr	r3, [sp, #16]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d1bf      	bne.n	8009c1c <_strtod_l+0xa2c>
 8009c9c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009ca0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009ca2:	0d1b      	lsrs	r3, r3, #20
 8009ca4:	051b      	lsls	r3, r3, #20
 8009ca6:	429a      	cmp	r2, r3
 8009ca8:	d1b8      	bne.n	8009c1c <_strtod_l+0xa2c>
 8009caa:	ec51 0b18 	vmov	r0, r1, d8
 8009cae:	f7f6 fd03 	bl	80006b8 <__aeabi_d2lz>
 8009cb2:	f7f6 fcbb 	bl	800062c <__aeabi_l2d>
 8009cb6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009cba:	ec41 0b17 	vmov	d7, r0, r1
 8009cbe:	ea43 0308 	orr.w	r3, r3, r8
 8009cc2:	ea53 030a 	orrs.w	r3, r3, sl
 8009cc6:	ee38 8b47 	vsub.f64	d8, d8, d7
 8009cca:	d03e      	beq.n	8009d4a <_strtod_l+0xb5a>
 8009ccc:	eeb4 8bca 	vcmpe.f64	d8, d10
 8009cd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cd4:	f53f ace2 	bmi.w	800969c <_strtod_l+0x4ac>
 8009cd8:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8009cdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ce0:	dd9c      	ble.n	8009c1c <_strtod_l+0xa2c>
 8009ce2:	e4db      	b.n	800969c <_strtod_l+0x4ac>
 8009ce4:	9904      	ldr	r1, [sp, #16]
 8009ce6:	b301      	cbz	r1, 8009d2a <_strtod_l+0xb3a>
 8009ce8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009cea:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8009cee:	d81c      	bhi.n	8009d2a <_strtod_l+0xb3a>
 8009cf0:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8009d78 <_strtod_l+0xb88>
 8009cf4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8009cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cfc:	d811      	bhi.n	8009d22 <_strtod_l+0xb32>
 8009cfe:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8009d02:	ee18 3a10 	vmov	r3, s16
 8009d06:	2b01      	cmp	r3, #1
 8009d08:	bf38      	it	cc
 8009d0a:	2301      	movcc	r3, #1
 8009d0c:	ee08 3a10 	vmov	s16, r3
 8009d10:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8009d14:	f1ba 0f00 	cmp.w	sl, #0
 8009d18:	d114      	bne.n	8009d44 <_strtod_l+0xb54>
 8009d1a:	eeb1 7b48 	vneg.f64	d7, d8
 8009d1e:	ec53 2b17 	vmov	r2, r3, d7
 8009d22:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009d24:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 8009d28:	1a0b      	subs	r3, r1, r0
 8009d2a:	ed9d 0b08 	vldr	d0, [sp, #32]
 8009d2e:	ec43 2b1c 	vmov	d12, r2, r3
 8009d32:	f001 fe09 	bl	800b948 <__ulp>
 8009d36:	ed9d 7b08 	vldr	d7, [sp, #32]
 8009d3a:	eeac 7b00 	vfma.f64	d7, d12, d0
 8009d3e:	ec59 8b17 	vmov	r8, r9, d7
 8009d42:	e7a8      	b.n	8009c96 <_strtod_l+0xaa6>
 8009d44:	ec53 2b18 	vmov	r2, r3, d8
 8009d48:	e7eb      	b.n	8009d22 <_strtod_l+0xb32>
 8009d4a:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8009d4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d52:	f57f af63 	bpl.w	8009c1c <_strtod_l+0xa2c>
 8009d56:	e4a1      	b.n	800969c <_strtod_l+0x4ac>
 8009d58:	2300      	movs	r3, #0
 8009d5a:	930b      	str	r3, [sp, #44]	; 0x2c
 8009d5c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009d5e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009d60:	6013      	str	r3, [r2, #0]
 8009d62:	f7ff ba8d 	b.w	8009280 <_strtod_l+0x90>
 8009d66:	2a65      	cmp	r2, #101	; 0x65
 8009d68:	f43f ab89 	beq.w	800947e <_strtod_l+0x28e>
 8009d6c:	2a45      	cmp	r2, #69	; 0x45
 8009d6e:	f43f ab86 	beq.w	800947e <_strtod_l+0x28e>
 8009d72:	2101      	movs	r1, #1
 8009d74:	f7ff bbbe 	b.w	80094f4 <_strtod_l+0x304>
 8009d78:	ffc00000 	.word	0xffc00000
 8009d7c:	41dfffff 	.word	0x41dfffff
 8009d80:	000fffff 	.word	0x000fffff
 8009d84:	7ff00000 	.word	0x7ff00000
 8009d88:	7fefffff 	.word	0x7fefffff
 8009d8c:	3ff00000 	.word	0x3ff00000
 8009d90:	7c9fffff 	.word	0x7c9fffff
 8009d94:	bff00000 	.word	0xbff00000
 8009d98:	7fe00000 	.word	0x7fe00000

08009d9c <_strtod_r>:
 8009d9c:	4b01      	ldr	r3, [pc, #4]	; (8009da4 <_strtod_r+0x8>)
 8009d9e:	f7ff ba27 	b.w	80091f0 <_strtod_l>
 8009da2:	bf00      	nop
 8009da4:	20000164 	.word	0x20000164

08009da8 <_strtol_l.isra.0>:
 8009da8:	2b01      	cmp	r3, #1
 8009daa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009dae:	d001      	beq.n	8009db4 <_strtol_l.isra.0+0xc>
 8009db0:	2b24      	cmp	r3, #36	; 0x24
 8009db2:	d906      	bls.n	8009dc2 <_strtol_l.isra.0+0x1a>
 8009db4:	f7fe fac6 	bl	8008344 <__errno>
 8009db8:	2316      	movs	r3, #22
 8009dba:	6003      	str	r3, [r0, #0]
 8009dbc:	2000      	movs	r0, #0
 8009dbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dc2:	4f3a      	ldr	r7, [pc, #232]	; (8009eac <_strtol_l.isra.0+0x104>)
 8009dc4:	468e      	mov	lr, r1
 8009dc6:	4676      	mov	r6, lr
 8009dc8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8009dcc:	5de5      	ldrb	r5, [r4, r7]
 8009dce:	f015 0508 	ands.w	r5, r5, #8
 8009dd2:	d1f8      	bne.n	8009dc6 <_strtol_l.isra.0+0x1e>
 8009dd4:	2c2d      	cmp	r4, #45	; 0x2d
 8009dd6:	d134      	bne.n	8009e42 <_strtol_l.isra.0+0x9a>
 8009dd8:	f89e 4000 	ldrb.w	r4, [lr]
 8009ddc:	f04f 0801 	mov.w	r8, #1
 8009de0:	f106 0e02 	add.w	lr, r6, #2
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d05c      	beq.n	8009ea2 <_strtol_l.isra.0+0xfa>
 8009de8:	2b10      	cmp	r3, #16
 8009dea:	d10c      	bne.n	8009e06 <_strtol_l.isra.0+0x5e>
 8009dec:	2c30      	cmp	r4, #48	; 0x30
 8009dee:	d10a      	bne.n	8009e06 <_strtol_l.isra.0+0x5e>
 8009df0:	f89e 4000 	ldrb.w	r4, [lr]
 8009df4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009df8:	2c58      	cmp	r4, #88	; 0x58
 8009dfa:	d14d      	bne.n	8009e98 <_strtol_l.isra.0+0xf0>
 8009dfc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8009e00:	2310      	movs	r3, #16
 8009e02:	f10e 0e02 	add.w	lr, lr, #2
 8009e06:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8009e0a:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009e0e:	2600      	movs	r6, #0
 8009e10:	fbbc f9f3 	udiv	r9, ip, r3
 8009e14:	4635      	mov	r5, r6
 8009e16:	fb03 ca19 	mls	sl, r3, r9, ip
 8009e1a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8009e1e:	2f09      	cmp	r7, #9
 8009e20:	d818      	bhi.n	8009e54 <_strtol_l.isra.0+0xac>
 8009e22:	463c      	mov	r4, r7
 8009e24:	42a3      	cmp	r3, r4
 8009e26:	dd24      	ble.n	8009e72 <_strtol_l.isra.0+0xca>
 8009e28:	2e00      	cmp	r6, #0
 8009e2a:	db1f      	blt.n	8009e6c <_strtol_l.isra.0+0xc4>
 8009e2c:	45a9      	cmp	r9, r5
 8009e2e:	d31d      	bcc.n	8009e6c <_strtol_l.isra.0+0xc4>
 8009e30:	d101      	bne.n	8009e36 <_strtol_l.isra.0+0x8e>
 8009e32:	45a2      	cmp	sl, r4
 8009e34:	db1a      	blt.n	8009e6c <_strtol_l.isra.0+0xc4>
 8009e36:	fb05 4503 	mla	r5, r5, r3, r4
 8009e3a:	2601      	movs	r6, #1
 8009e3c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8009e40:	e7eb      	b.n	8009e1a <_strtol_l.isra.0+0x72>
 8009e42:	2c2b      	cmp	r4, #43	; 0x2b
 8009e44:	bf08      	it	eq
 8009e46:	f89e 4000 	ldrbeq.w	r4, [lr]
 8009e4a:	46a8      	mov	r8, r5
 8009e4c:	bf08      	it	eq
 8009e4e:	f106 0e02 	addeq.w	lr, r6, #2
 8009e52:	e7c7      	b.n	8009de4 <_strtol_l.isra.0+0x3c>
 8009e54:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8009e58:	2f19      	cmp	r7, #25
 8009e5a:	d801      	bhi.n	8009e60 <_strtol_l.isra.0+0xb8>
 8009e5c:	3c37      	subs	r4, #55	; 0x37
 8009e5e:	e7e1      	b.n	8009e24 <_strtol_l.isra.0+0x7c>
 8009e60:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8009e64:	2f19      	cmp	r7, #25
 8009e66:	d804      	bhi.n	8009e72 <_strtol_l.isra.0+0xca>
 8009e68:	3c57      	subs	r4, #87	; 0x57
 8009e6a:	e7db      	b.n	8009e24 <_strtol_l.isra.0+0x7c>
 8009e6c:	f04f 36ff 	mov.w	r6, #4294967295
 8009e70:	e7e4      	b.n	8009e3c <_strtol_l.isra.0+0x94>
 8009e72:	2e00      	cmp	r6, #0
 8009e74:	da05      	bge.n	8009e82 <_strtol_l.isra.0+0xda>
 8009e76:	2322      	movs	r3, #34	; 0x22
 8009e78:	6003      	str	r3, [r0, #0]
 8009e7a:	4665      	mov	r5, ip
 8009e7c:	b942      	cbnz	r2, 8009e90 <_strtol_l.isra.0+0xe8>
 8009e7e:	4628      	mov	r0, r5
 8009e80:	e79d      	b.n	8009dbe <_strtol_l.isra.0+0x16>
 8009e82:	f1b8 0f00 	cmp.w	r8, #0
 8009e86:	d000      	beq.n	8009e8a <_strtol_l.isra.0+0xe2>
 8009e88:	426d      	negs	r5, r5
 8009e8a:	2a00      	cmp	r2, #0
 8009e8c:	d0f7      	beq.n	8009e7e <_strtol_l.isra.0+0xd6>
 8009e8e:	b10e      	cbz	r6, 8009e94 <_strtol_l.isra.0+0xec>
 8009e90:	f10e 31ff 	add.w	r1, lr, #4294967295
 8009e94:	6011      	str	r1, [r2, #0]
 8009e96:	e7f2      	b.n	8009e7e <_strtol_l.isra.0+0xd6>
 8009e98:	2430      	movs	r4, #48	; 0x30
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d1b3      	bne.n	8009e06 <_strtol_l.isra.0+0x5e>
 8009e9e:	2308      	movs	r3, #8
 8009ea0:	e7b1      	b.n	8009e06 <_strtol_l.isra.0+0x5e>
 8009ea2:	2c30      	cmp	r4, #48	; 0x30
 8009ea4:	d0a4      	beq.n	8009df0 <_strtol_l.isra.0+0x48>
 8009ea6:	230a      	movs	r3, #10
 8009ea8:	e7ad      	b.n	8009e06 <_strtol_l.isra.0+0x5e>
 8009eaa:	bf00      	nop
 8009eac:	0800ddf1 	.word	0x0800ddf1

08009eb0 <_strtol_r>:
 8009eb0:	f7ff bf7a 	b.w	8009da8 <_strtol_l.isra.0>

08009eb4 <_write_r>:
 8009eb4:	b538      	push	{r3, r4, r5, lr}
 8009eb6:	4d07      	ldr	r5, [pc, #28]	; (8009ed4 <_write_r+0x20>)
 8009eb8:	4604      	mov	r4, r0
 8009eba:	4608      	mov	r0, r1
 8009ebc:	4611      	mov	r1, r2
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	602a      	str	r2, [r5, #0]
 8009ec2:	461a      	mov	r2, r3
 8009ec4:	f7f8 fc6f 	bl	80027a6 <_write>
 8009ec8:	1c43      	adds	r3, r0, #1
 8009eca:	d102      	bne.n	8009ed2 <_write_r+0x1e>
 8009ecc:	682b      	ldr	r3, [r5, #0]
 8009ece:	b103      	cbz	r3, 8009ed2 <_write_r+0x1e>
 8009ed0:	6023      	str	r3, [r4, #0]
 8009ed2:	bd38      	pop	{r3, r4, r5, pc}
 8009ed4:	20018798 	.word	0x20018798

08009ed8 <_close_r>:
 8009ed8:	b538      	push	{r3, r4, r5, lr}
 8009eda:	4d06      	ldr	r5, [pc, #24]	; (8009ef4 <_close_r+0x1c>)
 8009edc:	2300      	movs	r3, #0
 8009ede:	4604      	mov	r4, r0
 8009ee0:	4608      	mov	r0, r1
 8009ee2:	602b      	str	r3, [r5, #0]
 8009ee4:	f7f8 fc7b 	bl	80027de <_close>
 8009ee8:	1c43      	adds	r3, r0, #1
 8009eea:	d102      	bne.n	8009ef2 <_close_r+0x1a>
 8009eec:	682b      	ldr	r3, [r5, #0]
 8009eee:	b103      	cbz	r3, 8009ef2 <_close_r+0x1a>
 8009ef0:	6023      	str	r3, [r4, #0]
 8009ef2:	bd38      	pop	{r3, r4, r5, pc}
 8009ef4:	20018798 	.word	0x20018798

08009ef8 <quorem>:
 8009ef8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009efc:	6903      	ldr	r3, [r0, #16]
 8009efe:	690c      	ldr	r4, [r1, #16]
 8009f00:	42a3      	cmp	r3, r4
 8009f02:	4607      	mov	r7, r0
 8009f04:	f2c0 8081 	blt.w	800a00a <quorem+0x112>
 8009f08:	3c01      	subs	r4, #1
 8009f0a:	f101 0814 	add.w	r8, r1, #20
 8009f0e:	f100 0514 	add.w	r5, r0, #20
 8009f12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f16:	9301      	str	r3, [sp, #4]
 8009f18:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009f1c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f20:	3301      	adds	r3, #1
 8009f22:	429a      	cmp	r2, r3
 8009f24:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009f28:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009f2c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009f30:	d331      	bcc.n	8009f96 <quorem+0x9e>
 8009f32:	f04f 0e00 	mov.w	lr, #0
 8009f36:	4640      	mov	r0, r8
 8009f38:	46ac      	mov	ip, r5
 8009f3a:	46f2      	mov	sl, lr
 8009f3c:	f850 2b04 	ldr.w	r2, [r0], #4
 8009f40:	b293      	uxth	r3, r2
 8009f42:	fb06 e303 	mla	r3, r6, r3, lr
 8009f46:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009f4a:	b29b      	uxth	r3, r3
 8009f4c:	ebaa 0303 	sub.w	r3, sl, r3
 8009f50:	0c12      	lsrs	r2, r2, #16
 8009f52:	f8dc a000 	ldr.w	sl, [ip]
 8009f56:	fb06 e202 	mla	r2, r6, r2, lr
 8009f5a:	fa13 f38a 	uxtah	r3, r3, sl
 8009f5e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009f62:	fa1f fa82 	uxth.w	sl, r2
 8009f66:	f8dc 2000 	ldr.w	r2, [ip]
 8009f6a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8009f6e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009f72:	b29b      	uxth	r3, r3
 8009f74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f78:	4581      	cmp	r9, r0
 8009f7a:	f84c 3b04 	str.w	r3, [ip], #4
 8009f7e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009f82:	d2db      	bcs.n	8009f3c <quorem+0x44>
 8009f84:	f855 300b 	ldr.w	r3, [r5, fp]
 8009f88:	b92b      	cbnz	r3, 8009f96 <quorem+0x9e>
 8009f8a:	9b01      	ldr	r3, [sp, #4]
 8009f8c:	3b04      	subs	r3, #4
 8009f8e:	429d      	cmp	r5, r3
 8009f90:	461a      	mov	r2, r3
 8009f92:	d32e      	bcc.n	8009ff2 <quorem+0xfa>
 8009f94:	613c      	str	r4, [r7, #16]
 8009f96:	4638      	mov	r0, r7
 8009f98:	f001 fc32 	bl	800b800 <__mcmp>
 8009f9c:	2800      	cmp	r0, #0
 8009f9e:	db24      	blt.n	8009fea <quorem+0xf2>
 8009fa0:	3601      	adds	r6, #1
 8009fa2:	4628      	mov	r0, r5
 8009fa4:	f04f 0c00 	mov.w	ip, #0
 8009fa8:	f858 2b04 	ldr.w	r2, [r8], #4
 8009fac:	f8d0 e000 	ldr.w	lr, [r0]
 8009fb0:	b293      	uxth	r3, r2
 8009fb2:	ebac 0303 	sub.w	r3, ip, r3
 8009fb6:	0c12      	lsrs	r2, r2, #16
 8009fb8:	fa13 f38e 	uxtah	r3, r3, lr
 8009fbc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009fc0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009fc4:	b29b      	uxth	r3, r3
 8009fc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009fca:	45c1      	cmp	r9, r8
 8009fcc:	f840 3b04 	str.w	r3, [r0], #4
 8009fd0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009fd4:	d2e8      	bcs.n	8009fa8 <quorem+0xb0>
 8009fd6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009fda:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009fde:	b922      	cbnz	r2, 8009fea <quorem+0xf2>
 8009fe0:	3b04      	subs	r3, #4
 8009fe2:	429d      	cmp	r5, r3
 8009fe4:	461a      	mov	r2, r3
 8009fe6:	d30a      	bcc.n	8009ffe <quorem+0x106>
 8009fe8:	613c      	str	r4, [r7, #16]
 8009fea:	4630      	mov	r0, r6
 8009fec:	b003      	add	sp, #12
 8009fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ff2:	6812      	ldr	r2, [r2, #0]
 8009ff4:	3b04      	subs	r3, #4
 8009ff6:	2a00      	cmp	r2, #0
 8009ff8:	d1cc      	bne.n	8009f94 <quorem+0x9c>
 8009ffa:	3c01      	subs	r4, #1
 8009ffc:	e7c7      	b.n	8009f8e <quorem+0x96>
 8009ffe:	6812      	ldr	r2, [r2, #0]
 800a000:	3b04      	subs	r3, #4
 800a002:	2a00      	cmp	r2, #0
 800a004:	d1f0      	bne.n	8009fe8 <quorem+0xf0>
 800a006:	3c01      	subs	r4, #1
 800a008:	e7eb      	b.n	8009fe2 <quorem+0xea>
 800a00a:	2000      	movs	r0, #0
 800a00c:	e7ee      	b.n	8009fec <quorem+0xf4>
	...

0800a010 <_dtoa_r>:
 800a010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a014:	ec59 8b10 	vmov	r8, r9, d0
 800a018:	b095      	sub	sp, #84	; 0x54
 800a01a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a01c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800a01e:	9107      	str	r1, [sp, #28]
 800a020:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a024:	4606      	mov	r6, r0
 800a026:	9209      	str	r2, [sp, #36]	; 0x24
 800a028:	9310      	str	r3, [sp, #64]	; 0x40
 800a02a:	b975      	cbnz	r5, 800a04a <_dtoa_r+0x3a>
 800a02c:	2010      	movs	r0, #16
 800a02e:	f001 f8f7 	bl	800b220 <malloc>
 800a032:	4602      	mov	r2, r0
 800a034:	6270      	str	r0, [r6, #36]	; 0x24
 800a036:	b920      	cbnz	r0, 800a042 <_dtoa_r+0x32>
 800a038:	4bab      	ldr	r3, [pc, #684]	; (800a2e8 <_dtoa_r+0x2d8>)
 800a03a:	21ea      	movs	r1, #234	; 0xea
 800a03c:	48ab      	ldr	r0, [pc, #684]	; (800a2ec <_dtoa_r+0x2dc>)
 800a03e:	f002 fc33 	bl	800c8a8 <__assert_func>
 800a042:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a046:	6005      	str	r5, [r0, #0]
 800a048:	60c5      	str	r5, [r0, #12]
 800a04a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a04c:	6819      	ldr	r1, [r3, #0]
 800a04e:	b151      	cbz	r1, 800a066 <_dtoa_r+0x56>
 800a050:	685a      	ldr	r2, [r3, #4]
 800a052:	604a      	str	r2, [r1, #4]
 800a054:	2301      	movs	r3, #1
 800a056:	4093      	lsls	r3, r2
 800a058:	608b      	str	r3, [r1, #8]
 800a05a:	4630      	mov	r0, r6
 800a05c:	f001 f948 	bl	800b2f0 <_Bfree>
 800a060:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a062:	2200      	movs	r2, #0
 800a064:	601a      	str	r2, [r3, #0]
 800a066:	f1b9 0300 	subs.w	r3, r9, #0
 800a06a:	bfbb      	ittet	lt
 800a06c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a070:	9303      	strlt	r3, [sp, #12]
 800a072:	2300      	movge	r3, #0
 800a074:	2201      	movlt	r2, #1
 800a076:	bfac      	ite	ge
 800a078:	6023      	strge	r3, [r4, #0]
 800a07a:	6022      	strlt	r2, [r4, #0]
 800a07c:	4b9c      	ldr	r3, [pc, #624]	; (800a2f0 <_dtoa_r+0x2e0>)
 800a07e:	9c03      	ldr	r4, [sp, #12]
 800a080:	43a3      	bics	r3, r4
 800a082:	d11a      	bne.n	800a0ba <_dtoa_r+0xaa>
 800a084:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a086:	f242 730f 	movw	r3, #9999	; 0x270f
 800a08a:	6013      	str	r3, [r2, #0]
 800a08c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800a090:	ea53 0308 	orrs.w	r3, r3, r8
 800a094:	f000 8512 	beq.w	800aabc <_dtoa_r+0xaac>
 800a098:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a09a:	b953      	cbnz	r3, 800a0b2 <_dtoa_r+0xa2>
 800a09c:	4b95      	ldr	r3, [pc, #596]	; (800a2f4 <_dtoa_r+0x2e4>)
 800a09e:	e01f      	b.n	800a0e0 <_dtoa_r+0xd0>
 800a0a0:	4b95      	ldr	r3, [pc, #596]	; (800a2f8 <_dtoa_r+0x2e8>)
 800a0a2:	9300      	str	r3, [sp, #0]
 800a0a4:	3308      	adds	r3, #8
 800a0a6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a0a8:	6013      	str	r3, [r2, #0]
 800a0aa:	9800      	ldr	r0, [sp, #0]
 800a0ac:	b015      	add	sp, #84	; 0x54
 800a0ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0b2:	4b90      	ldr	r3, [pc, #576]	; (800a2f4 <_dtoa_r+0x2e4>)
 800a0b4:	9300      	str	r3, [sp, #0]
 800a0b6:	3303      	adds	r3, #3
 800a0b8:	e7f5      	b.n	800a0a6 <_dtoa_r+0x96>
 800a0ba:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a0be:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a0c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0c6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800a0ca:	d10b      	bne.n	800a0e4 <_dtoa_r+0xd4>
 800a0cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a0ce:	2301      	movs	r3, #1
 800a0d0:	6013      	str	r3, [r2, #0]
 800a0d2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	f000 84ee 	beq.w	800aab6 <_dtoa_r+0xaa6>
 800a0da:	4888      	ldr	r0, [pc, #544]	; (800a2fc <_dtoa_r+0x2ec>)
 800a0dc:	6018      	str	r0, [r3, #0]
 800a0de:	1e43      	subs	r3, r0, #1
 800a0e0:	9300      	str	r3, [sp, #0]
 800a0e2:	e7e2      	b.n	800a0aa <_dtoa_r+0x9a>
 800a0e4:	a913      	add	r1, sp, #76	; 0x4c
 800a0e6:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a0ea:	aa12      	add	r2, sp, #72	; 0x48
 800a0ec:	4630      	mov	r0, r6
 800a0ee:	f001 fca7 	bl	800ba40 <__d2b>
 800a0f2:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800a0f6:	4605      	mov	r5, r0
 800a0f8:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a0fa:	2900      	cmp	r1, #0
 800a0fc:	d047      	beq.n	800a18e <_dtoa_r+0x17e>
 800a0fe:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a100:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a104:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a108:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800a10c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a110:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800a114:	2400      	movs	r4, #0
 800a116:	ec43 2b16 	vmov	d6, r2, r3
 800a11a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800a11e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800a2d0 <_dtoa_r+0x2c0>
 800a122:	ee36 7b47 	vsub.f64	d7, d6, d7
 800a126:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800a2d8 <_dtoa_r+0x2c8>
 800a12a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a12e:	eeb0 7b46 	vmov.f64	d7, d6
 800a132:	ee06 1a90 	vmov	s13, r1
 800a136:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800a13a:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800a2e0 <_dtoa_r+0x2d0>
 800a13e:	eea5 7b06 	vfma.f64	d7, d5, d6
 800a142:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a146:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a14a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a14e:	ee16 ba90 	vmov	fp, s13
 800a152:	9411      	str	r4, [sp, #68]	; 0x44
 800a154:	d508      	bpl.n	800a168 <_dtoa_r+0x158>
 800a156:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a15a:	eeb4 6b47 	vcmp.f64	d6, d7
 800a15e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a162:	bf18      	it	ne
 800a164:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800a168:	f1bb 0f16 	cmp.w	fp, #22
 800a16c:	d832      	bhi.n	800a1d4 <_dtoa_r+0x1c4>
 800a16e:	4b64      	ldr	r3, [pc, #400]	; (800a300 <_dtoa_r+0x2f0>)
 800a170:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a174:	ed93 7b00 	vldr	d7, [r3]
 800a178:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800a17c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a180:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a184:	d501      	bpl.n	800a18a <_dtoa_r+0x17a>
 800a186:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a18a:	2300      	movs	r3, #0
 800a18c:	e023      	b.n	800a1d6 <_dtoa_r+0x1c6>
 800a18e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a190:	4401      	add	r1, r0
 800a192:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800a196:	2b20      	cmp	r3, #32
 800a198:	bfc3      	ittte	gt
 800a19a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a19e:	fa04 f303 	lslgt.w	r3, r4, r3
 800a1a2:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800a1a6:	f1c3 0320 	rsble	r3, r3, #32
 800a1aa:	bfc6      	itte	gt
 800a1ac:	fa28 f804 	lsrgt.w	r8, r8, r4
 800a1b0:	ea43 0308 	orrgt.w	r3, r3, r8
 800a1b4:	fa08 f303 	lslle.w	r3, r8, r3
 800a1b8:	ee07 3a90 	vmov	s15, r3
 800a1bc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a1c0:	3901      	subs	r1, #1
 800a1c2:	ed8d 7b00 	vstr	d7, [sp]
 800a1c6:	9c01      	ldr	r4, [sp, #4]
 800a1c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1cc:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800a1d0:	2401      	movs	r4, #1
 800a1d2:	e7a0      	b.n	800a116 <_dtoa_r+0x106>
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a1d8:	1a43      	subs	r3, r0, r1
 800a1da:	1e5a      	subs	r2, r3, #1
 800a1dc:	bf45      	ittet	mi
 800a1de:	f1c3 0301 	rsbmi	r3, r3, #1
 800a1e2:	9305      	strmi	r3, [sp, #20]
 800a1e4:	2300      	movpl	r3, #0
 800a1e6:	2300      	movmi	r3, #0
 800a1e8:	9206      	str	r2, [sp, #24]
 800a1ea:	bf54      	ite	pl
 800a1ec:	9305      	strpl	r3, [sp, #20]
 800a1ee:	9306      	strmi	r3, [sp, #24]
 800a1f0:	f1bb 0f00 	cmp.w	fp, #0
 800a1f4:	db18      	blt.n	800a228 <_dtoa_r+0x218>
 800a1f6:	9b06      	ldr	r3, [sp, #24]
 800a1f8:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800a1fc:	445b      	add	r3, fp
 800a1fe:	9306      	str	r3, [sp, #24]
 800a200:	2300      	movs	r3, #0
 800a202:	9a07      	ldr	r2, [sp, #28]
 800a204:	2a09      	cmp	r2, #9
 800a206:	d849      	bhi.n	800a29c <_dtoa_r+0x28c>
 800a208:	2a05      	cmp	r2, #5
 800a20a:	bfc4      	itt	gt
 800a20c:	3a04      	subgt	r2, #4
 800a20e:	9207      	strgt	r2, [sp, #28]
 800a210:	9a07      	ldr	r2, [sp, #28]
 800a212:	f1a2 0202 	sub.w	r2, r2, #2
 800a216:	bfcc      	ite	gt
 800a218:	2400      	movgt	r4, #0
 800a21a:	2401      	movle	r4, #1
 800a21c:	2a03      	cmp	r2, #3
 800a21e:	d848      	bhi.n	800a2b2 <_dtoa_r+0x2a2>
 800a220:	e8df f002 	tbb	[pc, r2]
 800a224:	3a2c2e0b 	.word	0x3a2c2e0b
 800a228:	9b05      	ldr	r3, [sp, #20]
 800a22a:	2200      	movs	r2, #0
 800a22c:	eba3 030b 	sub.w	r3, r3, fp
 800a230:	9305      	str	r3, [sp, #20]
 800a232:	920e      	str	r2, [sp, #56]	; 0x38
 800a234:	f1cb 0300 	rsb	r3, fp, #0
 800a238:	e7e3      	b.n	800a202 <_dtoa_r+0x1f2>
 800a23a:	2200      	movs	r2, #0
 800a23c:	9208      	str	r2, [sp, #32]
 800a23e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a240:	2a00      	cmp	r2, #0
 800a242:	dc39      	bgt.n	800a2b8 <_dtoa_r+0x2a8>
 800a244:	f04f 0a01 	mov.w	sl, #1
 800a248:	46d1      	mov	r9, sl
 800a24a:	4652      	mov	r2, sl
 800a24c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a250:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800a252:	2100      	movs	r1, #0
 800a254:	6079      	str	r1, [r7, #4]
 800a256:	2004      	movs	r0, #4
 800a258:	f100 0c14 	add.w	ip, r0, #20
 800a25c:	4594      	cmp	ip, r2
 800a25e:	6879      	ldr	r1, [r7, #4]
 800a260:	d92f      	bls.n	800a2c2 <_dtoa_r+0x2b2>
 800a262:	4630      	mov	r0, r6
 800a264:	930c      	str	r3, [sp, #48]	; 0x30
 800a266:	f001 f803 	bl	800b270 <_Balloc>
 800a26a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a26c:	9000      	str	r0, [sp, #0]
 800a26e:	4602      	mov	r2, r0
 800a270:	2800      	cmp	r0, #0
 800a272:	d149      	bne.n	800a308 <_dtoa_r+0x2f8>
 800a274:	4b23      	ldr	r3, [pc, #140]	; (800a304 <_dtoa_r+0x2f4>)
 800a276:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a27a:	e6df      	b.n	800a03c <_dtoa_r+0x2c>
 800a27c:	2201      	movs	r2, #1
 800a27e:	e7dd      	b.n	800a23c <_dtoa_r+0x22c>
 800a280:	2200      	movs	r2, #0
 800a282:	9208      	str	r2, [sp, #32]
 800a284:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a286:	eb0b 0a02 	add.w	sl, fp, r2
 800a28a:	f10a 0901 	add.w	r9, sl, #1
 800a28e:	464a      	mov	r2, r9
 800a290:	2a01      	cmp	r2, #1
 800a292:	bfb8      	it	lt
 800a294:	2201      	movlt	r2, #1
 800a296:	e7db      	b.n	800a250 <_dtoa_r+0x240>
 800a298:	2201      	movs	r2, #1
 800a29a:	e7f2      	b.n	800a282 <_dtoa_r+0x272>
 800a29c:	2401      	movs	r4, #1
 800a29e:	2200      	movs	r2, #0
 800a2a0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800a2a4:	f04f 3aff 	mov.w	sl, #4294967295
 800a2a8:	2100      	movs	r1, #0
 800a2aa:	46d1      	mov	r9, sl
 800a2ac:	2212      	movs	r2, #18
 800a2ae:	9109      	str	r1, [sp, #36]	; 0x24
 800a2b0:	e7ce      	b.n	800a250 <_dtoa_r+0x240>
 800a2b2:	2201      	movs	r2, #1
 800a2b4:	9208      	str	r2, [sp, #32]
 800a2b6:	e7f5      	b.n	800a2a4 <_dtoa_r+0x294>
 800a2b8:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800a2bc:	46d1      	mov	r9, sl
 800a2be:	4652      	mov	r2, sl
 800a2c0:	e7c6      	b.n	800a250 <_dtoa_r+0x240>
 800a2c2:	3101      	adds	r1, #1
 800a2c4:	6079      	str	r1, [r7, #4]
 800a2c6:	0040      	lsls	r0, r0, #1
 800a2c8:	e7c6      	b.n	800a258 <_dtoa_r+0x248>
 800a2ca:	bf00      	nop
 800a2cc:	f3af 8000 	nop.w
 800a2d0:	636f4361 	.word	0x636f4361
 800a2d4:	3fd287a7 	.word	0x3fd287a7
 800a2d8:	8b60c8b3 	.word	0x8b60c8b3
 800a2dc:	3fc68a28 	.word	0x3fc68a28
 800a2e0:	509f79fb 	.word	0x509f79fb
 800a2e4:	3fd34413 	.word	0x3fd34413
 800a2e8:	0800defe 	.word	0x0800defe
 800a2ec:	0800df15 	.word	0x0800df15
 800a2f0:	7ff00000 	.word	0x7ff00000
 800a2f4:	0800defa 	.word	0x0800defa
 800a2f8:	0800def1 	.word	0x0800def1
 800a2fc:	0800e17a 	.word	0x0800e17a
 800a300:	0800e090 	.word	0x0800e090
 800a304:	0800df74 	.word	0x0800df74
 800a308:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800a30a:	9900      	ldr	r1, [sp, #0]
 800a30c:	6011      	str	r1, [r2, #0]
 800a30e:	f1b9 0f0e 	cmp.w	r9, #14
 800a312:	d872      	bhi.n	800a3fa <_dtoa_r+0x3ea>
 800a314:	2c00      	cmp	r4, #0
 800a316:	d070      	beq.n	800a3fa <_dtoa_r+0x3ea>
 800a318:	f1bb 0f00 	cmp.w	fp, #0
 800a31c:	f340 80a6 	ble.w	800a46c <_dtoa_r+0x45c>
 800a320:	49ca      	ldr	r1, [pc, #808]	; (800a64c <_dtoa_r+0x63c>)
 800a322:	f00b 020f 	and.w	r2, fp, #15
 800a326:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800a32a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a32e:	ed92 7b00 	vldr	d7, [r2]
 800a332:	ea4f 112b 	mov.w	r1, fp, asr #4
 800a336:	f000 808d 	beq.w	800a454 <_dtoa_r+0x444>
 800a33a:	4ac5      	ldr	r2, [pc, #788]	; (800a650 <_dtoa_r+0x640>)
 800a33c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800a340:	ed92 6b08 	vldr	d6, [r2, #32]
 800a344:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800a348:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a34c:	f001 010f 	and.w	r1, r1, #15
 800a350:	2203      	movs	r2, #3
 800a352:	48bf      	ldr	r0, [pc, #764]	; (800a650 <_dtoa_r+0x640>)
 800a354:	2900      	cmp	r1, #0
 800a356:	d17f      	bne.n	800a458 <_dtoa_r+0x448>
 800a358:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a35c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a360:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a364:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a366:	2900      	cmp	r1, #0
 800a368:	f000 80b2 	beq.w	800a4d0 <_dtoa_r+0x4c0>
 800a36c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800a370:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a374:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a37c:	f140 80a8 	bpl.w	800a4d0 <_dtoa_r+0x4c0>
 800a380:	f1b9 0f00 	cmp.w	r9, #0
 800a384:	f000 80a4 	beq.w	800a4d0 <_dtoa_r+0x4c0>
 800a388:	f1ba 0f00 	cmp.w	sl, #0
 800a38c:	dd31      	ble.n	800a3f2 <_dtoa_r+0x3e2>
 800a38e:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800a392:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a396:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a39a:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a39e:	3201      	adds	r2, #1
 800a3a0:	4650      	mov	r0, sl
 800a3a2:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a3a6:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800a3aa:	ee07 2a90 	vmov	s15, r2
 800a3ae:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a3b2:	eea7 5b06 	vfma.f64	d5, d7, d6
 800a3b6:	ed8d 5b02 	vstr	d5, [sp, #8]
 800a3ba:	9c03      	ldr	r4, [sp, #12]
 800a3bc:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800a3c0:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800a3c4:	2800      	cmp	r0, #0
 800a3c6:	f040 8086 	bne.w	800a4d6 <_dtoa_r+0x4c6>
 800a3ca:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a3ce:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a3d2:	ec42 1b17 	vmov	d7, r1, r2
 800a3d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a3da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3de:	f300 8272 	bgt.w	800a8c6 <_dtoa_r+0x8b6>
 800a3e2:	eeb1 7b47 	vneg.f64	d7, d7
 800a3e6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a3ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3ee:	f100 8267 	bmi.w	800a8c0 <_dtoa_r+0x8b0>
 800a3f2:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800a3f6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800a3fa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a3fc:	2a00      	cmp	r2, #0
 800a3fe:	f2c0 8129 	blt.w	800a654 <_dtoa_r+0x644>
 800a402:	f1bb 0f0e 	cmp.w	fp, #14
 800a406:	f300 8125 	bgt.w	800a654 <_dtoa_r+0x644>
 800a40a:	4b90      	ldr	r3, [pc, #576]	; (800a64c <_dtoa_r+0x63c>)
 800a40c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a410:	ed93 6b00 	vldr	d6, [r3]
 800a414:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a416:	2b00      	cmp	r3, #0
 800a418:	f280 80c3 	bge.w	800a5a2 <_dtoa_r+0x592>
 800a41c:	f1b9 0f00 	cmp.w	r9, #0
 800a420:	f300 80bf 	bgt.w	800a5a2 <_dtoa_r+0x592>
 800a424:	f040 824c 	bne.w	800a8c0 <_dtoa_r+0x8b0>
 800a428:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a42c:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a430:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a434:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a43c:	464c      	mov	r4, r9
 800a43e:	464f      	mov	r7, r9
 800a440:	f280 8222 	bge.w	800a888 <_dtoa_r+0x878>
 800a444:	f8dd 8000 	ldr.w	r8, [sp]
 800a448:	2331      	movs	r3, #49	; 0x31
 800a44a:	f808 3b01 	strb.w	r3, [r8], #1
 800a44e:	f10b 0b01 	add.w	fp, fp, #1
 800a452:	e21e      	b.n	800a892 <_dtoa_r+0x882>
 800a454:	2202      	movs	r2, #2
 800a456:	e77c      	b.n	800a352 <_dtoa_r+0x342>
 800a458:	07cc      	lsls	r4, r1, #31
 800a45a:	d504      	bpl.n	800a466 <_dtoa_r+0x456>
 800a45c:	ed90 6b00 	vldr	d6, [r0]
 800a460:	3201      	adds	r2, #1
 800a462:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a466:	1049      	asrs	r1, r1, #1
 800a468:	3008      	adds	r0, #8
 800a46a:	e773      	b.n	800a354 <_dtoa_r+0x344>
 800a46c:	d02e      	beq.n	800a4cc <_dtoa_r+0x4bc>
 800a46e:	f1cb 0100 	rsb	r1, fp, #0
 800a472:	4a76      	ldr	r2, [pc, #472]	; (800a64c <_dtoa_r+0x63c>)
 800a474:	f001 000f 	and.w	r0, r1, #15
 800a478:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a47c:	ed92 7b00 	vldr	d7, [r2]
 800a480:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800a484:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a488:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800a48c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800a490:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800a494:	486e      	ldr	r0, [pc, #440]	; (800a650 <_dtoa_r+0x640>)
 800a496:	1109      	asrs	r1, r1, #4
 800a498:	2400      	movs	r4, #0
 800a49a:	2202      	movs	r2, #2
 800a49c:	b939      	cbnz	r1, 800a4ae <_dtoa_r+0x49e>
 800a49e:	2c00      	cmp	r4, #0
 800a4a0:	f43f af60 	beq.w	800a364 <_dtoa_r+0x354>
 800a4a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a4a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a4ac:	e75a      	b.n	800a364 <_dtoa_r+0x354>
 800a4ae:	07cf      	lsls	r7, r1, #31
 800a4b0:	d509      	bpl.n	800a4c6 <_dtoa_r+0x4b6>
 800a4b2:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800a4b6:	ed90 7b00 	vldr	d7, [r0]
 800a4ba:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a4be:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800a4c2:	3201      	adds	r2, #1
 800a4c4:	2401      	movs	r4, #1
 800a4c6:	1049      	asrs	r1, r1, #1
 800a4c8:	3008      	adds	r0, #8
 800a4ca:	e7e7      	b.n	800a49c <_dtoa_r+0x48c>
 800a4cc:	2202      	movs	r2, #2
 800a4ce:	e749      	b.n	800a364 <_dtoa_r+0x354>
 800a4d0:	465f      	mov	r7, fp
 800a4d2:	4648      	mov	r0, r9
 800a4d4:	e765      	b.n	800a3a2 <_dtoa_r+0x392>
 800a4d6:	ec42 1b17 	vmov	d7, r1, r2
 800a4da:	4a5c      	ldr	r2, [pc, #368]	; (800a64c <_dtoa_r+0x63c>)
 800a4dc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a4e0:	ed12 4b02 	vldr	d4, [r2, #-8]
 800a4e4:	9a00      	ldr	r2, [sp, #0]
 800a4e6:	1814      	adds	r4, r2, r0
 800a4e8:	9a08      	ldr	r2, [sp, #32]
 800a4ea:	b352      	cbz	r2, 800a542 <_dtoa_r+0x532>
 800a4ec:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800a4f0:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800a4f4:	f8dd 8000 	ldr.w	r8, [sp]
 800a4f8:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800a4fc:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a500:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a504:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a508:	ee14 2a90 	vmov	r2, s9
 800a50c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a510:	3230      	adds	r2, #48	; 0x30
 800a512:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a516:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a51a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a51e:	f808 2b01 	strb.w	r2, [r8], #1
 800a522:	d439      	bmi.n	800a598 <_dtoa_r+0x588>
 800a524:	ee32 5b46 	vsub.f64	d5, d2, d6
 800a528:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800a52c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a530:	d472      	bmi.n	800a618 <_dtoa_r+0x608>
 800a532:	45a0      	cmp	r8, r4
 800a534:	f43f af5d 	beq.w	800a3f2 <_dtoa_r+0x3e2>
 800a538:	ee27 7b03 	vmul.f64	d7, d7, d3
 800a53c:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a540:	e7e0      	b.n	800a504 <_dtoa_r+0x4f4>
 800a542:	f8dd 8000 	ldr.w	r8, [sp]
 800a546:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a54a:	4621      	mov	r1, r4
 800a54c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a550:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a554:	ee14 2a90 	vmov	r2, s9
 800a558:	3230      	adds	r2, #48	; 0x30
 800a55a:	f808 2b01 	strb.w	r2, [r8], #1
 800a55e:	45a0      	cmp	r8, r4
 800a560:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a564:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a568:	d118      	bne.n	800a59c <_dtoa_r+0x58c>
 800a56a:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800a56e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800a572:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800a576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a57a:	dc4d      	bgt.n	800a618 <_dtoa_r+0x608>
 800a57c:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a580:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a588:	f57f af33 	bpl.w	800a3f2 <_dtoa_r+0x3e2>
 800a58c:	4688      	mov	r8, r1
 800a58e:	3901      	subs	r1, #1
 800a590:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800a594:	2b30      	cmp	r3, #48	; 0x30
 800a596:	d0f9      	beq.n	800a58c <_dtoa_r+0x57c>
 800a598:	46bb      	mov	fp, r7
 800a59a:	e02a      	b.n	800a5f2 <_dtoa_r+0x5e2>
 800a59c:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a5a0:	e7d6      	b.n	800a550 <_dtoa_r+0x540>
 800a5a2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a5a6:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800a5aa:	f8dd 8000 	ldr.w	r8, [sp]
 800a5ae:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800a5b2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800a5b6:	ee15 3a10 	vmov	r3, s10
 800a5ba:	3330      	adds	r3, #48	; 0x30
 800a5bc:	f808 3b01 	strb.w	r3, [r8], #1
 800a5c0:	9b00      	ldr	r3, [sp, #0]
 800a5c2:	eba8 0303 	sub.w	r3, r8, r3
 800a5c6:	4599      	cmp	r9, r3
 800a5c8:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800a5cc:	eea3 7b46 	vfms.f64	d7, d3, d6
 800a5d0:	d133      	bne.n	800a63a <_dtoa_r+0x62a>
 800a5d2:	ee37 7b07 	vadd.f64	d7, d7, d7
 800a5d6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a5da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5de:	dc1a      	bgt.n	800a616 <_dtoa_r+0x606>
 800a5e0:	eeb4 7b46 	vcmp.f64	d7, d6
 800a5e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5e8:	d103      	bne.n	800a5f2 <_dtoa_r+0x5e2>
 800a5ea:	ee15 3a10 	vmov	r3, s10
 800a5ee:	07d9      	lsls	r1, r3, #31
 800a5f0:	d411      	bmi.n	800a616 <_dtoa_r+0x606>
 800a5f2:	4629      	mov	r1, r5
 800a5f4:	4630      	mov	r0, r6
 800a5f6:	f000 fe7b 	bl	800b2f0 <_Bfree>
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a5fe:	f888 3000 	strb.w	r3, [r8]
 800a602:	f10b 0301 	add.w	r3, fp, #1
 800a606:	6013      	str	r3, [r2, #0]
 800a608:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	f43f ad4d 	beq.w	800a0aa <_dtoa_r+0x9a>
 800a610:	f8c3 8000 	str.w	r8, [r3]
 800a614:	e549      	b.n	800a0aa <_dtoa_r+0x9a>
 800a616:	465f      	mov	r7, fp
 800a618:	4643      	mov	r3, r8
 800a61a:	4698      	mov	r8, r3
 800a61c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a620:	2a39      	cmp	r2, #57	; 0x39
 800a622:	d106      	bne.n	800a632 <_dtoa_r+0x622>
 800a624:	9a00      	ldr	r2, [sp, #0]
 800a626:	429a      	cmp	r2, r3
 800a628:	d1f7      	bne.n	800a61a <_dtoa_r+0x60a>
 800a62a:	9900      	ldr	r1, [sp, #0]
 800a62c:	2230      	movs	r2, #48	; 0x30
 800a62e:	3701      	adds	r7, #1
 800a630:	700a      	strb	r2, [r1, #0]
 800a632:	781a      	ldrb	r2, [r3, #0]
 800a634:	3201      	adds	r2, #1
 800a636:	701a      	strb	r2, [r3, #0]
 800a638:	e7ae      	b.n	800a598 <_dtoa_r+0x588>
 800a63a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a63e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a646:	d1b2      	bne.n	800a5ae <_dtoa_r+0x59e>
 800a648:	e7d3      	b.n	800a5f2 <_dtoa_r+0x5e2>
 800a64a:	bf00      	nop
 800a64c:	0800e090 	.word	0x0800e090
 800a650:	0800e068 	.word	0x0800e068
 800a654:	9908      	ldr	r1, [sp, #32]
 800a656:	2900      	cmp	r1, #0
 800a658:	f000 80d1 	beq.w	800a7fe <_dtoa_r+0x7ee>
 800a65c:	9907      	ldr	r1, [sp, #28]
 800a65e:	2901      	cmp	r1, #1
 800a660:	f300 80b4 	bgt.w	800a7cc <_dtoa_r+0x7bc>
 800a664:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a666:	2900      	cmp	r1, #0
 800a668:	f000 80ac 	beq.w	800a7c4 <_dtoa_r+0x7b4>
 800a66c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a670:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a674:	461c      	mov	r4, r3
 800a676:	930a      	str	r3, [sp, #40]	; 0x28
 800a678:	9b05      	ldr	r3, [sp, #20]
 800a67a:	4413      	add	r3, r2
 800a67c:	9305      	str	r3, [sp, #20]
 800a67e:	9b06      	ldr	r3, [sp, #24]
 800a680:	2101      	movs	r1, #1
 800a682:	4413      	add	r3, r2
 800a684:	4630      	mov	r0, r6
 800a686:	9306      	str	r3, [sp, #24]
 800a688:	f000 ff38 	bl	800b4fc <__i2b>
 800a68c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a68e:	4607      	mov	r7, r0
 800a690:	f1b8 0f00 	cmp.w	r8, #0
 800a694:	dd0d      	ble.n	800a6b2 <_dtoa_r+0x6a2>
 800a696:	9a06      	ldr	r2, [sp, #24]
 800a698:	2a00      	cmp	r2, #0
 800a69a:	dd0a      	ble.n	800a6b2 <_dtoa_r+0x6a2>
 800a69c:	4542      	cmp	r2, r8
 800a69e:	9905      	ldr	r1, [sp, #20]
 800a6a0:	bfa8      	it	ge
 800a6a2:	4642      	movge	r2, r8
 800a6a4:	1a89      	subs	r1, r1, r2
 800a6a6:	9105      	str	r1, [sp, #20]
 800a6a8:	9906      	ldr	r1, [sp, #24]
 800a6aa:	eba8 0802 	sub.w	r8, r8, r2
 800a6ae:	1a8a      	subs	r2, r1, r2
 800a6b0:	9206      	str	r2, [sp, #24]
 800a6b2:	b303      	cbz	r3, 800a6f6 <_dtoa_r+0x6e6>
 800a6b4:	9a08      	ldr	r2, [sp, #32]
 800a6b6:	2a00      	cmp	r2, #0
 800a6b8:	f000 80a6 	beq.w	800a808 <_dtoa_r+0x7f8>
 800a6bc:	2c00      	cmp	r4, #0
 800a6be:	dd13      	ble.n	800a6e8 <_dtoa_r+0x6d8>
 800a6c0:	4639      	mov	r1, r7
 800a6c2:	4622      	mov	r2, r4
 800a6c4:	4630      	mov	r0, r6
 800a6c6:	930c      	str	r3, [sp, #48]	; 0x30
 800a6c8:	f000 ffd4 	bl	800b674 <__pow5mult>
 800a6cc:	462a      	mov	r2, r5
 800a6ce:	4601      	mov	r1, r0
 800a6d0:	4607      	mov	r7, r0
 800a6d2:	4630      	mov	r0, r6
 800a6d4:	f000 ff28 	bl	800b528 <__multiply>
 800a6d8:	4629      	mov	r1, r5
 800a6da:	900a      	str	r0, [sp, #40]	; 0x28
 800a6dc:	4630      	mov	r0, r6
 800a6de:	f000 fe07 	bl	800b2f0 <_Bfree>
 800a6e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a6e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a6e6:	4615      	mov	r5, r2
 800a6e8:	1b1a      	subs	r2, r3, r4
 800a6ea:	d004      	beq.n	800a6f6 <_dtoa_r+0x6e6>
 800a6ec:	4629      	mov	r1, r5
 800a6ee:	4630      	mov	r0, r6
 800a6f0:	f000 ffc0 	bl	800b674 <__pow5mult>
 800a6f4:	4605      	mov	r5, r0
 800a6f6:	2101      	movs	r1, #1
 800a6f8:	4630      	mov	r0, r6
 800a6fa:	f000 feff 	bl	800b4fc <__i2b>
 800a6fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a700:	2b00      	cmp	r3, #0
 800a702:	4604      	mov	r4, r0
 800a704:	f340 8082 	ble.w	800a80c <_dtoa_r+0x7fc>
 800a708:	461a      	mov	r2, r3
 800a70a:	4601      	mov	r1, r0
 800a70c:	4630      	mov	r0, r6
 800a70e:	f000 ffb1 	bl	800b674 <__pow5mult>
 800a712:	9b07      	ldr	r3, [sp, #28]
 800a714:	2b01      	cmp	r3, #1
 800a716:	4604      	mov	r4, r0
 800a718:	dd7b      	ble.n	800a812 <_dtoa_r+0x802>
 800a71a:	2300      	movs	r3, #0
 800a71c:	930a      	str	r3, [sp, #40]	; 0x28
 800a71e:	6922      	ldr	r2, [r4, #16]
 800a720:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a724:	6910      	ldr	r0, [r2, #16]
 800a726:	f000 fe99 	bl	800b45c <__hi0bits>
 800a72a:	f1c0 0020 	rsb	r0, r0, #32
 800a72e:	9b06      	ldr	r3, [sp, #24]
 800a730:	4418      	add	r0, r3
 800a732:	f010 001f 	ands.w	r0, r0, #31
 800a736:	f000 808d 	beq.w	800a854 <_dtoa_r+0x844>
 800a73a:	f1c0 0220 	rsb	r2, r0, #32
 800a73e:	2a04      	cmp	r2, #4
 800a740:	f340 8086 	ble.w	800a850 <_dtoa_r+0x840>
 800a744:	f1c0 001c 	rsb	r0, r0, #28
 800a748:	9b05      	ldr	r3, [sp, #20]
 800a74a:	4403      	add	r3, r0
 800a74c:	9305      	str	r3, [sp, #20]
 800a74e:	9b06      	ldr	r3, [sp, #24]
 800a750:	4403      	add	r3, r0
 800a752:	4480      	add	r8, r0
 800a754:	9306      	str	r3, [sp, #24]
 800a756:	9b05      	ldr	r3, [sp, #20]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	dd05      	ble.n	800a768 <_dtoa_r+0x758>
 800a75c:	4629      	mov	r1, r5
 800a75e:	461a      	mov	r2, r3
 800a760:	4630      	mov	r0, r6
 800a762:	f000 ffe1 	bl	800b728 <__lshift>
 800a766:	4605      	mov	r5, r0
 800a768:	9b06      	ldr	r3, [sp, #24]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	dd05      	ble.n	800a77a <_dtoa_r+0x76a>
 800a76e:	4621      	mov	r1, r4
 800a770:	461a      	mov	r2, r3
 800a772:	4630      	mov	r0, r6
 800a774:	f000 ffd8 	bl	800b728 <__lshift>
 800a778:	4604      	mov	r4, r0
 800a77a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d06b      	beq.n	800a858 <_dtoa_r+0x848>
 800a780:	4621      	mov	r1, r4
 800a782:	4628      	mov	r0, r5
 800a784:	f001 f83c 	bl	800b800 <__mcmp>
 800a788:	2800      	cmp	r0, #0
 800a78a:	da65      	bge.n	800a858 <_dtoa_r+0x848>
 800a78c:	2300      	movs	r3, #0
 800a78e:	4629      	mov	r1, r5
 800a790:	220a      	movs	r2, #10
 800a792:	4630      	mov	r0, r6
 800a794:	f000 fdce 	bl	800b334 <__multadd>
 800a798:	9b08      	ldr	r3, [sp, #32]
 800a79a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a79e:	4605      	mov	r5, r0
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	f000 8192 	beq.w	800aaca <_dtoa_r+0xaba>
 800a7a6:	4639      	mov	r1, r7
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	220a      	movs	r2, #10
 800a7ac:	4630      	mov	r0, r6
 800a7ae:	f000 fdc1 	bl	800b334 <__multadd>
 800a7b2:	f1ba 0f00 	cmp.w	sl, #0
 800a7b6:	4607      	mov	r7, r0
 800a7b8:	f300 808e 	bgt.w	800a8d8 <_dtoa_r+0x8c8>
 800a7bc:	9b07      	ldr	r3, [sp, #28]
 800a7be:	2b02      	cmp	r3, #2
 800a7c0:	dc51      	bgt.n	800a866 <_dtoa_r+0x856>
 800a7c2:	e089      	b.n	800a8d8 <_dtoa_r+0x8c8>
 800a7c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a7c6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a7ca:	e751      	b.n	800a670 <_dtoa_r+0x660>
 800a7cc:	f109 34ff 	add.w	r4, r9, #4294967295
 800a7d0:	42a3      	cmp	r3, r4
 800a7d2:	bfbf      	itttt	lt
 800a7d4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800a7d6:	1ae3      	sublt	r3, r4, r3
 800a7d8:	18d2      	addlt	r2, r2, r3
 800a7da:	4613      	movlt	r3, r2
 800a7dc:	bfb7      	itett	lt
 800a7de:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a7e0:	1b1c      	subge	r4, r3, r4
 800a7e2:	4623      	movlt	r3, r4
 800a7e4:	2400      	movlt	r4, #0
 800a7e6:	f1b9 0f00 	cmp.w	r9, #0
 800a7ea:	bfb5      	itete	lt
 800a7ec:	9a05      	ldrlt	r2, [sp, #20]
 800a7ee:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800a7f2:	eba2 0809 	sublt.w	r8, r2, r9
 800a7f6:	464a      	movge	r2, r9
 800a7f8:	bfb8      	it	lt
 800a7fa:	2200      	movlt	r2, #0
 800a7fc:	e73b      	b.n	800a676 <_dtoa_r+0x666>
 800a7fe:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a802:	9f08      	ldr	r7, [sp, #32]
 800a804:	461c      	mov	r4, r3
 800a806:	e743      	b.n	800a690 <_dtoa_r+0x680>
 800a808:	461a      	mov	r2, r3
 800a80a:	e76f      	b.n	800a6ec <_dtoa_r+0x6dc>
 800a80c:	9b07      	ldr	r3, [sp, #28]
 800a80e:	2b01      	cmp	r3, #1
 800a810:	dc18      	bgt.n	800a844 <_dtoa_r+0x834>
 800a812:	9b02      	ldr	r3, [sp, #8]
 800a814:	b9b3      	cbnz	r3, 800a844 <_dtoa_r+0x834>
 800a816:	9b03      	ldr	r3, [sp, #12]
 800a818:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800a81c:	b9a2      	cbnz	r2, 800a848 <_dtoa_r+0x838>
 800a81e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a822:	0d12      	lsrs	r2, r2, #20
 800a824:	0512      	lsls	r2, r2, #20
 800a826:	b18a      	cbz	r2, 800a84c <_dtoa_r+0x83c>
 800a828:	9b05      	ldr	r3, [sp, #20]
 800a82a:	3301      	adds	r3, #1
 800a82c:	9305      	str	r3, [sp, #20]
 800a82e:	9b06      	ldr	r3, [sp, #24]
 800a830:	3301      	adds	r3, #1
 800a832:	9306      	str	r3, [sp, #24]
 800a834:	2301      	movs	r3, #1
 800a836:	930a      	str	r3, [sp, #40]	; 0x28
 800a838:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	f47f af6f 	bne.w	800a71e <_dtoa_r+0x70e>
 800a840:	2001      	movs	r0, #1
 800a842:	e774      	b.n	800a72e <_dtoa_r+0x71e>
 800a844:	2300      	movs	r3, #0
 800a846:	e7f6      	b.n	800a836 <_dtoa_r+0x826>
 800a848:	9b02      	ldr	r3, [sp, #8]
 800a84a:	e7f4      	b.n	800a836 <_dtoa_r+0x826>
 800a84c:	920a      	str	r2, [sp, #40]	; 0x28
 800a84e:	e7f3      	b.n	800a838 <_dtoa_r+0x828>
 800a850:	d081      	beq.n	800a756 <_dtoa_r+0x746>
 800a852:	4610      	mov	r0, r2
 800a854:	301c      	adds	r0, #28
 800a856:	e777      	b.n	800a748 <_dtoa_r+0x738>
 800a858:	f1b9 0f00 	cmp.w	r9, #0
 800a85c:	dc37      	bgt.n	800a8ce <_dtoa_r+0x8be>
 800a85e:	9b07      	ldr	r3, [sp, #28]
 800a860:	2b02      	cmp	r3, #2
 800a862:	dd34      	ble.n	800a8ce <_dtoa_r+0x8be>
 800a864:	46ca      	mov	sl, r9
 800a866:	f1ba 0f00 	cmp.w	sl, #0
 800a86a:	d10d      	bne.n	800a888 <_dtoa_r+0x878>
 800a86c:	4621      	mov	r1, r4
 800a86e:	4653      	mov	r3, sl
 800a870:	2205      	movs	r2, #5
 800a872:	4630      	mov	r0, r6
 800a874:	f000 fd5e 	bl	800b334 <__multadd>
 800a878:	4601      	mov	r1, r0
 800a87a:	4604      	mov	r4, r0
 800a87c:	4628      	mov	r0, r5
 800a87e:	f000 ffbf 	bl	800b800 <__mcmp>
 800a882:	2800      	cmp	r0, #0
 800a884:	f73f adde 	bgt.w	800a444 <_dtoa_r+0x434>
 800a888:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a88a:	f8dd 8000 	ldr.w	r8, [sp]
 800a88e:	ea6f 0b03 	mvn.w	fp, r3
 800a892:	f04f 0900 	mov.w	r9, #0
 800a896:	4621      	mov	r1, r4
 800a898:	4630      	mov	r0, r6
 800a89a:	f000 fd29 	bl	800b2f0 <_Bfree>
 800a89e:	2f00      	cmp	r7, #0
 800a8a0:	f43f aea7 	beq.w	800a5f2 <_dtoa_r+0x5e2>
 800a8a4:	f1b9 0f00 	cmp.w	r9, #0
 800a8a8:	d005      	beq.n	800a8b6 <_dtoa_r+0x8a6>
 800a8aa:	45b9      	cmp	r9, r7
 800a8ac:	d003      	beq.n	800a8b6 <_dtoa_r+0x8a6>
 800a8ae:	4649      	mov	r1, r9
 800a8b0:	4630      	mov	r0, r6
 800a8b2:	f000 fd1d 	bl	800b2f0 <_Bfree>
 800a8b6:	4639      	mov	r1, r7
 800a8b8:	4630      	mov	r0, r6
 800a8ba:	f000 fd19 	bl	800b2f0 <_Bfree>
 800a8be:	e698      	b.n	800a5f2 <_dtoa_r+0x5e2>
 800a8c0:	2400      	movs	r4, #0
 800a8c2:	4627      	mov	r7, r4
 800a8c4:	e7e0      	b.n	800a888 <_dtoa_r+0x878>
 800a8c6:	46bb      	mov	fp, r7
 800a8c8:	4604      	mov	r4, r0
 800a8ca:	4607      	mov	r7, r0
 800a8cc:	e5ba      	b.n	800a444 <_dtoa_r+0x434>
 800a8ce:	9b08      	ldr	r3, [sp, #32]
 800a8d0:	46ca      	mov	sl, r9
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	f000 8100 	beq.w	800aad8 <_dtoa_r+0xac8>
 800a8d8:	f1b8 0f00 	cmp.w	r8, #0
 800a8dc:	dd05      	ble.n	800a8ea <_dtoa_r+0x8da>
 800a8de:	4639      	mov	r1, r7
 800a8e0:	4642      	mov	r2, r8
 800a8e2:	4630      	mov	r0, r6
 800a8e4:	f000 ff20 	bl	800b728 <__lshift>
 800a8e8:	4607      	mov	r7, r0
 800a8ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d05d      	beq.n	800a9ac <_dtoa_r+0x99c>
 800a8f0:	6879      	ldr	r1, [r7, #4]
 800a8f2:	4630      	mov	r0, r6
 800a8f4:	f000 fcbc 	bl	800b270 <_Balloc>
 800a8f8:	4680      	mov	r8, r0
 800a8fa:	b928      	cbnz	r0, 800a908 <_dtoa_r+0x8f8>
 800a8fc:	4b82      	ldr	r3, [pc, #520]	; (800ab08 <_dtoa_r+0xaf8>)
 800a8fe:	4602      	mov	r2, r0
 800a900:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a904:	f7ff bb9a 	b.w	800a03c <_dtoa_r+0x2c>
 800a908:	693a      	ldr	r2, [r7, #16]
 800a90a:	3202      	adds	r2, #2
 800a90c:	0092      	lsls	r2, r2, #2
 800a90e:	f107 010c 	add.w	r1, r7, #12
 800a912:	300c      	adds	r0, #12
 800a914:	f000 fc9e 	bl	800b254 <memcpy>
 800a918:	2201      	movs	r2, #1
 800a91a:	4641      	mov	r1, r8
 800a91c:	4630      	mov	r0, r6
 800a91e:	f000 ff03 	bl	800b728 <__lshift>
 800a922:	9b00      	ldr	r3, [sp, #0]
 800a924:	3301      	adds	r3, #1
 800a926:	9305      	str	r3, [sp, #20]
 800a928:	9b00      	ldr	r3, [sp, #0]
 800a92a:	4453      	add	r3, sl
 800a92c:	9309      	str	r3, [sp, #36]	; 0x24
 800a92e:	9b02      	ldr	r3, [sp, #8]
 800a930:	f003 0301 	and.w	r3, r3, #1
 800a934:	46b9      	mov	r9, r7
 800a936:	9308      	str	r3, [sp, #32]
 800a938:	4607      	mov	r7, r0
 800a93a:	9b05      	ldr	r3, [sp, #20]
 800a93c:	4621      	mov	r1, r4
 800a93e:	3b01      	subs	r3, #1
 800a940:	4628      	mov	r0, r5
 800a942:	9302      	str	r3, [sp, #8]
 800a944:	f7ff fad8 	bl	8009ef8 <quorem>
 800a948:	4603      	mov	r3, r0
 800a94a:	3330      	adds	r3, #48	; 0x30
 800a94c:	9006      	str	r0, [sp, #24]
 800a94e:	4649      	mov	r1, r9
 800a950:	4628      	mov	r0, r5
 800a952:	930a      	str	r3, [sp, #40]	; 0x28
 800a954:	f000 ff54 	bl	800b800 <__mcmp>
 800a958:	463a      	mov	r2, r7
 800a95a:	4682      	mov	sl, r0
 800a95c:	4621      	mov	r1, r4
 800a95e:	4630      	mov	r0, r6
 800a960:	f000 ff6a 	bl	800b838 <__mdiff>
 800a964:	68c2      	ldr	r2, [r0, #12]
 800a966:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a968:	4680      	mov	r8, r0
 800a96a:	bb0a      	cbnz	r2, 800a9b0 <_dtoa_r+0x9a0>
 800a96c:	4601      	mov	r1, r0
 800a96e:	4628      	mov	r0, r5
 800a970:	f000 ff46 	bl	800b800 <__mcmp>
 800a974:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a976:	4602      	mov	r2, r0
 800a978:	4641      	mov	r1, r8
 800a97a:	4630      	mov	r0, r6
 800a97c:	920e      	str	r2, [sp, #56]	; 0x38
 800a97e:	930a      	str	r3, [sp, #40]	; 0x28
 800a980:	f000 fcb6 	bl	800b2f0 <_Bfree>
 800a984:	9b07      	ldr	r3, [sp, #28]
 800a986:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a988:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a98c:	ea43 0102 	orr.w	r1, r3, r2
 800a990:	9b08      	ldr	r3, [sp, #32]
 800a992:	430b      	orrs	r3, r1
 800a994:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a996:	d10d      	bne.n	800a9b4 <_dtoa_r+0x9a4>
 800a998:	2b39      	cmp	r3, #57	; 0x39
 800a99a:	d029      	beq.n	800a9f0 <_dtoa_r+0x9e0>
 800a99c:	f1ba 0f00 	cmp.w	sl, #0
 800a9a0:	dd01      	ble.n	800a9a6 <_dtoa_r+0x996>
 800a9a2:	9b06      	ldr	r3, [sp, #24]
 800a9a4:	3331      	adds	r3, #49	; 0x31
 800a9a6:	9a02      	ldr	r2, [sp, #8]
 800a9a8:	7013      	strb	r3, [r2, #0]
 800a9aa:	e774      	b.n	800a896 <_dtoa_r+0x886>
 800a9ac:	4638      	mov	r0, r7
 800a9ae:	e7b8      	b.n	800a922 <_dtoa_r+0x912>
 800a9b0:	2201      	movs	r2, #1
 800a9b2:	e7e1      	b.n	800a978 <_dtoa_r+0x968>
 800a9b4:	f1ba 0f00 	cmp.w	sl, #0
 800a9b8:	db06      	blt.n	800a9c8 <_dtoa_r+0x9b8>
 800a9ba:	9907      	ldr	r1, [sp, #28]
 800a9bc:	ea41 0a0a 	orr.w	sl, r1, sl
 800a9c0:	9908      	ldr	r1, [sp, #32]
 800a9c2:	ea5a 0101 	orrs.w	r1, sl, r1
 800a9c6:	d120      	bne.n	800aa0a <_dtoa_r+0x9fa>
 800a9c8:	2a00      	cmp	r2, #0
 800a9ca:	ddec      	ble.n	800a9a6 <_dtoa_r+0x996>
 800a9cc:	4629      	mov	r1, r5
 800a9ce:	2201      	movs	r2, #1
 800a9d0:	4630      	mov	r0, r6
 800a9d2:	9305      	str	r3, [sp, #20]
 800a9d4:	f000 fea8 	bl	800b728 <__lshift>
 800a9d8:	4621      	mov	r1, r4
 800a9da:	4605      	mov	r5, r0
 800a9dc:	f000 ff10 	bl	800b800 <__mcmp>
 800a9e0:	2800      	cmp	r0, #0
 800a9e2:	9b05      	ldr	r3, [sp, #20]
 800a9e4:	dc02      	bgt.n	800a9ec <_dtoa_r+0x9dc>
 800a9e6:	d1de      	bne.n	800a9a6 <_dtoa_r+0x996>
 800a9e8:	07da      	lsls	r2, r3, #31
 800a9ea:	d5dc      	bpl.n	800a9a6 <_dtoa_r+0x996>
 800a9ec:	2b39      	cmp	r3, #57	; 0x39
 800a9ee:	d1d8      	bne.n	800a9a2 <_dtoa_r+0x992>
 800a9f0:	9a02      	ldr	r2, [sp, #8]
 800a9f2:	2339      	movs	r3, #57	; 0x39
 800a9f4:	7013      	strb	r3, [r2, #0]
 800a9f6:	4643      	mov	r3, r8
 800a9f8:	4698      	mov	r8, r3
 800a9fa:	3b01      	subs	r3, #1
 800a9fc:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800aa00:	2a39      	cmp	r2, #57	; 0x39
 800aa02:	d051      	beq.n	800aaa8 <_dtoa_r+0xa98>
 800aa04:	3201      	adds	r2, #1
 800aa06:	701a      	strb	r2, [r3, #0]
 800aa08:	e745      	b.n	800a896 <_dtoa_r+0x886>
 800aa0a:	2a00      	cmp	r2, #0
 800aa0c:	dd03      	ble.n	800aa16 <_dtoa_r+0xa06>
 800aa0e:	2b39      	cmp	r3, #57	; 0x39
 800aa10:	d0ee      	beq.n	800a9f0 <_dtoa_r+0x9e0>
 800aa12:	3301      	adds	r3, #1
 800aa14:	e7c7      	b.n	800a9a6 <_dtoa_r+0x996>
 800aa16:	9a05      	ldr	r2, [sp, #20]
 800aa18:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aa1a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800aa1e:	428a      	cmp	r2, r1
 800aa20:	d02b      	beq.n	800aa7a <_dtoa_r+0xa6a>
 800aa22:	4629      	mov	r1, r5
 800aa24:	2300      	movs	r3, #0
 800aa26:	220a      	movs	r2, #10
 800aa28:	4630      	mov	r0, r6
 800aa2a:	f000 fc83 	bl	800b334 <__multadd>
 800aa2e:	45b9      	cmp	r9, r7
 800aa30:	4605      	mov	r5, r0
 800aa32:	f04f 0300 	mov.w	r3, #0
 800aa36:	f04f 020a 	mov.w	r2, #10
 800aa3a:	4649      	mov	r1, r9
 800aa3c:	4630      	mov	r0, r6
 800aa3e:	d107      	bne.n	800aa50 <_dtoa_r+0xa40>
 800aa40:	f000 fc78 	bl	800b334 <__multadd>
 800aa44:	4681      	mov	r9, r0
 800aa46:	4607      	mov	r7, r0
 800aa48:	9b05      	ldr	r3, [sp, #20]
 800aa4a:	3301      	adds	r3, #1
 800aa4c:	9305      	str	r3, [sp, #20]
 800aa4e:	e774      	b.n	800a93a <_dtoa_r+0x92a>
 800aa50:	f000 fc70 	bl	800b334 <__multadd>
 800aa54:	4639      	mov	r1, r7
 800aa56:	4681      	mov	r9, r0
 800aa58:	2300      	movs	r3, #0
 800aa5a:	220a      	movs	r2, #10
 800aa5c:	4630      	mov	r0, r6
 800aa5e:	f000 fc69 	bl	800b334 <__multadd>
 800aa62:	4607      	mov	r7, r0
 800aa64:	e7f0      	b.n	800aa48 <_dtoa_r+0xa38>
 800aa66:	f1ba 0f00 	cmp.w	sl, #0
 800aa6a:	9a00      	ldr	r2, [sp, #0]
 800aa6c:	bfcc      	ite	gt
 800aa6e:	46d0      	movgt	r8, sl
 800aa70:	f04f 0801 	movle.w	r8, #1
 800aa74:	4490      	add	r8, r2
 800aa76:	f04f 0900 	mov.w	r9, #0
 800aa7a:	4629      	mov	r1, r5
 800aa7c:	2201      	movs	r2, #1
 800aa7e:	4630      	mov	r0, r6
 800aa80:	9302      	str	r3, [sp, #8]
 800aa82:	f000 fe51 	bl	800b728 <__lshift>
 800aa86:	4621      	mov	r1, r4
 800aa88:	4605      	mov	r5, r0
 800aa8a:	f000 feb9 	bl	800b800 <__mcmp>
 800aa8e:	2800      	cmp	r0, #0
 800aa90:	dcb1      	bgt.n	800a9f6 <_dtoa_r+0x9e6>
 800aa92:	d102      	bne.n	800aa9a <_dtoa_r+0xa8a>
 800aa94:	9b02      	ldr	r3, [sp, #8]
 800aa96:	07db      	lsls	r3, r3, #31
 800aa98:	d4ad      	bmi.n	800a9f6 <_dtoa_r+0x9e6>
 800aa9a:	4643      	mov	r3, r8
 800aa9c:	4698      	mov	r8, r3
 800aa9e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aaa2:	2a30      	cmp	r2, #48	; 0x30
 800aaa4:	d0fa      	beq.n	800aa9c <_dtoa_r+0xa8c>
 800aaa6:	e6f6      	b.n	800a896 <_dtoa_r+0x886>
 800aaa8:	9a00      	ldr	r2, [sp, #0]
 800aaaa:	429a      	cmp	r2, r3
 800aaac:	d1a4      	bne.n	800a9f8 <_dtoa_r+0x9e8>
 800aaae:	f10b 0b01 	add.w	fp, fp, #1
 800aab2:	2331      	movs	r3, #49	; 0x31
 800aab4:	e778      	b.n	800a9a8 <_dtoa_r+0x998>
 800aab6:	4b15      	ldr	r3, [pc, #84]	; (800ab0c <_dtoa_r+0xafc>)
 800aab8:	f7ff bb12 	b.w	800a0e0 <_dtoa_r+0xd0>
 800aabc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	f47f aaee 	bne.w	800a0a0 <_dtoa_r+0x90>
 800aac4:	4b12      	ldr	r3, [pc, #72]	; (800ab10 <_dtoa_r+0xb00>)
 800aac6:	f7ff bb0b 	b.w	800a0e0 <_dtoa_r+0xd0>
 800aaca:	f1ba 0f00 	cmp.w	sl, #0
 800aace:	dc03      	bgt.n	800aad8 <_dtoa_r+0xac8>
 800aad0:	9b07      	ldr	r3, [sp, #28]
 800aad2:	2b02      	cmp	r3, #2
 800aad4:	f73f aec7 	bgt.w	800a866 <_dtoa_r+0x856>
 800aad8:	f8dd 8000 	ldr.w	r8, [sp]
 800aadc:	4621      	mov	r1, r4
 800aade:	4628      	mov	r0, r5
 800aae0:	f7ff fa0a 	bl	8009ef8 <quorem>
 800aae4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800aae8:	f808 3b01 	strb.w	r3, [r8], #1
 800aaec:	9a00      	ldr	r2, [sp, #0]
 800aaee:	eba8 0202 	sub.w	r2, r8, r2
 800aaf2:	4592      	cmp	sl, r2
 800aaf4:	ddb7      	ble.n	800aa66 <_dtoa_r+0xa56>
 800aaf6:	4629      	mov	r1, r5
 800aaf8:	2300      	movs	r3, #0
 800aafa:	220a      	movs	r2, #10
 800aafc:	4630      	mov	r0, r6
 800aafe:	f000 fc19 	bl	800b334 <__multadd>
 800ab02:	4605      	mov	r5, r0
 800ab04:	e7ea      	b.n	800aadc <_dtoa_r+0xacc>
 800ab06:	bf00      	nop
 800ab08:	0800df74 	.word	0x0800df74
 800ab0c:	0800e179 	.word	0x0800e179
 800ab10:	0800def1 	.word	0x0800def1

0800ab14 <rshift>:
 800ab14:	6903      	ldr	r3, [r0, #16]
 800ab16:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ab1a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ab1e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ab22:	f100 0414 	add.w	r4, r0, #20
 800ab26:	dd45      	ble.n	800abb4 <rshift+0xa0>
 800ab28:	f011 011f 	ands.w	r1, r1, #31
 800ab2c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ab30:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ab34:	d10c      	bne.n	800ab50 <rshift+0x3c>
 800ab36:	f100 0710 	add.w	r7, r0, #16
 800ab3a:	4629      	mov	r1, r5
 800ab3c:	42b1      	cmp	r1, r6
 800ab3e:	d334      	bcc.n	800abaa <rshift+0x96>
 800ab40:	1a9b      	subs	r3, r3, r2
 800ab42:	009b      	lsls	r3, r3, #2
 800ab44:	1eea      	subs	r2, r5, #3
 800ab46:	4296      	cmp	r6, r2
 800ab48:	bf38      	it	cc
 800ab4a:	2300      	movcc	r3, #0
 800ab4c:	4423      	add	r3, r4
 800ab4e:	e015      	b.n	800ab7c <rshift+0x68>
 800ab50:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ab54:	f1c1 0820 	rsb	r8, r1, #32
 800ab58:	40cf      	lsrs	r7, r1
 800ab5a:	f105 0e04 	add.w	lr, r5, #4
 800ab5e:	46a1      	mov	r9, r4
 800ab60:	4576      	cmp	r6, lr
 800ab62:	46f4      	mov	ip, lr
 800ab64:	d815      	bhi.n	800ab92 <rshift+0x7e>
 800ab66:	1a9b      	subs	r3, r3, r2
 800ab68:	009a      	lsls	r2, r3, #2
 800ab6a:	3a04      	subs	r2, #4
 800ab6c:	3501      	adds	r5, #1
 800ab6e:	42ae      	cmp	r6, r5
 800ab70:	bf38      	it	cc
 800ab72:	2200      	movcc	r2, #0
 800ab74:	18a3      	adds	r3, r4, r2
 800ab76:	50a7      	str	r7, [r4, r2]
 800ab78:	b107      	cbz	r7, 800ab7c <rshift+0x68>
 800ab7a:	3304      	adds	r3, #4
 800ab7c:	1b1a      	subs	r2, r3, r4
 800ab7e:	42a3      	cmp	r3, r4
 800ab80:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ab84:	bf08      	it	eq
 800ab86:	2300      	moveq	r3, #0
 800ab88:	6102      	str	r2, [r0, #16]
 800ab8a:	bf08      	it	eq
 800ab8c:	6143      	streq	r3, [r0, #20]
 800ab8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab92:	f8dc c000 	ldr.w	ip, [ip]
 800ab96:	fa0c fc08 	lsl.w	ip, ip, r8
 800ab9a:	ea4c 0707 	orr.w	r7, ip, r7
 800ab9e:	f849 7b04 	str.w	r7, [r9], #4
 800aba2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800aba6:	40cf      	lsrs	r7, r1
 800aba8:	e7da      	b.n	800ab60 <rshift+0x4c>
 800abaa:	f851 cb04 	ldr.w	ip, [r1], #4
 800abae:	f847 cf04 	str.w	ip, [r7, #4]!
 800abb2:	e7c3      	b.n	800ab3c <rshift+0x28>
 800abb4:	4623      	mov	r3, r4
 800abb6:	e7e1      	b.n	800ab7c <rshift+0x68>

0800abb8 <__hexdig_fun>:
 800abb8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800abbc:	2b09      	cmp	r3, #9
 800abbe:	d802      	bhi.n	800abc6 <__hexdig_fun+0xe>
 800abc0:	3820      	subs	r0, #32
 800abc2:	b2c0      	uxtb	r0, r0
 800abc4:	4770      	bx	lr
 800abc6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800abca:	2b05      	cmp	r3, #5
 800abcc:	d801      	bhi.n	800abd2 <__hexdig_fun+0x1a>
 800abce:	3847      	subs	r0, #71	; 0x47
 800abd0:	e7f7      	b.n	800abc2 <__hexdig_fun+0xa>
 800abd2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800abd6:	2b05      	cmp	r3, #5
 800abd8:	d801      	bhi.n	800abde <__hexdig_fun+0x26>
 800abda:	3827      	subs	r0, #39	; 0x27
 800abdc:	e7f1      	b.n	800abc2 <__hexdig_fun+0xa>
 800abde:	2000      	movs	r0, #0
 800abe0:	4770      	bx	lr
	...

0800abe4 <__gethex>:
 800abe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abe8:	ed2d 8b02 	vpush	{d8}
 800abec:	b089      	sub	sp, #36	; 0x24
 800abee:	ee08 0a10 	vmov	s16, r0
 800abf2:	9304      	str	r3, [sp, #16]
 800abf4:	4bbc      	ldr	r3, [pc, #752]	; (800aee8 <__gethex+0x304>)
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	9301      	str	r3, [sp, #4]
 800abfa:	4618      	mov	r0, r3
 800abfc:	468b      	mov	fp, r1
 800abfe:	4690      	mov	r8, r2
 800ac00:	f7f5 fb28 	bl	8000254 <strlen>
 800ac04:	9b01      	ldr	r3, [sp, #4]
 800ac06:	f8db 2000 	ldr.w	r2, [fp]
 800ac0a:	4403      	add	r3, r0
 800ac0c:	4682      	mov	sl, r0
 800ac0e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ac12:	9305      	str	r3, [sp, #20]
 800ac14:	1c93      	adds	r3, r2, #2
 800ac16:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ac1a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ac1e:	32fe      	adds	r2, #254	; 0xfe
 800ac20:	18d1      	adds	r1, r2, r3
 800ac22:	461f      	mov	r7, r3
 800ac24:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ac28:	9100      	str	r1, [sp, #0]
 800ac2a:	2830      	cmp	r0, #48	; 0x30
 800ac2c:	d0f8      	beq.n	800ac20 <__gethex+0x3c>
 800ac2e:	f7ff ffc3 	bl	800abb8 <__hexdig_fun>
 800ac32:	4604      	mov	r4, r0
 800ac34:	2800      	cmp	r0, #0
 800ac36:	d13a      	bne.n	800acae <__gethex+0xca>
 800ac38:	9901      	ldr	r1, [sp, #4]
 800ac3a:	4652      	mov	r2, sl
 800ac3c:	4638      	mov	r0, r7
 800ac3e:	f7fe fa98 	bl	8009172 <strncmp>
 800ac42:	4605      	mov	r5, r0
 800ac44:	2800      	cmp	r0, #0
 800ac46:	d168      	bne.n	800ad1a <__gethex+0x136>
 800ac48:	f817 000a 	ldrb.w	r0, [r7, sl]
 800ac4c:	eb07 060a 	add.w	r6, r7, sl
 800ac50:	f7ff ffb2 	bl	800abb8 <__hexdig_fun>
 800ac54:	2800      	cmp	r0, #0
 800ac56:	d062      	beq.n	800ad1e <__gethex+0x13a>
 800ac58:	4633      	mov	r3, r6
 800ac5a:	7818      	ldrb	r0, [r3, #0]
 800ac5c:	2830      	cmp	r0, #48	; 0x30
 800ac5e:	461f      	mov	r7, r3
 800ac60:	f103 0301 	add.w	r3, r3, #1
 800ac64:	d0f9      	beq.n	800ac5a <__gethex+0x76>
 800ac66:	f7ff ffa7 	bl	800abb8 <__hexdig_fun>
 800ac6a:	2301      	movs	r3, #1
 800ac6c:	fab0 f480 	clz	r4, r0
 800ac70:	0964      	lsrs	r4, r4, #5
 800ac72:	4635      	mov	r5, r6
 800ac74:	9300      	str	r3, [sp, #0]
 800ac76:	463a      	mov	r2, r7
 800ac78:	4616      	mov	r6, r2
 800ac7a:	3201      	adds	r2, #1
 800ac7c:	7830      	ldrb	r0, [r6, #0]
 800ac7e:	f7ff ff9b 	bl	800abb8 <__hexdig_fun>
 800ac82:	2800      	cmp	r0, #0
 800ac84:	d1f8      	bne.n	800ac78 <__gethex+0x94>
 800ac86:	9901      	ldr	r1, [sp, #4]
 800ac88:	4652      	mov	r2, sl
 800ac8a:	4630      	mov	r0, r6
 800ac8c:	f7fe fa71 	bl	8009172 <strncmp>
 800ac90:	b980      	cbnz	r0, 800acb4 <__gethex+0xd0>
 800ac92:	b94d      	cbnz	r5, 800aca8 <__gethex+0xc4>
 800ac94:	eb06 050a 	add.w	r5, r6, sl
 800ac98:	462a      	mov	r2, r5
 800ac9a:	4616      	mov	r6, r2
 800ac9c:	3201      	adds	r2, #1
 800ac9e:	7830      	ldrb	r0, [r6, #0]
 800aca0:	f7ff ff8a 	bl	800abb8 <__hexdig_fun>
 800aca4:	2800      	cmp	r0, #0
 800aca6:	d1f8      	bne.n	800ac9a <__gethex+0xb6>
 800aca8:	1bad      	subs	r5, r5, r6
 800acaa:	00ad      	lsls	r5, r5, #2
 800acac:	e004      	b.n	800acb8 <__gethex+0xd4>
 800acae:	2400      	movs	r4, #0
 800acb0:	4625      	mov	r5, r4
 800acb2:	e7e0      	b.n	800ac76 <__gethex+0x92>
 800acb4:	2d00      	cmp	r5, #0
 800acb6:	d1f7      	bne.n	800aca8 <__gethex+0xc4>
 800acb8:	7833      	ldrb	r3, [r6, #0]
 800acba:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800acbe:	2b50      	cmp	r3, #80	; 0x50
 800acc0:	d13b      	bne.n	800ad3a <__gethex+0x156>
 800acc2:	7873      	ldrb	r3, [r6, #1]
 800acc4:	2b2b      	cmp	r3, #43	; 0x2b
 800acc6:	d02c      	beq.n	800ad22 <__gethex+0x13e>
 800acc8:	2b2d      	cmp	r3, #45	; 0x2d
 800acca:	d02e      	beq.n	800ad2a <__gethex+0x146>
 800accc:	1c71      	adds	r1, r6, #1
 800acce:	f04f 0900 	mov.w	r9, #0
 800acd2:	7808      	ldrb	r0, [r1, #0]
 800acd4:	f7ff ff70 	bl	800abb8 <__hexdig_fun>
 800acd8:	1e43      	subs	r3, r0, #1
 800acda:	b2db      	uxtb	r3, r3
 800acdc:	2b18      	cmp	r3, #24
 800acde:	d82c      	bhi.n	800ad3a <__gethex+0x156>
 800ace0:	f1a0 0210 	sub.w	r2, r0, #16
 800ace4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ace8:	f7ff ff66 	bl	800abb8 <__hexdig_fun>
 800acec:	1e43      	subs	r3, r0, #1
 800acee:	b2db      	uxtb	r3, r3
 800acf0:	2b18      	cmp	r3, #24
 800acf2:	d91d      	bls.n	800ad30 <__gethex+0x14c>
 800acf4:	f1b9 0f00 	cmp.w	r9, #0
 800acf8:	d000      	beq.n	800acfc <__gethex+0x118>
 800acfa:	4252      	negs	r2, r2
 800acfc:	4415      	add	r5, r2
 800acfe:	f8cb 1000 	str.w	r1, [fp]
 800ad02:	b1e4      	cbz	r4, 800ad3e <__gethex+0x15a>
 800ad04:	9b00      	ldr	r3, [sp, #0]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	bf14      	ite	ne
 800ad0a:	2700      	movne	r7, #0
 800ad0c:	2706      	moveq	r7, #6
 800ad0e:	4638      	mov	r0, r7
 800ad10:	b009      	add	sp, #36	; 0x24
 800ad12:	ecbd 8b02 	vpop	{d8}
 800ad16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad1a:	463e      	mov	r6, r7
 800ad1c:	4625      	mov	r5, r4
 800ad1e:	2401      	movs	r4, #1
 800ad20:	e7ca      	b.n	800acb8 <__gethex+0xd4>
 800ad22:	f04f 0900 	mov.w	r9, #0
 800ad26:	1cb1      	adds	r1, r6, #2
 800ad28:	e7d3      	b.n	800acd2 <__gethex+0xee>
 800ad2a:	f04f 0901 	mov.w	r9, #1
 800ad2e:	e7fa      	b.n	800ad26 <__gethex+0x142>
 800ad30:	230a      	movs	r3, #10
 800ad32:	fb03 0202 	mla	r2, r3, r2, r0
 800ad36:	3a10      	subs	r2, #16
 800ad38:	e7d4      	b.n	800ace4 <__gethex+0x100>
 800ad3a:	4631      	mov	r1, r6
 800ad3c:	e7df      	b.n	800acfe <__gethex+0x11a>
 800ad3e:	1bf3      	subs	r3, r6, r7
 800ad40:	3b01      	subs	r3, #1
 800ad42:	4621      	mov	r1, r4
 800ad44:	2b07      	cmp	r3, #7
 800ad46:	dc0b      	bgt.n	800ad60 <__gethex+0x17c>
 800ad48:	ee18 0a10 	vmov	r0, s16
 800ad4c:	f000 fa90 	bl	800b270 <_Balloc>
 800ad50:	4604      	mov	r4, r0
 800ad52:	b940      	cbnz	r0, 800ad66 <__gethex+0x182>
 800ad54:	4b65      	ldr	r3, [pc, #404]	; (800aeec <__gethex+0x308>)
 800ad56:	4602      	mov	r2, r0
 800ad58:	21de      	movs	r1, #222	; 0xde
 800ad5a:	4865      	ldr	r0, [pc, #404]	; (800aef0 <__gethex+0x30c>)
 800ad5c:	f001 fda4 	bl	800c8a8 <__assert_func>
 800ad60:	3101      	adds	r1, #1
 800ad62:	105b      	asrs	r3, r3, #1
 800ad64:	e7ee      	b.n	800ad44 <__gethex+0x160>
 800ad66:	f100 0914 	add.w	r9, r0, #20
 800ad6a:	f04f 0b00 	mov.w	fp, #0
 800ad6e:	f1ca 0301 	rsb	r3, sl, #1
 800ad72:	f8cd 9008 	str.w	r9, [sp, #8]
 800ad76:	f8cd b000 	str.w	fp, [sp]
 800ad7a:	9306      	str	r3, [sp, #24]
 800ad7c:	42b7      	cmp	r7, r6
 800ad7e:	d340      	bcc.n	800ae02 <__gethex+0x21e>
 800ad80:	9802      	ldr	r0, [sp, #8]
 800ad82:	9b00      	ldr	r3, [sp, #0]
 800ad84:	f840 3b04 	str.w	r3, [r0], #4
 800ad88:	eba0 0009 	sub.w	r0, r0, r9
 800ad8c:	1080      	asrs	r0, r0, #2
 800ad8e:	0146      	lsls	r6, r0, #5
 800ad90:	6120      	str	r0, [r4, #16]
 800ad92:	4618      	mov	r0, r3
 800ad94:	f000 fb62 	bl	800b45c <__hi0bits>
 800ad98:	1a30      	subs	r0, r6, r0
 800ad9a:	f8d8 6000 	ldr.w	r6, [r8]
 800ad9e:	42b0      	cmp	r0, r6
 800ada0:	dd63      	ble.n	800ae6a <__gethex+0x286>
 800ada2:	1b87      	subs	r7, r0, r6
 800ada4:	4639      	mov	r1, r7
 800ada6:	4620      	mov	r0, r4
 800ada8:	f000 fefd 	bl	800bba6 <__any_on>
 800adac:	4682      	mov	sl, r0
 800adae:	b1a8      	cbz	r0, 800addc <__gethex+0x1f8>
 800adb0:	1e7b      	subs	r3, r7, #1
 800adb2:	1159      	asrs	r1, r3, #5
 800adb4:	f003 021f 	and.w	r2, r3, #31
 800adb8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800adbc:	f04f 0a01 	mov.w	sl, #1
 800adc0:	fa0a f202 	lsl.w	r2, sl, r2
 800adc4:	420a      	tst	r2, r1
 800adc6:	d009      	beq.n	800addc <__gethex+0x1f8>
 800adc8:	4553      	cmp	r3, sl
 800adca:	dd05      	ble.n	800add8 <__gethex+0x1f4>
 800adcc:	1eb9      	subs	r1, r7, #2
 800adce:	4620      	mov	r0, r4
 800add0:	f000 fee9 	bl	800bba6 <__any_on>
 800add4:	2800      	cmp	r0, #0
 800add6:	d145      	bne.n	800ae64 <__gethex+0x280>
 800add8:	f04f 0a02 	mov.w	sl, #2
 800addc:	4639      	mov	r1, r7
 800adde:	4620      	mov	r0, r4
 800ade0:	f7ff fe98 	bl	800ab14 <rshift>
 800ade4:	443d      	add	r5, r7
 800ade6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800adea:	42ab      	cmp	r3, r5
 800adec:	da4c      	bge.n	800ae88 <__gethex+0x2a4>
 800adee:	ee18 0a10 	vmov	r0, s16
 800adf2:	4621      	mov	r1, r4
 800adf4:	f000 fa7c 	bl	800b2f0 <_Bfree>
 800adf8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800adfa:	2300      	movs	r3, #0
 800adfc:	6013      	str	r3, [r2, #0]
 800adfe:	27a3      	movs	r7, #163	; 0xa3
 800ae00:	e785      	b.n	800ad0e <__gethex+0x12a>
 800ae02:	1e73      	subs	r3, r6, #1
 800ae04:	9a05      	ldr	r2, [sp, #20]
 800ae06:	9303      	str	r3, [sp, #12]
 800ae08:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ae0c:	4293      	cmp	r3, r2
 800ae0e:	d019      	beq.n	800ae44 <__gethex+0x260>
 800ae10:	f1bb 0f20 	cmp.w	fp, #32
 800ae14:	d107      	bne.n	800ae26 <__gethex+0x242>
 800ae16:	9b02      	ldr	r3, [sp, #8]
 800ae18:	9a00      	ldr	r2, [sp, #0]
 800ae1a:	f843 2b04 	str.w	r2, [r3], #4
 800ae1e:	9302      	str	r3, [sp, #8]
 800ae20:	2300      	movs	r3, #0
 800ae22:	9300      	str	r3, [sp, #0]
 800ae24:	469b      	mov	fp, r3
 800ae26:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800ae2a:	f7ff fec5 	bl	800abb8 <__hexdig_fun>
 800ae2e:	9b00      	ldr	r3, [sp, #0]
 800ae30:	f000 000f 	and.w	r0, r0, #15
 800ae34:	fa00 f00b 	lsl.w	r0, r0, fp
 800ae38:	4303      	orrs	r3, r0
 800ae3a:	9300      	str	r3, [sp, #0]
 800ae3c:	f10b 0b04 	add.w	fp, fp, #4
 800ae40:	9b03      	ldr	r3, [sp, #12]
 800ae42:	e00d      	b.n	800ae60 <__gethex+0x27c>
 800ae44:	9b03      	ldr	r3, [sp, #12]
 800ae46:	9a06      	ldr	r2, [sp, #24]
 800ae48:	4413      	add	r3, r2
 800ae4a:	42bb      	cmp	r3, r7
 800ae4c:	d3e0      	bcc.n	800ae10 <__gethex+0x22c>
 800ae4e:	4618      	mov	r0, r3
 800ae50:	9901      	ldr	r1, [sp, #4]
 800ae52:	9307      	str	r3, [sp, #28]
 800ae54:	4652      	mov	r2, sl
 800ae56:	f7fe f98c 	bl	8009172 <strncmp>
 800ae5a:	9b07      	ldr	r3, [sp, #28]
 800ae5c:	2800      	cmp	r0, #0
 800ae5e:	d1d7      	bne.n	800ae10 <__gethex+0x22c>
 800ae60:	461e      	mov	r6, r3
 800ae62:	e78b      	b.n	800ad7c <__gethex+0x198>
 800ae64:	f04f 0a03 	mov.w	sl, #3
 800ae68:	e7b8      	b.n	800addc <__gethex+0x1f8>
 800ae6a:	da0a      	bge.n	800ae82 <__gethex+0x29e>
 800ae6c:	1a37      	subs	r7, r6, r0
 800ae6e:	4621      	mov	r1, r4
 800ae70:	ee18 0a10 	vmov	r0, s16
 800ae74:	463a      	mov	r2, r7
 800ae76:	f000 fc57 	bl	800b728 <__lshift>
 800ae7a:	1bed      	subs	r5, r5, r7
 800ae7c:	4604      	mov	r4, r0
 800ae7e:	f100 0914 	add.w	r9, r0, #20
 800ae82:	f04f 0a00 	mov.w	sl, #0
 800ae86:	e7ae      	b.n	800ade6 <__gethex+0x202>
 800ae88:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ae8c:	42a8      	cmp	r0, r5
 800ae8e:	dd72      	ble.n	800af76 <__gethex+0x392>
 800ae90:	1b45      	subs	r5, r0, r5
 800ae92:	42ae      	cmp	r6, r5
 800ae94:	dc36      	bgt.n	800af04 <__gethex+0x320>
 800ae96:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ae9a:	2b02      	cmp	r3, #2
 800ae9c:	d02a      	beq.n	800aef4 <__gethex+0x310>
 800ae9e:	2b03      	cmp	r3, #3
 800aea0:	d02c      	beq.n	800aefc <__gethex+0x318>
 800aea2:	2b01      	cmp	r3, #1
 800aea4:	d115      	bne.n	800aed2 <__gethex+0x2ee>
 800aea6:	42ae      	cmp	r6, r5
 800aea8:	d113      	bne.n	800aed2 <__gethex+0x2ee>
 800aeaa:	2e01      	cmp	r6, #1
 800aeac:	d10b      	bne.n	800aec6 <__gethex+0x2e2>
 800aeae:	9a04      	ldr	r2, [sp, #16]
 800aeb0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800aeb4:	6013      	str	r3, [r2, #0]
 800aeb6:	2301      	movs	r3, #1
 800aeb8:	6123      	str	r3, [r4, #16]
 800aeba:	f8c9 3000 	str.w	r3, [r9]
 800aebe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aec0:	2762      	movs	r7, #98	; 0x62
 800aec2:	601c      	str	r4, [r3, #0]
 800aec4:	e723      	b.n	800ad0e <__gethex+0x12a>
 800aec6:	1e71      	subs	r1, r6, #1
 800aec8:	4620      	mov	r0, r4
 800aeca:	f000 fe6c 	bl	800bba6 <__any_on>
 800aece:	2800      	cmp	r0, #0
 800aed0:	d1ed      	bne.n	800aeae <__gethex+0x2ca>
 800aed2:	ee18 0a10 	vmov	r0, s16
 800aed6:	4621      	mov	r1, r4
 800aed8:	f000 fa0a 	bl	800b2f0 <_Bfree>
 800aedc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800aede:	2300      	movs	r3, #0
 800aee0:	6013      	str	r3, [r2, #0]
 800aee2:	2750      	movs	r7, #80	; 0x50
 800aee4:	e713      	b.n	800ad0e <__gethex+0x12a>
 800aee6:	bf00      	nop
 800aee8:	0800dff0 	.word	0x0800dff0
 800aeec:	0800df74 	.word	0x0800df74
 800aef0:	0800df85 	.word	0x0800df85
 800aef4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d1eb      	bne.n	800aed2 <__gethex+0x2ee>
 800aefa:	e7d8      	b.n	800aeae <__gethex+0x2ca>
 800aefc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d1d5      	bne.n	800aeae <__gethex+0x2ca>
 800af02:	e7e6      	b.n	800aed2 <__gethex+0x2ee>
 800af04:	1e6f      	subs	r7, r5, #1
 800af06:	f1ba 0f00 	cmp.w	sl, #0
 800af0a:	d131      	bne.n	800af70 <__gethex+0x38c>
 800af0c:	b127      	cbz	r7, 800af18 <__gethex+0x334>
 800af0e:	4639      	mov	r1, r7
 800af10:	4620      	mov	r0, r4
 800af12:	f000 fe48 	bl	800bba6 <__any_on>
 800af16:	4682      	mov	sl, r0
 800af18:	117b      	asrs	r3, r7, #5
 800af1a:	2101      	movs	r1, #1
 800af1c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800af20:	f007 071f 	and.w	r7, r7, #31
 800af24:	fa01 f707 	lsl.w	r7, r1, r7
 800af28:	421f      	tst	r7, r3
 800af2a:	4629      	mov	r1, r5
 800af2c:	4620      	mov	r0, r4
 800af2e:	bf18      	it	ne
 800af30:	f04a 0a02 	orrne.w	sl, sl, #2
 800af34:	1b76      	subs	r6, r6, r5
 800af36:	f7ff fded 	bl	800ab14 <rshift>
 800af3a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800af3e:	2702      	movs	r7, #2
 800af40:	f1ba 0f00 	cmp.w	sl, #0
 800af44:	d048      	beq.n	800afd8 <__gethex+0x3f4>
 800af46:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800af4a:	2b02      	cmp	r3, #2
 800af4c:	d015      	beq.n	800af7a <__gethex+0x396>
 800af4e:	2b03      	cmp	r3, #3
 800af50:	d017      	beq.n	800af82 <__gethex+0x39e>
 800af52:	2b01      	cmp	r3, #1
 800af54:	d109      	bne.n	800af6a <__gethex+0x386>
 800af56:	f01a 0f02 	tst.w	sl, #2
 800af5a:	d006      	beq.n	800af6a <__gethex+0x386>
 800af5c:	f8d9 0000 	ldr.w	r0, [r9]
 800af60:	ea4a 0a00 	orr.w	sl, sl, r0
 800af64:	f01a 0f01 	tst.w	sl, #1
 800af68:	d10e      	bne.n	800af88 <__gethex+0x3a4>
 800af6a:	f047 0710 	orr.w	r7, r7, #16
 800af6e:	e033      	b.n	800afd8 <__gethex+0x3f4>
 800af70:	f04f 0a01 	mov.w	sl, #1
 800af74:	e7d0      	b.n	800af18 <__gethex+0x334>
 800af76:	2701      	movs	r7, #1
 800af78:	e7e2      	b.n	800af40 <__gethex+0x35c>
 800af7a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800af7c:	f1c3 0301 	rsb	r3, r3, #1
 800af80:	9315      	str	r3, [sp, #84]	; 0x54
 800af82:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800af84:	2b00      	cmp	r3, #0
 800af86:	d0f0      	beq.n	800af6a <__gethex+0x386>
 800af88:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800af8c:	f104 0314 	add.w	r3, r4, #20
 800af90:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800af94:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800af98:	f04f 0c00 	mov.w	ip, #0
 800af9c:	4618      	mov	r0, r3
 800af9e:	f853 2b04 	ldr.w	r2, [r3], #4
 800afa2:	f1b2 3fff 	cmp.w	r2, #4294967295
 800afa6:	d01c      	beq.n	800afe2 <__gethex+0x3fe>
 800afa8:	3201      	adds	r2, #1
 800afaa:	6002      	str	r2, [r0, #0]
 800afac:	2f02      	cmp	r7, #2
 800afae:	f104 0314 	add.w	r3, r4, #20
 800afb2:	d13f      	bne.n	800b034 <__gethex+0x450>
 800afb4:	f8d8 2000 	ldr.w	r2, [r8]
 800afb8:	3a01      	subs	r2, #1
 800afba:	42b2      	cmp	r2, r6
 800afbc:	d10a      	bne.n	800afd4 <__gethex+0x3f0>
 800afbe:	1171      	asrs	r1, r6, #5
 800afc0:	2201      	movs	r2, #1
 800afc2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800afc6:	f006 061f 	and.w	r6, r6, #31
 800afca:	fa02 f606 	lsl.w	r6, r2, r6
 800afce:	421e      	tst	r6, r3
 800afd0:	bf18      	it	ne
 800afd2:	4617      	movne	r7, r2
 800afd4:	f047 0720 	orr.w	r7, r7, #32
 800afd8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800afda:	601c      	str	r4, [r3, #0]
 800afdc:	9b04      	ldr	r3, [sp, #16]
 800afde:	601d      	str	r5, [r3, #0]
 800afe0:	e695      	b.n	800ad0e <__gethex+0x12a>
 800afe2:	4299      	cmp	r1, r3
 800afe4:	f843 cc04 	str.w	ip, [r3, #-4]
 800afe8:	d8d8      	bhi.n	800af9c <__gethex+0x3b8>
 800afea:	68a3      	ldr	r3, [r4, #8]
 800afec:	459b      	cmp	fp, r3
 800afee:	db19      	blt.n	800b024 <__gethex+0x440>
 800aff0:	6861      	ldr	r1, [r4, #4]
 800aff2:	ee18 0a10 	vmov	r0, s16
 800aff6:	3101      	adds	r1, #1
 800aff8:	f000 f93a 	bl	800b270 <_Balloc>
 800affc:	4681      	mov	r9, r0
 800affe:	b918      	cbnz	r0, 800b008 <__gethex+0x424>
 800b000:	4b1a      	ldr	r3, [pc, #104]	; (800b06c <__gethex+0x488>)
 800b002:	4602      	mov	r2, r0
 800b004:	2184      	movs	r1, #132	; 0x84
 800b006:	e6a8      	b.n	800ad5a <__gethex+0x176>
 800b008:	6922      	ldr	r2, [r4, #16]
 800b00a:	3202      	adds	r2, #2
 800b00c:	f104 010c 	add.w	r1, r4, #12
 800b010:	0092      	lsls	r2, r2, #2
 800b012:	300c      	adds	r0, #12
 800b014:	f000 f91e 	bl	800b254 <memcpy>
 800b018:	4621      	mov	r1, r4
 800b01a:	ee18 0a10 	vmov	r0, s16
 800b01e:	f000 f967 	bl	800b2f0 <_Bfree>
 800b022:	464c      	mov	r4, r9
 800b024:	6923      	ldr	r3, [r4, #16]
 800b026:	1c5a      	adds	r2, r3, #1
 800b028:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b02c:	6122      	str	r2, [r4, #16]
 800b02e:	2201      	movs	r2, #1
 800b030:	615a      	str	r2, [r3, #20]
 800b032:	e7bb      	b.n	800afac <__gethex+0x3c8>
 800b034:	6922      	ldr	r2, [r4, #16]
 800b036:	455a      	cmp	r2, fp
 800b038:	dd0b      	ble.n	800b052 <__gethex+0x46e>
 800b03a:	2101      	movs	r1, #1
 800b03c:	4620      	mov	r0, r4
 800b03e:	f7ff fd69 	bl	800ab14 <rshift>
 800b042:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b046:	3501      	adds	r5, #1
 800b048:	42ab      	cmp	r3, r5
 800b04a:	f6ff aed0 	blt.w	800adee <__gethex+0x20a>
 800b04e:	2701      	movs	r7, #1
 800b050:	e7c0      	b.n	800afd4 <__gethex+0x3f0>
 800b052:	f016 061f 	ands.w	r6, r6, #31
 800b056:	d0fa      	beq.n	800b04e <__gethex+0x46a>
 800b058:	449a      	add	sl, r3
 800b05a:	f1c6 0620 	rsb	r6, r6, #32
 800b05e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800b062:	f000 f9fb 	bl	800b45c <__hi0bits>
 800b066:	42b0      	cmp	r0, r6
 800b068:	dbe7      	blt.n	800b03a <__gethex+0x456>
 800b06a:	e7f0      	b.n	800b04e <__gethex+0x46a>
 800b06c:	0800df74 	.word	0x0800df74

0800b070 <L_shift>:
 800b070:	f1c2 0208 	rsb	r2, r2, #8
 800b074:	0092      	lsls	r2, r2, #2
 800b076:	b570      	push	{r4, r5, r6, lr}
 800b078:	f1c2 0620 	rsb	r6, r2, #32
 800b07c:	6843      	ldr	r3, [r0, #4]
 800b07e:	6804      	ldr	r4, [r0, #0]
 800b080:	fa03 f506 	lsl.w	r5, r3, r6
 800b084:	432c      	orrs	r4, r5
 800b086:	40d3      	lsrs	r3, r2
 800b088:	6004      	str	r4, [r0, #0]
 800b08a:	f840 3f04 	str.w	r3, [r0, #4]!
 800b08e:	4288      	cmp	r0, r1
 800b090:	d3f4      	bcc.n	800b07c <L_shift+0xc>
 800b092:	bd70      	pop	{r4, r5, r6, pc}

0800b094 <__match>:
 800b094:	b530      	push	{r4, r5, lr}
 800b096:	6803      	ldr	r3, [r0, #0]
 800b098:	3301      	adds	r3, #1
 800b09a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b09e:	b914      	cbnz	r4, 800b0a6 <__match+0x12>
 800b0a0:	6003      	str	r3, [r0, #0]
 800b0a2:	2001      	movs	r0, #1
 800b0a4:	bd30      	pop	{r4, r5, pc}
 800b0a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0aa:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b0ae:	2d19      	cmp	r5, #25
 800b0b0:	bf98      	it	ls
 800b0b2:	3220      	addls	r2, #32
 800b0b4:	42a2      	cmp	r2, r4
 800b0b6:	d0f0      	beq.n	800b09a <__match+0x6>
 800b0b8:	2000      	movs	r0, #0
 800b0ba:	e7f3      	b.n	800b0a4 <__match+0x10>

0800b0bc <__hexnan>:
 800b0bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0c0:	680b      	ldr	r3, [r1, #0]
 800b0c2:	6801      	ldr	r1, [r0, #0]
 800b0c4:	115e      	asrs	r6, r3, #5
 800b0c6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b0ca:	f013 031f 	ands.w	r3, r3, #31
 800b0ce:	b087      	sub	sp, #28
 800b0d0:	bf18      	it	ne
 800b0d2:	3604      	addne	r6, #4
 800b0d4:	2500      	movs	r5, #0
 800b0d6:	1f37      	subs	r7, r6, #4
 800b0d8:	4682      	mov	sl, r0
 800b0da:	4690      	mov	r8, r2
 800b0dc:	9301      	str	r3, [sp, #4]
 800b0de:	f846 5c04 	str.w	r5, [r6, #-4]
 800b0e2:	46b9      	mov	r9, r7
 800b0e4:	463c      	mov	r4, r7
 800b0e6:	9502      	str	r5, [sp, #8]
 800b0e8:	46ab      	mov	fp, r5
 800b0ea:	784a      	ldrb	r2, [r1, #1]
 800b0ec:	1c4b      	adds	r3, r1, #1
 800b0ee:	9303      	str	r3, [sp, #12]
 800b0f0:	b342      	cbz	r2, 800b144 <__hexnan+0x88>
 800b0f2:	4610      	mov	r0, r2
 800b0f4:	9105      	str	r1, [sp, #20]
 800b0f6:	9204      	str	r2, [sp, #16]
 800b0f8:	f7ff fd5e 	bl	800abb8 <__hexdig_fun>
 800b0fc:	2800      	cmp	r0, #0
 800b0fe:	d14f      	bne.n	800b1a0 <__hexnan+0xe4>
 800b100:	9a04      	ldr	r2, [sp, #16]
 800b102:	9905      	ldr	r1, [sp, #20]
 800b104:	2a20      	cmp	r2, #32
 800b106:	d818      	bhi.n	800b13a <__hexnan+0x7e>
 800b108:	9b02      	ldr	r3, [sp, #8]
 800b10a:	459b      	cmp	fp, r3
 800b10c:	dd13      	ble.n	800b136 <__hexnan+0x7a>
 800b10e:	454c      	cmp	r4, r9
 800b110:	d206      	bcs.n	800b120 <__hexnan+0x64>
 800b112:	2d07      	cmp	r5, #7
 800b114:	dc04      	bgt.n	800b120 <__hexnan+0x64>
 800b116:	462a      	mov	r2, r5
 800b118:	4649      	mov	r1, r9
 800b11a:	4620      	mov	r0, r4
 800b11c:	f7ff ffa8 	bl	800b070 <L_shift>
 800b120:	4544      	cmp	r4, r8
 800b122:	d950      	bls.n	800b1c6 <__hexnan+0x10a>
 800b124:	2300      	movs	r3, #0
 800b126:	f1a4 0904 	sub.w	r9, r4, #4
 800b12a:	f844 3c04 	str.w	r3, [r4, #-4]
 800b12e:	f8cd b008 	str.w	fp, [sp, #8]
 800b132:	464c      	mov	r4, r9
 800b134:	461d      	mov	r5, r3
 800b136:	9903      	ldr	r1, [sp, #12]
 800b138:	e7d7      	b.n	800b0ea <__hexnan+0x2e>
 800b13a:	2a29      	cmp	r2, #41	; 0x29
 800b13c:	d156      	bne.n	800b1ec <__hexnan+0x130>
 800b13e:	3102      	adds	r1, #2
 800b140:	f8ca 1000 	str.w	r1, [sl]
 800b144:	f1bb 0f00 	cmp.w	fp, #0
 800b148:	d050      	beq.n	800b1ec <__hexnan+0x130>
 800b14a:	454c      	cmp	r4, r9
 800b14c:	d206      	bcs.n	800b15c <__hexnan+0xa0>
 800b14e:	2d07      	cmp	r5, #7
 800b150:	dc04      	bgt.n	800b15c <__hexnan+0xa0>
 800b152:	462a      	mov	r2, r5
 800b154:	4649      	mov	r1, r9
 800b156:	4620      	mov	r0, r4
 800b158:	f7ff ff8a 	bl	800b070 <L_shift>
 800b15c:	4544      	cmp	r4, r8
 800b15e:	d934      	bls.n	800b1ca <__hexnan+0x10e>
 800b160:	f1a8 0204 	sub.w	r2, r8, #4
 800b164:	4623      	mov	r3, r4
 800b166:	f853 1b04 	ldr.w	r1, [r3], #4
 800b16a:	f842 1f04 	str.w	r1, [r2, #4]!
 800b16e:	429f      	cmp	r7, r3
 800b170:	d2f9      	bcs.n	800b166 <__hexnan+0xaa>
 800b172:	1b3b      	subs	r3, r7, r4
 800b174:	f023 0303 	bic.w	r3, r3, #3
 800b178:	3304      	adds	r3, #4
 800b17a:	3401      	adds	r4, #1
 800b17c:	3e03      	subs	r6, #3
 800b17e:	42b4      	cmp	r4, r6
 800b180:	bf88      	it	hi
 800b182:	2304      	movhi	r3, #4
 800b184:	4443      	add	r3, r8
 800b186:	2200      	movs	r2, #0
 800b188:	f843 2b04 	str.w	r2, [r3], #4
 800b18c:	429f      	cmp	r7, r3
 800b18e:	d2fb      	bcs.n	800b188 <__hexnan+0xcc>
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	b91b      	cbnz	r3, 800b19c <__hexnan+0xe0>
 800b194:	4547      	cmp	r7, r8
 800b196:	d127      	bne.n	800b1e8 <__hexnan+0x12c>
 800b198:	2301      	movs	r3, #1
 800b19a:	603b      	str	r3, [r7, #0]
 800b19c:	2005      	movs	r0, #5
 800b19e:	e026      	b.n	800b1ee <__hexnan+0x132>
 800b1a0:	3501      	adds	r5, #1
 800b1a2:	2d08      	cmp	r5, #8
 800b1a4:	f10b 0b01 	add.w	fp, fp, #1
 800b1a8:	dd06      	ble.n	800b1b8 <__hexnan+0xfc>
 800b1aa:	4544      	cmp	r4, r8
 800b1ac:	d9c3      	bls.n	800b136 <__hexnan+0x7a>
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	f844 3c04 	str.w	r3, [r4, #-4]
 800b1b4:	2501      	movs	r5, #1
 800b1b6:	3c04      	subs	r4, #4
 800b1b8:	6822      	ldr	r2, [r4, #0]
 800b1ba:	f000 000f 	and.w	r0, r0, #15
 800b1be:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b1c2:	6022      	str	r2, [r4, #0]
 800b1c4:	e7b7      	b.n	800b136 <__hexnan+0x7a>
 800b1c6:	2508      	movs	r5, #8
 800b1c8:	e7b5      	b.n	800b136 <__hexnan+0x7a>
 800b1ca:	9b01      	ldr	r3, [sp, #4]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d0df      	beq.n	800b190 <__hexnan+0xd4>
 800b1d0:	f04f 32ff 	mov.w	r2, #4294967295
 800b1d4:	f1c3 0320 	rsb	r3, r3, #32
 800b1d8:	fa22 f303 	lsr.w	r3, r2, r3
 800b1dc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b1e0:	401a      	ands	r2, r3
 800b1e2:	f846 2c04 	str.w	r2, [r6, #-4]
 800b1e6:	e7d3      	b.n	800b190 <__hexnan+0xd4>
 800b1e8:	3f04      	subs	r7, #4
 800b1ea:	e7d1      	b.n	800b190 <__hexnan+0xd4>
 800b1ec:	2004      	movs	r0, #4
 800b1ee:	b007      	add	sp, #28
 800b1f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b1f4 <_localeconv_r>:
 800b1f4:	4800      	ldr	r0, [pc, #0]	; (800b1f8 <_localeconv_r+0x4>)
 800b1f6:	4770      	bx	lr
 800b1f8:	20000254 	.word	0x20000254

0800b1fc <_lseek_r>:
 800b1fc:	b538      	push	{r3, r4, r5, lr}
 800b1fe:	4d07      	ldr	r5, [pc, #28]	; (800b21c <_lseek_r+0x20>)
 800b200:	4604      	mov	r4, r0
 800b202:	4608      	mov	r0, r1
 800b204:	4611      	mov	r1, r2
 800b206:	2200      	movs	r2, #0
 800b208:	602a      	str	r2, [r5, #0]
 800b20a:	461a      	mov	r2, r3
 800b20c:	f7f7 fb0e 	bl	800282c <_lseek>
 800b210:	1c43      	adds	r3, r0, #1
 800b212:	d102      	bne.n	800b21a <_lseek_r+0x1e>
 800b214:	682b      	ldr	r3, [r5, #0]
 800b216:	b103      	cbz	r3, 800b21a <_lseek_r+0x1e>
 800b218:	6023      	str	r3, [r4, #0]
 800b21a:	bd38      	pop	{r3, r4, r5, pc}
 800b21c:	20018798 	.word	0x20018798

0800b220 <malloc>:
 800b220:	4b02      	ldr	r3, [pc, #8]	; (800b22c <malloc+0xc>)
 800b222:	4601      	mov	r1, r0
 800b224:	6818      	ldr	r0, [r3, #0]
 800b226:	f000 bd3f 	b.w	800bca8 <_malloc_r>
 800b22a:	bf00      	nop
 800b22c:	200000fc 	.word	0x200000fc

0800b230 <__ascii_mbtowc>:
 800b230:	b082      	sub	sp, #8
 800b232:	b901      	cbnz	r1, 800b236 <__ascii_mbtowc+0x6>
 800b234:	a901      	add	r1, sp, #4
 800b236:	b142      	cbz	r2, 800b24a <__ascii_mbtowc+0x1a>
 800b238:	b14b      	cbz	r3, 800b24e <__ascii_mbtowc+0x1e>
 800b23a:	7813      	ldrb	r3, [r2, #0]
 800b23c:	600b      	str	r3, [r1, #0]
 800b23e:	7812      	ldrb	r2, [r2, #0]
 800b240:	1e10      	subs	r0, r2, #0
 800b242:	bf18      	it	ne
 800b244:	2001      	movne	r0, #1
 800b246:	b002      	add	sp, #8
 800b248:	4770      	bx	lr
 800b24a:	4610      	mov	r0, r2
 800b24c:	e7fb      	b.n	800b246 <__ascii_mbtowc+0x16>
 800b24e:	f06f 0001 	mvn.w	r0, #1
 800b252:	e7f8      	b.n	800b246 <__ascii_mbtowc+0x16>

0800b254 <memcpy>:
 800b254:	440a      	add	r2, r1
 800b256:	4291      	cmp	r1, r2
 800b258:	f100 33ff 	add.w	r3, r0, #4294967295
 800b25c:	d100      	bne.n	800b260 <memcpy+0xc>
 800b25e:	4770      	bx	lr
 800b260:	b510      	push	{r4, lr}
 800b262:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b266:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b26a:	4291      	cmp	r1, r2
 800b26c:	d1f9      	bne.n	800b262 <memcpy+0xe>
 800b26e:	bd10      	pop	{r4, pc}

0800b270 <_Balloc>:
 800b270:	b570      	push	{r4, r5, r6, lr}
 800b272:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b274:	4604      	mov	r4, r0
 800b276:	460d      	mov	r5, r1
 800b278:	b976      	cbnz	r6, 800b298 <_Balloc+0x28>
 800b27a:	2010      	movs	r0, #16
 800b27c:	f7ff ffd0 	bl	800b220 <malloc>
 800b280:	4602      	mov	r2, r0
 800b282:	6260      	str	r0, [r4, #36]	; 0x24
 800b284:	b920      	cbnz	r0, 800b290 <_Balloc+0x20>
 800b286:	4b18      	ldr	r3, [pc, #96]	; (800b2e8 <_Balloc+0x78>)
 800b288:	4818      	ldr	r0, [pc, #96]	; (800b2ec <_Balloc+0x7c>)
 800b28a:	2166      	movs	r1, #102	; 0x66
 800b28c:	f001 fb0c 	bl	800c8a8 <__assert_func>
 800b290:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b294:	6006      	str	r6, [r0, #0]
 800b296:	60c6      	str	r6, [r0, #12]
 800b298:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b29a:	68f3      	ldr	r3, [r6, #12]
 800b29c:	b183      	cbz	r3, 800b2c0 <_Balloc+0x50>
 800b29e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b2a0:	68db      	ldr	r3, [r3, #12]
 800b2a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b2a6:	b9b8      	cbnz	r0, 800b2d8 <_Balloc+0x68>
 800b2a8:	2101      	movs	r1, #1
 800b2aa:	fa01 f605 	lsl.w	r6, r1, r5
 800b2ae:	1d72      	adds	r2, r6, #5
 800b2b0:	0092      	lsls	r2, r2, #2
 800b2b2:	4620      	mov	r0, r4
 800b2b4:	f000 fc98 	bl	800bbe8 <_calloc_r>
 800b2b8:	b160      	cbz	r0, 800b2d4 <_Balloc+0x64>
 800b2ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b2be:	e00e      	b.n	800b2de <_Balloc+0x6e>
 800b2c0:	2221      	movs	r2, #33	; 0x21
 800b2c2:	2104      	movs	r1, #4
 800b2c4:	4620      	mov	r0, r4
 800b2c6:	f000 fc8f 	bl	800bbe8 <_calloc_r>
 800b2ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b2cc:	60f0      	str	r0, [r6, #12]
 800b2ce:	68db      	ldr	r3, [r3, #12]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d1e4      	bne.n	800b29e <_Balloc+0x2e>
 800b2d4:	2000      	movs	r0, #0
 800b2d6:	bd70      	pop	{r4, r5, r6, pc}
 800b2d8:	6802      	ldr	r2, [r0, #0]
 800b2da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b2de:	2300      	movs	r3, #0
 800b2e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b2e4:	e7f7      	b.n	800b2d6 <_Balloc+0x66>
 800b2e6:	bf00      	nop
 800b2e8:	0800defe 	.word	0x0800defe
 800b2ec:	0800e004 	.word	0x0800e004

0800b2f0 <_Bfree>:
 800b2f0:	b570      	push	{r4, r5, r6, lr}
 800b2f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b2f4:	4605      	mov	r5, r0
 800b2f6:	460c      	mov	r4, r1
 800b2f8:	b976      	cbnz	r6, 800b318 <_Bfree+0x28>
 800b2fa:	2010      	movs	r0, #16
 800b2fc:	f7ff ff90 	bl	800b220 <malloc>
 800b300:	4602      	mov	r2, r0
 800b302:	6268      	str	r0, [r5, #36]	; 0x24
 800b304:	b920      	cbnz	r0, 800b310 <_Bfree+0x20>
 800b306:	4b09      	ldr	r3, [pc, #36]	; (800b32c <_Bfree+0x3c>)
 800b308:	4809      	ldr	r0, [pc, #36]	; (800b330 <_Bfree+0x40>)
 800b30a:	218a      	movs	r1, #138	; 0x8a
 800b30c:	f001 facc 	bl	800c8a8 <__assert_func>
 800b310:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b314:	6006      	str	r6, [r0, #0]
 800b316:	60c6      	str	r6, [r0, #12]
 800b318:	b13c      	cbz	r4, 800b32a <_Bfree+0x3a>
 800b31a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b31c:	6862      	ldr	r2, [r4, #4]
 800b31e:	68db      	ldr	r3, [r3, #12]
 800b320:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b324:	6021      	str	r1, [r4, #0]
 800b326:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b32a:	bd70      	pop	{r4, r5, r6, pc}
 800b32c:	0800defe 	.word	0x0800defe
 800b330:	0800e004 	.word	0x0800e004

0800b334 <__multadd>:
 800b334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b338:	690e      	ldr	r6, [r1, #16]
 800b33a:	4607      	mov	r7, r0
 800b33c:	4698      	mov	r8, r3
 800b33e:	460c      	mov	r4, r1
 800b340:	f101 0014 	add.w	r0, r1, #20
 800b344:	2300      	movs	r3, #0
 800b346:	6805      	ldr	r5, [r0, #0]
 800b348:	b2a9      	uxth	r1, r5
 800b34a:	fb02 8101 	mla	r1, r2, r1, r8
 800b34e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b352:	0c2d      	lsrs	r5, r5, #16
 800b354:	fb02 c505 	mla	r5, r2, r5, ip
 800b358:	b289      	uxth	r1, r1
 800b35a:	3301      	adds	r3, #1
 800b35c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b360:	429e      	cmp	r6, r3
 800b362:	f840 1b04 	str.w	r1, [r0], #4
 800b366:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b36a:	dcec      	bgt.n	800b346 <__multadd+0x12>
 800b36c:	f1b8 0f00 	cmp.w	r8, #0
 800b370:	d022      	beq.n	800b3b8 <__multadd+0x84>
 800b372:	68a3      	ldr	r3, [r4, #8]
 800b374:	42b3      	cmp	r3, r6
 800b376:	dc19      	bgt.n	800b3ac <__multadd+0x78>
 800b378:	6861      	ldr	r1, [r4, #4]
 800b37a:	4638      	mov	r0, r7
 800b37c:	3101      	adds	r1, #1
 800b37e:	f7ff ff77 	bl	800b270 <_Balloc>
 800b382:	4605      	mov	r5, r0
 800b384:	b928      	cbnz	r0, 800b392 <__multadd+0x5e>
 800b386:	4602      	mov	r2, r0
 800b388:	4b0d      	ldr	r3, [pc, #52]	; (800b3c0 <__multadd+0x8c>)
 800b38a:	480e      	ldr	r0, [pc, #56]	; (800b3c4 <__multadd+0x90>)
 800b38c:	21b5      	movs	r1, #181	; 0xb5
 800b38e:	f001 fa8b 	bl	800c8a8 <__assert_func>
 800b392:	6922      	ldr	r2, [r4, #16]
 800b394:	3202      	adds	r2, #2
 800b396:	f104 010c 	add.w	r1, r4, #12
 800b39a:	0092      	lsls	r2, r2, #2
 800b39c:	300c      	adds	r0, #12
 800b39e:	f7ff ff59 	bl	800b254 <memcpy>
 800b3a2:	4621      	mov	r1, r4
 800b3a4:	4638      	mov	r0, r7
 800b3a6:	f7ff ffa3 	bl	800b2f0 <_Bfree>
 800b3aa:	462c      	mov	r4, r5
 800b3ac:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b3b0:	3601      	adds	r6, #1
 800b3b2:	f8c3 8014 	str.w	r8, [r3, #20]
 800b3b6:	6126      	str	r6, [r4, #16]
 800b3b8:	4620      	mov	r0, r4
 800b3ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3be:	bf00      	nop
 800b3c0:	0800df74 	.word	0x0800df74
 800b3c4:	0800e004 	.word	0x0800e004

0800b3c8 <__s2b>:
 800b3c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3cc:	460c      	mov	r4, r1
 800b3ce:	4615      	mov	r5, r2
 800b3d0:	461f      	mov	r7, r3
 800b3d2:	2209      	movs	r2, #9
 800b3d4:	3308      	adds	r3, #8
 800b3d6:	4606      	mov	r6, r0
 800b3d8:	fb93 f3f2 	sdiv	r3, r3, r2
 800b3dc:	2100      	movs	r1, #0
 800b3de:	2201      	movs	r2, #1
 800b3e0:	429a      	cmp	r2, r3
 800b3e2:	db09      	blt.n	800b3f8 <__s2b+0x30>
 800b3e4:	4630      	mov	r0, r6
 800b3e6:	f7ff ff43 	bl	800b270 <_Balloc>
 800b3ea:	b940      	cbnz	r0, 800b3fe <__s2b+0x36>
 800b3ec:	4602      	mov	r2, r0
 800b3ee:	4b19      	ldr	r3, [pc, #100]	; (800b454 <__s2b+0x8c>)
 800b3f0:	4819      	ldr	r0, [pc, #100]	; (800b458 <__s2b+0x90>)
 800b3f2:	21ce      	movs	r1, #206	; 0xce
 800b3f4:	f001 fa58 	bl	800c8a8 <__assert_func>
 800b3f8:	0052      	lsls	r2, r2, #1
 800b3fa:	3101      	adds	r1, #1
 800b3fc:	e7f0      	b.n	800b3e0 <__s2b+0x18>
 800b3fe:	9b08      	ldr	r3, [sp, #32]
 800b400:	6143      	str	r3, [r0, #20]
 800b402:	2d09      	cmp	r5, #9
 800b404:	f04f 0301 	mov.w	r3, #1
 800b408:	6103      	str	r3, [r0, #16]
 800b40a:	dd16      	ble.n	800b43a <__s2b+0x72>
 800b40c:	f104 0909 	add.w	r9, r4, #9
 800b410:	46c8      	mov	r8, r9
 800b412:	442c      	add	r4, r5
 800b414:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b418:	4601      	mov	r1, r0
 800b41a:	3b30      	subs	r3, #48	; 0x30
 800b41c:	220a      	movs	r2, #10
 800b41e:	4630      	mov	r0, r6
 800b420:	f7ff ff88 	bl	800b334 <__multadd>
 800b424:	45a0      	cmp	r8, r4
 800b426:	d1f5      	bne.n	800b414 <__s2b+0x4c>
 800b428:	f1a5 0408 	sub.w	r4, r5, #8
 800b42c:	444c      	add	r4, r9
 800b42e:	1b2d      	subs	r5, r5, r4
 800b430:	1963      	adds	r3, r4, r5
 800b432:	42bb      	cmp	r3, r7
 800b434:	db04      	blt.n	800b440 <__s2b+0x78>
 800b436:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b43a:	340a      	adds	r4, #10
 800b43c:	2509      	movs	r5, #9
 800b43e:	e7f6      	b.n	800b42e <__s2b+0x66>
 800b440:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b444:	4601      	mov	r1, r0
 800b446:	3b30      	subs	r3, #48	; 0x30
 800b448:	220a      	movs	r2, #10
 800b44a:	4630      	mov	r0, r6
 800b44c:	f7ff ff72 	bl	800b334 <__multadd>
 800b450:	e7ee      	b.n	800b430 <__s2b+0x68>
 800b452:	bf00      	nop
 800b454:	0800df74 	.word	0x0800df74
 800b458:	0800e004 	.word	0x0800e004

0800b45c <__hi0bits>:
 800b45c:	0c03      	lsrs	r3, r0, #16
 800b45e:	041b      	lsls	r3, r3, #16
 800b460:	b9d3      	cbnz	r3, 800b498 <__hi0bits+0x3c>
 800b462:	0400      	lsls	r0, r0, #16
 800b464:	2310      	movs	r3, #16
 800b466:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b46a:	bf04      	itt	eq
 800b46c:	0200      	lsleq	r0, r0, #8
 800b46e:	3308      	addeq	r3, #8
 800b470:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b474:	bf04      	itt	eq
 800b476:	0100      	lsleq	r0, r0, #4
 800b478:	3304      	addeq	r3, #4
 800b47a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b47e:	bf04      	itt	eq
 800b480:	0080      	lsleq	r0, r0, #2
 800b482:	3302      	addeq	r3, #2
 800b484:	2800      	cmp	r0, #0
 800b486:	db05      	blt.n	800b494 <__hi0bits+0x38>
 800b488:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b48c:	f103 0301 	add.w	r3, r3, #1
 800b490:	bf08      	it	eq
 800b492:	2320      	moveq	r3, #32
 800b494:	4618      	mov	r0, r3
 800b496:	4770      	bx	lr
 800b498:	2300      	movs	r3, #0
 800b49a:	e7e4      	b.n	800b466 <__hi0bits+0xa>

0800b49c <__lo0bits>:
 800b49c:	6803      	ldr	r3, [r0, #0]
 800b49e:	f013 0207 	ands.w	r2, r3, #7
 800b4a2:	4601      	mov	r1, r0
 800b4a4:	d00b      	beq.n	800b4be <__lo0bits+0x22>
 800b4a6:	07da      	lsls	r2, r3, #31
 800b4a8:	d424      	bmi.n	800b4f4 <__lo0bits+0x58>
 800b4aa:	0798      	lsls	r0, r3, #30
 800b4ac:	bf49      	itett	mi
 800b4ae:	085b      	lsrmi	r3, r3, #1
 800b4b0:	089b      	lsrpl	r3, r3, #2
 800b4b2:	2001      	movmi	r0, #1
 800b4b4:	600b      	strmi	r3, [r1, #0]
 800b4b6:	bf5c      	itt	pl
 800b4b8:	600b      	strpl	r3, [r1, #0]
 800b4ba:	2002      	movpl	r0, #2
 800b4bc:	4770      	bx	lr
 800b4be:	b298      	uxth	r0, r3
 800b4c0:	b9b0      	cbnz	r0, 800b4f0 <__lo0bits+0x54>
 800b4c2:	0c1b      	lsrs	r3, r3, #16
 800b4c4:	2010      	movs	r0, #16
 800b4c6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b4ca:	bf04      	itt	eq
 800b4cc:	0a1b      	lsreq	r3, r3, #8
 800b4ce:	3008      	addeq	r0, #8
 800b4d0:	071a      	lsls	r2, r3, #28
 800b4d2:	bf04      	itt	eq
 800b4d4:	091b      	lsreq	r3, r3, #4
 800b4d6:	3004      	addeq	r0, #4
 800b4d8:	079a      	lsls	r2, r3, #30
 800b4da:	bf04      	itt	eq
 800b4dc:	089b      	lsreq	r3, r3, #2
 800b4de:	3002      	addeq	r0, #2
 800b4e0:	07da      	lsls	r2, r3, #31
 800b4e2:	d403      	bmi.n	800b4ec <__lo0bits+0x50>
 800b4e4:	085b      	lsrs	r3, r3, #1
 800b4e6:	f100 0001 	add.w	r0, r0, #1
 800b4ea:	d005      	beq.n	800b4f8 <__lo0bits+0x5c>
 800b4ec:	600b      	str	r3, [r1, #0]
 800b4ee:	4770      	bx	lr
 800b4f0:	4610      	mov	r0, r2
 800b4f2:	e7e8      	b.n	800b4c6 <__lo0bits+0x2a>
 800b4f4:	2000      	movs	r0, #0
 800b4f6:	4770      	bx	lr
 800b4f8:	2020      	movs	r0, #32
 800b4fa:	4770      	bx	lr

0800b4fc <__i2b>:
 800b4fc:	b510      	push	{r4, lr}
 800b4fe:	460c      	mov	r4, r1
 800b500:	2101      	movs	r1, #1
 800b502:	f7ff feb5 	bl	800b270 <_Balloc>
 800b506:	4602      	mov	r2, r0
 800b508:	b928      	cbnz	r0, 800b516 <__i2b+0x1a>
 800b50a:	4b05      	ldr	r3, [pc, #20]	; (800b520 <__i2b+0x24>)
 800b50c:	4805      	ldr	r0, [pc, #20]	; (800b524 <__i2b+0x28>)
 800b50e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b512:	f001 f9c9 	bl	800c8a8 <__assert_func>
 800b516:	2301      	movs	r3, #1
 800b518:	6144      	str	r4, [r0, #20]
 800b51a:	6103      	str	r3, [r0, #16]
 800b51c:	bd10      	pop	{r4, pc}
 800b51e:	bf00      	nop
 800b520:	0800df74 	.word	0x0800df74
 800b524:	0800e004 	.word	0x0800e004

0800b528 <__multiply>:
 800b528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b52c:	4614      	mov	r4, r2
 800b52e:	690a      	ldr	r2, [r1, #16]
 800b530:	6923      	ldr	r3, [r4, #16]
 800b532:	429a      	cmp	r2, r3
 800b534:	bfb8      	it	lt
 800b536:	460b      	movlt	r3, r1
 800b538:	460d      	mov	r5, r1
 800b53a:	bfbc      	itt	lt
 800b53c:	4625      	movlt	r5, r4
 800b53e:	461c      	movlt	r4, r3
 800b540:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b544:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b548:	68ab      	ldr	r3, [r5, #8]
 800b54a:	6869      	ldr	r1, [r5, #4]
 800b54c:	eb0a 0709 	add.w	r7, sl, r9
 800b550:	42bb      	cmp	r3, r7
 800b552:	b085      	sub	sp, #20
 800b554:	bfb8      	it	lt
 800b556:	3101      	addlt	r1, #1
 800b558:	f7ff fe8a 	bl	800b270 <_Balloc>
 800b55c:	b930      	cbnz	r0, 800b56c <__multiply+0x44>
 800b55e:	4602      	mov	r2, r0
 800b560:	4b42      	ldr	r3, [pc, #264]	; (800b66c <__multiply+0x144>)
 800b562:	4843      	ldr	r0, [pc, #268]	; (800b670 <__multiply+0x148>)
 800b564:	f240 115d 	movw	r1, #349	; 0x15d
 800b568:	f001 f99e 	bl	800c8a8 <__assert_func>
 800b56c:	f100 0614 	add.w	r6, r0, #20
 800b570:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800b574:	4633      	mov	r3, r6
 800b576:	2200      	movs	r2, #0
 800b578:	4543      	cmp	r3, r8
 800b57a:	d31e      	bcc.n	800b5ba <__multiply+0x92>
 800b57c:	f105 0c14 	add.w	ip, r5, #20
 800b580:	f104 0314 	add.w	r3, r4, #20
 800b584:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800b588:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800b58c:	9202      	str	r2, [sp, #8]
 800b58e:	ebac 0205 	sub.w	r2, ip, r5
 800b592:	3a15      	subs	r2, #21
 800b594:	f022 0203 	bic.w	r2, r2, #3
 800b598:	3204      	adds	r2, #4
 800b59a:	f105 0115 	add.w	r1, r5, #21
 800b59e:	458c      	cmp	ip, r1
 800b5a0:	bf38      	it	cc
 800b5a2:	2204      	movcc	r2, #4
 800b5a4:	9201      	str	r2, [sp, #4]
 800b5a6:	9a02      	ldr	r2, [sp, #8]
 800b5a8:	9303      	str	r3, [sp, #12]
 800b5aa:	429a      	cmp	r2, r3
 800b5ac:	d808      	bhi.n	800b5c0 <__multiply+0x98>
 800b5ae:	2f00      	cmp	r7, #0
 800b5b0:	dc55      	bgt.n	800b65e <__multiply+0x136>
 800b5b2:	6107      	str	r7, [r0, #16]
 800b5b4:	b005      	add	sp, #20
 800b5b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5ba:	f843 2b04 	str.w	r2, [r3], #4
 800b5be:	e7db      	b.n	800b578 <__multiply+0x50>
 800b5c0:	f8b3 a000 	ldrh.w	sl, [r3]
 800b5c4:	f1ba 0f00 	cmp.w	sl, #0
 800b5c8:	d020      	beq.n	800b60c <__multiply+0xe4>
 800b5ca:	f105 0e14 	add.w	lr, r5, #20
 800b5ce:	46b1      	mov	r9, r6
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b5d6:	f8d9 b000 	ldr.w	fp, [r9]
 800b5da:	b2a1      	uxth	r1, r4
 800b5dc:	fa1f fb8b 	uxth.w	fp, fp
 800b5e0:	fb0a b101 	mla	r1, sl, r1, fp
 800b5e4:	4411      	add	r1, r2
 800b5e6:	f8d9 2000 	ldr.w	r2, [r9]
 800b5ea:	0c24      	lsrs	r4, r4, #16
 800b5ec:	0c12      	lsrs	r2, r2, #16
 800b5ee:	fb0a 2404 	mla	r4, sl, r4, r2
 800b5f2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800b5f6:	b289      	uxth	r1, r1
 800b5f8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b5fc:	45f4      	cmp	ip, lr
 800b5fe:	f849 1b04 	str.w	r1, [r9], #4
 800b602:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800b606:	d8e4      	bhi.n	800b5d2 <__multiply+0xaa>
 800b608:	9901      	ldr	r1, [sp, #4]
 800b60a:	5072      	str	r2, [r6, r1]
 800b60c:	9a03      	ldr	r2, [sp, #12]
 800b60e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b612:	3304      	adds	r3, #4
 800b614:	f1b9 0f00 	cmp.w	r9, #0
 800b618:	d01f      	beq.n	800b65a <__multiply+0x132>
 800b61a:	6834      	ldr	r4, [r6, #0]
 800b61c:	f105 0114 	add.w	r1, r5, #20
 800b620:	46b6      	mov	lr, r6
 800b622:	f04f 0a00 	mov.w	sl, #0
 800b626:	880a      	ldrh	r2, [r1, #0]
 800b628:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b62c:	fb09 b202 	mla	r2, r9, r2, fp
 800b630:	4492      	add	sl, r2
 800b632:	b2a4      	uxth	r4, r4
 800b634:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b638:	f84e 4b04 	str.w	r4, [lr], #4
 800b63c:	f851 4b04 	ldr.w	r4, [r1], #4
 800b640:	f8be 2000 	ldrh.w	r2, [lr]
 800b644:	0c24      	lsrs	r4, r4, #16
 800b646:	fb09 2404 	mla	r4, r9, r4, r2
 800b64a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800b64e:	458c      	cmp	ip, r1
 800b650:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b654:	d8e7      	bhi.n	800b626 <__multiply+0xfe>
 800b656:	9a01      	ldr	r2, [sp, #4]
 800b658:	50b4      	str	r4, [r6, r2]
 800b65a:	3604      	adds	r6, #4
 800b65c:	e7a3      	b.n	800b5a6 <__multiply+0x7e>
 800b65e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b662:	2b00      	cmp	r3, #0
 800b664:	d1a5      	bne.n	800b5b2 <__multiply+0x8a>
 800b666:	3f01      	subs	r7, #1
 800b668:	e7a1      	b.n	800b5ae <__multiply+0x86>
 800b66a:	bf00      	nop
 800b66c:	0800df74 	.word	0x0800df74
 800b670:	0800e004 	.word	0x0800e004

0800b674 <__pow5mult>:
 800b674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b678:	4615      	mov	r5, r2
 800b67a:	f012 0203 	ands.w	r2, r2, #3
 800b67e:	4606      	mov	r6, r0
 800b680:	460f      	mov	r7, r1
 800b682:	d007      	beq.n	800b694 <__pow5mult+0x20>
 800b684:	4c25      	ldr	r4, [pc, #148]	; (800b71c <__pow5mult+0xa8>)
 800b686:	3a01      	subs	r2, #1
 800b688:	2300      	movs	r3, #0
 800b68a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b68e:	f7ff fe51 	bl	800b334 <__multadd>
 800b692:	4607      	mov	r7, r0
 800b694:	10ad      	asrs	r5, r5, #2
 800b696:	d03d      	beq.n	800b714 <__pow5mult+0xa0>
 800b698:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b69a:	b97c      	cbnz	r4, 800b6bc <__pow5mult+0x48>
 800b69c:	2010      	movs	r0, #16
 800b69e:	f7ff fdbf 	bl	800b220 <malloc>
 800b6a2:	4602      	mov	r2, r0
 800b6a4:	6270      	str	r0, [r6, #36]	; 0x24
 800b6a6:	b928      	cbnz	r0, 800b6b4 <__pow5mult+0x40>
 800b6a8:	4b1d      	ldr	r3, [pc, #116]	; (800b720 <__pow5mult+0xac>)
 800b6aa:	481e      	ldr	r0, [pc, #120]	; (800b724 <__pow5mult+0xb0>)
 800b6ac:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b6b0:	f001 f8fa 	bl	800c8a8 <__assert_func>
 800b6b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b6b8:	6004      	str	r4, [r0, #0]
 800b6ba:	60c4      	str	r4, [r0, #12]
 800b6bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b6c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b6c4:	b94c      	cbnz	r4, 800b6da <__pow5mult+0x66>
 800b6c6:	f240 2171 	movw	r1, #625	; 0x271
 800b6ca:	4630      	mov	r0, r6
 800b6cc:	f7ff ff16 	bl	800b4fc <__i2b>
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	f8c8 0008 	str.w	r0, [r8, #8]
 800b6d6:	4604      	mov	r4, r0
 800b6d8:	6003      	str	r3, [r0, #0]
 800b6da:	f04f 0900 	mov.w	r9, #0
 800b6de:	07eb      	lsls	r3, r5, #31
 800b6e0:	d50a      	bpl.n	800b6f8 <__pow5mult+0x84>
 800b6e2:	4639      	mov	r1, r7
 800b6e4:	4622      	mov	r2, r4
 800b6e6:	4630      	mov	r0, r6
 800b6e8:	f7ff ff1e 	bl	800b528 <__multiply>
 800b6ec:	4639      	mov	r1, r7
 800b6ee:	4680      	mov	r8, r0
 800b6f0:	4630      	mov	r0, r6
 800b6f2:	f7ff fdfd 	bl	800b2f0 <_Bfree>
 800b6f6:	4647      	mov	r7, r8
 800b6f8:	106d      	asrs	r5, r5, #1
 800b6fa:	d00b      	beq.n	800b714 <__pow5mult+0xa0>
 800b6fc:	6820      	ldr	r0, [r4, #0]
 800b6fe:	b938      	cbnz	r0, 800b710 <__pow5mult+0x9c>
 800b700:	4622      	mov	r2, r4
 800b702:	4621      	mov	r1, r4
 800b704:	4630      	mov	r0, r6
 800b706:	f7ff ff0f 	bl	800b528 <__multiply>
 800b70a:	6020      	str	r0, [r4, #0]
 800b70c:	f8c0 9000 	str.w	r9, [r0]
 800b710:	4604      	mov	r4, r0
 800b712:	e7e4      	b.n	800b6de <__pow5mult+0x6a>
 800b714:	4638      	mov	r0, r7
 800b716:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b71a:	bf00      	nop
 800b71c:	0800e158 	.word	0x0800e158
 800b720:	0800defe 	.word	0x0800defe
 800b724:	0800e004 	.word	0x0800e004

0800b728 <__lshift>:
 800b728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b72c:	460c      	mov	r4, r1
 800b72e:	6849      	ldr	r1, [r1, #4]
 800b730:	6923      	ldr	r3, [r4, #16]
 800b732:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b736:	68a3      	ldr	r3, [r4, #8]
 800b738:	4607      	mov	r7, r0
 800b73a:	4691      	mov	r9, r2
 800b73c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b740:	f108 0601 	add.w	r6, r8, #1
 800b744:	42b3      	cmp	r3, r6
 800b746:	db0b      	blt.n	800b760 <__lshift+0x38>
 800b748:	4638      	mov	r0, r7
 800b74a:	f7ff fd91 	bl	800b270 <_Balloc>
 800b74e:	4605      	mov	r5, r0
 800b750:	b948      	cbnz	r0, 800b766 <__lshift+0x3e>
 800b752:	4602      	mov	r2, r0
 800b754:	4b28      	ldr	r3, [pc, #160]	; (800b7f8 <__lshift+0xd0>)
 800b756:	4829      	ldr	r0, [pc, #164]	; (800b7fc <__lshift+0xd4>)
 800b758:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b75c:	f001 f8a4 	bl	800c8a8 <__assert_func>
 800b760:	3101      	adds	r1, #1
 800b762:	005b      	lsls	r3, r3, #1
 800b764:	e7ee      	b.n	800b744 <__lshift+0x1c>
 800b766:	2300      	movs	r3, #0
 800b768:	f100 0114 	add.w	r1, r0, #20
 800b76c:	f100 0210 	add.w	r2, r0, #16
 800b770:	4618      	mov	r0, r3
 800b772:	4553      	cmp	r3, sl
 800b774:	db33      	blt.n	800b7de <__lshift+0xb6>
 800b776:	6920      	ldr	r0, [r4, #16]
 800b778:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b77c:	f104 0314 	add.w	r3, r4, #20
 800b780:	f019 091f 	ands.w	r9, r9, #31
 800b784:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b788:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b78c:	d02b      	beq.n	800b7e6 <__lshift+0xbe>
 800b78e:	f1c9 0e20 	rsb	lr, r9, #32
 800b792:	468a      	mov	sl, r1
 800b794:	2200      	movs	r2, #0
 800b796:	6818      	ldr	r0, [r3, #0]
 800b798:	fa00 f009 	lsl.w	r0, r0, r9
 800b79c:	4302      	orrs	r2, r0
 800b79e:	f84a 2b04 	str.w	r2, [sl], #4
 800b7a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7a6:	459c      	cmp	ip, r3
 800b7a8:	fa22 f20e 	lsr.w	r2, r2, lr
 800b7ac:	d8f3      	bhi.n	800b796 <__lshift+0x6e>
 800b7ae:	ebac 0304 	sub.w	r3, ip, r4
 800b7b2:	3b15      	subs	r3, #21
 800b7b4:	f023 0303 	bic.w	r3, r3, #3
 800b7b8:	3304      	adds	r3, #4
 800b7ba:	f104 0015 	add.w	r0, r4, #21
 800b7be:	4584      	cmp	ip, r0
 800b7c0:	bf38      	it	cc
 800b7c2:	2304      	movcc	r3, #4
 800b7c4:	50ca      	str	r2, [r1, r3]
 800b7c6:	b10a      	cbz	r2, 800b7cc <__lshift+0xa4>
 800b7c8:	f108 0602 	add.w	r6, r8, #2
 800b7cc:	3e01      	subs	r6, #1
 800b7ce:	4638      	mov	r0, r7
 800b7d0:	612e      	str	r6, [r5, #16]
 800b7d2:	4621      	mov	r1, r4
 800b7d4:	f7ff fd8c 	bl	800b2f0 <_Bfree>
 800b7d8:	4628      	mov	r0, r5
 800b7da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7de:	f842 0f04 	str.w	r0, [r2, #4]!
 800b7e2:	3301      	adds	r3, #1
 800b7e4:	e7c5      	b.n	800b772 <__lshift+0x4a>
 800b7e6:	3904      	subs	r1, #4
 800b7e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7ec:	f841 2f04 	str.w	r2, [r1, #4]!
 800b7f0:	459c      	cmp	ip, r3
 800b7f2:	d8f9      	bhi.n	800b7e8 <__lshift+0xc0>
 800b7f4:	e7ea      	b.n	800b7cc <__lshift+0xa4>
 800b7f6:	bf00      	nop
 800b7f8:	0800df74 	.word	0x0800df74
 800b7fc:	0800e004 	.word	0x0800e004

0800b800 <__mcmp>:
 800b800:	b530      	push	{r4, r5, lr}
 800b802:	6902      	ldr	r2, [r0, #16]
 800b804:	690c      	ldr	r4, [r1, #16]
 800b806:	1b12      	subs	r2, r2, r4
 800b808:	d10e      	bne.n	800b828 <__mcmp+0x28>
 800b80a:	f100 0314 	add.w	r3, r0, #20
 800b80e:	3114      	adds	r1, #20
 800b810:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b814:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b818:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b81c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b820:	42a5      	cmp	r5, r4
 800b822:	d003      	beq.n	800b82c <__mcmp+0x2c>
 800b824:	d305      	bcc.n	800b832 <__mcmp+0x32>
 800b826:	2201      	movs	r2, #1
 800b828:	4610      	mov	r0, r2
 800b82a:	bd30      	pop	{r4, r5, pc}
 800b82c:	4283      	cmp	r3, r0
 800b82e:	d3f3      	bcc.n	800b818 <__mcmp+0x18>
 800b830:	e7fa      	b.n	800b828 <__mcmp+0x28>
 800b832:	f04f 32ff 	mov.w	r2, #4294967295
 800b836:	e7f7      	b.n	800b828 <__mcmp+0x28>

0800b838 <__mdiff>:
 800b838:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b83c:	460c      	mov	r4, r1
 800b83e:	4606      	mov	r6, r0
 800b840:	4611      	mov	r1, r2
 800b842:	4620      	mov	r0, r4
 800b844:	4617      	mov	r7, r2
 800b846:	f7ff ffdb 	bl	800b800 <__mcmp>
 800b84a:	1e05      	subs	r5, r0, #0
 800b84c:	d110      	bne.n	800b870 <__mdiff+0x38>
 800b84e:	4629      	mov	r1, r5
 800b850:	4630      	mov	r0, r6
 800b852:	f7ff fd0d 	bl	800b270 <_Balloc>
 800b856:	b930      	cbnz	r0, 800b866 <__mdiff+0x2e>
 800b858:	4b39      	ldr	r3, [pc, #228]	; (800b940 <__mdiff+0x108>)
 800b85a:	4602      	mov	r2, r0
 800b85c:	f240 2132 	movw	r1, #562	; 0x232
 800b860:	4838      	ldr	r0, [pc, #224]	; (800b944 <__mdiff+0x10c>)
 800b862:	f001 f821 	bl	800c8a8 <__assert_func>
 800b866:	2301      	movs	r3, #1
 800b868:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b86c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b870:	bfa4      	itt	ge
 800b872:	463b      	movge	r3, r7
 800b874:	4627      	movge	r7, r4
 800b876:	4630      	mov	r0, r6
 800b878:	6879      	ldr	r1, [r7, #4]
 800b87a:	bfa6      	itte	ge
 800b87c:	461c      	movge	r4, r3
 800b87e:	2500      	movge	r5, #0
 800b880:	2501      	movlt	r5, #1
 800b882:	f7ff fcf5 	bl	800b270 <_Balloc>
 800b886:	b920      	cbnz	r0, 800b892 <__mdiff+0x5a>
 800b888:	4b2d      	ldr	r3, [pc, #180]	; (800b940 <__mdiff+0x108>)
 800b88a:	4602      	mov	r2, r0
 800b88c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b890:	e7e6      	b.n	800b860 <__mdiff+0x28>
 800b892:	693e      	ldr	r6, [r7, #16]
 800b894:	60c5      	str	r5, [r0, #12]
 800b896:	6925      	ldr	r5, [r4, #16]
 800b898:	f107 0114 	add.w	r1, r7, #20
 800b89c:	f104 0914 	add.w	r9, r4, #20
 800b8a0:	f100 0e14 	add.w	lr, r0, #20
 800b8a4:	f107 0210 	add.w	r2, r7, #16
 800b8a8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800b8ac:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800b8b0:	46f2      	mov	sl, lr
 800b8b2:	2700      	movs	r7, #0
 800b8b4:	f859 3b04 	ldr.w	r3, [r9], #4
 800b8b8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b8bc:	fa1f f883 	uxth.w	r8, r3
 800b8c0:	fa17 f78b 	uxtah	r7, r7, fp
 800b8c4:	0c1b      	lsrs	r3, r3, #16
 800b8c6:	eba7 0808 	sub.w	r8, r7, r8
 800b8ca:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b8ce:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b8d2:	fa1f f888 	uxth.w	r8, r8
 800b8d6:	141f      	asrs	r7, r3, #16
 800b8d8:	454d      	cmp	r5, r9
 800b8da:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b8de:	f84a 3b04 	str.w	r3, [sl], #4
 800b8e2:	d8e7      	bhi.n	800b8b4 <__mdiff+0x7c>
 800b8e4:	1b2b      	subs	r3, r5, r4
 800b8e6:	3b15      	subs	r3, #21
 800b8e8:	f023 0303 	bic.w	r3, r3, #3
 800b8ec:	3304      	adds	r3, #4
 800b8ee:	3415      	adds	r4, #21
 800b8f0:	42a5      	cmp	r5, r4
 800b8f2:	bf38      	it	cc
 800b8f4:	2304      	movcc	r3, #4
 800b8f6:	4419      	add	r1, r3
 800b8f8:	4473      	add	r3, lr
 800b8fa:	469e      	mov	lr, r3
 800b8fc:	460d      	mov	r5, r1
 800b8fe:	4565      	cmp	r5, ip
 800b900:	d30e      	bcc.n	800b920 <__mdiff+0xe8>
 800b902:	f10c 0203 	add.w	r2, ip, #3
 800b906:	1a52      	subs	r2, r2, r1
 800b908:	f022 0203 	bic.w	r2, r2, #3
 800b90c:	3903      	subs	r1, #3
 800b90e:	458c      	cmp	ip, r1
 800b910:	bf38      	it	cc
 800b912:	2200      	movcc	r2, #0
 800b914:	441a      	add	r2, r3
 800b916:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b91a:	b17b      	cbz	r3, 800b93c <__mdiff+0x104>
 800b91c:	6106      	str	r6, [r0, #16]
 800b91e:	e7a5      	b.n	800b86c <__mdiff+0x34>
 800b920:	f855 8b04 	ldr.w	r8, [r5], #4
 800b924:	fa17 f488 	uxtah	r4, r7, r8
 800b928:	1422      	asrs	r2, r4, #16
 800b92a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800b92e:	b2a4      	uxth	r4, r4
 800b930:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b934:	f84e 4b04 	str.w	r4, [lr], #4
 800b938:	1417      	asrs	r7, r2, #16
 800b93a:	e7e0      	b.n	800b8fe <__mdiff+0xc6>
 800b93c:	3e01      	subs	r6, #1
 800b93e:	e7ea      	b.n	800b916 <__mdiff+0xde>
 800b940:	0800df74 	.word	0x0800df74
 800b944:	0800e004 	.word	0x0800e004

0800b948 <__ulp>:
 800b948:	b082      	sub	sp, #8
 800b94a:	ed8d 0b00 	vstr	d0, [sp]
 800b94e:	9b01      	ldr	r3, [sp, #4]
 800b950:	4912      	ldr	r1, [pc, #72]	; (800b99c <__ulp+0x54>)
 800b952:	4019      	ands	r1, r3
 800b954:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800b958:	2900      	cmp	r1, #0
 800b95a:	dd05      	ble.n	800b968 <__ulp+0x20>
 800b95c:	2200      	movs	r2, #0
 800b95e:	460b      	mov	r3, r1
 800b960:	ec43 2b10 	vmov	d0, r2, r3
 800b964:	b002      	add	sp, #8
 800b966:	4770      	bx	lr
 800b968:	4249      	negs	r1, r1
 800b96a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800b96e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800b972:	f04f 0200 	mov.w	r2, #0
 800b976:	f04f 0300 	mov.w	r3, #0
 800b97a:	da04      	bge.n	800b986 <__ulp+0x3e>
 800b97c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b980:	fa41 f300 	asr.w	r3, r1, r0
 800b984:	e7ec      	b.n	800b960 <__ulp+0x18>
 800b986:	f1a0 0114 	sub.w	r1, r0, #20
 800b98a:	291e      	cmp	r1, #30
 800b98c:	bfda      	itte	le
 800b98e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800b992:	fa20 f101 	lsrle.w	r1, r0, r1
 800b996:	2101      	movgt	r1, #1
 800b998:	460a      	mov	r2, r1
 800b99a:	e7e1      	b.n	800b960 <__ulp+0x18>
 800b99c:	7ff00000 	.word	0x7ff00000

0800b9a0 <__b2d>:
 800b9a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9a2:	6905      	ldr	r5, [r0, #16]
 800b9a4:	f100 0714 	add.w	r7, r0, #20
 800b9a8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b9ac:	1f2e      	subs	r6, r5, #4
 800b9ae:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b9b2:	4620      	mov	r0, r4
 800b9b4:	f7ff fd52 	bl	800b45c <__hi0bits>
 800b9b8:	f1c0 0320 	rsb	r3, r0, #32
 800b9bc:	280a      	cmp	r0, #10
 800b9be:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ba3c <__b2d+0x9c>
 800b9c2:	600b      	str	r3, [r1, #0]
 800b9c4:	dc14      	bgt.n	800b9f0 <__b2d+0x50>
 800b9c6:	f1c0 0e0b 	rsb	lr, r0, #11
 800b9ca:	fa24 f10e 	lsr.w	r1, r4, lr
 800b9ce:	42b7      	cmp	r7, r6
 800b9d0:	ea41 030c 	orr.w	r3, r1, ip
 800b9d4:	bf34      	ite	cc
 800b9d6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b9da:	2100      	movcs	r1, #0
 800b9dc:	3015      	adds	r0, #21
 800b9de:	fa04 f000 	lsl.w	r0, r4, r0
 800b9e2:	fa21 f10e 	lsr.w	r1, r1, lr
 800b9e6:	ea40 0201 	orr.w	r2, r0, r1
 800b9ea:	ec43 2b10 	vmov	d0, r2, r3
 800b9ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9f0:	42b7      	cmp	r7, r6
 800b9f2:	bf3a      	itte	cc
 800b9f4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b9f8:	f1a5 0608 	subcc.w	r6, r5, #8
 800b9fc:	2100      	movcs	r1, #0
 800b9fe:	380b      	subs	r0, #11
 800ba00:	d017      	beq.n	800ba32 <__b2d+0x92>
 800ba02:	f1c0 0c20 	rsb	ip, r0, #32
 800ba06:	fa04 f500 	lsl.w	r5, r4, r0
 800ba0a:	42be      	cmp	r6, r7
 800ba0c:	fa21 f40c 	lsr.w	r4, r1, ip
 800ba10:	ea45 0504 	orr.w	r5, r5, r4
 800ba14:	bf8c      	ite	hi
 800ba16:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800ba1a:	2400      	movls	r4, #0
 800ba1c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800ba20:	fa01 f000 	lsl.w	r0, r1, r0
 800ba24:	fa24 f40c 	lsr.w	r4, r4, ip
 800ba28:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ba2c:	ea40 0204 	orr.w	r2, r0, r4
 800ba30:	e7db      	b.n	800b9ea <__b2d+0x4a>
 800ba32:	ea44 030c 	orr.w	r3, r4, ip
 800ba36:	460a      	mov	r2, r1
 800ba38:	e7d7      	b.n	800b9ea <__b2d+0x4a>
 800ba3a:	bf00      	nop
 800ba3c:	3ff00000 	.word	0x3ff00000

0800ba40 <__d2b>:
 800ba40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ba44:	4689      	mov	r9, r1
 800ba46:	2101      	movs	r1, #1
 800ba48:	ec57 6b10 	vmov	r6, r7, d0
 800ba4c:	4690      	mov	r8, r2
 800ba4e:	f7ff fc0f 	bl	800b270 <_Balloc>
 800ba52:	4604      	mov	r4, r0
 800ba54:	b930      	cbnz	r0, 800ba64 <__d2b+0x24>
 800ba56:	4602      	mov	r2, r0
 800ba58:	4b25      	ldr	r3, [pc, #148]	; (800baf0 <__d2b+0xb0>)
 800ba5a:	4826      	ldr	r0, [pc, #152]	; (800baf4 <__d2b+0xb4>)
 800ba5c:	f240 310a 	movw	r1, #778	; 0x30a
 800ba60:	f000 ff22 	bl	800c8a8 <__assert_func>
 800ba64:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ba68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ba6c:	bb35      	cbnz	r5, 800babc <__d2b+0x7c>
 800ba6e:	2e00      	cmp	r6, #0
 800ba70:	9301      	str	r3, [sp, #4]
 800ba72:	d028      	beq.n	800bac6 <__d2b+0x86>
 800ba74:	4668      	mov	r0, sp
 800ba76:	9600      	str	r6, [sp, #0]
 800ba78:	f7ff fd10 	bl	800b49c <__lo0bits>
 800ba7c:	9900      	ldr	r1, [sp, #0]
 800ba7e:	b300      	cbz	r0, 800bac2 <__d2b+0x82>
 800ba80:	9a01      	ldr	r2, [sp, #4]
 800ba82:	f1c0 0320 	rsb	r3, r0, #32
 800ba86:	fa02 f303 	lsl.w	r3, r2, r3
 800ba8a:	430b      	orrs	r3, r1
 800ba8c:	40c2      	lsrs	r2, r0
 800ba8e:	6163      	str	r3, [r4, #20]
 800ba90:	9201      	str	r2, [sp, #4]
 800ba92:	9b01      	ldr	r3, [sp, #4]
 800ba94:	61a3      	str	r3, [r4, #24]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	bf14      	ite	ne
 800ba9a:	2202      	movne	r2, #2
 800ba9c:	2201      	moveq	r2, #1
 800ba9e:	6122      	str	r2, [r4, #16]
 800baa0:	b1d5      	cbz	r5, 800bad8 <__d2b+0x98>
 800baa2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800baa6:	4405      	add	r5, r0
 800baa8:	f8c9 5000 	str.w	r5, [r9]
 800baac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bab0:	f8c8 0000 	str.w	r0, [r8]
 800bab4:	4620      	mov	r0, r4
 800bab6:	b003      	add	sp, #12
 800bab8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800babc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bac0:	e7d5      	b.n	800ba6e <__d2b+0x2e>
 800bac2:	6161      	str	r1, [r4, #20]
 800bac4:	e7e5      	b.n	800ba92 <__d2b+0x52>
 800bac6:	a801      	add	r0, sp, #4
 800bac8:	f7ff fce8 	bl	800b49c <__lo0bits>
 800bacc:	9b01      	ldr	r3, [sp, #4]
 800bace:	6163      	str	r3, [r4, #20]
 800bad0:	2201      	movs	r2, #1
 800bad2:	6122      	str	r2, [r4, #16]
 800bad4:	3020      	adds	r0, #32
 800bad6:	e7e3      	b.n	800baa0 <__d2b+0x60>
 800bad8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800badc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bae0:	f8c9 0000 	str.w	r0, [r9]
 800bae4:	6918      	ldr	r0, [r3, #16]
 800bae6:	f7ff fcb9 	bl	800b45c <__hi0bits>
 800baea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800baee:	e7df      	b.n	800bab0 <__d2b+0x70>
 800baf0:	0800df74 	.word	0x0800df74
 800baf4:	0800e004 	.word	0x0800e004

0800baf8 <__ratio>:
 800baf8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bafc:	468a      	mov	sl, r1
 800bafe:	4669      	mov	r1, sp
 800bb00:	4683      	mov	fp, r0
 800bb02:	f7ff ff4d 	bl	800b9a0 <__b2d>
 800bb06:	a901      	add	r1, sp, #4
 800bb08:	4650      	mov	r0, sl
 800bb0a:	ec59 8b10 	vmov	r8, r9, d0
 800bb0e:	ee10 6a10 	vmov	r6, s0
 800bb12:	f7ff ff45 	bl	800b9a0 <__b2d>
 800bb16:	f8db 3010 	ldr.w	r3, [fp, #16]
 800bb1a:	f8da 2010 	ldr.w	r2, [sl, #16]
 800bb1e:	eba3 0c02 	sub.w	ip, r3, r2
 800bb22:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bb26:	1a9b      	subs	r3, r3, r2
 800bb28:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800bb2c:	ec55 4b10 	vmov	r4, r5, d0
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	ee10 0a10 	vmov	r0, s0
 800bb36:	bfce      	itee	gt
 800bb38:	464a      	movgt	r2, r9
 800bb3a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bb3e:	462a      	movle	r2, r5
 800bb40:	464f      	mov	r7, r9
 800bb42:	4629      	mov	r1, r5
 800bb44:	bfcc      	ite	gt
 800bb46:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bb4a:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800bb4e:	ec47 6b17 	vmov	d7, r6, r7
 800bb52:	ec41 0b16 	vmov	d6, r0, r1
 800bb56:	ee87 0b06 	vdiv.f64	d0, d7, d6
 800bb5a:	b003      	add	sp, #12
 800bb5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bb60 <__copybits>:
 800bb60:	3901      	subs	r1, #1
 800bb62:	b570      	push	{r4, r5, r6, lr}
 800bb64:	1149      	asrs	r1, r1, #5
 800bb66:	6914      	ldr	r4, [r2, #16]
 800bb68:	3101      	adds	r1, #1
 800bb6a:	f102 0314 	add.w	r3, r2, #20
 800bb6e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bb72:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bb76:	1f05      	subs	r5, r0, #4
 800bb78:	42a3      	cmp	r3, r4
 800bb7a:	d30c      	bcc.n	800bb96 <__copybits+0x36>
 800bb7c:	1aa3      	subs	r3, r4, r2
 800bb7e:	3b11      	subs	r3, #17
 800bb80:	f023 0303 	bic.w	r3, r3, #3
 800bb84:	3211      	adds	r2, #17
 800bb86:	42a2      	cmp	r2, r4
 800bb88:	bf88      	it	hi
 800bb8a:	2300      	movhi	r3, #0
 800bb8c:	4418      	add	r0, r3
 800bb8e:	2300      	movs	r3, #0
 800bb90:	4288      	cmp	r0, r1
 800bb92:	d305      	bcc.n	800bba0 <__copybits+0x40>
 800bb94:	bd70      	pop	{r4, r5, r6, pc}
 800bb96:	f853 6b04 	ldr.w	r6, [r3], #4
 800bb9a:	f845 6f04 	str.w	r6, [r5, #4]!
 800bb9e:	e7eb      	b.n	800bb78 <__copybits+0x18>
 800bba0:	f840 3b04 	str.w	r3, [r0], #4
 800bba4:	e7f4      	b.n	800bb90 <__copybits+0x30>

0800bba6 <__any_on>:
 800bba6:	f100 0214 	add.w	r2, r0, #20
 800bbaa:	6900      	ldr	r0, [r0, #16]
 800bbac:	114b      	asrs	r3, r1, #5
 800bbae:	4298      	cmp	r0, r3
 800bbb0:	b510      	push	{r4, lr}
 800bbb2:	db11      	blt.n	800bbd8 <__any_on+0x32>
 800bbb4:	dd0a      	ble.n	800bbcc <__any_on+0x26>
 800bbb6:	f011 011f 	ands.w	r1, r1, #31
 800bbba:	d007      	beq.n	800bbcc <__any_on+0x26>
 800bbbc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bbc0:	fa24 f001 	lsr.w	r0, r4, r1
 800bbc4:	fa00 f101 	lsl.w	r1, r0, r1
 800bbc8:	428c      	cmp	r4, r1
 800bbca:	d10b      	bne.n	800bbe4 <__any_on+0x3e>
 800bbcc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bbd0:	4293      	cmp	r3, r2
 800bbd2:	d803      	bhi.n	800bbdc <__any_on+0x36>
 800bbd4:	2000      	movs	r0, #0
 800bbd6:	bd10      	pop	{r4, pc}
 800bbd8:	4603      	mov	r3, r0
 800bbda:	e7f7      	b.n	800bbcc <__any_on+0x26>
 800bbdc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bbe0:	2900      	cmp	r1, #0
 800bbe2:	d0f5      	beq.n	800bbd0 <__any_on+0x2a>
 800bbe4:	2001      	movs	r0, #1
 800bbe6:	e7f6      	b.n	800bbd6 <__any_on+0x30>

0800bbe8 <_calloc_r>:
 800bbe8:	b513      	push	{r0, r1, r4, lr}
 800bbea:	434a      	muls	r2, r1
 800bbec:	4611      	mov	r1, r2
 800bbee:	9201      	str	r2, [sp, #4]
 800bbf0:	f000 f85a 	bl	800bca8 <_malloc_r>
 800bbf4:	4604      	mov	r4, r0
 800bbf6:	b118      	cbz	r0, 800bc00 <_calloc_r+0x18>
 800bbf8:	9a01      	ldr	r2, [sp, #4]
 800bbfa:	2100      	movs	r1, #0
 800bbfc:	f7fc fbcc 	bl	8008398 <memset>
 800bc00:	4620      	mov	r0, r4
 800bc02:	b002      	add	sp, #8
 800bc04:	bd10      	pop	{r4, pc}
	...

0800bc08 <_free_r>:
 800bc08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bc0a:	2900      	cmp	r1, #0
 800bc0c:	d048      	beq.n	800bca0 <_free_r+0x98>
 800bc0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc12:	9001      	str	r0, [sp, #4]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	f1a1 0404 	sub.w	r4, r1, #4
 800bc1a:	bfb8      	it	lt
 800bc1c:	18e4      	addlt	r4, r4, r3
 800bc1e:	f001 f847 	bl	800ccb0 <__malloc_lock>
 800bc22:	4a20      	ldr	r2, [pc, #128]	; (800bca4 <_free_r+0x9c>)
 800bc24:	9801      	ldr	r0, [sp, #4]
 800bc26:	6813      	ldr	r3, [r2, #0]
 800bc28:	4615      	mov	r5, r2
 800bc2a:	b933      	cbnz	r3, 800bc3a <_free_r+0x32>
 800bc2c:	6063      	str	r3, [r4, #4]
 800bc2e:	6014      	str	r4, [r2, #0]
 800bc30:	b003      	add	sp, #12
 800bc32:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bc36:	f001 b841 	b.w	800ccbc <__malloc_unlock>
 800bc3a:	42a3      	cmp	r3, r4
 800bc3c:	d90b      	bls.n	800bc56 <_free_r+0x4e>
 800bc3e:	6821      	ldr	r1, [r4, #0]
 800bc40:	1862      	adds	r2, r4, r1
 800bc42:	4293      	cmp	r3, r2
 800bc44:	bf04      	itt	eq
 800bc46:	681a      	ldreq	r2, [r3, #0]
 800bc48:	685b      	ldreq	r3, [r3, #4]
 800bc4a:	6063      	str	r3, [r4, #4]
 800bc4c:	bf04      	itt	eq
 800bc4e:	1852      	addeq	r2, r2, r1
 800bc50:	6022      	streq	r2, [r4, #0]
 800bc52:	602c      	str	r4, [r5, #0]
 800bc54:	e7ec      	b.n	800bc30 <_free_r+0x28>
 800bc56:	461a      	mov	r2, r3
 800bc58:	685b      	ldr	r3, [r3, #4]
 800bc5a:	b10b      	cbz	r3, 800bc60 <_free_r+0x58>
 800bc5c:	42a3      	cmp	r3, r4
 800bc5e:	d9fa      	bls.n	800bc56 <_free_r+0x4e>
 800bc60:	6811      	ldr	r1, [r2, #0]
 800bc62:	1855      	adds	r5, r2, r1
 800bc64:	42a5      	cmp	r5, r4
 800bc66:	d10b      	bne.n	800bc80 <_free_r+0x78>
 800bc68:	6824      	ldr	r4, [r4, #0]
 800bc6a:	4421      	add	r1, r4
 800bc6c:	1854      	adds	r4, r2, r1
 800bc6e:	42a3      	cmp	r3, r4
 800bc70:	6011      	str	r1, [r2, #0]
 800bc72:	d1dd      	bne.n	800bc30 <_free_r+0x28>
 800bc74:	681c      	ldr	r4, [r3, #0]
 800bc76:	685b      	ldr	r3, [r3, #4]
 800bc78:	6053      	str	r3, [r2, #4]
 800bc7a:	4421      	add	r1, r4
 800bc7c:	6011      	str	r1, [r2, #0]
 800bc7e:	e7d7      	b.n	800bc30 <_free_r+0x28>
 800bc80:	d902      	bls.n	800bc88 <_free_r+0x80>
 800bc82:	230c      	movs	r3, #12
 800bc84:	6003      	str	r3, [r0, #0]
 800bc86:	e7d3      	b.n	800bc30 <_free_r+0x28>
 800bc88:	6825      	ldr	r5, [r4, #0]
 800bc8a:	1961      	adds	r1, r4, r5
 800bc8c:	428b      	cmp	r3, r1
 800bc8e:	bf04      	itt	eq
 800bc90:	6819      	ldreq	r1, [r3, #0]
 800bc92:	685b      	ldreq	r3, [r3, #4]
 800bc94:	6063      	str	r3, [r4, #4]
 800bc96:	bf04      	itt	eq
 800bc98:	1949      	addeq	r1, r1, r5
 800bc9a:	6021      	streq	r1, [r4, #0]
 800bc9c:	6054      	str	r4, [r2, #4]
 800bc9e:	e7c7      	b.n	800bc30 <_free_r+0x28>
 800bca0:	b003      	add	sp, #12
 800bca2:	bd30      	pop	{r4, r5, pc}
 800bca4:	200002fc 	.word	0x200002fc

0800bca8 <_malloc_r>:
 800bca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcaa:	1ccd      	adds	r5, r1, #3
 800bcac:	f025 0503 	bic.w	r5, r5, #3
 800bcb0:	3508      	adds	r5, #8
 800bcb2:	2d0c      	cmp	r5, #12
 800bcb4:	bf38      	it	cc
 800bcb6:	250c      	movcc	r5, #12
 800bcb8:	2d00      	cmp	r5, #0
 800bcba:	4606      	mov	r6, r0
 800bcbc:	db01      	blt.n	800bcc2 <_malloc_r+0x1a>
 800bcbe:	42a9      	cmp	r1, r5
 800bcc0:	d903      	bls.n	800bcca <_malloc_r+0x22>
 800bcc2:	230c      	movs	r3, #12
 800bcc4:	6033      	str	r3, [r6, #0]
 800bcc6:	2000      	movs	r0, #0
 800bcc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bcca:	f000 fff1 	bl	800ccb0 <__malloc_lock>
 800bcce:	4921      	ldr	r1, [pc, #132]	; (800bd54 <_malloc_r+0xac>)
 800bcd0:	680a      	ldr	r2, [r1, #0]
 800bcd2:	4614      	mov	r4, r2
 800bcd4:	b99c      	cbnz	r4, 800bcfe <_malloc_r+0x56>
 800bcd6:	4f20      	ldr	r7, [pc, #128]	; (800bd58 <_malloc_r+0xb0>)
 800bcd8:	683b      	ldr	r3, [r7, #0]
 800bcda:	b923      	cbnz	r3, 800bce6 <_malloc_r+0x3e>
 800bcdc:	4621      	mov	r1, r4
 800bcde:	4630      	mov	r0, r6
 800bce0:	f000 fcd2 	bl	800c688 <_sbrk_r>
 800bce4:	6038      	str	r0, [r7, #0]
 800bce6:	4629      	mov	r1, r5
 800bce8:	4630      	mov	r0, r6
 800bcea:	f000 fccd 	bl	800c688 <_sbrk_r>
 800bcee:	1c43      	adds	r3, r0, #1
 800bcf0:	d123      	bne.n	800bd3a <_malloc_r+0x92>
 800bcf2:	230c      	movs	r3, #12
 800bcf4:	6033      	str	r3, [r6, #0]
 800bcf6:	4630      	mov	r0, r6
 800bcf8:	f000 ffe0 	bl	800ccbc <__malloc_unlock>
 800bcfc:	e7e3      	b.n	800bcc6 <_malloc_r+0x1e>
 800bcfe:	6823      	ldr	r3, [r4, #0]
 800bd00:	1b5b      	subs	r3, r3, r5
 800bd02:	d417      	bmi.n	800bd34 <_malloc_r+0x8c>
 800bd04:	2b0b      	cmp	r3, #11
 800bd06:	d903      	bls.n	800bd10 <_malloc_r+0x68>
 800bd08:	6023      	str	r3, [r4, #0]
 800bd0a:	441c      	add	r4, r3
 800bd0c:	6025      	str	r5, [r4, #0]
 800bd0e:	e004      	b.n	800bd1a <_malloc_r+0x72>
 800bd10:	6863      	ldr	r3, [r4, #4]
 800bd12:	42a2      	cmp	r2, r4
 800bd14:	bf0c      	ite	eq
 800bd16:	600b      	streq	r3, [r1, #0]
 800bd18:	6053      	strne	r3, [r2, #4]
 800bd1a:	4630      	mov	r0, r6
 800bd1c:	f000 ffce 	bl	800ccbc <__malloc_unlock>
 800bd20:	f104 000b 	add.w	r0, r4, #11
 800bd24:	1d23      	adds	r3, r4, #4
 800bd26:	f020 0007 	bic.w	r0, r0, #7
 800bd2a:	1ac2      	subs	r2, r0, r3
 800bd2c:	d0cc      	beq.n	800bcc8 <_malloc_r+0x20>
 800bd2e:	1a1b      	subs	r3, r3, r0
 800bd30:	50a3      	str	r3, [r4, r2]
 800bd32:	e7c9      	b.n	800bcc8 <_malloc_r+0x20>
 800bd34:	4622      	mov	r2, r4
 800bd36:	6864      	ldr	r4, [r4, #4]
 800bd38:	e7cc      	b.n	800bcd4 <_malloc_r+0x2c>
 800bd3a:	1cc4      	adds	r4, r0, #3
 800bd3c:	f024 0403 	bic.w	r4, r4, #3
 800bd40:	42a0      	cmp	r0, r4
 800bd42:	d0e3      	beq.n	800bd0c <_malloc_r+0x64>
 800bd44:	1a21      	subs	r1, r4, r0
 800bd46:	4630      	mov	r0, r6
 800bd48:	f000 fc9e 	bl	800c688 <_sbrk_r>
 800bd4c:	3001      	adds	r0, #1
 800bd4e:	d1dd      	bne.n	800bd0c <_malloc_r+0x64>
 800bd50:	e7cf      	b.n	800bcf2 <_malloc_r+0x4a>
 800bd52:	bf00      	nop
 800bd54:	200002fc 	.word	0x200002fc
 800bd58:	20000300 	.word	0x20000300

0800bd5c <__ssputs_r>:
 800bd5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd60:	688e      	ldr	r6, [r1, #8]
 800bd62:	429e      	cmp	r6, r3
 800bd64:	4682      	mov	sl, r0
 800bd66:	460c      	mov	r4, r1
 800bd68:	4690      	mov	r8, r2
 800bd6a:	461f      	mov	r7, r3
 800bd6c:	d838      	bhi.n	800bde0 <__ssputs_r+0x84>
 800bd6e:	898a      	ldrh	r2, [r1, #12]
 800bd70:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bd74:	d032      	beq.n	800bddc <__ssputs_r+0x80>
 800bd76:	6825      	ldr	r5, [r4, #0]
 800bd78:	6909      	ldr	r1, [r1, #16]
 800bd7a:	eba5 0901 	sub.w	r9, r5, r1
 800bd7e:	6965      	ldr	r5, [r4, #20]
 800bd80:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bd84:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bd88:	3301      	adds	r3, #1
 800bd8a:	444b      	add	r3, r9
 800bd8c:	106d      	asrs	r5, r5, #1
 800bd8e:	429d      	cmp	r5, r3
 800bd90:	bf38      	it	cc
 800bd92:	461d      	movcc	r5, r3
 800bd94:	0553      	lsls	r3, r2, #21
 800bd96:	d531      	bpl.n	800bdfc <__ssputs_r+0xa0>
 800bd98:	4629      	mov	r1, r5
 800bd9a:	f7ff ff85 	bl	800bca8 <_malloc_r>
 800bd9e:	4606      	mov	r6, r0
 800bda0:	b950      	cbnz	r0, 800bdb8 <__ssputs_r+0x5c>
 800bda2:	230c      	movs	r3, #12
 800bda4:	f8ca 3000 	str.w	r3, [sl]
 800bda8:	89a3      	ldrh	r3, [r4, #12]
 800bdaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bdae:	81a3      	strh	r3, [r4, #12]
 800bdb0:	f04f 30ff 	mov.w	r0, #4294967295
 800bdb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdb8:	6921      	ldr	r1, [r4, #16]
 800bdba:	464a      	mov	r2, r9
 800bdbc:	f7ff fa4a 	bl	800b254 <memcpy>
 800bdc0:	89a3      	ldrh	r3, [r4, #12]
 800bdc2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bdc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bdca:	81a3      	strh	r3, [r4, #12]
 800bdcc:	6126      	str	r6, [r4, #16]
 800bdce:	6165      	str	r5, [r4, #20]
 800bdd0:	444e      	add	r6, r9
 800bdd2:	eba5 0509 	sub.w	r5, r5, r9
 800bdd6:	6026      	str	r6, [r4, #0]
 800bdd8:	60a5      	str	r5, [r4, #8]
 800bdda:	463e      	mov	r6, r7
 800bddc:	42be      	cmp	r6, r7
 800bdde:	d900      	bls.n	800bde2 <__ssputs_r+0x86>
 800bde0:	463e      	mov	r6, r7
 800bde2:	4632      	mov	r2, r6
 800bde4:	6820      	ldr	r0, [r4, #0]
 800bde6:	4641      	mov	r1, r8
 800bde8:	f000 ff48 	bl	800cc7c <memmove>
 800bdec:	68a3      	ldr	r3, [r4, #8]
 800bdee:	6822      	ldr	r2, [r4, #0]
 800bdf0:	1b9b      	subs	r3, r3, r6
 800bdf2:	4432      	add	r2, r6
 800bdf4:	60a3      	str	r3, [r4, #8]
 800bdf6:	6022      	str	r2, [r4, #0]
 800bdf8:	2000      	movs	r0, #0
 800bdfa:	e7db      	b.n	800bdb4 <__ssputs_r+0x58>
 800bdfc:	462a      	mov	r2, r5
 800bdfe:	f000 ff63 	bl	800ccc8 <_realloc_r>
 800be02:	4606      	mov	r6, r0
 800be04:	2800      	cmp	r0, #0
 800be06:	d1e1      	bne.n	800bdcc <__ssputs_r+0x70>
 800be08:	6921      	ldr	r1, [r4, #16]
 800be0a:	4650      	mov	r0, sl
 800be0c:	f7ff fefc 	bl	800bc08 <_free_r>
 800be10:	e7c7      	b.n	800bda2 <__ssputs_r+0x46>
	...

0800be14 <_svfiprintf_r>:
 800be14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be18:	4698      	mov	r8, r3
 800be1a:	898b      	ldrh	r3, [r1, #12]
 800be1c:	061b      	lsls	r3, r3, #24
 800be1e:	b09d      	sub	sp, #116	; 0x74
 800be20:	4607      	mov	r7, r0
 800be22:	460d      	mov	r5, r1
 800be24:	4614      	mov	r4, r2
 800be26:	d50e      	bpl.n	800be46 <_svfiprintf_r+0x32>
 800be28:	690b      	ldr	r3, [r1, #16]
 800be2a:	b963      	cbnz	r3, 800be46 <_svfiprintf_r+0x32>
 800be2c:	2140      	movs	r1, #64	; 0x40
 800be2e:	f7ff ff3b 	bl	800bca8 <_malloc_r>
 800be32:	6028      	str	r0, [r5, #0]
 800be34:	6128      	str	r0, [r5, #16]
 800be36:	b920      	cbnz	r0, 800be42 <_svfiprintf_r+0x2e>
 800be38:	230c      	movs	r3, #12
 800be3a:	603b      	str	r3, [r7, #0]
 800be3c:	f04f 30ff 	mov.w	r0, #4294967295
 800be40:	e0d1      	b.n	800bfe6 <_svfiprintf_r+0x1d2>
 800be42:	2340      	movs	r3, #64	; 0x40
 800be44:	616b      	str	r3, [r5, #20]
 800be46:	2300      	movs	r3, #0
 800be48:	9309      	str	r3, [sp, #36]	; 0x24
 800be4a:	2320      	movs	r3, #32
 800be4c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800be50:	f8cd 800c 	str.w	r8, [sp, #12]
 800be54:	2330      	movs	r3, #48	; 0x30
 800be56:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c000 <_svfiprintf_r+0x1ec>
 800be5a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800be5e:	f04f 0901 	mov.w	r9, #1
 800be62:	4623      	mov	r3, r4
 800be64:	469a      	mov	sl, r3
 800be66:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be6a:	b10a      	cbz	r2, 800be70 <_svfiprintf_r+0x5c>
 800be6c:	2a25      	cmp	r2, #37	; 0x25
 800be6e:	d1f9      	bne.n	800be64 <_svfiprintf_r+0x50>
 800be70:	ebba 0b04 	subs.w	fp, sl, r4
 800be74:	d00b      	beq.n	800be8e <_svfiprintf_r+0x7a>
 800be76:	465b      	mov	r3, fp
 800be78:	4622      	mov	r2, r4
 800be7a:	4629      	mov	r1, r5
 800be7c:	4638      	mov	r0, r7
 800be7e:	f7ff ff6d 	bl	800bd5c <__ssputs_r>
 800be82:	3001      	adds	r0, #1
 800be84:	f000 80aa 	beq.w	800bfdc <_svfiprintf_r+0x1c8>
 800be88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800be8a:	445a      	add	r2, fp
 800be8c:	9209      	str	r2, [sp, #36]	; 0x24
 800be8e:	f89a 3000 	ldrb.w	r3, [sl]
 800be92:	2b00      	cmp	r3, #0
 800be94:	f000 80a2 	beq.w	800bfdc <_svfiprintf_r+0x1c8>
 800be98:	2300      	movs	r3, #0
 800be9a:	f04f 32ff 	mov.w	r2, #4294967295
 800be9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bea2:	f10a 0a01 	add.w	sl, sl, #1
 800bea6:	9304      	str	r3, [sp, #16]
 800bea8:	9307      	str	r3, [sp, #28]
 800beaa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800beae:	931a      	str	r3, [sp, #104]	; 0x68
 800beb0:	4654      	mov	r4, sl
 800beb2:	2205      	movs	r2, #5
 800beb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800beb8:	4851      	ldr	r0, [pc, #324]	; (800c000 <_svfiprintf_r+0x1ec>)
 800beba:	f7f4 f9d9 	bl	8000270 <memchr>
 800bebe:	9a04      	ldr	r2, [sp, #16]
 800bec0:	b9d8      	cbnz	r0, 800befa <_svfiprintf_r+0xe6>
 800bec2:	06d0      	lsls	r0, r2, #27
 800bec4:	bf44      	itt	mi
 800bec6:	2320      	movmi	r3, #32
 800bec8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800becc:	0711      	lsls	r1, r2, #28
 800bece:	bf44      	itt	mi
 800bed0:	232b      	movmi	r3, #43	; 0x2b
 800bed2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bed6:	f89a 3000 	ldrb.w	r3, [sl]
 800beda:	2b2a      	cmp	r3, #42	; 0x2a
 800bedc:	d015      	beq.n	800bf0a <_svfiprintf_r+0xf6>
 800bede:	9a07      	ldr	r2, [sp, #28]
 800bee0:	4654      	mov	r4, sl
 800bee2:	2000      	movs	r0, #0
 800bee4:	f04f 0c0a 	mov.w	ip, #10
 800bee8:	4621      	mov	r1, r4
 800beea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800beee:	3b30      	subs	r3, #48	; 0x30
 800bef0:	2b09      	cmp	r3, #9
 800bef2:	d94e      	bls.n	800bf92 <_svfiprintf_r+0x17e>
 800bef4:	b1b0      	cbz	r0, 800bf24 <_svfiprintf_r+0x110>
 800bef6:	9207      	str	r2, [sp, #28]
 800bef8:	e014      	b.n	800bf24 <_svfiprintf_r+0x110>
 800befa:	eba0 0308 	sub.w	r3, r0, r8
 800befe:	fa09 f303 	lsl.w	r3, r9, r3
 800bf02:	4313      	orrs	r3, r2
 800bf04:	9304      	str	r3, [sp, #16]
 800bf06:	46a2      	mov	sl, r4
 800bf08:	e7d2      	b.n	800beb0 <_svfiprintf_r+0x9c>
 800bf0a:	9b03      	ldr	r3, [sp, #12]
 800bf0c:	1d19      	adds	r1, r3, #4
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	9103      	str	r1, [sp, #12]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	bfbb      	ittet	lt
 800bf16:	425b      	neglt	r3, r3
 800bf18:	f042 0202 	orrlt.w	r2, r2, #2
 800bf1c:	9307      	strge	r3, [sp, #28]
 800bf1e:	9307      	strlt	r3, [sp, #28]
 800bf20:	bfb8      	it	lt
 800bf22:	9204      	strlt	r2, [sp, #16]
 800bf24:	7823      	ldrb	r3, [r4, #0]
 800bf26:	2b2e      	cmp	r3, #46	; 0x2e
 800bf28:	d10c      	bne.n	800bf44 <_svfiprintf_r+0x130>
 800bf2a:	7863      	ldrb	r3, [r4, #1]
 800bf2c:	2b2a      	cmp	r3, #42	; 0x2a
 800bf2e:	d135      	bne.n	800bf9c <_svfiprintf_r+0x188>
 800bf30:	9b03      	ldr	r3, [sp, #12]
 800bf32:	1d1a      	adds	r2, r3, #4
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	9203      	str	r2, [sp, #12]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	bfb8      	it	lt
 800bf3c:	f04f 33ff 	movlt.w	r3, #4294967295
 800bf40:	3402      	adds	r4, #2
 800bf42:	9305      	str	r3, [sp, #20]
 800bf44:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c010 <_svfiprintf_r+0x1fc>
 800bf48:	7821      	ldrb	r1, [r4, #0]
 800bf4a:	2203      	movs	r2, #3
 800bf4c:	4650      	mov	r0, sl
 800bf4e:	f7f4 f98f 	bl	8000270 <memchr>
 800bf52:	b140      	cbz	r0, 800bf66 <_svfiprintf_r+0x152>
 800bf54:	2340      	movs	r3, #64	; 0x40
 800bf56:	eba0 000a 	sub.w	r0, r0, sl
 800bf5a:	fa03 f000 	lsl.w	r0, r3, r0
 800bf5e:	9b04      	ldr	r3, [sp, #16]
 800bf60:	4303      	orrs	r3, r0
 800bf62:	3401      	adds	r4, #1
 800bf64:	9304      	str	r3, [sp, #16]
 800bf66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf6a:	4826      	ldr	r0, [pc, #152]	; (800c004 <_svfiprintf_r+0x1f0>)
 800bf6c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bf70:	2206      	movs	r2, #6
 800bf72:	f7f4 f97d 	bl	8000270 <memchr>
 800bf76:	2800      	cmp	r0, #0
 800bf78:	d038      	beq.n	800bfec <_svfiprintf_r+0x1d8>
 800bf7a:	4b23      	ldr	r3, [pc, #140]	; (800c008 <_svfiprintf_r+0x1f4>)
 800bf7c:	bb1b      	cbnz	r3, 800bfc6 <_svfiprintf_r+0x1b2>
 800bf7e:	9b03      	ldr	r3, [sp, #12]
 800bf80:	3307      	adds	r3, #7
 800bf82:	f023 0307 	bic.w	r3, r3, #7
 800bf86:	3308      	adds	r3, #8
 800bf88:	9303      	str	r3, [sp, #12]
 800bf8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf8c:	4433      	add	r3, r6
 800bf8e:	9309      	str	r3, [sp, #36]	; 0x24
 800bf90:	e767      	b.n	800be62 <_svfiprintf_r+0x4e>
 800bf92:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf96:	460c      	mov	r4, r1
 800bf98:	2001      	movs	r0, #1
 800bf9a:	e7a5      	b.n	800bee8 <_svfiprintf_r+0xd4>
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	3401      	adds	r4, #1
 800bfa0:	9305      	str	r3, [sp, #20]
 800bfa2:	4619      	mov	r1, r3
 800bfa4:	f04f 0c0a 	mov.w	ip, #10
 800bfa8:	4620      	mov	r0, r4
 800bfaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bfae:	3a30      	subs	r2, #48	; 0x30
 800bfb0:	2a09      	cmp	r2, #9
 800bfb2:	d903      	bls.n	800bfbc <_svfiprintf_r+0x1a8>
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d0c5      	beq.n	800bf44 <_svfiprintf_r+0x130>
 800bfb8:	9105      	str	r1, [sp, #20]
 800bfba:	e7c3      	b.n	800bf44 <_svfiprintf_r+0x130>
 800bfbc:	fb0c 2101 	mla	r1, ip, r1, r2
 800bfc0:	4604      	mov	r4, r0
 800bfc2:	2301      	movs	r3, #1
 800bfc4:	e7f0      	b.n	800bfa8 <_svfiprintf_r+0x194>
 800bfc6:	ab03      	add	r3, sp, #12
 800bfc8:	9300      	str	r3, [sp, #0]
 800bfca:	462a      	mov	r2, r5
 800bfcc:	4b0f      	ldr	r3, [pc, #60]	; (800c00c <_svfiprintf_r+0x1f8>)
 800bfce:	a904      	add	r1, sp, #16
 800bfd0:	4638      	mov	r0, r7
 800bfd2:	f7fc fa79 	bl	80084c8 <_printf_float>
 800bfd6:	1c42      	adds	r2, r0, #1
 800bfd8:	4606      	mov	r6, r0
 800bfda:	d1d6      	bne.n	800bf8a <_svfiprintf_r+0x176>
 800bfdc:	89ab      	ldrh	r3, [r5, #12]
 800bfde:	065b      	lsls	r3, r3, #25
 800bfe0:	f53f af2c 	bmi.w	800be3c <_svfiprintf_r+0x28>
 800bfe4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bfe6:	b01d      	add	sp, #116	; 0x74
 800bfe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfec:	ab03      	add	r3, sp, #12
 800bfee:	9300      	str	r3, [sp, #0]
 800bff0:	462a      	mov	r2, r5
 800bff2:	4b06      	ldr	r3, [pc, #24]	; (800c00c <_svfiprintf_r+0x1f8>)
 800bff4:	a904      	add	r1, sp, #16
 800bff6:	4638      	mov	r0, r7
 800bff8:	f7fc fcf2 	bl	80089e0 <_printf_i>
 800bffc:	e7eb      	b.n	800bfd6 <_svfiprintf_r+0x1c2>
 800bffe:	bf00      	nop
 800c000:	0800e164 	.word	0x0800e164
 800c004:	0800e16e 	.word	0x0800e16e
 800c008:	080084c9 	.word	0x080084c9
 800c00c:	0800bd5d 	.word	0x0800bd5d
 800c010:	0800e16a 	.word	0x0800e16a

0800c014 <_sungetc_r>:
 800c014:	b538      	push	{r3, r4, r5, lr}
 800c016:	1c4b      	adds	r3, r1, #1
 800c018:	4614      	mov	r4, r2
 800c01a:	d103      	bne.n	800c024 <_sungetc_r+0x10>
 800c01c:	f04f 35ff 	mov.w	r5, #4294967295
 800c020:	4628      	mov	r0, r5
 800c022:	bd38      	pop	{r3, r4, r5, pc}
 800c024:	8993      	ldrh	r3, [r2, #12]
 800c026:	f023 0320 	bic.w	r3, r3, #32
 800c02a:	8193      	strh	r3, [r2, #12]
 800c02c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c02e:	6852      	ldr	r2, [r2, #4]
 800c030:	b2cd      	uxtb	r5, r1
 800c032:	b18b      	cbz	r3, 800c058 <_sungetc_r+0x44>
 800c034:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c036:	4293      	cmp	r3, r2
 800c038:	dd08      	ble.n	800c04c <_sungetc_r+0x38>
 800c03a:	6823      	ldr	r3, [r4, #0]
 800c03c:	1e5a      	subs	r2, r3, #1
 800c03e:	6022      	str	r2, [r4, #0]
 800c040:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c044:	6863      	ldr	r3, [r4, #4]
 800c046:	3301      	adds	r3, #1
 800c048:	6063      	str	r3, [r4, #4]
 800c04a:	e7e9      	b.n	800c020 <_sungetc_r+0xc>
 800c04c:	4621      	mov	r1, r4
 800c04e:	f000 fbe3 	bl	800c818 <__submore>
 800c052:	2800      	cmp	r0, #0
 800c054:	d0f1      	beq.n	800c03a <_sungetc_r+0x26>
 800c056:	e7e1      	b.n	800c01c <_sungetc_r+0x8>
 800c058:	6921      	ldr	r1, [r4, #16]
 800c05a:	6823      	ldr	r3, [r4, #0]
 800c05c:	b151      	cbz	r1, 800c074 <_sungetc_r+0x60>
 800c05e:	4299      	cmp	r1, r3
 800c060:	d208      	bcs.n	800c074 <_sungetc_r+0x60>
 800c062:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c066:	42a9      	cmp	r1, r5
 800c068:	d104      	bne.n	800c074 <_sungetc_r+0x60>
 800c06a:	3b01      	subs	r3, #1
 800c06c:	3201      	adds	r2, #1
 800c06e:	6023      	str	r3, [r4, #0]
 800c070:	6062      	str	r2, [r4, #4]
 800c072:	e7d5      	b.n	800c020 <_sungetc_r+0xc>
 800c074:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800c078:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c07c:	6363      	str	r3, [r4, #52]	; 0x34
 800c07e:	2303      	movs	r3, #3
 800c080:	63a3      	str	r3, [r4, #56]	; 0x38
 800c082:	4623      	mov	r3, r4
 800c084:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c088:	6023      	str	r3, [r4, #0]
 800c08a:	2301      	movs	r3, #1
 800c08c:	e7dc      	b.n	800c048 <_sungetc_r+0x34>

0800c08e <__ssrefill_r>:
 800c08e:	b510      	push	{r4, lr}
 800c090:	460c      	mov	r4, r1
 800c092:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c094:	b169      	cbz	r1, 800c0b2 <__ssrefill_r+0x24>
 800c096:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c09a:	4299      	cmp	r1, r3
 800c09c:	d001      	beq.n	800c0a2 <__ssrefill_r+0x14>
 800c09e:	f7ff fdb3 	bl	800bc08 <_free_r>
 800c0a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c0a4:	6063      	str	r3, [r4, #4]
 800c0a6:	2000      	movs	r0, #0
 800c0a8:	6360      	str	r0, [r4, #52]	; 0x34
 800c0aa:	b113      	cbz	r3, 800c0b2 <__ssrefill_r+0x24>
 800c0ac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c0ae:	6023      	str	r3, [r4, #0]
 800c0b0:	bd10      	pop	{r4, pc}
 800c0b2:	6923      	ldr	r3, [r4, #16]
 800c0b4:	6023      	str	r3, [r4, #0]
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	6063      	str	r3, [r4, #4]
 800c0ba:	89a3      	ldrh	r3, [r4, #12]
 800c0bc:	f043 0320 	orr.w	r3, r3, #32
 800c0c0:	81a3      	strh	r3, [r4, #12]
 800c0c2:	f04f 30ff 	mov.w	r0, #4294967295
 800c0c6:	e7f3      	b.n	800c0b0 <__ssrefill_r+0x22>

0800c0c8 <__ssvfiscanf_r>:
 800c0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0cc:	460c      	mov	r4, r1
 800c0ce:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800c0d2:	2100      	movs	r1, #0
 800c0d4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800c0d8:	49b2      	ldr	r1, [pc, #712]	; (800c3a4 <__ssvfiscanf_r+0x2dc>)
 800c0da:	91a0      	str	r1, [sp, #640]	; 0x280
 800c0dc:	f10d 0804 	add.w	r8, sp, #4
 800c0e0:	49b1      	ldr	r1, [pc, #708]	; (800c3a8 <__ssvfiscanf_r+0x2e0>)
 800c0e2:	4fb2      	ldr	r7, [pc, #712]	; (800c3ac <__ssvfiscanf_r+0x2e4>)
 800c0e4:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 800c3b0 <__ssvfiscanf_r+0x2e8>
 800c0e8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800c0ec:	4606      	mov	r6, r0
 800c0ee:	91a1      	str	r1, [sp, #644]	; 0x284
 800c0f0:	9300      	str	r3, [sp, #0]
 800c0f2:	f892 a000 	ldrb.w	sl, [r2]
 800c0f6:	f1ba 0f00 	cmp.w	sl, #0
 800c0fa:	f000 8151 	beq.w	800c3a0 <__ssvfiscanf_r+0x2d8>
 800c0fe:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800c102:	f013 0308 	ands.w	r3, r3, #8
 800c106:	f102 0501 	add.w	r5, r2, #1
 800c10a:	d019      	beq.n	800c140 <__ssvfiscanf_r+0x78>
 800c10c:	6863      	ldr	r3, [r4, #4]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	dd0f      	ble.n	800c132 <__ssvfiscanf_r+0x6a>
 800c112:	6823      	ldr	r3, [r4, #0]
 800c114:	781a      	ldrb	r2, [r3, #0]
 800c116:	5cba      	ldrb	r2, [r7, r2]
 800c118:	0712      	lsls	r2, r2, #28
 800c11a:	d401      	bmi.n	800c120 <__ssvfiscanf_r+0x58>
 800c11c:	462a      	mov	r2, r5
 800c11e:	e7e8      	b.n	800c0f2 <__ssvfiscanf_r+0x2a>
 800c120:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c122:	3201      	adds	r2, #1
 800c124:	9245      	str	r2, [sp, #276]	; 0x114
 800c126:	6862      	ldr	r2, [r4, #4]
 800c128:	3301      	adds	r3, #1
 800c12a:	3a01      	subs	r2, #1
 800c12c:	6062      	str	r2, [r4, #4]
 800c12e:	6023      	str	r3, [r4, #0]
 800c130:	e7ec      	b.n	800c10c <__ssvfiscanf_r+0x44>
 800c132:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c134:	4621      	mov	r1, r4
 800c136:	4630      	mov	r0, r6
 800c138:	4798      	blx	r3
 800c13a:	2800      	cmp	r0, #0
 800c13c:	d0e9      	beq.n	800c112 <__ssvfiscanf_r+0x4a>
 800c13e:	e7ed      	b.n	800c11c <__ssvfiscanf_r+0x54>
 800c140:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800c144:	f040 8083 	bne.w	800c24e <__ssvfiscanf_r+0x186>
 800c148:	9341      	str	r3, [sp, #260]	; 0x104
 800c14a:	9343      	str	r3, [sp, #268]	; 0x10c
 800c14c:	7853      	ldrb	r3, [r2, #1]
 800c14e:	2b2a      	cmp	r3, #42	; 0x2a
 800c150:	bf02      	ittt	eq
 800c152:	2310      	moveq	r3, #16
 800c154:	1c95      	addeq	r5, r2, #2
 800c156:	9341      	streq	r3, [sp, #260]	; 0x104
 800c158:	220a      	movs	r2, #10
 800c15a:	46ab      	mov	fp, r5
 800c15c:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800c160:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800c164:	2b09      	cmp	r3, #9
 800c166:	d91d      	bls.n	800c1a4 <__ssvfiscanf_r+0xdc>
 800c168:	4891      	ldr	r0, [pc, #580]	; (800c3b0 <__ssvfiscanf_r+0x2e8>)
 800c16a:	2203      	movs	r2, #3
 800c16c:	f7f4 f880 	bl	8000270 <memchr>
 800c170:	b140      	cbz	r0, 800c184 <__ssvfiscanf_r+0xbc>
 800c172:	2301      	movs	r3, #1
 800c174:	eba0 0009 	sub.w	r0, r0, r9
 800c178:	fa03 f000 	lsl.w	r0, r3, r0
 800c17c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c17e:	4318      	orrs	r0, r3
 800c180:	9041      	str	r0, [sp, #260]	; 0x104
 800c182:	465d      	mov	r5, fp
 800c184:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c188:	2b78      	cmp	r3, #120	; 0x78
 800c18a:	d806      	bhi.n	800c19a <__ssvfiscanf_r+0xd2>
 800c18c:	2b57      	cmp	r3, #87	; 0x57
 800c18e:	d810      	bhi.n	800c1b2 <__ssvfiscanf_r+0xea>
 800c190:	2b25      	cmp	r3, #37	; 0x25
 800c192:	d05c      	beq.n	800c24e <__ssvfiscanf_r+0x186>
 800c194:	d856      	bhi.n	800c244 <__ssvfiscanf_r+0x17c>
 800c196:	2b00      	cmp	r3, #0
 800c198:	d074      	beq.n	800c284 <__ssvfiscanf_r+0x1bc>
 800c19a:	2303      	movs	r3, #3
 800c19c:	9347      	str	r3, [sp, #284]	; 0x11c
 800c19e:	230a      	movs	r3, #10
 800c1a0:	9342      	str	r3, [sp, #264]	; 0x108
 800c1a2:	e081      	b.n	800c2a8 <__ssvfiscanf_r+0x1e0>
 800c1a4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800c1a6:	fb02 1303 	mla	r3, r2, r3, r1
 800c1aa:	3b30      	subs	r3, #48	; 0x30
 800c1ac:	9343      	str	r3, [sp, #268]	; 0x10c
 800c1ae:	465d      	mov	r5, fp
 800c1b0:	e7d3      	b.n	800c15a <__ssvfiscanf_r+0x92>
 800c1b2:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800c1b6:	2a20      	cmp	r2, #32
 800c1b8:	d8ef      	bhi.n	800c19a <__ssvfiscanf_r+0xd2>
 800c1ba:	a101      	add	r1, pc, #4	; (adr r1, 800c1c0 <__ssvfiscanf_r+0xf8>)
 800c1bc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c1c0:	0800c293 	.word	0x0800c293
 800c1c4:	0800c19b 	.word	0x0800c19b
 800c1c8:	0800c19b 	.word	0x0800c19b
 800c1cc:	0800c2f1 	.word	0x0800c2f1
 800c1d0:	0800c19b 	.word	0x0800c19b
 800c1d4:	0800c19b 	.word	0x0800c19b
 800c1d8:	0800c19b 	.word	0x0800c19b
 800c1dc:	0800c19b 	.word	0x0800c19b
 800c1e0:	0800c19b 	.word	0x0800c19b
 800c1e4:	0800c19b 	.word	0x0800c19b
 800c1e8:	0800c19b 	.word	0x0800c19b
 800c1ec:	0800c307 	.word	0x0800c307
 800c1f0:	0800c2dd 	.word	0x0800c2dd
 800c1f4:	0800c24b 	.word	0x0800c24b
 800c1f8:	0800c24b 	.word	0x0800c24b
 800c1fc:	0800c24b 	.word	0x0800c24b
 800c200:	0800c19b 	.word	0x0800c19b
 800c204:	0800c2e1 	.word	0x0800c2e1
 800c208:	0800c19b 	.word	0x0800c19b
 800c20c:	0800c19b 	.word	0x0800c19b
 800c210:	0800c19b 	.word	0x0800c19b
 800c214:	0800c19b 	.word	0x0800c19b
 800c218:	0800c317 	.word	0x0800c317
 800c21c:	0800c2e9 	.word	0x0800c2e9
 800c220:	0800c28b 	.word	0x0800c28b
 800c224:	0800c19b 	.word	0x0800c19b
 800c228:	0800c19b 	.word	0x0800c19b
 800c22c:	0800c313 	.word	0x0800c313
 800c230:	0800c19b 	.word	0x0800c19b
 800c234:	0800c2dd 	.word	0x0800c2dd
 800c238:	0800c19b 	.word	0x0800c19b
 800c23c:	0800c19b 	.word	0x0800c19b
 800c240:	0800c293 	.word	0x0800c293
 800c244:	3b45      	subs	r3, #69	; 0x45
 800c246:	2b02      	cmp	r3, #2
 800c248:	d8a7      	bhi.n	800c19a <__ssvfiscanf_r+0xd2>
 800c24a:	2305      	movs	r3, #5
 800c24c:	e02b      	b.n	800c2a6 <__ssvfiscanf_r+0x1de>
 800c24e:	6863      	ldr	r3, [r4, #4]
 800c250:	2b00      	cmp	r3, #0
 800c252:	dd0d      	ble.n	800c270 <__ssvfiscanf_r+0x1a8>
 800c254:	6823      	ldr	r3, [r4, #0]
 800c256:	781a      	ldrb	r2, [r3, #0]
 800c258:	4552      	cmp	r2, sl
 800c25a:	f040 80a1 	bne.w	800c3a0 <__ssvfiscanf_r+0x2d8>
 800c25e:	3301      	adds	r3, #1
 800c260:	6862      	ldr	r2, [r4, #4]
 800c262:	6023      	str	r3, [r4, #0]
 800c264:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c266:	3a01      	subs	r2, #1
 800c268:	3301      	adds	r3, #1
 800c26a:	6062      	str	r2, [r4, #4]
 800c26c:	9345      	str	r3, [sp, #276]	; 0x114
 800c26e:	e755      	b.n	800c11c <__ssvfiscanf_r+0x54>
 800c270:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c272:	4621      	mov	r1, r4
 800c274:	4630      	mov	r0, r6
 800c276:	4798      	blx	r3
 800c278:	2800      	cmp	r0, #0
 800c27a:	d0eb      	beq.n	800c254 <__ssvfiscanf_r+0x18c>
 800c27c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c27e:	2800      	cmp	r0, #0
 800c280:	f040 8084 	bne.w	800c38c <__ssvfiscanf_r+0x2c4>
 800c284:	f04f 30ff 	mov.w	r0, #4294967295
 800c288:	e086      	b.n	800c398 <__ssvfiscanf_r+0x2d0>
 800c28a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c28c:	f042 0220 	orr.w	r2, r2, #32
 800c290:	9241      	str	r2, [sp, #260]	; 0x104
 800c292:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c294:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c298:	9241      	str	r2, [sp, #260]	; 0x104
 800c29a:	2210      	movs	r2, #16
 800c29c:	2b6f      	cmp	r3, #111	; 0x6f
 800c29e:	9242      	str	r2, [sp, #264]	; 0x108
 800c2a0:	bf34      	ite	cc
 800c2a2:	2303      	movcc	r3, #3
 800c2a4:	2304      	movcs	r3, #4
 800c2a6:	9347      	str	r3, [sp, #284]	; 0x11c
 800c2a8:	6863      	ldr	r3, [r4, #4]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	dd41      	ble.n	800c332 <__ssvfiscanf_r+0x26a>
 800c2ae:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c2b0:	0659      	lsls	r1, r3, #25
 800c2b2:	d404      	bmi.n	800c2be <__ssvfiscanf_r+0x1f6>
 800c2b4:	6823      	ldr	r3, [r4, #0]
 800c2b6:	781a      	ldrb	r2, [r3, #0]
 800c2b8:	5cba      	ldrb	r2, [r7, r2]
 800c2ba:	0712      	lsls	r2, r2, #28
 800c2bc:	d440      	bmi.n	800c340 <__ssvfiscanf_r+0x278>
 800c2be:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800c2c0:	2b02      	cmp	r3, #2
 800c2c2:	dc4f      	bgt.n	800c364 <__ssvfiscanf_r+0x29c>
 800c2c4:	466b      	mov	r3, sp
 800c2c6:	4622      	mov	r2, r4
 800c2c8:	a941      	add	r1, sp, #260	; 0x104
 800c2ca:	4630      	mov	r0, r6
 800c2cc:	f000 f874 	bl	800c3b8 <_scanf_chars>
 800c2d0:	2801      	cmp	r0, #1
 800c2d2:	d065      	beq.n	800c3a0 <__ssvfiscanf_r+0x2d8>
 800c2d4:	2802      	cmp	r0, #2
 800c2d6:	f47f af21 	bne.w	800c11c <__ssvfiscanf_r+0x54>
 800c2da:	e7cf      	b.n	800c27c <__ssvfiscanf_r+0x1b4>
 800c2dc:	220a      	movs	r2, #10
 800c2de:	e7dd      	b.n	800c29c <__ssvfiscanf_r+0x1d4>
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	9342      	str	r3, [sp, #264]	; 0x108
 800c2e4:	2303      	movs	r3, #3
 800c2e6:	e7de      	b.n	800c2a6 <__ssvfiscanf_r+0x1de>
 800c2e8:	2308      	movs	r3, #8
 800c2ea:	9342      	str	r3, [sp, #264]	; 0x108
 800c2ec:	2304      	movs	r3, #4
 800c2ee:	e7da      	b.n	800c2a6 <__ssvfiscanf_r+0x1de>
 800c2f0:	4629      	mov	r1, r5
 800c2f2:	4640      	mov	r0, r8
 800c2f4:	f000 f9d8 	bl	800c6a8 <__sccl>
 800c2f8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c2fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2fe:	9341      	str	r3, [sp, #260]	; 0x104
 800c300:	4605      	mov	r5, r0
 800c302:	2301      	movs	r3, #1
 800c304:	e7cf      	b.n	800c2a6 <__ssvfiscanf_r+0x1de>
 800c306:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c308:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c30c:	9341      	str	r3, [sp, #260]	; 0x104
 800c30e:	2300      	movs	r3, #0
 800c310:	e7c9      	b.n	800c2a6 <__ssvfiscanf_r+0x1de>
 800c312:	2302      	movs	r3, #2
 800c314:	e7c7      	b.n	800c2a6 <__ssvfiscanf_r+0x1de>
 800c316:	9841      	ldr	r0, [sp, #260]	; 0x104
 800c318:	06c3      	lsls	r3, r0, #27
 800c31a:	f53f aeff 	bmi.w	800c11c <__ssvfiscanf_r+0x54>
 800c31e:	9b00      	ldr	r3, [sp, #0]
 800c320:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c322:	1d19      	adds	r1, r3, #4
 800c324:	9100      	str	r1, [sp, #0]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	07c0      	lsls	r0, r0, #31
 800c32a:	bf4c      	ite	mi
 800c32c:	801a      	strhmi	r2, [r3, #0]
 800c32e:	601a      	strpl	r2, [r3, #0]
 800c330:	e6f4      	b.n	800c11c <__ssvfiscanf_r+0x54>
 800c332:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c334:	4621      	mov	r1, r4
 800c336:	4630      	mov	r0, r6
 800c338:	4798      	blx	r3
 800c33a:	2800      	cmp	r0, #0
 800c33c:	d0b7      	beq.n	800c2ae <__ssvfiscanf_r+0x1e6>
 800c33e:	e79d      	b.n	800c27c <__ssvfiscanf_r+0x1b4>
 800c340:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c342:	3201      	adds	r2, #1
 800c344:	9245      	str	r2, [sp, #276]	; 0x114
 800c346:	6862      	ldr	r2, [r4, #4]
 800c348:	3a01      	subs	r2, #1
 800c34a:	2a00      	cmp	r2, #0
 800c34c:	6062      	str	r2, [r4, #4]
 800c34e:	dd02      	ble.n	800c356 <__ssvfiscanf_r+0x28e>
 800c350:	3301      	adds	r3, #1
 800c352:	6023      	str	r3, [r4, #0]
 800c354:	e7ae      	b.n	800c2b4 <__ssvfiscanf_r+0x1ec>
 800c356:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c358:	4621      	mov	r1, r4
 800c35a:	4630      	mov	r0, r6
 800c35c:	4798      	blx	r3
 800c35e:	2800      	cmp	r0, #0
 800c360:	d0a8      	beq.n	800c2b4 <__ssvfiscanf_r+0x1ec>
 800c362:	e78b      	b.n	800c27c <__ssvfiscanf_r+0x1b4>
 800c364:	2b04      	cmp	r3, #4
 800c366:	dc06      	bgt.n	800c376 <__ssvfiscanf_r+0x2ae>
 800c368:	466b      	mov	r3, sp
 800c36a:	4622      	mov	r2, r4
 800c36c:	a941      	add	r1, sp, #260	; 0x104
 800c36e:	4630      	mov	r0, r6
 800c370:	f000 f87a 	bl	800c468 <_scanf_i>
 800c374:	e7ac      	b.n	800c2d0 <__ssvfiscanf_r+0x208>
 800c376:	4b0f      	ldr	r3, [pc, #60]	; (800c3b4 <__ssvfiscanf_r+0x2ec>)
 800c378:	2b00      	cmp	r3, #0
 800c37a:	f43f aecf 	beq.w	800c11c <__ssvfiscanf_r+0x54>
 800c37e:	466b      	mov	r3, sp
 800c380:	4622      	mov	r2, r4
 800c382:	a941      	add	r1, sp, #260	; 0x104
 800c384:	4630      	mov	r0, r6
 800c386:	f7fc fc51 	bl	8008c2c <_scanf_float>
 800c38a:	e7a1      	b.n	800c2d0 <__ssvfiscanf_r+0x208>
 800c38c:	89a3      	ldrh	r3, [r4, #12]
 800c38e:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c392:	bf18      	it	ne
 800c394:	f04f 30ff 	movne.w	r0, #4294967295
 800c398:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800c39c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3a0:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c3a2:	e7f9      	b.n	800c398 <__ssvfiscanf_r+0x2d0>
 800c3a4:	0800c015 	.word	0x0800c015
 800c3a8:	0800c08f 	.word	0x0800c08f
 800c3ac:	0800ddf1 	.word	0x0800ddf1
 800c3b0:	0800e16a 	.word	0x0800e16a
 800c3b4:	08008c2d 	.word	0x08008c2d

0800c3b8 <_scanf_chars>:
 800c3b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3bc:	4615      	mov	r5, r2
 800c3be:	688a      	ldr	r2, [r1, #8]
 800c3c0:	4680      	mov	r8, r0
 800c3c2:	460c      	mov	r4, r1
 800c3c4:	b932      	cbnz	r2, 800c3d4 <_scanf_chars+0x1c>
 800c3c6:	698a      	ldr	r2, [r1, #24]
 800c3c8:	2a00      	cmp	r2, #0
 800c3ca:	bf0c      	ite	eq
 800c3cc:	2201      	moveq	r2, #1
 800c3ce:	f04f 32ff 	movne.w	r2, #4294967295
 800c3d2:	608a      	str	r2, [r1, #8]
 800c3d4:	6822      	ldr	r2, [r4, #0]
 800c3d6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800c464 <_scanf_chars+0xac>
 800c3da:	06d1      	lsls	r1, r2, #27
 800c3dc:	bf5f      	itttt	pl
 800c3de:	681a      	ldrpl	r2, [r3, #0]
 800c3e0:	1d11      	addpl	r1, r2, #4
 800c3e2:	6019      	strpl	r1, [r3, #0]
 800c3e4:	6816      	ldrpl	r6, [r2, #0]
 800c3e6:	2700      	movs	r7, #0
 800c3e8:	69a0      	ldr	r0, [r4, #24]
 800c3ea:	b188      	cbz	r0, 800c410 <_scanf_chars+0x58>
 800c3ec:	2801      	cmp	r0, #1
 800c3ee:	d107      	bne.n	800c400 <_scanf_chars+0x48>
 800c3f0:	682b      	ldr	r3, [r5, #0]
 800c3f2:	781a      	ldrb	r2, [r3, #0]
 800c3f4:	6963      	ldr	r3, [r4, #20]
 800c3f6:	5c9b      	ldrb	r3, [r3, r2]
 800c3f8:	b953      	cbnz	r3, 800c410 <_scanf_chars+0x58>
 800c3fa:	bb27      	cbnz	r7, 800c446 <_scanf_chars+0x8e>
 800c3fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c400:	2802      	cmp	r0, #2
 800c402:	d120      	bne.n	800c446 <_scanf_chars+0x8e>
 800c404:	682b      	ldr	r3, [r5, #0]
 800c406:	781b      	ldrb	r3, [r3, #0]
 800c408:	f813 3009 	ldrb.w	r3, [r3, r9]
 800c40c:	071b      	lsls	r3, r3, #28
 800c40e:	d41a      	bmi.n	800c446 <_scanf_chars+0x8e>
 800c410:	6823      	ldr	r3, [r4, #0]
 800c412:	06da      	lsls	r2, r3, #27
 800c414:	bf5e      	ittt	pl
 800c416:	682b      	ldrpl	r3, [r5, #0]
 800c418:	781b      	ldrbpl	r3, [r3, #0]
 800c41a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c41e:	682a      	ldr	r2, [r5, #0]
 800c420:	686b      	ldr	r3, [r5, #4]
 800c422:	3201      	adds	r2, #1
 800c424:	602a      	str	r2, [r5, #0]
 800c426:	68a2      	ldr	r2, [r4, #8]
 800c428:	3b01      	subs	r3, #1
 800c42a:	3a01      	subs	r2, #1
 800c42c:	606b      	str	r3, [r5, #4]
 800c42e:	3701      	adds	r7, #1
 800c430:	60a2      	str	r2, [r4, #8]
 800c432:	b142      	cbz	r2, 800c446 <_scanf_chars+0x8e>
 800c434:	2b00      	cmp	r3, #0
 800c436:	dcd7      	bgt.n	800c3e8 <_scanf_chars+0x30>
 800c438:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c43c:	4629      	mov	r1, r5
 800c43e:	4640      	mov	r0, r8
 800c440:	4798      	blx	r3
 800c442:	2800      	cmp	r0, #0
 800c444:	d0d0      	beq.n	800c3e8 <_scanf_chars+0x30>
 800c446:	6823      	ldr	r3, [r4, #0]
 800c448:	f013 0310 	ands.w	r3, r3, #16
 800c44c:	d105      	bne.n	800c45a <_scanf_chars+0xa2>
 800c44e:	68e2      	ldr	r2, [r4, #12]
 800c450:	3201      	adds	r2, #1
 800c452:	60e2      	str	r2, [r4, #12]
 800c454:	69a2      	ldr	r2, [r4, #24]
 800c456:	b102      	cbz	r2, 800c45a <_scanf_chars+0xa2>
 800c458:	7033      	strb	r3, [r6, #0]
 800c45a:	6923      	ldr	r3, [r4, #16]
 800c45c:	441f      	add	r7, r3
 800c45e:	6127      	str	r7, [r4, #16]
 800c460:	2000      	movs	r0, #0
 800c462:	e7cb      	b.n	800c3fc <_scanf_chars+0x44>
 800c464:	0800ddf1 	.word	0x0800ddf1

0800c468 <_scanf_i>:
 800c468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c46c:	4698      	mov	r8, r3
 800c46e:	4b74      	ldr	r3, [pc, #464]	; (800c640 <_scanf_i+0x1d8>)
 800c470:	460c      	mov	r4, r1
 800c472:	4682      	mov	sl, r0
 800c474:	4616      	mov	r6, r2
 800c476:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c47a:	b087      	sub	sp, #28
 800c47c:	ab03      	add	r3, sp, #12
 800c47e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c482:	4b70      	ldr	r3, [pc, #448]	; (800c644 <_scanf_i+0x1dc>)
 800c484:	69a1      	ldr	r1, [r4, #24]
 800c486:	4a70      	ldr	r2, [pc, #448]	; (800c648 <_scanf_i+0x1e0>)
 800c488:	2903      	cmp	r1, #3
 800c48a:	bf18      	it	ne
 800c48c:	461a      	movne	r2, r3
 800c48e:	68a3      	ldr	r3, [r4, #8]
 800c490:	9201      	str	r2, [sp, #4]
 800c492:	1e5a      	subs	r2, r3, #1
 800c494:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c498:	bf88      	it	hi
 800c49a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c49e:	4627      	mov	r7, r4
 800c4a0:	bf82      	ittt	hi
 800c4a2:	eb03 0905 	addhi.w	r9, r3, r5
 800c4a6:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c4aa:	60a3      	strhi	r3, [r4, #8]
 800c4ac:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c4b0:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800c4b4:	bf98      	it	ls
 800c4b6:	f04f 0900 	movls.w	r9, #0
 800c4ba:	6023      	str	r3, [r4, #0]
 800c4bc:	463d      	mov	r5, r7
 800c4be:	f04f 0b00 	mov.w	fp, #0
 800c4c2:	6831      	ldr	r1, [r6, #0]
 800c4c4:	ab03      	add	r3, sp, #12
 800c4c6:	7809      	ldrb	r1, [r1, #0]
 800c4c8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c4cc:	2202      	movs	r2, #2
 800c4ce:	f7f3 fecf 	bl	8000270 <memchr>
 800c4d2:	b328      	cbz	r0, 800c520 <_scanf_i+0xb8>
 800c4d4:	f1bb 0f01 	cmp.w	fp, #1
 800c4d8:	d159      	bne.n	800c58e <_scanf_i+0x126>
 800c4da:	6862      	ldr	r2, [r4, #4]
 800c4dc:	b92a      	cbnz	r2, 800c4ea <_scanf_i+0x82>
 800c4de:	6822      	ldr	r2, [r4, #0]
 800c4e0:	2308      	movs	r3, #8
 800c4e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c4e6:	6063      	str	r3, [r4, #4]
 800c4e8:	6022      	str	r2, [r4, #0]
 800c4ea:	6822      	ldr	r2, [r4, #0]
 800c4ec:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800c4f0:	6022      	str	r2, [r4, #0]
 800c4f2:	68a2      	ldr	r2, [r4, #8]
 800c4f4:	1e51      	subs	r1, r2, #1
 800c4f6:	60a1      	str	r1, [r4, #8]
 800c4f8:	b192      	cbz	r2, 800c520 <_scanf_i+0xb8>
 800c4fa:	6832      	ldr	r2, [r6, #0]
 800c4fc:	1c51      	adds	r1, r2, #1
 800c4fe:	6031      	str	r1, [r6, #0]
 800c500:	7812      	ldrb	r2, [r2, #0]
 800c502:	f805 2b01 	strb.w	r2, [r5], #1
 800c506:	6872      	ldr	r2, [r6, #4]
 800c508:	3a01      	subs	r2, #1
 800c50a:	2a00      	cmp	r2, #0
 800c50c:	6072      	str	r2, [r6, #4]
 800c50e:	dc07      	bgt.n	800c520 <_scanf_i+0xb8>
 800c510:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800c514:	4631      	mov	r1, r6
 800c516:	4650      	mov	r0, sl
 800c518:	4790      	blx	r2
 800c51a:	2800      	cmp	r0, #0
 800c51c:	f040 8085 	bne.w	800c62a <_scanf_i+0x1c2>
 800c520:	f10b 0b01 	add.w	fp, fp, #1
 800c524:	f1bb 0f03 	cmp.w	fp, #3
 800c528:	d1cb      	bne.n	800c4c2 <_scanf_i+0x5a>
 800c52a:	6863      	ldr	r3, [r4, #4]
 800c52c:	b90b      	cbnz	r3, 800c532 <_scanf_i+0xca>
 800c52e:	230a      	movs	r3, #10
 800c530:	6063      	str	r3, [r4, #4]
 800c532:	6863      	ldr	r3, [r4, #4]
 800c534:	4945      	ldr	r1, [pc, #276]	; (800c64c <_scanf_i+0x1e4>)
 800c536:	6960      	ldr	r0, [r4, #20]
 800c538:	1ac9      	subs	r1, r1, r3
 800c53a:	f000 f8b5 	bl	800c6a8 <__sccl>
 800c53e:	f04f 0b00 	mov.w	fp, #0
 800c542:	68a3      	ldr	r3, [r4, #8]
 800c544:	6822      	ldr	r2, [r4, #0]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d03d      	beq.n	800c5c6 <_scanf_i+0x15e>
 800c54a:	6831      	ldr	r1, [r6, #0]
 800c54c:	6960      	ldr	r0, [r4, #20]
 800c54e:	f891 c000 	ldrb.w	ip, [r1]
 800c552:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c556:	2800      	cmp	r0, #0
 800c558:	d035      	beq.n	800c5c6 <_scanf_i+0x15e>
 800c55a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800c55e:	d124      	bne.n	800c5aa <_scanf_i+0x142>
 800c560:	0510      	lsls	r0, r2, #20
 800c562:	d522      	bpl.n	800c5aa <_scanf_i+0x142>
 800c564:	f10b 0b01 	add.w	fp, fp, #1
 800c568:	f1b9 0f00 	cmp.w	r9, #0
 800c56c:	d003      	beq.n	800c576 <_scanf_i+0x10e>
 800c56e:	3301      	adds	r3, #1
 800c570:	f109 39ff 	add.w	r9, r9, #4294967295
 800c574:	60a3      	str	r3, [r4, #8]
 800c576:	6873      	ldr	r3, [r6, #4]
 800c578:	3b01      	subs	r3, #1
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	6073      	str	r3, [r6, #4]
 800c57e:	dd1b      	ble.n	800c5b8 <_scanf_i+0x150>
 800c580:	6833      	ldr	r3, [r6, #0]
 800c582:	3301      	adds	r3, #1
 800c584:	6033      	str	r3, [r6, #0]
 800c586:	68a3      	ldr	r3, [r4, #8]
 800c588:	3b01      	subs	r3, #1
 800c58a:	60a3      	str	r3, [r4, #8]
 800c58c:	e7d9      	b.n	800c542 <_scanf_i+0xda>
 800c58e:	f1bb 0f02 	cmp.w	fp, #2
 800c592:	d1ae      	bne.n	800c4f2 <_scanf_i+0x8a>
 800c594:	6822      	ldr	r2, [r4, #0]
 800c596:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800c59a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800c59e:	d1bf      	bne.n	800c520 <_scanf_i+0xb8>
 800c5a0:	2310      	movs	r3, #16
 800c5a2:	6063      	str	r3, [r4, #4]
 800c5a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c5a8:	e7a2      	b.n	800c4f0 <_scanf_i+0x88>
 800c5aa:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800c5ae:	6022      	str	r2, [r4, #0]
 800c5b0:	780b      	ldrb	r3, [r1, #0]
 800c5b2:	f805 3b01 	strb.w	r3, [r5], #1
 800c5b6:	e7de      	b.n	800c576 <_scanf_i+0x10e>
 800c5b8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c5bc:	4631      	mov	r1, r6
 800c5be:	4650      	mov	r0, sl
 800c5c0:	4798      	blx	r3
 800c5c2:	2800      	cmp	r0, #0
 800c5c4:	d0df      	beq.n	800c586 <_scanf_i+0x11e>
 800c5c6:	6823      	ldr	r3, [r4, #0]
 800c5c8:	05d9      	lsls	r1, r3, #23
 800c5ca:	d50d      	bpl.n	800c5e8 <_scanf_i+0x180>
 800c5cc:	42bd      	cmp	r5, r7
 800c5ce:	d909      	bls.n	800c5e4 <_scanf_i+0x17c>
 800c5d0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c5d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c5d8:	4632      	mov	r2, r6
 800c5da:	4650      	mov	r0, sl
 800c5dc:	4798      	blx	r3
 800c5de:	f105 39ff 	add.w	r9, r5, #4294967295
 800c5e2:	464d      	mov	r5, r9
 800c5e4:	42bd      	cmp	r5, r7
 800c5e6:	d028      	beq.n	800c63a <_scanf_i+0x1d2>
 800c5e8:	6822      	ldr	r2, [r4, #0]
 800c5ea:	f012 0210 	ands.w	r2, r2, #16
 800c5ee:	d113      	bne.n	800c618 <_scanf_i+0x1b0>
 800c5f0:	702a      	strb	r2, [r5, #0]
 800c5f2:	6863      	ldr	r3, [r4, #4]
 800c5f4:	9e01      	ldr	r6, [sp, #4]
 800c5f6:	4639      	mov	r1, r7
 800c5f8:	4650      	mov	r0, sl
 800c5fa:	47b0      	blx	r6
 800c5fc:	f8d8 3000 	ldr.w	r3, [r8]
 800c600:	6821      	ldr	r1, [r4, #0]
 800c602:	1d1a      	adds	r2, r3, #4
 800c604:	f8c8 2000 	str.w	r2, [r8]
 800c608:	f011 0f20 	tst.w	r1, #32
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	d00f      	beq.n	800c630 <_scanf_i+0x1c8>
 800c610:	6018      	str	r0, [r3, #0]
 800c612:	68e3      	ldr	r3, [r4, #12]
 800c614:	3301      	adds	r3, #1
 800c616:	60e3      	str	r3, [r4, #12]
 800c618:	1bed      	subs	r5, r5, r7
 800c61a:	44ab      	add	fp, r5
 800c61c:	6925      	ldr	r5, [r4, #16]
 800c61e:	445d      	add	r5, fp
 800c620:	6125      	str	r5, [r4, #16]
 800c622:	2000      	movs	r0, #0
 800c624:	b007      	add	sp, #28
 800c626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c62a:	f04f 0b00 	mov.w	fp, #0
 800c62e:	e7ca      	b.n	800c5c6 <_scanf_i+0x15e>
 800c630:	07ca      	lsls	r2, r1, #31
 800c632:	bf4c      	ite	mi
 800c634:	8018      	strhmi	r0, [r3, #0]
 800c636:	6018      	strpl	r0, [r3, #0]
 800c638:	e7eb      	b.n	800c612 <_scanf_i+0x1aa>
 800c63a:	2001      	movs	r0, #1
 800c63c:	e7f2      	b.n	800c624 <_scanf_i+0x1bc>
 800c63e:	bf00      	nop
 800c640:	0800dd40 	.word	0x0800dd40
 800c644:	0800c815 	.word	0x0800c815
 800c648:	08009eb1 	.word	0x08009eb1
 800c64c:	0800e18e 	.word	0x0800e18e

0800c650 <_read_r>:
 800c650:	b538      	push	{r3, r4, r5, lr}
 800c652:	4d07      	ldr	r5, [pc, #28]	; (800c670 <_read_r+0x20>)
 800c654:	4604      	mov	r4, r0
 800c656:	4608      	mov	r0, r1
 800c658:	4611      	mov	r1, r2
 800c65a:	2200      	movs	r2, #0
 800c65c:	602a      	str	r2, [r5, #0]
 800c65e:	461a      	mov	r2, r3
 800c660:	f7f6 f884 	bl	800276c <_read>
 800c664:	1c43      	adds	r3, r0, #1
 800c666:	d102      	bne.n	800c66e <_read_r+0x1e>
 800c668:	682b      	ldr	r3, [r5, #0]
 800c66a:	b103      	cbz	r3, 800c66e <_read_r+0x1e>
 800c66c:	6023      	str	r3, [r4, #0]
 800c66e:	bd38      	pop	{r3, r4, r5, pc}
 800c670:	20018798 	.word	0x20018798
 800c674:	00000000 	.word	0x00000000

0800c678 <nan>:
 800c678:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c680 <nan+0x8>
 800c67c:	4770      	bx	lr
 800c67e:	bf00      	nop
 800c680:	00000000 	.word	0x00000000
 800c684:	7ff80000 	.word	0x7ff80000

0800c688 <_sbrk_r>:
 800c688:	b538      	push	{r3, r4, r5, lr}
 800c68a:	4d06      	ldr	r5, [pc, #24]	; (800c6a4 <_sbrk_r+0x1c>)
 800c68c:	2300      	movs	r3, #0
 800c68e:	4604      	mov	r4, r0
 800c690:	4608      	mov	r0, r1
 800c692:	602b      	str	r3, [r5, #0]
 800c694:	f7f6 f8d8 	bl	8002848 <_sbrk>
 800c698:	1c43      	adds	r3, r0, #1
 800c69a:	d102      	bne.n	800c6a2 <_sbrk_r+0x1a>
 800c69c:	682b      	ldr	r3, [r5, #0]
 800c69e:	b103      	cbz	r3, 800c6a2 <_sbrk_r+0x1a>
 800c6a0:	6023      	str	r3, [r4, #0]
 800c6a2:	bd38      	pop	{r3, r4, r5, pc}
 800c6a4:	20018798 	.word	0x20018798

0800c6a8 <__sccl>:
 800c6a8:	b570      	push	{r4, r5, r6, lr}
 800c6aa:	780b      	ldrb	r3, [r1, #0]
 800c6ac:	4604      	mov	r4, r0
 800c6ae:	2b5e      	cmp	r3, #94	; 0x5e
 800c6b0:	bf0b      	itete	eq
 800c6b2:	784b      	ldrbeq	r3, [r1, #1]
 800c6b4:	1c48      	addne	r0, r1, #1
 800c6b6:	1c88      	addeq	r0, r1, #2
 800c6b8:	2200      	movne	r2, #0
 800c6ba:	bf08      	it	eq
 800c6bc:	2201      	moveq	r2, #1
 800c6be:	1e61      	subs	r1, r4, #1
 800c6c0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800c6c4:	f801 2f01 	strb.w	r2, [r1, #1]!
 800c6c8:	42a9      	cmp	r1, r5
 800c6ca:	d1fb      	bne.n	800c6c4 <__sccl+0x1c>
 800c6cc:	b90b      	cbnz	r3, 800c6d2 <__sccl+0x2a>
 800c6ce:	3801      	subs	r0, #1
 800c6d0:	bd70      	pop	{r4, r5, r6, pc}
 800c6d2:	f082 0101 	eor.w	r1, r2, #1
 800c6d6:	54e1      	strb	r1, [r4, r3]
 800c6d8:	1c42      	adds	r2, r0, #1
 800c6da:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800c6de:	2d2d      	cmp	r5, #45	; 0x2d
 800c6e0:	f102 36ff 	add.w	r6, r2, #4294967295
 800c6e4:	4610      	mov	r0, r2
 800c6e6:	d006      	beq.n	800c6f6 <__sccl+0x4e>
 800c6e8:	2d5d      	cmp	r5, #93	; 0x5d
 800c6ea:	d0f1      	beq.n	800c6d0 <__sccl+0x28>
 800c6ec:	b90d      	cbnz	r5, 800c6f2 <__sccl+0x4a>
 800c6ee:	4630      	mov	r0, r6
 800c6f0:	e7ee      	b.n	800c6d0 <__sccl+0x28>
 800c6f2:	462b      	mov	r3, r5
 800c6f4:	e7ef      	b.n	800c6d6 <__sccl+0x2e>
 800c6f6:	7816      	ldrb	r6, [r2, #0]
 800c6f8:	2e5d      	cmp	r6, #93	; 0x5d
 800c6fa:	d0fa      	beq.n	800c6f2 <__sccl+0x4a>
 800c6fc:	42b3      	cmp	r3, r6
 800c6fe:	dcf8      	bgt.n	800c6f2 <__sccl+0x4a>
 800c700:	4618      	mov	r0, r3
 800c702:	3001      	adds	r0, #1
 800c704:	4286      	cmp	r6, r0
 800c706:	5421      	strb	r1, [r4, r0]
 800c708:	dcfb      	bgt.n	800c702 <__sccl+0x5a>
 800c70a:	43d8      	mvns	r0, r3
 800c70c:	4430      	add	r0, r6
 800c70e:	1c5d      	adds	r5, r3, #1
 800c710:	42b3      	cmp	r3, r6
 800c712:	bfa8      	it	ge
 800c714:	2000      	movge	r0, #0
 800c716:	182b      	adds	r3, r5, r0
 800c718:	3202      	adds	r2, #2
 800c71a:	e7de      	b.n	800c6da <__sccl+0x32>

0800c71c <_strtoul_l.isra.0>:
 800c71c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c720:	4e3b      	ldr	r6, [pc, #236]	; (800c810 <_strtoul_l.isra.0+0xf4>)
 800c722:	4686      	mov	lr, r0
 800c724:	468c      	mov	ip, r1
 800c726:	4660      	mov	r0, ip
 800c728:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800c72c:	5da5      	ldrb	r5, [r4, r6]
 800c72e:	f015 0508 	ands.w	r5, r5, #8
 800c732:	d1f8      	bne.n	800c726 <_strtoul_l.isra.0+0xa>
 800c734:	2c2d      	cmp	r4, #45	; 0x2d
 800c736:	d134      	bne.n	800c7a2 <_strtoul_l.isra.0+0x86>
 800c738:	f89c 4000 	ldrb.w	r4, [ip]
 800c73c:	f04f 0801 	mov.w	r8, #1
 800c740:	f100 0c02 	add.w	ip, r0, #2
 800c744:	2b00      	cmp	r3, #0
 800c746:	d05e      	beq.n	800c806 <_strtoul_l.isra.0+0xea>
 800c748:	2b10      	cmp	r3, #16
 800c74a:	d10c      	bne.n	800c766 <_strtoul_l.isra.0+0x4a>
 800c74c:	2c30      	cmp	r4, #48	; 0x30
 800c74e:	d10a      	bne.n	800c766 <_strtoul_l.isra.0+0x4a>
 800c750:	f89c 0000 	ldrb.w	r0, [ip]
 800c754:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800c758:	2858      	cmp	r0, #88	; 0x58
 800c75a:	d14f      	bne.n	800c7fc <_strtoul_l.isra.0+0xe0>
 800c75c:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800c760:	2310      	movs	r3, #16
 800c762:	f10c 0c02 	add.w	ip, ip, #2
 800c766:	f04f 37ff 	mov.w	r7, #4294967295
 800c76a:	2500      	movs	r5, #0
 800c76c:	fbb7 f7f3 	udiv	r7, r7, r3
 800c770:	fb03 f907 	mul.w	r9, r3, r7
 800c774:	ea6f 0909 	mvn.w	r9, r9
 800c778:	4628      	mov	r0, r5
 800c77a:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800c77e:	2e09      	cmp	r6, #9
 800c780:	d818      	bhi.n	800c7b4 <_strtoul_l.isra.0+0x98>
 800c782:	4634      	mov	r4, r6
 800c784:	42a3      	cmp	r3, r4
 800c786:	dd24      	ble.n	800c7d2 <_strtoul_l.isra.0+0xb6>
 800c788:	2d00      	cmp	r5, #0
 800c78a:	db1f      	blt.n	800c7cc <_strtoul_l.isra.0+0xb0>
 800c78c:	4287      	cmp	r7, r0
 800c78e:	d31d      	bcc.n	800c7cc <_strtoul_l.isra.0+0xb0>
 800c790:	d101      	bne.n	800c796 <_strtoul_l.isra.0+0x7a>
 800c792:	45a1      	cmp	r9, r4
 800c794:	db1a      	blt.n	800c7cc <_strtoul_l.isra.0+0xb0>
 800c796:	fb00 4003 	mla	r0, r0, r3, r4
 800c79a:	2501      	movs	r5, #1
 800c79c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800c7a0:	e7eb      	b.n	800c77a <_strtoul_l.isra.0+0x5e>
 800c7a2:	2c2b      	cmp	r4, #43	; 0x2b
 800c7a4:	bf08      	it	eq
 800c7a6:	f89c 4000 	ldrbeq.w	r4, [ip]
 800c7aa:	46a8      	mov	r8, r5
 800c7ac:	bf08      	it	eq
 800c7ae:	f100 0c02 	addeq.w	ip, r0, #2
 800c7b2:	e7c7      	b.n	800c744 <_strtoul_l.isra.0+0x28>
 800c7b4:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800c7b8:	2e19      	cmp	r6, #25
 800c7ba:	d801      	bhi.n	800c7c0 <_strtoul_l.isra.0+0xa4>
 800c7bc:	3c37      	subs	r4, #55	; 0x37
 800c7be:	e7e1      	b.n	800c784 <_strtoul_l.isra.0+0x68>
 800c7c0:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800c7c4:	2e19      	cmp	r6, #25
 800c7c6:	d804      	bhi.n	800c7d2 <_strtoul_l.isra.0+0xb6>
 800c7c8:	3c57      	subs	r4, #87	; 0x57
 800c7ca:	e7db      	b.n	800c784 <_strtoul_l.isra.0+0x68>
 800c7cc:	f04f 35ff 	mov.w	r5, #4294967295
 800c7d0:	e7e4      	b.n	800c79c <_strtoul_l.isra.0+0x80>
 800c7d2:	2d00      	cmp	r5, #0
 800c7d4:	da07      	bge.n	800c7e6 <_strtoul_l.isra.0+0xca>
 800c7d6:	2322      	movs	r3, #34	; 0x22
 800c7d8:	f8ce 3000 	str.w	r3, [lr]
 800c7dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c7e0:	b942      	cbnz	r2, 800c7f4 <_strtoul_l.isra.0+0xd8>
 800c7e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c7e6:	f1b8 0f00 	cmp.w	r8, #0
 800c7ea:	d000      	beq.n	800c7ee <_strtoul_l.isra.0+0xd2>
 800c7ec:	4240      	negs	r0, r0
 800c7ee:	2a00      	cmp	r2, #0
 800c7f0:	d0f7      	beq.n	800c7e2 <_strtoul_l.isra.0+0xc6>
 800c7f2:	b10d      	cbz	r5, 800c7f8 <_strtoul_l.isra.0+0xdc>
 800c7f4:	f10c 31ff 	add.w	r1, ip, #4294967295
 800c7f8:	6011      	str	r1, [r2, #0]
 800c7fa:	e7f2      	b.n	800c7e2 <_strtoul_l.isra.0+0xc6>
 800c7fc:	2430      	movs	r4, #48	; 0x30
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d1b1      	bne.n	800c766 <_strtoul_l.isra.0+0x4a>
 800c802:	2308      	movs	r3, #8
 800c804:	e7af      	b.n	800c766 <_strtoul_l.isra.0+0x4a>
 800c806:	2c30      	cmp	r4, #48	; 0x30
 800c808:	d0a2      	beq.n	800c750 <_strtoul_l.isra.0+0x34>
 800c80a:	230a      	movs	r3, #10
 800c80c:	e7ab      	b.n	800c766 <_strtoul_l.isra.0+0x4a>
 800c80e:	bf00      	nop
 800c810:	0800ddf1 	.word	0x0800ddf1

0800c814 <_strtoul_r>:
 800c814:	f7ff bf82 	b.w	800c71c <_strtoul_l.isra.0>

0800c818 <__submore>:
 800c818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c81c:	460c      	mov	r4, r1
 800c81e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c820:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c824:	4299      	cmp	r1, r3
 800c826:	d11d      	bne.n	800c864 <__submore+0x4c>
 800c828:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c82c:	f7ff fa3c 	bl	800bca8 <_malloc_r>
 800c830:	b918      	cbnz	r0, 800c83a <__submore+0x22>
 800c832:	f04f 30ff 	mov.w	r0, #4294967295
 800c836:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c83a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c83e:	63a3      	str	r3, [r4, #56]	; 0x38
 800c840:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800c844:	6360      	str	r0, [r4, #52]	; 0x34
 800c846:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800c84a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800c84e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800c852:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800c856:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800c85a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800c85e:	6020      	str	r0, [r4, #0]
 800c860:	2000      	movs	r0, #0
 800c862:	e7e8      	b.n	800c836 <__submore+0x1e>
 800c864:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800c866:	0077      	lsls	r7, r6, #1
 800c868:	463a      	mov	r2, r7
 800c86a:	f000 fa2d 	bl	800ccc8 <_realloc_r>
 800c86e:	4605      	mov	r5, r0
 800c870:	2800      	cmp	r0, #0
 800c872:	d0de      	beq.n	800c832 <__submore+0x1a>
 800c874:	eb00 0806 	add.w	r8, r0, r6
 800c878:	4601      	mov	r1, r0
 800c87a:	4632      	mov	r2, r6
 800c87c:	4640      	mov	r0, r8
 800c87e:	f7fe fce9 	bl	800b254 <memcpy>
 800c882:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800c886:	f8c4 8000 	str.w	r8, [r4]
 800c88a:	e7e9      	b.n	800c860 <__submore+0x48>

0800c88c <__ascii_wctomb>:
 800c88c:	b149      	cbz	r1, 800c8a2 <__ascii_wctomb+0x16>
 800c88e:	2aff      	cmp	r2, #255	; 0xff
 800c890:	bf85      	ittet	hi
 800c892:	238a      	movhi	r3, #138	; 0x8a
 800c894:	6003      	strhi	r3, [r0, #0]
 800c896:	700a      	strbls	r2, [r1, #0]
 800c898:	f04f 30ff 	movhi.w	r0, #4294967295
 800c89c:	bf98      	it	ls
 800c89e:	2001      	movls	r0, #1
 800c8a0:	4770      	bx	lr
 800c8a2:	4608      	mov	r0, r1
 800c8a4:	4770      	bx	lr
	...

0800c8a8 <__assert_func>:
 800c8a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c8aa:	4614      	mov	r4, r2
 800c8ac:	461a      	mov	r2, r3
 800c8ae:	4b09      	ldr	r3, [pc, #36]	; (800c8d4 <__assert_func+0x2c>)
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	4605      	mov	r5, r0
 800c8b4:	68d8      	ldr	r0, [r3, #12]
 800c8b6:	b14c      	cbz	r4, 800c8cc <__assert_func+0x24>
 800c8b8:	4b07      	ldr	r3, [pc, #28]	; (800c8d8 <__assert_func+0x30>)
 800c8ba:	9100      	str	r1, [sp, #0]
 800c8bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c8c0:	4906      	ldr	r1, [pc, #24]	; (800c8dc <__assert_func+0x34>)
 800c8c2:	462b      	mov	r3, r5
 800c8c4:	f000 f9a6 	bl	800cc14 <fiprintf>
 800c8c8:	f000 fc3e 	bl	800d148 <abort>
 800c8cc:	4b04      	ldr	r3, [pc, #16]	; (800c8e0 <__assert_func+0x38>)
 800c8ce:	461c      	mov	r4, r3
 800c8d0:	e7f3      	b.n	800c8ba <__assert_func+0x12>
 800c8d2:	bf00      	nop
 800c8d4:	200000fc 	.word	0x200000fc
 800c8d8:	0800e190 	.word	0x0800e190
 800c8dc:	0800e19d 	.word	0x0800e19d
 800c8e0:	0800e1cb 	.word	0x0800e1cb

0800c8e4 <__sflush_r>:
 800c8e4:	898a      	ldrh	r2, [r1, #12]
 800c8e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8ea:	4605      	mov	r5, r0
 800c8ec:	0710      	lsls	r0, r2, #28
 800c8ee:	460c      	mov	r4, r1
 800c8f0:	d458      	bmi.n	800c9a4 <__sflush_r+0xc0>
 800c8f2:	684b      	ldr	r3, [r1, #4]
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	dc05      	bgt.n	800c904 <__sflush_r+0x20>
 800c8f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	dc02      	bgt.n	800c904 <__sflush_r+0x20>
 800c8fe:	2000      	movs	r0, #0
 800c900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c904:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c906:	2e00      	cmp	r6, #0
 800c908:	d0f9      	beq.n	800c8fe <__sflush_r+0x1a>
 800c90a:	2300      	movs	r3, #0
 800c90c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c910:	682f      	ldr	r7, [r5, #0]
 800c912:	602b      	str	r3, [r5, #0]
 800c914:	d032      	beq.n	800c97c <__sflush_r+0x98>
 800c916:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c918:	89a3      	ldrh	r3, [r4, #12]
 800c91a:	075a      	lsls	r2, r3, #29
 800c91c:	d505      	bpl.n	800c92a <__sflush_r+0x46>
 800c91e:	6863      	ldr	r3, [r4, #4]
 800c920:	1ac0      	subs	r0, r0, r3
 800c922:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c924:	b10b      	cbz	r3, 800c92a <__sflush_r+0x46>
 800c926:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c928:	1ac0      	subs	r0, r0, r3
 800c92a:	2300      	movs	r3, #0
 800c92c:	4602      	mov	r2, r0
 800c92e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c930:	6a21      	ldr	r1, [r4, #32]
 800c932:	4628      	mov	r0, r5
 800c934:	47b0      	blx	r6
 800c936:	1c43      	adds	r3, r0, #1
 800c938:	89a3      	ldrh	r3, [r4, #12]
 800c93a:	d106      	bne.n	800c94a <__sflush_r+0x66>
 800c93c:	6829      	ldr	r1, [r5, #0]
 800c93e:	291d      	cmp	r1, #29
 800c940:	d82c      	bhi.n	800c99c <__sflush_r+0xb8>
 800c942:	4a2a      	ldr	r2, [pc, #168]	; (800c9ec <__sflush_r+0x108>)
 800c944:	40ca      	lsrs	r2, r1
 800c946:	07d6      	lsls	r6, r2, #31
 800c948:	d528      	bpl.n	800c99c <__sflush_r+0xb8>
 800c94a:	2200      	movs	r2, #0
 800c94c:	6062      	str	r2, [r4, #4]
 800c94e:	04d9      	lsls	r1, r3, #19
 800c950:	6922      	ldr	r2, [r4, #16]
 800c952:	6022      	str	r2, [r4, #0]
 800c954:	d504      	bpl.n	800c960 <__sflush_r+0x7c>
 800c956:	1c42      	adds	r2, r0, #1
 800c958:	d101      	bne.n	800c95e <__sflush_r+0x7a>
 800c95a:	682b      	ldr	r3, [r5, #0]
 800c95c:	b903      	cbnz	r3, 800c960 <__sflush_r+0x7c>
 800c95e:	6560      	str	r0, [r4, #84]	; 0x54
 800c960:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c962:	602f      	str	r7, [r5, #0]
 800c964:	2900      	cmp	r1, #0
 800c966:	d0ca      	beq.n	800c8fe <__sflush_r+0x1a>
 800c968:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c96c:	4299      	cmp	r1, r3
 800c96e:	d002      	beq.n	800c976 <__sflush_r+0x92>
 800c970:	4628      	mov	r0, r5
 800c972:	f7ff f949 	bl	800bc08 <_free_r>
 800c976:	2000      	movs	r0, #0
 800c978:	6360      	str	r0, [r4, #52]	; 0x34
 800c97a:	e7c1      	b.n	800c900 <__sflush_r+0x1c>
 800c97c:	6a21      	ldr	r1, [r4, #32]
 800c97e:	2301      	movs	r3, #1
 800c980:	4628      	mov	r0, r5
 800c982:	47b0      	blx	r6
 800c984:	1c41      	adds	r1, r0, #1
 800c986:	d1c7      	bne.n	800c918 <__sflush_r+0x34>
 800c988:	682b      	ldr	r3, [r5, #0]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d0c4      	beq.n	800c918 <__sflush_r+0x34>
 800c98e:	2b1d      	cmp	r3, #29
 800c990:	d001      	beq.n	800c996 <__sflush_r+0xb2>
 800c992:	2b16      	cmp	r3, #22
 800c994:	d101      	bne.n	800c99a <__sflush_r+0xb6>
 800c996:	602f      	str	r7, [r5, #0]
 800c998:	e7b1      	b.n	800c8fe <__sflush_r+0x1a>
 800c99a:	89a3      	ldrh	r3, [r4, #12]
 800c99c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9a0:	81a3      	strh	r3, [r4, #12]
 800c9a2:	e7ad      	b.n	800c900 <__sflush_r+0x1c>
 800c9a4:	690f      	ldr	r7, [r1, #16]
 800c9a6:	2f00      	cmp	r7, #0
 800c9a8:	d0a9      	beq.n	800c8fe <__sflush_r+0x1a>
 800c9aa:	0793      	lsls	r3, r2, #30
 800c9ac:	680e      	ldr	r6, [r1, #0]
 800c9ae:	bf08      	it	eq
 800c9b0:	694b      	ldreq	r3, [r1, #20]
 800c9b2:	600f      	str	r7, [r1, #0]
 800c9b4:	bf18      	it	ne
 800c9b6:	2300      	movne	r3, #0
 800c9b8:	eba6 0807 	sub.w	r8, r6, r7
 800c9bc:	608b      	str	r3, [r1, #8]
 800c9be:	f1b8 0f00 	cmp.w	r8, #0
 800c9c2:	dd9c      	ble.n	800c8fe <__sflush_r+0x1a>
 800c9c4:	6a21      	ldr	r1, [r4, #32]
 800c9c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c9c8:	4643      	mov	r3, r8
 800c9ca:	463a      	mov	r2, r7
 800c9cc:	4628      	mov	r0, r5
 800c9ce:	47b0      	blx	r6
 800c9d0:	2800      	cmp	r0, #0
 800c9d2:	dc06      	bgt.n	800c9e2 <__sflush_r+0xfe>
 800c9d4:	89a3      	ldrh	r3, [r4, #12]
 800c9d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9da:	81a3      	strh	r3, [r4, #12]
 800c9dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c9e0:	e78e      	b.n	800c900 <__sflush_r+0x1c>
 800c9e2:	4407      	add	r7, r0
 800c9e4:	eba8 0800 	sub.w	r8, r8, r0
 800c9e8:	e7e9      	b.n	800c9be <__sflush_r+0xda>
 800c9ea:	bf00      	nop
 800c9ec:	20400001 	.word	0x20400001

0800c9f0 <_fflush_r>:
 800c9f0:	b538      	push	{r3, r4, r5, lr}
 800c9f2:	690b      	ldr	r3, [r1, #16]
 800c9f4:	4605      	mov	r5, r0
 800c9f6:	460c      	mov	r4, r1
 800c9f8:	b913      	cbnz	r3, 800ca00 <_fflush_r+0x10>
 800c9fa:	2500      	movs	r5, #0
 800c9fc:	4628      	mov	r0, r5
 800c9fe:	bd38      	pop	{r3, r4, r5, pc}
 800ca00:	b118      	cbz	r0, 800ca0a <_fflush_r+0x1a>
 800ca02:	6983      	ldr	r3, [r0, #24]
 800ca04:	b90b      	cbnz	r3, 800ca0a <_fflush_r+0x1a>
 800ca06:	f000 f887 	bl	800cb18 <__sinit>
 800ca0a:	4b14      	ldr	r3, [pc, #80]	; (800ca5c <_fflush_r+0x6c>)
 800ca0c:	429c      	cmp	r4, r3
 800ca0e:	d11b      	bne.n	800ca48 <_fflush_r+0x58>
 800ca10:	686c      	ldr	r4, [r5, #4]
 800ca12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d0ef      	beq.n	800c9fa <_fflush_r+0xa>
 800ca1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ca1c:	07d0      	lsls	r0, r2, #31
 800ca1e:	d404      	bmi.n	800ca2a <_fflush_r+0x3a>
 800ca20:	0599      	lsls	r1, r3, #22
 800ca22:	d402      	bmi.n	800ca2a <_fflush_r+0x3a>
 800ca24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca26:	f000 f927 	bl	800cc78 <__retarget_lock_acquire_recursive>
 800ca2a:	4628      	mov	r0, r5
 800ca2c:	4621      	mov	r1, r4
 800ca2e:	f7ff ff59 	bl	800c8e4 <__sflush_r>
 800ca32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ca34:	07da      	lsls	r2, r3, #31
 800ca36:	4605      	mov	r5, r0
 800ca38:	d4e0      	bmi.n	800c9fc <_fflush_r+0xc>
 800ca3a:	89a3      	ldrh	r3, [r4, #12]
 800ca3c:	059b      	lsls	r3, r3, #22
 800ca3e:	d4dd      	bmi.n	800c9fc <_fflush_r+0xc>
 800ca40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca42:	f000 f91a 	bl	800cc7a <__retarget_lock_release_recursive>
 800ca46:	e7d9      	b.n	800c9fc <_fflush_r+0xc>
 800ca48:	4b05      	ldr	r3, [pc, #20]	; (800ca60 <_fflush_r+0x70>)
 800ca4a:	429c      	cmp	r4, r3
 800ca4c:	d101      	bne.n	800ca52 <_fflush_r+0x62>
 800ca4e:	68ac      	ldr	r4, [r5, #8]
 800ca50:	e7df      	b.n	800ca12 <_fflush_r+0x22>
 800ca52:	4b04      	ldr	r3, [pc, #16]	; (800ca64 <_fflush_r+0x74>)
 800ca54:	429c      	cmp	r4, r3
 800ca56:	bf08      	it	eq
 800ca58:	68ec      	ldreq	r4, [r5, #12]
 800ca5a:	e7da      	b.n	800ca12 <_fflush_r+0x22>
 800ca5c:	0800e1ec 	.word	0x0800e1ec
 800ca60:	0800e20c 	.word	0x0800e20c
 800ca64:	0800e1cc 	.word	0x0800e1cc

0800ca68 <std>:
 800ca68:	2300      	movs	r3, #0
 800ca6a:	b510      	push	{r4, lr}
 800ca6c:	4604      	mov	r4, r0
 800ca6e:	e9c0 3300 	strd	r3, r3, [r0]
 800ca72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ca76:	6083      	str	r3, [r0, #8]
 800ca78:	8181      	strh	r1, [r0, #12]
 800ca7a:	6643      	str	r3, [r0, #100]	; 0x64
 800ca7c:	81c2      	strh	r2, [r0, #14]
 800ca7e:	6183      	str	r3, [r0, #24]
 800ca80:	4619      	mov	r1, r3
 800ca82:	2208      	movs	r2, #8
 800ca84:	305c      	adds	r0, #92	; 0x5c
 800ca86:	f7fb fc87 	bl	8008398 <memset>
 800ca8a:	4b05      	ldr	r3, [pc, #20]	; (800caa0 <std+0x38>)
 800ca8c:	6263      	str	r3, [r4, #36]	; 0x24
 800ca8e:	4b05      	ldr	r3, [pc, #20]	; (800caa4 <std+0x3c>)
 800ca90:	62a3      	str	r3, [r4, #40]	; 0x28
 800ca92:	4b05      	ldr	r3, [pc, #20]	; (800caa8 <std+0x40>)
 800ca94:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ca96:	4b05      	ldr	r3, [pc, #20]	; (800caac <std+0x44>)
 800ca98:	6224      	str	r4, [r4, #32]
 800ca9a:	6323      	str	r3, [r4, #48]	; 0x30
 800ca9c:	bd10      	pop	{r4, pc}
 800ca9e:	bf00      	nop
 800caa0:	080090d9 	.word	0x080090d9
 800caa4:	080090ff 	.word	0x080090ff
 800caa8:	08009137 	.word	0x08009137
 800caac:	0800915b 	.word	0x0800915b

0800cab0 <_cleanup_r>:
 800cab0:	4901      	ldr	r1, [pc, #4]	; (800cab8 <_cleanup_r+0x8>)
 800cab2:	f000 b8c1 	b.w	800cc38 <_fwalk_reent>
 800cab6:	bf00      	nop
 800cab8:	0800c9f1 	.word	0x0800c9f1

0800cabc <__sfmoreglue>:
 800cabc:	b570      	push	{r4, r5, r6, lr}
 800cabe:	1e4a      	subs	r2, r1, #1
 800cac0:	2568      	movs	r5, #104	; 0x68
 800cac2:	4355      	muls	r5, r2
 800cac4:	460e      	mov	r6, r1
 800cac6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800caca:	f7ff f8ed 	bl	800bca8 <_malloc_r>
 800cace:	4604      	mov	r4, r0
 800cad0:	b140      	cbz	r0, 800cae4 <__sfmoreglue+0x28>
 800cad2:	2100      	movs	r1, #0
 800cad4:	e9c0 1600 	strd	r1, r6, [r0]
 800cad8:	300c      	adds	r0, #12
 800cada:	60a0      	str	r0, [r4, #8]
 800cadc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cae0:	f7fb fc5a 	bl	8008398 <memset>
 800cae4:	4620      	mov	r0, r4
 800cae6:	bd70      	pop	{r4, r5, r6, pc}

0800cae8 <__sfp_lock_acquire>:
 800cae8:	4801      	ldr	r0, [pc, #4]	; (800caf0 <__sfp_lock_acquire+0x8>)
 800caea:	f000 b8c5 	b.w	800cc78 <__retarget_lock_acquire_recursive>
 800caee:	bf00      	nop
 800caf0:	200187a4 	.word	0x200187a4

0800caf4 <__sfp_lock_release>:
 800caf4:	4801      	ldr	r0, [pc, #4]	; (800cafc <__sfp_lock_release+0x8>)
 800caf6:	f000 b8c0 	b.w	800cc7a <__retarget_lock_release_recursive>
 800cafa:	bf00      	nop
 800cafc:	200187a4 	.word	0x200187a4

0800cb00 <__sinit_lock_acquire>:
 800cb00:	4801      	ldr	r0, [pc, #4]	; (800cb08 <__sinit_lock_acquire+0x8>)
 800cb02:	f000 b8b9 	b.w	800cc78 <__retarget_lock_acquire_recursive>
 800cb06:	bf00      	nop
 800cb08:	2001879f 	.word	0x2001879f

0800cb0c <__sinit_lock_release>:
 800cb0c:	4801      	ldr	r0, [pc, #4]	; (800cb14 <__sinit_lock_release+0x8>)
 800cb0e:	f000 b8b4 	b.w	800cc7a <__retarget_lock_release_recursive>
 800cb12:	bf00      	nop
 800cb14:	2001879f 	.word	0x2001879f

0800cb18 <__sinit>:
 800cb18:	b510      	push	{r4, lr}
 800cb1a:	4604      	mov	r4, r0
 800cb1c:	f7ff fff0 	bl	800cb00 <__sinit_lock_acquire>
 800cb20:	69a3      	ldr	r3, [r4, #24]
 800cb22:	b11b      	cbz	r3, 800cb2c <__sinit+0x14>
 800cb24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb28:	f7ff bff0 	b.w	800cb0c <__sinit_lock_release>
 800cb2c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cb30:	6523      	str	r3, [r4, #80]	; 0x50
 800cb32:	4b13      	ldr	r3, [pc, #76]	; (800cb80 <__sinit+0x68>)
 800cb34:	4a13      	ldr	r2, [pc, #76]	; (800cb84 <__sinit+0x6c>)
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	62a2      	str	r2, [r4, #40]	; 0x28
 800cb3a:	42a3      	cmp	r3, r4
 800cb3c:	bf04      	itt	eq
 800cb3e:	2301      	moveq	r3, #1
 800cb40:	61a3      	streq	r3, [r4, #24]
 800cb42:	4620      	mov	r0, r4
 800cb44:	f000 f820 	bl	800cb88 <__sfp>
 800cb48:	6060      	str	r0, [r4, #4]
 800cb4a:	4620      	mov	r0, r4
 800cb4c:	f000 f81c 	bl	800cb88 <__sfp>
 800cb50:	60a0      	str	r0, [r4, #8]
 800cb52:	4620      	mov	r0, r4
 800cb54:	f000 f818 	bl	800cb88 <__sfp>
 800cb58:	2200      	movs	r2, #0
 800cb5a:	60e0      	str	r0, [r4, #12]
 800cb5c:	2104      	movs	r1, #4
 800cb5e:	6860      	ldr	r0, [r4, #4]
 800cb60:	f7ff ff82 	bl	800ca68 <std>
 800cb64:	68a0      	ldr	r0, [r4, #8]
 800cb66:	2201      	movs	r2, #1
 800cb68:	2109      	movs	r1, #9
 800cb6a:	f7ff ff7d 	bl	800ca68 <std>
 800cb6e:	68e0      	ldr	r0, [r4, #12]
 800cb70:	2202      	movs	r2, #2
 800cb72:	2112      	movs	r1, #18
 800cb74:	f7ff ff78 	bl	800ca68 <std>
 800cb78:	2301      	movs	r3, #1
 800cb7a:	61a3      	str	r3, [r4, #24]
 800cb7c:	e7d2      	b.n	800cb24 <__sinit+0xc>
 800cb7e:	bf00      	nop
 800cb80:	0800dd64 	.word	0x0800dd64
 800cb84:	0800cab1 	.word	0x0800cab1

0800cb88 <__sfp>:
 800cb88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb8a:	4607      	mov	r7, r0
 800cb8c:	f7ff ffac 	bl	800cae8 <__sfp_lock_acquire>
 800cb90:	4b1e      	ldr	r3, [pc, #120]	; (800cc0c <__sfp+0x84>)
 800cb92:	681e      	ldr	r6, [r3, #0]
 800cb94:	69b3      	ldr	r3, [r6, #24]
 800cb96:	b913      	cbnz	r3, 800cb9e <__sfp+0x16>
 800cb98:	4630      	mov	r0, r6
 800cb9a:	f7ff ffbd 	bl	800cb18 <__sinit>
 800cb9e:	3648      	adds	r6, #72	; 0x48
 800cba0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cba4:	3b01      	subs	r3, #1
 800cba6:	d503      	bpl.n	800cbb0 <__sfp+0x28>
 800cba8:	6833      	ldr	r3, [r6, #0]
 800cbaa:	b30b      	cbz	r3, 800cbf0 <__sfp+0x68>
 800cbac:	6836      	ldr	r6, [r6, #0]
 800cbae:	e7f7      	b.n	800cba0 <__sfp+0x18>
 800cbb0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cbb4:	b9d5      	cbnz	r5, 800cbec <__sfp+0x64>
 800cbb6:	4b16      	ldr	r3, [pc, #88]	; (800cc10 <__sfp+0x88>)
 800cbb8:	60e3      	str	r3, [r4, #12]
 800cbba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cbbe:	6665      	str	r5, [r4, #100]	; 0x64
 800cbc0:	f000 f859 	bl	800cc76 <__retarget_lock_init_recursive>
 800cbc4:	f7ff ff96 	bl	800caf4 <__sfp_lock_release>
 800cbc8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cbcc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cbd0:	6025      	str	r5, [r4, #0]
 800cbd2:	61a5      	str	r5, [r4, #24]
 800cbd4:	2208      	movs	r2, #8
 800cbd6:	4629      	mov	r1, r5
 800cbd8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cbdc:	f7fb fbdc 	bl	8008398 <memset>
 800cbe0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cbe4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cbe8:	4620      	mov	r0, r4
 800cbea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbec:	3468      	adds	r4, #104	; 0x68
 800cbee:	e7d9      	b.n	800cba4 <__sfp+0x1c>
 800cbf0:	2104      	movs	r1, #4
 800cbf2:	4638      	mov	r0, r7
 800cbf4:	f7ff ff62 	bl	800cabc <__sfmoreglue>
 800cbf8:	4604      	mov	r4, r0
 800cbfa:	6030      	str	r0, [r6, #0]
 800cbfc:	2800      	cmp	r0, #0
 800cbfe:	d1d5      	bne.n	800cbac <__sfp+0x24>
 800cc00:	f7ff ff78 	bl	800caf4 <__sfp_lock_release>
 800cc04:	230c      	movs	r3, #12
 800cc06:	603b      	str	r3, [r7, #0]
 800cc08:	e7ee      	b.n	800cbe8 <__sfp+0x60>
 800cc0a:	bf00      	nop
 800cc0c:	0800dd64 	.word	0x0800dd64
 800cc10:	ffff0001 	.word	0xffff0001

0800cc14 <fiprintf>:
 800cc14:	b40e      	push	{r1, r2, r3}
 800cc16:	b503      	push	{r0, r1, lr}
 800cc18:	4601      	mov	r1, r0
 800cc1a:	ab03      	add	r3, sp, #12
 800cc1c:	4805      	ldr	r0, [pc, #20]	; (800cc34 <fiprintf+0x20>)
 800cc1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc22:	6800      	ldr	r0, [r0, #0]
 800cc24:	9301      	str	r3, [sp, #4]
 800cc26:	f000 f89f 	bl	800cd68 <_vfiprintf_r>
 800cc2a:	b002      	add	sp, #8
 800cc2c:	f85d eb04 	ldr.w	lr, [sp], #4
 800cc30:	b003      	add	sp, #12
 800cc32:	4770      	bx	lr
 800cc34:	200000fc 	.word	0x200000fc

0800cc38 <_fwalk_reent>:
 800cc38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc3c:	4606      	mov	r6, r0
 800cc3e:	4688      	mov	r8, r1
 800cc40:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cc44:	2700      	movs	r7, #0
 800cc46:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cc4a:	f1b9 0901 	subs.w	r9, r9, #1
 800cc4e:	d505      	bpl.n	800cc5c <_fwalk_reent+0x24>
 800cc50:	6824      	ldr	r4, [r4, #0]
 800cc52:	2c00      	cmp	r4, #0
 800cc54:	d1f7      	bne.n	800cc46 <_fwalk_reent+0xe>
 800cc56:	4638      	mov	r0, r7
 800cc58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc5c:	89ab      	ldrh	r3, [r5, #12]
 800cc5e:	2b01      	cmp	r3, #1
 800cc60:	d907      	bls.n	800cc72 <_fwalk_reent+0x3a>
 800cc62:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cc66:	3301      	adds	r3, #1
 800cc68:	d003      	beq.n	800cc72 <_fwalk_reent+0x3a>
 800cc6a:	4629      	mov	r1, r5
 800cc6c:	4630      	mov	r0, r6
 800cc6e:	47c0      	blx	r8
 800cc70:	4307      	orrs	r7, r0
 800cc72:	3568      	adds	r5, #104	; 0x68
 800cc74:	e7e9      	b.n	800cc4a <_fwalk_reent+0x12>

0800cc76 <__retarget_lock_init_recursive>:
 800cc76:	4770      	bx	lr

0800cc78 <__retarget_lock_acquire_recursive>:
 800cc78:	4770      	bx	lr

0800cc7a <__retarget_lock_release_recursive>:
 800cc7a:	4770      	bx	lr

0800cc7c <memmove>:
 800cc7c:	4288      	cmp	r0, r1
 800cc7e:	b510      	push	{r4, lr}
 800cc80:	eb01 0402 	add.w	r4, r1, r2
 800cc84:	d902      	bls.n	800cc8c <memmove+0x10>
 800cc86:	4284      	cmp	r4, r0
 800cc88:	4623      	mov	r3, r4
 800cc8a:	d807      	bhi.n	800cc9c <memmove+0x20>
 800cc8c:	1e43      	subs	r3, r0, #1
 800cc8e:	42a1      	cmp	r1, r4
 800cc90:	d008      	beq.n	800cca4 <memmove+0x28>
 800cc92:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cc96:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cc9a:	e7f8      	b.n	800cc8e <memmove+0x12>
 800cc9c:	4402      	add	r2, r0
 800cc9e:	4601      	mov	r1, r0
 800cca0:	428a      	cmp	r2, r1
 800cca2:	d100      	bne.n	800cca6 <memmove+0x2a>
 800cca4:	bd10      	pop	{r4, pc}
 800cca6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ccaa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ccae:	e7f7      	b.n	800cca0 <memmove+0x24>

0800ccb0 <__malloc_lock>:
 800ccb0:	4801      	ldr	r0, [pc, #4]	; (800ccb8 <__malloc_lock+0x8>)
 800ccb2:	f7ff bfe1 	b.w	800cc78 <__retarget_lock_acquire_recursive>
 800ccb6:	bf00      	nop
 800ccb8:	200187a0 	.word	0x200187a0

0800ccbc <__malloc_unlock>:
 800ccbc:	4801      	ldr	r0, [pc, #4]	; (800ccc4 <__malloc_unlock+0x8>)
 800ccbe:	f7ff bfdc 	b.w	800cc7a <__retarget_lock_release_recursive>
 800ccc2:	bf00      	nop
 800ccc4:	200187a0 	.word	0x200187a0

0800ccc8 <_realloc_r>:
 800ccc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccca:	4607      	mov	r7, r0
 800cccc:	4614      	mov	r4, r2
 800ccce:	460e      	mov	r6, r1
 800ccd0:	b921      	cbnz	r1, 800ccdc <_realloc_r+0x14>
 800ccd2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ccd6:	4611      	mov	r1, r2
 800ccd8:	f7fe bfe6 	b.w	800bca8 <_malloc_r>
 800ccdc:	b922      	cbnz	r2, 800cce8 <_realloc_r+0x20>
 800ccde:	f7fe ff93 	bl	800bc08 <_free_r>
 800cce2:	4625      	mov	r5, r4
 800cce4:	4628      	mov	r0, r5
 800cce6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cce8:	f000 fa9a 	bl	800d220 <_malloc_usable_size_r>
 800ccec:	42a0      	cmp	r0, r4
 800ccee:	d20f      	bcs.n	800cd10 <_realloc_r+0x48>
 800ccf0:	4621      	mov	r1, r4
 800ccf2:	4638      	mov	r0, r7
 800ccf4:	f7fe ffd8 	bl	800bca8 <_malloc_r>
 800ccf8:	4605      	mov	r5, r0
 800ccfa:	2800      	cmp	r0, #0
 800ccfc:	d0f2      	beq.n	800cce4 <_realloc_r+0x1c>
 800ccfe:	4631      	mov	r1, r6
 800cd00:	4622      	mov	r2, r4
 800cd02:	f7fe faa7 	bl	800b254 <memcpy>
 800cd06:	4631      	mov	r1, r6
 800cd08:	4638      	mov	r0, r7
 800cd0a:	f7fe ff7d 	bl	800bc08 <_free_r>
 800cd0e:	e7e9      	b.n	800cce4 <_realloc_r+0x1c>
 800cd10:	4635      	mov	r5, r6
 800cd12:	e7e7      	b.n	800cce4 <_realloc_r+0x1c>

0800cd14 <__sfputc_r>:
 800cd14:	6893      	ldr	r3, [r2, #8]
 800cd16:	3b01      	subs	r3, #1
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	b410      	push	{r4}
 800cd1c:	6093      	str	r3, [r2, #8]
 800cd1e:	da08      	bge.n	800cd32 <__sfputc_r+0x1e>
 800cd20:	6994      	ldr	r4, [r2, #24]
 800cd22:	42a3      	cmp	r3, r4
 800cd24:	db01      	blt.n	800cd2a <__sfputc_r+0x16>
 800cd26:	290a      	cmp	r1, #10
 800cd28:	d103      	bne.n	800cd32 <__sfputc_r+0x1e>
 800cd2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd2e:	f000 b94b 	b.w	800cfc8 <__swbuf_r>
 800cd32:	6813      	ldr	r3, [r2, #0]
 800cd34:	1c58      	adds	r0, r3, #1
 800cd36:	6010      	str	r0, [r2, #0]
 800cd38:	7019      	strb	r1, [r3, #0]
 800cd3a:	4608      	mov	r0, r1
 800cd3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd40:	4770      	bx	lr

0800cd42 <__sfputs_r>:
 800cd42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd44:	4606      	mov	r6, r0
 800cd46:	460f      	mov	r7, r1
 800cd48:	4614      	mov	r4, r2
 800cd4a:	18d5      	adds	r5, r2, r3
 800cd4c:	42ac      	cmp	r4, r5
 800cd4e:	d101      	bne.n	800cd54 <__sfputs_r+0x12>
 800cd50:	2000      	movs	r0, #0
 800cd52:	e007      	b.n	800cd64 <__sfputs_r+0x22>
 800cd54:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd58:	463a      	mov	r2, r7
 800cd5a:	4630      	mov	r0, r6
 800cd5c:	f7ff ffda 	bl	800cd14 <__sfputc_r>
 800cd60:	1c43      	adds	r3, r0, #1
 800cd62:	d1f3      	bne.n	800cd4c <__sfputs_r+0xa>
 800cd64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cd68 <_vfiprintf_r>:
 800cd68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd6c:	460d      	mov	r5, r1
 800cd6e:	b09d      	sub	sp, #116	; 0x74
 800cd70:	4614      	mov	r4, r2
 800cd72:	4698      	mov	r8, r3
 800cd74:	4606      	mov	r6, r0
 800cd76:	b118      	cbz	r0, 800cd80 <_vfiprintf_r+0x18>
 800cd78:	6983      	ldr	r3, [r0, #24]
 800cd7a:	b90b      	cbnz	r3, 800cd80 <_vfiprintf_r+0x18>
 800cd7c:	f7ff fecc 	bl	800cb18 <__sinit>
 800cd80:	4b89      	ldr	r3, [pc, #548]	; (800cfa8 <_vfiprintf_r+0x240>)
 800cd82:	429d      	cmp	r5, r3
 800cd84:	d11b      	bne.n	800cdbe <_vfiprintf_r+0x56>
 800cd86:	6875      	ldr	r5, [r6, #4]
 800cd88:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cd8a:	07d9      	lsls	r1, r3, #31
 800cd8c:	d405      	bmi.n	800cd9a <_vfiprintf_r+0x32>
 800cd8e:	89ab      	ldrh	r3, [r5, #12]
 800cd90:	059a      	lsls	r2, r3, #22
 800cd92:	d402      	bmi.n	800cd9a <_vfiprintf_r+0x32>
 800cd94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cd96:	f7ff ff6f 	bl	800cc78 <__retarget_lock_acquire_recursive>
 800cd9a:	89ab      	ldrh	r3, [r5, #12]
 800cd9c:	071b      	lsls	r3, r3, #28
 800cd9e:	d501      	bpl.n	800cda4 <_vfiprintf_r+0x3c>
 800cda0:	692b      	ldr	r3, [r5, #16]
 800cda2:	b9eb      	cbnz	r3, 800cde0 <_vfiprintf_r+0x78>
 800cda4:	4629      	mov	r1, r5
 800cda6:	4630      	mov	r0, r6
 800cda8:	f000 f960 	bl	800d06c <__swsetup_r>
 800cdac:	b1c0      	cbz	r0, 800cde0 <_vfiprintf_r+0x78>
 800cdae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cdb0:	07dc      	lsls	r4, r3, #31
 800cdb2:	d50e      	bpl.n	800cdd2 <_vfiprintf_r+0x6a>
 800cdb4:	f04f 30ff 	mov.w	r0, #4294967295
 800cdb8:	b01d      	add	sp, #116	; 0x74
 800cdba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdbe:	4b7b      	ldr	r3, [pc, #492]	; (800cfac <_vfiprintf_r+0x244>)
 800cdc0:	429d      	cmp	r5, r3
 800cdc2:	d101      	bne.n	800cdc8 <_vfiprintf_r+0x60>
 800cdc4:	68b5      	ldr	r5, [r6, #8]
 800cdc6:	e7df      	b.n	800cd88 <_vfiprintf_r+0x20>
 800cdc8:	4b79      	ldr	r3, [pc, #484]	; (800cfb0 <_vfiprintf_r+0x248>)
 800cdca:	429d      	cmp	r5, r3
 800cdcc:	bf08      	it	eq
 800cdce:	68f5      	ldreq	r5, [r6, #12]
 800cdd0:	e7da      	b.n	800cd88 <_vfiprintf_r+0x20>
 800cdd2:	89ab      	ldrh	r3, [r5, #12]
 800cdd4:	0598      	lsls	r0, r3, #22
 800cdd6:	d4ed      	bmi.n	800cdb4 <_vfiprintf_r+0x4c>
 800cdd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cdda:	f7ff ff4e 	bl	800cc7a <__retarget_lock_release_recursive>
 800cdde:	e7e9      	b.n	800cdb4 <_vfiprintf_r+0x4c>
 800cde0:	2300      	movs	r3, #0
 800cde2:	9309      	str	r3, [sp, #36]	; 0x24
 800cde4:	2320      	movs	r3, #32
 800cde6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cdea:	f8cd 800c 	str.w	r8, [sp, #12]
 800cdee:	2330      	movs	r3, #48	; 0x30
 800cdf0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800cfb4 <_vfiprintf_r+0x24c>
 800cdf4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cdf8:	f04f 0901 	mov.w	r9, #1
 800cdfc:	4623      	mov	r3, r4
 800cdfe:	469a      	mov	sl, r3
 800ce00:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce04:	b10a      	cbz	r2, 800ce0a <_vfiprintf_r+0xa2>
 800ce06:	2a25      	cmp	r2, #37	; 0x25
 800ce08:	d1f9      	bne.n	800cdfe <_vfiprintf_r+0x96>
 800ce0a:	ebba 0b04 	subs.w	fp, sl, r4
 800ce0e:	d00b      	beq.n	800ce28 <_vfiprintf_r+0xc0>
 800ce10:	465b      	mov	r3, fp
 800ce12:	4622      	mov	r2, r4
 800ce14:	4629      	mov	r1, r5
 800ce16:	4630      	mov	r0, r6
 800ce18:	f7ff ff93 	bl	800cd42 <__sfputs_r>
 800ce1c:	3001      	adds	r0, #1
 800ce1e:	f000 80aa 	beq.w	800cf76 <_vfiprintf_r+0x20e>
 800ce22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ce24:	445a      	add	r2, fp
 800ce26:	9209      	str	r2, [sp, #36]	; 0x24
 800ce28:	f89a 3000 	ldrb.w	r3, [sl]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	f000 80a2 	beq.w	800cf76 <_vfiprintf_r+0x20e>
 800ce32:	2300      	movs	r3, #0
 800ce34:	f04f 32ff 	mov.w	r2, #4294967295
 800ce38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce3c:	f10a 0a01 	add.w	sl, sl, #1
 800ce40:	9304      	str	r3, [sp, #16]
 800ce42:	9307      	str	r3, [sp, #28]
 800ce44:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ce48:	931a      	str	r3, [sp, #104]	; 0x68
 800ce4a:	4654      	mov	r4, sl
 800ce4c:	2205      	movs	r2, #5
 800ce4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce52:	4858      	ldr	r0, [pc, #352]	; (800cfb4 <_vfiprintf_r+0x24c>)
 800ce54:	f7f3 fa0c 	bl	8000270 <memchr>
 800ce58:	9a04      	ldr	r2, [sp, #16]
 800ce5a:	b9d8      	cbnz	r0, 800ce94 <_vfiprintf_r+0x12c>
 800ce5c:	06d1      	lsls	r1, r2, #27
 800ce5e:	bf44      	itt	mi
 800ce60:	2320      	movmi	r3, #32
 800ce62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce66:	0713      	lsls	r3, r2, #28
 800ce68:	bf44      	itt	mi
 800ce6a:	232b      	movmi	r3, #43	; 0x2b
 800ce6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce70:	f89a 3000 	ldrb.w	r3, [sl]
 800ce74:	2b2a      	cmp	r3, #42	; 0x2a
 800ce76:	d015      	beq.n	800cea4 <_vfiprintf_r+0x13c>
 800ce78:	9a07      	ldr	r2, [sp, #28]
 800ce7a:	4654      	mov	r4, sl
 800ce7c:	2000      	movs	r0, #0
 800ce7e:	f04f 0c0a 	mov.w	ip, #10
 800ce82:	4621      	mov	r1, r4
 800ce84:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce88:	3b30      	subs	r3, #48	; 0x30
 800ce8a:	2b09      	cmp	r3, #9
 800ce8c:	d94e      	bls.n	800cf2c <_vfiprintf_r+0x1c4>
 800ce8e:	b1b0      	cbz	r0, 800cebe <_vfiprintf_r+0x156>
 800ce90:	9207      	str	r2, [sp, #28]
 800ce92:	e014      	b.n	800cebe <_vfiprintf_r+0x156>
 800ce94:	eba0 0308 	sub.w	r3, r0, r8
 800ce98:	fa09 f303 	lsl.w	r3, r9, r3
 800ce9c:	4313      	orrs	r3, r2
 800ce9e:	9304      	str	r3, [sp, #16]
 800cea0:	46a2      	mov	sl, r4
 800cea2:	e7d2      	b.n	800ce4a <_vfiprintf_r+0xe2>
 800cea4:	9b03      	ldr	r3, [sp, #12]
 800cea6:	1d19      	adds	r1, r3, #4
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	9103      	str	r1, [sp, #12]
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	bfbb      	ittet	lt
 800ceb0:	425b      	neglt	r3, r3
 800ceb2:	f042 0202 	orrlt.w	r2, r2, #2
 800ceb6:	9307      	strge	r3, [sp, #28]
 800ceb8:	9307      	strlt	r3, [sp, #28]
 800ceba:	bfb8      	it	lt
 800cebc:	9204      	strlt	r2, [sp, #16]
 800cebe:	7823      	ldrb	r3, [r4, #0]
 800cec0:	2b2e      	cmp	r3, #46	; 0x2e
 800cec2:	d10c      	bne.n	800cede <_vfiprintf_r+0x176>
 800cec4:	7863      	ldrb	r3, [r4, #1]
 800cec6:	2b2a      	cmp	r3, #42	; 0x2a
 800cec8:	d135      	bne.n	800cf36 <_vfiprintf_r+0x1ce>
 800ceca:	9b03      	ldr	r3, [sp, #12]
 800cecc:	1d1a      	adds	r2, r3, #4
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	9203      	str	r2, [sp, #12]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	bfb8      	it	lt
 800ced6:	f04f 33ff 	movlt.w	r3, #4294967295
 800ceda:	3402      	adds	r4, #2
 800cedc:	9305      	str	r3, [sp, #20]
 800cede:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800cfc4 <_vfiprintf_r+0x25c>
 800cee2:	7821      	ldrb	r1, [r4, #0]
 800cee4:	2203      	movs	r2, #3
 800cee6:	4650      	mov	r0, sl
 800cee8:	f7f3 f9c2 	bl	8000270 <memchr>
 800ceec:	b140      	cbz	r0, 800cf00 <_vfiprintf_r+0x198>
 800ceee:	2340      	movs	r3, #64	; 0x40
 800cef0:	eba0 000a 	sub.w	r0, r0, sl
 800cef4:	fa03 f000 	lsl.w	r0, r3, r0
 800cef8:	9b04      	ldr	r3, [sp, #16]
 800cefa:	4303      	orrs	r3, r0
 800cefc:	3401      	adds	r4, #1
 800cefe:	9304      	str	r3, [sp, #16]
 800cf00:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf04:	482c      	ldr	r0, [pc, #176]	; (800cfb8 <_vfiprintf_r+0x250>)
 800cf06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cf0a:	2206      	movs	r2, #6
 800cf0c:	f7f3 f9b0 	bl	8000270 <memchr>
 800cf10:	2800      	cmp	r0, #0
 800cf12:	d03f      	beq.n	800cf94 <_vfiprintf_r+0x22c>
 800cf14:	4b29      	ldr	r3, [pc, #164]	; (800cfbc <_vfiprintf_r+0x254>)
 800cf16:	bb1b      	cbnz	r3, 800cf60 <_vfiprintf_r+0x1f8>
 800cf18:	9b03      	ldr	r3, [sp, #12]
 800cf1a:	3307      	adds	r3, #7
 800cf1c:	f023 0307 	bic.w	r3, r3, #7
 800cf20:	3308      	adds	r3, #8
 800cf22:	9303      	str	r3, [sp, #12]
 800cf24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf26:	443b      	add	r3, r7
 800cf28:	9309      	str	r3, [sp, #36]	; 0x24
 800cf2a:	e767      	b.n	800cdfc <_vfiprintf_r+0x94>
 800cf2c:	fb0c 3202 	mla	r2, ip, r2, r3
 800cf30:	460c      	mov	r4, r1
 800cf32:	2001      	movs	r0, #1
 800cf34:	e7a5      	b.n	800ce82 <_vfiprintf_r+0x11a>
 800cf36:	2300      	movs	r3, #0
 800cf38:	3401      	adds	r4, #1
 800cf3a:	9305      	str	r3, [sp, #20]
 800cf3c:	4619      	mov	r1, r3
 800cf3e:	f04f 0c0a 	mov.w	ip, #10
 800cf42:	4620      	mov	r0, r4
 800cf44:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf48:	3a30      	subs	r2, #48	; 0x30
 800cf4a:	2a09      	cmp	r2, #9
 800cf4c:	d903      	bls.n	800cf56 <_vfiprintf_r+0x1ee>
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d0c5      	beq.n	800cede <_vfiprintf_r+0x176>
 800cf52:	9105      	str	r1, [sp, #20]
 800cf54:	e7c3      	b.n	800cede <_vfiprintf_r+0x176>
 800cf56:	fb0c 2101 	mla	r1, ip, r1, r2
 800cf5a:	4604      	mov	r4, r0
 800cf5c:	2301      	movs	r3, #1
 800cf5e:	e7f0      	b.n	800cf42 <_vfiprintf_r+0x1da>
 800cf60:	ab03      	add	r3, sp, #12
 800cf62:	9300      	str	r3, [sp, #0]
 800cf64:	462a      	mov	r2, r5
 800cf66:	4b16      	ldr	r3, [pc, #88]	; (800cfc0 <_vfiprintf_r+0x258>)
 800cf68:	a904      	add	r1, sp, #16
 800cf6a:	4630      	mov	r0, r6
 800cf6c:	f7fb faac 	bl	80084c8 <_printf_float>
 800cf70:	4607      	mov	r7, r0
 800cf72:	1c78      	adds	r0, r7, #1
 800cf74:	d1d6      	bne.n	800cf24 <_vfiprintf_r+0x1bc>
 800cf76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf78:	07d9      	lsls	r1, r3, #31
 800cf7a:	d405      	bmi.n	800cf88 <_vfiprintf_r+0x220>
 800cf7c:	89ab      	ldrh	r3, [r5, #12]
 800cf7e:	059a      	lsls	r2, r3, #22
 800cf80:	d402      	bmi.n	800cf88 <_vfiprintf_r+0x220>
 800cf82:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf84:	f7ff fe79 	bl	800cc7a <__retarget_lock_release_recursive>
 800cf88:	89ab      	ldrh	r3, [r5, #12]
 800cf8a:	065b      	lsls	r3, r3, #25
 800cf8c:	f53f af12 	bmi.w	800cdb4 <_vfiprintf_r+0x4c>
 800cf90:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf92:	e711      	b.n	800cdb8 <_vfiprintf_r+0x50>
 800cf94:	ab03      	add	r3, sp, #12
 800cf96:	9300      	str	r3, [sp, #0]
 800cf98:	462a      	mov	r2, r5
 800cf9a:	4b09      	ldr	r3, [pc, #36]	; (800cfc0 <_vfiprintf_r+0x258>)
 800cf9c:	a904      	add	r1, sp, #16
 800cf9e:	4630      	mov	r0, r6
 800cfa0:	f7fb fd1e 	bl	80089e0 <_printf_i>
 800cfa4:	e7e4      	b.n	800cf70 <_vfiprintf_r+0x208>
 800cfa6:	bf00      	nop
 800cfa8:	0800e1ec 	.word	0x0800e1ec
 800cfac:	0800e20c 	.word	0x0800e20c
 800cfb0:	0800e1cc 	.word	0x0800e1cc
 800cfb4:	0800e164 	.word	0x0800e164
 800cfb8:	0800e16e 	.word	0x0800e16e
 800cfbc:	080084c9 	.word	0x080084c9
 800cfc0:	0800cd43 	.word	0x0800cd43
 800cfc4:	0800e16a 	.word	0x0800e16a

0800cfc8 <__swbuf_r>:
 800cfc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfca:	460e      	mov	r6, r1
 800cfcc:	4614      	mov	r4, r2
 800cfce:	4605      	mov	r5, r0
 800cfd0:	b118      	cbz	r0, 800cfda <__swbuf_r+0x12>
 800cfd2:	6983      	ldr	r3, [r0, #24]
 800cfd4:	b90b      	cbnz	r3, 800cfda <__swbuf_r+0x12>
 800cfd6:	f7ff fd9f 	bl	800cb18 <__sinit>
 800cfda:	4b21      	ldr	r3, [pc, #132]	; (800d060 <__swbuf_r+0x98>)
 800cfdc:	429c      	cmp	r4, r3
 800cfde:	d12b      	bne.n	800d038 <__swbuf_r+0x70>
 800cfe0:	686c      	ldr	r4, [r5, #4]
 800cfe2:	69a3      	ldr	r3, [r4, #24]
 800cfe4:	60a3      	str	r3, [r4, #8]
 800cfe6:	89a3      	ldrh	r3, [r4, #12]
 800cfe8:	071a      	lsls	r2, r3, #28
 800cfea:	d52f      	bpl.n	800d04c <__swbuf_r+0x84>
 800cfec:	6923      	ldr	r3, [r4, #16]
 800cfee:	b36b      	cbz	r3, 800d04c <__swbuf_r+0x84>
 800cff0:	6923      	ldr	r3, [r4, #16]
 800cff2:	6820      	ldr	r0, [r4, #0]
 800cff4:	1ac0      	subs	r0, r0, r3
 800cff6:	6963      	ldr	r3, [r4, #20]
 800cff8:	b2f6      	uxtb	r6, r6
 800cffa:	4283      	cmp	r3, r0
 800cffc:	4637      	mov	r7, r6
 800cffe:	dc04      	bgt.n	800d00a <__swbuf_r+0x42>
 800d000:	4621      	mov	r1, r4
 800d002:	4628      	mov	r0, r5
 800d004:	f7ff fcf4 	bl	800c9f0 <_fflush_r>
 800d008:	bb30      	cbnz	r0, 800d058 <__swbuf_r+0x90>
 800d00a:	68a3      	ldr	r3, [r4, #8]
 800d00c:	3b01      	subs	r3, #1
 800d00e:	60a3      	str	r3, [r4, #8]
 800d010:	6823      	ldr	r3, [r4, #0]
 800d012:	1c5a      	adds	r2, r3, #1
 800d014:	6022      	str	r2, [r4, #0]
 800d016:	701e      	strb	r6, [r3, #0]
 800d018:	6963      	ldr	r3, [r4, #20]
 800d01a:	3001      	adds	r0, #1
 800d01c:	4283      	cmp	r3, r0
 800d01e:	d004      	beq.n	800d02a <__swbuf_r+0x62>
 800d020:	89a3      	ldrh	r3, [r4, #12]
 800d022:	07db      	lsls	r3, r3, #31
 800d024:	d506      	bpl.n	800d034 <__swbuf_r+0x6c>
 800d026:	2e0a      	cmp	r6, #10
 800d028:	d104      	bne.n	800d034 <__swbuf_r+0x6c>
 800d02a:	4621      	mov	r1, r4
 800d02c:	4628      	mov	r0, r5
 800d02e:	f7ff fcdf 	bl	800c9f0 <_fflush_r>
 800d032:	b988      	cbnz	r0, 800d058 <__swbuf_r+0x90>
 800d034:	4638      	mov	r0, r7
 800d036:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d038:	4b0a      	ldr	r3, [pc, #40]	; (800d064 <__swbuf_r+0x9c>)
 800d03a:	429c      	cmp	r4, r3
 800d03c:	d101      	bne.n	800d042 <__swbuf_r+0x7a>
 800d03e:	68ac      	ldr	r4, [r5, #8]
 800d040:	e7cf      	b.n	800cfe2 <__swbuf_r+0x1a>
 800d042:	4b09      	ldr	r3, [pc, #36]	; (800d068 <__swbuf_r+0xa0>)
 800d044:	429c      	cmp	r4, r3
 800d046:	bf08      	it	eq
 800d048:	68ec      	ldreq	r4, [r5, #12]
 800d04a:	e7ca      	b.n	800cfe2 <__swbuf_r+0x1a>
 800d04c:	4621      	mov	r1, r4
 800d04e:	4628      	mov	r0, r5
 800d050:	f000 f80c 	bl	800d06c <__swsetup_r>
 800d054:	2800      	cmp	r0, #0
 800d056:	d0cb      	beq.n	800cff0 <__swbuf_r+0x28>
 800d058:	f04f 37ff 	mov.w	r7, #4294967295
 800d05c:	e7ea      	b.n	800d034 <__swbuf_r+0x6c>
 800d05e:	bf00      	nop
 800d060:	0800e1ec 	.word	0x0800e1ec
 800d064:	0800e20c 	.word	0x0800e20c
 800d068:	0800e1cc 	.word	0x0800e1cc

0800d06c <__swsetup_r>:
 800d06c:	4b32      	ldr	r3, [pc, #200]	; (800d138 <__swsetup_r+0xcc>)
 800d06e:	b570      	push	{r4, r5, r6, lr}
 800d070:	681d      	ldr	r5, [r3, #0]
 800d072:	4606      	mov	r6, r0
 800d074:	460c      	mov	r4, r1
 800d076:	b125      	cbz	r5, 800d082 <__swsetup_r+0x16>
 800d078:	69ab      	ldr	r3, [r5, #24]
 800d07a:	b913      	cbnz	r3, 800d082 <__swsetup_r+0x16>
 800d07c:	4628      	mov	r0, r5
 800d07e:	f7ff fd4b 	bl	800cb18 <__sinit>
 800d082:	4b2e      	ldr	r3, [pc, #184]	; (800d13c <__swsetup_r+0xd0>)
 800d084:	429c      	cmp	r4, r3
 800d086:	d10f      	bne.n	800d0a8 <__swsetup_r+0x3c>
 800d088:	686c      	ldr	r4, [r5, #4]
 800d08a:	89a3      	ldrh	r3, [r4, #12]
 800d08c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d090:	0719      	lsls	r1, r3, #28
 800d092:	d42c      	bmi.n	800d0ee <__swsetup_r+0x82>
 800d094:	06dd      	lsls	r5, r3, #27
 800d096:	d411      	bmi.n	800d0bc <__swsetup_r+0x50>
 800d098:	2309      	movs	r3, #9
 800d09a:	6033      	str	r3, [r6, #0]
 800d09c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d0a0:	81a3      	strh	r3, [r4, #12]
 800d0a2:	f04f 30ff 	mov.w	r0, #4294967295
 800d0a6:	e03e      	b.n	800d126 <__swsetup_r+0xba>
 800d0a8:	4b25      	ldr	r3, [pc, #148]	; (800d140 <__swsetup_r+0xd4>)
 800d0aa:	429c      	cmp	r4, r3
 800d0ac:	d101      	bne.n	800d0b2 <__swsetup_r+0x46>
 800d0ae:	68ac      	ldr	r4, [r5, #8]
 800d0b0:	e7eb      	b.n	800d08a <__swsetup_r+0x1e>
 800d0b2:	4b24      	ldr	r3, [pc, #144]	; (800d144 <__swsetup_r+0xd8>)
 800d0b4:	429c      	cmp	r4, r3
 800d0b6:	bf08      	it	eq
 800d0b8:	68ec      	ldreq	r4, [r5, #12]
 800d0ba:	e7e6      	b.n	800d08a <__swsetup_r+0x1e>
 800d0bc:	0758      	lsls	r0, r3, #29
 800d0be:	d512      	bpl.n	800d0e6 <__swsetup_r+0x7a>
 800d0c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d0c2:	b141      	cbz	r1, 800d0d6 <__swsetup_r+0x6a>
 800d0c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d0c8:	4299      	cmp	r1, r3
 800d0ca:	d002      	beq.n	800d0d2 <__swsetup_r+0x66>
 800d0cc:	4630      	mov	r0, r6
 800d0ce:	f7fe fd9b 	bl	800bc08 <_free_r>
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	6363      	str	r3, [r4, #52]	; 0x34
 800d0d6:	89a3      	ldrh	r3, [r4, #12]
 800d0d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d0dc:	81a3      	strh	r3, [r4, #12]
 800d0de:	2300      	movs	r3, #0
 800d0e0:	6063      	str	r3, [r4, #4]
 800d0e2:	6923      	ldr	r3, [r4, #16]
 800d0e4:	6023      	str	r3, [r4, #0]
 800d0e6:	89a3      	ldrh	r3, [r4, #12]
 800d0e8:	f043 0308 	orr.w	r3, r3, #8
 800d0ec:	81a3      	strh	r3, [r4, #12]
 800d0ee:	6923      	ldr	r3, [r4, #16]
 800d0f0:	b94b      	cbnz	r3, 800d106 <__swsetup_r+0x9a>
 800d0f2:	89a3      	ldrh	r3, [r4, #12]
 800d0f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d0f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d0fc:	d003      	beq.n	800d106 <__swsetup_r+0x9a>
 800d0fe:	4621      	mov	r1, r4
 800d100:	4630      	mov	r0, r6
 800d102:	f000 f84d 	bl	800d1a0 <__smakebuf_r>
 800d106:	89a0      	ldrh	r0, [r4, #12]
 800d108:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d10c:	f010 0301 	ands.w	r3, r0, #1
 800d110:	d00a      	beq.n	800d128 <__swsetup_r+0xbc>
 800d112:	2300      	movs	r3, #0
 800d114:	60a3      	str	r3, [r4, #8]
 800d116:	6963      	ldr	r3, [r4, #20]
 800d118:	425b      	negs	r3, r3
 800d11a:	61a3      	str	r3, [r4, #24]
 800d11c:	6923      	ldr	r3, [r4, #16]
 800d11e:	b943      	cbnz	r3, 800d132 <__swsetup_r+0xc6>
 800d120:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d124:	d1ba      	bne.n	800d09c <__swsetup_r+0x30>
 800d126:	bd70      	pop	{r4, r5, r6, pc}
 800d128:	0781      	lsls	r1, r0, #30
 800d12a:	bf58      	it	pl
 800d12c:	6963      	ldrpl	r3, [r4, #20]
 800d12e:	60a3      	str	r3, [r4, #8]
 800d130:	e7f4      	b.n	800d11c <__swsetup_r+0xb0>
 800d132:	2000      	movs	r0, #0
 800d134:	e7f7      	b.n	800d126 <__swsetup_r+0xba>
 800d136:	bf00      	nop
 800d138:	200000fc 	.word	0x200000fc
 800d13c:	0800e1ec 	.word	0x0800e1ec
 800d140:	0800e20c 	.word	0x0800e20c
 800d144:	0800e1cc 	.word	0x0800e1cc

0800d148 <abort>:
 800d148:	b508      	push	{r3, lr}
 800d14a:	2006      	movs	r0, #6
 800d14c:	f000 f898 	bl	800d280 <raise>
 800d150:	2001      	movs	r0, #1
 800d152:	f7f5 fb01 	bl	8002758 <_exit>

0800d156 <__swhatbuf_r>:
 800d156:	b570      	push	{r4, r5, r6, lr}
 800d158:	460e      	mov	r6, r1
 800d15a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d15e:	2900      	cmp	r1, #0
 800d160:	b096      	sub	sp, #88	; 0x58
 800d162:	4614      	mov	r4, r2
 800d164:	461d      	mov	r5, r3
 800d166:	da07      	bge.n	800d178 <__swhatbuf_r+0x22>
 800d168:	2300      	movs	r3, #0
 800d16a:	602b      	str	r3, [r5, #0]
 800d16c:	89b3      	ldrh	r3, [r6, #12]
 800d16e:	061a      	lsls	r2, r3, #24
 800d170:	d410      	bmi.n	800d194 <__swhatbuf_r+0x3e>
 800d172:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d176:	e00e      	b.n	800d196 <__swhatbuf_r+0x40>
 800d178:	466a      	mov	r2, sp
 800d17a:	f000 f89d 	bl	800d2b8 <_fstat_r>
 800d17e:	2800      	cmp	r0, #0
 800d180:	dbf2      	blt.n	800d168 <__swhatbuf_r+0x12>
 800d182:	9a01      	ldr	r2, [sp, #4]
 800d184:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d188:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d18c:	425a      	negs	r2, r3
 800d18e:	415a      	adcs	r2, r3
 800d190:	602a      	str	r2, [r5, #0]
 800d192:	e7ee      	b.n	800d172 <__swhatbuf_r+0x1c>
 800d194:	2340      	movs	r3, #64	; 0x40
 800d196:	2000      	movs	r0, #0
 800d198:	6023      	str	r3, [r4, #0]
 800d19a:	b016      	add	sp, #88	; 0x58
 800d19c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d1a0 <__smakebuf_r>:
 800d1a0:	898b      	ldrh	r3, [r1, #12]
 800d1a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d1a4:	079d      	lsls	r5, r3, #30
 800d1a6:	4606      	mov	r6, r0
 800d1a8:	460c      	mov	r4, r1
 800d1aa:	d507      	bpl.n	800d1bc <__smakebuf_r+0x1c>
 800d1ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d1b0:	6023      	str	r3, [r4, #0]
 800d1b2:	6123      	str	r3, [r4, #16]
 800d1b4:	2301      	movs	r3, #1
 800d1b6:	6163      	str	r3, [r4, #20]
 800d1b8:	b002      	add	sp, #8
 800d1ba:	bd70      	pop	{r4, r5, r6, pc}
 800d1bc:	ab01      	add	r3, sp, #4
 800d1be:	466a      	mov	r2, sp
 800d1c0:	f7ff ffc9 	bl	800d156 <__swhatbuf_r>
 800d1c4:	9900      	ldr	r1, [sp, #0]
 800d1c6:	4605      	mov	r5, r0
 800d1c8:	4630      	mov	r0, r6
 800d1ca:	f7fe fd6d 	bl	800bca8 <_malloc_r>
 800d1ce:	b948      	cbnz	r0, 800d1e4 <__smakebuf_r+0x44>
 800d1d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1d4:	059a      	lsls	r2, r3, #22
 800d1d6:	d4ef      	bmi.n	800d1b8 <__smakebuf_r+0x18>
 800d1d8:	f023 0303 	bic.w	r3, r3, #3
 800d1dc:	f043 0302 	orr.w	r3, r3, #2
 800d1e0:	81a3      	strh	r3, [r4, #12]
 800d1e2:	e7e3      	b.n	800d1ac <__smakebuf_r+0xc>
 800d1e4:	4b0d      	ldr	r3, [pc, #52]	; (800d21c <__smakebuf_r+0x7c>)
 800d1e6:	62b3      	str	r3, [r6, #40]	; 0x28
 800d1e8:	89a3      	ldrh	r3, [r4, #12]
 800d1ea:	6020      	str	r0, [r4, #0]
 800d1ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d1f0:	81a3      	strh	r3, [r4, #12]
 800d1f2:	9b00      	ldr	r3, [sp, #0]
 800d1f4:	6163      	str	r3, [r4, #20]
 800d1f6:	9b01      	ldr	r3, [sp, #4]
 800d1f8:	6120      	str	r0, [r4, #16]
 800d1fa:	b15b      	cbz	r3, 800d214 <__smakebuf_r+0x74>
 800d1fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d200:	4630      	mov	r0, r6
 800d202:	f000 f86b 	bl	800d2dc <_isatty_r>
 800d206:	b128      	cbz	r0, 800d214 <__smakebuf_r+0x74>
 800d208:	89a3      	ldrh	r3, [r4, #12]
 800d20a:	f023 0303 	bic.w	r3, r3, #3
 800d20e:	f043 0301 	orr.w	r3, r3, #1
 800d212:	81a3      	strh	r3, [r4, #12]
 800d214:	89a0      	ldrh	r0, [r4, #12]
 800d216:	4305      	orrs	r5, r0
 800d218:	81a5      	strh	r5, [r4, #12]
 800d21a:	e7cd      	b.n	800d1b8 <__smakebuf_r+0x18>
 800d21c:	0800cab1 	.word	0x0800cab1

0800d220 <_malloc_usable_size_r>:
 800d220:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d224:	1f18      	subs	r0, r3, #4
 800d226:	2b00      	cmp	r3, #0
 800d228:	bfbc      	itt	lt
 800d22a:	580b      	ldrlt	r3, [r1, r0]
 800d22c:	18c0      	addlt	r0, r0, r3
 800d22e:	4770      	bx	lr

0800d230 <_raise_r>:
 800d230:	291f      	cmp	r1, #31
 800d232:	b538      	push	{r3, r4, r5, lr}
 800d234:	4604      	mov	r4, r0
 800d236:	460d      	mov	r5, r1
 800d238:	d904      	bls.n	800d244 <_raise_r+0x14>
 800d23a:	2316      	movs	r3, #22
 800d23c:	6003      	str	r3, [r0, #0]
 800d23e:	f04f 30ff 	mov.w	r0, #4294967295
 800d242:	bd38      	pop	{r3, r4, r5, pc}
 800d244:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d246:	b112      	cbz	r2, 800d24e <_raise_r+0x1e>
 800d248:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d24c:	b94b      	cbnz	r3, 800d262 <_raise_r+0x32>
 800d24e:	4620      	mov	r0, r4
 800d250:	f000 f830 	bl	800d2b4 <_getpid_r>
 800d254:	462a      	mov	r2, r5
 800d256:	4601      	mov	r1, r0
 800d258:	4620      	mov	r0, r4
 800d25a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d25e:	f000 b817 	b.w	800d290 <_kill_r>
 800d262:	2b01      	cmp	r3, #1
 800d264:	d00a      	beq.n	800d27c <_raise_r+0x4c>
 800d266:	1c59      	adds	r1, r3, #1
 800d268:	d103      	bne.n	800d272 <_raise_r+0x42>
 800d26a:	2316      	movs	r3, #22
 800d26c:	6003      	str	r3, [r0, #0]
 800d26e:	2001      	movs	r0, #1
 800d270:	e7e7      	b.n	800d242 <_raise_r+0x12>
 800d272:	2400      	movs	r4, #0
 800d274:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d278:	4628      	mov	r0, r5
 800d27a:	4798      	blx	r3
 800d27c:	2000      	movs	r0, #0
 800d27e:	e7e0      	b.n	800d242 <_raise_r+0x12>

0800d280 <raise>:
 800d280:	4b02      	ldr	r3, [pc, #8]	; (800d28c <raise+0xc>)
 800d282:	4601      	mov	r1, r0
 800d284:	6818      	ldr	r0, [r3, #0]
 800d286:	f7ff bfd3 	b.w	800d230 <_raise_r>
 800d28a:	bf00      	nop
 800d28c:	200000fc 	.word	0x200000fc

0800d290 <_kill_r>:
 800d290:	b538      	push	{r3, r4, r5, lr}
 800d292:	4d07      	ldr	r5, [pc, #28]	; (800d2b0 <_kill_r+0x20>)
 800d294:	2300      	movs	r3, #0
 800d296:	4604      	mov	r4, r0
 800d298:	4608      	mov	r0, r1
 800d29a:	4611      	mov	r1, r2
 800d29c:	602b      	str	r3, [r5, #0]
 800d29e:	f7f5 fa4b 	bl	8002738 <_kill>
 800d2a2:	1c43      	adds	r3, r0, #1
 800d2a4:	d102      	bne.n	800d2ac <_kill_r+0x1c>
 800d2a6:	682b      	ldr	r3, [r5, #0]
 800d2a8:	b103      	cbz	r3, 800d2ac <_kill_r+0x1c>
 800d2aa:	6023      	str	r3, [r4, #0]
 800d2ac:	bd38      	pop	{r3, r4, r5, pc}
 800d2ae:	bf00      	nop
 800d2b0:	20018798 	.word	0x20018798

0800d2b4 <_getpid_r>:
 800d2b4:	f7f5 ba38 	b.w	8002728 <_getpid>

0800d2b8 <_fstat_r>:
 800d2b8:	b538      	push	{r3, r4, r5, lr}
 800d2ba:	4d07      	ldr	r5, [pc, #28]	; (800d2d8 <_fstat_r+0x20>)
 800d2bc:	2300      	movs	r3, #0
 800d2be:	4604      	mov	r4, r0
 800d2c0:	4608      	mov	r0, r1
 800d2c2:	4611      	mov	r1, r2
 800d2c4:	602b      	str	r3, [r5, #0]
 800d2c6:	f7f5 fa96 	bl	80027f6 <_fstat>
 800d2ca:	1c43      	adds	r3, r0, #1
 800d2cc:	d102      	bne.n	800d2d4 <_fstat_r+0x1c>
 800d2ce:	682b      	ldr	r3, [r5, #0]
 800d2d0:	b103      	cbz	r3, 800d2d4 <_fstat_r+0x1c>
 800d2d2:	6023      	str	r3, [r4, #0]
 800d2d4:	bd38      	pop	{r3, r4, r5, pc}
 800d2d6:	bf00      	nop
 800d2d8:	20018798 	.word	0x20018798

0800d2dc <_isatty_r>:
 800d2dc:	b538      	push	{r3, r4, r5, lr}
 800d2de:	4d06      	ldr	r5, [pc, #24]	; (800d2f8 <_isatty_r+0x1c>)
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	4604      	mov	r4, r0
 800d2e4:	4608      	mov	r0, r1
 800d2e6:	602b      	str	r3, [r5, #0]
 800d2e8:	f7f5 fa95 	bl	8002816 <_isatty>
 800d2ec:	1c43      	adds	r3, r0, #1
 800d2ee:	d102      	bne.n	800d2f6 <_isatty_r+0x1a>
 800d2f0:	682b      	ldr	r3, [r5, #0]
 800d2f2:	b103      	cbz	r3, 800d2f6 <_isatty_r+0x1a>
 800d2f4:	6023      	str	r3, [r4, #0]
 800d2f6:	bd38      	pop	{r3, r4, r5, pc}
 800d2f8:	20018798 	.word	0x20018798

0800d2fc <_init>:
 800d2fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2fe:	bf00      	nop
 800d300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d302:	bc08      	pop	{r3}
 800d304:	469e      	mov	lr, r3
 800d306:	4770      	bx	lr

0800d308 <_fini>:
 800d308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d30a:	bf00      	nop
 800d30c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d30e:	bc08      	pop	{r3}
 800d310:	469e      	mov	lr, r3
 800d312:	4770      	bx	lr
