\doxysection{CRYP\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_c_r_y_p___type_def}{}\label{struct_c_r_y_p___type_def}\index{CRYP\_TypeDef@{CRYP\_TypeDef}}


Crypto Processor.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a65da2a40a06c5c391cbe346dbaa5380c}{CR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a1d5cabaf9aea97e1b6f08352bc249094}{SR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_ab478a4717a3fa209b9c060ecaf70c9a1}{DR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a0b3e1f1551d11a01f7b2356e91281e7d}{DOUT}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_ad525241894427fc83a16e3370bb5b1d8}{DMACR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a3ee13f960f6631c574b1018c97f95925}{IMSCR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a04be1b2f14a37aed1deff4d57e6261dd}{RISR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_aa807ff93c7ce98e9d13cbc52d245770f}{MISR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a9dc2c37bda5dd59196c295be21c1f88b}{K0\+LR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a2a1fdc979620667cc9c40c5caa5cd6ba}{K0\+RR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a816fc42432d8064efbf944430e45050d}{K1\+LR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a496e0b1dee706ce76274ae74ee4e8095}{K1\+RR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_aa0dc0e8f97e7b7333083c1429c41bca8}{K2\+LR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a96ef270d5244bd331fb8db5b0deffb4a}{K2\+RR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a39e099c27b2be81a03c09810f390454b}{K3\+LR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a1c3230419aed39ab61263b87547cbc3e}{K3\+RR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a3b9c6cf4e4ef58624504b08a5fc2242d}{IV0\+LR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a4d6479478d84d3b85dcebb667ad963de}{IV0\+RR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a8d837d2677d8ca1d8ed8bc018d6bb176}{IV1\+LR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_aca99392151eb711971f5260ca675c81b}{IV1\+RR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Crypto Processor. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_c_r_y_p___type_def_a65da2a40a06c5c391cbe346dbaa5380c}\label{struct_c_r_y_p___type_def_a65da2a40a06c5c391cbe346dbaa5380c} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CR@{CR}}
\index{CR@{CR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+CR}

CRYP control register, Address offset\+: 0x00 \Hypertarget{struct_c_r_y_p___type_def_ad525241894427fc83a16e3370bb5b1d8}\label{struct_c_r_y_p___type_def_ad525241894427fc83a16e3370bb5b1d8} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!DMACR@{DMACR}}
\index{DMACR@{DMACR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DMACR}{DMACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+DMACR}

CRYP DMA control register, Address offset\+: 0x10 \Hypertarget{struct_c_r_y_p___type_def_a0b3e1f1551d11a01f7b2356e91281e7d}\label{struct_c_r_y_p___type_def_a0b3e1f1551d11a01f7b2356e91281e7d} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!DOUT@{DOUT}}
\index{DOUT@{DOUT}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DOUT}{DOUT}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+DOUT}

CRYP data output register, Address offset\+: 0x0C \Hypertarget{struct_c_r_y_p___type_def_ab478a4717a3fa209b9c060ecaf70c9a1}\label{struct_c_r_y_p___type_def_ab478a4717a3fa209b9c060ecaf70c9a1} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!DR@{DR}}
\index{DR@{DR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+DR}

CRYP data input register, Address offset\+: 0x08 \Hypertarget{struct_c_r_y_p___type_def_a3ee13f960f6631c574b1018c97f95925}\label{struct_c_r_y_p___type_def_a3ee13f960f6631c574b1018c97f95925} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!IMSCR@{IMSCR}}
\index{IMSCR@{IMSCR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMSCR}{IMSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+IMSCR}

CRYP interrupt mask set/clear register, Address offset\+: 0x14 \Hypertarget{struct_c_r_y_p___type_def_a3b9c6cf4e4ef58624504b08a5fc2242d}\label{struct_c_r_y_p___type_def_a3b9c6cf4e4ef58624504b08a5fc2242d} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!IV0LR@{IV0LR}}
\index{IV0LR@{IV0LR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IV0LR}{IV0LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+IV0\+LR}

CRYP initialization vector left-\/word register 0, Address offset\+: 0x40 \Hypertarget{struct_c_r_y_p___type_def_a4d6479478d84d3b85dcebb667ad963de}\label{struct_c_r_y_p___type_def_a4d6479478d84d3b85dcebb667ad963de} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!IV0RR@{IV0RR}}
\index{IV0RR@{IV0RR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IV0RR}{IV0RR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+IV0\+RR}

CRYP initialization vector right-\/word register 0, Address offset\+: 0x44 \Hypertarget{struct_c_r_y_p___type_def_a8d837d2677d8ca1d8ed8bc018d6bb176}\label{struct_c_r_y_p___type_def_a8d837d2677d8ca1d8ed8bc018d6bb176} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!IV1LR@{IV1LR}}
\index{IV1LR@{IV1LR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IV1LR}{IV1LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+IV1\+LR}

CRYP initialization vector left-\/word register 1, Address offset\+: 0x48 \Hypertarget{struct_c_r_y_p___type_def_aca99392151eb711971f5260ca675c81b}\label{struct_c_r_y_p___type_def_aca99392151eb711971f5260ca675c81b} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!IV1RR@{IV1RR}}
\index{IV1RR@{IV1RR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IV1RR}{IV1RR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+IV1\+RR}

CRYP initialization vector right-\/word register 1, Address offset\+: 0x4C \Hypertarget{struct_c_r_y_p___type_def_a9dc2c37bda5dd59196c295be21c1f88b}\label{struct_c_r_y_p___type_def_a9dc2c37bda5dd59196c295be21c1f88b} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K0LR@{K0LR}}
\index{K0LR@{K0LR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K0LR}{K0LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+K0\+LR}

CRYP key left register 0, Address offset\+: 0x20 \Hypertarget{struct_c_r_y_p___type_def_a2a1fdc979620667cc9c40c5caa5cd6ba}\label{struct_c_r_y_p___type_def_a2a1fdc979620667cc9c40c5caa5cd6ba} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K0RR@{K0RR}}
\index{K0RR@{K0RR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K0RR}{K0RR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+K0\+RR}

CRYP key right register 0, Address offset\+: 0x24 \Hypertarget{struct_c_r_y_p___type_def_a816fc42432d8064efbf944430e45050d}\label{struct_c_r_y_p___type_def_a816fc42432d8064efbf944430e45050d} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K1LR@{K1LR}}
\index{K1LR@{K1LR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K1LR}{K1LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+K1\+LR}

CRYP key left register 1, Address offset\+: 0x28 \Hypertarget{struct_c_r_y_p___type_def_a496e0b1dee706ce76274ae74ee4e8095}\label{struct_c_r_y_p___type_def_a496e0b1dee706ce76274ae74ee4e8095} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K1RR@{K1RR}}
\index{K1RR@{K1RR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K1RR}{K1RR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+K1\+RR}

CRYP key right register 1, Address offset\+: 0x2C \Hypertarget{struct_c_r_y_p___type_def_aa0dc0e8f97e7b7333083c1429c41bca8}\label{struct_c_r_y_p___type_def_aa0dc0e8f97e7b7333083c1429c41bca8} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K2LR@{K2LR}}
\index{K2LR@{K2LR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K2LR}{K2LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+K2\+LR}

CRYP key left register 2, Address offset\+: 0x30 \Hypertarget{struct_c_r_y_p___type_def_a96ef270d5244bd331fb8db5b0deffb4a}\label{struct_c_r_y_p___type_def_a96ef270d5244bd331fb8db5b0deffb4a} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K2RR@{K2RR}}
\index{K2RR@{K2RR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K2RR}{K2RR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+K2\+RR}

CRYP key right register 2, Address offset\+: 0x34 \Hypertarget{struct_c_r_y_p___type_def_a39e099c27b2be81a03c09810f390454b}\label{struct_c_r_y_p___type_def_a39e099c27b2be81a03c09810f390454b} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K3LR@{K3LR}}
\index{K3LR@{K3LR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K3LR}{K3LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+K3\+LR}

CRYP key left register 3, Address offset\+: 0x38 \Hypertarget{struct_c_r_y_p___type_def_a1c3230419aed39ab61263b87547cbc3e}\label{struct_c_r_y_p___type_def_a1c3230419aed39ab61263b87547cbc3e} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K3RR@{K3RR}}
\index{K3RR@{K3RR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K3RR}{K3RR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+K3\+RR}

CRYP key right register 3, Address offset\+: 0x3C \Hypertarget{struct_c_r_y_p___type_def_aa807ff93c7ce98e9d13cbc52d245770f}\label{struct_c_r_y_p___type_def_aa807ff93c7ce98e9d13cbc52d245770f} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!MISR@{MISR}}
\index{MISR@{MISR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MISR}{MISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+MISR}

CRYP masked interrupt status register, Address offset\+: 0x1C \Hypertarget{struct_c_r_y_p___type_def_a04be1b2f14a37aed1deff4d57e6261dd}\label{struct_c_r_y_p___type_def_a04be1b2f14a37aed1deff4d57e6261dd} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!RISR@{RISR}}
\index{RISR@{RISR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RISR}{RISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+RISR}

CRYP raw interrupt status register, Address offset\+: 0x18 \Hypertarget{struct_c_r_y_p___type_def_a1d5cabaf9aea97e1b6f08352bc249094}\label{struct_c_r_y_p___type_def_a1d5cabaf9aea97e1b6f08352bc249094} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!SR@{SR}}
\index{SR@{SR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+SR}

CRYP status register, Address offset\+: 0x04 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/miche/\+Documents/\+Repositories/23.\+24-\/\+D-\/\+Softwareontwikkeling/\+VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
