

================================================================
== Vivado HLS Report for 'backward'
================================================================
* Date:           Fri Oct 23 11:08:14 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        kerneldl
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.316|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  624005|  624005|  624005|  624005|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  312001|  312001|         3|          1|          1|  312000|    yes   |
        |- Loop 2  |  312000|  312000|         2|          1|          1|  312000|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_1 = alloca i32"   --->   Operation 9 'alloca' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tempp = alloca [312000 x float], align 16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:535]   --->   Operation 10 'alloca' 'tempp' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24000> <RAM>
ST_1 : Operation 11 [1/1] (0.60ns)   --->   "store i32 0, i32* %p_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:537]   --->   Operation 11 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 12 [1/1] (0.60ns)   --->   "br label %1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:537]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = phi i19 [ 0, %0 ], [ %i_13, %.backedge ]"   --->   Operation 13 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str46)"   --->   Operation 14 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.71ns)   --->   "%icmp_ln537 = icmp eq i19 %i_0, -212288" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:537]   --->   Operation 15 'icmp' 'icmp_ln537' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.56ns)   --->   "%i_13 = add i19 %i_0, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:537]   --->   Operation 17 'add' 'i_13' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln537, label %.preheader.preheader, label %2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:537]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln539 = zext i19 %i_0 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:539]   --->   Operation 19 'zext' 'zext_ln539' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%mpool_max_addr = getelementptr [312000 x i2]* %mpool_max, i64 0, i64 %zext_ln539" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:539]   --->   Operation 20 'getelementptr' 'mpool_max_addr' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.15ns)   --->   "%mpool_max_load = load i2* %mpool_max_addr, align 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:539]   --->   Operation 21 'load' 'mpool_max_load' <Predicate = (!icmp_ln537)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24000> <RAM>

State 3 <SV = 2> <Delay = 1.50>
ST_3 : Operation 22 [1/2] (1.15ns)   --->   "%mpool_max_load = load i2* %mpool_max_addr, align 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:539]   --->   Operation 22 'load' 'mpool_max_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24000> <RAM>
ST_3 : Operation 23 [1/1] (0.34ns)   --->   "%icmp_ln539 = icmp eq i2 %mpool_max_load, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:539]   --->   Operation 23 'icmp' 'icmp_ln539' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln539, label %3, label %4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:539]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_1_load = load i32* %p_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:543]   --->   Operation 25 'load' 'p_1_load' <Predicate = (!icmp_ln539)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.66ns)   --->   "%p = add nsw i32 %p_1_load, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:543]   --->   Operation 26 'add' 'p' <Predicate = (!icmp_ln539)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln543 = sext i32 %p_1_load to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:543]   --->   Operation 27 'sext' 'sext_ln543' <Predicate = (!icmp_ln539)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%dout_addr_1 = getelementptr [24000 x float]* %dout, i64 0, i64 %sext_ln543" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:543]   --->   Operation 28 'getelementptr' 'dout_addr_1' <Predicate = (!icmp_ln539)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (1.15ns)   --->   "%dout_load = load float* %dout_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:543]   --->   Operation 29 'load' 'dout_load' <Predicate = (!icmp_ln539)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24000> <RAM>
ST_3 : Operation 30 [1/1] (0.60ns)   --->   "store i32 %p, i32* %p_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:543]   --->   Operation 30 'store' <Predicate = (!icmp_ln539)> <Delay = 0.60>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tempp_addr = getelementptr inbounds [312000 x float]* %tempp, i64 0, i64 %zext_ln539" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:541]   --->   Operation 31 'getelementptr' 'tempp_addr' <Predicate = (icmp_ln539)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.15ns)   --->   "store float 0.000000e+00, float* %tempp_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:541]   --->   Operation 32 'store' <Predicate = (icmp_ln539)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24000> <RAM>

State 4 <SV = 3> <Delay = 2.31>
ST_4 : Operation 33 [1/2] (1.15ns)   --->   "%dout_load = load float* %dout_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:543]   --->   Operation 33 'load' 'dout_load' <Predicate = (!icmp_ln539)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24000> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tempp_addr_1 = getelementptr inbounds [312000 x float]* %tempp, i64 0, i64 %zext_ln539" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:543]   --->   Operation 34 'getelementptr' 'tempp_addr_1' <Predicate = (!icmp_ln539)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.15ns)   --->   "store float %dout_load, float* %tempp_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:543]   --->   Operation 35 'store' <Predicate = (!icmp_ln539)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24000> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 36 'br' <Predicate = (!icmp_ln539)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %.backedge" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:542]   --->   Operation 37 'br' <Predicate = (icmp_ln539)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 38 'br' <Predicate = (!icmp_ln537)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.60>
ST_5 : Operation 39 [1/1] (0.60ns)   --->   "br label %.preheader"   --->   Operation 39 'br' <Predicate = true> <Delay = 0.60>

State 6 <SV = 3> <Delay = 1.15>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%i1_0 = phi i19 [ %i, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 40 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str47)"   --->   Operation 41 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.71ns)   --->   "%icmp_ln550 = icmp eq i19 %i1_0, -212288" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:550]   --->   Operation 42 'icmp' 'icmp_ln550' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000)"   --->   Operation 43 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.56ns)   --->   "%i = add i19 %i1_0, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:550]   --->   Operation 44 'add' 'i' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln550, label %6, label %5" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:550]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i19 %i1_0 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:552]   --->   Operation 46 'zext' 'zext_ln552' <Predicate = (!icmp_ln550)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tempp_addr_2 = getelementptr inbounds [312000 x float]* %tempp, i64 0, i64 %zext_ln552" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:552]   --->   Operation 47 'getelementptr' 'tempp_addr_2' <Predicate = (!icmp_ln550)> <Delay = 0.00>
ST_6 : Operation 48 [2/2] (1.15ns)   --->   "%tempp_load = load float* %tempp_addr_2, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:552]   --->   Operation 48 'load' 'tempp_load' <Predicate = (!icmp_ln550)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24000> <RAM>

State 7 <SV = 4> <Delay = 2.31>
ST_7 : Operation 49 [1/2] (1.15ns)   --->   "%tempp_load = load float* %tempp_addr_2, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:552]   --->   Operation 49 'load' 'tempp_load' <Predicate = (!icmp_ln550)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24000> <RAM>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%dout_addr = getelementptr [24000 x float]* %dout, i64 0, i64 %zext_ln552" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:552]   --->   Operation 50 'getelementptr' 'dout_addr' <Predicate = (!icmp_ln550)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.15ns)   --->   "store float %tempp_load, float* %dout_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:552]   --->   Operation 51 'store' <Predicate = (!icmp_ln550)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24000> <RAM>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:550]   --->   Operation 52 'br' <Predicate = (!icmp_ln550)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:558]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	'alloca' operation ('p') [3]  (0 ns)
	'store' operation ('store_ln537', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:537) of constant 0 on local variable 'p' [5]  (0.603 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:537) [8]  (0 ns)
	'getelementptr' operation ('mpool_max_addr', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:539) [16]  (0 ns)
	'load' operation ('mpool_max_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:539) on array 'mpool_max' [17]  (1.16 ns)

 <State 3>: 1.5ns
The critical path consists of the following:
	'load' operation ('mpool_max_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:539) on array 'mpool_max' [17]  (1.16 ns)
	'icmp' operation ('icmp_ln539', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:539) [18]  (0.343 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('dout_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:543) on array 'dout' [25]  (1.16 ns)
	'store' operation ('store_ln543', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:543) of variable 'dout_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:543 on array 'tempp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:535 [27]  (1.16 ns)

 <State 5>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:550) [39]  (0.603 ns)

 <State 6>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:550) [39]  (0 ns)
	'getelementptr' operation ('tempp_addr_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:552) [47]  (0 ns)
	'load' operation ('tempp_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:552) on array 'tempp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:535 [48]  (1.16 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'load' operation ('tempp_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:552) on array 'tempp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:535 [48]  (1.16 ns)
	'store' operation ('store_ln552', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:552) of variable 'tempp_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:552 on array 'dout' [50]  (1.16 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
