Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Aug 15 00:12:43 2023
| Host         : LAPTOP-KOAVM84P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           29 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |           11 |
| Yes          | No                    | No                     |             101 |           36 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              88 |           36 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------+------------------------------------+------------------+----------------+
|        Clock Signal        |               Enable Signal              |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------------+------------------------------------------+------------------------------------+------------------+----------------+
|  clk_debug_OBUF_BUFG       |                                          | T1/TxD_i_1_n_0                     |                2 |              2 |
|  XADC/segment1/XLXI_47/CLK |                                          |                                    |                1 |              3 |
|  clk_debug_OBUF_BUFG       | T1/bitcounter                            | T1/bitcounter[3]_i_1_n_0           |                1 |              4 |
|  clk_debug_OBUF_BUFG       | T1/rightshiftreg                         |                                    |                2 |             10 |
|  clk_debug_OBUF_BUFG       | XADC/m_b2d/data                          |                                    |                6 |             11 |
|  clk_debug_OBUF_BUFG       |                                          | T1/counter[0]_i_1_n_0              |                4 |             14 |
|  clk_debug_OBUF_BUFG       | XADC/m_b2d/FSM_sequential_state_reg[1]_0 | XADC/m_b2d/FSM_onehot_state_reg[2] |                4 |             15 |
|  clk_debug_OBUF_BUFG       | XADC/m_b2d/dout[15]_i_1_n_0              |                                    |                7 |             16 |
|  clk_debug_OBUF_BUFG       | T1/en                                    | T1/en_wait                         |                4 |             16 |
|  clk_debug_OBUF_BUFG       |                                          | T1/transmit_delay0                 |                5 |             17 |
|  clk_debug_OBUF_BUFG       | XADC/m_b2d/data                          | XADC/m_b2d/byte_count[0]_i_1_n_0   |               18 |             20 |
|  clk_debug_OBUF_BUFG       | D2/count_reg[0]_i_1_n_0                  |                                    |                8 |             31 |
|  clk_debug_OBUF_BUFG       | XADC/m_b2d/div[28]_i_1_n_0               |                                    |               13 |             33 |
|  clk_debug_OBUF_BUFG       | XADC/count                               | XADC/count0                        |                9 |             33 |
|  clk_debug_OBUF_BUFG       |                                          |                                    |               28 |             64 |
+----------------------------+------------------------------------------+------------------------------------+------------------+----------------+


