#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jun 11 11:03:37 2023
# Process ID: 5364
# Current directory: C:/Users/tharu/Desktop/Lab9_10/Lab9_10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1616 C:\Users\tharu\Desktop\Lab9_10\Lab9_10\Lab9_10.xpr
# Log file: C:/Users/tharu/Desktop/Lab9_10/Lab9_10/vivado.log
# Journal file: C:/Users/tharu/Desktop/Lab9_10/Lab9_10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/new/Decoder_3_to_8.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/new/RCA_4.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/tharu/Desktop/Lab9_10/Lab4/Lab4.srcs/sources_1/new/Decoder_3_to_8.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/tharu/Desktop/Lab9_10/lab3/lab3.srcs/sources_1/new/RCA_4.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 939.824 ; gain = 189.984
update_compile_order -fileset sources_1
import_files -norecurse {C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab4/Lab4.srcs/sources_1/new/Decoder_3_to_8.vhd C:/Users/tharu/Desktop/Lab9_10/Lab9_10/lab3/lab3.srcs/sources_1/new/RCA_4.vhd}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Jun 11 11:05:27 2023] Launched synth_1...
Run output will be captured here: C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Jun 11 11:06:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1789.680 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1789.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1877.160 ; gain = 899.195
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nanoprocessor_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nanoprocessor_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/imports/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/imports/Lab9_10/Lab4/Lab4.srcs/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/new/MUX_2_way_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_way_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/new/MUX_2_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/new/MUX_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/new/Nanoprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nanoprocessor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/new/PC_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/new/Program_Rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/imports/Lab9_10/lab3/lab3.srcs/sources_1/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/imports/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_new
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/new/seven_seg_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Seven_seg_display
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/new/tri_state_buffer_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tri_state_buffer_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sources_1/new/tri_state_buffer_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tri_state_buffer_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.srcs/sim_1/new/Nanoprocessor_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nanoprocessor_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto faf4353663aa423482bbbf269c77dd24 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nanoprocessor_Sim_behav xil_defaultlib.Nanoprocessor_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3_bit [rca_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.tri_state_buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.tri_state_buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.PC_3_bit [pc_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_new [reg_new_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_Unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_seg_display [seven_seg_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Nanoprocessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_sim
Built simulation snapshot Nanoprocessor_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Lab9_10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nanoprocessor_Sim_behav -key {Behavioral:sim_1:Functional:Nanoprocessor_Sim} -tclbatch {Nanoprocessor_Sim.tcl} -view {C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Nanoprocessor_Sim_behav4.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/tharu/Desktop/Lab9_10/Lab9_10/Nanoprocessor_Sim_behav4.wcfg
source Nanoprocessor_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nanoprocessor_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1906.898 ; gain = 4.438
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 11:08:29 2023...
