// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reversi_accel_xferode_1024_1024_1_0_1_0_1025_3_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mat_ero2_4239_dout,
        mat_ero2_4239_empty_n,
        mat_ero2_4239_read,
        mat_lap2_4241_din,
        mat_lap2_4241_full_n,
        mat_lap2_4241_write,
        img_height,
        img_width
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] mat_ero2_4239_dout;
input   mat_ero2_4239_empty_n;
output   mat_ero2_4239_read;
output  [7:0] mat_lap2_4241_din;
input   mat_lap2_4241_full_n;
output   mat_lap2_4241_write;
input  [15:0] img_height;
input  [15:0] img_width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg mat_ero2_4239_read;
reg mat_lap2_4241_write;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [13:0] empty_fu_152_p1;
reg   [13:0] empty_reg_318;
wire   [16:0] op2_assign_fu_168_p2;
reg   [16:0] op2_assign_reg_323;
wire    ap_CS_fsm_state5;
wire   [13:0] add_ln1795_fu_174_p2;
reg   [13:0] add_ln1795_reg_328;
wire   [0:0] icmp_ln1057_fu_189_p2;
reg   [0:0] icmp_ln1057_reg_333;
wire   [0:0] cmp_i_i127_i_fu_240_p2;
reg   [0:0] cmp_i_i127_i_reg_368;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln1057_57_fu_232_p2;
wire   [1:0] trunc_ln124_fu_246_p1;
reg   [1:0] trunc_ln124_reg_373;
wire   [1:0] trunc_ln138_fu_251_p1;
reg   [1:0] trunc_ln138_reg_378;
wire   [1:0] trunc_ln138_6_fu_256_p1;
reg   [1:0] trunc_ln138_6_reg_383;
reg    buf_V_0_ce0;
wire   [7:0] buf_V_0_q0;
reg   [9:0] buf_V_0_address1;
reg    buf_V_0_ce1;
reg    buf_V_0_we1;
reg   [7:0] buf_V_0_d1;
reg    buf_V_1_ce0;
wire   [7:0] buf_V_1_q0;
reg   [9:0] buf_V_1_address1;
reg    buf_V_1_ce1;
reg    buf_V_1_we1;
reg   [7:0] buf_V_1_d1;
wire   [7:0] buf_V_2_q0;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_start;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_done;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_idle;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_ready;
wire   [12:0] grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_2_0_out;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_2_0_out_ap_vld;
wire   [12:0] grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_1_0_out;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_1_0_out_ap_vld;
wire   [12:0] grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_0_0_out;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_0_0_out_ap_vld;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_start;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_done;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_idle;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_ready;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_mat_ero2_4239_read;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_address1;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_ce1;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_d1;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_start;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_done;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_idle;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_ready;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_address1;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_ce1;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_d1;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_start;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_done;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_idle;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_ready;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_ero2_4239_read;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_lap2_4241_din;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_lap2_4241_write;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_address0;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_ce0;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_address1;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_ce1;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_d1;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_address0;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_ce0;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_address1;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_ce1;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_d1;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_address0;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_ce0;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_address1;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_ce1;
wire    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_d1;
reg    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_start_reg;
reg    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_start_reg;
wire    ap_CS_fsm_state7;
reg   [12:0] row_V_fu_86;
wire   [12:0] row_V_5_fu_261_p2;
reg   [12:0] row_ind_V_0_fu_90;
reg   [12:0] row_ind_V_1_1_fu_94;
reg   [12:0] row_ind_V_2_fu_98;
wire   [16:0] img_height_cast_fu_165_p1;
wire   [15:0] tmp_fu_179_p4;
wire   [16:0] zext_ln1057_5_fu_228_p1;
wire   [15:0] zext_ln1057_fu_224_p1;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_block_state3_on_subcall_done;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_start_reg = 1'b0;
#0 grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_start_reg = 1'b0;
#0 grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_start_reg = 1'b0;
#0 grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_start_reg = 1'b0;
end

reversi_accel_xfdilate_1024_1024_1_0_1_0_1027_7_7_s_buf_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_address0),
    .ce0(buf_V_0_ce0),
    .q0(buf_V_0_q0),
    .address1(buf_V_0_address1),
    .ce1(buf_V_0_ce1),
    .we1(buf_V_0_we1),
    .d1(buf_V_0_d1)
);

reversi_accel_xfdilate_1024_1024_1_0_1_0_1027_7_7_s_buf_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_address0),
    .ce0(buf_V_1_ce0),
    .q0(buf_V_1_q0),
    .address1(buf_V_1_address1),
    .ce1(buf_V_1_ce1),
    .we1(buf_V_1_we1),
    .d1(buf_V_1_d1)
);

reversi_accel_xfdilate_1024_1024_1_0_1_0_1027_7_7_s_buf_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_address0),
    .ce0(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_ce0),
    .q0(buf_V_2_q0),
    .address1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_address1),
    .ce1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_ce1),
    .we1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_we1),
    .d1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_d1)
);

reversi_accel_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1 grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_start),
    .ap_done(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_done),
    .ap_idle(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_idle),
    .ap_ready(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_ready),
    .row_ind_V_2_0_out(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_2_0_out),
    .row_ind_V_2_0_out_ap_vld(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_2_0_out_ap_vld),
    .row_ind_V_1_0_out(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_1_0_out),
    .row_ind_V_1_0_out_ap_vld(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_1_0_out_ap_vld),
    .row_ind_V_0_0_out(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_0_0_out),
    .row_ind_V_0_0_out_ap_vld(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_0_0_out_ap_vld)
);

reversi_accel_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2 grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_start),
    .ap_done(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_done),
    .ap_idle(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_idle),
    .ap_ready(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_ready),
    .mat_ero2_4239_dout(mat_ero2_4239_dout),
    .mat_ero2_4239_empty_n(mat_ero2_4239_empty_n),
    .mat_ero2_4239_read(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_mat_ero2_4239_read),
    .img_width(img_width),
    .buf_V_1_address1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_address1),
    .buf_V_1_ce1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_ce1),
    .buf_V_1_we1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_we1),
    .buf_V_1_d1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_d1)
);

reversi_accel_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3 grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_start),
    .ap_done(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_done),
    .ap_idle(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_idle),
    .ap_ready(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_ready),
    .img_width(img_width),
    .buf_V_0_address1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_address1),
    .buf_V_0_ce1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_ce1),
    .buf_V_0_we1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_we1),
    .buf_V_0_d1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_d1)
);

reversi_accel_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_start),
    .ap_done(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_done),
    .ap_idle(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_idle),
    .ap_ready(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_ready),
    .mat_ero2_4239_dout(mat_ero2_4239_dout),
    .mat_ero2_4239_empty_n(mat_ero2_4239_empty_n),
    .mat_ero2_4239_read(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_ero2_4239_read),
    .mat_lap2_4241_din(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_lap2_4241_din),
    .mat_lap2_4241_full_n(mat_lap2_4241_full_n),
    .mat_lap2_4241_write(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_lap2_4241_write),
    .add_ln1795(add_ln1795_reg_328),
    .img_width(img_width),
    .buf_V_0_address0(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_address0),
    .buf_V_0_ce0(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_ce0),
    .buf_V_0_q0(buf_V_0_q0),
    .buf_V_0_address1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_address1),
    .buf_V_0_ce1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_ce1),
    .buf_V_0_we1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_we1),
    .buf_V_0_d1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_d1),
    .buf_V_1_address0(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_address0),
    .buf_V_1_ce0(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_ce0),
    .buf_V_1_q0(buf_V_1_q0),
    .buf_V_1_address1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_address1),
    .buf_V_1_ce1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_ce1),
    .buf_V_1_we1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_we1),
    .buf_V_1_d1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_d1),
    .buf_V_2_address0(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_address0),
    .buf_V_2_ce0(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_ce0),
    .buf_V_2_q0(buf_V_2_q0),
    .buf_V_2_address1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_address1),
    .buf_V_2_ce1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_ce1),
    .buf_V_2_we1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_we1),
    .buf_V_2_d1(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_d1),
    .trunc_ln2(trunc_ln138_reg_378),
    .trunc_ln138_6(trunc_ln138_6_reg_383),
    .trunc_ln(trunc_ln124_reg_373),
    .cmp_i_i127_i(cmp_i_i127_i_reg_368)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1057_57_fu_232_p2 == 1'd1) & (icmp_ln1057_reg_333 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
            grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_start_reg <= 1'b1;
        end else if ((grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_ready == 1'b1)) begin
            grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_start_reg <= 1'b1;
        end else if ((grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_ready == 1'b1)) begin
            grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_start_reg <= 1'b1;
        end else if ((grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_ready == 1'b1)) begin
            grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_start_reg <= 1'b1;
        end else if ((grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_ready == 1'b1)) begin
            grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_fu_189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_done == 1'b1))) begin
        row_V_fu_86 <= 13'd1;
    end else if (((icmp_ln1057_57_fu_232_p2 == 1'd1) & (icmp_ln1057_reg_333 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        row_V_fu_86 <= row_V_5_fu_261_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_fu_189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_done == 1'b1))) begin
        row_ind_V_0_fu_90 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_0_0_out;
    end else if (((icmp_ln1057_57_fu_232_p2 == 1'd1) & (icmp_ln1057_reg_333 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        row_ind_V_0_fu_90 <= row_ind_V_1_1_fu_94;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_fu_189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_done == 1'b1))) begin
        row_ind_V_1_1_fu_94 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_1_0_out;
    end else if (((icmp_ln1057_57_fu_232_p2 == 1'd1) & (icmp_ln1057_reg_333 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        row_ind_V_1_1_fu_94 <= row_ind_V_2_fu_98;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_fu_189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_done == 1'b1))) begin
        row_ind_V_2_fu_98 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_2_0_out;
    end else if (((icmp_ln1057_57_fu_232_p2 == 1'd1) & (icmp_ln1057_reg_333 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        row_ind_V_2_fu_98 <= row_ind_V_0_fu_90;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln1795_reg_328 <= add_ln1795_fu_174_p2;
        icmp_ln1057_reg_333 <= icmp_ln1057_fu_189_p2;
        op2_assign_reg_323 <= op2_assign_fu_168_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_57_fu_232_p2 == 1'd1) & (icmp_ln1057_reg_333 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        cmp_i_i127_i_reg_368 <= cmp_i_i127_i_fu_240_p2;
        trunc_ln124_reg_373 <= trunc_ln124_fu_246_p1;
        trunc_ln138_6_reg_383 <= trunc_ln138_6_fu_256_p1;
        trunc_ln138_reg_378 <= trunc_ln138_fu_251_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_reg_318 <= empty_fu_152_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state6) & ((icmp_ln1057_57_fu_232_p2 == 1'd0) | (icmp_ln1057_reg_333 == 1'd1))) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & ((icmp_ln1057_57_fu_232_p2 == 1'd0) | (icmp_ln1057_reg_333 == 1'd1)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_0_address1 = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_0_address1 = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_address1;
    end else begin
        buf_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_0_ce0 = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_ce0;
    end else begin
        buf_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_0_ce1 = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_0_ce1 = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_ce1;
    end else begin
        buf_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_0_d1 = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_0_d1 = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_d1;
    end else begin
        buf_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_0_we1 = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_0_we1 = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_we1;
    end else begin
        buf_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_1_address1 = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_V_1_address1 = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_address1;
    end else begin
        buf_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_1_ce0 = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_ce0;
    end else begin
        buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_1_ce1 = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_V_1_ce1 = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_ce1;
    end else begin
        buf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_1_d1 = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_V_1_d1 = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_d1;
    end else begin
        buf_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_V_1_we1 = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_V_1_we1 = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_we1;
    end else begin
        buf_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mat_ero2_4239_read = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_ero2_4239_read;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        mat_ero2_4239_read = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_mat_ero2_4239_read;
    end else begin
        mat_ero2_4239_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mat_lap2_4241_write = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_lap2_4241_write;
    end else begin
        mat_lap2_4241_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & ((icmp_ln1057_57_fu_232_p2 == 1'd0) | (icmp_ln1057_reg_333 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1795_fu_174_p2 = (empty_reg_318 + 14'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_done == 1'b0) | (grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_done == 1'b0));
end

assign cmp_i_i127_i_fu_240_p2 = ((zext_ln1057_fu_224_p1 < img_height) ? 1'b1 : 1'b0);

assign empty_fu_152_p1 = img_width[13:0];

assign grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_start = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_start_reg;

assign grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_start = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_start_reg;

assign grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_start = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_start_reg;

assign grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_start = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_start_reg;

assign icmp_ln1057_57_fu_232_p2 = ((zext_ln1057_5_fu_228_p1 < op2_assign_reg_323) ? 1'b1 : 1'b0);

assign icmp_ln1057_fu_189_p2 = ((tmp_fu_179_p4 == 16'd0) ? 1'b1 : 1'b0);

assign img_height_cast_fu_165_p1 = img_height;

assign mat_lap2_4241_din = grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_lap2_4241_din;

assign op2_assign_fu_168_p2 = (img_height_cast_fu_165_p1 + 17'd1);

assign row_V_5_fu_261_p2 = (row_V_fu_86 + 13'd1);

assign tmp_fu_179_p4 = {{op2_assign_fu_168_p2[16:1]}};

assign trunc_ln124_fu_246_p1 = row_ind_V_2_fu_98[1:0];

assign trunc_ln138_6_fu_256_p1 = row_ind_V_1_1_fu_94[1:0];

assign trunc_ln138_fu_251_p1 = row_ind_V_0_fu_90[1:0];

assign zext_ln1057_5_fu_228_p1 = row_V_fu_86;

assign zext_ln1057_fu_224_p1 = row_V_fu_86;

endmodule //reversi_accel_xferode_1024_1024_1_0_1_0_1025_3_3_s
