

================================================================
== Vitis HLS Report for 'delete_patch'
================================================================
* Date:           Sat Aug  3 00:45:53 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.124 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_delete_patch_patches_parameters_fu_233  |delete_patch_patches_parameters  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                   Loop Name                                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- delete_patch_perPatch_delete_patch_perSuperpointSP_delete_patch_perPointSP  |        ?|        ?|         5|          1|          1|     ?|       yes|
        |- delete_patch_perSuperpointSPLP_delete_patch_perPointSPLP                    |       81|       81|         3|          1|          1|    80|       yes|
        +------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
  Pipeline-1 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 13 2 
2 --> 3 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.71>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%index_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %index"   --->   Operation 14 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_patches_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches_read"   --->   Operation 15 'read' 'n_patches_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = trunc i9 %index_read"   --->   Operation 16 'trunc' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %index_read, i32 8" [patchMaker.cpp:503]   --->   Operation 17 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln503 = br i1 %tmp_23, void, void %._crit_edge" [patchMaker.cpp:503]   --->   Operation 18 'br' 'br_ln503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln503 = zext i8 %n_patches_read_3" [patchMaker.cpp:503]   --->   Operation 19 'zext' 'zext_ln503' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.59ns)   --->   "%icmp_ln503 = icmp_sgt  i9 %zext_ln503, i9 %index_read" [patchMaker.cpp:503]   --->   Operation 20 'icmp' 'icmp_ln503' <Predicate = (!tmp_23)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln503 = br i1 %icmp_ln503, void %._crit_edge, void %.lr.ph" [patchMaker.cpp:503]   --->   Operation 21 'br' 'br_ln503' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%sub = add i8 %n_patches_read_3, i8 255"   --->   Operation 22 'add' 'sub' <Predicate = (!tmp_23 & icmp_ln503)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 23 [1/1] (0.58ns)   --->   "%empty = icmp_ugt  i8 %sub, i8 %i"   --->   Operation 23 'icmp' 'empty' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node sub_ln512)   --->   "%umax2 = select i1 %empty, i8 %sub, i8 %i"   --->   Operation 24 'select' 'umax2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln512 = sub i8 %umax2, i8 %i" [patchMaker.cpp:512]   --->   Operation 25 'sub' 'sub_ln512' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %sub_ln512, i6 0" [patchMaker.cpp:512]   --->   Operation 26 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln512 = zext i14 %tmp" [patchMaker.cpp:512]   --->   Operation 27 'zext' 'zext_ln512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %sub_ln512, i4 0" [patchMaker.cpp:512]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln512_1 = zext i12 %tmp_s" [patchMaker.cpp:512]   --->   Operation 29 'zext' 'zext_ln512_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.76ns)   --->   "%add_ln512 = add i15 %zext_ln512, i15 %zext_ln512_1" [patchMaker.cpp:512]   --->   Operation 30 'add' 'add_ln512' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln512 = br void" [patchMaker.cpp:512]   --->   Operation 31 'br' 'br_ln512' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.74>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten14 = phi i15 0, void %.lr.ph, i15 %add_ln512_1, void %.split10" [patchMaker.cpp:512]   --->   Operation 32 'phi' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i_011 = phi i8 %i, void %.lr.ph, i8 %select_ln512_1, void %.split10"   --->   Operation 33 'phi' 'i_011' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %.lr.ph, i8 %select_ln518_2, void %.split10" [patchMaker.cpp:518]   --->   Operation 34 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%a = phi i3 0, void %.lr.ph, i3 %select_ln518_1, void %.split10" [patchMaker.cpp:518]   --->   Operation 35 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%b = phi i5 0, void %.lr.ph, i5 %add_ln524, void %.split10" [patchMaker.cpp:524]   --->   Operation 36 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.77ns)   --->   "%add_ln512_1 = add i15 %indvar_flatten14, i15 1" [patchMaker.cpp:512]   --->   Operation 37 'add' 'add_ln512_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.66ns)   --->   "%icmp_ln512 = icmp_eq  i15 %indvar_flatten14, i15 %add_ln512" [patchMaker.cpp:512]   --->   Operation 39 'icmp' 'icmp_ln512' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln512 = br i1 %icmp_ln512, void %.split10, void %._crit_edge.loopexit" [patchMaker.cpp:512]   --->   Operation 40 'br' 'br_ln512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.70ns)   --->   "%i_15 = add i8 %i_011, i8 1" [patchMaker.cpp:512]   --->   Operation 41 'add' 'i_15' <Predicate = (!icmp_ln512)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.58ns)   --->   "%icmp_ln518 = icmp_eq  i8 %indvar_flatten, i8 80" [patchMaker.cpp:518]   --->   Operation 42 'icmp' 'icmp_ln518' <Predicate = (!icmp_ln512)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.27ns)   --->   "%select_ln512 = select i1 %icmp_ln518, i3 0, i3 %a" [patchMaker.cpp:512]   --->   Operation 43 'select' 'select_ln512' <Predicate = (!icmp_ln512)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.30ns)   --->   "%select_ln512_1 = select i1 %icmp_ln518, i8 %i_15, i8 %i_011" [patchMaker.cpp:512]   --->   Operation 44 'select' 'select_ln512_1' <Predicate = (!icmp_ln512)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln512 = trunc i8 %select_ln512_1" [patchMaker.cpp:512]   --->   Operation 45 'trunc' 'trunc_ln512' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln512_2 = add i5 %trunc_ln512, i5 1" [patchMaker.cpp:512]   --->   Operation 46 'add' 'add_ln512_2' <Predicate = (!icmp_ln512)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln512)   --->   "%xor_ln512 = xor i1 %icmp_ln518, i1 1" [patchMaker.cpp:512]   --->   Operation 47 'xor' 'xor_ln512' <Predicate = (!icmp_ln512)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.63ns)   --->   "%icmp_ln524 = icmp_eq  i5 %b, i5 16" [patchMaker.cpp:524]   --->   Operation 48 'icmp' 'icmp_ln524' <Predicate = (!icmp_ln512)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln512 = and i1 %icmp_ln524, i1 %xor_ln512" [patchMaker.cpp:512]   --->   Operation 49 'and' 'and_ln512' <Predicate = (!icmp_ln512)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.57ns)   --->   "%add_ln518 = add i3 %select_ln512, i3 1" [patchMaker.cpp:518]   --->   Operation 50 'add' 'add_ln518' <Predicate = (!icmp_ln512)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln518)   --->   "%or_ln518 = or i1 %and_ln512, i1 %icmp_ln518" [patchMaker.cpp:518]   --->   Operation 51 'or' 'or_ln518' <Predicate = (!icmp_ln512)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln518 = select i1 %or_ln518, i5 0, i5 %b" [patchMaker.cpp:518]   --->   Operation 52 'select' 'select_ln518' <Predicate = (!icmp_ln512)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.27ns)   --->   "%select_ln518_1 = select i1 %and_ln512, i3 %add_ln518, i3 %select_ln512" [patchMaker.cpp:518]   --->   Operation 53 'select' 'select_ln518_1' <Predicate = (!icmp_ln512)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln524 = add i5 %select_ln518, i5 1" [patchMaker.cpp:524]   --->   Operation 54 'add' 'add_ln524' <Predicate = (!icmp_ln512)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln518_1 = add i8 %indvar_flatten, i8 1" [patchMaker.cpp:518]   --->   Operation 55 'add' 'add_ln518_1' <Predicate = (!icmp_ln512)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.30ns)   --->   "%select_ln518_2 = select i1 %icmp_ln518, i8 1, i8 %add_ln518_1" [patchMaker.cpp:518]   --->   Operation 56 'select' 'select_ln518_2' <Predicate = (!icmp_ln512)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln529 = zext i5 %add_ln512_2" [patchMaker.cpp:529]   --->   Operation 57 'zext' 'zext_ln529' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln512_2, i2 0" [patchMaker.cpp:529]   --->   Operation 58 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln529_1 = zext i7 %tmp_6" [patchMaker.cpp:529]   --->   Operation 59 'zext' 'zext_ln529_1' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln529 = add i8 %zext_ln529_1, i8 %zext_ln529" [patchMaker.cpp:529]   --->   Operation 60 'add' 'add_ln529' <Predicate = (!icmp_ln512)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln529 = shl i8 %select_ln512_1, i8 2" [patchMaker.cpp:529]   --->   Operation 61 'shl' 'shl_ln529' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln529_1 = add i8 %shl_ln529, i8 %select_ln512_1" [patchMaker.cpp:529]   --->   Operation 62 'add' 'add_ln529_1' <Predicate = (!icmp_ln512)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln529_2 = zext i3 %select_ln518_1" [patchMaker.cpp:529]   --->   Operation 63 'zext' 'zext_ln529_2' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln529_3 = zext i3 %select_ln518_1" [patchMaker.cpp:529]   --->   Operation 64 'zext' 'zext_ln529_3' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln529_2 = add i8 %add_ln529, i8 %zext_ln529_3" [patchMaker.cpp:529]   --->   Operation 65 'add' 'add_ln529_2' <Predicate = (!icmp_ln512)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_55_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln529_2, i4 0" [patchMaker.cpp:529]   --->   Operation 66 'bitconcatenate' 'tmp_55_cast' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln529_3 = add i8 %add_ln529_1, i8 %zext_ln529_2" [patchMaker.cpp:529]   --->   Operation 67 'add' 'add_ln529_3' <Predicate = (!icmp_ln512)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_57_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln529_3, i4 0" [patchMaker.cpp:529]   --->   Operation 68 'bitconcatenate' 'tmp_57_cast' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln529_4 = zext i5 %select_ln518" [patchMaker.cpp:529]   --->   Operation 69 'zext' 'zext_ln529_4' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.74ns)   --->   "%add_ln529_4 = add i12 %tmp_55_cast, i12 %zext_ln529_4" [patchMaker.cpp:529]   --->   Operation 70 'add' 'add_ln529_4' <Predicate = (!icmp_ln512)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.74ns)   --->   "%add_ln529_5 = add i12 %tmp_57_cast, i12 %zext_ln529_4" [patchMaker.cpp:529]   --->   Operation 71 'add' 'add_ln529_5' <Predicate = (!icmp_ln512)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln529_5 = zext i12 %add_ln529_4" [patchMaker.cpp:529]   --->   Operation 72 'zext' 'zext_ln529_5' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln529_5" [patchMaker.cpp:529]   --->   Operation 73 'getelementptr' 'patches_superpoints_addr' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (1.64ns)   --->   "%patches_superpoints_load = load i12 %patches_superpoints_addr" [patchMaker.cpp:529]   --->   Operation 74 'load' 'patches_superpoints_load' <Predicate = (!icmp_ln512)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 75 [1/2] (1.64ns)   --->   "%patches_superpoints_load = load i12 %patches_superpoints_addr" [patchMaker.cpp:529]   --->   Operation 75 'load' 'patches_superpoints_load' <Predicate = (!icmp_ln512)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 7 <SV = 6> <Delay = 1.64>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perPatch_delete_patch_perSuperpointSP_delete_patch_perPointSP_str"   --->   Operation 76 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perSuperpointSP_delete_patch_perPointSP_str"   --->   Operation 78 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 79 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln529_6 = zext i12 %add_ln529_5" [patchMaker.cpp:529]   --->   Operation 80 'zext' 'zext_ln529_6' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_2 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln529_6" [patchMaker.cpp:529]   --->   Operation 81 'getelementptr' 'patches_superpoints_addr_2' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln524 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [patchMaker.cpp:524]   --->   Operation 82 'specloopname' 'specloopname_ln524' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.64ns)   --->   "%store_ln529 = store i64 %patches_superpoints_load, i12 %patches_superpoints_addr_2" [patchMaker.cpp:529]   --->   Operation 83 'store' 'store_ln529' <Predicate = (!icmp_ln512)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!icmp_ln512)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.70>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln551)   --->   "%shl_ln551 = shl i8 %sub, i8 2" [patchMaker.cpp:551]   --->   Operation 85 'shl' 'shl_ln551' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln551 = add i8 %shl_ln551, i8 %sub" [patchMaker.cpp:551]   --->   Operation 86 'add' 'add_ln551' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln540 = br void" [patchMaker.cpp:540]   --->   Operation 87 'br' 'br_ln540' <Predicate = true> <Delay = 0.38>

State 9 <SV = 4> <Delay = 1.62>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i7 0, void %._crit_edge.loopexit, i7 %add_ln540_1, void %.split4" [patchMaker.cpp:540]   --->   Operation 88 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%a_3 = phi i3 0, void %._crit_edge.loopexit, i3 %select_ln540_1, void %.split4" [patchMaker.cpp:540]   --->   Operation 89 'phi' 'a_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%b_5 = phi i5 0, void %._crit_edge.loopexit, i5 %add_ln546, void %.split4" [patchMaker.cpp:546]   --->   Operation 90 'phi' 'b_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.70ns)   --->   "%add_ln540_1 = add i7 %indvar_flatten22, i7 1" [patchMaker.cpp:540]   --->   Operation 91 'add' 'add_ln540_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 92 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.59ns)   --->   "%icmp_ln540 = icmp_eq  i7 %indvar_flatten22, i7 80" [patchMaker.cpp:540]   --->   Operation 93 'icmp' 'icmp_ln540' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln540 = br i1 %icmp_ln540, void %.split4, void" [patchMaker.cpp:540]   --->   Operation 94 'br' 'br_ln540' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.57ns)   --->   "%add_ln540 = add i3 %a_3, i3 1" [patchMaker.cpp:540]   --->   Operation 95 'add' 'add_ln540' <Predicate = (!icmp_ln540)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.63ns)   --->   "%icmp_ln546 = icmp_eq  i5 %b_5, i5 16" [patchMaker.cpp:546]   --->   Operation 96 'icmp' 'icmp_ln546' <Predicate = (!icmp_ln540)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.27ns)   --->   "%select_ln540 = select i1 %icmp_ln546, i5 0, i5 %b_5" [patchMaker.cpp:540]   --->   Operation 97 'select' 'select_ln540' <Predicate = (!icmp_ln540)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.27ns)   --->   "%select_ln540_1 = select i1 %icmp_ln546, i3 %add_ln540, i3 %a_3" [patchMaker.cpp:540]   --->   Operation 98 'select' 'select_ln540_1' <Predicate = (!icmp_ln540)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln546 = add i5 %select_ln540, i5 1" [patchMaker.cpp:546]   --->   Operation 99 'add' 'add_ln546' <Predicate = (!icmp_ln540)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 1.45>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln551 = zext i3 %select_ln540_1" [patchMaker.cpp:551]   --->   Operation 100 'zext' 'zext_ln551' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.70ns)   --->   "%add_ln551_1 = add i8 %add_ln551, i8 %zext_ln551" [patchMaker.cpp:551]   --->   Operation 101 'add' 'add_ln551_1' <Predicate = (!icmp_ln540)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_59_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln551_1, i4 0" [patchMaker.cpp:551]   --->   Operation 102 'bitconcatenate' 'tmp_59_cast' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln551_1 = zext i5 %select_ln540" [patchMaker.cpp:551]   --->   Operation 103 'zext' 'zext_ln551_1' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.74ns)   --->   "%add_ln551_2 = add i12 %tmp_59_cast, i12 %zext_ln551_1" [patchMaker.cpp:551]   --->   Operation 104 'add' 'add_ln551_2' <Predicate = (!icmp_ln540)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 1.64>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perSuperpointSPLP_delete_patch_perPointSPLP_str"   --->   Operation 105 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%empty_91 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 106 'speclooptripcount' 'empty_91' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 107 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln551_2 = zext i12 %add_ln551_2" [patchMaker.cpp:551]   --->   Operation 108 'zext' 'zext_ln551_2' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_3 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln551_2" [patchMaker.cpp:551]   --->   Operation 109 'getelementptr' 'patches_superpoints_addr_3' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln546 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [patchMaker.cpp:546]   --->   Operation 110 'specloopname' 'specloopname_ln546' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (1.64ns)   --->   "%store_ln551 = store i64 0, i12 %patches_superpoints_addr_3" [patchMaker.cpp:551]   --->   Operation 111 'store' 'store_ln551' <Predicate = (!icmp_ln540)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = (!icmp_ln540)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 2.12>
ST_12 : Operation 113 [2/2] (2.12ns)   --->   "%call_ln555 = call void @delete_patch_patches_parameters, i8 %i, i8 %n_patches_read_3, i32 %patches_parameters" [patchMaker.cpp:555]   --->   Operation 113 'call' 'call_ln555' <Predicate = true> <Delay = 2.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln566 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 %sub" [patchMaker.cpp:566]   --->   Operation 114 'write' 'write_ln566' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 0.00>
ST_13 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln555 = call void @delete_patch_patches_parameters, i8 %i, i8 %n_patches_read_3, i32 %patches_parameters" [patchMaker.cpp:555]   --->   Operation 115 'call' 'call_ln555' <Predicate = (!tmp_23 & icmp_ln503)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln567 = br void %._crit_edge" [patchMaker.cpp:567]   --->   Operation 116 'br' 'br_ln567' <Predicate = (!tmp_23 & icmp_ln503)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln567 = ret" [patchMaker.cpp:567]   --->   Operation 117 'ret' 'ret_ln567' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n_patches]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ n_patches_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patches_superpoints]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ patches_parameters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
index_read                 (read             ) [ 00000000000000]
n_patches_read_3           (read             ) [ 00111111111111]
i                          (trunc            ) [ 00111111111111]
tmp_23                     (bitselect        ) [ 01111111111111]
br_ln503                   (br               ) [ 00000000000000]
zext_ln503                 (zext             ) [ 00000000000000]
icmp_ln503                 (icmp             ) [ 01111111111111]
br_ln503                   (br               ) [ 00000000000000]
sub                        (add              ) [ 00111111111110]
empty                      (icmp             ) [ 00000000000000]
umax2                      (select           ) [ 00000000000000]
sub_ln512                  (sub              ) [ 00000000000000]
tmp                        (bitconcatenate   ) [ 00000000000000]
zext_ln512                 (zext             ) [ 00000000000000]
tmp_s                      (bitconcatenate   ) [ 00000000000000]
zext_ln512_1               (zext             ) [ 00000000000000]
add_ln512                  (add              ) [ 00011111000000]
br_ln512                   (br               ) [ 00111111000000]
indvar_flatten14           (phi              ) [ 00010000000000]
i_011                      (phi              ) [ 00010000000000]
indvar_flatten             (phi              ) [ 00010000000000]
a                          (phi              ) [ 00010000000000]
b                          (phi              ) [ 00010000000000]
add_ln512_1                (add              ) [ 00111111000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000]
icmp_ln512                 (icmp             ) [ 00011111000000]
br_ln512                   (br               ) [ 00000000000000]
i_15                       (add              ) [ 00000000000000]
icmp_ln518                 (icmp             ) [ 00000000000000]
select_ln512               (select           ) [ 00000000000000]
select_ln512_1             (select           ) [ 00111111000000]
trunc_ln512                (trunc            ) [ 00000000000000]
add_ln512_2                (add              ) [ 00011000000000]
xor_ln512                  (xor              ) [ 00000000000000]
icmp_ln524                 (icmp             ) [ 00000000000000]
and_ln512                  (and              ) [ 00000000000000]
add_ln518                  (add              ) [ 00000000000000]
or_ln518                   (or               ) [ 00000000000000]
select_ln518               (select           ) [ 00011000000000]
select_ln518_1             (select           ) [ 00111111000000]
add_ln524                  (add              ) [ 00111111000000]
add_ln518_1                (add              ) [ 00000000000000]
select_ln518_2             (select           ) [ 00111111000000]
zext_ln529                 (zext             ) [ 00000000000000]
tmp_6                      (bitconcatenate   ) [ 00000000000000]
zext_ln529_1               (zext             ) [ 00000000000000]
add_ln529                  (add              ) [ 00000000000000]
shl_ln529                  (shl              ) [ 00000000000000]
add_ln529_1                (add              ) [ 00000000000000]
zext_ln529_2               (zext             ) [ 00000000000000]
zext_ln529_3               (zext             ) [ 00000000000000]
add_ln529_2                (add              ) [ 00000000000000]
tmp_55_cast                (bitconcatenate   ) [ 00000000000000]
add_ln529_3                (add              ) [ 00000000000000]
tmp_57_cast                (bitconcatenate   ) [ 00000000000000]
zext_ln529_4               (zext             ) [ 00000000000000]
add_ln529_4                (add              ) [ 00010100000000]
add_ln529_5                (add              ) [ 00010111000000]
zext_ln529_5               (zext             ) [ 00000000000000]
patches_superpoints_addr   (getelementptr    ) [ 00010010000000]
patches_superpoints_load   (load             ) [ 00010001000000]
specloopname_ln0           (specloopname     ) [ 00000000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000]
specloopname_ln0           (specloopname     ) [ 00000000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000]
zext_ln529_6               (zext             ) [ 00000000000000]
patches_superpoints_addr_2 (getelementptr    ) [ 00000000000000]
specloopname_ln524         (specloopname     ) [ 00000000000000]
store_ln529                (store            ) [ 00000000000000]
br_ln0                     (br               ) [ 00111111000000]
shl_ln551                  (shl              ) [ 00000000000000]
add_ln551                  (add              ) [ 00000000011100]
br_ln540                   (br               ) [ 00000000111100]
indvar_flatten22           (phi              ) [ 00000000010000]
a_3                        (phi              ) [ 00000000010000]
b_5                        (phi              ) [ 00000000010000]
add_ln540_1                (add              ) [ 00000000111100]
specpipeline_ln0           (specpipeline     ) [ 00000000000000]
icmp_ln540                 (icmp             ) [ 00000000011100]
br_ln540                   (br               ) [ 00000000000000]
add_ln540                  (add              ) [ 00000000000000]
icmp_ln546                 (icmp             ) [ 00000000000000]
select_ln540               (select           ) [ 00000000011000]
select_ln540_1             (select           ) [ 00000000111100]
add_ln546                  (add              ) [ 00000000111100]
zext_ln551                 (zext             ) [ 00000000000000]
add_ln551_1                (add              ) [ 00000000000000]
tmp_59_cast                (bitconcatenate   ) [ 00000000000000]
zext_ln551_1               (zext             ) [ 00000000000000]
add_ln551_2                (add              ) [ 00000000010100]
specloopname_ln0           (specloopname     ) [ 00000000000000]
empty_91                   (speclooptripcount) [ 00000000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000]
zext_ln551_2               (zext             ) [ 00000000000000]
patches_superpoints_addr_3 (getelementptr    ) [ 00000000000000]
specloopname_ln546         (specloopname     ) [ 00000000000000]
store_ln551                (store            ) [ 00000000000000]
br_ln0                     (br               ) [ 00000000111100]
write_ln566                (write            ) [ 00000000000000]
call_ln555                 (call             ) [ 00000000000000]
br_ln567                   (br               ) [ 00000000000000]
ret_ln567                  (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n_patches">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_patches"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n_patches_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="index">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="patches_superpoints">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="patches_parameters">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delete_patch_perPatch_delete_patch_perSuperpointSP_delete_patch_perPointSP_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delete_patch_perSuperpointSP_delete_patch_perPointSP_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delete_patch_perSuperpointSPLP_delete_patch_perPointSPLP_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delete_patch_patches_parameters"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="index_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="9" slack="0"/>
<pin id="97" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="n_patches_read_3_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_patches_read_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln566_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="5"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln566/12 "/>
</bind>
</comp>

<comp id="113" class="1004" name="patches_superpoints_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="12" slack="0"/>
<pin id="117" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_addr/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="126" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="128" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="patches_superpoints_load/5 store_ln529/7 store_ln551/11 "/>
</bind>
</comp>

<comp id="130" class="1004" name="patches_superpoints_addr_2_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="12" slack="0"/>
<pin id="134" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_addr_2/7 "/>
</bind>
</comp>

<comp id="138" class="1004" name="patches_superpoints_addr_3_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="12" slack="0"/>
<pin id="142" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_addr_3/11 "/>
</bind>
</comp>

<comp id="147" class="1005" name="indvar_flatten14_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="15" slack="1"/>
<pin id="149" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten14 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvar_flatten14_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="15" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten14/3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_011_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="160" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_011 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_011_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="2"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_011/3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="indvar_flatten_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="1"/>
<pin id="169" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvar_flatten_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="a_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="1"/>
<pin id="180" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="a_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="b_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="1"/>
<pin id="191" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="b_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/3 "/>
</bind>
</comp>

<comp id="200" class="1005" name="indvar_flatten22_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="1"/>
<pin id="202" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten22 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="indvar_flatten22_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="7" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten22/9 "/>
</bind>
</comp>

<comp id="211" class="1005" name="a_3_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="1"/>
<pin id="213" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_3 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="a_3_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="3" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_3/9 "/>
</bind>
</comp>

<comp id="222" class="1005" name="b_5_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="1"/>
<pin id="224" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_5 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="b_5_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="5" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_5/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_delete_patch_patches_parameters_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="5"/>
<pin id="236" dir="0" index="2" bw="8" slack="5"/>
<pin id="237" dir="0" index="3" bw="32" slack="0"/>
<pin id="238" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln555/12 "/>
</bind>
</comp>

<comp id="241" class="1004" name="i_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_23_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="9" slack="0"/>
<pin id="248" dir="0" index="2" bw="5" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln503_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln503/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln503_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="9" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln503/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sub_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="empty_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="1"/>
<pin id="271" dir="0" index="1" bw="8" slack="1"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="umax2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="1"/>
<pin id="276" dir="0" index="2" bw="8" slack="1"/>
<pin id="277" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax2/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sub_ln512_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="1"/>
<pin id="282" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln512/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="14" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln512_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="14" slack="0"/>
<pin id="294" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln512/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln512_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="0"/>
<pin id="306" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln512_1/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln512_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="14" slack="0"/>
<pin id="310" dir="0" index="1" bw="12" slack="0"/>
<pin id="311" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln512/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln512_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="15" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln512_1/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln512_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="15" slack="0"/>
<pin id="322" dir="0" index="1" bw="15" slack="1"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln512/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="i_15_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln518_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln518/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="select_ln512_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="3" slack="0"/>
<pin id="341" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln512/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln512_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="0" index="2" bw="8" slack="0"/>
<pin id="349" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln512_1/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="trunc_ln512_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln512/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln512_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln512_2/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="xor_ln512_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln512/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln524_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln524/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="and_ln512_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln512/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln518_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln518/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="or_ln518_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln518/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln518_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="5" slack="0"/>
<pin id="397" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln518/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln518_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="3" slack="0"/>
<pin id="404" dir="0" index="2" bw="3" slack="0"/>
<pin id="405" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln518_1/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln524_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln524/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln518_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln518_1/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln518_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="8" slack="0"/>
<pin id="425" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln518_2/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln529_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="1"/>
<pin id="431" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln529/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_6_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="0"/>
<pin id="434" dir="0" index="1" bw="5" slack="1"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln529_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln529_1/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln529_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="7" slack="0"/>
<pin id="445" dir="0" index="1" bw="5" slack="0"/>
<pin id="446" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln529/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="shl_ln529_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="1"/>
<pin id="451" dir="0" index="1" bw="3" slack="0"/>
<pin id="452" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln529/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln529_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="1"/>
<pin id="457" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln529_1/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln529_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="1"/>
<pin id="461" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln529_2/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln529_3_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="1"/>
<pin id="464" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln529_3/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln529_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="3" slack="0"/>
<pin id="468" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln529_2/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_55_cast_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="12" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="0"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55_cast/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln529_3_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="3" slack="0"/>
<pin id="482" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln529_3/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_57_cast_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="12" slack="0"/>
<pin id="487" dir="0" index="1" bw="8" slack="0"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_57_cast/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln529_4_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="1"/>
<pin id="495" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln529_4/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln529_4_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="0"/>
<pin id="498" dir="0" index="1" bw="5" slack="0"/>
<pin id="499" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln529_4/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln529_5_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="12" slack="0"/>
<pin id="504" dir="0" index="1" bw="5" slack="0"/>
<pin id="505" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln529_5/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln529_5_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="12" slack="1"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln529_5/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln529_6_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="12" slack="3"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln529_6/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="shl_ln551_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="3"/>
<pin id="518" dir="0" index="1" bw="3" slack="0"/>
<pin id="519" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln551/8 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln551_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="8" slack="3"/>
<pin id="524" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln551/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln540_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln540_1/9 "/>
</bind>
</comp>

<comp id="532" class="1004" name="icmp_ln540_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="0" index="1" bw="7" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln540/9 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln540_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln540/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln546_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="0" index="1" bw="5" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln546/9 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln540_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="0" index="2" bw="5" slack="0"/>
<pin id="554" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln540/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="select_ln540_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="3" slack="0"/>
<pin id="561" dir="0" index="2" bw="3" slack="0"/>
<pin id="562" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln540_1/9 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln546_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln546/9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln551_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="3" slack="1"/>
<pin id="574" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln551/10 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln551_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="2"/>
<pin id="577" dir="0" index="1" bw="3" slack="0"/>
<pin id="578" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln551_1/10 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_59_cast_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="12" slack="0"/>
<pin id="582" dir="0" index="1" bw="8" slack="0"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_59_cast/10 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln551_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="1"/>
<pin id="590" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln551_1/10 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln551_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="12" slack="0"/>
<pin id="593" dir="0" index="1" bw="5" slack="0"/>
<pin id="594" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln551_2/10 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln551_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="12" slack="1"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln551_2/11 "/>
</bind>
</comp>

<comp id="601" class="1005" name="n_patches_read_3_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="5"/>
<pin id="603" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="n_patches_read_3 "/>
</bind>
</comp>

<comp id="606" class="1005" name="i_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="1"/>
<pin id="608" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_23_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="6"/>
<pin id="617" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="619" class="1005" name="icmp_ln503_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="6"/>
<pin id="621" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln503 "/>
</bind>
</comp>

<comp id="623" class="1005" name="sub_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="1"/>
<pin id="625" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="632" class="1005" name="add_ln512_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="15" slack="1"/>
<pin id="634" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln512 "/>
</bind>
</comp>

<comp id="637" class="1005" name="add_ln512_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="15" slack="0"/>
<pin id="639" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln512_1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="icmp_ln512_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln512 "/>
</bind>
</comp>

<comp id="646" class="1005" name="select_ln512_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln512_1 "/>
</bind>
</comp>

<comp id="653" class="1005" name="add_ln512_2_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="5" slack="1"/>
<pin id="655" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln512_2 "/>
</bind>
</comp>

<comp id="659" class="1005" name="select_ln518_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="5" slack="1"/>
<pin id="661" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln518 "/>
</bind>
</comp>

<comp id="664" class="1005" name="select_ln518_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="3" slack="0"/>
<pin id="666" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln518_1 "/>
</bind>
</comp>

<comp id="671" class="1005" name="add_ln524_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="0"/>
<pin id="673" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln524 "/>
</bind>
</comp>

<comp id="676" class="1005" name="select_ln518_2_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln518_2 "/>
</bind>
</comp>

<comp id="681" class="1005" name="add_ln529_4_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="12" slack="1"/>
<pin id="683" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln529_4 "/>
</bind>
</comp>

<comp id="686" class="1005" name="add_ln529_5_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="12" slack="3"/>
<pin id="688" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="add_ln529_5 "/>
</bind>
</comp>

<comp id="691" class="1005" name="patches_superpoints_addr_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="12" slack="1"/>
<pin id="693" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_addr "/>
</bind>
</comp>

<comp id="696" class="1005" name="patches_superpoints_load_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="64" slack="1"/>
<pin id="698" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_load "/>
</bind>
</comp>

<comp id="701" class="1005" name="add_ln551_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="2"/>
<pin id="703" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln551 "/>
</bind>
</comp>

<comp id="706" class="1005" name="add_ln540_1_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="7" slack="0"/>
<pin id="708" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln540_1 "/>
</bind>
</comp>

<comp id="711" class="1005" name="icmp_ln540_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln540 "/>
</bind>
</comp>

<comp id="715" class="1005" name="select_ln540_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="5" slack="1"/>
<pin id="717" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln540 "/>
</bind>
</comp>

<comp id="720" class="1005" name="select_ln540_1_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="3" slack="0"/>
<pin id="722" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln540_1 "/>
</bind>
</comp>

<comp id="726" class="1005" name="add_ln546_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="0"/>
<pin id="728" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln546 "/>
</bind>
</comp>

<comp id="731" class="1005" name="add_ln551_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="12" slack="1"/>
<pin id="733" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln551_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="92" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="66" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="129"><net_src comp="113" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="66" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="66" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="66" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="146"><net_src comp="138" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="76" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="34" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="239"><net_src comp="90" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="8" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="244"><net_src comp="94" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="94" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="100" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="94" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="100" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="278"><net_src comp="269" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="20" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="279" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="22" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="279" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="292" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="151" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="36" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="151" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="161" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="48" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="171" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="50" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="182" pin="4"/><net_sink comp="337" pin=2"/></net>

<net id="350"><net_src comp="331" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="325" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="161" pin="4"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="52" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="331" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="54" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="193" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="56" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="363" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="337" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="58" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="375" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="331" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="34" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="193" pin="4"/><net_sink comp="393" pin=2"/></net>

<net id="406"><net_src comp="375" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="381" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="337" pin="3"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="393" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="52" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="171" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="48" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="331" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="48" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="415" pin="2"/><net_sink comp="421" pin=2"/></net>

<net id="437"><net_src comp="60" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="62" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="442"><net_src comp="432" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="429" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="449" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="469"><net_src comp="443" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="24" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="26" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="454" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="459" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="24" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="26" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="500"><net_src comp="471" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="485" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="493" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="508" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="520"><net_src comp="64" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="516" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="204" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="78" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="204" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="80" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="215" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="58" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="226" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="56" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="34" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="226" pin="4"/><net_sink comp="550" pin=2"/></net>

<net id="563"><net_src comp="544" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="538" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="215" pin="4"/><net_sink comp="558" pin=2"/></net>

<net id="570"><net_src comp="550" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="52" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="579"><net_src comp="572" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="24" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="26" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="595"><net_src comp="580" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="597" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="604"><net_src comp="100" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="609"><net_src comp="241" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="613"><net_src comp="606" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="618"><net_src comp="245" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="257" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="263" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="629"><net_src comp="623" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="630"><net_src comp="623" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="631"><net_src comp="623" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="635"><net_src comp="308" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="640"><net_src comp="314" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="645"><net_src comp="320" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="345" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="656"><net_src comp="357" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="662"><net_src comp="393" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="667"><net_src comp="401" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="670"><net_src comp="664" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="674"><net_src comp="409" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="679"><net_src comp="421" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="684"><net_src comp="496" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="689"><net_src comp="502" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="694"><net_src comp="113" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="699"><net_src comp="120" pin="7"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="704"><net_src comp="521" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="709"><net_src comp="526" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="714"><net_src comp="532" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="550" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="723"><net_src comp="558" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="729"><net_src comp="566" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="734"><net_src comp="591" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="597" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n_patches | {12 }
	Port: patches_superpoints | {7 11 }
	Port: patches_parameters | {12 13 }
 - Input state : 
	Port: delete_patch : n_patches_read | {1 }
	Port: delete_patch : index | {1 }
	Port: delete_patch : patches_superpoints | {5 6 }
	Port: delete_patch : patches_parameters | {12 13 }
  - Chain level:
	State 1
		br_ln503 : 1
		icmp_ln503 : 1
		br_ln503 : 2
	State 2
		umax2 : 1
		sub_ln512 : 2
		tmp : 3
		zext_ln512 : 4
		tmp_s : 3
		zext_ln512_1 : 4
		add_ln512 : 5
	State 3
		add_ln512_1 : 1
		icmp_ln512 : 1
		br_ln512 : 2
		i_15 : 1
		icmp_ln518 : 1
		select_ln512 : 2
		select_ln512_1 : 2
		trunc_ln512 : 3
		add_ln512_2 : 4
		xor_ln512 : 2
		icmp_ln524 : 1
		and_ln512 : 2
		add_ln518 : 3
		or_ln518 : 2
		select_ln518 : 2
		select_ln518_1 : 2
		add_ln524 : 3
		add_ln518_1 : 1
		select_ln518_2 : 2
	State 4
		zext_ln529_1 : 1
		add_ln529 : 2
		add_ln529_2 : 3
		tmp_55_cast : 4
		add_ln529_3 : 1
		tmp_57_cast : 2
		add_ln529_4 : 5
		add_ln529_5 : 3
	State 5
		patches_superpoints_addr : 1
		patches_superpoints_load : 2
	State 6
	State 7
		patches_superpoints_addr_2 : 1
		store_ln529 : 2
	State 8
	State 9
		add_ln540_1 : 1
		icmp_ln540 : 1
		br_ln540 : 2
		add_ln540 : 1
		icmp_ln546 : 1
		select_ln540 : 2
		select_ln540_1 : 2
		add_ln546 : 3
	State 10
		add_ln551_1 : 1
		tmp_59_cast : 2
		add_ln551_2 : 3
	State 11
		patches_superpoints_addr_3 : 1
		store_ln551 : 2
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|
|   call   | grp_delete_patch_patches_parameters_fu_233 |  2.709  |   190   |   680   |
|----------|--------------------------------------------|---------|---------|---------|
|          |                 sub_fu_263                 |    0    |    0    |    15   |
|          |              add_ln512_fu_308              |    0    |    0    |    21   |
|          |             add_ln512_1_fu_314             |    0    |    0    |    22   |
|          |                 i_15_fu_325                |    0    |    0    |    15   |
|          |             add_ln512_2_fu_357             |    0    |    0    |    12   |
|          |              add_ln518_fu_381              |    0    |    0    |    10   |
|          |              add_ln524_fu_409              |    0    |    0    |    12   |
|          |             add_ln518_1_fu_415             |    0    |    0    |    15   |
|          |              add_ln529_fu_443              |    0    |    0    |    19   |
|    add   |             add_ln529_1_fu_454             |    0    |    0    |    19   |
|          |             add_ln529_2_fu_465             |    0    |    0    |    19   |
|          |             add_ln529_3_fu_479             |    0    |    0    |    19   |
|          |             add_ln529_4_fu_496             |    0    |    0    |    19   |
|          |             add_ln529_5_fu_502             |    0    |    0    |    19   |
|          |              add_ln551_fu_521              |    0    |    0    |    15   |
|          |             add_ln540_1_fu_526             |    0    |    0    |    14   |
|          |              add_ln540_fu_538              |    0    |    0    |    10   |
|          |              add_ln546_fu_566              |    0    |    0    |    12   |
|          |             add_ln551_1_fu_575             |    0    |    0    |    15   |
|          |             add_ln551_2_fu_591             |    0    |    0    |    19   |
|----------|--------------------------------------------|---------|---------|---------|
|          |              icmp_ln503_fu_257             |    0    |    0    |    11   |
|          |                empty_fu_269                |    0    |    0    |    11   |
|          |              icmp_ln512_fu_320             |    0    |    0    |    12   |
|   icmp   |              icmp_ln518_fu_331             |    0    |    0    |    11   |
|          |              icmp_ln524_fu_369             |    0    |    0    |    9    |
|          |              icmp_ln540_fu_532             |    0    |    0    |    10   |
|          |              icmp_ln546_fu_544             |    0    |    0    |    9    |
|----------|--------------------------------------------|---------|---------|---------|
|          |                umax2_fu_273                |    0    |    0    |    8    |
|          |             select_ln512_fu_337            |    0    |    0    |    3    |
|          |            select_ln512_1_fu_345           |    0    |    0    |    8    |
|  select  |             select_ln518_fu_393            |    0    |    0    |    5    |
|          |            select_ln518_1_fu_401           |    0    |    0    |    3    |
|          |            select_ln518_2_fu_421           |    0    |    0    |    8    |
|          |             select_ln540_fu_550            |    0    |    0    |    5    |
|          |            select_ln540_1_fu_558           |    0    |    0    |    3    |
|----------|--------------------------------------------|---------|---------|---------|
|    sub   |              sub_ln512_fu_279              |    0    |    0    |    15   |
|----------|--------------------------------------------|---------|---------|---------|
|    xor   |              xor_ln512_fu_363              |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|
|    and   |              and_ln512_fu_375              |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|
|    or    |               or_ln518_fu_387              |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|
|   read   |            index_read_read_fu_94           |    0    |    0    |    0    |
|          |        n_patches_read_3_read_fu_100        |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   write  |          write_ln566_write_fu_106          |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   trunc  |                  i_fu_241                  |    0    |    0    |    0    |
|          |             trunc_ln512_fu_353             |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
| bitselect|                tmp_23_fu_245               |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |              zext_ln503_fu_253             |    0    |    0    |    0    |
|          |              zext_ln512_fu_292             |    0    |    0    |    0    |
|          |             zext_ln512_1_fu_304            |    0    |    0    |    0    |
|          |              zext_ln529_fu_429             |    0    |    0    |    0    |
|          |             zext_ln529_1_fu_439            |    0    |    0    |    0    |
|          |             zext_ln529_2_fu_459            |    0    |    0    |    0    |
|   zext   |             zext_ln529_3_fu_462            |    0    |    0    |    0    |
|          |             zext_ln529_4_fu_493            |    0    |    0    |    0    |
|          |             zext_ln529_5_fu_508            |    0    |    0    |    0    |
|          |             zext_ln529_6_fu_512            |    0    |    0    |    0    |
|          |              zext_ln551_fu_572             |    0    |    0    |    0    |
|          |             zext_ln551_1_fu_588            |    0    |    0    |    0    |
|          |             zext_ln551_2_fu_597            |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |                 tmp_fu_284                 |    0    |    0    |    0    |
|          |                tmp_s_fu_296                |    0    |    0    |    0    |
|bitconcatenate|                tmp_6_fu_432                |    0    |    0    |    0    |
|          |             tmp_55_cast_fu_471             |    0    |    0    |    0    |
|          |             tmp_57_cast_fu_485             |    0    |    0    |    0    |
|          |             tmp_59_cast_fu_580             |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|    shl   |              shl_ln529_fu_449              |    0    |    0    |    0    |
|          |              shl_ln551_fu_516              |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   Total  |                                            |  2.709  |   190   |   1138  |
|----------|--------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|           a_3_reg_211          |    3   |
|            a_reg_178           |    3   |
|       add_ln512_1_reg_637      |   15   |
|       add_ln512_2_reg_653      |    5   |
|        add_ln512_reg_632       |   15   |
|        add_ln524_reg_671       |    5   |
|       add_ln529_4_reg_681      |   12   |
|       add_ln529_5_reg_686      |   12   |
|       add_ln540_1_reg_706      |    7   |
|        add_ln546_reg_726       |    5   |
|       add_ln551_2_reg_731      |   12   |
|        add_ln551_reg_701       |    8   |
|           b_5_reg_222          |    5   |
|            b_reg_189           |    5   |
|          i_011_reg_158         |    8   |
|            i_reg_606           |    8   |
|       icmp_ln503_reg_619       |    1   |
|       icmp_ln512_reg_642       |    1   |
|       icmp_ln540_reg_711       |    1   |
|    indvar_flatten14_reg_147    |   15   |
|    indvar_flatten22_reg_200    |    7   |
|     indvar_flatten_reg_167     |    8   |
|    n_patches_read_3_reg_601    |    8   |
|patches_superpoints_addr_reg_691|   12   |
|patches_superpoints_load_reg_696|   64   |
|     select_ln512_1_reg_646     |    8   |
|     select_ln518_1_reg_664     |    3   |
|     select_ln518_2_reg_676     |    8   |
|      select_ln518_reg_659      |    5   |
|     select_ln540_1_reg_720     |    3   |
|      select_ln540_reg_715      |    5   |
|           sub_reg_623          |    8   |
|         tmp_23_reg_615         |    1   |
+--------------------------------+--------+
|              Total             |   286  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_120 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_120 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_120 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   152  ||  1.161  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |   190  |  1138  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   286  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   476  |  1165  |
+-----------+--------+--------+--------+
