var pairs =
{
"dual":{"channel":1}
,"channel":{"unit":1}
,"unit":{"sci":1}
,"sci":{"interface":1,"8-bit":1}
,"architectures":{"supported":1}
,"inputs":{"scienaux":1}
,"scienaux":{"sciselaux":1}
,"sciselaux":{"sciench0":1}
,"sciench0":{"sciench1":1}
,"sciench1":{"sciselch0":1}
,"sciselch0":{"sciselch1":1}
,"sciselch1":{"sciwdata":1}
,"sciwdata":{"7:0":1,"scirdata":1}
,"7:0":{"sciaddr":1}
,"sciaddr":{"5:0":1}
,"5:0":{"sciwstn":1}
,"sciwstn":{"scird":1}
,"outputs":{"scirdata":1}
,"scirdata":{"sciint":1,"respectively":1}
,"8-bit":{"asynchronous":1,"data":1}
,"asynchronous":{"control":1}
,"control":{"interface":1}
,"interface":{"access":1}
,"access":{"serdes":1}
,"serdes":{"pcs":1}
,"pcs":{"channels":1}
,"channels":{"pll":1}
,"pll":{"inside":1}
,"inside":{"dcua":1}
,"dcua":{"scien":1,"resources":1,"port":1,"always":1}
,"scien":{"scisel":1}
,"scisel":{"lines":1}
,"lines":{"used":1}
,"used":{"select":1,"latch":1}
,"select":{"resource":1}
,"resource":{"sciwstn":1}
,"scird":{"ports":1}
,"ports":{"used":1}
,"latch":{"command":1}
,"command":{"write":1}
,"write":{"read":1}
,"read":{"8-bit":1}
,"data":{"sciwdata":1}
,"respectively":{"addition":1}
,"addition":{"sciint":1}
,"sciint":{"port":1}
,"port":{"allow":1,"definition":1,"name":1}
,"allow":{"interrupt":1}
,"interrupt":{"sent":1}
,"sent":{"dcua":1}
,"resources":{"fpga":1}
,"dcua0":{"d0txpll":1,"d0ch0":1,"d0ch1":1}
,"d0txpll":{"signal":1}
,"signal":{"else":1}
,"else":{"unconnected":1}
,"dcua1":{"d1txpll":1,"d1ch0":1,"d1ch1":1}
,"d1txpll":{"signal":1}
,"d0ch0":{"signal":1}
,"d0ch1":{"signal":1}
,"d1ch0":{"signal":1}
,"d1ch1":{"signal":1}
,"always":{"drive":1}
,"drive":{"scirdata":1,"sciint":1}
}
;Search.control.loadWordPairs(pairs);
