set_part xc7a15tcsg324-1

create_clock -name clk -period 10.000 [get_ports clk]

set_property -dict [list PACKAGE_PIN H16 IOSTANDARD LVCMOS33][get_ports clk]
set_property -dict [list PACKAGE_PIN J15 IOSTANDARD LVCMOS33][get_ports a]
set_property -dict [list PACKAGE_PIN K14 IOSTANDARD LVCMOS33][get_ports b]
set_property -dict [list PACKAGE_PIN L14 IOSTANDARD LVCMOS33][get_ports {op[0]}]
set_property -dict [list PACKAGE_PIN L15 IOSTANDARD LVCMOS33][get_ports {op[1]}]
set_property -dict [list PACKAGE_PIN L17 IOSTANDARD LVCMOS33][get_ports f]

synth_design -top ALU_tb

opt_design
place_design
route_design

write_bitstream -force ALU_tb.bit

report_timing
