##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for SPI_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SPI_IntClock:R vs. SPI_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 
Clock: SPI_IntClock  | Frequency: 57.67 MHz  | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
SPI_IntClock  SPI_IntClock   1e+006           982661      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase  
-----------  ------------  ----------------  
miso(0)_PAD  19230         SPI_IntClock:R    


                       3.2::Clock to Out
                       -----------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
mosi(0)_PAD  31329         SPI_IntClock:R    
sclk(0)_PAD  23793         SPI_IntClock:R    
ss(0)_PAD    23057         SPI_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for SPI_IntClock
******************************************
Clock: SPI_IntClock
Frequency: 57.67 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI:BSPIM:RxStsReg\/clock
Path slack     : 982661p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                            999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16839
-------------------------------------   ----- 
End-of-path arrival time (ps)           16839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940  982661  RISE       1
\SPI:BSPIM:rx_status_6\/main_4  macrocell5     7355   9295  982661  RISE       1
\SPI:BSPIM:rx_status_6\/q       macrocell5     3350  12645  982661  RISE       1
\SPI:BSPIM:RxStsReg\/status_6   statusicell2   4195  16839  982661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:RxStsReg\/clock                                 statusicell2        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SPI_IntClock:R vs. SPI_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI:BSPIM:RxStsReg\/clock
Path slack     : 982661p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                            999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16839
-------------------------------------   ----- 
End-of-path arrival time (ps)           16839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940  982661  RISE       1
\SPI:BSPIM:rx_status_6\/main_4  macrocell5     7355   9295  982661  RISE       1
\SPI:BSPIM:rx_status_6\/q       macrocell5     3350  12645  982661  RISE       1
\SPI:BSPIM:RxStsReg\/status_6   statusicell2   4195  16839  982661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:RxStsReg\/clock                                 statusicell2        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI:BSPIM:RxStsReg\/clock
Path slack     : 982661p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                            999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16839
-------------------------------------   ----- 
End-of-path arrival time (ps)           16839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940  982661  RISE       1
\SPI:BSPIM:rx_status_6\/main_4  macrocell5     7355   9295  982661  RISE       1
\SPI:BSPIM:rx_status_6\/q       macrocell5     3350  12645  982661  RISE       1
\SPI:BSPIM:RxStsReg\/status_6   statusicell2   4195  16839  982661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:RxStsReg\/clock                                 statusicell2        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 985367p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -8480
------------------------------------------------------   ------- 
End-of-path required time (ps)                            991520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6153
-------------------------------------   ---- 
End-of-path arrival time (ps)           6153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell9          0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q            macrocell9      1250   1250  985367  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   4903   6153  985367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI:BSPIM:TxStsReg\/clock
Path slack     : 985392p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                            999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14108
-------------------------------------   ----- 
End-of-path arrival time (ps)           14108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell9          0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q           macrocell9     1250   1250  985367  RISE       1
\SPI:BSPIM:tx_status_0\/main_2  macrocell3     3926   5176  985392  RISE       1
\SPI:BSPIM:tx_status_0\/q       macrocell3     3350   8526  985392  RISE       1
\SPI:BSPIM:TxStsReg\/status_0   statusicell1   5583  14108  985392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:TxStsReg\/clock                                 statusicell1        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 986617p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -8480
------------------------------------------------------   ------- 
End-of-path required time (ps)                            991520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q            macrocell8      1250   1250  985670  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   3653   4903  986617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI:BSPIM:TxStsReg\/clock
Path slack     : 987347p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                            999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12153
-------------------------------------   ----- 
End-of-path arrival time (ps)           12153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0    count7cell     1940   1940  982661  RISE       1
\SPI:BSPIM:dpcounter_one\/main_4  macrocell2     4551   6491  987347  RISE       1
\SPI:BSPIM:dpcounter_one\/q       macrocell2     3350   9841  987347  RISE       1
\SPI:BSPIM:TxStsReg\/status_3     statusicell1   2312  12153  987347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:TxStsReg\/clock                                 statusicell1        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 987469p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -8480
------------------------------------------------------   ------- 
End-of-path required time (ps)                            991520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q            macrocell7      1250   1250  986227  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   2801   4051  987469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:state_2\/main_8
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 987686p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8804
-------------------------------------   ---- 
End-of-path arrival time (ps)           8804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  987686  RISE       1
\SPI:BSPIM:state_2\/main_8              macrocell7      5224   8804  987686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 987898p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8592
-------------------------------------   ---- 
End-of-path arrival time (ps)           8592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                        model name     delay     AT   slack  edge  Fanout
------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/so_comb   datapathcell1   5360   5360  987898  RISE       1
\SPI:BSPIM:mosi_hs_reg\/main_3  macrocell11     3232   8592  987898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_hs_reg\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SPI:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 987898p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8592
-------------------------------------   ---- 
End-of-path arrival time (ps)           8592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/so_comb        datapathcell1   5360   5360  987898  RISE       1
\SPI:BSPIM:mosi_from_dp_reg\/main_0  macrocell14     3232   8592  987898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_from_dp_reg\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:state_1\/main_8
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 988606p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7884
-------------------------------------   ---- 
End-of-path arrival time (ps)           7884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  987686  RISE       1
\SPI:BSPIM:state_1\/main_8              macrocell8      4304   7884  988606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:is_spi_done\/main_8
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 988606p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7884
-------------------------------------   ---- 
End-of-path arrival time (ps)           7884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  987686  RISE       1
\SPI:BSPIM:is_spi_done\/main_8          macrocell15     4304   7884  988606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:state_0\/main_3
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 988614p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7876
-------------------------------------   ---- 
End-of-path arrival time (ps)           7876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  987686  RISE       1
\SPI:BSPIM:state_0\/main_3              macrocell9      4296   7876  988614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_3
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 988824p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7666
-------------------------------------   ---- 
End-of-path arrival time (ps)           7666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/so_comb    datapathcell1   5360   5360  987898  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_3  macrocell12     2306   7666  988824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_8
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 989229p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7261
-------------------------------------   ---- 
End-of-path arrival time (ps)           7261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0   count7cell    1940   1940  982661  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_8  macrocell12   5321   7261  989229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:state_2\/main_2
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 989773p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell9          0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q       macrocell9    1250   1250  985367  RISE       1
\SPI:BSPIM:state_2\/main_2  macrocell7    5467   6717  989773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 989773p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell9          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q          macrocell9    1250   1250  985367  RISE       1
\SPI:BSPIM:cnt_enable\/main_2  macrocell16   5467   6717  989773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 989855p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q           macrocell9    1250   1250  985367  RISE       1
\SPI:BSPIM:mosi_hs_reg\/main_2  macrocell11   5385   6635  989855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_hs_reg\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:state_2\/main_7
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 989999p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  982661  RISE       1
\SPI:BSPIM:state_2\/main_7      macrocell7    4551   6491  989999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 989999p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  982661  RISE       1
\SPI:BSPIM:cnt_enable\/main_7   macrocell16   4551   6491  989999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:load_rx_data\/main_4
Capture Clock  : \SPI:BSPIM:load_rx_data\/clock_0
Path slack     : 990014p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0   count7cell    1940   1940  982661  RISE       1
\SPI:BSPIM:load_rx_data\/main_4  macrocell6    4536   6476  990014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_rx_data\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:state_1\/main_7
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 990014p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  982661  RISE       1
\SPI:BSPIM:state_1\/main_7      macrocell8    4536   6476  990014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:is_spi_done\/main_7
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 990014p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  982661  RISE       1
\SPI:BSPIM:is_spi_done\/main_7  macrocell15   4536   6476  990014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:load_cond\/main_7
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 990156p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  982661  RISE       1
\SPI:BSPIM:load_cond\/main_7    macrocell13   4394   6334  990156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : Net_15/main_2
Capture Clock  : Net_15/clock_0
Path slack     : 990404p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6086
-------------------------------------   ---- 
End-of-path arrival time (ps)           6086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell9          0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q  macrocell9    1250   1250  985367  RISE       1
Net_15/main_2          macrocell10   4836   6086  990404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_15/clock_0                                             macrocell10         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 990404p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6086
-------------------------------------   ---- 
End-of-path arrival time (ps)           6086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell9          0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q        macrocell9    1250   1250  985367  RISE       1
\SPI:BSPIM:ld_ident\/main_2  macrocell17   4836   6086  990404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 990495p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q           macrocell8    1250   1250  985670  RISE       1
\SPI:BSPIM:mosi_hs_reg\/main_1  macrocell11   4745   5995  990495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_hs_reg\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : Net_15/main_1
Capture Clock  : Net_15/clock_0
Path slack     : 990504p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q  macrocell8    1250   1250  985670  RISE       1
Net_15/main_1          macrocell10   4736   5986  990504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_15/clock_0                                             macrocell10         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 990504p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q        macrocell8    1250   1250  985670  RISE       1
\SPI:BSPIM:ld_ident\/main_1  macrocell17   4736   5986  990504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:state_0\/main_2
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 990768p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell9          0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q       macrocell9    1250   1250  985367  RISE       1
\SPI:BSPIM:state_0\/main_2  macrocell9    4472   5722  990768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:load_cond\/main_2
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 990768p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell9          0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q         macrocell9    1250   1250  985367  RISE       1
\SPI:BSPIM:load_cond\/main_2  macrocell13   4472   5722  990768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : Net_2/main_2
Capture Clock  : Net_2/clock_0
Path slack     : 990768p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell9          0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q  macrocell9    1250   1250  985367  RISE       1
Net_2/main_2           macrocell18   4472   5722  990768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell18         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:state_2\/main_5
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 990936p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  985655  RISE       1
\SPI:BSPIM:state_2\/main_5      macrocell7    3614   5554  990936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 990936p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  985655  RISE       1
\SPI:BSPIM:cnt_enable\/main_5   macrocell16   3614   5554  990936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:load_cond\/main_5
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 990945p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  985655  RISE       1
\SPI:BSPIM:load_cond\/main_5    macrocell13   3605   5545  990945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:state_2\/main_6
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 990947p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  985498  RISE       1
\SPI:BSPIM:state_2\/main_6      macrocell7    3603   5543  990947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 990947p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  985498  RISE       1
\SPI:BSPIM:cnt_enable\/main_6   macrocell16   3603   5543  990947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:load_rx_data\/main_3
Capture Clock  : \SPI:BSPIM:load_rx_data\/clock_0
Path slack     : 990959p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_1   count7cell    1940   1940  985498  RISE       1
\SPI:BSPIM:load_rx_data\/main_3  macrocell6    3591   5531  990959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_rx_data\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:state_1\/main_6
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 990959p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  985498  RISE       1
\SPI:BSPIM:state_1\/main_6      macrocell8    3591   5531  990959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:is_spi_done\/main_6
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 990959p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  985498  RISE       1
\SPI:BSPIM:is_spi_done\/main_6  macrocell15   3591   5531  990959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:load_cond\/main_4
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 990986p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5504
-------------------------------------   ---- 
End-of-path arrival time (ps)           5504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  985535  RISE       1
\SPI:BSPIM:load_cond\/main_4    macrocell13   3564   5504  990986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:load_rx_data\/main_1
Capture Clock  : \SPI:BSPIM:load_rx_data\/clock_0
Path slack     : 990991p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3   count7cell    1940   1940  985535  RISE       1
\SPI:BSPIM:load_rx_data\/main_1  macrocell6    3559   5499  990991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_rx_data\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:state_1\/main_4
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 990991p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  985535  RISE       1
\SPI:BSPIM:state_1\/main_4      macrocell8    3559   5499  990991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:is_spi_done\/main_4
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 990991p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  985535  RISE       1
\SPI:BSPIM:is_spi_done\/main_4  macrocell15   3559   5499  990991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_5
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 991082p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3   count7cell    1940   1940  985535  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_5  macrocell12   3468   5408  991082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:state_2\/main_4
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 991083p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  985535  RISE       1
\SPI:BSPIM:state_2\/main_4      macrocell7    3467   5407  991083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 991083p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  985535  RISE       1
\SPI:BSPIM:cnt_enable\/main_4   macrocell16   3467   5407  991083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_7
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 991100p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5390
-------------------------------------   ---- 
End-of-path arrival time (ps)           5390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_1   count7cell    1940   1940  985498  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_7  macrocell12   3450   5390  991100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:load_rx_data\/main_2
Capture Clock  : \SPI:BSPIM:load_rx_data\/clock_0
Path slack     : 991108p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_2   count7cell    1940   1940  985655  RISE       1
\SPI:BSPIM:load_rx_data\/main_2  macrocell6    3442   5382  991108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_rx_data\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:state_1\/main_5
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 991108p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  985655  RISE       1
\SPI:BSPIM:state_1\/main_5      macrocell8    3442   5382  991108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:is_spi_done\/main_5
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 991108p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  985655  RISE       1
\SPI:BSPIM:is_spi_done\/main_5  macrocell15   3442   5382  991108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_6
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 991116p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_2   count7cell    1940   1940  985655  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_6  macrocell12   3434   5374  991116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:load_cond\/main_6
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 991121p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  985498  RISE       1
\SPI:BSPIM:load_cond\/main_6    macrocell13   3429   5369  991121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_4
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 991265p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_4   count7cell    1940   1940  985818  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_4  macrocell12   3285   5225  991265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:state_2\/main_3
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 991266p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  985818  RISE       1
\SPI:BSPIM:state_2\/main_3      macrocell7    3284   5224  991266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 991266p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  985818  RISE       1
\SPI:BSPIM:cnt_enable\/main_3   macrocell16   3284   5224  991266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:load_cond\/main_3
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 991278p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5212
-------------------------------------   ---- 
End-of-path arrival time (ps)           5212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  985818  RISE       1
\SPI:BSPIM:load_cond\/main_3    macrocell13   3272   5212  991278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:load_rx_data\/main_0
Capture Clock  : \SPI:BSPIM:load_rx_data\/clock_0
Path slack     : 991280p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_4   count7cell    1940   1940  985818  RISE       1
\SPI:BSPIM:load_rx_data\/main_0  macrocell6    3270   5210  991280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_rx_data\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:state_1\/main_3
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 991280p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  985818  RISE       1
\SPI:BSPIM:state_1\/main_3      macrocell8    3270   5210  991280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:is_spi_done\/main_3
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 991280p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  985818  RISE       1
\SPI:BSPIM:is_spi_done\/main_3  macrocell15   3270   5210  991280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:state_1\/main_2
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 991314p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell9          0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q       macrocell9    1250   1250  985367  RISE       1
\SPI:BSPIM:state_1\/main_2  macrocell8    3926   5176  991314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:is_spi_done\/main_2
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 991314p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q           macrocell9    1250   1250  985367  RISE       1
\SPI:BSPIM:is_spi_done\/main_2  macrocell15   3926   5176  991314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_2
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 991325p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q            macrocell9    1250   1250  985367  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_2  macrocell12   3915   5165  991325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 991351p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q           macrocell7    1250   1250  986227  RISE       1
\SPI:BSPIM:mosi_hs_reg\/main_0  macrocell11   3889   5139  991351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_hs_reg\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : Net_15/main_0
Capture Clock  : Net_15/clock_0
Path slack     : 991360p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q  macrocell7    1250   1250  986227  RISE       1
Net_15/main_0          macrocell10   3880   5130  991360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_15/clock_0                                             macrocell10         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 991360p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q        macrocell7    1250   1250  986227  RISE       1
\SPI:BSPIM:ld_ident\/main_0  macrocell17   3880   5130  991360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:state_2\/main_1
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 991590p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q       macrocell8    1250   1250  985670  RISE       1
\SPI:BSPIM:state_2\/main_1  macrocell7    3650   4900  991590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 991590p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q          macrocell8    1250   1250  985670  RISE       1
\SPI:BSPIM:cnt_enable\/main_1  macrocell16   3650   4900  991590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:state_1\/main_1
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 991593p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q       macrocell8    1250   1250  985670  RISE       1
\SPI:BSPIM:state_1\/main_1  macrocell8    3647   4897  991593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:is_spi_done\/main_1
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 991593p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q           macrocell8    1250   1250  985670  RISE       1
\SPI:BSPIM:is_spi_done\/main_1  macrocell15   3647   4897  991593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 991594p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q            macrocell8    1250   1250  985670  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_1  macrocell12   3646   4896  991594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:mosi_hs_reg\/q
Path End       : \SPI:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 991610p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_hs_reg\/clock_0                            macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:mosi_hs_reg\/q       macrocell11   1250   1250  991610  RISE       1
\SPI:BSPIM:mosi_hs_reg\/main_4  macrocell11   3630   4880  991610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_hs_reg\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_15/q
Path End       : Net_15/main_3
Capture Clock  : Net_15/clock_0
Path slack     : 991754p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_15/clock_0                                             macrocell10         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_15/q       macrocell10   1250   1250  991754  RISE       1
Net_15/main_3  macrocell10   3486   4736  991754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_15/clock_0                                             macrocell10         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:state_0\/main_1
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 991973p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q       macrocell8    1250   1250  985670  RISE       1
\SPI:BSPIM:state_0\/main_1  macrocell9    3267   4517  991973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:load_cond\/main_1
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 991973p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q         macrocell8    1250   1250  985670  RISE       1
\SPI:BSPIM:load_cond\/main_1  macrocell13   3267   4517  991973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : Net_2/main_1
Capture Clock  : Net_2/clock_0
Path slack     : 991973p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q  macrocell8    1250   1250  985670  RISE       1
Net_2/main_1           macrocell18   3267   4517  991973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell18         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:ld_ident\/q
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_10
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 992062p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:ld_ident\/q            macrocell17   1250   1250  992062  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_10  macrocell12   3178   4428  992062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:cnt_enable\/q
Path End       : \SPI:BSPIM:BitCounter\/enable
Capture Clock  : \SPI:BSPIM:BitCounter\/clock
Path slack     : 992076p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -4060
------------------------------------------------------   ------- 
End-of-path required time (ps)                            995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:cnt_enable\/q       macrocell16   1250   1250  992076  RISE       1
\SPI:BSPIM:BitCounter\/enable  count7cell    2614   3864  992076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:state_1\/main_0
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 992150p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q       macrocell7    1250   1250  986227  RISE       1
\SPI:BSPIM:state_1\/main_0  macrocell8    3090   4340  992150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:is_spi_done\/main_0
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 992150p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q           macrocell7    1250   1250  986227  RISE       1
\SPI:BSPIM:is_spi_done\/main_0  macrocell15   3090   4340  992150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:state_2\/main_0
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 992152p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q       macrocell7    1250   1250  986227  RISE       1
\SPI:BSPIM:state_2\/main_0  macrocell7    3088   4338  992152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 992152p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q          macrocell7    1250   1250  986227  RISE       1
\SPI:BSPIM:cnt_enable\/main_0  macrocell16   3088   4338  992152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:state_0\/main_0
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 992297p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q       macrocell7    1250   1250  986227  RISE       1
\SPI:BSPIM:state_0\/main_0  macrocell9    2943   4193  992297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:load_cond\/main_0
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 992297p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q         macrocell7    1250   1250  986227  RISE       1
\SPI:BSPIM:load_cond\/main_0  macrocell13   2943   4193  992297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : Net_2/main_0
Capture Clock  : Net_2/clock_0
Path slack     : 992297p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q  macrocell7    1250   1250  986227  RISE       1
Net_2/main_0           macrocell18   2943   4193  992297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell18         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 992451p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q            macrocell7    1250   1250  986227  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_0  macrocell12   2789   4039  992451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:is_spi_done\/q
Path End       : \SPI:BSPIM:state_2\/main_9
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 992454p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:is_spi_done\/q   macrocell15   1250   1250  992454  RISE       1
\SPI:BSPIM:state_2\/main_9  macrocell7    2786   4036  992454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:is_spi_done\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 992454p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:is_spi_done\/q      macrocell15   1250   1250  992454  RISE       1
\SPI:BSPIM:cnt_enable\/main_8  macrocell16   2786   4036  992454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:is_spi_done\/q
Path End       : \SPI:BSPIM:state_1\/main_9
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 992463p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:is_spi_done\/q   macrocell15   1250   1250  992454  RISE       1
\SPI:BSPIM:state_1\/main_9  macrocell8    2777   4027  992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell8          0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:is_spi_done\/q
Path End       : \SPI:BSPIM:is_spi_done\/main_9
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 992463p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:is_spi_done\/q       macrocell15   1250   1250  992454  RISE       1
\SPI:BSPIM:is_spi_done\/main_9  macrocell15   2777   4027  992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:cnt_enable\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_9
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 992645p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:cnt_enable\/q       macrocell16   1250   1250  992076  RISE       1
\SPI:BSPIM:cnt_enable\/main_9  macrocell16   2595   3845  992645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:mosi_from_dp_reg\/q
Path End       : \SPI:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_from_dp_reg\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:mosi_from_dp_reg\/q  macrocell14   1250   1250  992932  RISE       1
\SPI:BSPIM:mosi_hs_reg\/main_5  macrocell11   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_hs_reg\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:mosi_pre_reg\/q
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_9
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 992934p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:mosi_pre_reg\/q       macrocell12   1250   1250  992934  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_9  macrocell12   2306   3556  992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:load_cond\/q
Path End       : \SPI:BSPIM:load_cond\/main_8
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 992936p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:load_cond\/q       macrocell13   1250   1250  992936  RISE       1
\SPI:BSPIM:load_cond\/main_8  macrocell13   2304   3554  992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2/q
Path End       : Net_2/main_3
Capture Clock  : Net_2/clock_0
Path slack     : 992950p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell18         0      0  RISE       1

Data path
pin name      model name   delay     AT   slack  edge  Fanout
------------  -----------  -----  -----  ------  ----  ------
Net_2/q       macrocell18   1250   1250  992950  RISE       1
Net_2/main_3  macrocell18   2290   3540  992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell18         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:ld_ident\/q
Path End       : \SPI:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:ld_ident\/q       macrocell17   1250   1250  992062  RISE       1
\SPI:BSPIM:ld_ident\/main_3  macrocell17   2284   3534  992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:load_rx_data\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 993585p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   1000000
- Setup time                                               -2850
------------------------------------------------------   ------- 
End-of-path required time (ps)                            997150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_rx_data\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                       model name     delay     AT   slack  edge  Fanout
-----------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:load_rx_data\/q     macrocell6      1250   1250  993585  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/f1_load  datapathcell1   2315   3565  993585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

