// The GEMV kernel itself, dense and grouped in one instantiation axis.
#pragma once

#include "gemv_utility.hpp"

namespace ppu_gemv {

// Device-side arguments. Params (gemv_common.hpp) is the host-facing form; this is what crosses to the GPU.
struct KernelArgs {
  void const* act;
  void const* act_scale;
  void const* w_lo;
  void const* w_hi;
  void const* scales;
  void const* zeros;
  void const* bias;
  void*       out;
  float       alpha;
  int         n;
  int         k;
  int         rows;            // dense row count (grouped: ignored)
  int const*  row_offsets;     // grouped: [L+1]
  int64_t     w_lo_stride_e;   // bytes
  int64_t     w_hi_stride_e;   // bytes
  int64_t     scale_stride_e;  // elements
  // Weight addressing, derived on the host by evaluating the format's cute Layout (gemv_wformat.hpp).
  WStrides    lo_s;
  WStrides    hi_s;
};

// A group size is legal when a thread's StepK run never straddles a group boundary and a CTA step is a
// whole number of groups. Expressed with if constexpr so the GS == 0 case never parses `% GS`.
template <int GS, int StepK, int CtaK>
PPU_GEMV_HD constexpr bool gs_step_ok() {
  if constexpr (GS == 0) return true;
  else return (GS < StepK ? (StepK % GS == 0) : (GS % StepK == 0)) && (CtaK % GS == 0);
}

// grid = (ceil(rows/CtaM), n/CtaN, experts)   block = Details::kThreads
//
// K IS SPLIT kThreads WAYS: thread t owns the slice starting at t*StepK and striding by CtaK, and the
// epilogue reduces across the CTA. There is no partial buffer, no semaphore and no second kernel -- which is
// why this covers the decode band without the grouped tensor-core path's split-K machinery.
template <typename Details, int CtaM, int CtaN, int Chunk, int GS, QuantOp QOp,
          bool EnableActScale, bool EnableBias, bool ApplyAlphaInAdvance, bool PredicatedKTail, bool Grouped>
__global__ void gemv_kernel(KernelArgs args) {
  using ADetails = typename Details::ADetails;
  using M  = MathWrapper<ADetails>;
  using T  = typename Details::AType;
  using T2 = typename Details::AType2;

  constexpr int StepK  = Details::kStepK;
  constexpr int CtaK   = Details::kCtaK;
  constexpr int Pairs  = CtaN / 2;
  constexpr int ChunkP = Chunk / 2;
  constexpr bool TwoPlane = Details::kTwoPlane;
  constexpr bool HasZero  = has_zero(QOp);

  static_assert(CtaN % Chunk == 0, "CtaN must be a whole number of column chunks");
  static_assert(Chunk % 2 == 0 && Chunk >= 2, "column chunk must be even");
  // gs must either sit inside one thread-step or tile it exactly, so a step never straddles a group. The
  // check lives in a template with if constexpr rather than in the && chain below: a short-circuited
  // `StepK % GS` with GS == 0 still gets diagnosed as a division by zero at parse time.
  static_assert(gs_step_ok<GS, StepK, CtaK>(), "group size incompatible with StepK / CtaK");

  constexpr int kSub = (GS == 0) ? 1 : (GS < StepK ? StepK / GS : 1);
  constexpr int kEPS = (GS == 0) ? StepK : (GS < StepK ? GS : StepK);   // elements per sub-group

  // BOTH planes subtract the magic offset in the converter -- see gemv_converter.hpp for why folding it
  // into the zero instead loses 2-5% to fp16 cancellation.
  using LoCvt = RawConverter<ADetails, Details::kLoBits, true>;
  // Guard on the ARGUMENT: RawConverter<_,0,_> would trip its own width assert even unused.
  using HiCvt = RawConverter<ADetails, (Details::kHiBits ? Details::kHiBits : 1), true>;

  using LoAcc = typename Details::LoAccess;
  using HiAcc = typename Details::HiAccess;
  using AAcc  = typename Details::AAccess;

  int const tid = threadIdx.x;
  int const e   = Grouped ? int(blockIdx.z) : 0;

  int row_begin = 0, rows = args.rows;
  if constexpr (Grouped) {
    row_begin = args.row_offsets[e];
    rows      = args.row_offsets[e + 1] - row_begin;
  }
  int const offset_m = int(blockIdx.x) * CtaM;
  if (offset_m >= rows) return;   // uniform across the CTA, so returning before the epilogue's barrier is safe

  int const n0 = int(blockIdx.y) * CtaN;
  int const n  = args.n, k = args.k;
  // For K<CtaK, threads whose first StepK begins beyond K never load. Give those lanes an in-range base anyway:
  // forming an out-of-allocation pointer is unnecessary even when the subsequent predicated load would not dereference it.
  int const base_tid = PredicatedKTail && tid * StepK >= k ? 0 : tid;

  uint8_t const* w_lo = reinterpret_cast<uint8_t const*>(args.w_lo)
                      + (Grouped ? int64_t(e) * args.w_lo_stride_e : 0);
  uint8_t const* w_hi = reinterpret_cast<uint8_t const*>(args.w_hi)
                      + (Grouped && TwoPlane ? int64_t(e) * args.w_hi_stride_e : 0);
  T const* scales = reinterpret_cast<T const*>(args.scales)
                  + (Grouped ? int64_t(e) * args.scale_stride_e : 0);
  T const* zeros  = reinterpret_cast<T const*>(args.zeros)
                  + (Grouped && HasZero ? int64_t(e) * args.scale_stride_e : 0);

  // Rows past this expert's end read row 0 instead of going out of bounds, and are masked at store time.
  T const* a_rows[CtaM];
  unsigned row_mask = 0;
#pragma unroll
  for (int i = 0; i < CtaM; ++i) {
    int const r  = offset_m + i;
    bool const ok = r < rows;
    row_mask |= unsigned(ok) << i;
    a_rows[i] = reinterpret_cast<T const*>(args.act) + int64_t(row_begin + (ok ? r : 0)) * k + base_tid * StepK;
  }
  T* out_ptr = reinterpret_cast<T*>(args.out) + int64_t(row_begin + offset_m) * n + n0;
  T const* bias = reinterpret_cast<T const*>(args.bias) + n0;
  T const* act_scale = reinterpret_cast<T const*>(args.act_scale) + base_tid * StepK;

  // The format is entirely carried by four host-computed byte strides: the address of (column n0+col,
  // thread tid, iteration iter) is n0*col + (tid/TPT)*thr_major + (tid%TPT)*thr_minor + iter*iter. TPT is a
  // compile-time constant, and for a flat layout tid/TPT is 0 so the major term costs nothing.
  constexpr int TPT_LO = Details::LoLayout::kTPT;
  constexpr int TPT_HI = Details::HiLayout::kTPT;
  int64_t const off_lo = int64_t(n0) * args.lo_s.col
                       + int64_t(base_tid / TPT_LO) * args.lo_s.thr_major
                       + int64_t(base_tid % TPT_LO) * args.lo_s.thr_minor;
  int64_t const off_hi = int64_t(n0) * args.hi_s.col
                       + int64_t(base_tid / TPT_HI) * args.hi_s.thr_major
                       + int64_t(base_tid % TPT_HI) * args.hi_s.thr_minor;
  ByteIterator<true, typename LoAcc::Vec, LoAcc::kCount> it_lo(w_lo, off_lo, args.lo_s.iter, args.lo_s.col);
  ByteIterator<TwoPlane, typename HiAcc::Vec, HiAcc::kCount> it_hi(w_hi, off_hi, args.hi_s.iter, args.hi_s.col);

  T2 acc[CtaM * Pairs];
  fill<CtaM * Pairs>(acc, M::to_vec2(M::from_float(0.f)));

  int const iters = PredicatedKTail ? (k + CtaK - 1) / CtaK : k / CtaK;

  for (int iter = 0; iter < iters; ++iter) {
    if constexpr (PredicatedKTail) {
      // TRT-LLM uses this same thread-dependent K loop: a lane whose next full StepK starts past K contributes
      // zero. THERE MUST BE NO BARRIER IN THIS LOOP. Divergent iteration counts are safe only because every lane
      // rejoins before epilogue(), whose CTA barrier then reduces the active lanes plus the inactive zero partials.
      if (iter * CtaK + tid * StepK >= k) continue;
    }
    // ---- scales / zeros for this step ----
    //
    // ONE VECTOR LOAD PER GROUP ROW, NOT CtaN SCALAR LOADS. acu on the decode winner put the scale/zero channel
    // at ~134 MB of the 214.56 MB moving between L1(KVD) and L2, against 21.04 MB of DRAM and 4.19 MB of unique
    // scale data -- and it named the constraint: Mem Busy 40.88% with Mem Pipes Busy only 2.43%, i.e. REQUEST
    // COUNT, not bandwidth. Each thread was issuing CtaN scalar 2-byte loads for scale plus CtaN for zero.
    //
    // In the [k/gs][n] layout a group row's CtaN columns are CONTIGUOUS, so they are one CtaN*2-byte access. This
    // is what TRT-LLM's MoE cuda-core GEMV does (moe_cuda_core_gemv.cu:88, `scale_zero_ldg128` gated on CtaN==8
    // for a 128-bit access); PackedAccess generalises it to CtaN in {2,4,8,16}. At CtaN=8 the scale requests per
    // CTA drop from 128*8 to 128.
    //
    // I first went after the ROW direction instead -- 64 group rows n*2 bytes apart, one cache line each -- and
    // concluded the fix was to transpose the scales to [n][k/gs]. It is not: the GEMM's tile is wide in N and
    // short in K-groups, so row-major is what IT wants (its 64x128:32 winner reads one 256-byte run), and with a
    // single copy of the weights in device memory the transpose is a net loss. The column direction was the one
    // that was fixable all along.
    using SAcc = PackedAccess<CtaN * int(sizeof(T))>;
    static_assert(CtaN * int(sizeof(T)) >= 4, "CtaN too small for a vector scale load");
    T2 s2[kSub * Pairs], z2[kSub * Pairs];
    {
      int const krow = (GS == 0) ? 0 : (iter * CtaK + tid * StepK) / GS;
#pragma unroll
      for (int g = 0; g < kSub; ++g) {
        int64_t const row_off = (GS == 0) ? 0 : int64_t(krow + g) * n;
        T sbuf[CtaN], zbuf[CtaN];
        {
          auto const* src = reinterpret_cast<typename SAcc::Vec const*>(scales + row_off + n0);
#pragma unroll
          for (int j = 0; j < SAcc::kCount; ++j) reinterpret_cast<typename SAcc::Vec*>(sbuf)[j] = src[j];
        }
        if constexpr (HasZero) {
          auto const* src = reinterpret_cast<typename SAcc::Vec const*>(zeros + row_off + n0);
#pragma unroll
          for (int j = 0; j < SAcc::kCount; ++j) reinterpret_cast<typename SAcc::Vec*>(zbuf)[j] = src[j];
        }
#pragma unroll
        for (int cp = 0; cp < Pairs; ++cp) {
          s2[g * Pairs + cp] = M::pack2(sbuf[2 * cp + 0], sbuf[2 * cp + 1]);
          // the converter already removed the magic offset, in the integer domain
          z2[g * Pairs + cp] = HasZero ? M::pack2(zbuf[2 * cp + 0], zbuf[2 * cp + 1])
                                       : M::to_vec2(M::from_float(0.f));
        }
      }
    }

    // ---- activations ----
    T tile_a[CtaM * StepK];
#pragma unroll
    for (int m = 0; m < CtaM; ++m) {
      typename AAcc::Vec const* src =
          reinterpret_cast<typename AAcc::Vec const*>(a_rows[m] + int64_t(iter) * CtaK);
#pragma unroll
      for (int j = 0; j < AAcc::kCount; ++j)
        reinterpret_cast<typename AAcc::Vec*>(tile_a + m * StepK)[j] = src[j];
    }
    if constexpr (EnableActScale) {
      T vas[StepK];
      typename AAcc::Vec const* src =
          reinterpret_cast<typename AAcc::Vec const*>(act_scale + int64_t(iter) * CtaK);
#pragma unroll
      for (int j = 0; j < AAcc::kCount; ++j) reinterpret_cast<typename AAcc::Vec*>(vas)[j] = src[j];
#pragma unroll
      for (int m = 0; m < CtaM; ++m)
#pragma unroll
        for (int j = 0; j < StepK / 2; ++j)
          reinterpret_cast<T2*>(tile_a + m * StepK)[j] =
              M::mul2(reinterpret_cast<T2*>(tile_a + m * StepK)[j], reinterpret_cast<T2*>(vas)[j]);
    }

    // ---- ALL quantised weight loads first (maximum memory-level parallelism), then convert in column
    //      chunks (minimum registers). Issuing the loads up front costs CtaN*StepK*bits/8 bytes of
    //      registers, which is small; holding CtaN dequantised columns at once is what is not.
    typename LoAcc::Vec q_lo[CtaN * LoAcc::kCount];
    typename HiAcc::Vec q_hi[TwoPlane ? CtaN * HiAcc::kCount : 1];
#pragma unroll
    for (int c = 0; c < CtaN; ++c) it_lo.load(q_lo + c * LoAcc::kCount, iter, c);
    if constexpr (TwoPlane) {
#pragma unroll
      for (int c = 0; c < CtaN; ++c) it_hi.load(q_hi + c * HiAcc::kCount, iter, c);
    }

#pragma unroll
    for (int nc = 0; nc < CtaN / Chunk; ++nc) {
      T raw_lo[Chunk * StepK];
      T raw_hi[TwoPlane ? Chunk * StepK : 1];
#pragma unroll
      for (int c = 0; c < Chunk; ++c) {
        LoCvt::template convert<StepK>(q_lo + (nc * Chunk + c) * LoAcc::kCount, raw_lo + c * StepK);
        if constexpr (TwoPlane)
          HiCvt::template convert<StepK>(q_hi + (nc * Chunk + c) * HiAcc::kCount, raw_hi + c * StepK);
      }
      T2 wp[ChunkP * StepK];
      transpose_combine_affine<Details, Chunk, TwoPlane, LoCvt, HiCvt>(
          wp, raw_lo, raw_hi, s2 + nc * ChunkP, z2 + nc * ChunkP, Pairs, kEPS);
      mma_acc<Details, CtaM, ChunkP>(acc, Pairs, nc * ChunkP, wp, tile_a);
    }
  }

  epilogue<Details, CtaM, CtaN, EnableBias, ApplyAlphaInAdvance>(
      out_ptr, n, acc, bias, args.alpha, row_mask);
}

}  // namespace ppu_gemv
