{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 26 18:09:19 2013 " "Info: Processing started: Tue Feb 26 18:09:19 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off serialassincrona -c serialassincrona --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off serialassincrona -c serialassincrona --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divfreq_gen:inst1\|q_tmp " "Info: Detected ripple clock \"divfreq_gen:inst1\|q_tmp\" as buffer" {  } { { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divfreq_gen:inst1\|q_tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK register register deslocador_uc:inst4\|sreg.a 74165:inst2\|38 500.0 MHz Internal " "Info: Clock \"CLOCK\" Internal fmax is restricted to 500.0 MHz between source register \"deslocador_uc:inst4\|sreg.a\" and destination register \"74165:inst2\|38\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.473 ns + Longest register register " "Info: + Longest register to register delay is 1.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns deslocador_uc:inst4\|sreg.a 1 REG LCFF_X38_Y11_N7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y11_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.746 ns) 1.473 ns 74165:inst2\|38 2 REG LCFF_X35_Y10_N17 1 " "Info: 2: + IC(0.727 ns) + CELL(0.746 ns) = 1.473 ns; Loc. = LCFF_X35_Y10_N17; Fanout = 1; REG Node = '74165:inst2\|38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { deslocador_uc:inst4|sreg.a 74165:inst2|38 } "NODE_NAME" } } { "74165.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74165.bdf" { { 56 704 768 136 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.746 ns ( 50.64 % ) " "Info: Total cell delay = 0.746 ns ( 50.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.727 ns ( 49.36 % ) " "Info: Total interconnect delay = 0.727 ns ( 49.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { deslocador_uc:inst4|sreg.a 74165:inst2|38 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.473 ns" { deslocador_uc:inst4|sreg.a {} 74165:inst2|38 {} } { 0.000ns 0.727ns } { 0.000ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 4.737 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 4.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns CLOCK 1 CLK PIN_L20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.712 ns) 2.162 ns divfreq_gen:inst1\|q_tmp 2 REG LCFF_X1_Y16_N27 3 " "Info: 2: + IC(0.586 ns) + CELL(0.712 ns) = 2.162 ns; Loc. = LCFF_X1_Y16_N27; Fanout = 3; REG Node = 'divfreq_gen:inst1\|q_tmp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLOCK divfreq_gen:inst1|q_tmp } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.000 ns) 3.444 ns divfreq_gen:inst1\|q_tmp~clkctrl 3 COMB CLKCTRL_G2 15 " "Info: 3: + IC(1.282 ns) + CELL(0.000 ns) = 3.444 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'divfreq_gen:inst1\|q_tmp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 4.737 ns 74165:inst2\|38 4 REG LCFF_X35_Y10_N17 1 " "Info: 4: + IC(0.675 ns) + CELL(0.618 ns) = 4.737 ns; Loc. = LCFF_X35_Y10_N17; Fanout = 1; REG Node = '74165:inst2\|38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { divfreq_gen:inst1|q_tmp~clkctrl 74165:inst2|38 } "NODE_NAME" } } { "74165.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74165.bdf" { { 56 704 768 136 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.194 ns ( 46.32 % ) " "Info: Total cell delay = 2.194 ns ( 46.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.543 ns ( 53.68 % ) " "Info: Total interconnect delay = 2.543 ns ( 53.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.737 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl 74165:inst2|38 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.737 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} 74165:inst2|38 {} } { 0.000ns 0.000ns 0.586ns 1.282ns 0.675ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 4.741 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 4.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns CLOCK 1 CLK PIN_L20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.712 ns) 2.162 ns divfreq_gen:inst1\|q_tmp 2 REG LCFF_X1_Y16_N27 3 " "Info: 2: + IC(0.586 ns) + CELL(0.712 ns) = 2.162 ns; Loc. = LCFF_X1_Y16_N27; Fanout = 3; REG Node = 'divfreq_gen:inst1\|q_tmp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLOCK divfreq_gen:inst1|q_tmp } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.000 ns) 3.444 ns divfreq_gen:inst1\|q_tmp~clkctrl 3 COMB CLKCTRL_G2 15 " "Info: 3: + IC(1.282 ns) + CELL(0.000 ns) = 3.444 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'divfreq_gen:inst1\|q_tmp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.618 ns) 4.741 ns deslocador_uc:inst4\|sreg.a 4 REG LCFF_X38_Y11_N7 18 " "Info: 4: + IC(0.679 ns) + CELL(0.618 ns) = 4.741 ns; Loc. = LCFF_X38_Y11_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.194 ns ( 46.28 % ) " "Info: Total cell delay = 2.194 ns ( 46.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.547 ns ( 53.72 % ) " "Info: Total interconnect delay = 2.547 ns ( 53.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.741 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.586ns 1.282ns 0.679ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.737 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl 74165:inst2|38 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.737 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} 74165:inst2|38 {} } { 0.000ns 0.000ns 0.586ns 1.282ns 0.675ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.741 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.586ns 1.282ns 0.679ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "74165.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74165.bdf" { { 56 704 768 136 "38" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { deslocador_uc:inst4|sreg.a 74165:inst2|38 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.473 ns" { deslocador_uc:inst4|sreg.a {} 74165:inst2|38 {} } { 0.000ns 0.727ns } { 0.000ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.737 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl 74165:inst2|38 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.737 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} 74165:inst2|38 {} } { 0.000ns 0.000ns 0.586ns 1.282ns 0.675ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.741 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.586ns 1.282ns 0.679ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74165:inst2|38 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 74165:inst2|38 {} } {  } {  } "" } } { "74165.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74165.bdf" { { 56 704 768 136 "38" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "deslocador_uc:inst4\|sreg.a PARTIDA CLOCK 0.633 ns register " "Info: tsu for register \"deslocador_uc:inst4\|sreg.a\" (data pin = \"PARTIDA\", clock pin = \"CLOCK\") is 0.633 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.284 ns + Longest pin register " "Info: + Longest pin to register delay is 5.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns PARTIDA 1 PIN PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 2; PIN Node = 'PARTIDA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PARTIDA } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { -104 256 424 -88 "PARTIDA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.919 ns) + CELL(0.346 ns) 5.129 ns deslocador_uc:inst4\|Selector0~1 2 COMB LCCOMB_X38_Y11_N6 1 " "Info: 2: + IC(3.919 ns) + CELL(0.346 ns) = 5.129 ns; Loc. = LCCOMB_X38_Y11_N6; Fanout = 1; COMB Node = 'deslocador_uc:inst4\|Selector0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.265 ns" { PARTIDA deslocador_uc:inst4|Selector0~1 } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.284 ns deslocador_uc:inst4\|sreg.a 3 REG LCFF_X38_Y11_N7 18 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.284 ns; Loc. = LCFF_X38_Y11_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { deslocador_uc:inst4|Selector0~1 deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 25.83 % ) " "Info: Total cell delay = 1.365 ns ( 25.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.919 ns ( 74.17 % ) " "Info: Total interconnect delay = 3.919 ns ( 74.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.284 ns" { PARTIDA deslocador_uc:inst4|Selector0~1 deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.284 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|Selector0~1 {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 3.919ns 0.000ns } { 0.000ns 0.864ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 4.741 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 4.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns CLOCK 1 CLK PIN_L20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.712 ns) 2.162 ns divfreq_gen:inst1\|q_tmp 2 REG LCFF_X1_Y16_N27 3 " "Info: 2: + IC(0.586 ns) + CELL(0.712 ns) = 2.162 ns; Loc. = LCFF_X1_Y16_N27; Fanout = 3; REG Node = 'divfreq_gen:inst1\|q_tmp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLOCK divfreq_gen:inst1|q_tmp } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.000 ns) 3.444 ns divfreq_gen:inst1\|q_tmp~clkctrl 3 COMB CLKCTRL_G2 15 " "Info: 3: + IC(1.282 ns) + CELL(0.000 ns) = 3.444 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'divfreq_gen:inst1\|q_tmp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.618 ns) 4.741 ns deslocador_uc:inst4\|sreg.a 4 REG LCFF_X38_Y11_N7 18 " "Info: 4: + IC(0.679 ns) + CELL(0.618 ns) = 4.741 ns; Loc. = LCFF_X38_Y11_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.194 ns ( 46.28 % ) " "Info: Total cell delay = 2.194 ns ( 46.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.547 ns ( 53.72 % ) " "Info: Total interconnect delay = 2.547 ns ( 53.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.741 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.586ns 1.282ns 0.679ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.284 ns" { PARTIDA deslocador_uc:inst4|Selector0~1 deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.284 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|Selector0~1 {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 3.919ns 0.000ns } { 0.000ns 0.864ns 0.346ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.741 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.586ns 1.282ns 0.679ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK DSERIAL deslocador_uc:inst4\|sreg.a 9.229 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"DSERIAL\" through register \"deslocador_uc:inst4\|sreg.a\" is 9.229 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 4.741 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 4.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns CLOCK 1 CLK PIN_L20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.712 ns) 2.162 ns divfreq_gen:inst1\|q_tmp 2 REG LCFF_X1_Y16_N27 3 " "Info: 2: + IC(0.586 ns) + CELL(0.712 ns) = 2.162 ns; Loc. = LCFF_X1_Y16_N27; Fanout = 3; REG Node = 'divfreq_gen:inst1\|q_tmp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLOCK divfreq_gen:inst1|q_tmp } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.000 ns) 3.444 ns divfreq_gen:inst1\|q_tmp~clkctrl 3 COMB CLKCTRL_G2 15 " "Info: 3: + IC(1.282 ns) + CELL(0.000 ns) = 3.444 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'divfreq_gen:inst1\|q_tmp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.618 ns) 4.741 ns deslocador_uc:inst4\|sreg.a 4 REG LCFF_X38_Y11_N7 18 " "Info: 4: + IC(0.679 ns) + CELL(0.618 ns) = 4.741 ns; Loc. = LCFF_X38_Y11_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.194 ns ( 46.28 % ) " "Info: Total cell delay = 2.194 ns ( 46.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.547 ns ( 53.72 % ) " "Info: Total interconnect delay = 2.547 ns ( 53.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.741 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.586ns 1.282ns 0.679ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.394 ns + Longest register pin " "Info: + Longest register to pin delay is 4.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns deslocador_uc:inst4\|sreg.a 1 REG LCFF_X38_Y11_N7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y11_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.366 ns) 0.754 ns inst5 2 COMB LCCOMB_X39_Y11_N2 1 " "Info: 2: + IC(0.388 ns) + CELL(0.366 ns) = 0.754 ns; Loc. = LCCOMB_X39_Y11_N2; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { deslocador_uc:inst4|sreg.a inst5 } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 184 840 904 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.688 ns) + CELL(1.952 ns) 4.394 ns DSERIAL 3 PIN PIN_E7 0 " "Info: 3: + IC(1.688 ns) + CELL(1.952 ns) = 4.394 ns; Loc. = PIN_E7; Fanout = 0; PIN Node = 'DSERIAL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.640 ns" { inst5 DSERIAL } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 200 936 1112 216 "DSERIAL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 52.75 % ) " "Info: Total cell delay = 2.318 ns ( 52.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.076 ns ( 47.25 % ) " "Info: Total interconnect delay = 2.076 ns ( 47.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.394 ns" { deslocador_uc:inst4|sreg.a inst5 DSERIAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.394 ns" { deslocador_uc:inst4|sreg.a {} inst5 {} DSERIAL {} } { 0.000ns 0.388ns 1.688ns } { 0.000ns 0.366ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.741 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.586ns 1.282ns 0.679ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.394 ns" { deslocador_uc:inst4|sreg.a inst5 DSERIAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.394 ns" { deslocador_uc:inst4|sreg.a {} inst5 {} DSERIAL {} } { 0.000ns 0.388ns 1.688ns } { 0.000ns 0.366ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "deslocador_uc:inst4\|sreg.init PARTIDA CLOCK -0.059 ns register " "Info: th for register \"deslocador_uc:inst4\|sreg.init\" (data pin = \"PARTIDA\", clock pin = \"CLOCK\") is -0.059 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 4.741 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 4.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns CLOCK 1 CLK PIN_L20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.712 ns) 2.162 ns divfreq_gen:inst1\|q_tmp 2 REG LCFF_X1_Y16_N27 3 " "Info: 2: + IC(0.586 ns) + CELL(0.712 ns) = 2.162 ns; Loc. = LCFF_X1_Y16_N27; Fanout = 3; REG Node = 'divfreq_gen:inst1\|q_tmp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLOCK divfreq_gen:inst1|q_tmp } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.000 ns) 3.444 ns divfreq_gen:inst1\|q_tmp~clkctrl 3 COMB CLKCTRL_G2 15 " "Info: 3: + IC(1.282 ns) + CELL(0.000 ns) = 3.444 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'divfreq_gen:inst1\|q_tmp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.618 ns) 4.741 ns deslocador_uc:inst4\|sreg.init 4 REG LCFF_X38_Y11_N25 18 " "Info: 4: + IC(0.679 ns) + CELL(0.618 ns) = 4.741 ns; Loc. = LCFF_X38_Y11_N25; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.init'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.194 ns ( 46.28 % ) " "Info: Total cell delay = 2.194 ns ( 46.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.547 ns ( 53.72 % ) " "Info: Total interconnect delay = 2.547 ns ( 53.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.741 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 0.586ns 1.282ns 0.679ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.949 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns PARTIDA 1 PIN PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 2; PIN Node = 'PARTIDA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PARTIDA } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { -104 256 424 -88 "PARTIDA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.877 ns) + CELL(0.053 ns) 4.794 ns deslocador_uc:inst4\|snext.init~0 2 COMB LCCOMB_X38_Y11_N24 1 " "Info: 2: + IC(3.877 ns) + CELL(0.053 ns) = 4.794 ns; Loc. = LCCOMB_X38_Y11_N24; Fanout = 1; COMB Node = 'deslocador_uc:inst4\|snext.init~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.930 ns" { PARTIDA deslocador_uc:inst4|snext.init~0 } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.949 ns deslocador_uc:inst4\|sreg.init 3 REG LCFF_X38_Y11_N25 18 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.949 ns; Loc. = LCFF_X38_Y11_N25; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.init'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { deslocador_uc:inst4|snext.init~0 deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 21.66 % ) " "Info: Total cell delay = 1.072 ns ( 21.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.877 ns ( 78.34 % ) " "Info: Total interconnect delay = 3.877 ns ( 78.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.949 ns" { PARTIDA deslocador_uc:inst4|snext.init~0 deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.949 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|snext.init~0 {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 3.877ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.741 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 0.586ns 1.282ns 0.679ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.949 ns" { PARTIDA deslocador_uc:inst4|snext.init~0 deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.949 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|snext.init~0 {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 3.877ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 26 18:09:20 2013 " "Info: Processing ended: Tue Feb 26 18:09:20 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
