<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.15.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F407 Bare-Metal Driver Development: Projects/003_Testing_stm32f407xx_drivers/Drivers/Inc/stm32f407xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript">var page_layout=1;</script>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="side-nav" class="ui-resizable side-nav-resizable"><!-- do not remove this div, it is closed by doxygen! -->
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">STM32F407 Bare-Metal Driver Development<span id="projectnumber">&#160;v1.0</span>
   </div>
   <div id="projectbrief">Peripheral driver documentation (GPIO, RCC, EXTI, etc.)</div>
  </td>
 </tr>
   <tr><td colspan="2">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect" class="search-icon" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"><span class="search-icon-dropdown"></span></span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><div id="MSearchCloseImg" class="close-icon"></div></a>
          </span>
        </div>
</td></tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.15.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
</div><!-- top -->
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source.html','',''); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
</script>
<div id="main-nav"></div>
<div id="container"><div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32f407xx.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#ifndef INC_STM32F407XX_H_</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#define INC_STM32F407XX_H_</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include&lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="group___m_i_s_c_e_l_l_a_n_e_o_u_s___m_a_c_r_o_s.html#ga514ad415fb6125ba296793df7d1a468a">   21</a></span><span class="preprocessor">#define ENABLE   1</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="group___m_i_s_c_e_l_l_a_n_e_o_u_s___m_a_c_r_o_s.html#ga99496f7308834e8b220f7894efa0b6ab">   22</a></span><span class="preprocessor">#define DISABLE  0</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="group___m_i_s_c_e_l_l_a_n_e_o_u_s___m_a_c_r_o_s.html#ga59da1d65e87a723efe808dbabb4fc205">   23</a></span><span class="preprocessor">#define SET      1</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="group___m_i_s_c_e_l_l_a_n_e_o_u_s___m_a_c_r_o_s.html#gab702106cf3b3e96750b6845ded4e0299">   24</a></span><span class="preprocessor">#define RESET    0</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>  <span class="comment">// end of MISCELLANEOUS_MACROS</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gaf6863e7094aca292453684fa2af16686">   33</a></span><span class="preprocessor">#define FLASH_BASEADDR  0x08000000UL </span><span class="comment">//This is also called as Main Memory</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gaec02cd8a7872b7816d2a838e6956f6a1">   37</a></span><span class="preprocessor">#define SRAM1_BASEADDR  0x20000000UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gad1c97617b06af2b0d93bae9642145bda">   38</a></span><span class="preprocessor">#define SRAM            SRAM1_BASEADDR  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gac14dea910dc75b8e90e51ea63eae373c">   39</a></span><span class="preprocessor">#define SRAM2_BASEADDR  0x2001C000UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gab2d5f7db23f1768ce663d861b9a94678">   40</a></span><span class="preprocessor">#define SRAM3_BASEADDR  0x20020000UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#ga548ca9ecc4b62f701800110d155a05dc">   41</a></span><span class="preprocessor">#define ROM_BASEADDR    0x1FFF0000UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#ga95df3fce557ace28c41db3e339732425">   46</a></span><span class="preprocessor">#define PERIPHERAL_BASEADDR         0x40000000UL </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gaa201b5bba152d22def028992b797fc79">   47</a></span><span class="preprocessor">#define APB1_PERIPHERAL_BASEADDR    0x40000000UL </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#ga7d41d0b2b81444f4c843570bc187b973">   48</a></span><span class="preprocessor">#define APB2_PERIPHERAL_BASEADDR    0x40010000UL </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#ga2f924c4f6bf2a7050d3c6ccf69e33d32">   49</a></span><span class="preprocessor">#define AHB1_PERIPHERAL_BASEADDR    0x40020000UL </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gab06ffaf663448c6b9c94ae775e8d421e">   50</a></span><span class="preprocessor">#define AHB2_PERIPHERAL_BASEADDR    0x50000000UL </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga3e615727451fa1abc89e436a7158d4aa">   60</a></span><span class="preprocessor">#define GPIOA_BASEADDR              0x40020000UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga583cafe206b45c6e3507b0493b96bdf0">   61</a></span><span class="preprocessor">#define GPIOB_BASEADDR              0x40020400UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga05e89040a5ad3c3e5f5bbd62b434512b">   62</a></span><span class="preprocessor">#define GPIOC_BASEADDR              0x40020800UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga807336d6c75feb8d0e943d618b5eaf26">   63</a></span><span class="preprocessor">#define GPIOD_BASEADDR              0x40020C00UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gac248e8d8a7113113481c2abb31d7660a">   64</a></span><span class="preprocessor">#define GPIOE_BASEADDR              0x40021000UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga5f0323ec1e9720a76beebf3081bad9dc">   65</a></span><span class="preprocessor">#define GPIOF_BASEADDR              0x40021400UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga90f006630c69a7540d8b0b1c0073f3d2">   66</a></span><span class="preprocessor">#define GPIOG_BASEADDR              0x40021800UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga63f9598aea50d8c995a9037578bb0907">   67</a></span><span class="preprocessor">#define GPIOH_BASEADDR              0x40021C00UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga533d893dc77093a8db3b2ad55603587c">   68</a></span><span class="preprocessor">#define GPIOI_BASEADDR              0x40022000UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">//#define GPIOJ_BASEADDR              0x40022400UL    /**&lt; GPIOJ Peripheral base address */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">//#define GPIOK_BASEADDR              0x40022800UL    /**&lt; GPIOK Peripheral base address */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga799588b38166cb25baecaf3fd926ae5f">   71</a></span><span class="preprocessor">#define CRC_BASEADDR                0x40023000UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga89610f202a9f78bcc85f76c5ba52d009">   72</a></span><span class="preprocessor">#define RCC_BASEADDR                0x40023800UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga08e24047f130faa1e7453b327ceb2aa6">   73</a></span><span class="preprocessor">#define FLASH_IF_REG_BASEADDR       0x40023C00UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga7cfb35d879a3e97a86c143e4676a1af8">   74</a></span><span class="preprocessor">#define BKPSRAM_BASEADDR            0x40024000UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga489420976747e7bcf241e2a9bb6cd138">   75</a></span><span class="preprocessor">#define DMA1_BASEADDR               0x40026000UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gac3883cd723aa62055a055104bb3f6890">   76</a></span><span class="preprocessor">#define DMA2_BASEADDR               0x40026400UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga341e22fe6d6328a7655adcd4af2cdfe9">   77</a></span><span class="preprocessor">#define ETHERNET_MAC_BASEADDR       0x40028000UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga21ee861a2a18e800721a9b98ea23d368">   78</a></span><span class="preprocessor">#define DMA2D_BASEADDR              0x4002B000UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gacf83eb65f63f6c2cbf1accf6cf8e8736">   79</a></span><span class="preprocessor">#define USB_OTG_HS_BASEADDR         0x40040000UL    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gacc5993e6802a9ea01a826c0b9bf6884b">   90</a></span><span class="preprocessor">#define USB_OTG_FS_BASEADDR         0x50000000UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga8c34a1224f2552c228f62f510fd1b8a3">   91</a></span><span class="preprocessor">#define DCMI_BASEADDR               0x50050000UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gad7868cc1c34eb23d4dd3d691c2fd7fc7">   92</a></span><span class="preprocessor">#define CRYP_BASEADDR               0x50060000UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gacdf5671b42e70641a192935ce1dfa25f">   93</a></span><span class="preprocessor">#define HASH_BASEADDR               0x50060400UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gafc4cb5b290097a3180d47bf94196a5a1">   94</a></span><span class="preprocessor">#define RNG_BASEADDR                0x50060800UL    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga481f608cba4f01a3f5278964c753613a">   95</a></span><span class="preprocessor">#define FSMC_CR_BASEADDR            0xA0000000UL    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga3c771627a298dfa3d484c834f5b97649">  105</a></span><span class="preprocessor">#define TIM2_BASEADDR            0x40000000UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga9be9b6a7119ff1f51c680d4de3d2595b">  106</a></span><span class="preprocessor">#define TIM3_BASEADDR            0x40000400UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga0ab46f7a0878390457d8bb96c470d1b9">  107</a></span><span class="preprocessor">#define TIM4_BASEADDR            0x40000800UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga2f2fd59ff0b3ef8ec4ec85f751855ed6">  108</a></span><span class="preprocessor">#define TIM5_BASEADDR            0x40000C00UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga4843587a8c4895c239100c350e4759e3">  109</a></span><span class="preprocessor">#define TIM6_BASEADDR            0x40001000UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga3d459b9d2064d59b7b9e3d3750458a09">  110</a></span><span class="preprocessor">#define TIM7_BASEADDR            0x40001400UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gad17a7abfaf5af9fab36aaeea57cff837">  111</a></span><span class="preprocessor">#define TIM12_BASEADDR           0x40001800UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga2c778d818873c111b54ef7ff6a7a9907">  112</a></span><span class="preprocessor">#define TIM13_BASEADDR           0x40001C00UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga161b393a49a17291ef0a51573182fffa">  113</a></span><span class="preprocessor">#define TIM14_BASEADDR           0x40002000UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga98c3e6ad32fb5503744104470f07ccd9">  114</a></span><span class="preprocessor">#define RTC_BKP_REG_BASEADDR     0x40002800UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga9c700161f4bab68714561c9ac183f50f">  115</a></span><span class="preprocessor">#define WWDG_BASEADDR            0x40002C00UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga098010af0f6b7e11bce69396f245ef99">  116</a></span><span class="preprocessor">#define IWDG_BASEADDR            0x40003000UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gab6310df7bd221805075b3b158bd0419f">  117</a></span><span class="preprocessor">#define I2S2ext_BASEADDR         0x40003400UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga61411691cf3cec7ccbef113325919e32">  118</a></span><span class="preprocessor">#define SPI2_I2S2_BASEADDR       0x40003800UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga9944b802b73578b7cd1533bfc981c46f">  119</a></span><span class="preprocessor">#define SPI3_I2S3_BASEADDR       0x40003C00UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga66126134ec1bc5f9ed9f01643074ae27">  120</a></span><span class="preprocessor">#define I2S3ext_BASEADDR         0x40004000UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga9e2d543dd90e725020d1f4b2ae3a0cdc">  121</a></span><span class="preprocessor">#define USART2_BASEADDR          0x40004400UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga44b4b63dcc1dedbd81fc2679c1d6c357">  122</a></span><span class="preprocessor">#define USART3_BASEADDR          0x40004800UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga4d6884b8f00f5b067ebcd86422e214fe">  123</a></span><span class="preprocessor">#define UART4_BASEADDR           0x40004C00UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gad984a28136e0e1e4231fcad31e6bac98">  124</a></span><span class="preprocessor">#define UART5_BASEADDR           0x40005000UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga44e7e7597f47b4f3f3229de7c0ff7908">  125</a></span><span class="preprocessor">#define I2C1_BASEADDR            0x40005400UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga94025f09df9dc7c9720293778c389e4c">  126</a></span><span class="preprocessor">#define I2C2_BASEADDR            0x40005800UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga02b13b7d3f55032e47973e192b94cb53">  127</a></span><span class="preprocessor">#define I2C3_BASEADDR            0x40005C00UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga1484ca3bc297fe5ca4b7103f0b07aeb3">  128</a></span><span class="preprocessor">#define CAN1_BASEADDR            0x40006400UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gaa889aa22e7d110bf7f41c2d164de7552">  129</a></span><span class="preprocessor">#define CAN2_BASEADDR            0x40006800UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga402f4f49ad6a541263b20b3ff2859a32">  130</a></span><span class="preprocessor">#define PWR_BASEADDR             0x40007000UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga723cc4da635bb2d2f69d7f1be2034b41">  131</a></span><span class="preprocessor">#define DAC_BASEADDR             0x40007400UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gab005681d61f5e1e31a76588553dd7027">  132</a></span><span class="preprocessor">#define UART7_BASEADDR           0x40007800UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga72e1dab09f7cebbd7a200877d8031838">  133</a></span><span class="preprocessor">#define UART8_BASEADDR           0x40007C00UL       </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga15216cf7b501073535d452823d93d50e">  142</a></span><span class="preprocessor">#define TIM1_BASEADDR            0x40010000UL      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga68f67915c98cef03345f71d6d57145f2">  143</a></span><span class="preprocessor">#define TIM8_BASEADDR            0x40010400UL      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga4ccf21b5f54c80b031bff13956af2018">  144</a></span><span class="preprocessor">#define USART1_BASEADDR          0x40011000UL      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga849c1342a2b7b4126c4a3b638c903c29">  145</a></span><span class="preprocessor">#define USART6_BASEADDR          0x40011400UL      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gac705d6cbb803774fdc4f6fa74e12068d">  146</a></span><span class="preprocessor">#define ADC123_BASEADDR          0x40012000UL      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga03ddceeb17b3c18fd16655a97a180b43">  147</a></span><span class="preprocessor">#define SDIO_BASEADDR            0x40012C00UL      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga64992f19fed3a459eb91f519c06b3427">  148</a></span><span class="preprocessor">#define SPI1_BASEADDR            0x40013000UL      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga8370319e63d6c3a62ce4f0539ebe2b68">  149</a></span><span class="preprocessor">#define SPI4_BASEADDR            0x40013400UL      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gad389e516cff9dd84a9b04685b391b8fe">  150</a></span><span class="preprocessor">#define SYSCFG_BASEADDR          0x40013800UL      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga9ce143f4fc043361dc774d877c672f0d">  151</a></span><span class="preprocessor">#define EXTI_BASEADDR            0x40013C00UL      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga30f114534846e6efe1521f12239d72b8">  152</a></span><span class="preprocessor">#define TIM9_BASEADDR            0x40014000UL      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga6e2fc569cc5dee0399604eee0c85e520">  153</a></span><span class="preprocessor">#define TIM10_BASEADDR           0x40014400UL      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga92505df211ea4d69ff2aace047b5da92">  154</a></span><span class="preprocessor">#define TIM11_BASEADDR           0x40014800UL      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga1a4823a832056630f2cee362ae6d5c92">  155</a></span><span class="preprocessor">#define SPI5_BASEADDR            0x40015000UL      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga76cd09b7448169e85f4dbf0c5be65888">  156</a></span><span class="preprocessor">#define SPI6_BASEADDR            0x40015400UL      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gaa69720584d66201ced57413f952068ed">  157</a></span><span class="preprocessor">#define SAI1_BASEADDR            0x40015800UL      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga6f8e6f6ae27b590a0732e48ed28a6d55">  158</a></span><span class="preprocessor">#define LCD_TFT_BASEADDR         0x40016800UL      </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">//*********************Peripheral Register Definition structure**********************//</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_g_p_i_ox___reg_def__t.html">GPIOx_RegDef_t</a>{</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_g_p_i_ox___reg_def__t.html#a7131c3ab513a84fc69270888ddbe561d">MODER</a>;     </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_g_p_i_ox___reg_def__t.html#a487e307dd27a1a694f8a52f1a2df6ce6">OTYPER</a>;    </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_g_p_i_ox___reg_def__t.html#a3b356447d7a412130d1bc5b33cb4b7a0">OSPEEDR</a>;   </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_g_p_i_ox___reg_def__t.html#a9e83c5fefbd8c0caff3dc3dccd4cfa6f">PUPDR</a>;     </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_g_p_i_ox___reg_def__t.html#a6e89a0ca7efb4878fed5adafca726873">IDR</a>;       </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_g_p_i_ox___reg_def__t.html#acf54c3304e180a735525c8a2e7e29f40">ODR</a>;       </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_g_p_i_ox___reg_def__t.html#af84cc0f5fe70f7b86aee081a67b810a2">BSRR</a>;      </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_g_p_i_ox___reg_def__t.html#a1a673ed7c22b58995a083291e0e19bff">LCKR</a>;      </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_g_p_i_ox___reg_def__t.html#a126fbbca62fb9da89d8784bbdca0d6d1">AFRL</a>;      </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_g_p_i_ox___reg_def__t.html#a7bb86e1aa7bfba5dea71646b1c2fd754">AFRH</a>;      </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="group___g_p_i_ox___r_e_g___d_e_f.html#ga212b968480201f3c3a5ce8c6fd666cf9">  178</a></span>}<a class="code hl_struct" href="struct_g_p_i_ox___reg_def__t.html">GPIOx_RegDef_t</a>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gac485358099728ddae050db37924dd6b7">  187</a></span><span class="preprocessor">#define GPIOA   ((GPIOx_RegDef_t*)GPIOA_BASEADDR)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga68b66ac73be4c836db878a42e1fea3cd">  188</a></span><span class="preprocessor">#define GPIOB   ((GPIOx_RegDef_t*)GPIOB_BASEADDR)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga2dca03332d620196ba943bc2346eaa08">  189</a></span><span class="preprocessor">#define GPIOC   ((GPIOx_RegDef_t*)GPIOC_BASEADDR)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga7580b1a929ea9df59725ba9c18eba6ac">  190</a></span><span class="preprocessor">#define GPIOD   ((GPIOx_RegDef_t*)GPIOD_BASEADDR)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gae04bdb5e8acc47cab1d0532e6b0d0763">  191</a></span><span class="preprocessor">#define GPIOE   ((GPIOx_RegDef_t*)GPIOE_BASEADDR)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga43c3022dede7c9db7a58d3c3409dbc8d">  192</a></span><span class="preprocessor">#define GPIOF   ((GPIOx_RegDef_t*)GPIOF_BASEADDR)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga02a2a23a32f9b02166a8c64012842414">  193</a></span><span class="preprocessor">#define GPIOG   ((GPIOx_RegDef_t*)GPIOG_BASEADDR)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gadeacbb43ae86c879945afe98c679b285">  194</a></span><span class="preprocessor">#define GPIOH   ((GPIOx_RegDef_t*)GPIOH_BASEADDR)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gad15f13545ecdbbabfccf43d5997e5ade">  195</a></span><span class="preprocessor">#define GPIOI   ((GPIOx_RegDef_t*)GPIOI_BASEADDR)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">//#define GPIOJ ((GPIOx_RegDef_t*)GPIOJ_BASEADDR)   /*!&lt; Base address pointer for GPIO Port J */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">//#define GPIOK ((GPIOx_RegDef_t*)GPIOK_BASEADDR)   /*!&lt; Base address pointer for GPIO Port K */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>   <span class="comment">/* End of GPIO_BASE_ADDRESSES */</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_r_c_c___reg_def__t.html">RCC_RegDef_t</a> {</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a42e75571aeb42e0c2796c460a06e2e2a">CR</a>;               </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a0ac141565a18dadd2c131adae95f4314">PLLCFGR</a>;          </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a79bc9c39e426da5615b0fb2cd72cf9a9">CFGR</a>;             </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a6dd6326b8e6e3aaa6dd9e76745a4ca36">CIR</a>;          </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a42bb18f1c2aadd637775946da38fea41">AHB1RSTR</a>;         </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a4d9417933c32a335cd3a37bdfb808ebf">AHB2RSTR</a>;         </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a1615f7058bdbf041034f173b95f48932">AHB3RSTR</a>;         </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#ad0ee649244065b4f8f383335ef3e8b6c">reserved1</a>;        </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#acfa79aca8487958412be8f32e4632b47">APB1RSTR</a>;         </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a6c1588013b885c32b78b912e8249a26c">APB2RSTR</a>;         </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#aba7ab871739e5698268555688d585826">reserved2</a>;        </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#afff7063f5b644fb29e15036ae1db0a85">reserved3</a>;        </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#aea53adc2e7c545775fa04ad34f5f9ff9">AHB1ENR</a>;          </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#abaf4c083bc159c5148cc9db38ac7388a">AHB2ENR</a>;          </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a169af9918bc0814f05c418f3415dc076">AHB3ENR</a>;          </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a3478865b120b4d405fa9c36c4ae119bd">reserved4</a>;        </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a389643cd117089ebb8dd10ec060488d8">APB1ENR</a>;          </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#aa5211a53246098ec97c0e360759c5ad8">APB2ENR</a>;          </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a568e1d49f141d8910c25daa3b5d749bc">reserve5</a>;         </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a41121bee070a806af86286949a694e5c">reserve6</a>;         </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a0f1e1666ec1c7f05d30ba69d4cdb2357">AHB1LPENR</a>;        </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a8c6a99540a64f563956bef7dfc501a51">AHB2LPENR</a>;        </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a969f867be521a744da3424fca2bbc135">AHB3LPENR</a>;        </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#ac4a38195e203c38e06acd10f43e8f0ef">reserve7</a>;         </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#af3e9349611ac0807a4b8ad3b9092490a">APB1LPENR</a>;        </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#ab7a6c876d40b24bc87fa77108508271d">APB2LPENR</a>;        </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a980a854283abdcd1d275c888a4b57ddd">reserve8</a>;         </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#adbedb829db07cb1bbc378a56a4e23ebc">reserve9</a>;         </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a59a53b5462384295a8fb8ac51a2d77e2">BDCR</a>;             </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#ad5c31d6b10eeff0d74d1a4213327af09">CSR</a>;              </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#af71b3d9fcdd56a037baddb4f5806f34b">reserve10</a>;        </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#acdd86f2b3c487d0a3e627037f18c5720">reserve11</a>;        </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a0addf6bf7447e8de71be463cbaa317f9">SSCGR</a>;            </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a8eec149ac5b3db9c512a93e44184804e">PLLI2SCFGR</a>;       </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="group___r_c_c___r_e_g.html#gaa7687f84fcd3bcd30ad80ef263c79f39">  243</a></span>}<a class="code hl_struct" href="struct_r_c_c___reg_def__t.html">RCC_RegDef_t</a>;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="group___r_c_c___r_e_g.html#ga74944438a086975793d26ae48d5882d4">  245</a></span><span class="preprocessor">#define RCC ((RCC_RegDef_t*)RCC_BASEADDR) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">//==================================================================================//</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">//=================== Clock Enable Disable Macros===================================//</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">//==================================================================================//</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#ga17c0eb1a7e7645a5d63d8b7a41fbb19c">  266</a></span><span class="preprocessor">    #define GPIOA_PCLK_EN() (RCC-&gt;AHB1ENR |= (1&lt;&lt;0))  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#ga7bd5daf4b7f73ce65ccccc10f3f62c25">  267</a></span><span class="preprocessor">    #define GPIOA_PCLK_DI() (RCC-&gt;AHB1ENR &amp;= ~(1&lt;&lt;0)) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#ga1bc2b8b73bb42c4d2cd758a732fbe871">  269</a></span><span class="preprocessor">    #define GPIOB_PCLK_EN() (RCC-&gt;AHB1ENR |= (1&lt;&lt;1))  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#ga0b8beefb50159bf0b57ce00f391b9ffb">  270</a></span><span class="preprocessor">    #define GPIOB_PCLK_DI() (RCC-&gt;AHB1ENR &amp;= ~(1&lt;&lt;1)) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#gab9e994b2e5e4ada47764117634c64728">  272</a></span><span class="preprocessor">    #define GPIOC_PCLK_EN() (RCC-&gt;AHB1ENR |= (1&lt;&lt;2))  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#ga786bf409a60ff677716cb03a610bd73e">  273</a></span><span class="preprocessor">    #define GPIOC_PCLK_DI() (RCC-&gt;AHB1ENR &amp;= ~(1&lt;&lt;2)) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#gac08ecd1bbe57ab59746d6da5b972f493">  275</a></span><span class="preprocessor">    #define GPIOD_PCLK_EN() (RCC-&gt;AHB1ENR |= (1&lt;&lt;3))  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#ga454d99148231ab9d69d282fa2977794a">  276</a></span><span class="preprocessor">    #define GPIOD_PCLK_DI() (RCC-&gt;AHB1ENR &amp;= ~(1&lt;&lt;3)) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#gaa93bc85ce9310ae89c709ad615d9bb18">  278</a></span><span class="preprocessor">    #define GPIOE_PCLK_EN() (RCC-&gt;AHB1ENR |= (1&lt;&lt;4))  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#ga978a7db44c8d879d33a615ef3b0ec112">  279</a></span><span class="preprocessor">    #define GPIOE_PCLK_DI() (RCC-&gt;AHB1ENR &amp;= ~(1&lt;&lt;4)) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#ga1a46c65e3a2959ce65c503bc735d45ea">  281</a></span><span class="preprocessor">    #define GPIOF_PCLK_EN() (RCC-&gt;AHB1ENR |= (1&lt;&lt;5))  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#ga9249dead4ccda4f01c94b82a7fbe91a6">  282</a></span><span class="preprocessor">    #define GPIOF_PCLK_DI() (RCC-&gt;AHB1ENR &amp;= ~(1&lt;&lt;5)) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#ga84b14038fe3d35ca857056c98f796c64">  284</a></span><span class="preprocessor">    #define GPIOG_PCLK_EN() (RCC-&gt;AHB1ENR |= (1&lt;&lt;6))  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#gaead521c49fb953246a2a8d0682d3289d">  285</a></span><span class="preprocessor">    #define GPIOG_PCLK_DI() (RCC-&gt;AHB1ENR &amp;= ~(1&lt;&lt;6)) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#ga2be7b357e112e2036141678aa6bc3506">  287</a></span><span class="preprocessor">    #define GPIOH_PCLK_EN() (RCC-&gt;AHB1ENR |= (1&lt;&lt;7))  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#ga5e62f105900568285d3f1c703048566b">  288</a></span><span class="preprocessor">    #define GPIOH_PCLK_DI() (RCC-&gt;AHB1ENR &amp;= ~(1&lt;&lt;7)) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#gae7a11cdb49af5cb6c9fa08a57d474eba">  290</a></span><span class="preprocessor">    #define GPIOI_PCLK_EN() (RCC-&gt;AHB1ENR |= (1&lt;&lt;8))  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#gadb9c6929391cbf78e4d132b0a72453ae">  291</a></span><span class="preprocessor">    #define GPIOI_PCLK_DI() (RCC-&gt;AHB1ENR &amp;= ~(1&lt;&lt;8)) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> <span class="comment">// End of AHB1 Bus Peripheral Enable Disable</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> <span class="comment">// End of AHB2 Bus Peripheral Enable Disable</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> <span class="comment">// End of AHB3 Bus Peripheral Enable Disable</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> <span class="comment">// End of APB1 Bus Peripheral Enable Disable</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> <span class="comment">// End of APB2 Bus Peripheral Enable Disable</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">// End of CLOCK_ENABLE_MACROS</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">//==================================================================================//</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">//=================== Peripheral Reset Macros ======================================//</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">//==================================================================================//</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="group___a_h_b1___r_e_s_e_t___m_a_c_r_o_s.html#ga8bc666ed7242f6faa9bffc65a062fe55">  357</a></span><span class="preprocessor">        #define GPIOA_RESET()  do{ RCC-&gt;AHB1RSTR |= (1 &lt;&lt; 0); RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; 0); }while(0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="group___a_h_b1___r_e_s_e_t___m_a_c_r_o_s.html#gaf0048d94161bb7fe5d170c2406bc0fd7">  358</a></span><span class="preprocessor">        #define GPIOB_RESET()  do{ RCC-&gt;AHB1RSTR |= (1 &lt;&lt; 1); RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; 1); }while(0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="group___a_h_b1___r_e_s_e_t___m_a_c_r_o_s.html#gaa4542df78f0d1560397d909f611c6ce7">  359</a></span><span class="preprocessor">        #define GPIOC_RESET()  do{ RCC-&gt;AHB1RSTR |= (1 &lt;&lt; 2); RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; 2); }while(0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="group___a_h_b1___r_e_s_e_t___m_a_c_r_o_s.html#ga92694d8c9d9c00155654721623708f35">  360</a></span><span class="preprocessor">        #define GPIOD_RESET()  do{ RCC-&gt;AHB1RSTR |= (1 &lt;&lt; 3); RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; 3); }while(0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="group___a_h_b1___r_e_s_e_t___m_a_c_r_o_s.html#ga497349d3ec829b56e5a26953e61c1e8a">  361</a></span><span class="preprocessor">        #define GPIOE_RESET()  do{ RCC-&gt;AHB1RSTR |= (1 &lt;&lt; 4); RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; 4); }while(0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="group___a_h_b1___r_e_s_e_t___m_a_c_r_o_s.html#gafe0496ab47e7164336adefca4797ac3e">  362</a></span><span class="preprocessor">        #define GPIOF_RESET()  do{ RCC-&gt;AHB1RSTR |= (1 &lt;&lt; 5); RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; 5); }while(0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="group___a_h_b1___r_e_s_e_t___m_a_c_r_o_s.html#gad69709b4469070fa4be32b4b137c4373">  363</a></span><span class="preprocessor">        #define GPIOG_RESET()  do{ RCC-&gt;AHB1RSTR |= (1 &lt;&lt; 6); RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; 6); }while(0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="group___a_h_b1___r_e_s_e_t___m_a_c_r_o_s.html#ga30f67db20df721ed84d527133fe1de4f">  364</a></span><span class="preprocessor">        #define GPIOH_RESET()  do{ RCC-&gt;AHB1RSTR |= (1 &lt;&lt; 7); RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; 7); }while(0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="group___a_h_b1___r_e_s_e_t___m_a_c_r_o_s.html#ga044a47439c7e8f852439c76250a57901">  365</a></span><span class="preprocessor">        #define GPIOI_RESET()  do{ RCC-&gt;AHB1RSTR |= (1 &lt;&lt; 8); RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; 8); }while(0) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> <span class="comment">// end of AHB1_RESET_MACROS</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">// End of AHB2 Bus Peripheral Reset Macros</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">// End of AHB3 Bus Peripheral Reset Macros</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">// End of APB1 Bus Peripheral Reset Macros</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">// End of APB2 Bus Peripheral Reset Macros</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span> </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor">#endif </span><span class="comment">/* INC_STM32F407XX_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astruct_g_p_i_ox___reg_def__t_html"><div class="ttname"><a href="struct_g_p_i_ox___reg_def__t.html">GPIOx_RegDef_t</a></div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00234">stm32f407xx.h:234</a></div></div>
<div class="ttc" id="astruct_g_p_i_ox___reg_def__t_html_a126fbbca62fb9da89d8784bbdca0d6d1"><div class="ttname"><a href="struct_g_p_i_ox___reg_def__t.html#a126fbbca62fb9da89d8784bbdca0d6d1">GPIOx_RegDef_t::AFRL</a></div><div class="ttdeci">volatile uint32_t AFRL</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00243">stm32f407xx.h:243</a></div></div>
<div class="ttc" id="astruct_g_p_i_ox___reg_def__t_html_a1a673ed7c22b58995a083291e0e19bff"><div class="ttname"><a href="struct_g_p_i_ox___reg_def__t.html#a1a673ed7c22b58995a083291e0e19bff">GPIOx_RegDef_t::LCKR</a></div><div class="ttdeci">volatile uint32_t LCKR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00242">stm32f407xx.h:242</a></div></div>
<div class="ttc" id="astruct_g_p_i_ox___reg_def__t_html_a3b356447d7a412130d1bc5b33cb4b7a0"><div class="ttname"><a href="struct_g_p_i_ox___reg_def__t.html#a3b356447d7a412130d1bc5b33cb4b7a0">GPIOx_RegDef_t::OSPEEDR</a></div><div class="ttdeci">volatile uint32_t OSPEEDR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00237">stm32f407xx.h:237</a></div></div>
<div class="ttc" id="astruct_g_p_i_ox___reg_def__t_html_a487e307dd27a1a694f8a52f1a2df6ce6"><div class="ttname"><a href="struct_g_p_i_ox___reg_def__t.html#a487e307dd27a1a694f8a52f1a2df6ce6">GPIOx_RegDef_t::OTYPER</a></div><div class="ttdeci">volatile uint32_t OTYPER</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00236">stm32f407xx.h:236</a></div></div>
<div class="ttc" id="astruct_g_p_i_ox___reg_def__t_html_a6e89a0ca7efb4878fed5adafca726873"><div class="ttname"><a href="struct_g_p_i_ox___reg_def__t.html#a6e89a0ca7efb4878fed5adafca726873">GPIOx_RegDef_t::IDR</a></div><div class="ttdeci">volatile uint32_t IDR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00239">stm32f407xx.h:239</a></div></div>
<div class="ttc" id="astruct_g_p_i_ox___reg_def__t_html_a7131c3ab513a84fc69270888ddbe561d"><div class="ttname"><a href="struct_g_p_i_ox___reg_def__t.html#a7131c3ab513a84fc69270888ddbe561d">GPIOx_RegDef_t::MODER</a></div><div class="ttdeci">volatile uint32_t MODER</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00235">stm32f407xx.h:235</a></div></div>
<div class="ttc" id="astruct_g_p_i_ox___reg_def__t_html_a7bb86e1aa7bfba5dea71646b1c2fd754"><div class="ttname"><a href="struct_g_p_i_ox___reg_def__t.html#a7bb86e1aa7bfba5dea71646b1c2fd754">GPIOx_RegDef_t::AFRH</a></div><div class="ttdeci">volatile uint32_t AFRH</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00244">stm32f407xx.h:244</a></div></div>
<div class="ttc" id="astruct_g_p_i_ox___reg_def__t_html_a9e83c5fefbd8c0caff3dc3dccd4cfa6f"><div class="ttname"><a href="struct_g_p_i_ox___reg_def__t.html#a9e83c5fefbd8c0caff3dc3dccd4cfa6f">GPIOx_RegDef_t::PUPDR</a></div><div class="ttdeci">volatile uint32_t PUPDR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00238">stm32f407xx.h:238</a></div></div>
<div class="ttc" id="astruct_g_p_i_ox___reg_def__t_html_acf54c3304e180a735525c8a2e7e29f40"><div class="ttname"><a href="struct_g_p_i_ox___reg_def__t.html#acf54c3304e180a735525c8a2e7e29f40">GPIOx_RegDef_t::ODR</a></div><div class="ttdeci">volatile uint32_t ODR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00240">stm32f407xx.h:240</a></div></div>
<div class="ttc" id="astruct_g_p_i_ox___reg_def__t_html_af84cc0f5fe70f7b86aee081a67b810a2"><div class="ttname"><a href="struct_g_p_i_ox___reg_def__t.html#af84cc0f5fe70f7b86aee081a67b810a2">GPIOx_RegDef_t::BSRR</a></div><div class="ttdeci">volatile uint32_t BSRR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00241">stm32f407xx.h:241</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html">RCC_RegDef_t</a></div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00275">stm32f407xx.h:275</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a0ac141565a18dadd2c131adae95f4314"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a0ac141565a18dadd2c131adae95f4314">RCC_RegDef_t::PLLCFGR</a></div><div class="ttdeci">volatile uint32_t PLLCFGR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00277">stm32f407xx.h:277</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a0addf6bf7447e8de71be463cbaa317f9"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a0addf6bf7447e8de71be463cbaa317f9">RCC_RegDef_t::SSCGR</a></div><div class="ttdeci">volatile uint32_t SSCGR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00308">stm32f407xx.h:308</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a0f1e1666ec1c7f05d30ba69d4cdb2357"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a0f1e1666ec1c7f05d30ba69d4cdb2357">RCC_RegDef_t::AHB1LPENR</a></div><div class="ttdeci">volatile uint32_t AHB1LPENR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00296">stm32f407xx.h:296</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a1615f7058bdbf041034f173b95f48932"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a1615f7058bdbf041034f173b95f48932">RCC_RegDef_t::AHB3RSTR</a></div><div class="ttdeci">volatile uint32_t AHB3RSTR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00282">stm32f407xx.h:282</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a169af9918bc0814f05c418f3415dc076"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a169af9918bc0814f05c418f3415dc076">RCC_RegDef_t::AHB3ENR</a></div><div class="ttdeci">volatile uint32_t AHB3ENR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00290">stm32f407xx.h:290</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a3478865b120b4d405fa9c36c4ae119bd"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a3478865b120b4d405fa9c36c4ae119bd">RCC_RegDef_t::reserved4</a></div><div class="ttdeci">volatile uint32_t reserved4</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00291">stm32f407xx.h:291</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a389643cd117089ebb8dd10ec060488d8"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a389643cd117089ebb8dd10ec060488d8">RCC_RegDef_t::APB1ENR</a></div><div class="ttdeci">volatile uint32_t APB1ENR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00292">stm32f407xx.h:292</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a41121bee070a806af86286949a694e5c"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a41121bee070a806af86286949a694e5c">RCC_RegDef_t::reserve6</a></div><div class="ttdeci">volatile uint32_t reserve6</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00295">stm32f407xx.h:295</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a42bb18f1c2aadd637775946da38fea41"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a42bb18f1c2aadd637775946da38fea41">RCC_RegDef_t::AHB1RSTR</a></div><div class="ttdeci">volatile uint32_t AHB1RSTR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00280">stm32f407xx.h:280</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a42e75571aeb42e0c2796c460a06e2e2a"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a42e75571aeb42e0c2796c460a06e2e2a">RCC_RegDef_t::CR</a></div><div class="ttdeci">volatile uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00276">stm32f407xx.h:276</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a4d9417933c32a335cd3a37bdfb808ebf"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a4d9417933c32a335cd3a37bdfb808ebf">RCC_RegDef_t::AHB2RSTR</a></div><div class="ttdeci">volatile uint32_t AHB2RSTR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00281">stm32f407xx.h:281</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a568e1d49f141d8910c25daa3b5d749bc"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a568e1d49f141d8910c25daa3b5d749bc">RCC_RegDef_t::reserve5</a></div><div class="ttdeci">volatile uint32_t reserve5</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00294">stm32f407xx.h:294</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a59a53b5462384295a8fb8ac51a2d77e2"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a59a53b5462384295a8fb8ac51a2d77e2">RCC_RegDef_t::BDCR</a></div><div class="ttdeci">volatile uint32_t BDCR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00304">stm32f407xx.h:304</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a6c1588013b885c32b78b912e8249a26c"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a6c1588013b885c32b78b912e8249a26c">RCC_RegDef_t::APB2RSTR</a></div><div class="ttdeci">volatile uint32_t APB2RSTR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00285">stm32f407xx.h:285</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a6dd6326b8e6e3aaa6dd9e76745a4ca36"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a6dd6326b8e6e3aaa6dd9e76745a4ca36">RCC_RegDef_t::CIR</a></div><div class="ttdeci">volatile uint32_t CIR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00279">stm32f407xx.h:279</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a79bc9c39e426da5615b0fb2cd72cf9a9"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a79bc9c39e426da5615b0fb2cd72cf9a9">RCC_RegDef_t::CFGR</a></div><div class="ttdeci">volatile uint32_t CFGR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00278">stm32f407xx.h:278</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a8c6a99540a64f563956bef7dfc501a51"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a8c6a99540a64f563956bef7dfc501a51">RCC_RegDef_t::AHB2LPENR</a></div><div class="ttdeci">volatile uint32_t AHB2LPENR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00297">stm32f407xx.h:297</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a8eec149ac5b3db9c512a93e44184804e"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a8eec149ac5b3db9c512a93e44184804e">RCC_RegDef_t::PLLI2SCFGR</a></div><div class="ttdeci">volatile uint32_t PLLI2SCFGR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00309">stm32f407xx.h:309</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a969f867be521a744da3424fca2bbc135"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a969f867be521a744da3424fca2bbc135">RCC_RegDef_t::AHB3LPENR</a></div><div class="ttdeci">volatile uint32_t AHB3LPENR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00298">stm32f407xx.h:298</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a980a854283abdcd1d275c888a4b57ddd"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a980a854283abdcd1d275c888a4b57ddd">RCC_RegDef_t::reserve8</a></div><div class="ttdeci">volatile uint32_t reserve8</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00302">stm32f407xx.h:302</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_aa5211a53246098ec97c0e360759c5ad8"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#aa5211a53246098ec97c0e360759c5ad8">RCC_RegDef_t::APB2ENR</a></div><div class="ttdeci">volatile uint32_t APB2ENR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00293">stm32f407xx.h:293</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_ab7a6c876d40b24bc87fa77108508271d"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#ab7a6c876d40b24bc87fa77108508271d">RCC_RegDef_t::APB2LPENR</a></div><div class="ttdeci">volatile uint32_t APB2LPENR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00301">stm32f407xx.h:301</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_aba7ab871739e5698268555688d585826"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#aba7ab871739e5698268555688d585826">RCC_RegDef_t::reserved2</a></div><div class="ttdeci">volatile uint32_t reserved2</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00286">stm32f407xx.h:286</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_abaf4c083bc159c5148cc9db38ac7388a"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#abaf4c083bc159c5148cc9db38ac7388a">RCC_RegDef_t::AHB2ENR</a></div><div class="ttdeci">volatile uint32_t AHB2ENR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00289">stm32f407xx.h:289</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_ac4a38195e203c38e06acd10f43e8f0ef"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#ac4a38195e203c38e06acd10f43e8f0ef">RCC_RegDef_t::reserve7</a></div><div class="ttdeci">volatile uint32_t reserve7</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00299">stm32f407xx.h:299</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_acdd86f2b3c487d0a3e627037f18c5720"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#acdd86f2b3c487d0a3e627037f18c5720">RCC_RegDef_t::reserve11</a></div><div class="ttdeci">volatile uint32_t reserve11</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00307">stm32f407xx.h:307</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_acfa79aca8487958412be8f32e4632b47"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#acfa79aca8487958412be8f32e4632b47">RCC_RegDef_t::APB1RSTR</a></div><div class="ttdeci">volatile uint32_t APB1RSTR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00284">stm32f407xx.h:284</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_ad0ee649244065b4f8f383335ef3e8b6c"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#ad0ee649244065b4f8f383335ef3e8b6c">RCC_RegDef_t::reserved1</a></div><div class="ttdeci">volatile uint32_t reserved1</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00283">stm32f407xx.h:283</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_ad5c31d6b10eeff0d74d1a4213327af09"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#ad5c31d6b10eeff0d74d1a4213327af09">RCC_RegDef_t::CSR</a></div><div class="ttdeci">volatile uint32_t CSR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00305">stm32f407xx.h:305</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_adbedb829db07cb1bbc378a56a4e23ebc"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#adbedb829db07cb1bbc378a56a4e23ebc">RCC_RegDef_t::reserve9</a></div><div class="ttdeci">volatile uint32_t reserve9</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00303">stm32f407xx.h:303</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_aea53adc2e7c545775fa04ad34f5f9ff9"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#aea53adc2e7c545775fa04ad34f5f9ff9">RCC_RegDef_t::AHB1ENR</a></div><div class="ttdeci">volatile uint32_t AHB1ENR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00288">stm32f407xx.h:288</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_af3e9349611ac0807a4b8ad3b9092490a"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#af3e9349611ac0807a4b8ad3b9092490a">RCC_RegDef_t::APB1LPENR</a></div><div class="ttdeci">volatile uint32_t APB1LPENR</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00300">stm32f407xx.h:300</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_af71b3d9fcdd56a037baddb4f5806f34b"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#af71b3d9fcdd56a037baddb4f5806f34b">RCC_RegDef_t::reserve10</a></div><div class="ttdeci">volatile uint32_t reserve10</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00306">stm32f407xx.h:306</a></div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_afff7063f5b644fb29e15036ae1db0a85"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#afff7063f5b644fb29e15036ae1db0a85">RCC_RegDef_t::reserved3</a></div><div class="ttdeci">volatile uint32_t reserved3</div><div class="ttdef"><b>Definition</b> <a href="_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source.html#l00287">stm32f407xx.h:287</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="dir_7a6499598ddcfcabe96e224cb4a6d834.html">Projects</a></li><li class="navelem"><a href="dir_34fb647808f2e666ca54bee75d080922.html">003_Testing_stm32f407xx_drivers</a></li><li class="navelem"><a href="dir_31956e2ddfb45a72c7f5dfafc94c2670.html">Drivers</a></li><li class="navelem"><a href="dir_1c2db05de41e4729b1c077c914511b69.html">Inc</a></li><li class="navelem"><a href="_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h.html">stm32f407xx.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.15.0 </li>
  </ul>
</div>
</body>
</html>
