Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/DwightThomas/Desktop/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 571db0155e0648e4932cee8bab8c0b54 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU4Bit_tb_behav xil_defaultlib.ALU4Bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port op [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU1Bit.v:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU1Bit.v" Line 1. Module ALU1Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU1Bit.v" Line 1. Module ALU1Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU1Bit.v" Line 1. Module ALU1Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU1Bit.v" Line 1. Module ALU1Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU1Bit.v" Line 1. Module ALU1Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU1Bit.v" Line 1. Module ALU1Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU1Bit.v" Line 1. Module ALU1Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU1Bit.v" Line 1. Module ALU1Bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux1bit2to1
Compiling module xil_defaultlib.mux1bit4to1
Compiling module xil_defaultlib.ALU1Bit
Compiling module xil_defaultlib.CLA4bit
Compiling module xil_defaultlib.ALU4bit
Compiling module xil_defaultlib.ALU4Bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU4Bit_tb_behav
