%%  ************    LibreSilicon's StdCellLibrary   *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           StdCellLib/Documents/LaTeX/manpage_TIE1.tex
%%
%%  Purpose:        Manual Page File for TIE1
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2018 by chipforge <hsank@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////
\label{TIE1}
\paragraph{Cell}
\begin{quote}
    \textbf{TIE1} - a Tie-high (or pull-up) cell 
\end{quote}

\paragraph{Synopsys}
\begin{quote}
    TIE1(Z)
\end{quote}

\paragraph{Description}
\input{circuit_TIE1.tex}
%\input{schematic_TIE1.tex}

\paragraph{Truth Table}
\input{truthtable_TIE1.tex}

\paragraph{Usage}

\paragraph{Fan-in / Fan-out}

\paragraph{Layout}

\paragraph{Files}

\paragraph{See also}
\begin{quote}
    TIE0 - a Tie-low (or pull-down) cell [p.\pageref{TIE0}]
\end{quote}
