<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='245' type='const llvm::MCInstrDesc &amp; llvm::SIInstrInfo::getIndirectGPRIDXPseudo(unsigned int VecSize, bool IsIndirectSrc) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2653' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector26selectG_EXTRACT_VECTOR_ELTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2726' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector25selectG_INSERT_VECTOR_ELTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3652' u='c' c='_ZL15emitIndirectSrcRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3687' u='c' c='_ZL15emitIndirectSrcRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3753' u='c' c='_ZL15emitIndirectDstRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3788' u='c' c='_ZL15emitIndirectDstRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1171' ll='1213' type='const llvm::MCInstrDesc &amp; llvm::SIInstrInfo::getIndirectGPRIDXPseudo(unsigned int VecSize, bool IsIndirectSrc) const'/>
