
*** Running vivado
    with args -log pl_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pl_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pl_top.tcl -notrace
Command: synth_design -top pl_top -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 887.906 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pl_top' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/pl_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'reset' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/reset.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reset' (1#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/reset.v:23]
INFO: [Synth 8-6157] synthesizing module 'PLL' [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/PLL_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PLL' (2#1) [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/PLL_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'axi_interface_control' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/axi_interface_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'axi_read_write_master' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/axi_read_write_master.v:24]
	Parameter axi_write_read_idle bound to: 7'b0000000 
	Parameter axi_write_read_ReadAddr bound to: 7'b0000001 
	Parameter axi_write_read_read bound to: 7'b0000010 
	Parameter axi_write_read_WriteAddr bound to: 7'b0000100 
	Parameter axi_write_read_wait_pre bound to: 7'b0001000 
	Parameter axi_write_read_write bound to: 7'b0010000 
	Parameter axi_write_read_write_resp bound to: 7'b0100000 
	Parameter axi_write_read_end bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'err_detect' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/err_detect.v:23]
INFO: [Synth 8-6155] done synthesizing module 'err_detect' (3#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/err_detect.v:23]
INFO: [Synth 8-6155] done synthesizing module 'axi_read_write_master' (4#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/axi_read_write_master.v:24]
INFO: [Synth 8-6157] synthesizing module 'information_read_write' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/information_read_write.v:24]
	Parameter inf_write_read_idle bound to: 12'b000000000000 
	Parameter inf_write_read_ready bound to: 12'b000000000001 
	Parameter inf_write_read_head_rd bound to: 12'b000000000010 
	Parameter inf_write_read_iterate_head_wait bound to: 12'b000000000100 
	Parameter inf_write_read_iterate_head bound to: 12'b000000001000 
	Parameter inf_write_read_iterate_judge_wait bound to: 12'b000000010000 
	Parameter inf_write_read_iterate_judge bound to: 12'b000000100000 
	Parameter inf_write_read_image_rd bound to: 12'b000001000000 
	Parameter inf_write_read_kernel_rd bound to: 12'b000010000000 
	Parameter inf_write_read_kernel_judge bound to: 12'b000100000000 
	Parameter inf_write_read_image_wr bound to: 12'b001000000000 
	Parameter inf_write_read_end bound to: 12'b010000000000 
	Parameter inf_write_read_wait bound to: 12'b100000000000 
	Parameter HEAD_BASE_ADDR_SHIFTRIGHT3 bound to: 236978176 - type: integer 
	Parameter IMAGE_BASE_ADDR1_SHIFTRIGHT3 bound to: 237764608 - type: integer 
	Parameter KERNEL_BASE_ADDR_SHIFTRIGHT3 bound to: 237240320 - type: integer 
	Parameter IMAGE_BASE_ADDR2_SHIFTRIGHT3 bound to: 238026752 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux_3to1' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/mux_3to1.v:26]
INFO: [Synth 8-6155] done synthesizing module 'mux_3to1' (5#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/mux_3to1.v:26]
WARNING: [Synth 8-689] width (24) of port connection 'd3' does not match port width (29) of module 'mux_3to1' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/information_read_write.v:392]
INFO: [Synth 8-6157] synthesizing module 'iterate_head' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/iterate_head.v:24]
INFO: [Synth 8-6157] synthesizing module 'head_for_interate_dram' [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/head_for_interate_dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'head_for_interate_dram' (6#1) [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/head_for_interate_dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iterate_head' (7#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/iterate_head.v:24]
INFO: [Synth 8-6157] synthesizing module 'multiplier_3x' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/multiplier_3x.v:26]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_3x' (8#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/multiplier_3x.v:26]
INFO: [Synth 8-6157] synthesizing module 'sub_com' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/sub_com.v:24]
INFO: [Synth 8-6157] synthesizing module 'sub_unit' [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/sub_unit_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sub_unit' (9#1) [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/sub_unit_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sub_com' (10#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/sub_com.v:24]
INFO: [Synth 8-6157] synthesizing module 'addr_mux' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/addr_mux.v:24]
INFO: [Synth 8-6155] done synthesizing module 'addr_mux' (11#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/addr_mux.v:24]
INFO: [Synth 8-6157] synthesizing module 'AXI_4KBboundary' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/AXI_4KBboundary.v:24]
	Parameter addrSplit_idle bound to: 8'b00000000 
	Parameter addrSplit_judge bound to: 8'b00000001 
	Parameter addrSplit_yes1 bound to: 8'b00000010 
	Parameter addrSplit_yes1_wait bound to: 8'b00000100 
	Parameter addrSplit_yes2 bound to: 8'b00001000 
	Parameter addrSplit_yes2_wait bound to: 8'b00010000 
	Parameter addrSplit_no bound to: 8'b00100000 
	Parameter addrSplit_no_wait bound to: 8'b01000000 
	Parameter addrSplit_end bound to: 8'b10000000 
INFO: [Synth 8-6155] done synthesizing module 'AXI_4KBboundary' (12#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/AXI_4KBboundary.v:24]
INFO: [Synth 8-6157] synthesizing module 'wr_rd_finish_cnt_threshhold' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/wr_rd_finish_cnt_threshhold.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wr_rd_finish_cnt_threshhold' (13#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/wr_rd_finish_cnt_threshhold.v:23]
WARNING: [Synth 8-6014] Unused sequential element kernel_rd_need_r_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/information_read_write.v:199]
INFO: [Synth 8-6155] done synthesizing module 'information_read_write' (14#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/information_read_write.v:24]
INFO: [Synth 8-6155] done synthesizing module 'axi_interface_control' (15#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/axi_interface_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'buffer_control' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/buffer_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'mux_head_image_kernel' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/mux_head_image_kernel.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_head_image_kernel' (16#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/mux_head_image_kernel.v:23]
INFO: [Synth 8-6157] synthesizing module 'head_bufer_control' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/head_bufer_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'head_fifo' [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/head_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'head_fifo' (17#1) [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/head_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'head_bufer_control' (18#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/head_bufer_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'kernel_buffer_control' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/kernel_buffer_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'kernel_fifo' [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/kernel_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kernel_fifo' (19#1) [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/kernel_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'wfifo_location_cal' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/wfifo_location_cal.v:24]
INFO: [Synth 8-6157] synthesizing module 'wfifo_mux' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/wfifo_location_cal.v:151]
INFO: [Synth 8-6155] done synthesizing module 'wfifo_mux' (20#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/wfifo_location_cal.v:151]
INFO: [Synth 8-6157] synthesizing module 'wfifo_invalid_mux' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/wfifo_location_cal.v:174]
INFO: [Synth 8-6155] done synthesizing module 'wfifo_invalid_mux' (21#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/wfifo_location_cal.v:174]
INFO: [Synth 8-6155] done synthesizing module 'wfifo_location_cal' (22#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/wfifo_location_cal.v:24]
INFO: [Synth 8-6155] done synthesizing module 'kernel_buffer_control' (23#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/kernel_buffer_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'image_read_buffer_control' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_read_buffer_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'image_ram' [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/image_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_ram' (24#1) [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/image_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'multi_div' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/multi_div.v:24]
INFO: [Synth 8-6155] done synthesizing module 'multi_div' (25#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/multi_div.v:24]
INFO: [Synth 8-6157] synthesizing module 'counter_addr' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/counter_addr.v:24]
INFO: [Synth 8-6155] done synthesizing module 'counter_addr' (26#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/counter_addr.v:24]
INFO: [Synth 8-6157] synthesizing module 'image_ram_rd_addr_add' [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/image_ram_rd_addr_add_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_ram_rd_addr_add' (27#1) [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/image_ram_rd_addr_add_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'multi_rd_addr' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/multi_rd_addr.v:24]
INFO: [Synth 8-6155] done synthesizing module 'multi_rd_addr' (28#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/multi_rd_addr.v:24]
INFO: [Synth 8-6157] synthesizing module 'ram_to_cal_virtual_path' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/ram_to_cal_virtual_path.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ram_to_cal_virtual_path' (29#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/ram_to_cal_virtual_path.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_read_buffer_control.v:396]
WARNING: [Synth 8-6014] Unused sequential element image_wr_size2_div_in_load_image_clk_domain_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_read_buffer_control.v:234]
WARNING: [Synth 8-6014] Unused sequential element image_wr_size2_div_in_load_image_clk_domain_r_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_read_buffer_control.v:235]
WARNING: [Synth 8-6014] Unused sequential element recordImageNum_inRAM_inLoadImageClk_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_read_buffer_control.v:261]
WARNING: [Synth 8-6014] Unused sequential element recordImageNum_inRAM_inLoadImageClk_r_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_read_buffer_control.v:262]
WARNING: [Synth 8-3936] Found unconnected internal register 'image_rd_pixelNum_reg' and it is trimmed from '16' to '12' bits. [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_read_buffer_control.v:200]
INFO: [Synth 8-6155] done synthesizing module 'image_read_buffer_control' (30#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_read_buffer_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'image_write_buffer_control' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_write_buffer_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'post_image_ram' [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/post_image_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'post_image_ram' (31#1) [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/post_image_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'image_prerd_toaxi_fifo' [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/image_prerd_toaxi_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_prerd_toaxi_fifo' (32#1) [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/image_prerd_toaxi_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_read_image_cnt' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/axi_read_image_cnt.v:24]
INFO: [Synth 8-6155] done synthesizing module 'axi_read_image_cnt' (33#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/axi_read_image_cnt.v:24]
INFO: [Synth 8-6157] synthesizing module 'mux_ramtofifo_data' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/mux_ramtofifo_data.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/mux_ramtofifo_data.v:44]
INFO: [Synth 8-6155] done synthesizing module 'mux_ramtofifo_data' (34#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/mux_ramtofifo_data.v:24]
INFO: [Synth 8-6157] synthesizing module 'image_ram_multi_addr' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_ram_multi_addr.v:24]
INFO: [Synth 8-6155] done synthesizing module 'image_ram_multi_addr' (35#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_ram_multi_addr.v:24]
INFO: [Synth 8-6157] synthesizing module 'postImage_channel_choose' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/postImage_channel_choose.v:24]
INFO: [Synth 8-6155] done synthesizing module 'postImage_channel_choose' (36#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/postImage_channel_choose.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_write_buffer_control.v:543]
INFO: [Synth 8-6157] synthesizing module 'ram_to_post_virtual_path' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/ram_to_post_virtual_path.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ram_to_post_virtual_path' (37#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/ram_to_post_virtual_path.v:24]
INFO: [Synth 8-6157] synthesizing module 'post_to_ram_virtual_path' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/post_to_ram_virtual_path.v:24]
INFO: [Synth 8-6155] done synthesizing module 'post_to_ram_virtual_path' (38#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/post_to_ram_virtual_path.v:24]
INFO: [Synth 8-6155] done synthesizing module 'image_write_buffer_control' (39#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_write_buffer_control.v:24]
INFO: [Synth 8-6155] done synthesizing module 'buffer_control' (40#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/buffer_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'load_data' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_data.v:24]
INFO: [Synth 8-6157] synthesizing module 'load_head' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_head.v:24]
INFO: [Synth 8-6155] done synthesizing module 'load_head' (41#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_head.v:24]
INFO: [Synth 8-6157] synthesizing module 'load_image' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_image.v:24]
INFO: [Synth 8-6157] synthesizing module 'image_shift_rc_cnt' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_image.v:332]
	Parameter numIncrease_idle bound to: 5'b00000 
	Parameter numIncrease_judge bound to: 5'b00001 
	Parameter numIncrease_clc bound to: 5'b00010 
	Parameter numIncrease_inc bound to: 5'b00100 
	Parameter numIncrease_hold bound to: 5'b01000 
	Parameter numIncrease_end bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'image_shift_rc_cnt' (42#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_image.v:332]
INFO: [Synth 8-6157] synthesizing module 'image_shift_rc_noaddzero_cnt' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_shift_rc_noaddzero_cnt.v:25]
	Parameter numIncrease_idle bound to: 5'b00000 
	Parameter numIncrease_judge bound to: 5'b00001 
	Parameter numIncrease_clc bound to: 5'b00010 
	Parameter numIncrease_inc bound to: 5'b00100 
	Parameter numIncrease_hold bound to: 5'b01000 
	Parameter numIncrease_end bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'image_shift_rc_noaddzero_cnt' (43#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_shift_rc_noaddzero_cnt.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_image.v:244]
INFO: [Synth 8-6157] synthesizing module 'CalImageChannel_replication' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/CalImageChannel_replication.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CalImageChannel_replication' (44#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/CalImageChannel_replication.v:24]
INFO: [Synth 8-6155] done synthesizing module 'load_image' (45#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_image.v:24]
INFO: [Synth 8-6157] synthesizing module 'load_kernel' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_kernel.v:24]
	Parameter rd_kernel_idle bound to: 3'b000 
	Parameter rd_kernel_read bound to: 3'b001 
	Parameter rd_kernel_end bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_kernel.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_kernel.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_kernel.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_kernel.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_kernel.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_kernel.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_kernel.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_kernel.v:196]
WARNING: [Synth 8-6014] Unused sequential element buffer_kernel_rd_r1_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_kernel.v:166]
INFO: [Synth 8-4471] merging register 'kernel_valid_reg' into 'load_kernel_finish_reg' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_kernel.v:224]
WARNING: [Synth 8-6014] Unused sequential element kernel_valid_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_kernel.v:224]
INFO: [Synth 8-6155] done synthesizing module 'load_kernel' (46#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_kernel.v:24]
INFO: [Synth 8-6155] done synthesizing module 'load_data' (47#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_data.v:24]
INFO: [Synth 8-6157] synthesizing module 'cal_image' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/cal_image.v:24]
INFO: [Synth 8-6157] synthesizing module 'shift_window' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/shift_window.v:24]
INFO: [Synth 8-6157] synthesizing module 'fifo_shift_window' [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/fifo_shift_window_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_shift_window' (48#1) [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/fifo_shift_window_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'shift_control' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/shift_control.v:24]
	Parameter control_idle bound to: 4'b0000 
	Parameter control_start_write bound to: 4'b0001 
	Parameter control_write bound to: 4'b0010 
	Parameter control_shift bound to: 4'b0100 
	Parameter control_col_end bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'shift_control' (49#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/shift_control.v:24]
INFO: [Synth 8-6157] synthesizing module 'data_from_window' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/data_from_window.v:24]
	Parameter DATA_TRUNC_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_from_window' (50#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/data_from_window.v:24]
INFO: [Synth 8-6155] done synthesizing module 'shift_window' (51#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/shift_window.v:24]
INFO: [Synth 8-6157] synthesizing module 'conv' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/conv.v:24]
INFO: [Synth 8-6157] synthesizing module 'float_multiply' [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/float_multiply_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float_multiply' (52#1) [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/float_multiply_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mul_results_adder' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/mul_results_adder.v:25]
INFO: [Synth 8-6157] synthesizing module 'float_add_IP_use_DSP_multilatency' [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/float_add_IP_use_DSP_multilatency_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float_add_IP_use_DSP_multilatency' (53#1) [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/float_add_IP_use_DSP_multilatency_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sumorder_control' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/mul_results_adder.v:103]
	Parameter addround_idle bound to: 4'b0000 
	Parameter addround_round1 bound to: 4'b0001 
	Parameter addround_round2 bound to: 4'b0010 
	Parameter addround_round3 bound to: 4'b0100 
	Parameter addround_round4 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/mul_results_adder.v:176]
INFO: [Synth 8-6155] done synthesizing module 'sumorder_control' (54#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/mul_results_adder.v:103]
INFO: [Synth 8-6155] done synthesizing module 'mul_results_adder' (55#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/mul_results_adder.v:25]
INFO: [Synth 8-6155] done synthesizing module 'conv' (56#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/conv.v:24]
INFO: [Synth 8-6157] synthesizing module 'cal_channel_choose' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/cal_channel_choose.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'cal_channel_choose' (57#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/cal_channel_choose.sv:3]
INFO: [Synth 8-6157] synthesizing module 'stayInstep' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/stayInstep.v:24]
INFO: [Synth 8-6157] synthesizing module 'stayInstep_fifo' [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/stayInstep_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'stayInstep_fifo' (58#1) [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/stayInstep_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'stayInstep' (59#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/stayInstep.v:24]
WARNING: [Synth 8-350] instance 'stayInstep_m' of module 'stayInstep' requires 7 connections, but only 6 given [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/cal_image.v:168]
INFO: [Synth 8-6155] done synthesizing module 'cal_image' (60#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/cal_image.v:24]
INFO: [Synth 8-6157] synthesizing module 'deal_PostImage' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/deal_PostImage.v:24]
INFO: [Synth 8-6157] synthesizing module 'batch_norm' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/batch_norm.v:24]
INFO: [Synth 8-6155] done synthesizing module 'batch_norm' (61#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/batch_norm.v:24]
INFO: [Synth 8-6157] synthesizing module 'activation' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/activation.v:24]
INFO: [Synth 8-6157] synthesizing module 'leaky_activation' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/leaky_activation.v:24]
INFO: [Synth 8-6155] done synthesizing module 'leaky_activation' (62#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/leaky_activation.v:24]
INFO: [Synth 8-6157] synthesizing module 'linear_activation' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:24]
INFO: [Synth 8-6155] done synthesizing module 'linear_activation' (63#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:24]
INFO: [Synth 8-6155] done synthesizing module 'activation' (64#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/activation.v:24]
INFO: [Synth 8-6157] synthesizing module 'max_pooling' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:24]
	Parameter wr_fifo1 bound to: 2'b00 
	Parameter wr_fifo2 bound to: 2'b01 
	Parameter wr_fifo12 bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'user_maxpooling_fifo' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/user_maxpooling_fifo.v:25]
INFO: [Synth 8-6155] done synthesizing module 'user_maxpooling_fifo' (65#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/user_maxpooling_fifo.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:132]
INFO: [Synth 8-6157] synthesizing module 'floating_point_compare' [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/floating_point_compare_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_compare' (66#1) [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/floating_point_compare_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'combine2data_fifo' [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/combine2data_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'combine2data_fifo' (67#1) [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/realtime/combine2data_fifo_stub.v:6]
WARNING: [Synth 8-689] width (64) of port connection 'dout' does not match port width (32) of module 'combine2data_fifo' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:382]
INFO: [Synth 8-6157] synthesizing module 'maxpooling_finish_gen' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:500]
INFO: [Synth 8-6155] done synthesizing module 'maxpooling_finish_gen' (68#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:500]
WARNING: [Synth 8-6014] Unused sequential element maxpool_image_pixelNum_r_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:350]
WARNING: [Synth 8-6014] Unused sequential element compare_valid_r_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:461]
INFO: [Synth 8-6155] done synthesizing module 'max_pooling' (69#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:24]
INFO: [Synth 8-6157] synthesizing module 'summation' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/summation.v:24]
INFO: [Synth 8-6157] synthesizing module 'sumChannels' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/sumChannels.v:24]
INFO: [Synth 8-6157] synthesizing module 'addTree' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/addTree.v:24]
INFO: [Synth 8-6155] done synthesizing module 'addTree' (70#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/addTree.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sumChannels' (71#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/sumChannels.v:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'sum_image_valid_temp1_reg' and it is trimmed from '8' to '1' bits. [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/summation.v:223]
WARNING: [Synth 8-3936] Found unconnected internal register 'sum_image_valid_temp_reg' and it is trimmed from '8' to '1' bits. [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/summation.v:218]
INFO: [Synth 8-6155] done synthesizing module 'summation' (72#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/summation.v:24]
INFO: [Synth 8-6157] synthesizing module 'update' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/update.v:24]
INFO: [Synth 8-6157] synthesizing module 'user_update_fifo' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/user_update_fifo.v:25]
INFO: [Synth 8-6155] done synthesizing module 'user_update_fifo' (73#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/user_update_fifo.v:25]
INFO: [Synth 8-6157] synthesizing module 'row_col_ptr_gen_for_2unite' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/row_col_ptr_gen_for_2unite.v:24]
INFO: [Synth 8-6155] done synthesizing module 'row_col_ptr_gen_for_2unite' (74#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/row_col_ptr_gen_for_2unite.v:24]
INFO: [Synth 8-6155] done synthesizing module 'update' (75#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/update.v:24]
INFO: [Synth 8-6155] done synthesizing module 'deal_PostImage' (76#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/deal_PostImage.v:24]
INFO: [Synth 8-6157] synthesizing module 'interrupt' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/interrupt.v:24]
	Parameter process_control_idle bound to: 9'b000000000 
	Parameter process_control_start bound to: 9'b000000001 
	Parameter process_control_load_head bound to: 9'b000000010 
	Parameter process_control_load_head_waitAddZero bound to: 9'b000000100 
	Parameter process_control_load_kernel bound to: 9'b000001000 
	Parameter process_control_load_image bound to: 9'b000010000 
	Parameter process_control_deal_image bound to: 9'b000100000 
	Parameter process_control_send_image bound to: 9'b001000000 
	Parameter process_control_end bound to: 9'b010000000 
	Parameter process_control_inter bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'inter_finish_counter' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/interrupt.v:376]
	Parameter conv_layer_change_idle bound to: 4'b0000 
	Parameter conv_layer_change_start bound to: 4'b0001 
	Parameter conv_layer_change_layer1 bound to: 4'b0011 
	Parameter conv_layer_change_layer2 bound to: 4'b0010 
	Parameter conv_layer_change_layer3 bound to: 4'b0110 
	Parameter conv_layer_change_layer4 bound to: 4'b0111 
	Parameter conv_layer_change_layer5 bound to: 4'b0101 
	Parameter conv_layer_change_layer6 bound to: 4'b0100 
	Parameter conv_layer_change_layer7 bound to: 4'b1100 
	Parameter conv_layer_change_end bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'inter_finish_counter' (77#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/interrupt.v:376]
INFO: [Synth 8-6155] done synthesizing module 'interrupt' (78#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/interrupt.v:24]
INFO: [Synth 8-6157] synthesizing module 'bandWidth_count' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/bandWidth_count.v:23]
	Parameter MS_UNITE bound to: 24'b000000011000011010100000 
INFO: [Synth 8-6155] done synthesizing module 'bandWidth_count' (79#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/bandWidth_count.v:23]
WARNING: [Synth 8-3848] Net soft_rst_n in module/entity pl_top does not have driver. [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/pl_top.v:90]
WARNING: [Synth 8-3848] Net locked_out in module/entity pl_top does not have driver. [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/pl_top.v:139]
WARNING: [Synth 8-3848] Net axi_clk in module/entity pl_top does not have driver. [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/pl_top.v:240]
INFO: [Synth 8-6155] done synthesizing module 'pl_top' (80#1) [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/pl_top.v:24]
WARNING: [Synth 8-3331] design user_maxpooling_fifo has unconnected port rst
WARNING: [Synth 8-3331] design sumChannels has unconnected port rst_n
WARNING: [Synth 8-3331] design summation has unconnected port image_valid[7]
WARNING: [Synth 8-3331] design summation has unconnected port image_valid[6]
WARNING: [Synth 8-3331] design summation has unconnected port image_valid[5]
WARNING: [Synth 8-3331] design summation has unconnected port image_valid[4]
WARNING: [Synth 8-3331] design summation has unconnected port image_valid[3]
WARNING: [Synth 8-3331] design summation has unconnected port image_valid[2]
WARNING: [Synth 8-3331] design summation has unconnected port image_valid[1]
WARNING: [Synth 8-3331] design deal_PostImage has unconnected port kernel_valid
WARNING: [Synth 8-3331] design sumorder_control has unconnected port intial_addend_valid[8]
WARNING: [Synth 8-3331] design sumorder_control has unconnected port intial_addend_valid[7]
WARNING: [Synth 8-3331] design sumorder_control has unconnected port intial_addend_valid[6]
WARNING: [Synth 8-3331] design sumorder_control has unconnected port intial_addend_valid[5]
WARNING: [Synth 8-3331] design sumorder_control has unconnected port intial_addend_valid[4]
WARNING: [Synth 8-3331] design sumorder_control has unconnected port intial_addend_valid[3]
WARNING: [Synth 8-3331] design sumorder_control has unconnected port intial_addend_valid[2]
WARNING: [Synth 8-3331] design sumorder_control has unconnected port intial_addend_valid[1]
WARNING: [Synth 8-3331] design sumorder_control has unconnected port lastround_sumresult_valid[3]
WARNING: [Synth 8-3331] design sumorder_control has unconnected port lastround_sumresult_valid[2]
WARNING: [Synth 8-3331] design sumorder_control has unconnected port lastround_sumresult_valid[1]
WARNING: [Synth 8-3331] design conv has unconnected port infor_update
WARNING: [Synth 8-3331] design conv has unconnected port channel_choose
WARNING: [Synth 8-3331] design conv has unconnected port image_size[7]
WARNING: [Synth 8-3331] design conv has unconnected port image_size[6]
WARNING: [Synth 8-3331] design conv has unconnected port image_size[5]
WARNING: [Synth 8-3331] design conv has unconnected port image_size[4]
WARNING: [Synth 8-3331] design conv has unconnected port image_size[3]
WARNING: [Synth 8-3331] design conv has unconnected port image_size[2]
WARNING: [Synth 8-3331] design conv has unconnected port image_size[1]
WARNING: [Synth 8-3331] design conv has unconnected port image_size[0]
WARNING: [Synth 8-3331] design shift_control has unconnected port kernel_step[2]
WARNING: [Synth 8-3331] design shift_control has unconnected port kernel_step[1]
WARNING: [Synth 8-3331] design shift_control has unconnected port kernel_step[0]
WARNING: [Synth 8-3331] design shift_window has unconnected port infor_update
WARNING: [Synth 8-3331] design shift_window has unconnected port channel_choose
WARNING: [Synth 8-3331] design shift_window has unconnected port kernel_valid
WARNING: [Synth 8-3331] design shift_window has unconnected port image_ready
WARNING: [Synth 8-3331] design stayInstep has unconnected port rst_n
WARNING: [Synth 8-3331] design cal_channel_choose has unconnected port infor_update
WARNING: [Synth 8-3331] design image_shift_rc_noaddzero_cnt has unconnected port size[3]
WARNING: [Synth 8-3331] design image_shift_rc_noaddzero_cnt has unconnected port size[2]
WARNING: [Synth 8-3331] design image_shift_rc_noaddzero_cnt has unconnected port size[1]
WARNING: [Synth 8-3331] design image_shift_rc_noaddzero_cnt has unconnected port size[0]
WARNING: [Synth 8-3331] design load_image has unconnected port maxpooling_finish
WARNING: [Synth 8-3331] design load_image has unconnected port image_return_axi
WARNING: [Synth 8-3331] design load_image has unconnected port infor_update
WARNING: [Synth 8-3331] design load_image has unconnected port image_next_read_en
WARNING: [Synth 8-3331] design load_head has unconnected port load_head_rd_q[63]
WARNING: [Synth 8-3331] design load_head has unconnected port load_head_rd_q[62]
WARNING: [Synth 8-3331] design load_head has unconnected port load_head_rd_q[61]
WARNING: [Synth 8-3331] design load_head has unconnected port load_head_rd_q[60]
WARNING: [Synth 8-3331] design load_head has unconnected port load_head_rd_q[59]
WARNING: [Synth 8-3331] design load_head has unconnected port load_head_rd_q[58]
WARNING: [Synth 8-3331] design load_head has unconnected port load_head_rd_q[57]
WARNING: [Synth 8-3331] design load_head has unconnected port load_head_rd_q[56]
WARNING: [Synth 8-3331] design load_head has unconnected port load_head_rd_q[55]
WARNING: [Synth 8-3331] design load_head has unconnected port load_head_rd_q[54]
WARNING: [Synth 8-3331] design load_head has unconnected port load_head_rd_q[53]
WARNING: [Synth 8-3331] design load_head has unconnected port load_head_rd_q[52]
WARNING: [Synth 8-3331] design load_head has unconnected port load_head_rd_q[51]
WARNING: [Synth 8-3331] design load_head has unconnected port load_head_rd_q[50]
WARNING: [Synth 8-3331] design load_head has unconnected port load_head_rd_q[49]
WARNING: [Synth 8-3331] design load_head has unconnected port load_head_rd_q[48]
WARNING: [Synth 8-3331] design load_head has unconnected port load_head_rd_q[35]
WARNING: [Synth 8-3331] design image_write_buffer_control has unconnected port debug_clk
WARNING: [Synth 8-3331] design image_write_buffer_control has unconnected port filter_num[7]
WARNING: [Synth 8-3331] design image_write_buffer_control has unconnected port filter_num[6]
WARNING: [Synth 8-3331] design image_write_buffer_control has unconnected port filter_num[5]
WARNING: [Synth 8-3331] design image_write_buffer_control has unconnected port filter_num[4]
WARNING: [Synth 8-3331] design counter_addr has unconnected port rst_n
WARNING: [Synth 8-3331] design image_read_buffer_control has unconnected port kernel_rd_num[4]
WARNING: [Synth 8-3331] design wfifo_location_cal has unconnected port cnti_threshold[7]
WARNING: [Synth 8-3331] design wfifo_location_cal has unconnected port cnti_threshold[6]
WARNING: [Synth 8-3331] design wfifo_location_cal has unconnected port cnti_threshold[5]
WARNING: [Synth 8-3331] design wfifo_location_cal has unconnected port cnti_threshold[4]
WARNING: [Synth 8-3331] design wfifo_location_cal has unconnected port cntj_threshold[4]
WARNING: [Synth 8-3331] design head_bufer_control has unconnected port rst_n
WARNING: [Synth 8-3331] design mux_head_image_kernel has unconnected port information_operation[0]
WARNING: [Synth 8-3331] design iterate_head has unconnected port rst_n
WARNING: [Synth 8-3331] design information_read_write has unconnected port kernel_rd_need
WARNING: [Synth 8-3331] design axi_read_write_master has unconnected port debug_clk
WARNING: [Synth 8-3331] design axi_read_write_master has unconnected port bid[5]
WARNING: [Synth 8-3331] design axi_read_write_master has unconnected port bid[4]
WARNING: [Synth 8-3331] design axi_read_write_master has unconnected port bid[3]
WARNING: [Synth 8-3331] design axi_read_write_master has unconnected port bid[2]
WARNING: [Synth 8-3331] design axi_read_write_master has unconnected port bid[1]
WARNING: [Synth 8-3331] design axi_read_write_master has unconnected port bid[0]
WARNING: [Synth 8-3331] design axi_read_write_master has unconnected port rid[5]
WARNING: [Synth 8-3331] design axi_read_write_master has unconnected port rid[4]
WARNING: [Synth 8-3331] design axi_read_write_master has unconnected port rid[3]
WARNING: [Synth 8-3331] design axi_read_write_master has unconnected port rid[2]
WARNING: [Synth 8-3331] design axi_read_write_master has unconnected port rid[1]
WARNING: [Synth 8-3331] design axi_read_write_master has unconnected port rid[0]
WARNING: [Synth 8-3331] design pl_top has unconnected port soft_rst_n
WARNING: [Synth 8-3331] design pl_top has unconnected port locked_out
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 887.906 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin reset_m1:clk to constant 0 [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/pl_top.v:239]
WARNING: [Synth 8-3295] tying undriven pin axi_interface_control_m1:clk to constant 0 [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/pl_top.v:263]
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1:clk to constant 0 [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/pl_top.v:356]
WARNING: [Synth 8-3295] tying undriven pin load_data_m1:axi_clk to constant 0 [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/pl_top.v:433]
WARNING: [Synth 8-3295] tying undriven pin interrupt_m1:axi_clk to constant 0 [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/pl_top.v:562]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 887.906 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 887.906 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/combine2data_fifo/combine2data_fifo/combine2data_fifo_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/combine2data_fifo_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/combine2data_fifo/combine2data_fifo/combine2data_fifo_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/combine2data_fifo_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/combine2data_fifo/combine2data_fifo/combine2data_fifo_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/combine2data_fifo_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/combine2data_fifo/combine2data_fifo/combine2data_fifo_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/combine2data_fifo_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/combine2data_fifo/combine2data_fifo/combine2data_fifo_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/combine2data_fifo_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/combine2data_fifo/combine2data_fifo/combine2data_fifo_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/combine2data_fifo_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/combine2data_fifo/combine2data_fifo/combine2data_fifo_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/combine2data_fifo_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/combine2data_fifo/combine2data_fifo/combine2data_fifo_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/combine2data_fifo_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/combine2data_fifo/combine2data_fifo/combine2data_fifo_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/combine2data_fifo_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/combine2data_fifo/combine2data_fifo/combine2data_fifo_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/combine2data_fifo_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/combine2data_fifo/combine2data_fifo/combine2data_fifo_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/combine2data_fifo_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/combine2data_fifo/combine2data_fifo/combine2data_fifo_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/combine2data_fifo_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/combine2data_fifo/combine2data_fifo/combine2data_fifo_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/combine2data_fifo_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/combine2data_fifo/combine2data_fifo/combine2data_fifo_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/combine2data_fifo_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/combine2data_fifo/combine2data_fifo/combine2data_fifo_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/combine2data_fifo_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/combine2data_fifo/combine2data_fifo/combine2data_fifo_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/combine2data_fifo_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/fifo_shift_window/fifo_shift_window/fifo_shift_window_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/fifo_shift_window/fifo_shift_window/fifo_shift_window_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/fifo_shift_window/fifo_shift_window/fifo_shift_window_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/fifo_shift_window/fifo_shift_window/fifo_shift_window_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/fifo_shift_window/fifo_shift_window/fifo_shift_window_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/fifo_shift_window/fifo_shift_window/fifo_shift_window_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/fifo_shift_window/fifo_shift_window/fifo_shift_window_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/fifo_shift_window/fifo_shift_window/fifo_shift_window_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/fifo_shift_window/fifo_shift_window/fifo_shift_window_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/fifo_shift_window/fifo_shift_window/fifo_shift_window_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/fifo_shift_window/fifo_shift_window/fifo_shift_window_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/fifo_shift_window/fifo_shift_window/fifo_shift_window_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/fifo_shift_window/fifo_shift_window/fifo_shift_window_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/fifo_shift_window/fifo_shift_window/fifo_shift_window_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/fifo_shift_window/fifo_shift_window/fifo_shift_window_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/fifo_shift_window/fifo_shift_window/fifo_shift_window_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/float_add_IP_mC'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/float_add_IP_mC'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[0].float_add_IP_mA'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[0].float_add_IP_mA'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[1].float_add_IP_mA'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[1].float_add_IP_mA'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[2].float_add_IP_mA'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[2].float_add_IP_mA'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[3].float_add_IP_mA'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[3].float_add_IP_mA'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop2[0].float_add_IP_mB'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop2[0].float_add_IP_mB'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop2[1].float_add_IP_mB'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop2[1].float_add_IP_mB'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/update_ram_summation_loop[0].float_add_IP_update_ram'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/update_ram_summation_loop[0].float_add_IP_update_ram'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/update_ram_summation_loop[1].float_add_IP_update_ram'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/update_ram_summation_loop[1].float_add_IP_update_ram'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/update_ram_summation_loop[2].float_add_IP_update_ram'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/update_ram_summation_loop[2].float_add_IP_update_ram'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/update_ram_summation_loop[3].float_add_IP_update_ram'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/update_ram_summation_loop[3].float_add_IP_update_ram'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/update_ram_summation_loop[4].float_add_IP_update_ram'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/update_ram_summation_loop[4].float_add_IP_update_ram'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/update_ram_summation_loop[5].float_add_IP_update_ram'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/update_ram_summation_loop[5].float_add_IP_update_ram'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/update_ram_summation_loop[6].float_add_IP_update_ram'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/update_ram_summation_loop[6].float_add_IP_update_ram'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/update_ram_summation_loop[7].float_add_IP_update_ram'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/summation_m1/update_ram_summation_loop[7].float_add_IP_update_ram'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[0].batch_norm_m/rollingmean'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[0].batch_norm_m/rollingmean'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[0].batch_norm_m/biasadder'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[0].batch_norm_m/biasadder'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[1].batch_norm_m/rollingmean'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[1].batch_norm_m/rollingmean'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[1].batch_norm_m/biasadder'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[1].batch_norm_m/biasadder'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[2].batch_norm_m/rollingmean'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[2].batch_norm_m/rollingmean'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[2].batch_norm_m/biasadder'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[2].batch_norm_m/biasadder'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[3].batch_norm_m/rollingmean'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[3].batch_norm_m/rollingmean'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[3].batch_norm_m/biasadder'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[3].batch_norm_m/biasadder'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[4].batch_norm_m/rollingmean'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[4].batch_norm_m/rollingmean'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[4].batch_norm_m/biasadder'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[4].batch_norm_m/biasadder'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[5].batch_norm_m/rollingmean'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[5].batch_norm_m/rollingmean'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[6].batch_norm_m/rollingmean'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[6].batch_norm_m/rollingmean'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[6].batch_norm_m/biasadder'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[6].batch_norm_m/biasadder'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[7].batch_norm_m/rollingmean'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[7].batch_norm_m/rollingmean'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[7].batch_norm_m/biasadder'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency/float_add_IP_use_DSP_multilatency_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[7].batch_norm_m/biasadder'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[0].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[0].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[1].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[1].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[2].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[2].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[3].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[3].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[4].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[4].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[5].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[5].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[6].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[6].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[7].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[7].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[8].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[8].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[0].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[0].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[1].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[1].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[2].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[2].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[3].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[3].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[4].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[4].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[5].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[5].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[6].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[6].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[7].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[7].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[8].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[8].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[0].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[0].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[1].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[1].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[2].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[2].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[3].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[3].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[4].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[4].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[5].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[5].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[6].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[6].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[7].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[7].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[8].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[8].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[0].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[0].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[1].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[1].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[2].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[2].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[3].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[3].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[4].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[4].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[5].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[5].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[6].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[6].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[7].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[7].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[8].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[8].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[0].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[0].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[1].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[1].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[2].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[2].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[3].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[3].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[4].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[4].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[5].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[5].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[6].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[6].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[7].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[7].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[8].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[8].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[0].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[0].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[1].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[1].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[2].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[2].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[3].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[3].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[4].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[4].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[5].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[5].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[6].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[6].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[7].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[7].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[8].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[8].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[0].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[0].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[1].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[1].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[2].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[2].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[3].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[3].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[4].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[4].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[5].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[5].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[6].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[6].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[7].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[7].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[8].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[8].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[0].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[0].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[1].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[1].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[2].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[2].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[3].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[3].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[4].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[4].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[5].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[5].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[6].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[6].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[7].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[7].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[8].float_multiply_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'cal_image_m1/shift_window_loop[7].conv_m/multiply_loop[8].float_multiply_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[0].batch_norm_m/multiply'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[0].batch_norm_m/multiply'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[0].activation_m/leaky_activation_m/float_multiply_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[0].activation_m/leaky_activation_m/float_multiply_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[1].batch_norm_m/multiply'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[1].batch_norm_m/multiply'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[1].activation_m/leaky_activation_m/float_multiply_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[1].activation_m/leaky_activation_m/float_multiply_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[2].batch_norm_m/multiply'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[2].batch_norm_m/multiply'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[2].activation_m/leaky_activation_m/float_multiply_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[2].activation_m/leaky_activation_m/float_multiply_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[3].batch_norm_m/multiply'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[3].batch_norm_m/multiply'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[3].activation_m/leaky_activation_m/float_multiply_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[3].activation_m/leaky_activation_m/float_multiply_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[4].batch_norm_m/multiply'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[4].batch_norm_m/multiply'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[4].activation_m/leaky_activation_m/float_multiply_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[4].activation_m/leaky_activation_m/float_multiply_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[5].batch_norm_m/multiply'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[5].batch_norm_m/multiply'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[5].activation_m/leaky_activation_m/float_multiply_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[5].activation_m/leaky_activation_m/float_multiply_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[6].batch_norm_m/multiply'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[6].batch_norm_m/multiply'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[6].activation_m/leaky_activation_m/float_multiply_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[6].activation_m/leaky_activation_m/float_multiply_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[7].batch_norm_m/multiply'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[7].batch_norm_m/multiply'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[7].activation_m/leaky_activation_m/float_multiply_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'deal_PostImage_m1/norm_and_activation[7].activation_m/leaky_activation_m/float_multiply_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/floating_point_compare_1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/floating_point_compare_1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/floating_point_compare_2'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/floating_point_compare_2'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/floating_point_compare_3'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/floating_point_compare_3'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/floating_point_compare_1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/floating_point_compare_1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/floating_point_compare_2'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/floating_point_compare_2'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/floating_point_compare_3'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/floating_point_compare_3'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/floating_point_compare_1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/floating_point_compare_1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/floating_point_compare_2'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/floating_point_compare_2'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/floating_point_compare_3'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/floating_point_compare_3'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/floating_point_compare_1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/floating_point_compare_1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/floating_point_compare_2'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/floating_point_compare_2'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/floating_point_compare_3'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/floating_point_compare_3'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/floating_point_compare_1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/floating_point_compare_1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/floating_point_compare_2'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/floating_point_compare_2'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/floating_point_compare_3'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/floating_point_compare_3'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/floating_point_compare_1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/floating_point_compare_1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/floating_point_compare_2'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/floating_point_compare_2'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/floating_point_compare_3'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/floating_point_compare_3'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/floating_point_compare_1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/floating_point_compare_1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/floating_point_compare_2'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/floating_point_compare_2'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/floating_point_compare_3'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/floating_point_compare_3'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/floating_point_compare_1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/floating_point_compare_1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/floating_point_compare_2'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/floating_point_compare_2'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/floating_point_compare_3'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/floating_point_compare/floating_point_compare/floating_point_compare_in_context.xdc] for cell 'deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/floating_point_compare_3'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/head_fifo/head_fifo/head_fifo_in_context.xdc] for cell 'buffer_control_m1/head_bufer_control_m1/head_fifo_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/head_fifo/head_fifo/head_fifo_in_context.xdc] for cell 'buffer_control_m1/head_bufer_control_m1/head_fifo_m1'
Parsing XDC File [d:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/ip/head_for_interate_dram/head_for_interate_dram/head_for_interate_dram_in_context.xdc] for cell 'axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1'
Finished Parsing XDC File [d:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/ip/head_for_interate_dram/head_for_interate_dram/head_for_interate_dram_in_context.xdc] for cell 'axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_prerd_toaxi_fifo/image_prerd_toaxi_fifo/image_prerd_toaxi_fifo_in_context.xdc] for cell 'buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_prerd_toaxi_fifo/image_prerd_toaxi_fifo/image_prerd_toaxi_fifo_in_context.xdc] for cell 'buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_ram/image_ram/image_ram_in_context.xdc] for cell 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_ram/image_ram/image_ram_in_context.xdc] for cell 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_ram/image_ram/image_ram_in_context.xdc] for cell 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[1].image_ram_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_ram/image_ram/image_ram_in_context.xdc] for cell 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[1].image_ram_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_ram/image_ram/image_ram_in_context.xdc] for cell 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[2].image_ram_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_ram/image_ram/image_ram_in_context.xdc] for cell 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[2].image_ram_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_ram/image_ram/image_ram_in_context.xdc] for cell 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[3].image_ram_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_ram/image_ram/image_ram_in_context.xdc] for cell 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[3].image_ram_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_ram/image_ram/image_ram_in_context.xdc] for cell 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[4].image_ram_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_ram/image_ram/image_ram_in_context.xdc] for cell 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[4].image_ram_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_ram/image_ram/image_ram_in_context.xdc] for cell 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[5].image_ram_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_ram/image_ram/image_ram_in_context.xdc] for cell 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[5].image_ram_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_ram/image_ram/image_ram_in_context.xdc] for cell 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[6].image_ram_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_ram/image_ram/image_ram_in_context.xdc] for cell 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[6].image_ram_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_ram/image_ram/image_ram_in_context.xdc] for cell 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[7].image_ram_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_ram/image_ram/image_ram_in_context.xdc] for cell 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[7].image_ram_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_ram_rd_addr_add/image_ram_rd_addr_add/image_ram_rd_addr_add_in_context.xdc] for cell 'buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_addr_add_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/image_ram_rd_addr_add/image_ram_rd_addr_add/image_ram_rd_addr_add_in_context.xdc] for cell 'buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_addr_add_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/kernel_fifo/kernel_fifo/kernel_fifo_in_context.xdc] for cell 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/kernel_fifo/kernel_fifo/kernel_fifo_in_context.xdc] for cell 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/kernel_fifo/kernel_fifo/kernel_fifo_in_context.xdc] for cell 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/kernel_fifo/kernel_fifo/kernel_fifo_in_context.xdc] for cell 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/kernel_fifo/kernel_fifo/kernel_fifo_in_context.xdc] for cell 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/kernel_fifo/kernel_fifo/kernel_fifo_in_context.xdc] for cell 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/kernel_fifo/kernel_fifo/kernel_fifo_in_context.xdc] for cell 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/kernel_fifo/kernel_fifo/kernel_fifo_in_context.xdc] for cell 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/kernel_fifo/kernel_fifo/kernel_fifo_in_context.xdc] for cell 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/kernel_fifo/kernel_fifo/kernel_fifo_in_context.xdc] for cell 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/kernel_fifo/kernel_fifo/kernel_fifo_in_context.xdc] for cell 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/kernel_fifo/kernel_fifo/kernel_fifo_in_context.xdc] for cell 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/kernel_fifo/kernel_fifo/kernel_fifo_in_context.xdc] for cell 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/kernel_fifo/kernel_fifo/kernel_fifo_in_context.xdc] for cell 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/kernel_fifo/kernel_fifo/kernel_fifo_in_context.xdc] for cell 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/kernel_fifo/kernel_fifo/kernel_fifo_in_context.xdc] for cell 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/PLL/PLL/PLL_in_context.xdc] for cell 'PLL_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/PLL/PLL/PLL_in_context.xdc] for cell 'PLL_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/post_image_ram/post_image_ram/post_image_ram_in_context.xdc] for cell 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[0].post_image_ram_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/post_image_ram/post_image_ram/post_image_ram_in_context.xdc] for cell 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[0].post_image_ram_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/post_image_ram/post_image_ram/post_image_ram_in_context.xdc] for cell 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[1].post_image_ram_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/post_image_ram/post_image_ram/post_image_ram_in_context.xdc] for cell 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[1].post_image_ram_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/post_image_ram/post_image_ram/post_image_ram_in_context.xdc] for cell 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[2].post_image_ram_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/post_image_ram/post_image_ram/post_image_ram_in_context.xdc] for cell 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[2].post_image_ram_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/post_image_ram/post_image_ram/post_image_ram_in_context.xdc] for cell 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[3].post_image_ram_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/post_image_ram/post_image_ram/post_image_ram_in_context.xdc] for cell 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[3].post_image_ram_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/post_image_ram/post_image_ram/post_image_ram_in_context.xdc] for cell 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[4].post_image_ram_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/post_image_ram/post_image_ram/post_image_ram_in_context.xdc] for cell 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[4].post_image_ram_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/post_image_ram/post_image_ram/post_image_ram_in_context.xdc] for cell 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[5].post_image_ram_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/post_image_ram/post_image_ram/post_image_ram_in_context.xdc] for cell 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[5].post_image_ram_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/post_image_ram/post_image_ram/post_image_ram_in_context.xdc] for cell 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[6].post_image_ram_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/post_image_ram/post_image_ram/post_image_ram_in_context.xdc] for cell 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[6].post_image_ram_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/post_image_ram/post_image_ram/post_image_ram_in_context.xdc] for cell 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[7].post_image_ram_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/post_image_ram/post_image_ram/post_image_ram_in_context.xdc] for cell 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[7].post_image_ram_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/stayInstep_fifo/stayInstep_fifo/stayInstep_fifo_in_context.xdc] for cell 'cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/stayInstep_fifo/stayInstep_fifo/stayInstep_fifo_in_context.xdc] for cell 'cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/stayInstep_fifo/stayInstep_fifo/stayInstep_fifo_in_context.xdc] for cell 'cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/stayInstep_fifo/stayInstep_fifo/stayInstep_fifo_in_context.xdc] for cell 'cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/stayInstep_fifo/stayInstep_fifo/stayInstep_fifo_in_context.xdc] for cell 'cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/stayInstep_fifo/stayInstep_fifo/stayInstep_fifo_in_context.xdc] for cell 'cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/stayInstep_fifo/stayInstep_fifo/stayInstep_fifo_in_context.xdc] for cell 'cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/stayInstep_fifo/stayInstep_fifo/stayInstep_fifo_in_context.xdc] for cell 'cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/stayInstep_fifo/stayInstep_fifo/stayInstep_fifo_in_context.xdc] for cell 'cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/stayInstep_fifo/stayInstep_fifo/stayInstep_fifo_in_context.xdc] for cell 'cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/stayInstep_fifo/stayInstep_fifo/stayInstep_fifo_in_context.xdc] for cell 'cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/stayInstep_fifo/stayInstep_fifo/stayInstep_fifo_in_context.xdc] for cell 'cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/stayInstep_fifo/stayInstep_fifo/stayInstep_fifo_in_context.xdc] for cell 'cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/stayInstep_fifo/stayInstep_fifo/stayInstep_fifo_in_context.xdc] for cell 'cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/stayInstep_fifo/stayInstep_fifo/stayInstep_fifo_in_context.xdc] for cell 'cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/stayInstep_fifo/stayInstep_fifo/stayInstep_fifo_in_context.xdc] for cell 'cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/sub_unit/sub_unit/sub_unit_in_context.xdc] for cell 'axi_interface_control_m1/information_read_write_m1/sub_com_m1/sub_unit_m1'
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/sub_unit/sub_unit/sub_unit_in_context.xdc] for cell 'axi_interface_control_m1/information_read_write_m1/sub_com_m1/sub_unit_m1'
Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [D:/postureRec/posture_recognition/posture_recognition.srcs/constrs_1/new/pin.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.827 . Memory (MB): peak = 1650.793 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'buffer_control_m1/head_bufer_control_m1/head_fifo_m1' at clock pin 'rd_clk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1' at clock pin 'clkb' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[1].image_ram_m1' at clock pin 'clkb' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[2].image_ram_m1' at clock pin 'clkb' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[3].image_ram_m1' at clock pin 'clkb' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[4].image_ram_m1' at clock pin 'clkb' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[5].image_ram_m1' at clock pin 'clkb' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[6].image_ram_m1' at clock pin 'clkb' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[7].image_ram_m1' at clock pin 'clkb' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_addr_add_m1' at clock pin 'CLK' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m' at clock pin 'wr_clk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[0].post_image_ram_m1' at clock pin 'clka' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[1].post_image_ram_m1' at clock pin 'clka' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[2].post_image_ram_m1' at clock pin 'clka' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[3].post_image_ram_m1' at clock pin 'clka' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[4].post_image_ram_m1' at clock pin 'clka' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[5].post_image_ram_m1' at clock pin 'clka' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[6].post_image_ram_m1' at clock pin 'clka' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[7].post_image_ram_m1' at clock pin 'clka' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m' at clock pin 'rd_clk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m' at clock pin 'rd_clk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m' at clock pin 'rd_clk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m' at clock pin 'rd_clk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m' at clock pin 'rd_clk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m' at clock pin 'rd_clk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m' at clock pin 'rd_clk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m' at clock pin 'rd_clk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[0].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[1].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[2].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[3].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[4].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[5].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[6].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[7].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[0].conv_m/multiply_loop[8].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m' at clock pin 'rd_clk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[0].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[1].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[2].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[3].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[4].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[5].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[6].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[7].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[1].conv_m/multiply_loop[8].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m' at clock pin 'rd_clk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[0].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[1].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[2].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[3].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[4].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[5].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[6].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[7].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[2].conv_m/multiply_loop[8].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m' at clock pin 'rd_clk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[0].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[1].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[2].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[3].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[4].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[5].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[6].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[7].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[8].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[3].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m' at clock pin 'rd_clk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[0].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[1].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[2].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[3].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[4].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[5].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[6].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[7].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[4].conv_m/multiply_loop[8].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m' at clock pin 'rd_clk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[0].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[1].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cal_image_m1/shift_window_loop[5].conv_m/multiply_loop[2].float_multiply_m1' at clock pin 'aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
INFO: [Common 17-14] Message 'Timing 38-316' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1650.793 ; gain = 762.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1650.793 ; gain = 762.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for axi_clk_n. (constraint file  D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/PLL/PLL/PLL_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for axi_clk_n. (constraint file  D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/PLL/PLL/PLL_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for axi_clk_p. (constraint file  D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/PLL/PLL/PLL_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for axi_clk_p. (constraint file  D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/.Xil/Vivado-7324-LAPTOP-Q3VALK43/PLL/PLL/PLL_in_context.xdc, line 8).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[0].max_pooling_m /combine2data_fifo_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[1].max_pooling_m /combine2data_fifo_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[2].max_pooling_m /combine2data_fifo_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[3].max_pooling_m /combine2data_fifo_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[4].max_pooling_m /combine2data_fifo_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[5].max_pooling_m /combine2data_fifo_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[6].max_pooling_m /combine2data_fifo_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[7].max_pooling_m /combine2data_fifo_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[0].shift_window_m /fifo_shift_window_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[1].shift_window_m /fifo_shift_window_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[2].shift_window_m /fifo_shift_window_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[3].shift_window_m /fifo_shift_window_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[4].shift_window_m /fifo_shift_window_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[5].shift_window_m /fifo_shift_window_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[6].shift_window_m /fifo_shift_window_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[7].shift_window_m /fifo_shift_window_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/\add_loop1[0].float_add_IP_mA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/\add_loop1[1].float_add_IP_mA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/\add_loop1[2].float_add_IP_mA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/\add_loop1[3].float_add_IP_mA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/\add_loop2[0].float_add_IP_mB . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/\add_loop2[1].float_add_IP_mB . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[0].batch_norm_m /biasadder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[1].batch_norm_m /biasadder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[2].batch_norm_m /biasadder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[3].batch_norm_m /biasadder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[4].batch_norm_m /biasadder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[5].batch_norm_m /biasadder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[6].batch_norm_m /biasadder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[7].batch_norm_m /biasadder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/float_add_IP_mC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[0].conv_m /result_adder/\float_add_ip_loop1[0].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[1].conv_m /result_adder/\float_add_ip_loop1[0].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[2].conv_m /result_adder/\float_add_ip_loop1[0].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[3].conv_m /result_adder/\float_add_ip_loop1[0].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[4].conv_m /result_adder/\float_add_ip_loop1[0].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[5].conv_m /result_adder/\float_add_ip_loop1[0].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[6].conv_m /result_adder/\float_add_ip_loop1[0].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[7].conv_m /result_adder/\float_add_ip_loop1[0].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[0].conv_m /result_adder/\float_add_ip_loop1[1].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[1].conv_m /result_adder/\float_add_ip_loop1[1].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[2].conv_m /result_adder/\float_add_ip_loop1[1].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[3].conv_m /result_adder/\float_add_ip_loop1[1].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[4].conv_m /result_adder/\float_add_ip_loop1[1].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[5].conv_m /result_adder/\float_add_ip_loop1[1].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[6].conv_m /result_adder/\float_add_ip_loop1[1].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[7].conv_m /result_adder/\float_add_ip_loop1[1].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[0].conv_m /result_adder/\float_add_ip_loop1[2].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[1].conv_m /result_adder/\float_add_ip_loop1[2].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[2].conv_m /result_adder/\float_add_ip_loop1[2].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[3].conv_m /result_adder/\float_add_ip_loop1[2].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[4].conv_m /result_adder/\float_add_ip_loop1[2].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[5].conv_m /result_adder/\float_add_ip_loop1[2].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[6].conv_m /result_adder/\float_add_ip_loop1[2].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[7].conv_m /result_adder/\float_add_ip_loop1[2].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[0].conv_m /result_adder/\float_add_ip_loop1[3].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[1].conv_m /result_adder/\float_add_ip_loop1[3].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[2].conv_m /result_adder/\float_add_ip_loop1[3].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[3].conv_m /result_adder/\float_add_ip_loop1[3].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[4].conv_m /result_adder/\float_add_ip_loop1[3].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[5].conv_m /result_adder/\float_add_ip_loop1[3].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[6].conv_m /result_adder/\float_add_ip_loop1[3].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[7].conv_m /result_adder/\float_add_ip_loop1[3].float_add_IP_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[0].batch_norm_m /rollingmean. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[1].batch_norm_m /rollingmean. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[2].batch_norm_m /rollingmean. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[3].batch_norm_m /rollingmean. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[4].batch_norm_m /rollingmean. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[5].batch_norm_m /rollingmean. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[6].batch_norm_m /rollingmean. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[7].batch_norm_m /rollingmean. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/summation_m1/\update_ram_summation_loop[0].float_add_IP_update_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/summation_m1/\update_ram_summation_loop[1].float_add_IP_update_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/summation_m1/\update_ram_summation_loop[2].float_add_IP_update_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/summation_m1/\update_ram_summation_loop[3].float_add_IP_update_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/summation_m1/\update_ram_summation_loop[4].float_add_IP_update_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/summation_m1/\update_ram_summation_loop[5].float_add_IP_update_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/summation_m1/\update_ram_summation_loop[6].float_add_IP_update_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/summation_m1/\update_ram_summation_loop[7].float_add_IP_update_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[0].activation_m /leaky_activation_m/float_multiply_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[1].activation_m /leaky_activation_m/float_multiply_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[2].activation_m /leaky_activation_m/float_multiply_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[3].activation_m /leaky_activation_m/float_multiply_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[4].activation_m /leaky_activation_m/float_multiply_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[5].activation_m /leaky_activation_m/float_multiply_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[6].activation_m /leaky_activation_m/float_multiply_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[7].activation_m /leaky_activation_m/float_multiply_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[0].batch_norm_m /multiply. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[1].batch_norm_m /multiply. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[2].batch_norm_m /multiply. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[3].batch_norm_m /multiply. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[4].batch_norm_m /multiply. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[5].batch_norm_m /multiply. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[6].batch_norm_m /multiply. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\norm_and_activation[7].batch_norm_m /multiply. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[0].conv_m /\multiply_loop[0].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[1].conv_m /\multiply_loop[0].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[2].conv_m /\multiply_loop[0].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[3].conv_m /\multiply_loop[0].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[4].conv_m /\multiply_loop[0].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[5].conv_m /\multiply_loop[0].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[6].conv_m /\multiply_loop[0].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[7].conv_m /\multiply_loop[0].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[0].conv_m /\multiply_loop[1].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[1].conv_m /\multiply_loop[1].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[2].conv_m /\multiply_loop[1].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[3].conv_m /\multiply_loop[1].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[4].conv_m /\multiply_loop[1].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[5].conv_m /\multiply_loop[1].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[6].conv_m /\multiply_loop[1].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[7].conv_m /\multiply_loop[1].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[0].conv_m /\multiply_loop[2].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[1].conv_m /\multiply_loop[2].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[2].conv_m /\multiply_loop[2].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[3].conv_m /\multiply_loop[2].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[4].conv_m /\multiply_loop[2].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[5].conv_m /\multiply_loop[2].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[6].conv_m /\multiply_loop[2].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[7].conv_m /\multiply_loop[2].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[0].conv_m /\multiply_loop[3].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[1].conv_m /\multiply_loop[3].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[2].conv_m /\multiply_loop[3].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[3].conv_m /\multiply_loop[3].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[4].conv_m /\multiply_loop[3].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[5].conv_m /\multiply_loop[3].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[6].conv_m /\multiply_loop[3].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[7].conv_m /\multiply_loop[3].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[0].conv_m /\multiply_loop[4].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[1].conv_m /\multiply_loop[4].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[2].conv_m /\multiply_loop[4].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[3].conv_m /\multiply_loop[4].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[4].conv_m /\multiply_loop[4].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[5].conv_m /\multiply_loop[4].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[6].conv_m /\multiply_loop[4].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[7].conv_m /\multiply_loop[4].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[0].conv_m /\multiply_loop[5].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[1].conv_m /\multiply_loop[5].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[2].conv_m /\multiply_loop[5].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[3].conv_m /\multiply_loop[5].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[4].conv_m /\multiply_loop[5].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[5].conv_m /\multiply_loop[5].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[6].conv_m /\multiply_loop[5].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[7].conv_m /\multiply_loop[5].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[0].conv_m /\multiply_loop[6].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[1].conv_m /\multiply_loop[6].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[2].conv_m /\multiply_loop[6].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[3].conv_m /\multiply_loop[6].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[4].conv_m /\multiply_loop[6].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[5].conv_m /\multiply_loop[6].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[6].conv_m /\multiply_loop[6].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[7].conv_m /\multiply_loop[6].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[0].conv_m /\multiply_loop[7].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[1].conv_m /\multiply_loop[7].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[2].conv_m /\multiply_loop[7].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[3].conv_m /\multiply_loop[7].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[4].conv_m /\multiply_loop[7].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[5].conv_m /\multiply_loop[7].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[6].conv_m /\multiply_loop[7].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[7].conv_m /\multiply_loop[7].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[0].conv_m /\multiply_loop[8].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[1].conv_m /\multiply_loop[8].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[2].conv_m /\multiply_loop[8].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[3].conv_m /\multiply_loop[8].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[4].conv_m /\multiply_loop[8].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[5].conv_m /\multiply_loop[8].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[6].conv_m /\multiply_loop[8].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/\shift_window_loop[7].conv_m /\multiply_loop[8].float_multiply_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[0].max_pooling_m /floating_point_compare_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[1].max_pooling_m /floating_point_compare_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[2].max_pooling_m /floating_point_compare_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[3].max_pooling_m /floating_point_compare_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[4].max_pooling_m /floating_point_compare_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[5].max_pooling_m /floating_point_compare_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[6].max_pooling_m /floating_point_compare_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[7].max_pooling_m /floating_point_compare_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[0].max_pooling_m /floating_point_compare_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[1].max_pooling_m /floating_point_compare_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[2].max_pooling_m /floating_point_compare_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[3].max_pooling_m /floating_point_compare_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[4].max_pooling_m /floating_point_compare_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[5].max_pooling_m /floating_point_compare_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[6].max_pooling_m /floating_point_compare_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[7].max_pooling_m /floating_point_compare_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[0].max_pooling_m /floating_point_compare_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[1].max_pooling_m /floating_point_compare_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[2].max_pooling_m /floating_point_compare_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[3].max_pooling_m /floating_point_compare_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[4].max_pooling_m /floating_point_compare_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[5].max_pooling_m /floating_point_compare_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[6].max_pooling_m /floating_point_compare_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for deal_PostImage_m1/\max_pooling_loop[7].max_pooling_m /floating_point_compare_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/head_bufer_control_m1/head_fifo_m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/image_read_buffer_control_m1/\image_ram_loop[0].image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/image_read_buffer_control_m1/\image_ram_loop[1].image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/image_read_buffer_control_m1/\image_ram_loop[2].image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/image_read_buffer_control_m1/\image_ram_loop[3].image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/image_read_buffer_control_m1/\image_ram_loop[4].image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/image_read_buffer_control_m1/\image_ram_loop[5].image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/image_read_buffer_control_m1/\image_ram_loop[6].image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/image_read_buffer_control_m1/\image_ram_loop[7].image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_addr_add_m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[0].kernel_fifo1_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[1].kernel_fifo1_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[2].kernel_fifo1_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[3].kernel_fifo1_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[4].kernel_fifo1_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[5].kernel_fifo1_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[6].kernel_fifo1_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/kernel_buffer_control_m1/\kernel_fifo_loop[7].kernel_fifo1_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PLL_m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/image_write_buffer_control_m1/\post_image_ram_loop[0].post_image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/image_write_buffer_control_m1/\post_image_ram_loop[1].post_image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/image_write_buffer_control_m1/\post_image_ram_loop[2].post_image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/image_write_buffer_control_m1/\post_image_ram_loop[3].post_image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/image_write_buffer_control_m1/\post_image_ram_loop[4].post_image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/image_write_buffer_control_m1/\post_image_ram_loop[5].post_image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/image_write_buffer_control_m1/\post_image_ram_loop[6].post_image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for buffer_control_m1/image_write_buffer_control_m1/\post_image_ram_loop[7].post_image_ram_m1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/stayInstep_m/\fifo_gen[0].stayInstep_fifo_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/stayInstep_m/\fifo_gen[1].stayInstep_fifo_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/stayInstep_m/\fifo_gen[2].stayInstep_fifo_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/stayInstep_m/\fifo_gen[3].stayInstep_fifo_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/stayInstep_m/\fifo_gen[4].stayInstep_fifo_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/stayInstep_m/\fifo_gen[5].stayInstep_fifo_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/stayInstep_m/\fifo_gen[6].stayInstep_fifo_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cal_image_m1/stayInstep_m/\fifo_gen[7].stayInstep_fifo_m . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interface_control_m1/information_read_write_m1/sub_com_m1/sub_unit_m1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1650.793 ; gain = 762.887
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "soft_rstArray_n_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'axi_write_read_control_reg' in module 'axi_read_write_master'
INFO: [Synth 8-5546] ROM "awvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_write_read_write_duration" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_write_read_control" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "kernel_no_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'addrSplit_control_reg' in module 'AXI_4KBboundary'
INFO: [Synth 8-5544] ROM "addrSplit_control" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'inf_write_read_control_reg' in module 'information_read_write'
INFO: [Synth 8-5544] ROM "kernel_wr_size_4bytes" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "image_toaxi_num_r0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inf_write_read_control" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inf_write_read_control" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "inf_write_read_control" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "information_operation_temp0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "information_operation_temp_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "information_operation_temp_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "information_operation_temp_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iterate_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iterate_judge_wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iterate_head_wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inf_write_read_control" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inf_write_read_control" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "kernel_wr_size_8bytes" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "p_47_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_41_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_35_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_29_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_23_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_17_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_11_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element load_image_rd_pointer_inRAM_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_read_buffer_control.v:276]
INFO: [Synth 8-5546] ROM "channel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "image_num0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "image_size0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'numIncrease_state_reg' in module 'image_shift_rc_cnt'
INFO: [Synth 8-5546] ROM "num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numIncrease_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numIncrease_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'numIncrease_state_reg' in module 'image_shift_rc_noaddzero_cnt'
INFO: [Synth 8-5546] ROM "num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numIncrease_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numIncrease_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add_zero_en_r4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rd_kernel_state_reg' in module 'load_kernel'
INFO: [Synth 8-5544] ROM "kernel_rd_num_record" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_kernel_finish_temp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_kernel_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "channel_choose" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'control_state_reg' in module 'shift_control'
INFO: [Synth 8-5544] ROM "kernel_element_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_data_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_image_reg[2][7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_image_reg[2][6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_image_reg[2][5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_image_reg[2][4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_image_reg[2][3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_image_reg[2][2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_image_reg[2][1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_image_reg[2][0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'addround_control_reg' in module 'sumorder_control'
INFO: [Synth 8-5544] ROM "nextround_addend" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addround_control" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sum_q_valid" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rd_cnt_reg_rep was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/user_maxpooling_fifo.v:90]
WARNING: [Synth 8-6014] Unused sequential element maxpool_image_pixelNum_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:346]
INFO: [Synth 8-802] inferred FSM for state register 'wr_fifo_state_reg' in module 'max_pooling__xdcDup__1'
WARNING: [Synth 8-6014] Unused sequential element maxpool_image_pixelNum_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:346]
INFO: [Synth 8-802] inferred FSM for state register 'wr_fifo_state_reg' in module 'max_pooling__xdcDup__2'
WARNING: [Synth 8-6014] Unused sequential element maxpool_image_pixelNum_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:346]
INFO: [Synth 8-802] inferred FSM for state register 'wr_fifo_state_reg' in module 'max_pooling__xdcDup__3'
WARNING: [Synth 8-6014] Unused sequential element maxpool_image_pixelNum_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:346]
INFO: [Synth 8-802] inferred FSM for state register 'wr_fifo_state_reg' in module 'max_pooling__xdcDup__4'
WARNING: [Synth 8-6014] Unused sequential element maxpool_image_pixelNum_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:346]
INFO: [Synth 8-802] inferred FSM for state register 'wr_fifo_state_reg' in module 'max_pooling__xdcDup__5'
WARNING: [Synth 8-6014] Unused sequential element maxpool_image_pixelNum_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:346]
INFO: [Synth 8-802] inferred FSM for state register 'wr_fifo_state_reg' in module 'max_pooling__xdcDup__6'
WARNING: [Synth 8-6014] Unused sequential element maxpool_image_pixelNum_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:346]
INFO: [Synth 8-802] inferred FSM for state register 'wr_fifo_state_reg' in module 'max_pooling__xdcDup__7'
WARNING: [Synth 8-6014] Unused sequential element maxpool_image_pixelNum_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:346]
INFO: [Synth 8-802] inferred FSM for state register 'wr_fifo_state_reg' in module 'max_pooling'
INFO: [Synth 8-802] inferred FSM for state register 'conv_layer_change_state_reg' in module 'inter_finish_counter'
INFO: [Synth 8-5546] ROM "conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "activation_choose" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "conv_layer_change_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'process_control_state_reg' in module 'interrupt'
INFO: [Synth 8-5546] ROM "process_control_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_inter_out_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "load_head_begin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_image_begin_long_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_kernel_begin_long_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_head_delay_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inter_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "process_control_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "process_control_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     axi_write_read_idle |                              000 |                          0000000
 axi_write_read_ReadAddr |                              111 |                          0000001
     axi_write_read_read |                              110 |                          0000010
axi_write_read_WriteAddr |                              101 |                          0000100
 axi_write_read_wait_pre |                              100 |                          0001000
    axi_write_read_write |                              011 |                          0010000
axi_write_read_write_resp |                              010 |                          0100000
      axi_write_read_end |                              001 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_write_read_control_reg' using encoding 'sequential' in module 'axi_read_write_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          addrSplit_idle |                             0100 |                         00000000
         addrSplit_judge |                             0111 |                         00000001
          addrSplit_yes1 |                             0101 |                         00000010
     addrSplit_yes1_wait |                             0010 |                         00000100
          addrSplit_yes2 |                             0000 |                         00001000
     addrSplit_yes2_wait |                             0001 |                         00010000
            addrSplit_no |                             1000 |                         00100000
       addrSplit_no_wait |                             0110 |                         01000000
           addrSplit_end |                             0011 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'addrSplit_control_reg' using encoding 'sequential' in module 'AXI_4KBboundary'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     inf_write_read_idle |                             0100 |                     000000000000
    inf_write_read_ready |                             1100 |                     000000000001
 inf_write_read_image_wr |                             1010 |                     001000000000
  inf_write_read_head_rd |                             1000 |                     000000000010
inf_write_read_iterate_head_wait |                             0101 |                     000000000100
inf_write_read_iterate_head |                             0010 |                     000000001000
inf_write_read_iterate_judge_wait |                             0011 |                     000000010000
inf_write_read_iterate_judge |                             1011 |                     000000100000
 inf_write_read_image_rd |                             1001 |                     000001000000
inf_write_read_kernel_rd |                             0110 |                     000010000000
inf_write_read_kernel_judge |                             0000 |                     000100000000
      inf_write_read_end |                             0001 |                     010000000000
     inf_write_read_wait |                             0111 |                     100000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inf_write_read_control_reg' using encoding 'sequential' in module 'information_read_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        numIncrease_idle |                              000 |                            00000
         numIncrease_clc |                              001 |                            00010
       numIncrease_judge |                              010 |                            00001
         numIncrease_inc |                              011 |                            00100
        numIncrease_hold |                              100 |                            01000
         numIncrease_end |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'numIncrease_state_reg' using encoding 'sequential' in module 'image_shift_rc_cnt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        numIncrease_idle |                              000 |                            00000
         numIncrease_clc |                              001 |                            00010
       numIncrease_judge |                              010 |                            00001
         numIncrease_inc |                              011 |                            00100
        numIncrease_hold |                              100 |                            01000
         numIncrease_end |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'numIncrease_state_reg' using encoding 'sequential' in module 'image_shift_rc_noaddzero_cnt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          rd_kernel_idle |                              001 |                              000
          rd_kernel_read |                              010 |                              001
           rd_kernel_end |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_kernel_state_reg' using encoding 'one-hot' in module 'load_kernel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            control_idle |                            00001 |                             0000
     control_start_write |                            00010 |                             0001
           control_shift |                            00100 |                             0100
         control_col_end |                            01000 |                             1000
           control_write |                            10000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_state_reg' using encoding 'one-hot' in module 'shift_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           addround_idle |                              000 |                             0000
         addround_round1 |                              001 |                             0001
         addround_round2 |                              010 |                             0010
         addround_round3 |                              011 |                             0100
         addround_round4 |                              100 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'addround_control_reg' using encoding 'sequential' in module 'sumorder_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wr_fifo1 |                              010 |                               00
                wr_fifo2 |                              100 |                               01
               wr_fifo12 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fifo_state_reg' using encoding 'one-hot' in module 'max_pooling__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wr_fifo1 |                              010 |                               00
                wr_fifo2 |                              100 |                               01
               wr_fifo12 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fifo_state_reg' using encoding 'one-hot' in module 'max_pooling__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wr_fifo1 |                              010 |                               00
                wr_fifo2 |                              100 |                               01
               wr_fifo12 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fifo_state_reg' using encoding 'one-hot' in module 'max_pooling__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wr_fifo1 |                              010 |                               00
                wr_fifo2 |                              100 |                               01
               wr_fifo12 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fifo_state_reg' using encoding 'one-hot' in module 'max_pooling__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wr_fifo1 |                              010 |                               00
                wr_fifo2 |                              100 |                               01
               wr_fifo12 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fifo_state_reg' using encoding 'one-hot' in module 'max_pooling__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wr_fifo1 |                              010 |                               00
                wr_fifo2 |                              100 |                               01
               wr_fifo12 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fifo_state_reg' using encoding 'one-hot' in module 'max_pooling__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wr_fifo1 |                              010 |                               00
                wr_fifo2 |                              100 |                               01
               wr_fifo12 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fifo_state_reg' using encoding 'one-hot' in module 'max_pooling__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wr_fifo1 |                              010 |                               00
                wr_fifo2 |                              100 |                               01
               wr_fifo12 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_fifo_state_reg' using encoding 'one-hot' in module 'max_pooling'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
  conv_layer_change_idle |                             0000 |                             0000
 conv_layer_change_start |                             0001 |                             0001
conv_layer_change_layer1 |                             0010 |                             0011
conv_layer_change_layer2 |                             0011 |                             0010
conv_layer_change_layer3 |                             0100 |                             0110
conv_layer_change_layer4 |                             0101 |                             0111
conv_layer_change_layer5 |                             0110 |                             0101
conv_layer_change_layer6 |                             0111 |                             0100
conv_layer_change_layer7 |                             1000 |                             1100
   conv_layer_change_end |                             1001 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'conv_layer_change_state_reg' using encoding 'sequential' in module 'inter_finish_counter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    process_control_idle |                       0000000001 |                        000000000
   process_control_start |                       0000000010 |                        000000001
process_control_load_head |                       0000000100 |                        000000010
process_control_load_head_waitAddZero |                       0000001000 |                        000000100
process_control_load_kernel |                       0000010000 |                        000001000
process_control_load_image |                       0000100000 |                        000010000
process_control_deal_image |                       0001000000 |                        000100000
process_control_send_image |                       0010000000 |                        001000000
     process_control_end |                       0100000000 |                        010000000
   process_control_inter |                       1000000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'process_control_state_reg' using encoding 'one-hot' in module 'interrupt'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 1650.793 ; gain = 762.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |data_from_window             |           8|     12642|
|2     |shift_window__xdcDup__1__GC0 |           1|       825|
|3     |shift_window__xdcDup__2__GC0 |           1|       825|
|4     |shift_window__xdcDup__3__GC0 |           1|       825|
|5     |shift_window__xdcDup__4__GC0 |           1|       825|
|6     |shift_window__xdcDup__5__GC0 |           1|       825|
|7     |shift_window__xdcDup__6__GC0 |           1|       825|
|8     |shift_window__xdcDup__7__GC0 |           1|       825|
|9     |shift_window__GC0            |           1|       825|
|10    |cal_image__GC0               |           1|     15344|
|11    |pl_top__GCB0                 |           1|     34906|
|12    |pl_top__GCB1                 |           1|     32005|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register kernel_data_r_reg [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/cal_image.v:108]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 30    
	   2 Input     13 Bit       Adders := 20    
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 24    
	   2 Input      8 Bit       Adders := 151   
	   3 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 20    
	   2 Input      4 Bit       Adders := 41    
	   2 Input      3 Bit       Adders := 17    
	   2 Input      2 Bit       Adders := 9     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 864   
+---Registers : 
	             2304 Bit    Registers := 1     
	              512 Bit    Registers := 2     
	              288 Bit    Registers := 32    
	              256 Bit    Registers := 18    
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 107   
	               32 Bit    Registers := 443   
	               24 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 29    
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 8     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 73    
	                8 Bit    Registers := 206   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 24    
	                5 Bit    Registers := 25    
	                4 Bit    Registers := 45    
	                3 Bit    Registers := 36    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 451   
+---RAMs : 
	               8K Bit         RAMs := 24    
	             1024 Bit         RAMs := 8     
+---Muxes : 
	   2 Input    288 Bit        Muxes := 72    
	   3 Input    288 Bit        Muxes := 8     
	   5 Input    256 Bit        Muxes := 8     
	   4 Input    256 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 3     
	   8 Input    256 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 65    
	   8 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 28    
	   3 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 90    
	   4 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   4 Input     29 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 4     
	  10 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 74    
	   5 Input      8 Bit        Muxes := 10    
	   9 Input      8 Bit        Muxes := 3     
	  13 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 32    
	   3 Input      4 Bit        Muxes := 10    
	   9 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 33    
	   5 Input      3 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 10    
	  21 Input      3 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 50    
	  21 Input      2 Bit        Muxes := 7     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 566   
	   3 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 26    
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 4     
	  21 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register kernel_data_r_reg [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/cal_image.v:108]
Hierarchical RTL Component report 
Module pl_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module data_from_window 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
	               32 Bit    Registers := 24    
+---Muxes : 
	   2 Input    288 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 1     
Module shift_control__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module shift_window__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module shift_control__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module shift_window__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module shift_control__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module shift_window__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module shift_control__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module shift_window__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module shift_control__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module shift_window__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module shift_control__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module shift_window__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module shift_control__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module shift_window__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module shift_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module shift_window 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module cal_channel_choose 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module stayInstep 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module sumorder_control 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module conv__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sumorder_control__14 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module conv__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sumorder_control__13 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module conv__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sumorder_control__12 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module conv__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sumorder_control__11 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module conv__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sumorder_control__10 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module conv__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sumorder_control__9 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module conv__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sumorder_control__8 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module conv 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cal_image 
Detailed RTL Component Info : 
+---Registers : 
	             2304 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module err_detect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_read_write_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
Module mux_3to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     29 Bit        Muxes := 1     
Module iterate_head 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module multiplier_3x 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sub_com 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module addr_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module AXI_4KBboundary__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module AXI_4KBboundary 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module wr_rd_finish_cnt_threshhold 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module information_read_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 5     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  13 Input      1 Bit        Muxes := 4     
Module head_bufer_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module wfifo_invalid_mux__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module wfifo_invalid_mux__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module wfifo_invalid_mux__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module wfifo_invalid_mux__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module wfifo_invalid_mux__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module wfifo_invalid_mux__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module wfifo_invalid_mux__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module wfifo_invalid_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module wfifo_location_cal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module kernel_buffer_control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module multi_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module counter_addr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module multi_rd_addr 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module ram_to_cal_virtual_path 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	  21 Input      3 Bit        Muxes := 2     
	  21 Input      2 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 4     
Module image_read_buffer_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 25    
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   9 Input      1 Bit        Muxes := 1     
Module axi_read_image_cnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mux_ramtofifo_data 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module postImage_channel_choose__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module ram_to_post_virtual_path 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 2     
	  21 Input      3 Bit        Muxes := 2     
	  21 Input      2 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 4     
Module postImage_channel_choose 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module post_to_ram_virtual_path 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   5 Input     64 Bit        Muxes := 4     
	  21 Input      3 Bit        Muxes := 4     
	  21 Input      2 Bit        Muxes := 3     
	  21 Input      1 Bit        Muxes := 8     
Module image_write_buffer_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 5     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
	   9 Input      1 Bit        Muxes := 1     
Module buffer_control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module load_head 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module image_shift_rc_cnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
Module image_shift_rc_noaddzero_cnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
Module CalImageChannel_replication 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 2     
	   8 Input    256 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
Module load_image 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     24 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module load_kernel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              288 Bit    Registers := 8     
	               64 Bit    Registers := 48    
	               32 Bit    Registers := 24    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    288 Bit        Muxes := 8     
	   3 Input    288 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
Module bandWidth_count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module inter_finish_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 4     
Module interrupt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 1     
Module addTree 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 9     
Module sumChannels 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module summation 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
Module row_col_ptr_gen_for_2unite__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module row_col_ptr_gen_for_2unite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_update_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module user_update_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module user_update_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module user_update_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module user_update_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module user_update_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module user_update_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module user_update_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module update 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module batch_norm__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 3     
Module leaky_activation__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module linear_activation 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module activation__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module batch_norm__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 3     
Module leaky_activation__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module linear_activation__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module activation__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module batch_norm__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 3     
Module leaky_activation__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module linear_activation__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module activation__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module batch_norm__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 3     
Module leaky_activation__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module linear_activation__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module activation__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module batch_norm__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 3     
Module leaky_activation__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module linear_activation__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module activation__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module batch_norm__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 3     
Module leaky_activation__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module linear_activation__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module activation__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module batch_norm__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 3     
Module leaky_activation__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module linear_activation__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module activation__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module batch_norm 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 3     
Module leaky_activation 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module linear_activation__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module activation 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_maxpooling_fifo__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_maxpooling_fifo__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_maxpooling_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module maxpooling_finish_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module max_pooling__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module user_maxpooling_fifo__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_maxpooling_fifo__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_maxpooling_fifo__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module maxpooling_finish_gen__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module max_pooling__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module user_maxpooling_fifo__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_maxpooling_fifo__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_maxpooling_fifo__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module maxpooling_finish_gen__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module max_pooling__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module user_maxpooling_fifo__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_maxpooling_fifo__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_maxpooling_fifo__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module maxpooling_finish_gen__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module max_pooling__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module user_maxpooling_fifo__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_maxpooling_fifo__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_maxpooling_fifo__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module maxpooling_finish_gen__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module max_pooling__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module user_maxpooling_fifo__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_maxpooling_fifo__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_maxpooling_fifo__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module maxpooling_finish_gen__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module max_pooling__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module user_maxpooling_fifo__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_maxpooling_fifo__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_maxpooling_fifo__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module maxpooling_finish_gen__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module max_pooling__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module user_maxpooling_fifo__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_maxpooling_fifo__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_maxpooling_fifo__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module maxpooling_finish_gen__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module max_pooling 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module deal_PostImage 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "AXI_4KBboundary_read/p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_4KBboundary_write/p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "iterate_head_m1/kernel_no_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inf_write_read_control" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "image_toaxi_num_r0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element multiplier_3x_m1/operand_bc_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/multiplier_3x.v:43]
DSP Report: Generating DSP multiplier_3x_m1/operand_result_reg, operation Mode is: (A2*B)'.
DSP Report: register multiplier_3x_m1/operand_bc_reg is absorbed into DSP multiplier_3x_m1/operand_result_reg.
DSP Report: register multiplier_3x_m1/operand_result_reg is absorbed into DSP multiplier_3x_m1/operand_result_reg.
DSP Report: operator multiplier_3x_m1/operand_result0 is absorbed into DSP multiplier_3x_m1/operand_result_reg.
INFO: [Synth 8-4471] merging register 'image_rd_size_in_load_image_clk_reg[7:0]' into 'image_rd_size_in_load_image_clk_reg[7:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_read_buffer_control.v:193]
INFO: [Synth 8-4471] merging register 'image_rd_size_in_load_image_clk_reg[7:0]' into 'image_rd_size_in_load_image_clk_reg[7:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_read_buffer_control.v:193]
WARNING: [Synth 8-6014] Unused sequential element counter_addr_m1/recordImageNum_inRAM_get_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/counter_addr.v:117]
WARNING: [Synth 8-6014] Unused sequential element counter_addr_m1/recordImageNum_inRAM_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/counter_addr.v:125]
WARNING: [Synth 8-6014] Unused sequential element image_rd_size_in_load_image_clk_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_read_buffer_control.v:193]
WARNING: [Synth 8-6014] Unused sequential element image_rd_size_in_load_image_clk_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_read_buffer_control.v:193]
INFO: [Synth 8-5587] ROM size for "ram_to_cal_virtual_path_m1/q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ram_to_cal_virtual_path_m1/q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_to_cal_virtual_path_m1/q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_to_cal_virtual_path_m1/q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element load_image_rd_pointer_inRAM_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_read_buffer_control.v:276]
WARNING: [Synth 8-6014] Unused sequential element image_rd_pixelNum_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/image_read_buffer_control.v:200]
DSP Report: Generating DSP image_ram_rd_start_addr_reg, operation Mode is: (A2*B2)'.
DSP Report: register load_image_rd_pointer_inRAM_reg is absorbed into DSP image_ram_rd_start_addr_reg.
DSP Report: register image_rd_pixelNum_reg is absorbed into DSP image_ram_rd_start_addr_reg.
DSP Report: register image_ram_rd_start_addr_reg is absorbed into DSP image_ram_rd_start_addr_reg.
DSP Report: operator image_ram_rd_start_addr_temp is absorbed into DSP image_ram_rd_start_addr_reg.
INFO: [Synth 8-5587] ROM size for "postImage_channel_choose_RD/channel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ram_to_post_virtual_path_m1/q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ram_to_post_virtual_path_m1/q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_to_post_virtual_path_m1/q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_to_post_virtual_path_m1/q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "postImage_channel_choose_WR/channel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "post_to_ram_virtual_path_m1/q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "post_to_ram_virtual_path_m1/q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "post_to_ram_virtual_path_m1/q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "post_to_ram_virtual_path_m1/q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "post_to_ram_virtual_path_m1/q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "post_to_ram_virtual_path_m1/q_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "post_to_ram_virtual_path_m1/q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "post_to_ram_virtual_path_m1/q_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element load_data_m1/load_head_m1/image_next_read_en_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/load_head.v:130]
INFO: [Synth 8-5546] ROM "load_data_m1/load_head_m1/image_num0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_data_m1/load_head_m1/image_size0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_m1/inter_finish_counter_m1/conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_m1/inter_finish_counter_m1/conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_m1/inter_finish_counter_m1/conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_m1/inter_finish_counter_m1/conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_m1/inter_finish_counter_m1/conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_m1/inter_finish_counter_m1/conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_m1/inter_finish_counter_m1/conv_layer_change_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_m1/process_control_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sum_q_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element update_fifo_loop[1].user_update_fifo_m/prog_full_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/user_update_fifo.v:120]
WARNING: [Synth 8-6014] Unused sequential element update_fifo_loop[2].user_update_fifo_m/prog_full_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/user_update_fifo.v:120]
WARNING: [Synth 8-6014] Unused sequential element update_fifo_loop[3].user_update_fifo_m/prog_full_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/user_update_fifo.v:120]
WARNING: [Synth 8-6014] Unused sequential element update_fifo_loop[4].user_update_fifo_m/prog_full_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/user_update_fifo.v:120]
WARNING: [Synth 8-6014] Unused sequential element update_fifo_loop[5].user_update_fifo_m/prog_full_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/user_update_fifo.v:120]
WARNING: [Synth 8-6014] Unused sequential element update_fifo_loop[6].user_update_fifo_m/prog_full_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/user_update_fifo.v:120]
WARNING: [Synth 8-6014] Unused sequential element update_fifo_loop[7].user_update_fifo_m/prog_full_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/user_update_fifo.v:120]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r_reg[31:0]' into 'leaky_activation_m/image_data_r_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:52]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r1_reg[31:0]' into 'leaky_activation_m/image_data_r1_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:53]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r2_reg[31:0]' into 'leaky_activation_m/image_data_r2_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:54]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:52]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r1_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:53]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r2_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:54]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r_reg[31:0]' into 'leaky_activation_m/image_data_r_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:52]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r1_reg[31:0]' into 'leaky_activation_m/image_data_r1_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:53]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r2_reg[31:0]' into 'leaky_activation_m/image_data_r2_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:54]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:52]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r1_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:53]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r2_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:54]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r_reg[31:0]' into 'leaky_activation_m/image_data_r_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:52]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r1_reg[31:0]' into 'leaky_activation_m/image_data_r1_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:53]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r2_reg[31:0]' into 'leaky_activation_m/image_data_r2_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:54]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:52]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r1_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:53]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r2_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:54]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r_reg[31:0]' into 'leaky_activation_m/image_data_r_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:52]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r1_reg[31:0]' into 'leaky_activation_m/image_data_r1_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:53]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r2_reg[31:0]' into 'leaky_activation_m/image_data_r2_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:54]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:52]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r1_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:53]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r2_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:54]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r_reg[31:0]' into 'leaky_activation_m/image_data_r_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:52]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r1_reg[31:0]' into 'leaky_activation_m/image_data_r1_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:53]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r2_reg[31:0]' into 'leaky_activation_m/image_data_r2_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:54]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:52]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r1_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:53]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r2_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:54]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r_reg[31:0]' into 'leaky_activation_m/image_data_r_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:52]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r1_reg[31:0]' into 'leaky_activation_m/image_data_r1_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:53]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r2_reg[31:0]' into 'leaky_activation_m/image_data_r2_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:54]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:52]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r1_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:53]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r2_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:54]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r_reg[31:0]' into 'leaky_activation_m/image_data_r_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:52]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r1_reg[31:0]' into 'leaky_activation_m/image_data_r1_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:53]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r2_reg[31:0]' into 'leaky_activation_m/image_data_r2_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:54]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:52]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r1_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:53]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r2_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:54]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r_reg[31:0]' into 'leaky_activation_m/image_data_r_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:52]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r1_reg[31:0]' into 'leaky_activation_m/image_data_r1_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:53]
INFO: [Synth 8-4471] merging register 'linear_activation_m/image_data_r2_reg[31:0]' into 'leaky_activation_m/image_data_r2_reg[31:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:54]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:52]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r1_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:53]
WARNING: [Synth 8-6014] Unused sequential element linear_activation_m/image_data_r2_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/linear_activation.v:54]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
WARNING: [Synth 8-6014] Unused sequential element image_size_after_maxpooling_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
WARNING: [Synth 8-6014] Unused sequential element image_size_after_maxpooling_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
WARNING: [Synth 8-6014] Unused sequential element image_size_after_maxpooling_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
WARNING: [Synth 8-6014] Unused sequential element image_size_after_maxpooling_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
WARNING: [Synth 8-6014] Unused sequential element image_size_after_maxpooling_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
WARNING: [Synth 8-6014] Unused sequential element image_size_after_maxpooling_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
WARNING: [Synth 8-6014] Unused sequential element image_size_after_maxpooling_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
WARNING: [Synth 8-6014] Unused sequential element image_size_after_maxpooling_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
WARNING: [Synth 8-6014] Unused sequential element image_size_after_maxpooling_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
WARNING: [Synth 8-6014] Unused sequential element image_size_after_maxpooling_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
WARNING: [Synth 8-6014] Unused sequential element image_size_after_maxpooling_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
WARNING: [Synth 8-6014] Unused sequential element image_size_after_maxpooling_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
WARNING: [Synth 8-6014] Unused sequential element image_size_after_maxpooling_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
WARNING: [Synth 8-6014] Unused sequential element image_size_after_maxpooling_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
INFO: [Synth 8-4471] merging register 'image_size_after_maxpooling_reg[7:0]' into 'image_size_after_maxpooling_reg[7:0]' [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
WARNING: [Synth 8-6014] Unused sequential element image_size_after_maxpooling_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
WARNING: [Synth 8-6014] Unused sequential element image_size_after_maxpooling_reg was removed.  [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/max_pooling.v:339]
WARNING: [Synth 8-3936] Found unconnected internal register 'reset_m1/soft_rstArray_n_reg' and it is trimmed from '8' to '7' bits. [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/reset.v:52]
INFO: [Synth 8-5546] ROM "reset_m1/soft_rstArray_n_temp" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design pl_top has unconnected port soft_rst_n
WARNING: [Synth 8-3331] design pl_top has unconnected port locked_out
INFO: [Synth 8-3886] merging instance 'shift_window_loop[0].shift_window_mi_2/shift_control_m1/kernel_element_num_reg[0]' (FD) to 'shift_window_loop[0].shift_window_mi_2/shift_control_m1/kernel_element_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[0].shift_window_mi_2/shift_control_m1/kernel_element_num_reg[1]' (FD) to 'shift_window_loop[0].shift_window_mi_2/shift_control_m1/kernel_element_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shift_window_loop[0].shift_window_mi_2 /\shift_control_m1/kernel_element_num_reg[2] )
INFO: [Synth 8-3886] merging instance 'shift_window_loop[1].shift_window_mi_3/shift_control_m1/kernel_element_num_reg[0]' (FD) to 'shift_window_loop[1].shift_window_mi_3/shift_control_m1/kernel_element_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[1].shift_window_mi_3/shift_control_m1/kernel_element_num_reg[1]' (FD) to 'shift_window_loop[1].shift_window_mi_3/shift_control_m1/kernel_element_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shift_window_loop[1].shift_window_mi_3 /\shift_control_m1/kernel_element_num_reg[2] )
INFO: [Synth 8-3886] merging instance 'shift_window_loop[2].shift_window_mi_4/shift_control_m1/kernel_element_num_reg[0]' (FD) to 'shift_window_loop[2].shift_window_mi_4/shift_control_m1/kernel_element_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[2].shift_window_mi_4/shift_control_m1/kernel_element_num_reg[1]' (FD) to 'shift_window_loop[2].shift_window_mi_4/shift_control_m1/kernel_element_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shift_window_loop[2].shift_window_mi_4 /\shift_control_m1/kernel_element_num_reg[2] )
INFO: [Synth 8-3886] merging instance 'shift_window_loop[3].shift_window_mi_5/shift_control_m1/kernel_element_num_reg[0]' (FD) to 'shift_window_loop[3].shift_window_mi_5/shift_control_m1/kernel_element_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[3].shift_window_mi_5/shift_control_m1/kernel_element_num_reg[1]' (FD) to 'shift_window_loop[3].shift_window_mi_5/shift_control_m1/kernel_element_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shift_window_loop[3].shift_window_mi_5 /\shift_control_m1/kernel_element_num_reg[2] )
INFO: [Synth 8-3886] merging instance 'shift_window_loop[4].shift_window_mi_6/shift_control_m1/kernel_element_num_reg[0]' (FD) to 'shift_window_loop[4].shift_window_mi_6/shift_control_m1/kernel_element_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[4].shift_window_mi_6/shift_control_m1/kernel_element_num_reg[1]' (FD) to 'shift_window_loop[4].shift_window_mi_6/shift_control_m1/kernel_element_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shift_window_loop[4].shift_window_mi_6 /\shift_control_m1/kernel_element_num_reg[2] )
INFO: [Synth 8-3886] merging instance 'shift_window_loop[5].shift_window_mi_7/shift_control_m1/kernel_element_num_reg[0]' (FD) to 'shift_window_loop[5].shift_window_mi_7/shift_control_m1/kernel_element_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[5].shift_window_mi_7/shift_control_m1/kernel_element_num_reg[1]' (FD) to 'shift_window_loop[5].shift_window_mi_7/shift_control_m1/kernel_element_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shift_window_loop[5].shift_window_mi_7 /\shift_control_m1/kernel_element_num_reg[2] )
INFO: [Synth 8-3886] merging instance 'shift_window_loop[6].shift_window_mi_8/shift_control_m1/kernel_element_num_reg[0]' (FD) to 'shift_window_loop[6].shift_window_mi_8/shift_control_m1/kernel_element_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[6].shift_window_mi_8/shift_control_m1/kernel_element_num_reg[1]' (FD) to 'shift_window_loop[6].shift_window_mi_8/shift_control_m1/kernel_element_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shift_window_loop[6].shift_window_mi_8 /\shift_control_m1/kernel_element_num_reg[2] )
INFO: [Synth 8-3886] merging instance 'shift_window_loop[7].shift_window_mi_9/shift_control_m1/kernel_element_num_reg[0]' (FD) to 'shift_window_loop[7].shift_window_mi_9/shift_control_m1/kernel_element_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'shift_window_loop[7].shift_window_mi_9/shift_control_m1/kernel_element_num_reg[1]' (FD) to 'shift_window_loop[7].shift_window_mi_9/shift_control_m1/kernel_element_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shift_window_loop[7].shift_window_mi_9 /\shift_control_m1/kernel_element_num_reg[2] )
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[7].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[7]' (FD) to 'cal_image_m1i_10/shift_window_loop[7].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[7].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]' (FD) to 'cal_image_m1i_10/shift_window_loop[7].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[7].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]' (FD) to 'cal_image_m1i_10/shift_window_loop[7].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[4]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[7]' (FD) to 'cal_image_m1i_10/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]' (FD) to 'cal_image_m1i_10/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]' (FD) to 'cal_image_m1i_10/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[4]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[5].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[7]' (FD) to 'cal_image_m1i_10/shift_window_loop[5].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[5].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]' (FD) to 'cal_image_m1i_10/shift_window_loop[5].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[5].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]' (FD) to 'cal_image_m1i_10/shift_window_loop[5].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[4]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[4].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[7]' (FD) to 'cal_image_m1i_10/shift_window_loop[4].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[4].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]' (FD) to 'cal_image_m1i_10/shift_window_loop[4].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[4].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]' (FD) to 'cal_image_m1i_10/shift_window_loop[4].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[4]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[7]' (FD) to 'cal_image_m1i_10/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]' (FD) to 'cal_image_m1i_10/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]' (FD) to 'cal_image_m1i_10/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[4]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[2].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[7]' (FD) to 'cal_image_m1i_10/shift_window_loop[2].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[2].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]' (FD) to 'cal_image_m1i_10/shift_window_loop[2].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[2].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]' (FD) to 'cal_image_m1i_10/shift_window_loop[2].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[4]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[7]' (FD) to 'cal_image_m1i_10/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]' (FD) to 'cal_image_m1i_10/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]' (FD) to 'cal_image_m1i_10/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[4]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[0].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[7]' (FD) to 'cal_image_m1i_10/shift_window_loop[0].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[0].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[6]' (FD) to 'cal_image_m1i_10/shift_window_loop[0].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[0].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[5]' (FD) to 'cal_image_m1i_10/shift_window_loop[0].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[4]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[7].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[3]' (FD) to 'cal_image_m1i_10/shift_window_loop[7].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[2]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[3]' (FD) to 'cal_image_m1i_10/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[2]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[5].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[3]' (FD) to 'cal_image_m1i_10/shift_window_loop[5].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[2]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[4].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[3]' (FD) to 'cal_image_m1i_10/shift_window_loop[4].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[2]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[3]' (FD) to 'cal_image_m1i_10/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[2]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[2].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[3]' (FD) to 'cal_image_m1i_10/shift_window_loop[2].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[2]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[3]' (FD) to 'cal_image_m1i_10/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[2]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[0].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[3]' (FD) to 'cal_image_m1i_10/shift_window_loop[0].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[2]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[7].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[1]' (FD) to 'cal_image_m1i_10/shift_window_loop[7].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[0]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[1]' (FD) to 'cal_image_m1i_10/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[0]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[5].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[1]' (FD) to 'cal_image_m1i_10/shift_window_loop[5].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[0]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[4].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[1]' (FD) to 'cal_image_m1i_10/shift_window_loop[4].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[0]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[1]' (FD) to 'cal_image_m1i_10/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[0]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[2].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[1]' (FD) to 'cal_image_m1i_10/shift_window_loop[2].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[0]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[1]' (FD) to 'cal_image_m1i_10/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[0]'
INFO: [Synth 8-3886] merging instance 'cal_image_m1i_10/shift_window_loop[0].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[1]' (FD) to 'cal_image_m1i_10/shift_window_loop[0].conv_m/result_adder/sumorder_control_m1/nextround_addend_valid_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_read_buffer_control_m1/multi_rd_addr_m1/result_temp_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_write_buffer_control_m1/oneImage_occupy_ram_wr_num_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/buffer_control_m1/\image_write_buffer_control_m1/postImage_channel_choose_WR/channel_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_rd_addr_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/image_base_wr_addr_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/buffer_control_m1/\image_write_buffer_control_m1/postImage_channel_choose_RD/channel_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_interface_control_m1/information_read_write_m1/rd_addr_temp1_reg[0]' (FD) to 'i_0/axi_interface_control_m1/information_read_write_m1/rd_addr_temp1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_interface_control_m1/information_read_write_m1/rd_addr_temp1_reg[1]' (FD) to 'i_0/axi_interface_control_m1/information_read_write_m1/rd_addr_temp1_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/rd_addr_temp1_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_interface_control_m1/information_read_write_m1/wr_addr_temp1_reg[0]' (FDR) to 'i_0/axi_interface_control_m1/information_read_write_m1/wr_addr_temp1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_interface_control_m1/information_read_write_m1/wr_addr_temp1_reg[1]' (FDR) to 'i_0/axi_interface_control_m1/information_read_write_m1/wr_addr_temp1_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/wr_addr_temp1_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/addr_temp_reg[0]' (FDE) to 'i_0/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/addr_temp_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/addr_temp_reg[1]' (FDE) to 'i_0/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/addr_temp_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_write/addr_temp_reg[0]' (FDE) to 'i_0/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_write/addr_temp_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_write/addr_temp_reg[1]' (FDE) to 'i_0/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_write/addr_temp_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_write_buffer_control_m1/oneImage_occupy_ram_rd_num_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/AXI_4KBboundary_read/addr_temp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi_interface_control_m1/\information_read_write_m1/AXI_4KBboundary_write/addr_temp_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_0/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/addr_out_reg[0]' (FDRE) to 'i_0/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/addr_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/addr_out_reg[1]' (FDRE) to 'i_0/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/addr_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_write/addr_out_reg[0]' (FDRE) to 'i_0/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_write/addr_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_write/addr_out_reg[1]' (FDRE) to 'i_0/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_write/addr_out_reg[2]'
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[31]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[30]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[29]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[28]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[27]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[26]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[25]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[24]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[23]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[22]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[21]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[17]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[16]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[15]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[14]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[13]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[12]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[11]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[10]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[9]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[8]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[7]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[6]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[5]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[4]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[3]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[2]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[1]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_rd_addr_reg[0]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/rd_addr_temp1_reg[2]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_read/addr_temp_reg[2]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_read/endAddr_reg[11]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_read/endAddr_reg[10]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_read/endAddr_reg[9]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_read/endAddr_reg[8]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_read/endAddr_reg[7]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_read/endAddr_reg[6]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_read/endAddr_reg[5]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_read/endAddr_reg[4]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_read/endAddr_reg[3]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_read/endAddr_reg[2]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_read/endAddr_reg[1]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_read/endAddr_reg[0]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_read/addr_out_reg[2]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[31]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[30]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[29]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[28]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[27]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[26]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[25]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[24]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[23]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[22]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[21]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[17]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[16]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[15]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[14]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[13]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[12]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[11]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[10]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[9]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[8]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[7]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[6]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[5]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[4]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[3]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[2]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[1]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/image_base_wr_addr_reg[0]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/wr_addr_temp1_reg[2]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_write/addr_temp_reg[2]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_write/endAddr_reg[11]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_write/endAddr_reg[10]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_write/endAddr_reg[9]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_write/endAddr_reg[8]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_write/endAddr_reg[7]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_write/endAddr_reg[6]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_write/endAddr_reg[5]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_write/endAddr_reg[4]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_write/endAddr_reg[3]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_write/endAddr_reg[2]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_write/endAddr_reg[1]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_write/endAddr_reg[0]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (information_read_write_m1/AXI_4KBboundary_write/addr_out_reg[2]) is unused and will be removed from module axi_interface_control.
WARNING: [Synth 8-3332] Sequential element (image_read_buffer_control_m1/multi_rd_addr_m1/result_temp_reg[16]) is unused and will be removed from module buffer_control.
WARNING: [Synth 8-3332] Sequential element (image_write_buffer_control_m1/oneImage_occupy_ram_wr_num_reg[3]) is unused and will be removed from module buffer_control.
WARNING: [Synth 8-3332] Sequential element (image_write_buffer_control_m1/oneImage_occupy_ram_rd_num_reg[3]) is unused and will be removed from module buffer_control.
WARNING: [Synth 8-3332] Sequential element (image_write_buffer_control_m1/postImage_channel_choose_RD/channel_reg[0]) is unused and will be removed from module buffer_control.
WARNING: [Synth 8-3332] Sequential element (image_write_buffer_control_m1/postImage_channel_choose_WR/channel_reg[0]) is unused and will be removed from module buffer_control.
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/summation_m1/last_image_rd_r_reg[2]' (FD) to 'i_1/deal_PostImage_m1/summation_m1/last_image_rd_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/summation_m1/last_image_rd_r_reg[4]' (FD) to 'i_1/deal_PostImage_m1/summation_m1/last_image_rd_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/summation_m1/last_image_rd_r_reg[5]' (FD) to 'i_1/deal_PostImage_m1/summation_m1/last_image_rd_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/summation_m1/last_image_rd_r_reg[6]' (FD) to 'i_1/deal_PostImage_m1/summation_m1/last_image_rd_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[0]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[1]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[2]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[3]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[4]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[5]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[5]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[6]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[6]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[0]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[1]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[2]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[3]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[4]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[5]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[5]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[6]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[6]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[0]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[1]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[2]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[3]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[4]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[5]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[5]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[6]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[6]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[0]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[1]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[2]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[3]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[4]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[5]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[5]'
INFO: [Synth 8-3886] merging instance 'i_1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max2/rd_cnt_reg_rep[6]' (FDE) to 'i_1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max1/rd_cnt_reg_rep[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/deal_PostImage_m1/update_m1/\even_wrimage_size_reg[0] )
WARNING: [Synth 8-3332] Sequential element (update_fifo_loop[0].user_update_fifo_m/rdCnt_to_gray_r_reg[0]) is unused and will be removed from module update.
WARNING: [Synth 8-3332] Sequential element (update_fifo_loop[0].user_update_fifo_m/rdCnt_to_gray_r1_reg[0]) is unused and will be removed from module update.
WARNING: [Synth 8-3332] Sequential element (update_fifo_loop[0].user_update_fifo_m/wrCnt_to_gray_r_reg[4]) is unused and will be removed from module update.
WARNING: [Synth 8-3332] Sequential element (update_fifo_loop[0].user_update_fifo_m/wrCnt_to_gray_r_reg[3]) is unused and will be removed from module update.
WARNING: [Synth 8-3332] Sequential element (update_fifo_loop[0].user_update_fifo_m/wrCnt_to_gray_r_reg[2]) is unused and will be removed from module update.
WARNING: [Synth 8-3332] Sequential element (update_fifo_loop[0].user_update_fifo_m/wrCnt_to_gray_r_reg[1]) is unused and will be removed from module update.
WARNING: [Synth 8-3332] Sequential element (update_fifo_loop[0].user_update_fifo_m/wrCnt_to_gray_r_reg[0]) is unused and will be removed from module update.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_read_buffer_control_m1/multi_div_m1/result_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/deal_PostImage_m1/\max_pooling_loop[0].max_pooling_m /\maxpooling_finish_gen_m1/x2pixel_image_length_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\load_data_m1/load_image_m1/image_rd_ready_in_clk_domain_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_write_buffer_control_m1/image_fifo_pre_read_reg1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\load_data_m1/load_image_m1/image_rd_ready_in_clk_domain_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_write_buffer_control_m1/image_fifo_pre_read_reg2_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\load_data_m1/load_image_m1/image_shift_rc_cnt_m1/result_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\load_data_m1/load_image_m1/add_zero_en_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_write_buffer_control_m1/fifo_wr_temp1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_write_buffer_control_m1/ram_channel_no_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_read_buffer_control_m1/load_image_rd_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\load_data_m1/load_image_m1/add_zero_en_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_write_buffer_control_m1/ram_channel_no_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_write_buffer_control_m1/ram_channel_no_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_write_buffer_control_m1/ram_channel_no_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_write_buffer_control_m1/fifo_wr_temp2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_write_buffer_control_m1/ram_channel_no_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_read_buffer_control_m1/load_image_rd_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_read_buffer_control_m1/image_rd_valid_temp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_read_buffer_control_m1/image_rd_valid_temp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_read_buffer_control_m1/image_rd_valid_temp_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_read_buffer_control_m1/image_rd_valid_temp_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_read_buffer_control_m1/image_rd_valid_temp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\load_data_m1/load_image_m1/add_zero_en_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_write_buffer_control_m1/ram_channel_no_r1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_write_buffer_control_m1/ram_channel_no_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_write_buffer_control_m1/ram_channel_no_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_write_buffer_control_m1/fifo_wr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_read_buffer_control_m1/load_image_rd_r2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/buffer_control_m1/\image_read_buffer_control_m1/image_rd_valid_temp1_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:08 . Memory (MB): peak = 1650.793 ; gain = 762.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name           | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+----------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------+------------------------------------------------+-----------+----------------------+----------------+
|Module Name                     | RTL Object                                     | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------------+------------------------------------------------+-----------+----------------------+----------------+
|i_1/deal_PostImage_m1/update_m1 | update_fifo_loop[0].user_update_fifo_m/ram_reg | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_1/deal_PostImage_m1/update_m1 | update_fifo_loop[1].user_update_fifo_m/ram_reg | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_1/deal_PostImage_m1/update_m1 | update_fifo_loop[2].user_update_fifo_m/ram_reg | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_1/deal_PostImage_m1/update_m1 | update_fifo_loop[3].user_update_fifo_m/ram_reg | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_1/deal_PostImage_m1/update_m1 | update_fifo_loop[4].user_update_fifo_m/ram_reg | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_1/deal_PostImage_m1/update_m1 | update_fifo_loop[5].user_update_fifo_m/ram_reg | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_1/deal_PostImage_m1/update_m1 | update_fifo_loop[6].user_update_fifo_m/ram_reg | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_1/deal_PostImage_m1/update_m1 | update_fifo_loop[7].user_update_fifo_m/ram_reg | Implied   | 16 x 64              | RAM32M16 x 5   | 
+--------------------------------+------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier_3x             | (A2*B)'     | 16     | 13     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|image_read_buffer_control | (A2*B2)'    | 12     | 8      | -      | -      | 12     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/i_0/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/i_1/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/i_2/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/i_0/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/i_1/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/i_2/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/i_0/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/i_1/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/i_2/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/i_0/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/i_1/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/i_2/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/i_0/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/i_1/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/i_2/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/i_0/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/i_1/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/i_2/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/i_0/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/i_1/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/i_2/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/i_0/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/i_1/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/i_2/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |shift_window__xdcDup__1__GC0 |           1|       359|
|2     |shift_window__xdcDup__2__GC0 |           1|       359|
|3     |shift_window__xdcDup__3__GC0 |           1|       359|
|4     |shift_window__xdcDup__4__GC0 |           1|       359|
|5     |shift_window__xdcDup__5__GC0 |           1|       359|
|6     |shift_window__xdcDup__6__GC0 |           1|       359|
|7     |shift_window__xdcDup__7__GC0 |           1|       359|
|8     |shift_window__GC0            |           1|       359|
|9     |cal_image__GC0               |           1|     14397|
|10    |pl_top__GCB0                 |           1|     15277|
|11    |pl_top__GCB1                 |           1|     21121|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'PLL_m1/clk_out1' to pin 'PLL_m1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PLL_m1/clk_out2' to pin 'PLL_m1/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PLL_m1/clk_out3' to pin 'PLL_m1/bbstub_clk_out3/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:02:26 . Memory (MB): peak = 2063.219 ; gain = 1175.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:02:42 . Memory (MB): peak = 2127.102 ; gain = 1239.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name           | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|user_maxpooling_fifo: | ram_reg_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+----------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+--------------------------------+------------------------------------------------+-----------+----------------------+----------------+
|Module Name                     | RTL Object                                     | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------------+------------------------------------------------+-----------+----------------------+----------------+
|i_1/deal_PostImage_m1/update_m1 | update_fifo_loop[0].user_update_fifo_m/ram_reg | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_1/deal_PostImage_m1/update_m1 | update_fifo_loop[1].user_update_fifo_m/ram_reg | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_1/deal_PostImage_m1/update_m1 | update_fifo_loop[2].user_update_fifo_m/ram_reg | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_1/deal_PostImage_m1/update_m1 | update_fifo_loop[3].user_update_fifo_m/ram_reg | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_1/deal_PostImage_m1/update_m1 | update_fifo_loop[4].user_update_fifo_m/ram_reg | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_1/deal_PostImage_m1/update_m1 | update_fifo_loop[5].user_update_fifo_m/ram_reg | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_1/deal_PostImage_m1/update_m1 | update_fifo_loop[6].user_update_fifo_m/ram_reg | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_1/deal_PostImage_m1/update_m1 | update_fifo_loop[7].user_update_fifo_m/ram_reg | Implied   | 16 x 64              | RAM32M16 x 5   | 
+--------------------------------+------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |shift_window__xdcDup__1__GC0 |           1|       359|
|2     |shift_window__xdcDup__2__GC0 |           1|       359|
|3     |shift_window__xdcDup__3__GC0 |           1|       359|
|4     |shift_window__xdcDup__4__GC0 |           1|       359|
|5     |shift_window__xdcDup__5__GC0 |           1|       359|
|6     |shift_window__xdcDup__6__GC0 |           1|       359|
|7     |shift_window__xdcDup__7__GC0 |           1|       359|
|8     |shift_window__GC0            |           1|       359|
|9     |cal_image__GC0               |           1|     14397|
|10    |pl_top_GT0                   |           1|     36409|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\axi_interface_control_m1/information_read_write_m1/one_layer_finish_r1_reg__0 ) from module (pl_top_GT0) as it is equivalent to (\axi_interface_control_m1/information_read_write_m1/one_layer_finish_r1_reg ) and driving same net [D:/postureRec/posture_recognition/posture_recognition.srcs/sources_1/new/information_read_write.v:593]
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:57 ; elapsed = 00:02:58 . Memory (MB): peak = 2215.551 ; gain = 1327.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:D[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[40] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg:C[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:00 ; elapsed = 00:03:01 . Memory (MB): peak = 2215.551 ; gain = 1327.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:00 ; elapsed = 00:03:01 . Memory (MB): peak = 2215.551 ; gain = 1327.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'information_read_write' to reference 'sub_com' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:03 ; elapsed = 00:03:04 . Memory (MB): peak = 2215.551 ; gain = 1327.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:03 ; elapsed = 00:03:04 . Memory (MB): peak = 2215.551 ; gain = 1327.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:04 ; elapsed = 00:03:05 . Memory (MB): peak = 2215.551 ; gain = 1327.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:04 ; elapsed = 00:03:05 . Memory (MB): peak = 2215.551 ; gain = 1327.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pl_top      | cal_image_m1/shift_window_loop[0].shift_window_m/conv_en_reg                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|pl_top      | buffer_control_m1/image_write_buffer_control_m1/post_to_ram_virtual_path_m1/q_temp_reg[0][63]            | 3      | 256   | NO           | NO                 | YES               | 256    | 0       | 
|pl_top      | deal_PostImage_m1/summation_m1/r_valid_r1_reg                                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pl_top      | deal_PostImage_m1/summation_m1/sum_q_reg[255]                                                            | 3      | 256   | NO           | NO                 | YES               | 256    | 0       | 
|pl_top      | deal_PostImage_m1/summation_m1/result_temp_r2_reg[255]                                                   | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|pl_top      | deal_PostImage_m1/summation_m1/result_temp_r2_reg[127]                                                   | 4      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|pl_top      | deal_PostImage_m1/norm_and_activation[0].activation_m/linear_activation_m/image_q_valid_reg              | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|pl_top      | deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/maxpooling_finish_gen_m1/maxpooling_finish_temp3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pl_top      | deal_PostImage_m1/norm_en_r4_reg                                                                         | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pl_top      | load_data_m1/load_image_m1/image_one_return_finish_ready_temp_reg                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |PLL                               |         1|
|2     |head_for_interate_dram            |         1|
|3     |sub_unit                          |         1|
|4     |head_fifo                         |         1|
|5     |image_ram_rd_addr_add             |         1|
|6     |image_ram                         |         8|
|7     |image_prerd_toaxi_fifo            |         1|
|8     |post_image_ram                    |         8|
|9     |kernel_fifo                       |         8|
|10    |float_multiply                    |        88|
|11    |float_add_IP_use_DSP_multilatency |        63|
|12    |fifo_shift_window                 |         8|
|13    |stayInstep_fifo                   |         8|
|14    |floating_point_compare            |        24|
|15    |combine2data_fifo                 |         8|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |PLL                                   |     1|
|2     |combine2data_fifo                     |     1|
|3     |combine2data_fifo__10                 |     1|
|4     |combine2data_fifo__11                 |     1|
|5     |combine2data_fifo__12                 |     1|
|6     |combine2data_fifo__13                 |     1|
|7     |combine2data_fifo__14                 |     1|
|8     |combine2data_fifo__8                  |     1|
|9     |combine2data_fifo__9                  |     1|
|10    |fifo_shift_window                     |     1|
|11    |fifo_shift_window__10                 |     1|
|12    |fifo_shift_window__11                 |     1|
|13    |fifo_shift_window__12                 |     1|
|14    |fifo_shift_window__13                 |     1|
|15    |fifo_shift_window__14                 |     1|
|16    |fifo_shift_window__8                  |     1|
|17    |fifo_shift_window__9                  |     1|
|18    |float_add_IP_use_DSP_multilatency     |     1|
|19    |float_add_IP_use_DSP_multilatency__15 |     1|
|20    |float_add_IP_use_DSP_multilatency__16 |     1|
|21    |float_add_IP_use_DSP_multilatency__17 |     1|
|22    |float_add_IP_use_DSP_multilatency__18 |     1|
|23    |float_add_IP_use_DSP_multilatency__19 |     1|
|24    |float_add_IP_use_DSP_multilatency__20 |     1|
|25    |float_add_IP_use_DSP_multilatency__21 |     1|
|26    |float_add_IP_use_DSP_multilatency__22 |     1|
|27    |float_add_IP_use_DSP_multilatency__23 |     1|
|28    |float_add_IP_use_DSP_multilatency__24 |     1|
|29    |float_add_IP_use_DSP_multilatency__25 |     1|
|30    |float_add_IP_use_DSP_multilatency__26 |     1|
|31    |float_add_IP_use_DSP_multilatency__27 |     1|
|32    |float_add_IP_use_DSP_multilatency__28 |     1|
|33    |float_add_IP_use_DSP_multilatency__29 |     1|
|34    |float_add_IP_use_DSP_multilatency__30 |     1|
|35    |float_add_IP_use_DSP_multilatency__31 |     1|
|36    |float_add_IP_use_DSP_multilatency__32 |     1|
|37    |float_add_IP_use_DSP_multilatency__33 |     1|
|38    |float_add_IP_use_DSP_multilatency__34 |     1|
|39    |float_add_IP_use_DSP_multilatency__35 |     1|
|40    |float_add_IP_use_DSP_multilatency__36 |     1|
|41    |float_add_IP_use_DSP_multilatency__37 |     1|
|42    |float_add_IP_use_DSP_multilatency__38 |     1|
|43    |float_add_IP_use_DSP_multilatency__39 |     1|
|44    |float_add_IP_use_DSP_multilatency__40 |     1|
|45    |float_add_IP_use_DSP_multilatency__41 |     1|
|46    |float_add_IP_use_DSP_multilatency__42 |     1|
|47    |float_add_IP_use_DSP_multilatency__43 |     1|
|48    |float_add_IP_use_DSP_multilatency__44 |     1|
|49    |float_add_IP_use_DSP_multilatency__45 |     1|
|50    |float_add_IP_use_DSP_multilatency__46 |     1|
|51    |float_add_IP_use_DSP_multilatency__47 |     1|
|52    |float_add_IP_use_DSP_multilatency__48 |     1|
|53    |float_add_IP_use_DSP_multilatency__49 |     1|
|54    |float_add_IP_use_DSP_multilatency__50 |     1|
|55    |float_add_IP_use_DSP_multilatency__51 |     1|
|56    |float_add_IP_use_DSP_multilatency__52 |     1|
|57    |float_add_IP_use_DSP_multilatency__53 |     1|
|58    |float_add_IP_use_DSP_multilatency__54 |     1|
|59    |float_add_IP_use_DSP_multilatency__55 |     1|
|60    |float_add_IP_use_DSP_multilatency__56 |     1|
|61    |float_add_IP_use_DSP_multilatency__57 |     1|
|62    |float_add_IP_use_DSP_multilatency__58 |     1|
|63    |float_add_IP_use_DSP_multilatency__59 |     1|
|64    |float_add_IP_use_DSP_multilatency__60 |     1|
|65    |float_add_IP_use_DSP_multilatency__61 |     1|
|66    |float_add_IP_use_DSP_multilatency__62 |     1|
|67    |float_add_IP_use_DSP_multilatency__63 |     1|
|68    |float_add_IP_use_DSP_multilatency__64 |     1|
|69    |float_add_IP_use_DSP_multilatency__65 |     1|
|70    |float_add_IP_use_DSP_multilatency__66 |     1|
|71    |float_add_IP_use_DSP_multilatency__67 |     1|
|72    |float_add_IP_use_DSP_multilatency__68 |     1|
|73    |float_add_IP_use_DSP_multilatency__69 |     1|
|74    |float_add_IP_use_DSP_multilatency__70 |     1|
|75    |float_add_IP_use_DSP_multilatency__71 |     1|
|76    |float_add_IP_use_DSP_multilatency__72 |     1|
|77    |float_add_IP_use_DSP_multilatency__73 |     1|
|78    |float_add_IP_use_DSP_multilatency__74 |     1|
|79    |float_add_IP_use_DSP_multilatency__75 |     1|
|80    |float_add_IP_use_DSP_multilatency__76 |     1|
|81    |float_multiply                        |     1|
|82    |float_multiply__100                   |     1|
|83    |float_multiply__101                   |     1|
|84    |float_multiply__102                   |     1|
|85    |float_multiply__103                   |     1|
|86    |float_multiply__104                   |     1|
|87    |float_multiply__105                   |     1|
|88    |float_multiply__106                   |     1|
|89    |float_multiply__107                   |     1|
|90    |float_multiply__108                   |     1|
|91    |float_multiply__22                    |     1|
|92    |float_multiply__23                    |     1|
|93    |float_multiply__24                    |     1|
|94    |float_multiply__25                    |     1|
|95    |float_multiply__26                    |     1|
|96    |float_multiply__27                    |     1|
|97    |float_multiply__28                    |     1|
|98    |float_multiply__29                    |     1|
|99    |float_multiply__30                    |     1|
|100   |float_multiply__31                    |     1|
|101   |float_multiply__32                    |     1|
|102   |float_multiply__33                    |     1|
|103   |float_multiply__34                    |     1|
|104   |float_multiply__35                    |     1|
|105   |float_multiply__36                    |     1|
|106   |float_multiply__37                    |     1|
|107   |float_multiply__38                    |     1|
|108   |float_multiply__39                    |     1|
|109   |float_multiply__40                    |     1|
|110   |float_multiply__41                    |     1|
|111   |float_multiply__42                    |     1|
|112   |float_multiply__43                    |     1|
|113   |float_multiply__44                    |     1|
|114   |float_multiply__45                    |     1|
|115   |float_multiply__46                    |     1|
|116   |float_multiply__47                    |     1|
|117   |float_multiply__48                    |     1|
|118   |float_multiply__49                    |     1|
|119   |float_multiply__50                    |     1|
|120   |float_multiply__51                    |     1|
|121   |float_multiply__52                    |     1|
|122   |float_multiply__53                    |     1|
|123   |float_multiply__54                    |     1|
|124   |float_multiply__55                    |     1|
|125   |float_multiply__56                    |     1|
|126   |float_multiply__57                    |     1|
|127   |float_multiply__58                    |     1|
|128   |float_multiply__59                    |     1|
|129   |float_multiply__60                    |     1|
|130   |float_multiply__61                    |     1|
|131   |float_multiply__62                    |     1|
|132   |float_multiply__63                    |     1|
|133   |float_multiply__64                    |     1|
|134   |float_multiply__65                    |     1|
|135   |float_multiply__66                    |     1|
|136   |float_multiply__67                    |     1|
|137   |float_multiply__68                    |     1|
|138   |float_multiply__69                    |     1|
|139   |float_multiply__70                    |     1|
|140   |float_multiply__71                    |     1|
|141   |float_multiply__72                    |     1|
|142   |float_multiply__73                    |     1|
|143   |float_multiply__74                    |     1|
|144   |float_multiply__75                    |     1|
|145   |float_multiply__76                    |     1|
|146   |float_multiply__77                    |     1|
|147   |float_multiply__78                    |     1|
|148   |float_multiply__79                    |     1|
|149   |float_multiply__80                    |     1|
|150   |float_multiply__81                    |     1|
|151   |float_multiply__82                    |     1|
|152   |float_multiply__83                    |     1|
|153   |float_multiply__84                    |     1|
|154   |float_multiply__85                    |     1|
|155   |float_multiply__86                    |     1|
|156   |float_multiply__87                    |     1|
|157   |float_multiply__88                    |     1|
|158   |float_multiply__89                    |     1|
|159   |float_multiply__90                    |     1|
|160   |float_multiply__91                    |     1|
|161   |float_multiply__92                    |     1|
|162   |float_multiply__93                    |     1|
|163   |float_multiply__94                    |     1|
|164   |float_multiply__95                    |     1|
|165   |float_multiply__96                    |     1|
|166   |float_multiply__97                    |     1|
|167   |float_multiply__98                    |     1|
|168   |float_multiply__99                    |     1|
|169   |floating_point_compare                |     1|
|170   |floating_point_compare__10            |     1|
|171   |floating_point_compare__11            |     1|
|172   |floating_point_compare__12            |     1|
|173   |floating_point_compare__13            |     1|
|174   |floating_point_compare__14            |     1|
|175   |floating_point_compare__15            |     1|
|176   |floating_point_compare__16            |     1|
|177   |floating_point_compare__17            |     1|
|178   |floating_point_compare__18            |     1|
|179   |floating_point_compare__19            |     1|
|180   |floating_point_compare__20            |     1|
|181   |floating_point_compare__21            |     1|
|182   |floating_point_compare__22            |     1|
|183   |floating_point_compare__23            |     1|
|184   |floating_point_compare__24            |     1|
|185   |floating_point_compare__25            |     1|
|186   |floating_point_compare__26            |     1|
|187   |floating_point_compare__27            |     1|
|188   |floating_point_compare__28            |     1|
|189   |floating_point_compare__29            |     1|
|190   |floating_point_compare__30            |     1|
|191   |floating_point_compare__8             |     1|
|192   |floating_point_compare__9             |     1|
|193   |head_fifo                             |     1|
|194   |head_for_interate_dram                |     1|
|195   |image_prerd_toaxi_fifo                |     1|
|196   |image_ram                             |     1|
|197   |image_ram__1                          |     1|
|198   |image_ram__2                          |     1|
|199   |image_ram__3                          |     1|
|200   |image_ram__4                          |     1|
|201   |image_ram__5                          |     1|
|202   |image_ram__6                          |     1|
|203   |image_ram__7                          |     1|
|204   |image_ram_rd_addr_add                 |     1|
|205   |kernel_fifo                           |     1|
|206   |kernel_fifo__1                        |     1|
|207   |kernel_fifo__2                        |     1|
|208   |kernel_fifo__3                        |     1|
|209   |kernel_fifo__4                        |     1|
|210   |kernel_fifo__5                        |     1|
|211   |kernel_fifo__6                        |     1|
|212   |kernel_fifo__7                        |     1|
|213   |post_image_ram                        |     1|
|214   |post_image_ram__1                     |     1|
|215   |post_image_ram__2                     |     1|
|216   |post_image_ram__3                     |     1|
|217   |post_image_ram__4                     |     1|
|218   |post_image_ram__5                     |     1|
|219   |post_image_ram__6                     |     1|
|220   |post_image_ram__7                     |     1|
|221   |stayInstep_fifo                       |     1|
|222   |stayInstep_fifo__1                    |     1|
|223   |stayInstep_fifo__2                    |     1|
|224   |stayInstep_fifo__3                    |     1|
|225   |stayInstep_fifo__4                    |     1|
|226   |stayInstep_fifo__5                    |     1|
|227   |stayInstep_fifo__6                    |     1|
|228   |stayInstep_fifo__7                    |     1|
|229   |sub_unit                              |     1|
|230   |CARRY8                                |    80|
|231   |DSP_ALU_1                             |     1|
|232   |DSP_A_B_DATA_1                        |     1|
|233   |DSP_C_DATA_1                          |     1|
|234   |DSP_MULTIPLIER                        |     1|
|235   |DSP_M_DATA_1                          |     1|
|236   |DSP_OUTPUT_1                          |     1|
|237   |DSP_PREADD                            |     1|
|238   |DSP_PREADD_DATA                       |     1|
|239   |LUT1                                  |    59|
|240   |LUT2                                  |   377|
|241   |LUT3                                  |  2797|
|242   |LUT4                                  |  1400|
|243   |LUT5                                  |   545|
|244   |LUT6                                  |   535|
|245   |MUXF7                                 |     1|
|246   |RAM32M16                              |    24|
|247   |RAMB36E2                              |    24|
|248   |SRL16E                                |   796|
|249   |FDCE                                  |    93|
|250   |FDPE                                  |    19|
|251   |FDRE                                  | 22730|
|252   |FDSE                                  |   260|
|253   |IBUF                                  |     7|
|254   |OBUF                                  |   248|
|255   |OBUFT                                 |     2|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+-----------------------------------------------+------------------------------------------------------------------------------------+------+
|      |Instance                                       |Module                                                                              |Cells |
+------+-----------------------------------------------+------------------------------------------------------------------------------------+------+
|1     |top                                            |                                                                                    | 37569|
|2     |  axi_interface_control_m1                     |axi_interface_control                                                               |   128|
|3     |    axi_read_write_master_m1                   |axi_read_write_master                                                               |    14|
|4     |    information_read_write_m1                  |information_read_write                                                              |   114|
|5     |      AXI_4KBboundary_read                     |AXI_4KBboundary                                                                     |    10|
|6     |      AXI_4KBboundary_write                    |AXI_4KBboundary_51                                                                  |    12|
|7     |      iterate_head_m1                          |iterate_head                                                                        |    70|
|8     |      sub_com_m1                               |sub_com                                                                             |    16|
|9     |  buffer_control_m1                            |buffer_control                                                                      |  3173|
|10    |    head_bufer_control_m1                      |head_bufer_control                                                                  |    68|
|11    |    image_read_buffer_control_m1               |image_read_buffer_control                                                           |   300|
|12    |      image_ram_rd_start_addr_reg              |\buffer_control_m1/image_read_buffer_control_m1/image_ram_rd_start_addr_reg_funnel  |     8|
|13    |    image_write_buffer_control_m1              |image_write_buffer_control                                                          |  2259|
|14    |      mux_ramtofifo_data_m1                    |mux_ramtofifo_data                                                                  |    64|
|15    |      post_to_ram_virtual_path_m1              |post_to_ram_virtual_path                                                            |   512|
|16    |      ram_to_post_virtual_path_m1              |ram_to_post_virtual_path                                                            |   336|
|17    |    kernel_buffer_control_m1                   |kernel_buffer_control                                                               |   546|
|18    |  cal_image_m1                                 |cal_image                                                                           | 13338|
|19    |    cal_channel_choose_m                       |cal_channel_choose                                                                  |    36|
|20    |    \shift_window_loop[0].conv_m               |conv__xdcDup__1                                                                     |   994|
|21    |      result_adder                             |mul_results_adder__xdcDup__1                                                        |   664|
|22    |        sumorder_control_m1                    |sumorder_control_50                                                                 |   532|
|23    |    \shift_window_loop[0].shift_window_m       |shift_window__xdcDup__1                                                             |   340|
|24    |      shift_control_m1                         |shift_control_49                                                                    |    15|
|25    |    \shift_window_loop[1].conv_m               |conv__xdcDup__2                                                                     |   994|
|26    |      result_adder                             |mul_results_adder__xdcDup__2                                                        |   664|
|27    |        sumorder_control_m1                    |sumorder_control_48                                                                 |   532|
|28    |    \shift_window_loop[1].shift_window_m       |shift_window__xdcDup__2                                                             |   339|
|29    |      shift_control_m1                         |shift_control_47                                                                    |    14|
|30    |    \shift_window_loop[2].conv_m               |conv__xdcDup__3                                                                     |   994|
|31    |      result_adder                             |mul_results_adder__xdcDup__3                                                        |   664|
|32    |        sumorder_control_m1                    |sumorder_control_46                                                                 |   532|
|33    |    \shift_window_loop[2].shift_window_m       |shift_window__xdcDup__3                                                             |   338|
|34    |      shift_control_m1                         |shift_control_45                                                                    |    13|
|35    |    \shift_window_loop[3].conv_m               |conv__xdcDup__4                                                                     |   994|
|36    |      result_adder                             |mul_results_adder__xdcDup__4                                                        |   664|
|37    |        sumorder_control_m1                    |sumorder_control_44                                                                 |   532|
|38    |    \shift_window_loop[3].shift_window_m       |shift_window__xdcDup__4                                                             |   338|
|39    |      shift_control_m1                         |shift_control_43                                                                    |    13|
|40    |    \shift_window_loop[4].conv_m               |conv__xdcDup__5                                                                     |   994|
|41    |      result_adder                             |mul_results_adder__xdcDup__5                                                        |   664|
|42    |        sumorder_control_m1                    |sumorder_control_42                                                                 |   532|
|43    |    \shift_window_loop[4].shift_window_m       |shift_window__xdcDup__5                                                             |   338|
|44    |      shift_control_m1                         |shift_control_41                                                                    |    13|
|45    |    \shift_window_loop[5].conv_m               |conv__xdcDup__6                                                                     |   994|
|46    |      result_adder                             |mul_results_adder__xdcDup__6                                                        |   664|
|47    |        sumorder_control_m1                    |sumorder_control_40                                                                 |   532|
|48    |    \shift_window_loop[5].shift_window_m       |shift_window__xdcDup__6                                                             |   338|
|49    |      shift_control_m1                         |shift_control_39                                                                    |    13|
|50    |    \shift_window_loop[6].conv_m               |conv__xdcDup__7                                                                     |   994|
|51    |      result_adder                             |mul_results_adder__xdcDup__7                                                        |   664|
|52    |        sumorder_control_m1                    |sumorder_control_38                                                                 |   532|
|53    |    \shift_window_loop[6].shift_window_m       |shift_window__xdcDup__7                                                             |   338|
|54    |      shift_control_m1                         |shift_control_37                                                                    |    13|
|55    |    \shift_window_loop[7].conv_m               |conv                                                                                |   995|
|56    |      result_adder                             |mul_results_adder                                                                   |   665|
|57    |        sumorder_control_m1                    |sumorder_control                                                                    |   533|
|58    |    \shift_window_loop[7].shift_window_m       |shift_window                                                                        |   338|
|59    |      shift_control_m1                         |shift_control                                                                       |    13|
|60    |    stayInstep_m                               |stayInstep                                                                          |   273|
|61    |  deal_PostImage_m1                            |deal_PostImage                                                                      | 13762|
|62    |    \max_pooling_loop[0].max_pooling_m         |max_pooling__xdcDup__1                                                              |  1198|
|63    |      maxpooling_finish_gen_m1                 |maxpooling_finish_gen                                                               |    73|
|64    |      user_maxpooling_fifo_max1                |user_maxpooling_fifo_34                                                             |    21|
|65    |      user_maxpooling_fifo_max2                |user_maxpooling_fifo_35                                                             |     1|
|66    |      user_maxpooling_fifo_nomax1              |user_maxpooling_fifo_36                                                             |    99|
|67    |    \max_pooling_loop[1].max_pooling_m         |max_pooling__xdcDup__2                                                              |   621|
|68    |      user_maxpooling_fifo_max1                |user_maxpooling_fifo_31                                                             |    27|
|69    |      user_maxpooling_fifo_max2                |user_maxpooling_fifo_32                                                             |     1|
|70    |      user_maxpooling_fifo_nomax1              |user_maxpooling_fifo_33                                                             |   106|
|71    |    \max_pooling_loop[2].max_pooling_m         |max_pooling__xdcDup__3                                                              |   621|
|72    |      user_maxpooling_fifo_max1                |user_maxpooling_fifo_28                                                             |    27|
|73    |      user_maxpooling_fifo_max2                |user_maxpooling_fifo_29                                                             |     1|
|74    |      user_maxpooling_fifo_nomax1              |user_maxpooling_fifo_30                                                             |   106|
|75    |    \max_pooling_loop[3].max_pooling_m         |max_pooling__xdcDup__4                                                              |   621|
|76    |      user_maxpooling_fifo_max1                |user_maxpooling_fifo_25                                                             |    27|
|77    |      user_maxpooling_fifo_max2                |user_maxpooling_fifo_26                                                             |     1|
|78    |      user_maxpooling_fifo_nomax1              |user_maxpooling_fifo_27                                                             |   106|
|79    |    \max_pooling_loop[4].max_pooling_m         |max_pooling__xdcDup__5                                                              |   621|
|80    |      user_maxpooling_fifo_max1                |user_maxpooling_fifo_22                                                             |    27|
|81    |      user_maxpooling_fifo_max2                |user_maxpooling_fifo_23                                                             |     1|
|82    |      user_maxpooling_fifo_nomax1              |user_maxpooling_fifo_24                                                             |   106|
|83    |    \max_pooling_loop[5].max_pooling_m         |max_pooling__xdcDup__6                                                              |   621|
|84    |      user_maxpooling_fifo_max1                |user_maxpooling_fifo_19                                                             |    27|
|85    |      user_maxpooling_fifo_max2                |user_maxpooling_fifo_20                                                             |     1|
|86    |      user_maxpooling_fifo_nomax1              |user_maxpooling_fifo_21                                                             |   106|
|87    |    \max_pooling_loop[6].max_pooling_m         |max_pooling__xdcDup__7                                                              |   621|
|88    |      user_maxpooling_fifo_max1                |user_maxpooling_fifo_16                                                             |    27|
|89    |      user_maxpooling_fifo_max2                |user_maxpooling_fifo_17                                                             |     1|
|90    |      user_maxpooling_fifo_nomax1              |user_maxpooling_fifo_18                                                             |   106|
|91    |    \max_pooling_loop[7].max_pooling_m         |max_pooling                                                                         |   621|
|92    |      user_maxpooling_fifo_max1                |user_maxpooling_fifo                                                                |    27|
|93    |      user_maxpooling_fifo_max2                |user_maxpooling_fifo_14                                                             |     1|
|94    |      user_maxpooling_fifo_nomax1              |user_maxpooling_fifo_15                                                             |   106|
|95    |    \norm_and_activation[0].activation_m       |activation__xdcDup__1                                                               |   332|
|96    |      leaky_activation_m                       |leaky_activation__xdcDup__1                                                         |   198|
|97    |      linear_activation_m                      |linear_activation_13                                                                |    67|
|98    |    \norm_and_activation[0].batch_norm_m       |batch_norm__xdcDup__1                                                               |   296|
|99    |    \norm_and_activation[1].activation_m       |activation__xdcDup__2                                                               |   332|
|100   |      leaky_activation_m                       |leaky_activation__xdcDup__2                                                         |   198|
|101   |      linear_activation_m                      |linear_activation_12                                                                |    67|
|102   |    \norm_and_activation[1].batch_norm_m       |batch_norm__xdcDup__2                                                               |   296|
|103   |    \norm_and_activation[2].activation_m       |activation__xdcDup__3                                                               |   332|
|104   |      leaky_activation_m                       |leaky_activation__xdcDup__3                                                         |   198|
|105   |      linear_activation_m                      |linear_activation_11                                                                |    67|
|106   |    \norm_and_activation[2].batch_norm_m       |batch_norm__xdcDup__3                                                               |   296|
|107   |    \norm_and_activation[3].activation_m       |activation__xdcDup__4                                                               |   332|
|108   |      leaky_activation_m                       |leaky_activation__xdcDup__4                                                         |   198|
|109   |      linear_activation_m                      |linear_activation_10                                                                |    67|
|110   |    \norm_and_activation[3].batch_norm_m       |batch_norm__xdcDup__4                                                               |   296|
|111   |    \norm_and_activation[4].activation_m       |activation__xdcDup__5                                                               |   332|
|112   |      leaky_activation_m                       |leaky_activation__xdcDup__5                                                         |   198|
|113   |      linear_activation_m                      |linear_activation_9                                                                 |    67|
|114   |    \norm_and_activation[4].batch_norm_m       |batch_norm__xdcDup__5                                                               |   296|
|115   |    \norm_and_activation[5].activation_m       |activation__xdcDup__6                                                               |   332|
|116   |      leaky_activation_m                       |leaky_activation__xdcDup__6                                                         |   198|
|117   |      linear_activation_m                      |linear_activation_8                                                                 |    67|
|118   |    \norm_and_activation[5].batch_norm_m       |batch_norm__xdcDup__6                                                               |   296|
|119   |    \norm_and_activation[6].activation_m       |activation__xdcDup__7                                                               |   332|
|120   |      leaky_activation_m                       |leaky_activation__xdcDup__7                                                         |   198|
|121   |      linear_activation_m                      |linear_activation_7                                                                 |    67|
|122   |    \norm_and_activation[6].batch_norm_m       |batch_norm__xdcDup__7                                                               |   296|
|123   |    \norm_and_activation[7].activation_m       |activation                                                                          |   332|
|124   |      leaky_activation_m                       |leaky_activation                                                                    |   198|
|125   |      linear_activation_m                      |linear_activation                                                                   |    67|
|126   |    \norm_and_activation[7].batch_norm_m       |batch_norm                                                                          |   296|
|127   |    summation_m1                               |summation                                                                           |  2902|
|128   |      sumChannels_m1                           |sumChannels                                                                         |  1072|
|129   |        addTree_m                              |addTree                                                                             |   944|
|130   |    update_m1                                  |update                                                                              |   280|
|131   |      \update_fifo_loop[0].user_update_fifo_m  |user_update_fifo                                                                    |    35|
|132   |      \update_fifo_loop[1].user_update_fifo_m  |user_update_fifo_0                                                                  |    35|
|133   |      \update_fifo_loop[2].user_update_fifo_m  |user_update_fifo_1                                                                  |    35|
|134   |      \update_fifo_loop[3].user_update_fifo_m  |user_update_fifo_2                                                                  |    35|
|135   |      \update_fifo_loop[4].user_update_fifo_m  |user_update_fifo_3                                                                  |    35|
|136   |      \update_fifo_loop[5].user_update_fifo_m  |user_update_fifo_4                                                                  |    35|
|137   |      \update_fifo_loop[6].user_update_fifo_m  |user_update_fifo_5                                                                  |    35|
|138   |      \update_fifo_loop[7].user_update_fifo_m  |user_update_fifo_6                                                                  |    35|
|139   |  interrupt_m1                                 |interrupt                                                                           |    64|
|140   |    inter_finish_counter_m1                    |inter_finish_counter                                                                |    11|
|141   |  load_data_m1                                 |load_data                                                                           |  6844|
|142   |    load_head_m1                               |load_head                                                                           |   361|
|143   |    load_image_m1                              |load_image                                                                          |    74|
|144   |      image_shift_rc_cnt_m1                    |image_shift_rc_cnt                                                                  |    35|
|145   |      image_shift_rc_noaddzero_cnt_m1          |image_shift_rc_noaddzero_cnt                                                        |    35|
|146   |    load_kernel_m1                             |load_kernel                                                                         |  6409|
+------+-----------------------------------------------+------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:04 ; elapsed = 00:03:05 . Memory (MB): peak = 2215.551 ; gain = 1327.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3361 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:33 ; elapsed = 00:02:43 . Memory (MB): peak = 2215.551 ; gain = 564.758
Synthesis Optimization Complete : Time (s): cpu = 00:03:04 ; elapsed = 00:03:05 . Memory (MB): peak = 2215.551 ; gain = 1327.645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
656 Infos, 463 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:17 ; elapsed = 00:03:18 . Memory (MB): peak = 2215.551 ; gain = 1327.645
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/postureRec/posture_recognition/posture_recognition.runs/synth_1/pl_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2215.551 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 24 08:51:51 2018...
