// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Dispatch2Iq(
  input         clock,
  input         reset,
  output        io_in_0_ready,
  input         io_in_0_valid,
  input         io_in_0_bits_preDecodeInfo_valid,
  input         io_in_0_bits_preDecodeInfo_isRVC,
  input  [1:0]  io_in_0_bits_preDecodeInfo_brType,
  input         io_in_0_bits_preDecodeInfo_isCall,
  input         io_in_0_bits_preDecodeInfo_isRet,
  input         io_in_0_bits_pred_taken,
  input         io_in_0_bits_ftqPtr_flag,
  input  [5:0]  io_in_0_bits_ftqPtr_value,
  input  [3:0]  io_in_0_bits_ftqOffset,
  input  [3:0]  io_in_0_bits_srcType_0,
  input  [3:0]  io_in_0_bits_srcType_1,
  input  [34:0] io_in_0_bits_fuType,
  input  [8:0]  io_in_0_bits_fuOpType,
  input         io_in_0_bits_rfWen,
  input  [3:0]  io_in_0_bits_selImm,
  input  [31:0] io_in_0_bits_imm,
  input  [7:0]  io_in_0_bits_psrc_0,
  input  [7:0]  io_in_0_bits_psrc_1,
  input  [7:0]  io_in_0_bits_pdest,
  input         io_in_0_bits_robIdx_flag,
  input  [7:0]  io_in_0_bits_robIdx_value,
  output        io_in_1_ready,
  input         io_in_1_valid,
  input         io_in_1_bits_preDecodeInfo_valid,
  input         io_in_1_bits_preDecodeInfo_isRVC,
  input  [1:0]  io_in_1_bits_preDecodeInfo_brType,
  input         io_in_1_bits_preDecodeInfo_isCall,
  input         io_in_1_bits_preDecodeInfo_isRet,
  input         io_in_1_bits_pred_taken,
  input         io_in_1_bits_ftqPtr_flag,
  input  [5:0]  io_in_1_bits_ftqPtr_value,
  input  [3:0]  io_in_1_bits_ftqOffset,
  input  [3:0]  io_in_1_bits_srcType_0,
  input  [3:0]  io_in_1_bits_srcType_1,
  input  [34:0] io_in_1_bits_fuType,
  input  [8:0]  io_in_1_bits_fuOpType,
  input         io_in_1_bits_rfWen,
  input  [3:0]  io_in_1_bits_selImm,
  input  [31:0] io_in_1_bits_imm,
  input  [7:0]  io_in_1_bits_psrc_0,
  input  [7:0]  io_in_1_bits_psrc_1,
  input  [7:0]  io_in_1_bits_pdest,
  input         io_in_1_bits_robIdx_flag,
  input  [7:0]  io_in_1_bits_robIdx_value,
  output        io_in_2_ready,
  input         io_in_2_valid,
  input         io_in_2_bits_preDecodeInfo_valid,
  input         io_in_2_bits_preDecodeInfo_isRVC,
  input  [1:0]  io_in_2_bits_preDecodeInfo_brType,
  input         io_in_2_bits_preDecodeInfo_isCall,
  input         io_in_2_bits_preDecodeInfo_isRet,
  input         io_in_2_bits_pred_taken,
  input         io_in_2_bits_ftqPtr_flag,
  input  [5:0]  io_in_2_bits_ftqPtr_value,
  input  [3:0]  io_in_2_bits_ftqOffset,
  input  [3:0]  io_in_2_bits_srcType_0,
  input  [3:0]  io_in_2_bits_srcType_1,
  input  [34:0] io_in_2_bits_fuType,
  input  [8:0]  io_in_2_bits_fuOpType,
  input         io_in_2_bits_rfWen,
  input  [3:0]  io_in_2_bits_selImm,
  input  [31:0] io_in_2_bits_imm,
  input  [7:0]  io_in_2_bits_psrc_0,
  input  [7:0]  io_in_2_bits_psrc_1,
  input  [7:0]  io_in_2_bits_pdest,
  input         io_in_2_bits_robIdx_flag,
  input  [7:0]  io_in_2_bits_robIdx_value,
  output        io_in_3_ready,
  input         io_in_3_valid,
  input         io_in_3_bits_preDecodeInfo_valid,
  input         io_in_3_bits_preDecodeInfo_isRVC,
  input  [1:0]  io_in_3_bits_preDecodeInfo_brType,
  input         io_in_3_bits_preDecodeInfo_isCall,
  input         io_in_3_bits_preDecodeInfo_isRet,
  input         io_in_3_bits_pred_taken,
  input         io_in_3_bits_ftqPtr_flag,
  input  [5:0]  io_in_3_bits_ftqPtr_value,
  input  [3:0]  io_in_3_bits_ftqOffset,
  input  [3:0]  io_in_3_bits_srcType_0,
  input  [3:0]  io_in_3_bits_srcType_1,
  input  [34:0] io_in_3_bits_fuType,
  input  [8:0]  io_in_3_bits_fuOpType,
  input         io_in_3_bits_rfWen,
  input  [3:0]  io_in_3_bits_selImm,
  input  [31:0] io_in_3_bits_imm,
  input  [7:0]  io_in_3_bits_psrc_0,
  input  [7:0]  io_in_3_bits_psrc_1,
  input  [7:0]  io_in_3_bits_pdest,
  input         io_in_3_bits_robIdx_flag,
  input  [7:0]  io_in_3_bits_robIdx_value,
  output        io_in_4_ready,
  input         io_in_4_valid,
  input         io_in_4_bits_preDecodeInfo_valid,
  input         io_in_4_bits_preDecodeInfo_isRVC,
  input  [1:0]  io_in_4_bits_preDecodeInfo_brType,
  input         io_in_4_bits_preDecodeInfo_isCall,
  input         io_in_4_bits_preDecodeInfo_isRet,
  input         io_in_4_bits_pred_taken,
  input         io_in_4_bits_ftqPtr_flag,
  input  [5:0]  io_in_4_bits_ftqPtr_value,
  input  [3:0]  io_in_4_bits_ftqOffset,
  input  [3:0]  io_in_4_bits_srcType_0,
  input  [3:0]  io_in_4_bits_srcType_1,
  input  [34:0] io_in_4_bits_fuType,
  input  [8:0]  io_in_4_bits_fuOpType,
  input         io_in_4_bits_rfWen,
  input         io_in_4_bits_fpWen,
  input         io_in_4_bits_vecWen,
  input         io_in_4_bits_v0Wen,
  input         io_in_4_bits_vlWen,
  input         io_in_4_bits_flushPipe,
  input  [3:0]  io_in_4_bits_selImm,
  input  [31:0] io_in_4_bits_imm,
  input         io_in_4_bits_fpu_typeTagOut,
  input         io_in_4_bits_fpu_wflags,
  input  [1:0]  io_in_4_bits_fpu_typ,
  input  [2:0]  io_in_4_bits_fpu_rm,
  input  [7:0]  io_in_4_bits_psrc_0,
  input  [7:0]  io_in_4_bits_psrc_1,
  input  [7:0]  io_in_4_bits_pdest,
  input         io_in_4_bits_robIdx_flag,
  input  [7:0]  io_in_4_bits_robIdx_value,
  output        io_in_5_ready,
  input         io_in_5_valid,
  input         io_in_5_bits_preDecodeInfo_valid,
  input         io_in_5_bits_preDecodeInfo_isRVC,
  input  [1:0]  io_in_5_bits_preDecodeInfo_brType,
  input         io_in_5_bits_preDecodeInfo_isCall,
  input         io_in_5_bits_preDecodeInfo_isRet,
  input         io_in_5_bits_pred_taken,
  input         io_in_5_bits_ftqPtr_flag,
  input  [5:0]  io_in_5_bits_ftqPtr_value,
  input  [3:0]  io_in_5_bits_ftqOffset,
  input  [3:0]  io_in_5_bits_srcType_0,
  input  [3:0]  io_in_5_bits_srcType_1,
  input  [34:0] io_in_5_bits_fuType,
  input  [8:0]  io_in_5_bits_fuOpType,
  input         io_in_5_bits_rfWen,
  input         io_in_5_bits_fpWen,
  input         io_in_5_bits_vecWen,
  input         io_in_5_bits_v0Wen,
  input         io_in_5_bits_vlWen,
  input         io_in_5_bits_flushPipe,
  input  [3:0]  io_in_5_bits_selImm,
  input  [31:0] io_in_5_bits_imm,
  input         io_in_5_bits_fpu_typeTagOut,
  input         io_in_5_bits_fpu_wflags,
  input  [1:0]  io_in_5_bits_fpu_typ,
  input  [2:0]  io_in_5_bits_fpu_rm,
  input  [7:0]  io_in_5_bits_psrc_0,
  input  [7:0]  io_in_5_bits_psrc_1,
  input  [7:0]  io_in_5_bits_pdest,
  input         io_in_5_bits_robIdx_flag,
  input  [7:0]  io_in_5_bits_robIdx_value,
  output        io_in_6_ready,
  input         io_in_6_valid,
  input         io_in_6_bits_preDecodeInfo_valid,
  input         io_in_6_bits_preDecodeInfo_isRVC,
  input  [1:0]  io_in_6_bits_preDecodeInfo_brType,
  input         io_in_6_bits_preDecodeInfo_isCall,
  input         io_in_6_bits_preDecodeInfo_isRet,
  input         io_in_6_bits_pred_taken,
  input         io_in_6_bits_ftqPtr_flag,
  input  [5:0]  io_in_6_bits_ftqPtr_value,
  input  [3:0]  io_in_6_bits_ftqOffset,
  input  [3:0]  io_in_6_bits_srcType_0,
  input  [3:0]  io_in_6_bits_srcType_1,
  input  [34:0] io_in_6_bits_fuType,
  input  [8:0]  io_in_6_bits_fuOpType,
  input         io_in_6_bits_rfWen,
  input         io_in_6_bits_fpWen,
  input         io_in_6_bits_vecWen,
  input         io_in_6_bits_v0Wen,
  input         io_in_6_bits_vlWen,
  input         io_in_6_bits_flushPipe,
  input  [3:0]  io_in_6_bits_selImm,
  input  [31:0] io_in_6_bits_imm,
  input         io_in_6_bits_fpu_typeTagOut,
  input         io_in_6_bits_fpu_wflags,
  input  [1:0]  io_in_6_bits_fpu_typ,
  input  [2:0]  io_in_6_bits_fpu_rm,
  input  [7:0]  io_in_6_bits_psrc_0,
  input  [7:0]  io_in_6_bits_psrc_1,
  input  [7:0]  io_in_6_bits_pdest,
  input         io_in_6_bits_robIdx_flag,
  input  [7:0]  io_in_6_bits_robIdx_value,
  output        io_in_7_ready,
  input         io_in_7_valid,
  input         io_in_7_bits_preDecodeInfo_valid,
  input         io_in_7_bits_preDecodeInfo_isRVC,
  input  [1:0]  io_in_7_bits_preDecodeInfo_brType,
  input         io_in_7_bits_preDecodeInfo_isCall,
  input         io_in_7_bits_preDecodeInfo_isRet,
  input         io_in_7_bits_pred_taken,
  input         io_in_7_bits_ftqPtr_flag,
  input  [5:0]  io_in_7_bits_ftqPtr_value,
  input  [3:0]  io_in_7_bits_ftqOffset,
  input  [3:0]  io_in_7_bits_srcType_0,
  input  [3:0]  io_in_7_bits_srcType_1,
  input  [34:0] io_in_7_bits_fuType,
  input  [8:0]  io_in_7_bits_fuOpType,
  input         io_in_7_bits_rfWen,
  input         io_in_7_bits_fpWen,
  input         io_in_7_bits_vecWen,
  input         io_in_7_bits_v0Wen,
  input         io_in_7_bits_vlWen,
  input         io_in_7_bits_flushPipe,
  input  [3:0]  io_in_7_bits_selImm,
  input  [31:0] io_in_7_bits_imm,
  input         io_in_7_bits_fpu_typeTagOut,
  input         io_in_7_bits_fpu_wflags,
  input  [1:0]  io_in_7_bits_fpu_typ,
  input  [2:0]  io_in_7_bits_fpu_rm,
  input  [7:0]  io_in_7_bits_psrc_0,
  input  [7:0]  io_in_7_bits_psrc_1,
  input  [7:0]  io_in_7_bits_pdest,
  input         io_in_7_bits_robIdx_flag,
  input  [7:0]  io_in_7_bits_robIdx_value,
  output [7:0]  io_readIntState_0_req,
  input         io_readIntState_0_resp,
  input  [1:0]  io_readIntState_0_loadDependency_0,
  input  [1:0]  io_readIntState_0_loadDependency_1,
  input  [1:0]  io_readIntState_0_loadDependency_2,
  output [7:0]  io_readIntState_1_req,
  input         io_readIntState_1_resp,
  input  [1:0]  io_readIntState_1_loadDependency_0,
  input  [1:0]  io_readIntState_1_loadDependency_1,
  input  [1:0]  io_readIntState_1_loadDependency_2,
  output [7:0]  io_readIntState_2_req,
  input         io_readIntState_2_resp,
  input  [1:0]  io_readIntState_2_loadDependency_0,
  input  [1:0]  io_readIntState_2_loadDependency_1,
  input  [1:0]  io_readIntState_2_loadDependency_2,
  output [7:0]  io_readIntState_3_req,
  input         io_readIntState_3_resp,
  input  [1:0]  io_readIntState_3_loadDependency_0,
  input  [1:0]  io_readIntState_3_loadDependency_1,
  input  [1:0]  io_readIntState_3_loadDependency_2,
  output [7:0]  io_readIntState_4_req,
  input         io_readIntState_4_resp,
  input  [1:0]  io_readIntState_4_loadDependency_0,
  input  [1:0]  io_readIntState_4_loadDependency_1,
  input  [1:0]  io_readIntState_4_loadDependency_2,
  output [7:0]  io_readIntState_5_req,
  input         io_readIntState_5_resp,
  input  [1:0]  io_readIntState_5_loadDependency_0,
  input  [1:0]  io_readIntState_5_loadDependency_1,
  input  [1:0]  io_readIntState_5_loadDependency_2,
  output [7:0]  io_readIntState_6_req,
  input         io_readIntState_6_resp,
  input  [1:0]  io_readIntState_6_loadDependency_0,
  input  [1:0]  io_readIntState_6_loadDependency_1,
  input  [1:0]  io_readIntState_6_loadDependency_2,
  output [7:0]  io_readIntState_7_req,
  input         io_readIntState_7_resp,
  input  [1:0]  io_readIntState_7_loadDependency_0,
  input  [1:0]  io_readIntState_7_loadDependency_1,
  input  [1:0]  io_readIntState_7_loadDependency_2,
  output [7:0]  io_readIntState_8_req,
  input         io_readIntState_8_resp,
  input  [1:0]  io_readIntState_8_loadDependency_0,
  input  [1:0]  io_readIntState_8_loadDependency_1,
  input  [1:0]  io_readIntState_8_loadDependency_2,
  output [7:0]  io_readIntState_9_req,
  input         io_readIntState_9_resp,
  input  [1:0]  io_readIntState_9_loadDependency_0,
  input  [1:0]  io_readIntState_9_loadDependency_1,
  input  [1:0]  io_readIntState_9_loadDependency_2,
  output [7:0]  io_readIntState_10_req,
  input         io_readIntState_10_resp,
  input  [1:0]  io_readIntState_10_loadDependency_0,
  input  [1:0]  io_readIntState_10_loadDependency_1,
  input  [1:0]  io_readIntState_10_loadDependency_2,
  output [7:0]  io_readIntState_11_req,
  input         io_readIntState_11_resp,
  input  [1:0]  io_readIntState_11_loadDependency_0,
  input  [1:0]  io_readIntState_11_loadDependency_1,
  input  [1:0]  io_readIntState_11_loadDependency_2,
  output [7:0]  io_readIntState_12_req,
  input         io_readIntState_12_resp,
  input  [1:0]  io_readIntState_12_loadDependency_0,
  input  [1:0]  io_readIntState_12_loadDependency_1,
  input  [1:0]  io_readIntState_12_loadDependency_2,
  output [7:0]  io_readIntState_13_req,
  input         io_readIntState_13_resp,
  input  [1:0]  io_readIntState_13_loadDependency_0,
  input  [1:0]  io_readIntState_13_loadDependency_1,
  input  [1:0]  io_readIntState_13_loadDependency_2,
  output [7:0]  io_readIntState_14_req,
  input         io_readIntState_14_resp,
  input  [1:0]  io_readIntState_14_loadDependency_0,
  input  [1:0]  io_readIntState_14_loadDependency_1,
  input  [1:0]  io_readIntState_14_loadDependency_2,
  output [7:0]  io_readIntState_15_req,
  input         io_readIntState_15_resp,
  input  [1:0]  io_readIntState_15_loadDependency_0,
  input  [1:0]  io_readIntState_15_loadDependency_1,
  input  [1:0]  io_readIntState_15_loadDependency_2,
  output        io_readRCTagTableState_0_ren,
  output [7:0]  io_readRCTagTableState_0_tag,
  input         io_readRCTagTableState_0_valid,
  input  [4:0]  io_readRCTagTableState_0_addr,
  output        io_readRCTagTableState_1_ren,
  output [7:0]  io_readRCTagTableState_1_tag,
  input         io_readRCTagTableState_1_valid,
  input  [4:0]  io_readRCTagTableState_1_addr,
  output        io_readRCTagTableState_2_ren,
  output [7:0]  io_readRCTagTableState_2_tag,
  input         io_readRCTagTableState_2_valid,
  input  [4:0]  io_readRCTagTableState_2_addr,
  output        io_readRCTagTableState_3_ren,
  output [7:0]  io_readRCTagTableState_3_tag,
  input         io_readRCTagTableState_3_valid,
  input  [4:0]  io_readRCTagTableState_3_addr,
  output        io_readRCTagTableState_4_ren,
  output [7:0]  io_readRCTagTableState_4_tag,
  input         io_readRCTagTableState_4_valid,
  input  [4:0]  io_readRCTagTableState_4_addr,
  output        io_readRCTagTableState_5_ren,
  output [7:0]  io_readRCTagTableState_5_tag,
  input         io_readRCTagTableState_5_valid,
  input  [4:0]  io_readRCTagTableState_5_addr,
  output        io_readRCTagTableState_6_ren,
  output [7:0]  io_readRCTagTableState_6_tag,
  input         io_readRCTagTableState_6_valid,
  input  [4:0]  io_readRCTagTableState_6_addr,
  output        io_readRCTagTableState_7_ren,
  output [7:0]  io_readRCTagTableState_7_tag,
  input         io_readRCTagTableState_7_valid,
  input  [4:0]  io_readRCTagTableState_7_addr,
  output        io_readRCTagTableState_8_ren,
  output [7:0]  io_readRCTagTableState_8_tag,
  input         io_readRCTagTableState_8_valid,
  input  [4:0]  io_readRCTagTableState_8_addr,
  output        io_readRCTagTableState_9_ren,
  output [7:0]  io_readRCTagTableState_9_tag,
  input         io_readRCTagTableState_9_valid,
  input  [4:0]  io_readRCTagTableState_9_addr,
  output        io_readRCTagTableState_10_ren,
  output [7:0]  io_readRCTagTableState_10_tag,
  input         io_readRCTagTableState_10_valid,
  input  [4:0]  io_readRCTagTableState_10_addr,
  output        io_readRCTagTableState_11_ren,
  output [7:0]  io_readRCTagTableState_11_tag,
  input         io_readRCTagTableState_11_valid,
  input  [4:0]  io_readRCTagTableState_11_addr,
  output        io_readRCTagTableState_12_ren,
  output [7:0]  io_readRCTagTableState_12_tag,
  input         io_readRCTagTableState_12_valid,
  input  [4:0]  io_readRCTagTableState_12_addr,
  output        io_readRCTagTableState_13_ren,
  output [7:0]  io_readRCTagTableState_13_tag,
  input         io_readRCTagTableState_13_valid,
  input  [4:0]  io_readRCTagTableState_13_addr,
  output        io_readRCTagTableState_14_ren,
  output [7:0]  io_readRCTagTableState_14_tag,
  input         io_readRCTagTableState_14_valid,
  input  [4:0]  io_readRCTagTableState_14_addr,
  output        io_readRCTagTableState_15_ren,
  output [7:0]  io_readRCTagTableState_15_tag,
  input         io_readRCTagTableState_15_valid,
  input  [4:0]  io_readRCTagTableState_15_addr,
  output        io_out_3_0_valid,
  output        io_out_3_0_bits_preDecodeInfo_valid,
  output        io_out_3_0_bits_preDecodeInfo_isRVC,
  output [1:0]  io_out_3_0_bits_preDecodeInfo_brType,
  output        io_out_3_0_bits_preDecodeInfo_isCall,
  output        io_out_3_0_bits_preDecodeInfo_isRet,
  output        io_out_3_0_bits_ftqPtr_flag,
  output [5:0]  io_out_3_0_bits_ftqPtr_value,
  output [3:0]  io_out_3_0_bits_ftqOffset,
  output [3:0]  io_out_3_0_bits_srcType_0,
  output [3:0]  io_out_3_0_bits_srcType_1,
  output [34:0] io_out_3_0_bits_fuType,
  output [8:0]  io_out_3_0_bits_fuOpType,
  output        io_out_3_0_bits_rfWen,
  output        io_out_3_0_bits_flushPipe,
  output [3:0]  io_out_3_0_bits_selImm,
  output [31:0] io_out_3_0_bits_imm,
  output        io_out_3_0_bits_srcState_0,
  output        io_out_3_0_bits_srcState_1,
  output [1:0]  io_out_3_0_bits_srcLoadDependency_0_0,
  output [1:0]  io_out_3_0_bits_srcLoadDependency_0_1,
  output [1:0]  io_out_3_0_bits_srcLoadDependency_0_2,
  output [1:0]  io_out_3_0_bits_srcLoadDependency_1_0,
  output [1:0]  io_out_3_0_bits_srcLoadDependency_1_1,
  output [1:0]  io_out_3_0_bits_srcLoadDependency_1_2,
  output [7:0]  io_out_3_0_bits_psrc_0,
  output [7:0]  io_out_3_0_bits_psrc_1,
  output [7:0]  io_out_3_0_bits_pdest,
  output        io_out_3_0_bits_useRegCache_0,
  output        io_out_3_0_bits_useRegCache_1,
  output [4:0]  io_out_3_0_bits_regCacheIdx_0,
  output [4:0]  io_out_3_0_bits_regCacheIdx_1,
  output        io_out_3_0_bits_robIdx_flag,
  output [7:0]  io_out_3_0_bits_robIdx_value,
  input         io_out_3_1_ready,
  output        io_out_3_1_valid,
  output        io_out_3_1_bits_preDecodeInfo_valid,
  output        io_out_3_1_bits_preDecodeInfo_isRVC,
  output [1:0]  io_out_3_1_bits_preDecodeInfo_brType,
  output        io_out_3_1_bits_preDecodeInfo_isCall,
  output        io_out_3_1_bits_preDecodeInfo_isRet,
  output        io_out_3_1_bits_ftqPtr_flag,
  output [5:0]  io_out_3_1_bits_ftqPtr_value,
  output [3:0]  io_out_3_1_bits_ftqOffset,
  output [3:0]  io_out_3_1_bits_srcType_0,
  output [3:0]  io_out_3_1_bits_srcType_1,
  output [34:0] io_out_3_1_bits_fuType,
  output [8:0]  io_out_3_1_bits_fuOpType,
  output        io_out_3_1_bits_rfWen,
  output        io_out_3_1_bits_flushPipe,
  output [3:0]  io_out_3_1_bits_selImm,
  output [31:0] io_out_3_1_bits_imm,
  output        io_out_3_1_bits_srcState_0,
  output        io_out_3_1_bits_srcState_1,
  output [1:0]  io_out_3_1_bits_srcLoadDependency_0_0,
  output [1:0]  io_out_3_1_bits_srcLoadDependency_0_1,
  output [1:0]  io_out_3_1_bits_srcLoadDependency_0_2,
  output [1:0]  io_out_3_1_bits_srcLoadDependency_1_0,
  output [1:0]  io_out_3_1_bits_srcLoadDependency_1_1,
  output [1:0]  io_out_3_1_bits_srcLoadDependency_1_2,
  output [7:0]  io_out_3_1_bits_psrc_0,
  output [7:0]  io_out_3_1_bits_psrc_1,
  output [7:0]  io_out_3_1_bits_pdest,
  output        io_out_3_1_bits_useRegCache_0,
  output        io_out_3_1_bits_useRegCache_1,
  output [4:0]  io_out_3_1_bits_regCacheIdx_0,
  output [4:0]  io_out_3_1_bits_regCacheIdx_1,
  output        io_out_3_1_bits_robIdx_flag,
  output [7:0]  io_out_3_1_bits_robIdx_value,
  input         io_out_2_0_ready,
  output        io_out_2_0_valid,
  output        io_out_2_0_bits_preDecodeInfo_valid,
  output        io_out_2_0_bits_preDecodeInfo_isRVC,
  output [1:0]  io_out_2_0_bits_preDecodeInfo_brType,
  output        io_out_2_0_bits_preDecodeInfo_isCall,
  output        io_out_2_0_bits_preDecodeInfo_isRet,
  output        io_out_2_0_bits_pred_taken,
  output        io_out_2_0_bits_ftqPtr_flag,
  output [5:0]  io_out_2_0_bits_ftqPtr_value,
  output [3:0]  io_out_2_0_bits_ftqOffset,
  output [3:0]  io_out_2_0_bits_srcType_0,
  output [3:0]  io_out_2_0_bits_srcType_1,
  output [34:0] io_out_2_0_bits_fuType,
  output [8:0]  io_out_2_0_bits_fuOpType,
  output        io_out_2_0_bits_rfWen,
  output        io_out_2_0_bits_fpWen,
  output        io_out_2_0_bits_vecWen,
  output        io_out_2_0_bits_v0Wen,
  output        io_out_2_0_bits_vlWen,
  output [3:0]  io_out_2_0_bits_selImm,
  output [31:0] io_out_2_0_bits_imm,
  output        io_out_2_0_bits_fpu_typeTagOut,
  output        io_out_2_0_bits_fpu_wflags,
  output [1:0]  io_out_2_0_bits_fpu_typ,
  output [2:0]  io_out_2_0_bits_fpu_rm,
  output        io_out_2_0_bits_srcState_0,
  output        io_out_2_0_bits_srcState_1,
  output [1:0]  io_out_2_0_bits_srcLoadDependency_0_0,
  output [1:0]  io_out_2_0_bits_srcLoadDependency_0_1,
  output [1:0]  io_out_2_0_bits_srcLoadDependency_0_2,
  output [1:0]  io_out_2_0_bits_srcLoadDependency_1_0,
  output [1:0]  io_out_2_0_bits_srcLoadDependency_1_1,
  output [1:0]  io_out_2_0_bits_srcLoadDependency_1_2,
  output [7:0]  io_out_2_0_bits_psrc_0,
  output [7:0]  io_out_2_0_bits_psrc_1,
  output [7:0]  io_out_2_0_bits_pdest,
  output        io_out_2_0_bits_useRegCache_0,
  output        io_out_2_0_bits_useRegCache_1,
  output [4:0]  io_out_2_0_bits_regCacheIdx_0,
  output [4:0]  io_out_2_0_bits_regCacheIdx_1,
  output        io_out_2_0_bits_robIdx_flag,
  output [7:0]  io_out_2_0_bits_robIdx_value,
  output        io_out_2_1_valid,
  output        io_out_2_1_bits_preDecodeInfo_valid,
  output        io_out_2_1_bits_preDecodeInfo_isRVC,
  output [1:0]  io_out_2_1_bits_preDecodeInfo_brType,
  output        io_out_2_1_bits_preDecodeInfo_isCall,
  output        io_out_2_1_bits_preDecodeInfo_isRet,
  output        io_out_2_1_bits_pred_taken,
  output        io_out_2_1_bits_ftqPtr_flag,
  output [5:0]  io_out_2_1_bits_ftqPtr_value,
  output [3:0]  io_out_2_1_bits_ftqOffset,
  output [3:0]  io_out_2_1_bits_srcType_0,
  output [3:0]  io_out_2_1_bits_srcType_1,
  output [34:0] io_out_2_1_bits_fuType,
  output [8:0]  io_out_2_1_bits_fuOpType,
  output        io_out_2_1_bits_rfWen,
  output        io_out_2_1_bits_fpWen,
  output        io_out_2_1_bits_vecWen,
  output        io_out_2_1_bits_v0Wen,
  output        io_out_2_1_bits_vlWen,
  output [3:0]  io_out_2_1_bits_selImm,
  output [31:0] io_out_2_1_bits_imm,
  output        io_out_2_1_bits_fpu_typeTagOut,
  output        io_out_2_1_bits_fpu_wflags,
  output [1:0]  io_out_2_1_bits_fpu_typ,
  output [2:0]  io_out_2_1_bits_fpu_rm,
  output        io_out_2_1_bits_srcState_0,
  output        io_out_2_1_bits_srcState_1,
  output [1:0]  io_out_2_1_bits_srcLoadDependency_0_0,
  output [1:0]  io_out_2_1_bits_srcLoadDependency_0_1,
  output [1:0]  io_out_2_1_bits_srcLoadDependency_0_2,
  output [1:0]  io_out_2_1_bits_srcLoadDependency_1_0,
  output [1:0]  io_out_2_1_bits_srcLoadDependency_1_1,
  output [1:0]  io_out_2_1_bits_srcLoadDependency_1_2,
  output [7:0]  io_out_2_1_bits_psrc_0,
  output [7:0]  io_out_2_1_bits_psrc_1,
  output [7:0]  io_out_2_1_bits_pdest,
  output        io_out_2_1_bits_useRegCache_0,
  output        io_out_2_1_bits_useRegCache_1,
  output [4:0]  io_out_2_1_bits_regCacheIdx_0,
  output [4:0]  io_out_2_1_bits_regCacheIdx_1,
  output        io_out_2_1_bits_robIdx_flag,
  output [7:0]  io_out_2_1_bits_robIdx_value,
  output        io_out_1_0_valid,
  output        io_out_1_0_bits_preDecodeInfo_valid,
  output        io_out_1_0_bits_preDecodeInfo_isRVC,
  output [1:0]  io_out_1_0_bits_preDecodeInfo_brType,
  output        io_out_1_0_bits_preDecodeInfo_isCall,
  output        io_out_1_0_bits_preDecodeInfo_isRet,
  output        io_out_1_0_bits_pred_taken,
  output        io_out_1_0_bits_ftqPtr_flag,
  output [5:0]  io_out_1_0_bits_ftqPtr_value,
  output [3:0]  io_out_1_0_bits_ftqOffset,
  output [3:0]  io_out_1_0_bits_srcType_0,
  output [3:0]  io_out_1_0_bits_srcType_1,
  output [34:0] io_out_1_0_bits_fuType,
  output [8:0]  io_out_1_0_bits_fuOpType,
  output        io_out_1_0_bits_rfWen,
  output [3:0]  io_out_1_0_bits_selImm,
  output [31:0] io_out_1_0_bits_imm,
  output        io_out_1_0_bits_srcState_0,
  output        io_out_1_0_bits_srcState_1,
  output [1:0]  io_out_1_0_bits_srcLoadDependency_0_0,
  output [1:0]  io_out_1_0_bits_srcLoadDependency_0_1,
  output [1:0]  io_out_1_0_bits_srcLoadDependency_0_2,
  output [1:0]  io_out_1_0_bits_srcLoadDependency_1_0,
  output [1:0]  io_out_1_0_bits_srcLoadDependency_1_1,
  output [1:0]  io_out_1_0_bits_srcLoadDependency_1_2,
  output [7:0]  io_out_1_0_bits_psrc_0,
  output [7:0]  io_out_1_0_bits_psrc_1,
  output [7:0]  io_out_1_0_bits_pdest,
  output        io_out_1_0_bits_useRegCache_0,
  output        io_out_1_0_bits_useRegCache_1,
  output [4:0]  io_out_1_0_bits_regCacheIdx_0,
  output [4:0]  io_out_1_0_bits_regCacheIdx_1,
  output        io_out_1_0_bits_robIdx_flag,
  output [7:0]  io_out_1_0_bits_robIdx_value,
  input         io_out_1_1_ready,
  output        io_out_1_1_valid,
  output        io_out_1_1_bits_preDecodeInfo_valid,
  output        io_out_1_1_bits_preDecodeInfo_isRVC,
  output [1:0]  io_out_1_1_bits_preDecodeInfo_brType,
  output        io_out_1_1_bits_preDecodeInfo_isCall,
  output        io_out_1_1_bits_preDecodeInfo_isRet,
  output        io_out_1_1_bits_pred_taken,
  output        io_out_1_1_bits_ftqPtr_flag,
  output [5:0]  io_out_1_1_bits_ftqPtr_value,
  output [3:0]  io_out_1_1_bits_ftqOffset,
  output [3:0]  io_out_1_1_bits_srcType_0,
  output [3:0]  io_out_1_1_bits_srcType_1,
  output [34:0] io_out_1_1_bits_fuType,
  output [8:0]  io_out_1_1_bits_fuOpType,
  output        io_out_1_1_bits_rfWen,
  output [3:0]  io_out_1_1_bits_selImm,
  output [31:0] io_out_1_1_bits_imm,
  output        io_out_1_1_bits_srcState_0,
  output        io_out_1_1_bits_srcState_1,
  output [1:0]  io_out_1_1_bits_srcLoadDependency_0_0,
  output [1:0]  io_out_1_1_bits_srcLoadDependency_0_1,
  output [1:0]  io_out_1_1_bits_srcLoadDependency_0_2,
  output [1:0]  io_out_1_1_bits_srcLoadDependency_1_0,
  output [1:0]  io_out_1_1_bits_srcLoadDependency_1_1,
  output [1:0]  io_out_1_1_bits_srcLoadDependency_1_2,
  output [7:0]  io_out_1_1_bits_psrc_0,
  output [7:0]  io_out_1_1_bits_psrc_1,
  output [7:0]  io_out_1_1_bits_pdest,
  output        io_out_1_1_bits_useRegCache_0,
  output        io_out_1_1_bits_useRegCache_1,
  output [4:0]  io_out_1_1_bits_regCacheIdx_0,
  output [4:0]  io_out_1_1_bits_regCacheIdx_1,
  output        io_out_1_1_bits_robIdx_flag,
  output [7:0]  io_out_1_1_bits_robIdx_value,
  input         io_out_0_0_ready,
  output        io_out_0_0_valid,
  output        io_out_0_0_bits_preDecodeInfo_valid,
  output        io_out_0_0_bits_preDecodeInfo_isRVC,
  output [1:0]  io_out_0_0_bits_preDecodeInfo_brType,
  output        io_out_0_0_bits_preDecodeInfo_isCall,
  output        io_out_0_0_bits_preDecodeInfo_isRet,
  output        io_out_0_0_bits_pred_taken,
  output        io_out_0_0_bits_ftqPtr_flag,
  output [5:0]  io_out_0_0_bits_ftqPtr_value,
  output [3:0]  io_out_0_0_bits_ftqOffset,
  output [3:0]  io_out_0_0_bits_srcType_0,
  output [3:0]  io_out_0_0_bits_srcType_1,
  output [34:0] io_out_0_0_bits_fuType,
  output [8:0]  io_out_0_0_bits_fuOpType,
  output        io_out_0_0_bits_rfWen,
  output [3:0]  io_out_0_0_bits_selImm,
  output [31:0] io_out_0_0_bits_imm,
  output        io_out_0_0_bits_srcState_0,
  output        io_out_0_0_bits_srcState_1,
  output [1:0]  io_out_0_0_bits_srcLoadDependency_0_0,
  output [1:0]  io_out_0_0_bits_srcLoadDependency_0_1,
  output [1:0]  io_out_0_0_bits_srcLoadDependency_0_2,
  output [1:0]  io_out_0_0_bits_srcLoadDependency_1_0,
  output [1:0]  io_out_0_0_bits_srcLoadDependency_1_1,
  output [1:0]  io_out_0_0_bits_srcLoadDependency_1_2,
  output [7:0]  io_out_0_0_bits_psrc_0,
  output [7:0]  io_out_0_0_bits_psrc_1,
  output [7:0]  io_out_0_0_bits_pdest,
  output        io_out_0_0_bits_useRegCache_0,
  output        io_out_0_0_bits_useRegCache_1,
  output [4:0]  io_out_0_0_bits_regCacheIdx_0,
  output [4:0]  io_out_0_0_bits_regCacheIdx_1,
  output        io_out_0_0_bits_robIdx_flag,
  output [7:0]  io_out_0_0_bits_robIdx_value,
  output        io_out_0_1_valid,
  output        io_out_0_1_bits_preDecodeInfo_valid,
  output        io_out_0_1_bits_preDecodeInfo_isRVC,
  output [1:0]  io_out_0_1_bits_preDecodeInfo_brType,
  output        io_out_0_1_bits_preDecodeInfo_isCall,
  output        io_out_0_1_bits_preDecodeInfo_isRet,
  output        io_out_0_1_bits_pred_taken,
  output        io_out_0_1_bits_ftqPtr_flag,
  output [5:0]  io_out_0_1_bits_ftqPtr_value,
  output [3:0]  io_out_0_1_bits_ftqOffset,
  output [3:0]  io_out_0_1_bits_srcType_0,
  output [3:0]  io_out_0_1_bits_srcType_1,
  output [34:0] io_out_0_1_bits_fuType,
  output [8:0]  io_out_0_1_bits_fuOpType,
  output        io_out_0_1_bits_rfWen,
  output [3:0]  io_out_0_1_bits_selImm,
  output [31:0] io_out_0_1_bits_imm,
  output        io_out_0_1_bits_srcState_0,
  output        io_out_0_1_bits_srcState_1,
  output [1:0]  io_out_0_1_bits_srcLoadDependency_0_0,
  output [1:0]  io_out_0_1_bits_srcLoadDependency_0_1,
  output [1:0]  io_out_0_1_bits_srcLoadDependency_0_2,
  output [1:0]  io_out_0_1_bits_srcLoadDependency_1_0,
  output [1:0]  io_out_0_1_bits_srcLoadDependency_1_1,
  output [1:0]  io_out_0_1_bits_srcLoadDependency_1_2,
  output [7:0]  io_out_0_1_bits_psrc_0,
  output [7:0]  io_out_0_1_bits_psrc_1,
  output [7:0]  io_out_0_1_bits_pdest,
  output        io_out_0_1_bits_useRegCache_0,
  output        io_out_0_1_bits_useRegCache_1,
  output [4:0]  io_out_0_1_bits_regCacheIdx_0,
  output [4:0]  io_out_0_1_bits_regCacheIdx_1,
  output        io_out_0_1_bits_robIdx_flag,
  output [7:0]  io_out_0_1_bits_robIdx_value,
  input  [4:0]  io_intIQValidNumVec_3_0,
  input  [4:0]  io_intIQValidNumVec_3_1,
  input  [4:0]  io_intIQValidNumVec_2_0,
  input  [4:0]  io_intIQValidNumVec_2_1,
  input  [4:0]  io_intIQValidNumVec_1_0,
  input  [4:0]  io_intIQValidNumVec_1_1,
  input  [4:0]  io_intIQValidNumVec_0_0,
  input  [4:0]  io_intIQValidNumVec_0_1
);

  wire       _uopsIn_0_bits_srcState_0_T_14 =
    io_in_0_bits_srcType_0[0] & io_readIntState_0_resp | io_in_0_bits_srcType_0 == 4'h0;
  wire       _uopsIn_0_bits_srcState_1_T_14 =
    io_in_0_bits_srcType_1[0] & io_readIntState_1_resp | io_in_0_bits_srcType_1 == 4'h0;
  wire       _uopsIn_1_bits_srcState_0_T_14 =
    io_in_1_bits_srcType_0[0] & io_readIntState_2_resp | io_in_1_bits_srcType_0 == 4'h0;
  wire       _uopsIn_1_bits_srcState_1_T_14 =
    io_in_1_bits_srcType_1[0] & io_readIntState_3_resp | io_in_1_bits_srcType_1 == 4'h0;
  wire       _uopsIn_2_bits_srcState_0_T_14 =
    io_in_2_bits_srcType_0[0] & io_readIntState_4_resp | io_in_2_bits_srcType_0 == 4'h0;
  wire       _uopsIn_2_bits_srcState_1_T_14 =
    io_in_2_bits_srcType_1[0] & io_readIntState_5_resp | io_in_2_bits_srcType_1 == 4'h0;
  wire       _uopsIn_3_bits_srcState_0_T_14 =
    io_in_3_bits_srcType_0[0] & io_readIntState_6_resp | io_in_3_bits_srcType_0 == 4'h0;
  wire       _uopsIn_3_bits_srcState_1_T_14 =
    io_in_3_bits_srcType_1[0] & io_readIntState_7_resp | io_in_3_bits_srcType_1 == 4'h0;
  wire       _uopsIn_4_bits_srcState_0_T_14 =
    io_in_4_bits_srcType_0[0] & io_readIntState_8_resp | io_in_4_bits_srcType_0 == 4'h0;
  wire       _uopsIn_4_bits_srcState_1_T_14 =
    io_in_4_bits_srcType_1[0] & io_readIntState_9_resp | io_in_4_bits_srcType_1 == 4'h0;
  wire       _uopsIn_5_bits_srcState_0_T_14 =
    io_in_5_bits_srcType_0[0] & io_readIntState_10_resp | io_in_5_bits_srcType_0 == 4'h0;
  wire       _uopsIn_5_bits_srcState_1_T_14 =
    io_in_5_bits_srcType_1[0] & io_readIntState_11_resp | io_in_5_bits_srcType_1 == 4'h0;
  wire       _uopsIn_6_bits_srcState_0_T_14 =
    io_in_6_bits_srcType_0[0] & io_readIntState_12_resp | io_in_6_bits_srcType_0 == 4'h0;
  wire       _uopsIn_6_bits_srcState_1_T_14 =
    io_in_6_bits_srcType_1[0] & io_readIntState_13_resp | io_in_6_bits_srcType_1 == 4'h0;
  wire       _uopsIn_7_bits_srcState_0_T_14 =
    io_in_7_bits_srcType_0[0] & io_readIntState_14_resp | io_in_7_bits_srcType_0 == 4'h0;
  wire       _uopsIn_7_bits_srcState_1_T_14 =
    io_in_7_bits_srcType_1[0] & io_readIntState_15_resp | io_in_7_bits_srcType_1 == 4'h0;
  wire       uopsIn_0_bits_useRegCache_0 =
    io_readRCTagTableState_0_valid & io_in_0_bits_srcType_0[0];
  wire       uopsIn_0_bits_useRegCache_1 =
    io_readRCTagTableState_1_valid & io_in_0_bits_srcType_1[0];
  wire       uopsIn_1_bits_useRegCache_0 =
    io_readRCTagTableState_2_valid & io_in_1_bits_srcType_0[0];
  wire       uopsIn_1_bits_useRegCache_1 =
    io_readRCTagTableState_3_valid & io_in_1_bits_srcType_1[0];
  wire       uopsIn_2_bits_useRegCache_0 =
    io_readRCTagTableState_4_valid & io_in_2_bits_srcType_0[0];
  wire       uopsIn_2_bits_useRegCache_1 =
    io_readRCTagTableState_5_valid & io_in_2_bits_srcType_1[0];
  wire       uopsIn_3_bits_useRegCache_0 =
    io_readRCTagTableState_6_valid & io_in_3_bits_srcType_0[0];
  wire       uopsIn_3_bits_useRegCache_1 =
    io_readRCTagTableState_7_valid & io_in_3_bits_srcType_1[0];
  wire       uopsIn_4_bits_useRegCache_0 =
    io_readRCTagTableState_8_valid & io_in_4_bits_srcType_0[0];
  wire       uopsIn_4_bits_useRegCache_1 =
    io_readRCTagTableState_9_valid & io_in_4_bits_srcType_1[0];
  wire       uopsIn_5_bits_useRegCache_0 =
    io_readRCTagTableState_10_valid & io_in_5_bits_srcType_0[0];
  wire       uopsIn_5_bits_useRegCache_1 =
    io_readRCTagTableState_11_valid & io_in_5_bits_srcType_1[0];
  wire       uopsIn_6_bits_useRegCache_0 =
    io_readRCTagTableState_12_valid & io_in_6_bits_srcType_0[0];
  wire       uopsIn_6_bits_useRegCache_1 =
    io_readRCTagTableState_13_valid & io_in_6_bits_srcType_1[0];
  wire       uopsIn_7_bits_useRegCache_0 =
    io_readRCTagTableState_14_valid & io_in_7_bits_srcType_0[0];
  wire       uopsIn_7_bits_useRegCache_1 =
    io_readRCTagTableState_15_valid & io_in_7_bits_srcType_1[0];
  wire       IQ0Deq0IsLess = io_intIQValidNumVec_1_0 > io_intIQValidNumVec_0_0;
  wire       IQ0Deq1IsLess = io_intIQValidNumVec_1_1 > io_intIQValidNumVec_0_1;
  wire [4:0] _diffIQ01Deq0_T = 5'(io_intIQValidNumVec_1_0 - io_intIQValidNumVec_0_0);
  wire [4:0] _diffIQ01Deq0_T_2 = 5'(io_intIQValidNumVec_0_0 - io_intIQValidNumVec_1_0);
  wire [3:0] diffIQ01Deq0 = IQ0Deq0IsLess ? _diffIQ01Deq0_T[4:1] : _diffIQ01Deq0_T_2[4:1];
  wire [4:0] _diffIQ01Deq1_T = 5'(io_intIQValidNumVec_1_1 - io_intIQValidNumVec_0_1);
  wire [4:0] _diffIQ01Deq1_T_2 = 5'(io_intIQValidNumVec_0_1 - io_intIQValidNumVec_1_1);
  wire [3:0] diffIQ01Deq1 = IQ0Deq1IsLess ? _diffIQ01Deq1_T[4:1] : _diffIQ01Deq1_T_2[4:1];
  wire       IQ0Deq0IsLess2 = IQ0Deq0IsLess & (|diffIQ01Deq0);
  wire       IQ0Deq1IsLess2 = IQ0Deq1IsLess & (|diffIQ01Deq1);
  wire       IQ0Deq0IsEqual = io_intIQValidNumVec_1_0 == io_intIQValidNumVec_0_0;
  wire       IQ0Deq1IsEqual = io_intIQValidNumVec_1_1 == io_intIQValidNumVec_0_1;
  wire       isDq0Deq0_0 =
    io_in_0_valid
    & (io_in_0_bits_fuType[6] | io_in_0_bits_fuType[7] | io_in_0_bits_fuType[10]);
  wire       isDq0Deq0_1 =
    io_in_1_valid
    & (io_in_1_bits_fuType[6] | io_in_1_bits_fuType[7] | io_in_1_bits_fuType[10]);
  wire       isDq0Deq0_2 =
    io_in_2_valid
    & (io_in_2_bits_fuType[6] | io_in_2_bits_fuType[7] | io_in_2_bits_fuType[10]);
  wire       isDq0Deq1_0 =
    io_in_0_valid & (io_in_0_bits_fuType[1] | io_in_0_bits_fuType[0]);
  wire       isDq0Deq1_2 =
    io_in_2_valid & (io_in_2_bits_fuType[1] | io_in_2_bits_fuType[0]);
  wire [1:0] _GEN = {1'h0, isDq0Deq0_0};
  wire [1:0] _GEN_0 = {1'h0, isDq0Deq0_1};
  wire [1:0] popDq0Deq0_1 = 2'(_GEN + _GEN_0);
  wire [1:0] _GEN_1 = {1'h0, isDq0Deq1_0};
  wire [1:0] _GEN_2 =
    {1'h0, io_in_1_valid & (io_in_1_bits_fuType[1] | io_in_1_bits_fuType[0])};
  wire [1:0] popDq0Deq1_1 = 2'(_GEN_1 + _GEN_2);
  reg        lastAlu0SelectIQ0Enq0;
  reg        lastBrh0SelectIQ0Enq0;
  wire       _GEN_3 = io_out_0_0_ready & io_out_1_1_ready;
  wire       isBothIQ01_0 =
    io_in_0_valid
    & (io_in_0_bits_fuType[6] | io_in_0_bits_fuType[7] | io_in_0_bits_fuType[10]
       | io_in_0_bits_fuType[1] | io_in_0_bits_fuType[0]);
  wire       isBothIQ01_1 =
    io_in_1_valid
    & (io_in_1_bits_fuType[6] | io_in_1_bits_fuType[7] | io_in_1_bits_fuType[10]
       | io_in_1_bits_fuType[1] | io_in_1_bits_fuType[0]);
  wire       alu0SelectIQ0Enq0 = IQ0Deq0IsEqual ? ~lastAlu0SelectIQ0Enq0 : IQ0Deq0IsLess;
  wire       brh0SelectIQ0Enq0 = IQ0Deq1IsEqual ? ~lastBrh0SelectIQ0Enq0 : IQ0Deq1IsLess;
  wire       uop0SelectIQ0Enq0 = isDq0Deq0_0 ? alu0SelectIQ0Enq0 : brh0SelectIQ0Enq0;
  wire       _alu1SelectIQ1Enq0_T = popDq0Deq0_1 == 2'h1;
  wire       _brh1SelectIQ1Enq0_T = popDq0Deq1_1 == 2'h1;
  wire       uop1SelectIQ0Enq0 =
    isDq0Deq0_1
      ? ~uop0SelectIQ0Enq0
        & (IQ0Deq0IsLess2
           | (IQ0Deq0IsEqual
                ? _alu1SelectIQ1Enq0_T ^ lastAlu0SelectIQ0Enq0
                : isDq0Deq0_0 | IQ0Deq0IsLess))
      : ~uop0SelectIQ0Enq0
        & (IQ0Deq1IsLess2
           | (IQ0Deq1IsEqual
                ? _brh1SelectIQ1Enq0_T ^ lastBrh0SelectIQ0Enq0
                : isDq0Deq1_0 | IQ0Deq1IsLess));
  wire       uop1SelectIQ0Enq1 =
    uop0SelectIQ0Enq0
    & (isDq0Deq0_1
         ? isDq0Deq0_0 & IQ0Deq0IsLess2 | isDq0Deq1_0 & IQ0Deq0IsLess
         : isDq0Deq1_0 & IQ0Deq1IsLess2 | isDq0Deq0_0 & IQ0Deq1IsLess);
  wire       uop1SelectIQ1Enq0 =
    ~uop1SelectIQ0Enq0 & ~uop1SelectIQ0Enq1
    & (isDq0Deq0_1
         ? uop0SelectIQ0Enq0
           & (~IQ0Deq0IsLess & (|diffIQ01Deq0)
              | (IQ0Deq0IsEqual
                   ? _alu1SelectIQ1Enq0_T ^ ~lastAlu0SelectIQ0Enq0
                   : isDq0Deq0_0 | ~IQ0Deq0IsLess))
         : uop0SelectIQ0Enq0
           & (~IQ0Deq1IsLess & (|diffIQ01Deq1)
              | (IQ0Deq1IsEqual
                   ? _brh1SelectIQ1Enq0_T ^ ~lastBrh0SelectIQ0Enq0
                   : isDq0Deq1_0 | ~IQ0Deq1IsLess)));
  wire       IQ0Enq0Select0 = isBothIQ01_0 & uop0SelectIQ0Enq0;
  wire       IQ1Enq0Select0 = ~IQ0Enq0Select0 & isBothIQ01_0 & io_in_0_valid;
  wire       IQ0Enq0Select1 = ~IQ0Enq0Select0 & isBothIQ01_1 & uop1SelectIQ0Enq0;
  wire       IQ0Enq1Select1 = ~IQ0Enq0Select1 & isBothIQ01_1 & uop1SelectIQ0Enq1;
  wire       IQ1Enq0Select1 =
    ~IQ0Enq0Select1 & ~IQ0Enq1Select1 & ~IQ1Enq0Select0 & isBothIQ01_1
    & uop1SelectIQ1Enq0;
  wire       IQ1Enq1Select1 =
    ~IQ0Enq0Select1 & ~IQ0Enq1Select1 & ~IQ1Enq0Select1 & isBothIQ01_1
    & ~uop1SelectIQ0Enq0 & ~uop1SelectIQ0Enq1 & ~uop1SelectIQ1Enq0;
  wire       IQ0Enq0Select2 = ~IQ0Enq0Select0 & ~IQ0Enq0Select1 & io_in_2_valid;
  wire       IQ0Enq1Select2 =
    ~IQ0Enq1Select1 & ~IQ0Enq0Select2 & io_in_2_valid
    & (isDq0Deq0_2
         ? (2'(_GEN + 2'(_GEN_0 + {1'h0, isDq0Deq0_2})) == 2'h2
              ? IQ0Deq0IsLess2 | isDq0Deq0_0 & ~alu0SelectIQ0Enq0 | isDq0Deq1_0
                & brh0SelectIQ0Enq0
              : alu0SelectIQ0Enq0)
         : 2'(_GEN_1 + 2'(_GEN_2 + {1'h0, isDq0Deq1_2})) == 2'h2
             ? IQ0Deq1IsLess2 | isDq0Deq1_0 & ~brh0SelectIQ0Enq0 | isDq0Deq0_0
               & alu0SelectIQ0Enq0
             : brh0SelectIQ0Enq0);
  wire       IQ1Enq0Select2 =
    ~IQ1Enq0Select0 & ~IQ1Enq0Select1 & ~IQ0Enq0Select2 & ~IQ0Enq1Select2 & io_in_2_valid;
  wire       IQ1Enq1Select2 =
    ~IQ0Enq0Select2 & ~IQ0Enq1Select2 & ~IQ1Enq0Select2 & io_in_2_valid;
  wire       IQ0Enq0Select_0 = _GEN_3 ? IQ0Enq0Select0 : io_out_0_0_ready;
  wire       IQ0Enq0Select_1 = _GEN_3 & IQ0Enq0Select1;
  wire       IQ0Enq0Select_2 = _GEN_3 & IQ0Enq0Select2;
  wire       IQ0Enq1Select_1 = _GEN_3 ? IQ0Enq1Select1 : io_out_0_0_ready;
  wire       IQ0Enq1Select_2 = _GEN_3 & IQ0Enq1Select2;
  wire       IQ0Enq1Select_3 = _GEN_3 & ~IQ0Enq1Select1 & ~IQ0Enq1Select2 & io_in_3_valid;
  wire       _GEN_4 = ~io_out_0_0_ready & io_out_1_1_ready;
  wire       IQ1Enq0Select_0 = _GEN_3 ? IQ1Enq0Select0 : _GEN_4;
  wire       IQ1Enq0Select_1 = _GEN_3 & IQ1Enq0Select1;
  wire       IQ1Enq0Select_2 = _GEN_3 & IQ1Enq0Select2;
  wire       IQ1Enq1Select_1 = _GEN_3 ? IQ1Enq1Select1 : _GEN_4;
  wire       IQ1Enq1Select_2 = _GEN_3 & IQ1Enq1Select2;
  wire       IQ1Enq1Select_3 = _GEN_3 & ~IQ1Enq1Select1 & ~IQ1Enq1Select2 & io_in_3_valid;
  wire       _GEN_5 = IQ0Enq0Select_0 & io_in_0_bits_srcType_0[0];
  wire       _GEN_6 = IQ0Enq0Select_1 & io_in_1_bits_srcType_0[0];
  wire       _GEN_7 = IQ0Enq0Select_2 & io_in_2_bits_srcType_0[0];
  wire       _GEN_8 = IQ0Enq0Select_0 & io_in_0_bits_srcType_1[0];
  wire       _GEN_9 = IQ0Enq0Select_1 & io_in_1_bits_srcType_1[0];
  wire       _GEN_10 = IQ0Enq0Select_2 & io_in_2_bits_srcType_1[0];
  wire       _GEN_11 = IQ0Enq1Select_1 & io_in_1_bits_srcType_0[0];
  wire       _GEN_12 = IQ0Enq1Select_2 & io_in_2_bits_srcType_0[0];
  wire       _GEN_13 = IQ0Enq1Select_3 & io_in_3_bits_srcType_0[0];
  wire       _GEN_14 = IQ0Enq1Select_1 & io_in_1_bits_srcType_1[0];
  wire       _GEN_15 = IQ0Enq1Select_2 & io_in_2_bits_srcType_1[0];
  wire       _GEN_16 = IQ0Enq1Select_3 & io_in_3_bits_srcType_1[0];
  wire       _GEN_17 = IQ1Enq0Select_0 & io_in_0_bits_srcType_0[0];
  wire       _GEN_18 = IQ1Enq0Select_1 & io_in_1_bits_srcType_0[0];
  wire       _GEN_19 = IQ1Enq0Select_2 & io_in_2_bits_srcType_0[0];
  wire       _GEN_20 = IQ1Enq0Select_0 & io_in_0_bits_srcType_1[0];
  wire       _GEN_21 = IQ1Enq0Select_1 & io_in_1_bits_srcType_1[0];
  wire       _GEN_22 = IQ1Enq0Select_2 & io_in_2_bits_srcType_1[0];
  wire       _GEN_23 = IQ1Enq1Select_1 & io_in_1_bits_srcType_0[0];
  wire       _GEN_24 = IQ1Enq1Select_2 & io_in_2_bits_srcType_0[0];
  wire       _GEN_25 = IQ1Enq1Select_3 & io_in_3_bits_srcType_0[0];
  wire       _GEN_26 = IQ1Enq1Select_1 & io_in_1_bits_srcType_1[0];
  wire       _GEN_27 = IQ1Enq1Select_2 & io_in_2_bits_srcType_1[0];
  wire       _GEN_28 = IQ1Enq1Select_3 & io_in_3_bits_srcType_1[0];
  wire       IQ2Deq0IsLess = io_intIQValidNumVec_3_0 > io_intIQValidNumVec_2_0;
  wire       IQ2Deq1IsLess = io_intIQValidNumVec_3_1 > io_intIQValidNumVec_2_1;
  wire [4:0] _diffIQ23Deq0_T = 5'(io_intIQValidNumVec_3_0 - io_intIQValidNumVec_2_0);
  wire [4:0] _diffIQ23Deq0_T_2 = 5'(io_intIQValidNumVec_2_0 - io_intIQValidNumVec_3_0);
  wire [3:0] diffIQ23Deq0 = IQ2Deq0IsLess ? _diffIQ23Deq0_T[4:1] : _diffIQ23Deq0_T_2[4:1];
  wire [4:0] _diffIQ23Deq1_T = 5'(io_intIQValidNumVec_3_1 - io_intIQValidNumVec_2_1);
  wire [4:0] _diffIQ23Deq1_T_2 = 5'(io_intIQValidNumVec_2_1 - io_intIQValidNumVec_3_1);
  wire [3:0] diffIQ23Deq1 = IQ2Deq1IsLess ? _diffIQ23Deq1_T[4:1] : _diffIQ23Deq1_T_2[4:1];
  wire       IQ2Deq0IsLess2 = IQ2Deq0IsLess & (|diffIQ23Deq0);
  wire       IQ2Deq1IsLess2 = IQ2Deq1IsLess & (|diffIQ23Deq1);
  wire       IQ2Deq0IsEqual = io_intIQValidNumVec_3_0 == io_intIQValidNumVec_2_0;
  wire       IQ2Deq1IsEqual = io_intIQValidNumVec_3_1 == io_intIQValidNumVec_2_1;
  wire       isDq1Deq0_0 = io_in_4_valid & io_in_4_bits_fuType[6];
  wire       isDq1Deq0_1 = io_in_5_valid & io_in_5_bits_fuType[6];
  wire       isDq1Deq0_2 = io_in_6_valid & io_in_6_bits_fuType[6];
  wire       isDq1Deq1_0 =
    io_in_4_valid
    & (io_in_4_bits_fuType[1] | io_in_4_bits_fuType[0] | io_in_4_bits_fuType[2]
       | io_in_4_bits_fuType[28] | io_in_4_bits_fuType[29] | io_in_4_bits_fuType[3]
       | io_in_4_bits_fuType[5] | io_in_4_bits_fuType[9] | io_in_4_bits_fuType[8]);
  wire       isDq1Deq1_2 =
    io_in_6_valid
    & (io_in_6_bits_fuType[1] | io_in_6_bits_fuType[0] | io_in_6_bits_fuType[2]
       | io_in_6_bits_fuType[28] | io_in_6_bits_fuType[29] | io_in_6_bits_fuType[3]
       | io_in_6_bits_fuType[5] | io_in_6_bits_fuType[9] | io_in_6_bits_fuType[8]);
  wire [1:0] _GEN_29 = {1'h0, isDq1Deq0_0};
  wire [1:0] _GEN_30 = {1'h0, isDq1Deq0_1};
  wire [1:0] popDq1Deq0_1 = 2'(_GEN_29 + _GEN_30);
  wire [1:0] _GEN_31 = {1'h0, isDq1Deq1_0};
  wire [1:0] _GEN_32 =
    {1'h0,
     io_in_5_valid
       & (io_in_5_bits_fuType[1] | io_in_5_bits_fuType[0] | io_in_5_bits_fuType[2]
          | io_in_5_bits_fuType[28] | io_in_5_bits_fuType[29] | io_in_5_bits_fuType[3]
          | io_in_5_bits_fuType[5] | io_in_5_bits_fuType[9] | io_in_5_bits_fuType[8])};
  wire [1:0] popDq1Deq1_1 = 2'(_GEN_31 + _GEN_32);
  reg        lastAlu0SelectIQ2Enq0;
  reg        lastBrh0SelectIQ2Enq0;
  wire       _GEN_33 = io_out_2_0_ready & io_out_3_1_ready;
  wire       isOnlyIQ2_0 =
    io_in_4_valid
    & (io_in_4_bits_fuType[1] | io_in_4_bits_fuType[0] | io_in_4_bits_fuType[2]
       | io_in_4_bits_fuType[28] | io_in_4_bits_fuType[29] | io_in_4_bits_fuType[3]);
  wire       isOnlyIQ2_1 =
    io_in_5_valid
    & (io_in_5_bits_fuType[1] | io_in_5_bits_fuType[0] | io_in_5_bits_fuType[2]
       | io_in_5_bits_fuType[28] | io_in_5_bits_fuType[29] | io_in_5_bits_fuType[3]);
  wire       isOnlyIQ3_0 =
    io_in_4_valid
    & (io_in_4_bits_fuType[5] | io_in_4_bits_fuType[9] | io_in_4_bits_fuType[8]);
  wire       isOnlyIQ3_1 =
    io_in_5_valid
    & (io_in_5_bits_fuType[5] | io_in_5_bits_fuType[9] | io_in_5_bits_fuType[8]);
  wire       isBothIQ23_0 = io_in_4_valid & io_in_4_bits_fuType[6];
  wire       isBothIQ23_1 = io_in_5_valid & io_in_5_bits_fuType[6];
  wire       alu0SelectIQ2Enq0 = IQ2Deq0IsEqual ? ~lastAlu0SelectIQ2Enq0 : IQ2Deq0IsLess;
  wire       brh0SelectIQ2Enq0 = IQ2Deq1IsEqual ? ~lastBrh0SelectIQ2Enq0 : IQ2Deq1IsLess;
  wire       uop0SelectIQ2Enq0 =
    (isDq1Deq0_0 ? alu0SelectIQ2Enq0 : brh0SelectIQ2Enq0) | isOnlyIQ2_0;
  wire       _alu1SelectIQ3Enq0_T = popDq1Deq0_1 == 2'h1;
  wire       _brh1SelectIQ3Enq0_T = popDq1Deq1_1 == 2'h1;
  wire       uop1SelectIQ2Enq0 =
    isDq1Deq0_1
      ? ~uop0SelectIQ2Enq0
        & (IQ2Deq0IsLess2
           | (IQ2Deq0IsEqual
                ? _alu1SelectIQ3Enq0_T ^ lastAlu0SelectIQ2Enq0
                : isDq1Deq0_0 | IQ2Deq0IsLess))
      : ~uop0SelectIQ2Enq0
        & (IQ2Deq1IsLess2
           | (IQ2Deq1IsEqual
                ? _brh1SelectIQ3Enq0_T ^ lastBrh0SelectIQ2Enq0
                : isDq1Deq1_0 | IQ2Deq1IsLess));
  wire       uop1SelectIQ2Enq1 =
    uop0SelectIQ2Enq0
    & (isDq1Deq0_1
         ? isDq1Deq0_0 & IQ2Deq0IsLess2 | isDq1Deq1_0 & IQ2Deq0IsLess
         : isDq1Deq1_0 & IQ2Deq1IsLess2 | isDq1Deq0_0 & IQ2Deq1IsLess);
  wire       uop1SelectIQ3Enq0 =
    ~uop1SelectIQ2Enq0 & ~uop1SelectIQ2Enq1
    & (isDq1Deq0_1
         ? uop0SelectIQ2Enq0
           & (~IQ2Deq0IsLess & (|diffIQ23Deq0)
              | (IQ2Deq0IsEqual
                   ? _alu1SelectIQ3Enq0_T ^ ~lastAlu0SelectIQ2Enq0
                   : isDq1Deq0_0 | ~IQ2Deq0IsLess))
         : uop0SelectIQ2Enq0
           & (~IQ2Deq1IsLess & (|diffIQ23Deq1)
              | (IQ2Deq1IsEqual
                   ? _brh1SelectIQ3Enq0_T ^ ~lastBrh0SelectIQ2Enq0
                   : isDq1Deq1_0 | ~IQ2Deq1IsLess)));
  wire       IQ2Enq0Select0 = isOnlyIQ2_0 | isBothIQ23_0 & uop0SelectIQ2Enq0;
  wire       IQ3Enq0Select0 =
    ~IQ2Enq0Select0 & (isOnlyIQ3_0 | isBothIQ23_0 & io_in_4_valid);
  wire       IQ2Enq0Select1 =
    ~IQ2Enq0Select0 & (isOnlyIQ2_1 | isBothIQ23_1 & (uop1SelectIQ2Enq0 | isOnlyIQ3_0));
  wire       IQ2Enq1Select1 =
    ~IQ2Enq0Select1 & (isOnlyIQ2_1 | isBothIQ23_1 & uop1SelectIQ2Enq1);
  wire       IQ3Enq0Select1 =
    ~IQ2Enq0Select1 & ~IQ2Enq1Select1 & ~IQ3Enq0Select0
    & (isOnlyIQ3_1 | isBothIQ23_1 & (uop1SelectIQ3Enq0 | isOnlyIQ3_0));
  wire       IQ3Enq1Select1 =
    ~IQ2Enq0Select1 & ~IQ2Enq1Select1 & ~IQ3Enq0Select1
    & (isOnlyIQ3_1 | isBothIQ23_1 & ~uop1SelectIQ2Enq0 & ~uop1SelectIQ2Enq1
       & ~uop1SelectIQ3Enq0);
  wire       IQ2Enq0Select2 = ~IQ2Enq0Select0 & ~IQ2Enq0Select1 & io_in_6_valid;
  wire       IQ2Enq1Select2 =
    ~IQ2Enq1Select1 & ~IQ2Enq0Select2 & io_in_6_valid
    & ((isDq1Deq0_2
          ? (2'(_GEN_29 + 2'(_GEN_30 + {1'h0, isDq1Deq0_2})) == 2'h2
               ? IQ2Deq0IsLess2 | isDq1Deq0_0 & ~alu0SelectIQ2Enq0 | isDq1Deq1_0
                 & brh0SelectIQ2Enq0
               : alu0SelectIQ2Enq0)
          : 2'(_GEN_31 + 2'(_GEN_32 + {1'h0, isDq1Deq1_2})) == 2'h2
              ? IQ2Deq1IsLess2 | isDq1Deq1_0 & ~brh0SelectIQ2Enq0 | isDq1Deq0_0
                & alu0SelectIQ2Enq0
              : brh0SelectIQ2Enq0) | io_in_6_valid
       & (io_in_6_bits_fuType[1] | io_in_6_bits_fuType[0] | io_in_6_bits_fuType[2]
          | io_in_6_bits_fuType[28] | io_in_6_bits_fuType[29] | io_in_6_bits_fuType[3]));
  wire       IQ3Enq0Select2 =
    ~IQ3Enq0Select0 & ~IQ3Enq0Select1 & ~IQ2Enq0Select2 & ~IQ2Enq1Select2 & io_in_6_valid;
  wire       IQ3Enq1Select2 =
    ~IQ2Enq0Select2 & ~IQ2Enq1Select2 & ~IQ3Enq0Select2 & io_in_6_valid;
  wire       IQ2Enq0Select_0 = _GEN_33 ? IQ2Enq0Select0 : io_out_2_0_ready;
  wire       IQ2Enq0Select_1 = _GEN_33 & IQ2Enq0Select1;
  wire       IQ2Enq0Select_2 = _GEN_33 & IQ2Enq0Select2;
  wire       IQ2Enq1Select_1 = _GEN_33 ? IQ2Enq1Select1 : io_out_2_0_ready;
  wire       IQ2Enq1Select_2 = _GEN_33 & IQ2Enq1Select2;
  wire       IQ2Enq1Select_3 =
    _GEN_33 & ~IQ2Enq1Select1 & ~IQ2Enq1Select2 & io_in_7_valid;
  wire       _GEN_34 = ~io_out_2_0_ready & io_out_3_1_ready;
  wire       IQ3Enq0Select_0 = _GEN_33 ? IQ3Enq0Select0 : _GEN_34;
  wire       IQ3Enq0Select_1 = _GEN_33 & IQ3Enq0Select1;
  wire       IQ3Enq0Select_2 = _GEN_33 & IQ3Enq0Select2;
  wire       IQ3Enq1Select_1 = _GEN_33 ? IQ3Enq1Select1 : _GEN_34;
  wire       IQ3Enq1Select_2 = _GEN_33 & IQ3Enq1Select2;
  wire       IQ3Enq1Select_3 =
    _GEN_33 & ~IQ3Enq1Select1 & ~IQ3Enq1Select2 & io_in_7_valid;
  wire       iqNotReady0 =
    (io_in_4_bits_fuType[1] | io_in_4_bits_fuType[0] | io_in_4_bits_fuType[2]
     | io_in_4_bits_fuType[28] | io_in_4_bits_fuType[29] | io_in_4_bits_fuType[3])
    & ~io_out_2_0_ready
    | (io_in_4_bits_fuType[5] | io_in_4_bits_fuType[9] | io_in_4_bits_fuType[8])
    & ~io_out_3_1_ready;
  wire       _uopsIn_6_ready_T = IQ2Enq0Select_2 | IQ2Enq1Select_2;
  wire       dq1Block_1 =
    iqNotReady0
    | (io_in_5_bits_fuType[1] | io_in_5_bits_fuType[0] | io_in_5_bits_fuType[2]
       | io_in_5_bits_fuType[28] | io_in_5_bits_fuType[29] | io_in_5_bits_fuType[3])
    & ~io_out_2_0_ready
    | (io_in_5_bits_fuType[5] | io_in_5_bits_fuType[9] | io_in_5_bits_fuType[8])
    & ~io_out_3_1_ready;
  wire       _dq1Block_3_T = iqNotReady0 | dq1Block_1;
  wire       dq1Block_2 =
    _dq1Block_3_T | _uopsIn_6_ready_T
    & (io_in_6_bits_fuType[5] | io_in_6_bits_fuType[9] | io_in_6_bits_fuType[8])
    | (IQ3Enq0Select_2 | IQ3Enq1Select_2)
    & (io_in_6_bits_fuType[1] | io_in_6_bits_fuType[0] | io_in_6_bits_fuType[2]
       | io_in_6_bits_fuType[28] | io_in_6_bits_fuType[29] | io_in_6_bits_fuType[3]);
  wire       dq1Block_3 =
    _dq1Block_3_T | dq1Block_2 | IQ2Enq1Select_3
    & (io_in_7_bits_fuType[5] | io_in_7_bits_fuType[9] | io_in_7_bits_fuType[8])
    | IQ3Enq1Select_3
    & (io_in_7_bits_fuType[1] | io_in_7_bits_fuType[0] | io_in_7_bits_fuType[2]
       | io_in_7_bits_fuType[28] | io_in_7_bits_fuType[29] | io_in_7_bits_fuType[3]);
  wire       _io_out_2_0_bits_T_1 = IQ2Enq0Select_0 & ~iqNotReady0;
  wire       _io_out_2_0_bits_T_3 = IQ2Enq0Select_1 & ~dq1Block_1;
  wire       _io_out_2_0_bits_T_5 = IQ2Enq0Select_2 & ~dq1Block_2;
  wire       _GEN_35 = _io_out_2_0_bits_T_1 & io_in_4_bits_srcType_0[0];
  wire       _GEN_36 = _io_out_2_0_bits_T_3 & io_in_5_bits_srcType_0[0];
  wire       _GEN_37 = _io_out_2_0_bits_T_5 & io_in_6_bits_srcType_0[0];
  wire       _GEN_38 = _io_out_2_0_bits_T_1 & io_in_4_bits_srcType_1[0];
  wire       _GEN_39 = _io_out_2_0_bits_T_3 & io_in_5_bits_srcType_1[0];
  wire       _GEN_40 = _io_out_2_0_bits_T_5 & io_in_6_bits_srcType_1[0];
  wire       _io_out_2_1_bits_T_3 = IQ2Enq1Select_1 & ~dq1Block_1;
  wire       _io_out_2_1_bits_T_5 = IQ2Enq1Select_2 & ~dq1Block_2;
  wire       _io_out_2_1_bits_T_7 = IQ2Enq1Select_3 & ~dq1Block_3;
  wire       _GEN_41 = _io_out_2_1_bits_T_3 & io_in_5_bits_srcType_0[0];
  wire       _GEN_42 = _io_out_2_1_bits_T_5 & io_in_6_bits_srcType_0[0];
  wire       _GEN_43 = _io_out_2_1_bits_T_7 & io_in_7_bits_srcType_0[0];
  wire       _GEN_44 = _io_out_2_1_bits_T_3 & io_in_5_bits_srcType_1[0];
  wire       _GEN_45 = _io_out_2_1_bits_T_5 & io_in_6_bits_srcType_1[0];
  wire       _GEN_46 = _io_out_2_1_bits_T_7 & io_in_7_bits_srcType_1[0];
  wire       _io_out_3_0_bits_T_1 = IQ3Enq0Select_0 & ~iqNotReady0;
  wire       _io_out_3_0_bits_T_3 = IQ3Enq0Select_1 & ~dq1Block_1;
  wire       _io_out_3_0_bits_T_5 = IQ3Enq0Select_2 & ~dq1Block_2;
  wire       _GEN_47 = _io_out_3_0_bits_T_1 & io_in_4_bits_srcType_0[0];
  wire       _GEN_48 = _io_out_3_0_bits_T_3 & io_in_5_bits_srcType_0[0];
  wire       _GEN_49 = _io_out_3_0_bits_T_5 & io_in_6_bits_srcType_0[0];
  wire       _GEN_50 = _io_out_3_0_bits_T_1 & io_in_4_bits_srcType_1[0];
  wire       _GEN_51 = _io_out_3_0_bits_T_3 & io_in_5_bits_srcType_1[0];
  wire       _GEN_52 = _io_out_3_0_bits_T_5 & io_in_6_bits_srcType_1[0];
  wire       _io_out_3_1_bits_T_3 = IQ3Enq1Select_1 & ~dq1Block_1;
  wire       _io_out_3_1_bits_T_5 = IQ3Enq1Select_2 & ~dq1Block_2;
  wire       _io_out_3_1_bits_T_7 = IQ3Enq1Select_3 & ~dq1Block_3;
  wire       _GEN_53 = _io_out_3_1_bits_T_3 & io_in_5_bits_srcType_0[0];
  wire       _GEN_54 = _io_out_3_1_bits_T_5 & io_in_6_bits_srcType_0[0];
  wire       _GEN_55 = _io_out_3_1_bits_T_7 & io_in_7_bits_srcType_0[0];
  wire       _GEN_56 = _io_out_3_1_bits_T_3 & io_in_5_bits_srcType_1[0];
  wire       _GEN_57 = _io_out_3_1_bits_T_5 & io_in_6_bits_srcType_1[0];
  wire       _GEN_58 = _io_out_3_1_bits_T_7 & io_in_7_bits_srcType_1[0];
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      lastAlu0SelectIQ0Enq0 <= 1'h0;
      lastBrh0SelectIQ0Enq0 <= 1'h0;
      lastAlu0SelectIQ2Enq0 <= 1'h0;
      lastBrh0SelectIQ2Enq0 <= 1'h0;
    end
    else begin
      lastAlu0SelectIQ0Enq0 <=
        _GEN_3 & IQ0Deq0IsEqual
        & 1'(popDq0Deq0_1[0]
             + 1'(isDq0Deq0_2
                  + (io_in_3_valid
                     & (io_in_3_bits_fuType[6] | io_in_3_bits_fuType[7]
                        | io_in_3_bits_fuType[10])))) ^ lastAlu0SelectIQ0Enq0;
      lastBrh0SelectIQ0Enq0 <=
        _GEN_3 & IQ0Deq1IsEqual
        & 1'(popDq0Deq1_1[0]
             + 1'(isDq0Deq1_2
                  + (io_in_3_valid & (io_in_3_bits_fuType[1] | io_in_3_bits_fuType[0]))))
        ^ lastBrh0SelectIQ0Enq0;
      lastAlu0SelectIQ2Enq0 <=
        _GEN_33 & IQ2Deq0IsEqual
        & 1'(popDq1Deq0_1[0] + 1'(isDq1Deq0_2 + (io_in_7_valid & io_in_7_bits_fuType[6])))
        ^ lastAlu0SelectIQ2Enq0;
      lastBrh0SelectIQ2Enq0 <=
        _GEN_33 & IQ2Deq1IsEqual
        & 1'(popDq1Deq1_1[0]
             + 1'(isDq1Deq1_2
                  + (io_in_7_valid
                     & (io_in_7_bits_fuType[1] | io_in_7_bits_fuType[0]
                        | io_in_7_bits_fuType[2] | io_in_7_bits_fuType[28]
                        | io_in_7_bits_fuType[29] | io_in_7_bits_fuType[3]
                        | io_in_7_bits_fuType[5] | io_in_7_bits_fuType[9]
                        | io_in_7_bits_fuType[8])))) ^ lastBrh0SelectIQ2Enq0;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        lastAlu0SelectIQ0Enq0 = _RANDOM[/*Zero width*/ 1'b0][0];
        lastBrh0SelectIQ0Enq0 = _RANDOM[/*Zero width*/ 1'b0][1];
        lastAlu0SelectIQ2Enq0 = _RANDOM[/*Zero width*/ 1'b0][2];
        lastBrh0SelectIQ2Enq0 = _RANDOM[/*Zero width*/ 1'b0][3];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        lastAlu0SelectIQ0Enq0 = 1'h0;
        lastBrh0SelectIQ0Enq0 = 1'h0;
        lastAlu0SelectIQ2Enq0 = 1'h0;
        lastBrh0SelectIQ2Enq0 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = IQ0Enq0Select_0 | IQ1Enq0Select_0;
  assign io_in_1_ready =
    IQ0Enq0Select_1 | IQ0Enq1Select_1 | IQ1Enq0Select_1 | IQ1Enq1Select_1;
  assign io_in_2_ready =
    IQ0Enq0Select_2 | IQ0Enq1Select_2 | IQ1Enq0Select_2 | IQ1Enq1Select_2;
  assign io_in_3_ready = IQ0Enq1Select_3 | IQ1Enq1Select_3;
  assign io_in_4_ready = (IQ2Enq0Select_0 | IQ3Enq0Select_0) & ~iqNotReady0;
  assign io_in_5_ready =
    (IQ2Enq0Select_1 | IQ2Enq1Select_1 | IQ3Enq0Select_1 | IQ3Enq1Select_1) & ~dq1Block_1;
  assign io_in_6_ready =
    (_uopsIn_6_ready_T | IQ3Enq0Select_2 | IQ3Enq1Select_2) & ~dq1Block_2;
  assign io_in_7_ready = (IQ2Enq1Select_3 | IQ3Enq1Select_3) & ~dq1Block_3;
  assign io_readIntState_0_req = io_in_0_bits_psrc_0;
  assign io_readIntState_1_req = io_in_0_bits_psrc_1;
  assign io_readIntState_2_req = io_in_1_bits_psrc_0;
  assign io_readIntState_3_req = io_in_1_bits_psrc_1;
  assign io_readIntState_4_req = io_in_2_bits_psrc_0;
  assign io_readIntState_5_req = io_in_2_bits_psrc_1;
  assign io_readIntState_6_req = io_in_3_bits_psrc_0;
  assign io_readIntState_7_req = io_in_3_bits_psrc_1;
  assign io_readIntState_8_req = io_in_4_bits_psrc_0;
  assign io_readIntState_9_req = io_in_4_bits_psrc_1;
  assign io_readIntState_10_req = io_in_5_bits_psrc_0;
  assign io_readIntState_11_req = io_in_5_bits_psrc_1;
  assign io_readIntState_12_req = io_in_6_bits_psrc_0;
  assign io_readIntState_13_req = io_in_6_bits_psrc_1;
  assign io_readIntState_14_req = io_in_7_bits_psrc_0;
  assign io_readIntState_15_req = io_in_7_bits_psrc_1;
  assign io_readRCTagTableState_0_ren = io_in_0_valid;
  assign io_readRCTagTableState_0_tag = io_in_0_bits_psrc_0;
  assign io_readRCTagTableState_1_ren = io_in_0_valid;
  assign io_readRCTagTableState_1_tag = io_in_0_bits_psrc_1;
  assign io_readRCTagTableState_2_ren = io_in_1_valid;
  assign io_readRCTagTableState_2_tag = io_in_1_bits_psrc_0;
  assign io_readRCTagTableState_3_ren = io_in_1_valid;
  assign io_readRCTagTableState_3_tag = io_in_1_bits_psrc_1;
  assign io_readRCTagTableState_4_ren = io_in_2_valid;
  assign io_readRCTagTableState_4_tag = io_in_2_bits_psrc_0;
  assign io_readRCTagTableState_5_ren = io_in_2_valid;
  assign io_readRCTagTableState_5_tag = io_in_2_bits_psrc_1;
  assign io_readRCTagTableState_6_ren = io_in_3_valid;
  assign io_readRCTagTableState_6_tag = io_in_3_bits_psrc_0;
  assign io_readRCTagTableState_7_ren = io_in_3_valid;
  assign io_readRCTagTableState_7_tag = io_in_3_bits_psrc_1;
  assign io_readRCTagTableState_8_ren = io_in_4_valid;
  assign io_readRCTagTableState_8_tag = io_in_4_bits_psrc_0;
  assign io_readRCTagTableState_9_ren = io_in_4_valid;
  assign io_readRCTagTableState_9_tag = io_in_4_bits_psrc_1;
  assign io_readRCTagTableState_10_ren = io_in_5_valid;
  assign io_readRCTagTableState_10_tag = io_in_5_bits_psrc_0;
  assign io_readRCTagTableState_11_ren = io_in_5_valid;
  assign io_readRCTagTableState_11_tag = io_in_5_bits_psrc_1;
  assign io_readRCTagTableState_12_ren = io_in_6_valid;
  assign io_readRCTagTableState_12_tag = io_in_6_bits_psrc_0;
  assign io_readRCTagTableState_13_ren = io_in_6_valid;
  assign io_readRCTagTableState_13_tag = io_in_6_bits_psrc_1;
  assign io_readRCTagTableState_14_ren = io_in_7_valid;
  assign io_readRCTagTableState_14_tag = io_in_7_bits_psrc_0;
  assign io_readRCTagTableState_15_ren = io_in_7_valid;
  assign io_readRCTagTableState_15_tag = io_in_7_bits_psrc_1;
  assign io_out_3_0_valid =
    IQ3Enq0Select_0 & ~iqNotReady0 & io_in_4_valid | IQ3Enq0Select_1 & ~dq1Block_1
    & io_in_5_valid | IQ3Enq0Select_2 & ~dq1Block_2 & io_in_6_valid;
  assign io_out_3_0_bits_preDecodeInfo_valid =
    _io_out_3_0_bits_T_1 & io_in_4_bits_preDecodeInfo_valid | _io_out_3_0_bits_T_3
    & io_in_5_bits_preDecodeInfo_valid | _io_out_3_0_bits_T_5
    & io_in_6_bits_preDecodeInfo_valid;
  assign io_out_3_0_bits_preDecodeInfo_isRVC =
    _io_out_3_0_bits_T_1 & io_in_4_bits_preDecodeInfo_isRVC | _io_out_3_0_bits_T_3
    & io_in_5_bits_preDecodeInfo_isRVC | _io_out_3_0_bits_T_5
    & io_in_6_bits_preDecodeInfo_isRVC;
  assign io_out_3_0_bits_preDecodeInfo_brType =
    (_io_out_3_0_bits_T_1 ? io_in_4_bits_preDecodeInfo_brType : 2'h0)
    | (_io_out_3_0_bits_T_3 ? io_in_5_bits_preDecodeInfo_brType : 2'h0)
    | (_io_out_3_0_bits_T_5 ? io_in_6_bits_preDecodeInfo_brType : 2'h0);
  assign io_out_3_0_bits_preDecodeInfo_isCall =
    _io_out_3_0_bits_T_1 & io_in_4_bits_preDecodeInfo_isCall | _io_out_3_0_bits_T_3
    & io_in_5_bits_preDecodeInfo_isCall | _io_out_3_0_bits_T_5
    & io_in_6_bits_preDecodeInfo_isCall;
  assign io_out_3_0_bits_preDecodeInfo_isRet =
    _io_out_3_0_bits_T_1 & io_in_4_bits_preDecodeInfo_isRet | _io_out_3_0_bits_T_3
    & io_in_5_bits_preDecodeInfo_isRet | _io_out_3_0_bits_T_5
    & io_in_6_bits_preDecodeInfo_isRet;
  assign io_out_3_0_bits_ftqPtr_flag =
    _io_out_3_0_bits_T_1 & io_in_4_bits_ftqPtr_flag | _io_out_3_0_bits_T_3
    & io_in_5_bits_ftqPtr_flag | _io_out_3_0_bits_T_5 & io_in_6_bits_ftqPtr_flag;
  assign io_out_3_0_bits_ftqPtr_value =
    (_io_out_3_0_bits_T_1 ? io_in_4_bits_ftqPtr_value : 6'h0)
    | (_io_out_3_0_bits_T_3 ? io_in_5_bits_ftqPtr_value : 6'h0)
    | (_io_out_3_0_bits_T_5 ? io_in_6_bits_ftqPtr_value : 6'h0);
  assign io_out_3_0_bits_ftqOffset =
    (_io_out_3_0_bits_T_1 ? io_in_4_bits_ftqOffset : 4'h0)
    | (_io_out_3_0_bits_T_3 ? io_in_5_bits_ftqOffset : 4'h0)
    | (_io_out_3_0_bits_T_5 ? io_in_6_bits_ftqOffset : 4'h0);
  assign io_out_3_0_bits_srcType_0 =
    (_io_out_3_0_bits_T_1 ? io_in_4_bits_srcType_0 : 4'h0)
    | (_io_out_3_0_bits_T_3 ? io_in_5_bits_srcType_0 : 4'h0)
    | (_io_out_3_0_bits_T_5 ? io_in_6_bits_srcType_0 : 4'h0);
  assign io_out_3_0_bits_srcType_1 =
    (_io_out_3_0_bits_T_1 ? io_in_4_bits_srcType_1 : 4'h0)
    | (_io_out_3_0_bits_T_3 ? io_in_5_bits_srcType_1 : 4'h0)
    | (_io_out_3_0_bits_T_5 ? io_in_6_bits_srcType_1 : 4'h0);
  assign io_out_3_0_bits_fuType =
    (_io_out_3_0_bits_T_1 ? io_in_4_bits_fuType : 35'h0)
    | (_io_out_3_0_bits_T_3 ? io_in_5_bits_fuType : 35'h0)
    | (_io_out_3_0_bits_T_5 ? io_in_6_bits_fuType : 35'h0);
  assign io_out_3_0_bits_fuOpType =
    (_io_out_3_0_bits_T_1 ? io_in_4_bits_fuOpType : 9'h0)
    | (_io_out_3_0_bits_T_3 ? io_in_5_bits_fuOpType : 9'h0)
    | (_io_out_3_0_bits_T_5 ? io_in_6_bits_fuOpType : 9'h0);
  assign io_out_3_0_bits_rfWen =
    _io_out_3_0_bits_T_1 & io_in_4_bits_rfWen | _io_out_3_0_bits_T_3 & io_in_5_bits_rfWen
    | _io_out_3_0_bits_T_5 & io_in_6_bits_rfWen;
  assign io_out_3_0_bits_flushPipe =
    _io_out_3_0_bits_T_1 & io_in_4_bits_flushPipe | _io_out_3_0_bits_T_3
    & io_in_5_bits_flushPipe | _io_out_3_0_bits_T_5 & io_in_6_bits_flushPipe;
  assign io_out_3_0_bits_selImm =
    (_io_out_3_0_bits_T_1 ? io_in_4_bits_selImm : 4'h0)
    | (_io_out_3_0_bits_T_3 ? io_in_5_bits_selImm : 4'h0)
    | (_io_out_3_0_bits_T_5 ? io_in_6_bits_selImm : 4'h0);
  assign io_out_3_0_bits_imm =
    (_io_out_3_0_bits_T_1 ? io_in_4_bits_imm : 32'h0)
    | (_io_out_3_0_bits_T_3 ? io_in_5_bits_imm : 32'h0)
    | (_io_out_3_0_bits_T_5 ? io_in_6_bits_imm : 32'h0);
  assign io_out_3_0_bits_srcState_0 =
    _io_out_3_0_bits_T_1 & _uopsIn_4_bits_srcState_0_T_14 | _io_out_3_0_bits_T_3
    & _uopsIn_5_bits_srcState_0_T_14 | _io_out_3_0_bits_T_5
    & _uopsIn_6_bits_srcState_0_T_14;
  assign io_out_3_0_bits_srcState_1 =
    _io_out_3_0_bits_T_1 & _uopsIn_4_bits_srcState_1_T_14 | _io_out_3_0_bits_T_3
    & _uopsIn_5_bits_srcState_1_T_14 | _io_out_3_0_bits_T_5
    & _uopsIn_6_bits_srcState_1_T_14;
  assign io_out_3_0_bits_srcLoadDependency_0_0 =
    (_GEN_47 ? io_readIntState_8_loadDependency_0 : 2'h0)
    | (_GEN_48 ? io_readIntState_10_loadDependency_0 : 2'h0)
    | (_GEN_49 ? io_readIntState_12_loadDependency_0 : 2'h0);
  assign io_out_3_0_bits_srcLoadDependency_0_1 =
    (_GEN_47 ? io_readIntState_8_loadDependency_1 : 2'h0)
    | (_GEN_48 ? io_readIntState_10_loadDependency_1 : 2'h0)
    | (_GEN_49 ? io_readIntState_12_loadDependency_1 : 2'h0);
  assign io_out_3_0_bits_srcLoadDependency_0_2 =
    (_GEN_47 ? io_readIntState_8_loadDependency_2 : 2'h0)
    | (_GEN_48 ? io_readIntState_10_loadDependency_2 : 2'h0)
    | (_GEN_49 ? io_readIntState_12_loadDependency_2 : 2'h0);
  assign io_out_3_0_bits_srcLoadDependency_1_0 =
    (_GEN_50 ? io_readIntState_9_loadDependency_0 : 2'h0)
    | (_GEN_51 ? io_readIntState_11_loadDependency_0 : 2'h0)
    | (_GEN_52 ? io_readIntState_13_loadDependency_0 : 2'h0);
  assign io_out_3_0_bits_srcLoadDependency_1_1 =
    (_GEN_50 ? io_readIntState_9_loadDependency_1 : 2'h0)
    | (_GEN_51 ? io_readIntState_11_loadDependency_1 : 2'h0)
    | (_GEN_52 ? io_readIntState_13_loadDependency_1 : 2'h0);
  assign io_out_3_0_bits_srcLoadDependency_1_2 =
    (_GEN_50 ? io_readIntState_9_loadDependency_2 : 2'h0)
    | (_GEN_51 ? io_readIntState_11_loadDependency_2 : 2'h0)
    | (_GEN_52 ? io_readIntState_13_loadDependency_2 : 2'h0);
  assign io_out_3_0_bits_psrc_0 =
    (_io_out_3_0_bits_T_1 ? io_in_4_bits_psrc_0 : 8'h0)
    | (_io_out_3_0_bits_T_3 ? io_in_5_bits_psrc_0 : 8'h0)
    | (_io_out_3_0_bits_T_5 ? io_in_6_bits_psrc_0 : 8'h0);
  assign io_out_3_0_bits_psrc_1 =
    (_io_out_3_0_bits_T_1 ? io_in_4_bits_psrc_1 : 8'h0)
    | (_io_out_3_0_bits_T_3 ? io_in_5_bits_psrc_1 : 8'h0)
    | (_io_out_3_0_bits_T_5 ? io_in_6_bits_psrc_1 : 8'h0);
  assign io_out_3_0_bits_pdest =
    (_io_out_3_0_bits_T_1 ? io_in_4_bits_pdest : 8'h0)
    | (_io_out_3_0_bits_T_3 ? io_in_5_bits_pdest : 8'h0)
    | (_io_out_3_0_bits_T_5 ? io_in_6_bits_pdest : 8'h0);
  assign io_out_3_0_bits_useRegCache_0 =
    _io_out_3_0_bits_T_1 & uopsIn_4_bits_useRegCache_0 | _io_out_3_0_bits_T_3
    & uopsIn_5_bits_useRegCache_0 | _io_out_3_0_bits_T_5 & uopsIn_6_bits_useRegCache_0;
  assign io_out_3_0_bits_useRegCache_1 =
    _io_out_3_0_bits_T_1 & uopsIn_4_bits_useRegCache_1 | _io_out_3_0_bits_T_3
    & uopsIn_5_bits_useRegCache_1 | _io_out_3_0_bits_T_5 & uopsIn_6_bits_useRegCache_1;
  assign io_out_3_0_bits_regCacheIdx_0 =
    (_io_out_3_0_bits_T_1 ? io_readRCTagTableState_8_addr : 5'h0)
    | (_io_out_3_0_bits_T_3 ? io_readRCTagTableState_10_addr : 5'h0)
    | (_io_out_3_0_bits_T_5 ? io_readRCTagTableState_12_addr : 5'h0);
  assign io_out_3_0_bits_regCacheIdx_1 =
    (_io_out_3_0_bits_T_1 ? io_readRCTagTableState_9_addr : 5'h0)
    | (_io_out_3_0_bits_T_3 ? io_readRCTagTableState_11_addr : 5'h0)
    | (_io_out_3_0_bits_T_5 ? io_readRCTagTableState_13_addr : 5'h0);
  assign io_out_3_0_bits_robIdx_flag =
    _io_out_3_0_bits_T_1 & io_in_4_bits_robIdx_flag | _io_out_3_0_bits_T_3
    & io_in_5_bits_robIdx_flag | _io_out_3_0_bits_T_5 & io_in_6_bits_robIdx_flag;
  assign io_out_3_0_bits_robIdx_value =
    (_io_out_3_0_bits_T_1 ? io_in_4_bits_robIdx_value : 8'h0)
    | (_io_out_3_0_bits_T_3 ? io_in_5_bits_robIdx_value : 8'h0)
    | (_io_out_3_0_bits_T_5 ? io_in_6_bits_robIdx_value : 8'h0);
  assign io_out_3_1_valid =
    IQ3Enq1Select_1 & ~dq1Block_1 & io_in_5_valid | IQ3Enq1Select_2 & ~dq1Block_2
    & io_in_6_valid | IQ3Enq1Select_3 & ~dq1Block_3 & io_in_7_valid;
  assign io_out_3_1_bits_preDecodeInfo_valid =
    _io_out_3_1_bits_T_3 & io_in_5_bits_preDecodeInfo_valid | _io_out_3_1_bits_T_5
    & io_in_6_bits_preDecodeInfo_valid | _io_out_3_1_bits_T_7
    & io_in_7_bits_preDecodeInfo_valid;
  assign io_out_3_1_bits_preDecodeInfo_isRVC =
    _io_out_3_1_bits_T_3 & io_in_5_bits_preDecodeInfo_isRVC | _io_out_3_1_bits_T_5
    & io_in_6_bits_preDecodeInfo_isRVC | _io_out_3_1_bits_T_7
    & io_in_7_bits_preDecodeInfo_isRVC;
  assign io_out_3_1_bits_preDecodeInfo_brType =
    (_io_out_3_1_bits_T_3 ? io_in_5_bits_preDecodeInfo_brType : 2'h0)
    | (_io_out_3_1_bits_T_5 ? io_in_6_bits_preDecodeInfo_brType : 2'h0)
    | (_io_out_3_1_bits_T_7 ? io_in_7_bits_preDecodeInfo_brType : 2'h0);
  assign io_out_3_1_bits_preDecodeInfo_isCall =
    _io_out_3_1_bits_T_3 & io_in_5_bits_preDecodeInfo_isCall | _io_out_3_1_bits_T_5
    & io_in_6_bits_preDecodeInfo_isCall | _io_out_3_1_bits_T_7
    & io_in_7_bits_preDecodeInfo_isCall;
  assign io_out_3_1_bits_preDecodeInfo_isRet =
    _io_out_3_1_bits_T_3 & io_in_5_bits_preDecodeInfo_isRet | _io_out_3_1_bits_T_5
    & io_in_6_bits_preDecodeInfo_isRet | _io_out_3_1_bits_T_7
    & io_in_7_bits_preDecodeInfo_isRet;
  assign io_out_3_1_bits_ftqPtr_flag =
    _io_out_3_1_bits_T_3 & io_in_5_bits_ftqPtr_flag | _io_out_3_1_bits_T_5
    & io_in_6_bits_ftqPtr_flag | _io_out_3_1_bits_T_7 & io_in_7_bits_ftqPtr_flag;
  assign io_out_3_1_bits_ftqPtr_value =
    (_io_out_3_1_bits_T_3 ? io_in_5_bits_ftqPtr_value : 6'h0)
    | (_io_out_3_1_bits_T_5 ? io_in_6_bits_ftqPtr_value : 6'h0)
    | (_io_out_3_1_bits_T_7 ? io_in_7_bits_ftqPtr_value : 6'h0);
  assign io_out_3_1_bits_ftqOffset =
    (_io_out_3_1_bits_T_3 ? io_in_5_bits_ftqOffset : 4'h0)
    | (_io_out_3_1_bits_T_5 ? io_in_6_bits_ftqOffset : 4'h0)
    | (_io_out_3_1_bits_T_7 ? io_in_7_bits_ftqOffset : 4'h0);
  assign io_out_3_1_bits_srcType_0 =
    (_io_out_3_1_bits_T_3 ? io_in_5_bits_srcType_0 : 4'h0)
    | (_io_out_3_1_bits_T_5 ? io_in_6_bits_srcType_0 : 4'h0)
    | (_io_out_3_1_bits_T_7 ? io_in_7_bits_srcType_0 : 4'h0);
  assign io_out_3_1_bits_srcType_1 =
    (_io_out_3_1_bits_T_3 ? io_in_5_bits_srcType_1 : 4'h0)
    | (_io_out_3_1_bits_T_5 ? io_in_6_bits_srcType_1 : 4'h0)
    | (_io_out_3_1_bits_T_7 ? io_in_7_bits_srcType_1 : 4'h0);
  assign io_out_3_1_bits_fuType =
    (_io_out_3_1_bits_T_3 ? io_in_5_bits_fuType : 35'h0)
    | (_io_out_3_1_bits_T_5 ? io_in_6_bits_fuType : 35'h0)
    | (_io_out_3_1_bits_T_7 ? io_in_7_bits_fuType : 35'h0);
  assign io_out_3_1_bits_fuOpType =
    (_io_out_3_1_bits_T_3 ? io_in_5_bits_fuOpType : 9'h0)
    | (_io_out_3_1_bits_T_5 ? io_in_6_bits_fuOpType : 9'h0)
    | (_io_out_3_1_bits_T_7 ? io_in_7_bits_fuOpType : 9'h0);
  assign io_out_3_1_bits_rfWen =
    _io_out_3_1_bits_T_3 & io_in_5_bits_rfWen | _io_out_3_1_bits_T_5 & io_in_6_bits_rfWen
    | _io_out_3_1_bits_T_7 & io_in_7_bits_rfWen;
  assign io_out_3_1_bits_flushPipe =
    _io_out_3_1_bits_T_3 & io_in_5_bits_flushPipe | _io_out_3_1_bits_T_5
    & io_in_6_bits_flushPipe | _io_out_3_1_bits_T_7 & io_in_7_bits_flushPipe;
  assign io_out_3_1_bits_selImm =
    (_io_out_3_1_bits_T_3 ? io_in_5_bits_selImm : 4'h0)
    | (_io_out_3_1_bits_T_5 ? io_in_6_bits_selImm : 4'h0)
    | (_io_out_3_1_bits_T_7 ? io_in_7_bits_selImm : 4'h0);
  assign io_out_3_1_bits_imm =
    (_io_out_3_1_bits_T_3 ? io_in_5_bits_imm : 32'h0)
    | (_io_out_3_1_bits_T_5 ? io_in_6_bits_imm : 32'h0)
    | (_io_out_3_1_bits_T_7 ? io_in_7_bits_imm : 32'h0);
  assign io_out_3_1_bits_srcState_0 =
    _io_out_3_1_bits_T_3 & _uopsIn_5_bits_srcState_0_T_14 | _io_out_3_1_bits_T_5
    & _uopsIn_6_bits_srcState_0_T_14 | _io_out_3_1_bits_T_7
    & _uopsIn_7_bits_srcState_0_T_14;
  assign io_out_3_1_bits_srcState_1 =
    _io_out_3_1_bits_T_3 & _uopsIn_5_bits_srcState_1_T_14 | _io_out_3_1_bits_T_5
    & _uopsIn_6_bits_srcState_1_T_14 | _io_out_3_1_bits_T_7
    & _uopsIn_7_bits_srcState_1_T_14;
  assign io_out_3_1_bits_srcLoadDependency_0_0 =
    (_GEN_53 ? io_readIntState_10_loadDependency_0 : 2'h0)
    | (_GEN_54 ? io_readIntState_12_loadDependency_0 : 2'h0)
    | (_GEN_55 ? io_readIntState_14_loadDependency_0 : 2'h0);
  assign io_out_3_1_bits_srcLoadDependency_0_1 =
    (_GEN_53 ? io_readIntState_10_loadDependency_1 : 2'h0)
    | (_GEN_54 ? io_readIntState_12_loadDependency_1 : 2'h0)
    | (_GEN_55 ? io_readIntState_14_loadDependency_1 : 2'h0);
  assign io_out_3_1_bits_srcLoadDependency_0_2 =
    (_GEN_53 ? io_readIntState_10_loadDependency_2 : 2'h0)
    | (_GEN_54 ? io_readIntState_12_loadDependency_2 : 2'h0)
    | (_GEN_55 ? io_readIntState_14_loadDependency_2 : 2'h0);
  assign io_out_3_1_bits_srcLoadDependency_1_0 =
    (_GEN_56 ? io_readIntState_11_loadDependency_0 : 2'h0)
    | (_GEN_57 ? io_readIntState_13_loadDependency_0 : 2'h0)
    | (_GEN_58 ? io_readIntState_15_loadDependency_0 : 2'h0);
  assign io_out_3_1_bits_srcLoadDependency_1_1 =
    (_GEN_56 ? io_readIntState_11_loadDependency_1 : 2'h0)
    | (_GEN_57 ? io_readIntState_13_loadDependency_1 : 2'h0)
    | (_GEN_58 ? io_readIntState_15_loadDependency_1 : 2'h0);
  assign io_out_3_1_bits_srcLoadDependency_1_2 =
    (_GEN_56 ? io_readIntState_11_loadDependency_2 : 2'h0)
    | (_GEN_57 ? io_readIntState_13_loadDependency_2 : 2'h0)
    | (_GEN_58 ? io_readIntState_15_loadDependency_2 : 2'h0);
  assign io_out_3_1_bits_psrc_0 =
    (_io_out_3_1_bits_T_3 ? io_in_5_bits_psrc_0 : 8'h0)
    | (_io_out_3_1_bits_T_5 ? io_in_6_bits_psrc_0 : 8'h0)
    | (_io_out_3_1_bits_T_7 ? io_in_7_bits_psrc_0 : 8'h0);
  assign io_out_3_1_bits_psrc_1 =
    (_io_out_3_1_bits_T_3 ? io_in_5_bits_psrc_1 : 8'h0)
    | (_io_out_3_1_bits_T_5 ? io_in_6_bits_psrc_1 : 8'h0)
    | (_io_out_3_1_bits_T_7 ? io_in_7_bits_psrc_1 : 8'h0);
  assign io_out_3_1_bits_pdest =
    (_io_out_3_1_bits_T_3 ? io_in_5_bits_pdest : 8'h0)
    | (_io_out_3_1_bits_T_5 ? io_in_6_bits_pdest : 8'h0)
    | (_io_out_3_1_bits_T_7 ? io_in_7_bits_pdest : 8'h0);
  assign io_out_3_1_bits_useRegCache_0 =
    _io_out_3_1_bits_T_3 & uopsIn_5_bits_useRegCache_0 | _io_out_3_1_bits_T_5
    & uopsIn_6_bits_useRegCache_0 | _io_out_3_1_bits_T_7 & uopsIn_7_bits_useRegCache_0;
  assign io_out_3_1_bits_useRegCache_1 =
    _io_out_3_1_bits_T_3 & uopsIn_5_bits_useRegCache_1 | _io_out_3_1_bits_T_5
    & uopsIn_6_bits_useRegCache_1 | _io_out_3_1_bits_T_7 & uopsIn_7_bits_useRegCache_1;
  assign io_out_3_1_bits_regCacheIdx_0 =
    (_io_out_3_1_bits_T_3 ? io_readRCTagTableState_10_addr : 5'h0)
    | (_io_out_3_1_bits_T_5 ? io_readRCTagTableState_12_addr : 5'h0)
    | (_io_out_3_1_bits_T_7 ? io_readRCTagTableState_14_addr : 5'h0);
  assign io_out_3_1_bits_regCacheIdx_1 =
    (_io_out_3_1_bits_T_3 ? io_readRCTagTableState_11_addr : 5'h0)
    | (_io_out_3_1_bits_T_5 ? io_readRCTagTableState_13_addr : 5'h0)
    | (_io_out_3_1_bits_T_7 ? io_readRCTagTableState_15_addr : 5'h0);
  assign io_out_3_1_bits_robIdx_flag =
    _io_out_3_1_bits_T_3 & io_in_5_bits_robIdx_flag | _io_out_3_1_bits_T_5
    & io_in_6_bits_robIdx_flag | _io_out_3_1_bits_T_7 & io_in_7_bits_robIdx_flag;
  assign io_out_3_1_bits_robIdx_value =
    (_io_out_3_1_bits_T_3 ? io_in_5_bits_robIdx_value : 8'h0)
    | (_io_out_3_1_bits_T_5 ? io_in_6_bits_robIdx_value : 8'h0)
    | (_io_out_3_1_bits_T_7 ? io_in_7_bits_robIdx_value : 8'h0);
  assign io_out_2_0_valid =
    IQ2Enq0Select_0 & ~iqNotReady0 & io_in_4_valid | IQ2Enq0Select_1 & ~dq1Block_1
    & io_in_5_valid | IQ2Enq0Select_2 & ~dq1Block_2 & io_in_6_valid;
  assign io_out_2_0_bits_preDecodeInfo_valid =
    _io_out_2_0_bits_T_1 & io_in_4_bits_preDecodeInfo_valid | _io_out_2_0_bits_T_3
    & io_in_5_bits_preDecodeInfo_valid | _io_out_2_0_bits_T_5
    & io_in_6_bits_preDecodeInfo_valid;
  assign io_out_2_0_bits_preDecodeInfo_isRVC =
    _io_out_2_0_bits_T_1 & io_in_4_bits_preDecodeInfo_isRVC | _io_out_2_0_bits_T_3
    & io_in_5_bits_preDecodeInfo_isRVC | _io_out_2_0_bits_T_5
    & io_in_6_bits_preDecodeInfo_isRVC;
  assign io_out_2_0_bits_preDecodeInfo_brType =
    (_io_out_2_0_bits_T_1 ? io_in_4_bits_preDecodeInfo_brType : 2'h0)
    | (_io_out_2_0_bits_T_3 ? io_in_5_bits_preDecodeInfo_brType : 2'h0)
    | (_io_out_2_0_bits_T_5 ? io_in_6_bits_preDecodeInfo_brType : 2'h0);
  assign io_out_2_0_bits_preDecodeInfo_isCall =
    _io_out_2_0_bits_T_1 & io_in_4_bits_preDecodeInfo_isCall | _io_out_2_0_bits_T_3
    & io_in_5_bits_preDecodeInfo_isCall | _io_out_2_0_bits_T_5
    & io_in_6_bits_preDecodeInfo_isCall;
  assign io_out_2_0_bits_preDecodeInfo_isRet =
    _io_out_2_0_bits_T_1 & io_in_4_bits_preDecodeInfo_isRet | _io_out_2_0_bits_T_3
    & io_in_5_bits_preDecodeInfo_isRet | _io_out_2_0_bits_T_5
    & io_in_6_bits_preDecodeInfo_isRet;
  assign io_out_2_0_bits_pred_taken =
    _io_out_2_0_bits_T_1 & io_in_4_bits_pred_taken | _io_out_2_0_bits_T_3
    & io_in_5_bits_pred_taken | _io_out_2_0_bits_T_5 & io_in_6_bits_pred_taken;
  assign io_out_2_0_bits_ftqPtr_flag =
    _io_out_2_0_bits_T_1 & io_in_4_bits_ftqPtr_flag | _io_out_2_0_bits_T_3
    & io_in_5_bits_ftqPtr_flag | _io_out_2_0_bits_T_5 & io_in_6_bits_ftqPtr_flag;
  assign io_out_2_0_bits_ftqPtr_value =
    (_io_out_2_0_bits_T_1 ? io_in_4_bits_ftqPtr_value : 6'h0)
    | (_io_out_2_0_bits_T_3 ? io_in_5_bits_ftqPtr_value : 6'h0)
    | (_io_out_2_0_bits_T_5 ? io_in_6_bits_ftqPtr_value : 6'h0);
  assign io_out_2_0_bits_ftqOffset =
    (_io_out_2_0_bits_T_1 ? io_in_4_bits_ftqOffset : 4'h0)
    | (_io_out_2_0_bits_T_3 ? io_in_5_bits_ftqOffset : 4'h0)
    | (_io_out_2_0_bits_T_5 ? io_in_6_bits_ftqOffset : 4'h0);
  assign io_out_2_0_bits_srcType_0 =
    (_io_out_2_0_bits_T_1 ? io_in_4_bits_srcType_0 : 4'h0)
    | (_io_out_2_0_bits_T_3 ? io_in_5_bits_srcType_0 : 4'h0)
    | (_io_out_2_0_bits_T_5 ? io_in_6_bits_srcType_0 : 4'h0);
  assign io_out_2_0_bits_srcType_1 =
    (_io_out_2_0_bits_T_1 ? io_in_4_bits_srcType_1 : 4'h0)
    | (_io_out_2_0_bits_T_3 ? io_in_5_bits_srcType_1 : 4'h0)
    | (_io_out_2_0_bits_T_5 ? io_in_6_bits_srcType_1 : 4'h0);
  assign io_out_2_0_bits_fuType =
    (_io_out_2_0_bits_T_1 ? io_in_4_bits_fuType : 35'h0)
    | (_io_out_2_0_bits_T_3 ? io_in_5_bits_fuType : 35'h0)
    | (_io_out_2_0_bits_T_5 ? io_in_6_bits_fuType : 35'h0);
  assign io_out_2_0_bits_fuOpType =
    (_io_out_2_0_bits_T_1 ? io_in_4_bits_fuOpType : 9'h0)
    | (_io_out_2_0_bits_T_3 ? io_in_5_bits_fuOpType : 9'h0)
    | (_io_out_2_0_bits_T_5 ? io_in_6_bits_fuOpType : 9'h0);
  assign io_out_2_0_bits_rfWen =
    _io_out_2_0_bits_T_1 & io_in_4_bits_rfWen | _io_out_2_0_bits_T_3 & io_in_5_bits_rfWen
    | _io_out_2_0_bits_T_5 & io_in_6_bits_rfWen;
  assign io_out_2_0_bits_fpWen =
    _io_out_2_0_bits_T_1 & io_in_4_bits_fpWen | _io_out_2_0_bits_T_3 & io_in_5_bits_fpWen
    | _io_out_2_0_bits_T_5 & io_in_6_bits_fpWen;
  assign io_out_2_0_bits_vecWen =
    _io_out_2_0_bits_T_1 & io_in_4_bits_vecWen | _io_out_2_0_bits_T_3
    & io_in_5_bits_vecWen | _io_out_2_0_bits_T_5 & io_in_6_bits_vecWen;
  assign io_out_2_0_bits_v0Wen =
    _io_out_2_0_bits_T_1 & io_in_4_bits_v0Wen | _io_out_2_0_bits_T_3 & io_in_5_bits_v0Wen
    | _io_out_2_0_bits_T_5 & io_in_6_bits_v0Wen;
  assign io_out_2_0_bits_vlWen =
    _io_out_2_0_bits_T_1 & io_in_4_bits_vlWen | _io_out_2_0_bits_T_3 & io_in_5_bits_vlWen
    | _io_out_2_0_bits_T_5 & io_in_6_bits_vlWen;
  assign io_out_2_0_bits_selImm =
    (_io_out_2_0_bits_T_1 ? io_in_4_bits_selImm : 4'h0)
    | (_io_out_2_0_bits_T_3 ? io_in_5_bits_selImm : 4'h0)
    | (_io_out_2_0_bits_T_5 ? io_in_6_bits_selImm : 4'h0);
  assign io_out_2_0_bits_imm =
    (_io_out_2_0_bits_T_1 ? io_in_4_bits_imm : 32'h0)
    | (_io_out_2_0_bits_T_3 ? io_in_5_bits_imm : 32'h0)
    | (_io_out_2_0_bits_T_5 ? io_in_6_bits_imm : 32'h0);
  assign io_out_2_0_bits_fpu_typeTagOut =
    _io_out_2_0_bits_T_1 & io_in_4_bits_fpu_typeTagOut | _io_out_2_0_bits_T_3
    & io_in_5_bits_fpu_typeTagOut | _io_out_2_0_bits_T_5 & io_in_6_bits_fpu_typeTagOut;
  assign io_out_2_0_bits_fpu_wflags =
    _io_out_2_0_bits_T_1 & io_in_4_bits_fpu_wflags | _io_out_2_0_bits_T_3
    & io_in_5_bits_fpu_wflags | _io_out_2_0_bits_T_5 & io_in_6_bits_fpu_wflags;
  assign io_out_2_0_bits_fpu_typ =
    (_io_out_2_0_bits_T_1 ? io_in_4_bits_fpu_typ : 2'h0)
    | (_io_out_2_0_bits_T_3 ? io_in_5_bits_fpu_typ : 2'h0)
    | (_io_out_2_0_bits_T_5 ? io_in_6_bits_fpu_typ : 2'h0);
  assign io_out_2_0_bits_fpu_rm =
    (_io_out_2_0_bits_T_1 ? io_in_4_bits_fpu_rm : 3'h0)
    | (_io_out_2_0_bits_T_3 ? io_in_5_bits_fpu_rm : 3'h0)
    | (_io_out_2_0_bits_T_5 ? io_in_6_bits_fpu_rm : 3'h0);
  assign io_out_2_0_bits_srcState_0 =
    _io_out_2_0_bits_T_1 & _uopsIn_4_bits_srcState_0_T_14 | _io_out_2_0_bits_T_3
    & _uopsIn_5_bits_srcState_0_T_14 | _io_out_2_0_bits_T_5
    & _uopsIn_6_bits_srcState_0_T_14;
  assign io_out_2_0_bits_srcState_1 =
    _io_out_2_0_bits_T_1 & _uopsIn_4_bits_srcState_1_T_14 | _io_out_2_0_bits_T_3
    & _uopsIn_5_bits_srcState_1_T_14 | _io_out_2_0_bits_T_5
    & _uopsIn_6_bits_srcState_1_T_14;
  assign io_out_2_0_bits_srcLoadDependency_0_0 =
    (_GEN_35 ? io_readIntState_8_loadDependency_0 : 2'h0)
    | (_GEN_36 ? io_readIntState_10_loadDependency_0 : 2'h0)
    | (_GEN_37 ? io_readIntState_12_loadDependency_0 : 2'h0);
  assign io_out_2_0_bits_srcLoadDependency_0_1 =
    (_GEN_35 ? io_readIntState_8_loadDependency_1 : 2'h0)
    | (_GEN_36 ? io_readIntState_10_loadDependency_1 : 2'h0)
    | (_GEN_37 ? io_readIntState_12_loadDependency_1 : 2'h0);
  assign io_out_2_0_bits_srcLoadDependency_0_2 =
    (_GEN_35 ? io_readIntState_8_loadDependency_2 : 2'h0)
    | (_GEN_36 ? io_readIntState_10_loadDependency_2 : 2'h0)
    | (_GEN_37 ? io_readIntState_12_loadDependency_2 : 2'h0);
  assign io_out_2_0_bits_srcLoadDependency_1_0 =
    (_GEN_38 ? io_readIntState_9_loadDependency_0 : 2'h0)
    | (_GEN_39 ? io_readIntState_11_loadDependency_0 : 2'h0)
    | (_GEN_40 ? io_readIntState_13_loadDependency_0 : 2'h0);
  assign io_out_2_0_bits_srcLoadDependency_1_1 =
    (_GEN_38 ? io_readIntState_9_loadDependency_1 : 2'h0)
    | (_GEN_39 ? io_readIntState_11_loadDependency_1 : 2'h0)
    | (_GEN_40 ? io_readIntState_13_loadDependency_1 : 2'h0);
  assign io_out_2_0_bits_srcLoadDependency_1_2 =
    (_GEN_38 ? io_readIntState_9_loadDependency_2 : 2'h0)
    | (_GEN_39 ? io_readIntState_11_loadDependency_2 : 2'h0)
    | (_GEN_40 ? io_readIntState_13_loadDependency_2 : 2'h0);
  assign io_out_2_0_bits_psrc_0 =
    (_io_out_2_0_bits_T_1 ? io_in_4_bits_psrc_0 : 8'h0)
    | (_io_out_2_0_bits_T_3 ? io_in_5_bits_psrc_0 : 8'h0)
    | (_io_out_2_0_bits_T_5 ? io_in_6_bits_psrc_0 : 8'h0);
  assign io_out_2_0_bits_psrc_1 =
    (_io_out_2_0_bits_T_1 ? io_in_4_bits_psrc_1 : 8'h0)
    | (_io_out_2_0_bits_T_3 ? io_in_5_bits_psrc_1 : 8'h0)
    | (_io_out_2_0_bits_T_5 ? io_in_6_bits_psrc_1 : 8'h0);
  assign io_out_2_0_bits_pdest =
    (_io_out_2_0_bits_T_1 ? io_in_4_bits_pdest : 8'h0)
    | (_io_out_2_0_bits_T_3 ? io_in_5_bits_pdest : 8'h0)
    | (_io_out_2_0_bits_T_5 ? io_in_6_bits_pdest : 8'h0);
  assign io_out_2_0_bits_useRegCache_0 =
    _io_out_2_0_bits_T_1 & uopsIn_4_bits_useRegCache_0 | _io_out_2_0_bits_T_3
    & uopsIn_5_bits_useRegCache_0 | _io_out_2_0_bits_T_5 & uopsIn_6_bits_useRegCache_0;
  assign io_out_2_0_bits_useRegCache_1 =
    _io_out_2_0_bits_T_1 & uopsIn_4_bits_useRegCache_1 | _io_out_2_0_bits_T_3
    & uopsIn_5_bits_useRegCache_1 | _io_out_2_0_bits_T_5 & uopsIn_6_bits_useRegCache_1;
  assign io_out_2_0_bits_regCacheIdx_0 =
    (_io_out_2_0_bits_T_1 ? io_readRCTagTableState_8_addr : 5'h0)
    | (_io_out_2_0_bits_T_3 ? io_readRCTagTableState_10_addr : 5'h0)
    | (_io_out_2_0_bits_T_5 ? io_readRCTagTableState_12_addr : 5'h0);
  assign io_out_2_0_bits_regCacheIdx_1 =
    (_io_out_2_0_bits_T_1 ? io_readRCTagTableState_9_addr : 5'h0)
    | (_io_out_2_0_bits_T_3 ? io_readRCTagTableState_11_addr : 5'h0)
    | (_io_out_2_0_bits_T_5 ? io_readRCTagTableState_13_addr : 5'h0);
  assign io_out_2_0_bits_robIdx_flag =
    _io_out_2_0_bits_T_1 & io_in_4_bits_robIdx_flag | _io_out_2_0_bits_T_3
    & io_in_5_bits_robIdx_flag | _io_out_2_0_bits_T_5 & io_in_6_bits_robIdx_flag;
  assign io_out_2_0_bits_robIdx_value =
    (_io_out_2_0_bits_T_1 ? io_in_4_bits_robIdx_value : 8'h0)
    | (_io_out_2_0_bits_T_3 ? io_in_5_bits_robIdx_value : 8'h0)
    | (_io_out_2_0_bits_T_5 ? io_in_6_bits_robIdx_value : 8'h0);
  assign io_out_2_1_valid =
    IQ2Enq1Select_1 & ~dq1Block_1 & io_in_5_valid | IQ2Enq1Select_2 & ~dq1Block_2
    & io_in_6_valid | IQ2Enq1Select_3 & ~dq1Block_3 & io_in_7_valid;
  assign io_out_2_1_bits_preDecodeInfo_valid =
    _io_out_2_1_bits_T_3 & io_in_5_bits_preDecodeInfo_valid | _io_out_2_1_bits_T_5
    & io_in_6_bits_preDecodeInfo_valid | _io_out_2_1_bits_T_7
    & io_in_7_bits_preDecodeInfo_valid;
  assign io_out_2_1_bits_preDecodeInfo_isRVC =
    _io_out_2_1_bits_T_3 & io_in_5_bits_preDecodeInfo_isRVC | _io_out_2_1_bits_T_5
    & io_in_6_bits_preDecodeInfo_isRVC | _io_out_2_1_bits_T_7
    & io_in_7_bits_preDecodeInfo_isRVC;
  assign io_out_2_1_bits_preDecodeInfo_brType =
    (_io_out_2_1_bits_T_3 ? io_in_5_bits_preDecodeInfo_brType : 2'h0)
    | (_io_out_2_1_bits_T_5 ? io_in_6_bits_preDecodeInfo_brType : 2'h0)
    | (_io_out_2_1_bits_T_7 ? io_in_7_bits_preDecodeInfo_brType : 2'h0);
  assign io_out_2_1_bits_preDecodeInfo_isCall =
    _io_out_2_1_bits_T_3 & io_in_5_bits_preDecodeInfo_isCall | _io_out_2_1_bits_T_5
    & io_in_6_bits_preDecodeInfo_isCall | _io_out_2_1_bits_T_7
    & io_in_7_bits_preDecodeInfo_isCall;
  assign io_out_2_1_bits_preDecodeInfo_isRet =
    _io_out_2_1_bits_T_3 & io_in_5_bits_preDecodeInfo_isRet | _io_out_2_1_bits_T_5
    & io_in_6_bits_preDecodeInfo_isRet | _io_out_2_1_bits_T_7
    & io_in_7_bits_preDecodeInfo_isRet;
  assign io_out_2_1_bits_pred_taken =
    _io_out_2_1_bits_T_3 & io_in_5_bits_pred_taken | _io_out_2_1_bits_T_5
    & io_in_6_bits_pred_taken | _io_out_2_1_bits_T_7 & io_in_7_bits_pred_taken;
  assign io_out_2_1_bits_ftqPtr_flag =
    _io_out_2_1_bits_T_3 & io_in_5_bits_ftqPtr_flag | _io_out_2_1_bits_T_5
    & io_in_6_bits_ftqPtr_flag | _io_out_2_1_bits_T_7 & io_in_7_bits_ftqPtr_flag;
  assign io_out_2_1_bits_ftqPtr_value =
    (_io_out_2_1_bits_T_3 ? io_in_5_bits_ftqPtr_value : 6'h0)
    | (_io_out_2_1_bits_T_5 ? io_in_6_bits_ftqPtr_value : 6'h0)
    | (_io_out_2_1_bits_T_7 ? io_in_7_bits_ftqPtr_value : 6'h0);
  assign io_out_2_1_bits_ftqOffset =
    (_io_out_2_1_bits_T_3 ? io_in_5_bits_ftqOffset : 4'h0)
    | (_io_out_2_1_bits_T_5 ? io_in_6_bits_ftqOffset : 4'h0)
    | (_io_out_2_1_bits_T_7 ? io_in_7_bits_ftqOffset : 4'h0);
  assign io_out_2_1_bits_srcType_0 =
    (_io_out_2_1_bits_T_3 ? io_in_5_bits_srcType_0 : 4'h0)
    | (_io_out_2_1_bits_T_5 ? io_in_6_bits_srcType_0 : 4'h0)
    | (_io_out_2_1_bits_T_7 ? io_in_7_bits_srcType_0 : 4'h0);
  assign io_out_2_1_bits_srcType_1 =
    (_io_out_2_1_bits_T_3 ? io_in_5_bits_srcType_1 : 4'h0)
    | (_io_out_2_1_bits_T_5 ? io_in_6_bits_srcType_1 : 4'h0)
    | (_io_out_2_1_bits_T_7 ? io_in_7_bits_srcType_1 : 4'h0);
  assign io_out_2_1_bits_fuType =
    (_io_out_2_1_bits_T_3 ? io_in_5_bits_fuType : 35'h0)
    | (_io_out_2_1_bits_T_5 ? io_in_6_bits_fuType : 35'h0)
    | (_io_out_2_1_bits_T_7 ? io_in_7_bits_fuType : 35'h0);
  assign io_out_2_1_bits_fuOpType =
    (_io_out_2_1_bits_T_3 ? io_in_5_bits_fuOpType : 9'h0)
    | (_io_out_2_1_bits_T_5 ? io_in_6_bits_fuOpType : 9'h0)
    | (_io_out_2_1_bits_T_7 ? io_in_7_bits_fuOpType : 9'h0);
  assign io_out_2_1_bits_rfWen =
    _io_out_2_1_bits_T_3 & io_in_5_bits_rfWen | _io_out_2_1_bits_T_5 & io_in_6_bits_rfWen
    | _io_out_2_1_bits_T_7 & io_in_7_bits_rfWen;
  assign io_out_2_1_bits_fpWen =
    _io_out_2_1_bits_T_3 & io_in_5_bits_fpWen | _io_out_2_1_bits_T_5 & io_in_6_bits_fpWen
    | _io_out_2_1_bits_T_7 & io_in_7_bits_fpWen;
  assign io_out_2_1_bits_vecWen =
    _io_out_2_1_bits_T_3 & io_in_5_bits_vecWen | _io_out_2_1_bits_T_5
    & io_in_6_bits_vecWen | _io_out_2_1_bits_T_7 & io_in_7_bits_vecWen;
  assign io_out_2_1_bits_v0Wen =
    _io_out_2_1_bits_T_3 & io_in_5_bits_v0Wen | _io_out_2_1_bits_T_5 & io_in_6_bits_v0Wen
    | _io_out_2_1_bits_T_7 & io_in_7_bits_v0Wen;
  assign io_out_2_1_bits_vlWen =
    _io_out_2_1_bits_T_3 & io_in_5_bits_vlWen | _io_out_2_1_bits_T_5 & io_in_6_bits_vlWen
    | _io_out_2_1_bits_T_7 & io_in_7_bits_vlWen;
  assign io_out_2_1_bits_selImm =
    (_io_out_2_1_bits_T_3 ? io_in_5_bits_selImm : 4'h0)
    | (_io_out_2_1_bits_T_5 ? io_in_6_bits_selImm : 4'h0)
    | (_io_out_2_1_bits_T_7 ? io_in_7_bits_selImm : 4'h0);
  assign io_out_2_1_bits_imm =
    (_io_out_2_1_bits_T_3 ? io_in_5_bits_imm : 32'h0)
    | (_io_out_2_1_bits_T_5 ? io_in_6_bits_imm : 32'h0)
    | (_io_out_2_1_bits_T_7 ? io_in_7_bits_imm : 32'h0);
  assign io_out_2_1_bits_fpu_typeTagOut =
    _io_out_2_1_bits_T_3 & io_in_5_bits_fpu_typeTagOut | _io_out_2_1_bits_T_5
    & io_in_6_bits_fpu_typeTagOut | _io_out_2_1_bits_T_7 & io_in_7_bits_fpu_typeTagOut;
  assign io_out_2_1_bits_fpu_wflags =
    _io_out_2_1_bits_T_3 & io_in_5_bits_fpu_wflags | _io_out_2_1_bits_T_5
    & io_in_6_bits_fpu_wflags | _io_out_2_1_bits_T_7 & io_in_7_bits_fpu_wflags;
  assign io_out_2_1_bits_fpu_typ =
    (_io_out_2_1_bits_T_3 ? io_in_5_bits_fpu_typ : 2'h0)
    | (_io_out_2_1_bits_T_5 ? io_in_6_bits_fpu_typ : 2'h0)
    | (_io_out_2_1_bits_T_7 ? io_in_7_bits_fpu_typ : 2'h0);
  assign io_out_2_1_bits_fpu_rm =
    (_io_out_2_1_bits_T_3 ? io_in_5_bits_fpu_rm : 3'h0)
    | (_io_out_2_1_bits_T_5 ? io_in_6_bits_fpu_rm : 3'h0)
    | (_io_out_2_1_bits_T_7 ? io_in_7_bits_fpu_rm : 3'h0);
  assign io_out_2_1_bits_srcState_0 =
    _io_out_2_1_bits_T_3 & _uopsIn_5_bits_srcState_0_T_14 | _io_out_2_1_bits_T_5
    & _uopsIn_6_bits_srcState_0_T_14 | _io_out_2_1_bits_T_7
    & _uopsIn_7_bits_srcState_0_T_14;
  assign io_out_2_1_bits_srcState_1 =
    _io_out_2_1_bits_T_3 & _uopsIn_5_bits_srcState_1_T_14 | _io_out_2_1_bits_T_5
    & _uopsIn_6_bits_srcState_1_T_14 | _io_out_2_1_bits_T_7
    & _uopsIn_7_bits_srcState_1_T_14;
  assign io_out_2_1_bits_srcLoadDependency_0_0 =
    (_GEN_41 ? io_readIntState_10_loadDependency_0 : 2'h0)
    | (_GEN_42 ? io_readIntState_12_loadDependency_0 : 2'h0)
    | (_GEN_43 ? io_readIntState_14_loadDependency_0 : 2'h0);
  assign io_out_2_1_bits_srcLoadDependency_0_1 =
    (_GEN_41 ? io_readIntState_10_loadDependency_1 : 2'h0)
    | (_GEN_42 ? io_readIntState_12_loadDependency_1 : 2'h0)
    | (_GEN_43 ? io_readIntState_14_loadDependency_1 : 2'h0);
  assign io_out_2_1_bits_srcLoadDependency_0_2 =
    (_GEN_41 ? io_readIntState_10_loadDependency_2 : 2'h0)
    | (_GEN_42 ? io_readIntState_12_loadDependency_2 : 2'h0)
    | (_GEN_43 ? io_readIntState_14_loadDependency_2 : 2'h0);
  assign io_out_2_1_bits_srcLoadDependency_1_0 =
    (_GEN_44 ? io_readIntState_11_loadDependency_0 : 2'h0)
    | (_GEN_45 ? io_readIntState_13_loadDependency_0 : 2'h0)
    | (_GEN_46 ? io_readIntState_15_loadDependency_0 : 2'h0);
  assign io_out_2_1_bits_srcLoadDependency_1_1 =
    (_GEN_44 ? io_readIntState_11_loadDependency_1 : 2'h0)
    | (_GEN_45 ? io_readIntState_13_loadDependency_1 : 2'h0)
    | (_GEN_46 ? io_readIntState_15_loadDependency_1 : 2'h0);
  assign io_out_2_1_bits_srcLoadDependency_1_2 =
    (_GEN_44 ? io_readIntState_11_loadDependency_2 : 2'h0)
    | (_GEN_45 ? io_readIntState_13_loadDependency_2 : 2'h0)
    | (_GEN_46 ? io_readIntState_15_loadDependency_2 : 2'h0);
  assign io_out_2_1_bits_psrc_0 =
    (_io_out_2_1_bits_T_3 ? io_in_5_bits_psrc_0 : 8'h0)
    | (_io_out_2_1_bits_T_5 ? io_in_6_bits_psrc_0 : 8'h0)
    | (_io_out_2_1_bits_T_7 ? io_in_7_bits_psrc_0 : 8'h0);
  assign io_out_2_1_bits_psrc_1 =
    (_io_out_2_1_bits_T_3 ? io_in_5_bits_psrc_1 : 8'h0)
    | (_io_out_2_1_bits_T_5 ? io_in_6_bits_psrc_1 : 8'h0)
    | (_io_out_2_1_bits_T_7 ? io_in_7_bits_psrc_1 : 8'h0);
  assign io_out_2_1_bits_pdest =
    (_io_out_2_1_bits_T_3 ? io_in_5_bits_pdest : 8'h0)
    | (_io_out_2_1_bits_T_5 ? io_in_6_bits_pdest : 8'h0)
    | (_io_out_2_1_bits_T_7 ? io_in_7_bits_pdest : 8'h0);
  assign io_out_2_1_bits_useRegCache_0 =
    _io_out_2_1_bits_T_3 & uopsIn_5_bits_useRegCache_0 | _io_out_2_1_bits_T_5
    & uopsIn_6_bits_useRegCache_0 | _io_out_2_1_bits_T_7 & uopsIn_7_bits_useRegCache_0;
  assign io_out_2_1_bits_useRegCache_1 =
    _io_out_2_1_bits_T_3 & uopsIn_5_bits_useRegCache_1 | _io_out_2_1_bits_T_5
    & uopsIn_6_bits_useRegCache_1 | _io_out_2_1_bits_T_7 & uopsIn_7_bits_useRegCache_1;
  assign io_out_2_1_bits_regCacheIdx_0 =
    (_io_out_2_1_bits_T_3 ? io_readRCTagTableState_10_addr : 5'h0)
    | (_io_out_2_1_bits_T_5 ? io_readRCTagTableState_12_addr : 5'h0)
    | (_io_out_2_1_bits_T_7 ? io_readRCTagTableState_14_addr : 5'h0);
  assign io_out_2_1_bits_regCacheIdx_1 =
    (_io_out_2_1_bits_T_3 ? io_readRCTagTableState_11_addr : 5'h0)
    | (_io_out_2_1_bits_T_5 ? io_readRCTagTableState_13_addr : 5'h0)
    | (_io_out_2_1_bits_T_7 ? io_readRCTagTableState_15_addr : 5'h0);
  assign io_out_2_1_bits_robIdx_flag =
    _io_out_2_1_bits_T_3 & io_in_5_bits_robIdx_flag | _io_out_2_1_bits_T_5
    & io_in_6_bits_robIdx_flag | _io_out_2_1_bits_T_7 & io_in_7_bits_robIdx_flag;
  assign io_out_2_1_bits_robIdx_value =
    (_io_out_2_1_bits_T_3 ? io_in_5_bits_robIdx_value : 8'h0)
    | (_io_out_2_1_bits_T_5 ? io_in_6_bits_robIdx_value : 8'h0)
    | (_io_out_2_1_bits_T_7 ? io_in_7_bits_robIdx_value : 8'h0);
  assign io_out_1_0_valid =
    IQ1Enq0Select_0 & io_in_0_valid | IQ1Enq0Select_1 & io_in_1_valid | IQ1Enq0Select_2
    & io_in_2_valid;
  assign io_out_1_0_bits_preDecodeInfo_valid =
    IQ1Enq0Select_0 & io_in_0_bits_preDecodeInfo_valid | IQ1Enq0Select_1
    & io_in_1_bits_preDecodeInfo_valid | IQ1Enq0Select_2
    & io_in_2_bits_preDecodeInfo_valid;
  assign io_out_1_0_bits_preDecodeInfo_isRVC =
    IQ1Enq0Select_0 & io_in_0_bits_preDecodeInfo_isRVC | IQ1Enq0Select_1
    & io_in_1_bits_preDecodeInfo_isRVC | IQ1Enq0Select_2
    & io_in_2_bits_preDecodeInfo_isRVC;
  assign io_out_1_0_bits_preDecodeInfo_brType =
    (IQ1Enq0Select_0 ? io_in_0_bits_preDecodeInfo_brType : 2'h0)
    | (IQ1Enq0Select_1 ? io_in_1_bits_preDecodeInfo_brType : 2'h0)
    | (IQ1Enq0Select_2 ? io_in_2_bits_preDecodeInfo_brType : 2'h0);
  assign io_out_1_0_bits_preDecodeInfo_isCall =
    IQ1Enq0Select_0 & io_in_0_bits_preDecodeInfo_isCall | IQ1Enq0Select_1
    & io_in_1_bits_preDecodeInfo_isCall | IQ1Enq0Select_2
    & io_in_2_bits_preDecodeInfo_isCall;
  assign io_out_1_0_bits_preDecodeInfo_isRet =
    IQ1Enq0Select_0 & io_in_0_bits_preDecodeInfo_isRet | IQ1Enq0Select_1
    & io_in_1_bits_preDecodeInfo_isRet | IQ1Enq0Select_2
    & io_in_2_bits_preDecodeInfo_isRet;
  assign io_out_1_0_bits_pred_taken =
    IQ1Enq0Select_0 & io_in_0_bits_pred_taken | IQ1Enq0Select_1 & io_in_1_bits_pred_taken
    | IQ1Enq0Select_2 & io_in_2_bits_pred_taken;
  assign io_out_1_0_bits_ftqPtr_flag =
    IQ1Enq0Select_0 & io_in_0_bits_ftqPtr_flag | IQ1Enq0Select_1
    & io_in_1_bits_ftqPtr_flag | IQ1Enq0Select_2 & io_in_2_bits_ftqPtr_flag;
  assign io_out_1_0_bits_ftqPtr_value =
    (IQ1Enq0Select_0 ? io_in_0_bits_ftqPtr_value : 6'h0)
    | (IQ1Enq0Select_1 ? io_in_1_bits_ftqPtr_value : 6'h0)
    | (IQ1Enq0Select_2 ? io_in_2_bits_ftqPtr_value : 6'h0);
  assign io_out_1_0_bits_ftqOffset =
    (IQ1Enq0Select_0 ? io_in_0_bits_ftqOffset : 4'h0)
    | (IQ1Enq0Select_1 ? io_in_1_bits_ftqOffset : 4'h0)
    | (IQ1Enq0Select_2 ? io_in_2_bits_ftqOffset : 4'h0);
  assign io_out_1_0_bits_srcType_0 =
    (IQ1Enq0Select_0 ? io_in_0_bits_srcType_0 : 4'h0)
    | (IQ1Enq0Select_1 ? io_in_1_bits_srcType_0 : 4'h0)
    | (IQ1Enq0Select_2 ? io_in_2_bits_srcType_0 : 4'h0);
  assign io_out_1_0_bits_srcType_1 =
    (IQ1Enq0Select_0 ? io_in_0_bits_srcType_1 : 4'h0)
    | (IQ1Enq0Select_1 ? io_in_1_bits_srcType_1 : 4'h0)
    | (IQ1Enq0Select_2 ? io_in_2_bits_srcType_1 : 4'h0);
  assign io_out_1_0_bits_fuType =
    (IQ1Enq0Select_0 ? io_in_0_bits_fuType : 35'h0)
    | (IQ1Enq0Select_1 ? io_in_1_bits_fuType : 35'h0)
    | (IQ1Enq0Select_2 ? io_in_2_bits_fuType : 35'h0);
  assign io_out_1_0_bits_fuOpType =
    (IQ1Enq0Select_0 ? io_in_0_bits_fuOpType : 9'h0)
    | (IQ1Enq0Select_1 ? io_in_1_bits_fuOpType : 9'h0)
    | (IQ1Enq0Select_2 ? io_in_2_bits_fuOpType : 9'h0);
  assign io_out_1_0_bits_rfWen =
    IQ1Enq0Select_0 & io_in_0_bits_rfWen | IQ1Enq0Select_1 & io_in_1_bits_rfWen
    | IQ1Enq0Select_2 & io_in_2_bits_rfWen;
  assign io_out_1_0_bits_selImm =
    (IQ1Enq0Select_0 ? io_in_0_bits_selImm : 4'h0)
    | (IQ1Enq0Select_1 ? io_in_1_bits_selImm : 4'h0)
    | (IQ1Enq0Select_2 ? io_in_2_bits_selImm : 4'h0);
  assign io_out_1_0_bits_imm =
    (IQ1Enq0Select_0 ? io_in_0_bits_imm : 32'h0)
    | (IQ1Enq0Select_1 ? io_in_1_bits_imm : 32'h0)
    | (IQ1Enq0Select_2 ? io_in_2_bits_imm : 32'h0);
  assign io_out_1_0_bits_srcState_0 =
    IQ1Enq0Select_0 & _uopsIn_0_bits_srcState_0_T_14 | IQ1Enq0Select_1
    & _uopsIn_1_bits_srcState_0_T_14 | IQ1Enq0Select_2 & _uopsIn_2_bits_srcState_0_T_14;
  assign io_out_1_0_bits_srcState_1 =
    IQ1Enq0Select_0 & _uopsIn_0_bits_srcState_1_T_14 | IQ1Enq0Select_1
    & _uopsIn_1_bits_srcState_1_T_14 | IQ1Enq0Select_2 & _uopsIn_2_bits_srcState_1_T_14;
  assign io_out_1_0_bits_srcLoadDependency_0_0 =
    (_GEN_17 ? io_readIntState_0_loadDependency_0 : 2'h0)
    | (_GEN_18 ? io_readIntState_2_loadDependency_0 : 2'h0)
    | (_GEN_19 ? io_readIntState_4_loadDependency_0 : 2'h0);
  assign io_out_1_0_bits_srcLoadDependency_0_1 =
    (_GEN_17 ? io_readIntState_0_loadDependency_1 : 2'h0)
    | (_GEN_18 ? io_readIntState_2_loadDependency_1 : 2'h0)
    | (_GEN_19 ? io_readIntState_4_loadDependency_1 : 2'h0);
  assign io_out_1_0_bits_srcLoadDependency_0_2 =
    (_GEN_17 ? io_readIntState_0_loadDependency_2 : 2'h0)
    | (_GEN_18 ? io_readIntState_2_loadDependency_2 : 2'h0)
    | (_GEN_19 ? io_readIntState_4_loadDependency_2 : 2'h0);
  assign io_out_1_0_bits_srcLoadDependency_1_0 =
    (_GEN_20 ? io_readIntState_1_loadDependency_0 : 2'h0)
    | (_GEN_21 ? io_readIntState_3_loadDependency_0 : 2'h0)
    | (_GEN_22 ? io_readIntState_5_loadDependency_0 : 2'h0);
  assign io_out_1_0_bits_srcLoadDependency_1_1 =
    (_GEN_20 ? io_readIntState_1_loadDependency_1 : 2'h0)
    | (_GEN_21 ? io_readIntState_3_loadDependency_1 : 2'h0)
    | (_GEN_22 ? io_readIntState_5_loadDependency_1 : 2'h0);
  assign io_out_1_0_bits_srcLoadDependency_1_2 =
    (_GEN_20 ? io_readIntState_1_loadDependency_2 : 2'h0)
    | (_GEN_21 ? io_readIntState_3_loadDependency_2 : 2'h0)
    | (_GEN_22 ? io_readIntState_5_loadDependency_2 : 2'h0);
  assign io_out_1_0_bits_psrc_0 =
    (IQ1Enq0Select_0 ? io_in_0_bits_psrc_0 : 8'h0)
    | (IQ1Enq0Select_1 ? io_in_1_bits_psrc_0 : 8'h0)
    | (IQ1Enq0Select_2 ? io_in_2_bits_psrc_0 : 8'h0);
  assign io_out_1_0_bits_psrc_1 =
    (IQ1Enq0Select_0 ? io_in_0_bits_psrc_1 : 8'h0)
    | (IQ1Enq0Select_1 ? io_in_1_bits_psrc_1 : 8'h0)
    | (IQ1Enq0Select_2 ? io_in_2_bits_psrc_1 : 8'h0);
  assign io_out_1_0_bits_pdest =
    (IQ1Enq0Select_0 ? io_in_0_bits_pdest : 8'h0)
    | (IQ1Enq0Select_1 ? io_in_1_bits_pdest : 8'h0)
    | (IQ1Enq0Select_2 ? io_in_2_bits_pdest : 8'h0);
  assign io_out_1_0_bits_useRegCache_0 =
    IQ1Enq0Select_0 & uopsIn_0_bits_useRegCache_0 | IQ1Enq0Select_1
    & uopsIn_1_bits_useRegCache_0 | IQ1Enq0Select_2 & uopsIn_2_bits_useRegCache_0;
  assign io_out_1_0_bits_useRegCache_1 =
    IQ1Enq0Select_0 & uopsIn_0_bits_useRegCache_1 | IQ1Enq0Select_1
    & uopsIn_1_bits_useRegCache_1 | IQ1Enq0Select_2 & uopsIn_2_bits_useRegCache_1;
  assign io_out_1_0_bits_regCacheIdx_0 =
    (IQ1Enq0Select_0 ? io_readRCTagTableState_0_addr : 5'h0)
    | (IQ1Enq0Select_1 ? io_readRCTagTableState_2_addr : 5'h0)
    | (IQ1Enq0Select_2 ? io_readRCTagTableState_4_addr : 5'h0);
  assign io_out_1_0_bits_regCacheIdx_1 =
    (IQ1Enq0Select_0 ? io_readRCTagTableState_1_addr : 5'h0)
    | (IQ1Enq0Select_1 ? io_readRCTagTableState_3_addr : 5'h0)
    | (IQ1Enq0Select_2 ? io_readRCTagTableState_5_addr : 5'h0);
  assign io_out_1_0_bits_robIdx_flag =
    IQ1Enq0Select_0 & io_in_0_bits_robIdx_flag | IQ1Enq0Select_1
    & io_in_1_bits_robIdx_flag | IQ1Enq0Select_2 & io_in_2_bits_robIdx_flag;
  assign io_out_1_0_bits_robIdx_value =
    (IQ1Enq0Select_0 ? io_in_0_bits_robIdx_value : 8'h0)
    | (IQ1Enq0Select_1 ? io_in_1_bits_robIdx_value : 8'h0)
    | (IQ1Enq0Select_2 ? io_in_2_bits_robIdx_value : 8'h0);
  assign io_out_1_1_valid =
    IQ1Enq1Select_1 & io_in_1_valid | IQ1Enq1Select_2 & io_in_2_valid | IQ1Enq1Select_3
    & io_in_3_valid;
  assign io_out_1_1_bits_preDecodeInfo_valid =
    IQ1Enq1Select_1 & io_in_1_bits_preDecodeInfo_valid | IQ1Enq1Select_2
    & io_in_2_bits_preDecodeInfo_valid | IQ1Enq1Select_3
    & io_in_3_bits_preDecodeInfo_valid;
  assign io_out_1_1_bits_preDecodeInfo_isRVC =
    IQ1Enq1Select_1 & io_in_1_bits_preDecodeInfo_isRVC | IQ1Enq1Select_2
    & io_in_2_bits_preDecodeInfo_isRVC | IQ1Enq1Select_3
    & io_in_3_bits_preDecodeInfo_isRVC;
  assign io_out_1_1_bits_preDecodeInfo_brType =
    (IQ1Enq1Select_1 ? io_in_1_bits_preDecodeInfo_brType : 2'h0)
    | (IQ1Enq1Select_2 ? io_in_2_bits_preDecodeInfo_brType : 2'h0)
    | (IQ1Enq1Select_3 ? io_in_3_bits_preDecodeInfo_brType : 2'h0);
  assign io_out_1_1_bits_preDecodeInfo_isCall =
    IQ1Enq1Select_1 & io_in_1_bits_preDecodeInfo_isCall | IQ1Enq1Select_2
    & io_in_2_bits_preDecodeInfo_isCall | IQ1Enq1Select_3
    & io_in_3_bits_preDecodeInfo_isCall;
  assign io_out_1_1_bits_preDecodeInfo_isRet =
    IQ1Enq1Select_1 & io_in_1_bits_preDecodeInfo_isRet | IQ1Enq1Select_2
    & io_in_2_bits_preDecodeInfo_isRet | IQ1Enq1Select_3
    & io_in_3_bits_preDecodeInfo_isRet;
  assign io_out_1_1_bits_pred_taken =
    IQ1Enq1Select_1 & io_in_1_bits_pred_taken | IQ1Enq1Select_2 & io_in_2_bits_pred_taken
    | IQ1Enq1Select_3 & io_in_3_bits_pred_taken;
  assign io_out_1_1_bits_ftqPtr_flag =
    IQ1Enq1Select_1 & io_in_1_bits_ftqPtr_flag | IQ1Enq1Select_2
    & io_in_2_bits_ftqPtr_flag | IQ1Enq1Select_3 & io_in_3_bits_ftqPtr_flag;
  assign io_out_1_1_bits_ftqPtr_value =
    (IQ1Enq1Select_1 ? io_in_1_bits_ftqPtr_value : 6'h0)
    | (IQ1Enq1Select_2 ? io_in_2_bits_ftqPtr_value : 6'h0)
    | (IQ1Enq1Select_3 ? io_in_3_bits_ftqPtr_value : 6'h0);
  assign io_out_1_1_bits_ftqOffset =
    (IQ1Enq1Select_1 ? io_in_1_bits_ftqOffset : 4'h0)
    | (IQ1Enq1Select_2 ? io_in_2_bits_ftqOffset : 4'h0)
    | (IQ1Enq1Select_3 ? io_in_3_bits_ftqOffset : 4'h0);
  assign io_out_1_1_bits_srcType_0 =
    (IQ1Enq1Select_1 ? io_in_1_bits_srcType_0 : 4'h0)
    | (IQ1Enq1Select_2 ? io_in_2_bits_srcType_0 : 4'h0)
    | (IQ1Enq1Select_3 ? io_in_3_bits_srcType_0 : 4'h0);
  assign io_out_1_1_bits_srcType_1 =
    (IQ1Enq1Select_1 ? io_in_1_bits_srcType_1 : 4'h0)
    | (IQ1Enq1Select_2 ? io_in_2_bits_srcType_1 : 4'h0)
    | (IQ1Enq1Select_3 ? io_in_3_bits_srcType_1 : 4'h0);
  assign io_out_1_1_bits_fuType =
    (IQ1Enq1Select_1 ? io_in_1_bits_fuType : 35'h0)
    | (IQ1Enq1Select_2 ? io_in_2_bits_fuType : 35'h0)
    | (IQ1Enq1Select_3 ? io_in_3_bits_fuType : 35'h0);
  assign io_out_1_1_bits_fuOpType =
    (IQ1Enq1Select_1 ? io_in_1_bits_fuOpType : 9'h0)
    | (IQ1Enq1Select_2 ? io_in_2_bits_fuOpType : 9'h0)
    | (IQ1Enq1Select_3 ? io_in_3_bits_fuOpType : 9'h0);
  assign io_out_1_1_bits_rfWen =
    IQ1Enq1Select_1 & io_in_1_bits_rfWen | IQ1Enq1Select_2 & io_in_2_bits_rfWen
    | IQ1Enq1Select_3 & io_in_3_bits_rfWen;
  assign io_out_1_1_bits_selImm =
    (IQ1Enq1Select_1 ? io_in_1_bits_selImm : 4'h0)
    | (IQ1Enq1Select_2 ? io_in_2_bits_selImm : 4'h0)
    | (IQ1Enq1Select_3 ? io_in_3_bits_selImm : 4'h0);
  assign io_out_1_1_bits_imm =
    (IQ1Enq1Select_1 ? io_in_1_bits_imm : 32'h0)
    | (IQ1Enq1Select_2 ? io_in_2_bits_imm : 32'h0)
    | (IQ1Enq1Select_3 ? io_in_3_bits_imm : 32'h0);
  assign io_out_1_1_bits_srcState_0 =
    IQ1Enq1Select_1 & _uopsIn_1_bits_srcState_0_T_14 | IQ1Enq1Select_2
    & _uopsIn_2_bits_srcState_0_T_14 | IQ1Enq1Select_3 & _uopsIn_3_bits_srcState_0_T_14;
  assign io_out_1_1_bits_srcState_1 =
    IQ1Enq1Select_1 & _uopsIn_1_bits_srcState_1_T_14 | IQ1Enq1Select_2
    & _uopsIn_2_bits_srcState_1_T_14 | IQ1Enq1Select_3 & _uopsIn_3_bits_srcState_1_T_14;
  assign io_out_1_1_bits_srcLoadDependency_0_0 =
    (_GEN_23 ? io_readIntState_2_loadDependency_0 : 2'h0)
    | (_GEN_24 ? io_readIntState_4_loadDependency_0 : 2'h0)
    | (_GEN_25 ? io_readIntState_6_loadDependency_0 : 2'h0);
  assign io_out_1_1_bits_srcLoadDependency_0_1 =
    (_GEN_23 ? io_readIntState_2_loadDependency_1 : 2'h0)
    | (_GEN_24 ? io_readIntState_4_loadDependency_1 : 2'h0)
    | (_GEN_25 ? io_readIntState_6_loadDependency_1 : 2'h0);
  assign io_out_1_1_bits_srcLoadDependency_0_2 =
    (_GEN_23 ? io_readIntState_2_loadDependency_2 : 2'h0)
    | (_GEN_24 ? io_readIntState_4_loadDependency_2 : 2'h0)
    | (_GEN_25 ? io_readIntState_6_loadDependency_2 : 2'h0);
  assign io_out_1_1_bits_srcLoadDependency_1_0 =
    (_GEN_26 ? io_readIntState_3_loadDependency_0 : 2'h0)
    | (_GEN_27 ? io_readIntState_5_loadDependency_0 : 2'h0)
    | (_GEN_28 ? io_readIntState_7_loadDependency_0 : 2'h0);
  assign io_out_1_1_bits_srcLoadDependency_1_1 =
    (_GEN_26 ? io_readIntState_3_loadDependency_1 : 2'h0)
    | (_GEN_27 ? io_readIntState_5_loadDependency_1 : 2'h0)
    | (_GEN_28 ? io_readIntState_7_loadDependency_1 : 2'h0);
  assign io_out_1_1_bits_srcLoadDependency_1_2 =
    (_GEN_26 ? io_readIntState_3_loadDependency_2 : 2'h0)
    | (_GEN_27 ? io_readIntState_5_loadDependency_2 : 2'h0)
    | (_GEN_28 ? io_readIntState_7_loadDependency_2 : 2'h0);
  assign io_out_1_1_bits_psrc_0 =
    (IQ1Enq1Select_1 ? io_in_1_bits_psrc_0 : 8'h0)
    | (IQ1Enq1Select_2 ? io_in_2_bits_psrc_0 : 8'h0)
    | (IQ1Enq1Select_3 ? io_in_3_bits_psrc_0 : 8'h0);
  assign io_out_1_1_bits_psrc_1 =
    (IQ1Enq1Select_1 ? io_in_1_bits_psrc_1 : 8'h0)
    | (IQ1Enq1Select_2 ? io_in_2_bits_psrc_1 : 8'h0)
    | (IQ1Enq1Select_3 ? io_in_3_bits_psrc_1 : 8'h0);
  assign io_out_1_1_bits_pdest =
    (IQ1Enq1Select_1 ? io_in_1_bits_pdest : 8'h0)
    | (IQ1Enq1Select_2 ? io_in_2_bits_pdest : 8'h0)
    | (IQ1Enq1Select_3 ? io_in_3_bits_pdest : 8'h0);
  assign io_out_1_1_bits_useRegCache_0 =
    IQ1Enq1Select_1 & uopsIn_1_bits_useRegCache_0 | IQ1Enq1Select_2
    & uopsIn_2_bits_useRegCache_0 | IQ1Enq1Select_3 & uopsIn_3_bits_useRegCache_0;
  assign io_out_1_1_bits_useRegCache_1 =
    IQ1Enq1Select_1 & uopsIn_1_bits_useRegCache_1 | IQ1Enq1Select_2
    & uopsIn_2_bits_useRegCache_1 | IQ1Enq1Select_3 & uopsIn_3_bits_useRegCache_1;
  assign io_out_1_1_bits_regCacheIdx_0 =
    (IQ1Enq1Select_1 ? io_readRCTagTableState_2_addr : 5'h0)
    | (IQ1Enq1Select_2 ? io_readRCTagTableState_4_addr : 5'h0)
    | (IQ1Enq1Select_3 ? io_readRCTagTableState_6_addr : 5'h0);
  assign io_out_1_1_bits_regCacheIdx_1 =
    (IQ1Enq1Select_1 ? io_readRCTagTableState_3_addr : 5'h0)
    | (IQ1Enq1Select_2 ? io_readRCTagTableState_5_addr : 5'h0)
    | (IQ1Enq1Select_3 ? io_readRCTagTableState_7_addr : 5'h0);
  assign io_out_1_1_bits_robIdx_flag =
    IQ1Enq1Select_1 & io_in_1_bits_robIdx_flag | IQ1Enq1Select_2
    & io_in_2_bits_robIdx_flag | IQ1Enq1Select_3 & io_in_3_bits_robIdx_flag;
  assign io_out_1_1_bits_robIdx_value =
    (IQ1Enq1Select_1 ? io_in_1_bits_robIdx_value : 8'h0)
    | (IQ1Enq1Select_2 ? io_in_2_bits_robIdx_value : 8'h0)
    | (IQ1Enq1Select_3 ? io_in_3_bits_robIdx_value : 8'h0);
  assign io_out_0_0_valid =
    IQ0Enq0Select_0 & io_in_0_valid | IQ0Enq0Select_1 & io_in_1_valid | IQ0Enq0Select_2
    & io_in_2_valid;
  assign io_out_0_0_bits_preDecodeInfo_valid =
    IQ0Enq0Select_0 & io_in_0_bits_preDecodeInfo_valid | IQ0Enq0Select_1
    & io_in_1_bits_preDecodeInfo_valid | IQ0Enq0Select_2
    & io_in_2_bits_preDecodeInfo_valid;
  assign io_out_0_0_bits_preDecodeInfo_isRVC =
    IQ0Enq0Select_0 & io_in_0_bits_preDecodeInfo_isRVC | IQ0Enq0Select_1
    & io_in_1_bits_preDecodeInfo_isRVC | IQ0Enq0Select_2
    & io_in_2_bits_preDecodeInfo_isRVC;
  assign io_out_0_0_bits_preDecodeInfo_brType =
    (IQ0Enq0Select_0 ? io_in_0_bits_preDecodeInfo_brType : 2'h0)
    | (IQ0Enq0Select_1 ? io_in_1_bits_preDecodeInfo_brType : 2'h0)
    | (IQ0Enq0Select_2 ? io_in_2_bits_preDecodeInfo_brType : 2'h0);
  assign io_out_0_0_bits_preDecodeInfo_isCall =
    IQ0Enq0Select_0 & io_in_0_bits_preDecodeInfo_isCall | IQ0Enq0Select_1
    & io_in_1_bits_preDecodeInfo_isCall | IQ0Enq0Select_2
    & io_in_2_bits_preDecodeInfo_isCall;
  assign io_out_0_0_bits_preDecodeInfo_isRet =
    IQ0Enq0Select_0 & io_in_0_bits_preDecodeInfo_isRet | IQ0Enq0Select_1
    & io_in_1_bits_preDecodeInfo_isRet | IQ0Enq0Select_2
    & io_in_2_bits_preDecodeInfo_isRet;
  assign io_out_0_0_bits_pred_taken =
    IQ0Enq0Select_0 & io_in_0_bits_pred_taken | IQ0Enq0Select_1 & io_in_1_bits_pred_taken
    | IQ0Enq0Select_2 & io_in_2_bits_pred_taken;
  assign io_out_0_0_bits_ftqPtr_flag =
    IQ0Enq0Select_0 & io_in_0_bits_ftqPtr_flag | IQ0Enq0Select_1
    & io_in_1_bits_ftqPtr_flag | IQ0Enq0Select_2 & io_in_2_bits_ftqPtr_flag;
  assign io_out_0_0_bits_ftqPtr_value =
    (IQ0Enq0Select_0 ? io_in_0_bits_ftqPtr_value : 6'h0)
    | (IQ0Enq0Select_1 ? io_in_1_bits_ftqPtr_value : 6'h0)
    | (IQ0Enq0Select_2 ? io_in_2_bits_ftqPtr_value : 6'h0);
  assign io_out_0_0_bits_ftqOffset =
    (IQ0Enq0Select_0 ? io_in_0_bits_ftqOffset : 4'h0)
    | (IQ0Enq0Select_1 ? io_in_1_bits_ftqOffset : 4'h0)
    | (IQ0Enq0Select_2 ? io_in_2_bits_ftqOffset : 4'h0);
  assign io_out_0_0_bits_srcType_0 =
    (IQ0Enq0Select_0 ? io_in_0_bits_srcType_0 : 4'h0)
    | (IQ0Enq0Select_1 ? io_in_1_bits_srcType_0 : 4'h0)
    | (IQ0Enq0Select_2 ? io_in_2_bits_srcType_0 : 4'h0);
  assign io_out_0_0_bits_srcType_1 =
    (IQ0Enq0Select_0 ? io_in_0_bits_srcType_1 : 4'h0)
    | (IQ0Enq0Select_1 ? io_in_1_bits_srcType_1 : 4'h0)
    | (IQ0Enq0Select_2 ? io_in_2_bits_srcType_1 : 4'h0);
  assign io_out_0_0_bits_fuType =
    (IQ0Enq0Select_0 ? io_in_0_bits_fuType : 35'h0)
    | (IQ0Enq0Select_1 ? io_in_1_bits_fuType : 35'h0)
    | (IQ0Enq0Select_2 ? io_in_2_bits_fuType : 35'h0);
  assign io_out_0_0_bits_fuOpType =
    (IQ0Enq0Select_0 ? io_in_0_bits_fuOpType : 9'h0)
    | (IQ0Enq0Select_1 ? io_in_1_bits_fuOpType : 9'h0)
    | (IQ0Enq0Select_2 ? io_in_2_bits_fuOpType : 9'h0);
  assign io_out_0_0_bits_rfWen =
    IQ0Enq0Select_0 & io_in_0_bits_rfWen | IQ0Enq0Select_1 & io_in_1_bits_rfWen
    | IQ0Enq0Select_2 & io_in_2_bits_rfWen;
  assign io_out_0_0_bits_selImm =
    (IQ0Enq0Select_0 ? io_in_0_bits_selImm : 4'h0)
    | (IQ0Enq0Select_1 ? io_in_1_bits_selImm : 4'h0)
    | (IQ0Enq0Select_2 ? io_in_2_bits_selImm : 4'h0);
  assign io_out_0_0_bits_imm =
    (IQ0Enq0Select_0 ? io_in_0_bits_imm : 32'h0)
    | (IQ0Enq0Select_1 ? io_in_1_bits_imm : 32'h0)
    | (IQ0Enq0Select_2 ? io_in_2_bits_imm : 32'h0);
  assign io_out_0_0_bits_srcState_0 =
    IQ0Enq0Select_0 & _uopsIn_0_bits_srcState_0_T_14 | IQ0Enq0Select_1
    & _uopsIn_1_bits_srcState_0_T_14 | IQ0Enq0Select_2 & _uopsIn_2_bits_srcState_0_T_14;
  assign io_out_0_0_bits_srcState_1 =
    IQ0Enq0Select_0 & _uopsIn_0_bits_srcState_1_T_14 | IQ0Enq0Select_1
    & _uopsIn_1_bits_srcState_1_T_14 | IQ0Enq0Select_2 & _uopsIn_2_bits_srcState_1_T_14;
  assign io_out_0_0_bits_srcLoadDependency_0_0 =
    (_GEN_5 ? io_readIntState_0_loadDependency_0 : 2'h0)
    | (_GEN_6 ? io_readIntState_2_loadDependency_0 : 2'h0)
    | (_GEN_7 ? io_readIntState_4_loadDependency_0 : 2'h0);
  assign io_out_0_0_bits_srcLoadDependency_0_1 =
    (_GEN_5 ? io_readIntState_0_loadDependency_1 : 2'h0)
    | (_GEN_6 ? io_readIntState_2_loadDependency_1 : 2'h0)
    | (_GEN_7 ? io_readIntState_4_loadDependency_1 : 2'h0);
  assign io_out_0_0_bits_srcLoadDependency_0_2 =
    (_GEN_5 ? io_readIntState_0_loadDependency_2 : 2'h0)
    | (_GEN_6 ? io_readIntState_2_loadDependency_2 : 2'h0)
    | (_GEN_7 ? io_readIntState_4_loadDependency_2 : 2'h0);
  assign io_out_0_0_bits_srcLoadDependency_1_0 =
    (_GEN_8 ? io_readIntState_1_loadDependency_0 : 2'h0)
    | (_GEN_9 ? io_readIntState_3_loadDependency_0 : 2'h0)
    | (_GEN_10 ? io_readIntState_5_loadDependency_0 : 2'h0);
  assign io_out_0_0_bits_srcLoadDependency_1_1 =
    (_GEN_8 ? io_readIntState_1_loadDependency_1 : 2'h0)
    | (_GEN_9 ? io_readIntState_3_loadDependency_1 : 2'h0)
    | (_GEN_10 ? io_readIntState_5_loadDependency_1 : 2'h0);
  assign io_out_0_0_bits_srcLoadDependency_1_2 =
    (_GEN_8 ? io_readIntState_1_loadDependency_2 : 2'h0)
    | (_GEN_9 ? io_readIntState_3_loadDependency_2 : 2'h0)
    | (_GEN_10 ? io_readIntState_5_loadDependency_2 : 2'h0);
  assign io_out_0_0_bits_psrc_0 =
    (IQ0Enq0Select_0 ? io_in_0_bits_psrc_0 : 8'h0)
    | (IQ0Enq0Select_1 ? io_in_1_bits_psrc_0 : 8'h0)
    | (IQ0Enq0Select_2 ? io_in_2_bits_psrc_0 : 8'h0);
  assign io_out_0_0_bits_psrc_1 =
    (IQ0Enq0Select_0 ? io_in_0_bits_psrc_1 : 8'h0)
    | (IQ0Enq0Select_1 ? io_in_1_bits_psrc_1 : 8'h0)
    | (IQ0Enq0Select_2 ? io_in_2_bits_psrc_1 : 8'h0);
  assign io_out_0_0_bits_pdest =
    (IQ0Enq0Select_0 ? io_in_0_bits_pdest : 8'h0)
    | (IQ0Enq0Select_1 ? io_in_1_bits_pdest : 8'h0)
    | (IQ0Enq0Select_2 ? io_in_2_bits_pdest : 8'h0);
  assign io_out_0_0_bits_useRegCache_0 =
    IQ0Enq0Select_0 & uopsIn_0_bits_useRegCache_0 | IQ0Enq0Select_1
    & uopsIn_1_bits_useRegCache_0 | IQ0Enq0Select_2 & uopsIn_2_bits_useRegCache_0;
  assign io_out_0_0_bits_useRegCache_1 =
    IQ0Enq0Select_0 & uopsIn_0_bits_useRegCache_1 | IQ0Enq0Select_1
    & uopsIn_1_bits_useRegCache_1 | IQ0Enq0Select_2 & uopsIn_2_bits_useRegCache_1;
  assign io_out_0_0_bits_regCacheIdx_0 =
    (IQ0Enq0Select_0 ? io_readRCTagTableState_0_addr : 5'h0)
    | (IQ0Enq0Select_1 ? io_readRCTagTableState_2_addr : 5'h0)
    | (IQ0Enq0Select_2 ? io_readRCTagTableState_4_addr : 5'h0);
  assign io_out_0_0_bits_regCacheIdx_1 =
    (IQ0Enq0Select_0 ? io_readRCTagTableState_1_addr : 5'h0)
    | (IQ0Enq0Select_1 ? io_readRCTagTableState_3_addr : 5'h0)
    | (IQ0Enq0Select_2 ? io_readRCTagTableState_5_addr : 5'h0);
  assign io_out_0_0_bits_robIdx_flag =
    IQ0Enq0Select_0 & io_in_0_bits_robIdx_flag | IQ0Enq0Select_1
    & io_in_1_bits_robIdx_flag | IQ0Enq0Select_2 & io_in_2_bits_robIdx_flag;
  assign io_out_0_0_bits_robIdx_value =
    (IQ0Enq0Select_0 ? io_in_0_bits_robIdx_value : 8'h0)
    | (IQ0Enq0Select_1 ? io_in_1_bits_robIdx_value : 8'h0)
    | (IQ0Enq0Select_2 ? io_in_2_bits_robIdx_value : 8'h0);
  assign io_out_0_1_valid =
    IQ0Enq1Select_1 & io_in_1_valid | IQ0Enq1Select_2 & io_in_2_valid | IQ0Enq1Select_3
    & io_in_3_valid;
  assign io_out_0_1_bits_preDecodeInfo_valid =
    IQ0Enq1Select_1 & io_in_1_bits_preDecodeInfo_valid | IQ0Enq1Select_2
    & io_in_2_bits_preDecodeInfo_valid | IQ0Enq1Select_3
    & io_in_3_bits_preDecodeInfo_valid;
  assign io_out_0_1_bits_preDecodeInfo_isRVC =
    IQ0Enq1Select_1 & io_in_1_bits_preDecodeInfo_isRVC | IQ0Enq1Select_2
    & io_in_2_bits_preDecodeInfo_isRVC | IQ0Enq1Select_3
    & io_in_3_bits_preDecodeInfo_isRVC;
  assign io_out_0_1_bits_preDecodeInfo_brType =
    (IQ0Enq1Select_1 ? io_in_1_bits_preDecodeInfo_brType : 2'h0)
    | (IQ0Enq1Select_2 ? io_in_2_bits_preDecodeInfo_brType : 2'h0)
    | (IQ0Enq1Select_3 ? io_in_3_bits_preDecodeInfo_brType : 2'h0);
  assign io_out_0_1_bits_preDecodeInfo_isCall =
    IQ0Enq1Select_1 & io_in_1_bits_preDecodeInfo_isCall | IQ0Enq1Select_2
    & io_in_2_bits_preDecodeInfo_isCall | IQ0Enq1Select_3
    & io_in_3_bits_preDecodeInfo_isCall;
  assign io_out_0_1_bits_preDecodeInfo_isRet =
    IQ0Enq1Select_1 & io_in_1_bits_preDecodeInfo_isRet | IQ0Enq1Select_2
    & io_in_2_bits_preDecodeInfo_isRet | IQ0Enq1Select_3
    & io_in_3_bits_preDecodeInfo_isRet;
  assign io_out_0_1_bits_pred_taken =
    IQ0Enq1Select_1 & io_in_1_bits_pred_taken | IQ0Enq1Select_2 & io_in_2_bits_pred_taken
    | IQ0Enq1Select_3 & io_in_3_bits_pred_taken;
  assign io_out_0_1_bits_ftqPtr_flag =
    IQ0Enq1Select_1 & io_in_1_bits_ftqPtr_flag | IQ0Enq1Select_2
    & io_in_2_bits_ftqPtr_flag | IQ0Enq1Select_3 & io_in_3_bits_ftqPtr_flag;
  assign io_out_0_1_bits_ftqPtr_value =
    (IQ0Enq1Select_1 ? io_in_1_bits_ftqPtr_value : 6'h0)
    | (IQ0Enq1Select_2 ? io_in_2_bits_ftqPtr_value : 6'h0)
    | (IQ0Enq1Select_3 ? io_in_3_bits_ftqPtr_value : 6'h0);
  assign io_out_0_1_bits_ftqOffset =
    (IQ0Enq1Select_1 ? io_in_1_bits_ftqOffset : 4'h0)
    | (IQ0Enq1Select_2 ? io_in_2_bits_ftqOffset : 4'h0)
    | (IQ0Enq1Select_3 ? io_in_3_bits_ftqOffset : 4'h0);
  assign io_out_0_1_bits_srcType_0 =
    (IQ0Enq1Select_1 ? io_in_1_bits_srcType_0 : 4'h0)
    | (IQ0Enq1Select_2 ? io_in_2_bits_srcType_0 : 4'h0)
    | (IQ0Enq1Select_3 ? io_in_3_bits_srcType_0 : 4'h0);
  assign io_out_0_1_bits_srcType_1 =
    (IQ0Enq1Select_1 ? io_in_1_bits_srcType_1 : 4'h0)
    | (IQ0Enq1Select_2 ? io_in_2_bits_srcType_1 : 4'h0)
    | (IQ0Enq1Select_3 ? io_in_3_bits_srcType_1 : 4'h0);
  assign io_out_0_1_bits_fuType =
    (IQ0Enq1Select_1 ? io_in_1_bits_fuType : 35'h0)
    | (IQ0Enq1Select_2 ? io_in_2_bits_fuType : 35'h0)
    | (IQ0Enq1Select_3 ? io_in_3_bits_fuType : 35'h0);
  assign io_out_0_1_bits_fuOpType =
    (IQ0Enq1Select_1 ? io_in_1_bits_fuOpType : 9'h0)
    | (IQ0Enq1Select_2 ? io_in_2_bits_fuOpType : 9'h0)
    | (IQ0Enq1Select_3 ? io_in_3_bits_fuOpType : 9'h0);
  assign io_out_0_1_bits_rfWen =
    IQ0Enq1Select_1 & io_in_1_bits_rfWen | IQ0Enq1Select_2 & io_in_2_bits_rfWen
    | IQ0Enq1Select_3 & io_in_3_bits_rfWen;
  assign io_out_0_1_bits_selImm =
    (IQ0Enq1Select_1 ? io_in_1_bits_selImm : 4'h0)
    | (IQ0Enq1Select_2 ? io_in_2_bits_selImm : 4'h0)
    | (IQ0Enq1Select_3 ? io_in_3_bits_selImm : 4'h0);
  assign io_out_0_1_bits_imm =
    (IQ0Enq1Select_1 ? io_in_1_bits_imm : 32'h0)
    | (IQ0Enq1Select_2 ? io_in_2_bits_imm : 32'h0)
    | (IQ0Enq1Select_3 ? io_in_3_bits_imm : 32'h0);
  assign io_out_0_1_bits_srcState_0 =
    IQ0Enq1Select_1 & _uopsIn_1_bits_srcState_0_T_14 | IQ0Enq1Select_2
    & _uopsIn_2_bits_srcState_0_T_14 | IQ0Enq1Select_3 & _uopsIn_3_bits_srcState_0_T_14;
  assign io_out_0_1_bits_srcState_1 =
    IQ0Enq1Select_1 & _uopsIn_1_bits_srcState_1_T_14 | IQ0Enq1Select_2
    & _uopsIn_2_bits_srcState_1_T_14 | IQ0Enq1Select_3 & _uopsIn_3_bits_srcState_1_T_14;
  assign io_out_0_1_bits_srcLoadDependency_0_0 =
    (_GEN_11 ? io_readIntState_2_loadDependency_0 : 2'h0)
    | (_GEN_12 ? io_readIntState_4_loadDependency_0 : 2'h0)
    | (_GEN_13 ? io_readIntState_6_loadDependency_0 : 2'h0);
  assign io_out_0_1_bits_srcLoadDependency_0_1 =
    (_GEN_11 ? io_readIntState_2_loadDependency_1 : 2'h0)
    | (_GEN_12 ? io_readIntState_4_loadDependency_1 : 2'h0)
    | (_GEN_13 ? io_readIntState_6_loadDependency_1 : 2'h0);
  assign io_out_0_1_bits_srcLoadDependency_0_2 =
    (_GEN_11 ? io_readIntState_2_loadDependency_2 : 2'h0)
    | (_GEN_12 ? io_readIntState_4_loadDependency_2 : 2'h0)
    | (_GEN_13 ? io_readIntState_6_loadDependency_2 : 2'h0);
  assign io_out_0_1_bits_srcLoadDependency_1_0 =
    (_GEN_14 ? io_readIntState_3_loadDependency_0 : 2'h0)
    | (_GEN_15 ? io_readIntState_5_loadDependency_0 : 2'h0)
    | (_GEN_16 ? io_readIntState_7_loadDependency_0 : 2'h0);
  assign io_out_0_1_bits_srcLoadDependency_1_1 =
    (_GEN_14 ? io_readIntState_3_loadDependency_1 : 2'h0)
    | (_GEN_15 ? io_readIntState_5_loadDependency_1 : 2'h0)
    | (_GEN_16 ? io_readIntState_7_loadDependency_1 : 2'h0);
  assign io_out_0_1_bits_srcLoadDependency_1_2 =
    (_GEN_14 ? io_readIntState_3_loadDependency_2 : 2'h0)
    | (_GEN_15 ? io_readIntState_5_loadDependency_2 : 2'h0)
    | (_GEN_16 ? io_readIntState_7_loadDependency_2 : 2'h0);
  assign io_out_0_1_bits_psrc_0 =
    (IQ0Enq1Select_1 ? io_in_1_bits_psrc_0 : 8'h0)
    | (IQ0Enq1Select_2 ? io_in_2_bits_psrc_0 : 8'h0)
    | (IQ0Enq1Select_3 ? io_in_3_bits_psrc_0 : 8'h0);
  assign io_out_0_1_bits_psrc_1 =
    (IQ0Enq1Select_1 ? io_in_1_bits_psrc_1 : 8'h0)
    | (IQ0Enq1Select_2 ? io_in_2_bits_psrc_1 : 8'h0)
    | (IQ0Enq1Select_3 ? io_in_3_bits_psrc_1 : 8'h0);
  assign io_out_0_1_bits_pdest =
    (IQ0Enq1Select_1 ? io_in_1_bits_pdest : 8'h0)
    | (IQ0Enq1Select_2 ? io_in_2_bits_pdest : 8'h0)
    | (IQ0Enq1Select_3 ? io_in_3_bits_pdest : 8'h0);
  assign io_out_0_1_bits_useRegCache_0 =
    IQ0Enq1Select_1 & uopsIn_1_bits_useRegCache_0 | IQ0Enq1Select_2
    & uopsIn_2_bits_useRegCache_0 | IQ0Enq1Select_3 & uopsIn_3_bits_useRegCache_0;
  assign io_out_0_1_bits_useRegCache_1 =
    IQ0Enq1Select_1 & uopsIn_1_bits_useRegCache_1 | IQ0Enq1Select_2
    & uopsIn_2_bits_useRegCache_1 | IQ0Enq1Select_3 & uopsIn_3_bits_useRegCache_1;
  assign io_out_0_1_bits_regCacheIdx_0 =
    (IQ0Enq1Select_1 ? io_readRCTagTableState_2_addr : 5'h0)
    | (IQ0Enq1Select_2 ? io_readRCTagTableState_4_addr : 5'h0)
    | (IQ0Enq1Select_3 ? io_readRCTagTableState_6_addr : 5'h0);
  assign io_out_0_1_bits_regCacheIdx_1 =
    (IQ0Enq1Select_1 ? io_readRCTagTableState_3_addr : 5'h0)
    | (IQ0Enq1Select_2 ? io_readRCTagTableState_5_addr : 5'h0)
    | (IQ0Enq1Select_3 ? io_readRCTagTableState_7_addr : 5'h0);
  assign io_out_0_1_bits_robIdx_flag =
    IQ0Enq1Select_1 & io_in_1_bits_robIdx_flag | IQ0Enq1Select_2
    & io_in_2_bits_robIdx_flag | IQ0Enq1Select_3 & io_in_3_bits_robIdx_flag;
  assign io_out_0_1_bits_robIdx_value =
    (IQ0Enq1Select_1 ? io_in_1_bits_robIdx_value : 8'h0)
    | (IQ0Enq1Select_2 ? io_in_2_bits_robIdx_value : 8'h0)
    | (IQ0Enq1Select_3 ? io_in_3_bits_robIdx_value : 8'h0);
endmodule

