module sevenseg #(parameter width = 3)(input logic[width-1:0] data,
					output logic[6:0] segments);
	always_comb
		case(data)
		0: segments = 7'b111_1110;
		1: segments = 7'b011_0000;
		2: segments = 7'b110_1101;
		3: segments = 7'b111_1001;
		4: segments = 7'b011_0011;
		5: segments = 7'b101_1011;
		6: segments = 7'b101_1111;
		7: 
		8:
		9:
		default:
	endcase
endmodule 
