# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../iiti_soc.srcs/sources_1/imports/new/ALU.v" \
"../../../../iiti_soc.srcs/sources_1/imports/new/ALU_control.v" \
"../../../../iiti_soc.srcs/sources_1/new/control_unit.v" \
"../../../../iiti_soc.srcs/sources_1/new/data_mem.v" \
"../../../../iiti_soc.srcs/sources_1/new/flagreg.v" \
"../../../../iiti_soc.srcs/sources_1/new/imm_data.v" \
"../../../../iiti_soc.srcs/sources_1/new/instruc_mem.v" \
"../../../../iiti_soc.srcs/sources_1/new/instruction_splitter.v" \
"../../../../iiti_soc.srcs/sources_1/new/mux.v" \
"../../../../iiti_soc.srcs/sources_1/new/pc.v" \
"../../../../iiti_soc.srcs/sources_1/new/register_file.v" \
"../../../../iiti_soc.srcs/sources_1/new/test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
