{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671332267700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671332267700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 18 08:27:47 2022 " "Processing started: Sun Dec 18 08:27:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671332267700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332267700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c dut_instance " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c dut_instance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332267700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671332268176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671332268176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iitb_cpu_tb-bhv " "Found design unit 1: iitb_cpu_tb-bhv" {  } { { "Testbench.vhdl" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/Testbench.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671332279868 ""} { "Info" "ISGN_ENTITY_NAME" "1 iitb_cpu_tb " "Found entity 1: iitb_cpu_tb" {  } { { "Testbench.vhdl" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/Testbench.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671332279868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279868 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" IITB_CPU.vhd(150) " "VHDL syntax error at IITB_CPU.vhd(150) near text \"process\";  expecting \"if\"" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 150 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279871 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"rc\";  expecting \"if\" IITB_CPU.vhd(152) " "VHDL syntax error at IITB_CPU.vhd(152) near text \"rc\";  expecting \"if\"" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 152 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279871 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"end\", or \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement IITB_CPU.vhd(161) " "VHDL syntax error at IITB_CPU.vhd(161) near text \"entity\";  expecting \"end\", or \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 161 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279872 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \")\", or \",\" IITB_CPU.vhd(163) " "VHDL syntax error at IITB_CPU.vhd(163) near text \":\";  expecting \")\", or \",\"" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 163 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279872 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \"(\", or an identifier (\"in\" is a reserved keyword), or a sequential statement IITB_CPU.vhd(165) " "VHDL syntax error at IITB_CPU.vhd(165) near text \"in\";  expecting \"(\", or an identifier (\"in\" is a reserved keyword), or a sequential statement" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 165 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279872 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \"(\", or an identifier (\"in\" is a reserved keyword), or a sequential statement IITB_CPU.vhd(166) " "VHDL syntax error at IITB_CPU.vhd(166) near text \"in\";  expecting \"(\", or an identifier (\"in\" is a reserved keyword), or a sequential statement" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 166 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279872 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or \"'\", or \".\" IITB_CPU.vhd(167) " "VHDL syntax error at IITB_CPU.vhd(167) near text \",\";  expecting \"(\", or \"'\", or \".\"" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 167 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279872 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or \"'\", or \".\" IITB_CPU.vhd(168) " "VHDL syntax error at IITB_CPU.vhd(168) near text \",\";  expecting \"(\", or \"'\", or \".\"" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 168 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279872 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or a sequential statement IITB_CPU.vhd(169) " "VHDL syntax error at IITB_CPU.vhd(169) near text \"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or a sequential statement" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 169 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279872 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or \"'\", or \".\" IITB_CPU.vhd(169) " "VHDL syntax error at IITB_CPU.vhd(169) near text \")\";  expecting \"(\", or \"'\", or \".\"" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 169 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279872 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a sequential statement IITB_CPU.vhd(174) " "VHDL syntax error at IITB_CPU.vhd(174) near text \"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a sequential statement" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 174 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279872 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a sequential statement IITB_CPU.vhd(175) " "VHDL syntax error at IITB_CPU.vhd(175) near text \"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a sequential statement" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 175 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279873 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a sequential statement IITB_CPU.vhd(177) " "VHDL syntax error at IITB_CPU.vhd(177) near text \"begin\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a sequential statement" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 177 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279873 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" IITB_CPU.vhd(180) " "VHDL syntax error at IITB_CPU.vhd(180) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 180 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279873 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" IITB_CPU.vhd(206) " "VHDL syntax error at IITB_CPU.vhd(206) near text \"process\";  expecting \"if\"" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 206 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279873 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement IITB_CPU.vhd(209) " "VHDL syntax error at IITB_CPU.vhd(209) near text \"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 209 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279873 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" IITB_CPU.vhd(210) " "VHDL syntax error at IITB_CPU.vhd(210) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 210 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279873 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" IITB_CPU.vhd(255) " "VHDL syntax error at IITB_CPU.vhd(255) near text \"process\";  expecting \"if\"" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 255 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279873 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"regf\";  expecting \"if\" IITB_CPU.vhd(258) " "VHDL syntax error at IITB_CPU.vhd(258) near text \"regf\";  expecting \"if\"" {  } { { "IITB_CPU.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU/IITB_CPU/IITB_CPU.vhd" 258 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_cpu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file iitb_cpu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332279875 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671332280016 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 18 08:28:00 2022 " "Processing ended: Sun Dec 18 08:28:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671332280016 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671332280016 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671332280016 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671332280016 ""}
