// Seed: 1455984454
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  always disable id_5;
  supply0 id_6, id_7;
  id_8(
      1, id_1, id_7
  );
  always @(posedge 1 or posedge 1) begin : LABEL_0
    #1;
    disable id_9;
  end
endmodule
module module_1;
  wire id_1 = id_1;
  assign id_2 = 1;
  supply0 id_4;
  wire id_5;
  supply1 id_6 = id_3;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6
  );
  wire id_7;
  assign id_4 = 1'b0;
endmodule
