INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sverr/vivado_projects/VHDL-Project-2025/Memory_unit/Memory_unit.srcs/sources_1/new/memory_unit_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_unit_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sverr/vivado_projects/VHDL-Project-2025/Memory_unit/Memory_unit.srcs/sources_1/new/TLE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLE'
