# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

set axilite_register_dict [dict create]
# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 781 \
    name real_sample_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_0 \
    op interface \
    ports { real_sample_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 782 \
    name real_sample_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_1 \
    op interface \
    ports { real_sample_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 783 \
    name real_sample_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_2 \
    op interface \
    ports { real_sample_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 784 \
    name real_sample_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_3 \
    op interface \
    ports { real_sample_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 785 \
    name real_sample_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_4 \
    op interface \
    ports { real_sample_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 786 \
    name real_sample_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_5 \
    op interface \
    ports { real_sample_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 787 \
    name real_sample_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_6 \
    op interface \
    ports { real_sample_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 788 \
    name real_sample_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_7 \
    op interface \
    ports { real_sample_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 789 \
    name real_sample_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_8 \
    op interface \
    ports { real_sample_8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 790 \
    name real_sample_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_9 \
    op interface \
    ports { real_sample_9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 791 \
    name real_sample_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_10 \
    op interface \
    ports { real_sample_10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 792 \
    name real_sample_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_11 \
    op interface \
    ports { real_sample_11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 793 \
    name real_sample_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_12 \
    op interface \
    ports { real_sample_12 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 794 \
    name real_sample_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_13 \
    op interface \
    ports { real_sample_13 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 795 \
    name real_sample_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_14 \
    op interface \
    ports { real_sample_14 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 796 \
    name real_sample_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_15 \
    op interface \
    ports { real_sample_15 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 797 \
    name real_sample_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_16 \
    op interface \
    ports { real_sample_16 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 798 \
    name real_sample_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_17 \
    op interface \
    ports { real_sample_17 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 799 \
    name real_sample_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_18 \
    op interface \
    ports { real_sample_18 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 800 \
    name real_sample_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_19 \
    op interface \
    ports { real_sample_19 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 801 \
    name real_sample_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_20 \
    op interface \
    ports { real_sample_20 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 802 \
    name real_sample_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_21 \
    op interface \
    ports { real_sample_21 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 803 \
    name real_sample_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_22 \
    op interface \
    ports { real_sample_22 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 804 \
    name real_sample_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_23 \
    op interface \
    ports { real_sample_23 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 805 \
    name real_sample_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_24 \
    op interface \
    ports { real_sample_24 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 806 \
    name real_sample_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_25 \
    op interface \
    ports { real_sample_25 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 807 \
    name real_sample_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_26 \
    op interface \
    ports { real_sample_26 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 808 \
    name real_sample_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_27 \
    op interface \
    ports { real_sample_27 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 809 \
    name real_sample_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_28 \
    op interface \
    ports { real_sample_28 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 810 \
    name real_sample_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_29 \
    op interface \
    ports { real_sample_29 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 811 \
    name real_sample_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_30 \
    op interface \
    ports { real_sample_30 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 812 \
    name real_sample_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_31 \
    op interface \
    ports { real_sample_31 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 813 \
    name real_sample_32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_32 \
    op interface \
    ports { real_sample_32 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 814 \
    name real_sample_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_33 \
    op interface \
    ports { real_sample_33 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 815 \
    name real_sample_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_34 \
    op interface \
    ports { real_sample_34 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 816 \
    name real_sample_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_35 \
    op interface \
    ports { real_sample_35 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 817 \
    name real_sample_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_36 \
    op interface \
    ports { real_sample_36 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 818 \
    name real_sample_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_37 \
    op interface \
    ports { real_sample_37 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 819 \
    name real_sample_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_38 \
    op interface \
    ports { real_sample_38 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 820 \
    name real_sample_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_39 \
    op interface \
    ports { real_sample_39 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 821 \
    name real_sample_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_40 \
    op interface \
    ports { real_sample_40 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 822 \
    name real_sample_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_41 \
    op interface \
    ports { real_sample_41 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 823 \
    name real_sample_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_42 \
    op interface \
    ports { real_sample_42 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 824 \
    name real_sample_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_43 \
    op interface \
    ports { real_sample_43 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 825 \
    name real_sample_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_44 \
    op interface \
    ports { real_sample_44 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 826 \
    name real_sample_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_45 \
    op interface \
    ports { real_sample_45 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 827 \
    name real_sample_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_46 \
    op interface \
    ports { real_sample_46 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 828 \
    name real_sample_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_47 \
    op interface \
    ports { real_sample_47 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 829 \
    name real_sample_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_48 \
    op interface \
    ports { real_sample_48 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 830 \
    name real_sample_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_49 \
    op interface \
    ports { real_sample_49 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 831 \
    name real_sample_50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_50 \
    op interface \
    ports { real_sample_50 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 832 \
    name real_sample_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_51 \
    op interface \
    ports { real_sample_51 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 833 \
    name real_sample_52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_52 \
    op interface \
    ports { real_sample_52 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 834 \
    name real_sample_53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_53 \
    op interface \
    ports { real_sample_53 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 835 \
    name real_sample_54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_54 \
    op interface \
    ports { real_sample_54 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 836 \
    name real_sample_55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_55 \
    op interface \
    ports { real_sample_55 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 837 \
    name real_sample_56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_56 \
    op interface \
    ports { real_sample_56 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 838 \
    name real_sample_57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_57 \
    op interface \
    ports { real_sample_57 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 839 \
    name real_sample_58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_58 \
    op interface \
    ports { real_sample_58 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 840 \
    name real_sample_59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_59 \
    op interface \
    ports { real_sample_59 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 841 \
    name real_sample_60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_60 \
    op interface \
    ports { real_sample_60 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 842 \
    name real_sample_61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_61 \
    op interface \
    ports { real_sample_61 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 843 \
    name real_sample_62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_62 \
    op interface \
    ports { real_sample_62 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 844 \
    name real_sample_63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_63 \
    op interface \
    ports { real_sample_63 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 845 \
    name real_sample_64 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_64 \
    op interface \
    ports { real_sample_64 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 846 \
    name real_sample_65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_65 \
    op interface \
    ports { real_sample_65 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 847 \
    name real_sample_66 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_66 \
    op interface \
    ports { real_sample_66 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 848 \
    name real_sample_67 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_67 \
    op interface \
    ports { real_sample_67 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 849 \
    name real_sample_68 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_68 \
    op interface \
    ports { real_sample_68 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 850 \
    name real_sample_69 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_69 \
    op interface \
    ports { real_sample_69 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 851 \
    name real_sample_70 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_70 \
    op interface \
    ports { real_sample_70 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 852 \
    name real_sample_71 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_71 \
    op interface \
    ports { real_sample_71 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 853 \
    name real_sample_72 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_72 \
    op interface \
    ports { real_sample_72 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 854 \
    name real_sample_73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_73 \
    op interface \
    ports { real_sample_73 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 855 \
    name real_sample_74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_74 \
    op interface \
    ports { real_sample_74 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 856 \
    name real_sample_75 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_75 \
    op interface \
    ports { real_sample_75 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 857 \
    name real_sample_76 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_76 \
    op interface \
    ports { real_sample_76 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 858 \
    name real_sample_77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_77 \
    op interface \
    ports { real_sample_77 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 859 \
    name real_sample_78 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_78 \
    op interface \
    ports { real_sample_78 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 860 \
    name real_sample_79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_79 \
    op interface \
    ports { real_sample_79 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 861 \
    name real_sample_80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_80 \
    op interface \
    ports { real_sample_80 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 862 \
    name real_sample_81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_81 \
    op interface \
    ports { real_sample_81 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 863 \
    name real_sample_82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_82 \
    op interface \
    ports { real_sample_82 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 864 \
    name real_sample_83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_83 \
    op interface \
    ports { real_sample_83 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 865 \
    name real_sample_84 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_84 \
    op interface \
    ports { real_sample_84 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 866 \
    name real_sample_85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_85 \
    op interface \
    ports { real_sample_85 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 867 \
    name real_sample_86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_86 \
    op interface \
    ports { real_sample_86 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 868 \
    name real_sample_87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_87 \
    op interface \
    ports { real_sample_87 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 869 \
    name real_sample_88 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_88 \
    op interface \
    ports { real_sample_88 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 870 \
    name real_sample_89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_89 \
    op interface \
    ports { real_sample_89 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 871 \
    name real_sample_90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_90 \
    op interface \
    ports { real_sample_90 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 872 \
    name real_sample_91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_91 \
    op interface \
    ports { real_sample_91 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 873 \
    name real_sample_92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_92 \
    op interface \
    ports { real_sample_92 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 874 \
    name real_sample_93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_93 \
    op interface \
    ports { real_sample_93 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 875 \
    name real_sample_94 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_94 \
    op interface \
    ports { real_sample_94 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 876 \
    name real_sample_95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_95 \
    op interface \
    ports { real_sample_95 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 877 \
    name real_sample_96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_96 \
    op interface \
    ports { real_sample_96 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 878 \
    name real_sample_97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_97 \
    op interface \
    ports { real_sample_97 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 879 \
    name real_sample_98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_98 \
    op interface \
    ports { real_sample_98 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 880 \
    name real_sample_99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_99 \
    op interface \
    ports { real_sample_99 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 881 \
    name real_sample_100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_100 \
    op interface \
    ports { real_sample_100 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 882 \
    name real_sample_101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_101 \
    op interface \
    ports { real_sample_101 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 883 \
    name real_sample_102 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_102 \
    op interface \
    ports { real_sample_102 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 884 \
    name real_sample_103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_103 \
    op interface \
    ports { real_sample_103 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 885 \
    name real_sample_104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_104 \
    op interface \
    ports { real_sample_104 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 886 \
    name real_sample_105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_105 \
    op interface \
    ports { real_sample_105 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 887 \
    name real_sample_106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_106 \
    op interface \
    ports { real_sample_106 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 888 \
    name real_sample_107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_107 \
    op interface \
    ports { real_sample_107 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 889 \
    name real_sample_108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_108 \
    op interface \
    ports { real_sample_108 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 890 \
    name real_sample_109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_109 \
    op interface \
    ports { real_sample_109 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 891 \
    name real_sample_110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_110 \
    op interface \
    ports { real_sample_110 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 892 \
    name real_sample_111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_111 \
    op interface \
    ports { real_sample_111 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 893 \
    name real_sample_112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_112 \
    op interface \
    ports { real_sample_112 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 894 \
    name real_sample_113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_113 \
    op interface \
    ports { real_sample_113 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 895 \
    name real_sample_114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_114 \
    op interface \
    ports { real_sample_114 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 896 \
    name real_sample_115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_115 \
    op interface \
    ports { real_sample_115 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 897 \
    name real_sample_116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_116 \
    op interface \
    ports { real_sample_116 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 898 \
    name real_sample_117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_117 \
    op interface \
    ports { real_sample_117 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 899 \
    name real_sample_118 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_118 \
    op interface \
    ports { real_sample_118 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 900 \
    name real_sample_119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_119 \
    op interface \
    ports { real_sample_119 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 901 \
    name real_sample_120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_120 \
    op interface \
    ports { real_sample_120 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 902 \
    name real_sample_121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_121 \
    op interface \
    ports { real_sample_121 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 903 \
    name real_sample_122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_122 \
    op interface \
    ports { real_sample_122 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 904 \
    name real_sample_123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_123 \
    op interface \
    ports { real_sample_123 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 905 \
    name real_sample_124 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_124 \
    op interface \
    ports { real_sample_124 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 906 \
    name real_sample_125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_125 \
    op interface \
    ports { real_sample_125 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 907 \
    name real_sample_126 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_126 \
    op interface \
    ports { real_sample_126 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 908 \
    name real_sample_127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_127 \
    op interface \
    ports { real_sample_127 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 909 \
    name real_sample_128 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_128 \
    op interface \
    ports { real_sample_128 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 910 \
    name real_sample_129 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_129 \
    op interface \
    ports { real_sample_129 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 911 \
    name real_sample_130 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_130 \
    op interface \
    ports { real_sample_130 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 912 \
    name real_sample_131 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_131 \
    op interface \
    ports { real_sample_131 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 913 \
    name real_sample_132 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_132 \
    op interface \
    ports { real_sample_132 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 914 \
    name real_sample_133 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_133 \
    op interface \
    ports { real_sample_133 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 915 \
    name real_sample_134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_134 \
    op interface \
    ports { real_sample_134 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 916 \
    name real_sample_135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_135 \
    op interface \
    ports { real_sample_135 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 917 \
    name real_sample_136 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_136 \
    op interface \
    ports { real_sample_136 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 918 \
    name real_sample_137 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_137 \
    op interface \
    ports { real_sample_137 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 919 \
    name real_sample_138 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_138 \
    op interface \
    ports { real_sample_138 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 920 \
    name real_sample_139 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_139 \
    op interface \
    ports { real_sample_139 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 921 \
    name real_sample_140 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_140 \
    op interface \
    ports { real_sample_140 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 922 \
    name real_sample_141 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_141 \
    op interface \
    ports { real_sample_141 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 923 \
    name real_sample_142 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_142 \
    op interface \
    ports { real_sample_142 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 924 \
    name real_sample_143 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_143 \
    op interface \
    ports { real_sample_143 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 925 \
    name real_sample_144 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_144 \
    op interface \
    ports { real_sample_144 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 926 \
    name real_sample_145 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_145 \
    op interface \
    ports { real_sample_145 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 927 \
    name real_sample_146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_146 \
    op interface \
    ports { real_sample_146 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 928 \
    name real_sample_147 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_147 \
    op interface \
    ports { real_sample_147 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 929 \
    name real_sample_148 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_148 \
    op interface \
    ports { real_sample_148 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 930 \
    name real_sample_149 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_149 \
    op interface \
    ports { real_sample_149 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 931 \
    name real_sample_150 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_150 \
    op interface \
    ports { real_sample_150 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 932 \
    name real_sample_151 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_151 \
    op interface \
    ports { real_sample_151 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 933 \
    name real_sample_152 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_152 \
    op interface \
    ports { real_sample_152 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 934 \
    name real_sample_153 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_153 \
    op interface \
    ports { real_sample_153 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 935 \
    name real_sample_154 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_154 \
    op interface \
    ports { real_sample_154 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 936 \
    name real_sample_155 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_155 \
    op interface \
    ports { real_sample_155 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 937 \
    name real_sample_156 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_156 \
    op interface \
    ports { real_sample_156 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 938 \
    name real_sample_157 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_157 \
    op interface \
    ports { real_sample_157 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 939 \
    name real_sample_158 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_158 \
    op interface \
    ports { real_sample_158 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 940 \
    name real_sample_159 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_159 \
    op interface \
    ports { real_sample_159 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 941 \
    name real_sample_160 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_160 \
    op interface \
    ports { real_sample_160 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 942 \
    name real_sample_161 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_161 \
    op interface \
    ports { real_sample_161 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 943 \
    name real_sample_162 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_162 \
    op interface \
    ports { real_sample_162 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 944 \
    name real_sample_163 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_163 \
    op interface \
    ports { real_sample_163 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 945 \
    name real_sample_164 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_164 \
    op interface \
    ports { real_sample_164 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 946 \
    name real_sample_165 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_165 \
    op interface \
    ports { real_sample_165 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 947 \
    name real_sample_166 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_166 \
    op interface \
    ports { real_sample_166 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 948 \
    name real_sample_167 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_167 \
    op interface \
    ports { real_sample_167 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 949 \
    name real_sample_168 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_168 \
    op interface \
    ports { real_sample_168 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 950 \
    name real_sample_169 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_169 \
    op interface \
    ports { real_sample_169 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 951 \
    name real_sample_170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_170 \
    op interface \
    ports { real_sample_170 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 952 \
    name real_sample_171 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_171 \
    op interface \
    ports { real_sample_171 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 953 \
    name real_sample_172 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_172 \
    op interface \
    ports { real_sample_172 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 954 \
    name real_sample_173 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_173 \
    op interface \
    ports { real_sample_173 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 955 \
    name real_sample_174 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_174 \
    op interface \
    ports { real_sample_174 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 956 \
    name real_sample_175 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_175 \
    op interface \
    ports { real_sample_175 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 957 \
    name real_sample_176 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_176 \
    op interface \
    ports { real_sample_176 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 958 \
    name real_sample_177 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_177 \
    op interface \
    ports { real_sample_177 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 959 \
    name real_sample_178 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_178 \
    op interface \
    ports { real_sample_178 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 960 \
    name real_sample_179 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_179 \
    op interface \
    ports { real_sample_179 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 961 \
    name real_sample_180 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_180 \
    op interface \
    ports { real_sample_180 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 962 \
    name real_sample_181 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_181 \
    op interface \
    ports { real_sample_181 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 963 \
    name real_sample_182 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_182 \
    op interface \
    ports { real_sample_182 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 964 \
    name real_sample_183 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_183 \
    op interface \
    ports { real_sample_183 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 965 \
    name real_sample_184 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_184 \
    op interface \
    ports { real_sample_184 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 966 \
    name real_sample_185 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_185 \
    op interface \
    ports { real_sample_185 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 967 \
    name real_sample_186 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_186 \
    op interface \
    ports { real_sample_186 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 968 \
    name real_sample_187 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_187 \
    op interface \
    ports { real_sample_187 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 969 \
    name real_sample_188 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_188 \
    op interface \
    ports { real_sample_188 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 970 \
    name real_sample_189 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_189 \
    op interface \
    ports { real_sample_189 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 971 \
    name real_sample_190 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_190 \
    op interface \
    ports { real_sample_190 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 972 \
    name real_sample_191 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_191 \
    op interface \
    ports { real_sample_191 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 973 \
    name real_sample_192 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_192 \
    op interface \
    ports { real_sample_192 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 974 \
    name real_sample_193 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_193 \
    op interface \
    ports { real_sample_193 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 975 \
    name real_sample_194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_194 \
    op interface \
    ports { real_sample_194 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 976 \
    name real_sample_195 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_195 \
    op interface \
    ports { real_sample_195 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 977 \
    name real_sample_196 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_196 \
    op interface \
    ports { real_sample_196 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 978 \
    name real_sample_197 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_197 \
    op interface \
    ports { real_sample_197 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 979 \
    name real_sample_198 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_198 \
    op interface \
    ports { real_sample_198 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 980 \
    name real_sample_199 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_199 \
    op interface \
    ports { real_sample_199 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 981 \
    name real_sample_200 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_200 \
    op interface \
    ports { real_sample_200 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 982 \
    name real_sample_201 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_201 \
    op interface \
    ports { real_sample_201 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 983 \
    name real_sample_202 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_202 \
    op interface \
    ports { real_sample_202 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 984 \
    name real_sample_203 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_203 \
    op interface \
    ports { real_sample_203 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 985 \
    name real_sample_204 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_204 \
    op interface \
    ports { real_sample_204 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 986 \
    name real_sample_205 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_205 \
    op interface \
    ports { real_sample_205 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 987 \
    name real_sample_206 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_206 \
    op interface \
    ports { real_sample_206 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 988 \
    name real_sample_207 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_207 \
    op interface \
    ports { real_sample_207 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 989 \
    name real_sample_208 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_208 \
    op interface \
    ports { real_sample_208 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 990 \
    name real_sample_209 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_209 \
    op interface \
    ports { real_sample_209 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 991 \
    name real_sample_210 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_210 \
    op interface \
    ports { real_sample_210 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 992 \
    name real_sample_211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_211 \
    op interface \
    ports { real_sample_211 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 993 \
    name real_sample_212 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_212 \
    op interface \
    ports { real_sample_212 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 994 \
    name real_sample_213 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_213 \
    op interface \
    ports { real_sample_213 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 995 \
    name real_sample_214 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_214 \
    op interface \
    ports { real_sample_214 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 996 \
    name real_sample_215 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_215 \
    op interface \
    ports { real_sample_215 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 997 \
    name real_sample_216 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_216 \
    op interface \
    ports { real_sample_216 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 998 \
    name real_sample_217 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_217 \
    op interface \
    ports { real_sample_217 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 999 \
    name real_sample_218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_218 \
    op interface \
    ports { real_sample_218 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1000 \
    name real_sample_219 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_219 \
    op interface \
    ports { real_sample_219 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1001 \
    name real_sample_220 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_220 \
    op interface \
    ports { real_sample_220 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1002 \
    name real_sample_221 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_221 \
    op interface \
    ports { real_sample_221 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1003 \
    name real_sample_222 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_222 \
    op interface \
    ports { real_sample_222 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1004 \
    name real_sample_223 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_223 \
    op interface \
    ports { real_sample_223 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1005 \
    name real_sample_224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_224 \
    op interface \
    ports { real_sample_224 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1006 \
    name real_sample_225 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_225 \
    op interface \
    ports { real_sample_225 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1007 \
    name real_sample_226 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_226 \
    op interface \
    ports { real_sample_226 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1008 \
    name real_sample_227 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_227 \
    op interface \
    ports { real_sample_227 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1009 \
    name real_sample_228 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_228 \
    op interface \
    ports { real_sample_228 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1010 \
    name real_sample_229 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_229 \
    op interface \
    ports { real_sample_229 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1011 \
    name real_sample_230 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_230 \
    op interface \
    ports { real_sample_230 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1012 \
    name real_sample_231 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_231 \
    op interface \
    ports { real_sample_231 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1013 \
    name real_sample_232 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_232 \
    op interface \
    ports { real_sample_232 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1014 \
    name real_sample_233 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_233 \
    op interface \
    ports { real_sample_233 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1015 \
    name real_sample_234 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_234 \
    op interface \
    ports { real_sample_234 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1016 \
    name real_sample_235 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_235 \
    op interface \
    ports { real_sample_235 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1017 \
    name real_sample_236 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_236 \
    op interface \
    ports { real_sample_236 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1018 \
    name real_sample_237 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_237 \
    op interface \
    ports { real_sample_237 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1019 \
    name real_sample_238 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_238 \
    op interface \
    ports { real_sample_238 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1020 \
    name real_sample_239 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_239 \
    op interface \
    ports { real_sample_239 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1021 \
    name real_sample_240 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_240 \
    op interface \
    ports { real_sample_240 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1022 \
    name real_sample_241 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_241 \
    op interface \
    ports { real_sample_241 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1023 \
    name real_sample_242 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_242 \
    op interface \
    ports { real_sample_242 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1024 \
    name real_sample_243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_243 \
    op interface \
    ports { real_sample_243 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1025 \
    name real_sample_244 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_244 \
    op interface \
    ports { real_sample_244 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1026 \
    name real_sample_245 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_245 \
    op interface \
    ports { real_sample_245 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1027 \
    name real_sample_246 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_246 \
    op interface \
    ports { real_sample_246 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1028 \
    name real_sample_247 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_247 \
    op interface \
    ports { real_sample_247 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1029 \
    name real_sample_248 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_248 \
    op interface \
    ports { real_sample_248 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1030 \
    name real_sample_249 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_249 \
    op interface \
    ports { real_sample_249 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1031 \
    name real_sample_250 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_250 \
    op interface \
    ports { real_sample_250 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1032 \
    name real_sample_251 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_251 \
    op interface \
    ports { real_sample_251 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1033 \
    name real_sample_252 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_252 \
    op interface \
    ports { real_sample_252 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1034 \
    name real_sample_253 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_253 \
    op interface \
    ports { real_sample_253 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1035 \
    name real_sample_254 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_254 \
    op interface \
    ports { real_sample_254 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1036 \
    name real_sample_255 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_real_sample_255 \
    op interface \
    ports { real_sample_255 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1037 \
    name real_output_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_0 \
    op interface \
    ports { real_output_0 { O 32 vector } real_output_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1038 \
    name real_output_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_1 \
    op interface \
    ports { real_output_1 { O 32 vector } real_output_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1039 \
    name real_output_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_2 \
    op interface \
    ports { real_output_2 { O 32 vector } real_output_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1040 \
    name real_output_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_3 \
    op interface \
    ports { real_output_3 { O 32 vector } real_output_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1041 \
    name real_output_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_4 \
    op interface \
    ports { real_output_4 { O 32 vector } real_output_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1042 \
    name real_output_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_5 \
    op interface \
    ports { real_output_5 { O 32 vector } real_output_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1043 \
    name real_output_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_6 \
    op interface \
    ports { real_output_6 { O 32 vector } real_output_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1044 \
    name real_output_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_7 \
    op interface \
    ports { real_output_7 { O 32 vector } real_output_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1045 \
    name real_output_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_8 \
    op interface \
    ports { real_output_8 { O 32 vector } real_output_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1046 \
    name real_output_9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_9 \
    op interface \
    ports { real_output_9 { O 32 vector } real_output_9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1047 \
    name real_output_10 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_10 \
    op interface \
    ports { real_output_10 { O 32 vector } real_output_10_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1048 \
    name real_output_11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_11 \
    op interface \
    ports { real_output_11 { O 32 vector } real_output_11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1049 \
    name real_output_12 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_12 \
    op interface \
    ports { real_output_12 { O 32 vector } real_output_12_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1050 \
    name real_output_13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_13 \
    op interface \
    ports { real_output_13 { O 32 vector } real_output_13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1051 \
    name real_output_14 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_14 \
    op interface \
    ports { real_output_14 { O 32 vector } real_output_14_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1052 \
    name real_output_15 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_15 \
    op interface \
    ports { real_output_15 { O 32 vector } real_output_15_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1053 \
    name real_output_16 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_16 \
    op interface \
    ports { real_output_16 { O 32 vector } real_output_16_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1054 \
    name real_output_17 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_17 \
    op interface \
    ports { real_output_17 { O 32 vector } real_output_17_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1055 \
    name real_output_18 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_18 \
    op interface \
    ports { real_output_18 { O 32 vector } real_output_18_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1056 \
    name real_output_19 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_19 \
    op interface \
    ports { real_output_19 { O 32 vector } real_output_19_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1057 \
    name real_output_20 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_20 \
    op interface \
    ports { real_output_20 { O 32 vector } real_output_20_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1058 \
    name real_output_21 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_21 \
    op interface \
    ports { real_output_21 { O 32 vector } real_output_21_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1059 \
    name real_output_22 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_22 \
    op interface \
    ports { real_output_22 { O 32 vector } real_output_22_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1060 \
    name real_output_23 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_23 \
    op interface \
    ports { real_output_23 { O 32 vector } real_output_23_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1061 \
    name real_output_24 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_24 \
    op interface \
    ports { real_output_24 { O 32 vector } real_output_24_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1062 \
    name real_output_25 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_25 \
    op interface \
    ports { real_output_25 { O 32 vector } real_output_25_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1063 \
    name real_output_26 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_26 \
    op interface \
    ports { real_output_26 { O 32 vector } real_output_26_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1064 \
    name real_output_27 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_27 \
    op interface \
    ports { real_output_27 { O 32 vector } real_output_27_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1065 \
    name real_output_28 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_28 \
    op interface \
    ports { real_output_28 { O 32 vector } real_output_28_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1066 \
    name real_output_29 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_29 \
    op interface \
    ports { real_output_29 { O 32 vector } real_output_29_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1067 \
    name real_output_30 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_30 \
    op interface \
    ports { real_output_30 { O 32 vector } real_output_30_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1068 \
    name real_output_31 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_31 \
    op interface \
    ports { real_output_31 { O 32 vector } real_output_31_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1069 \
    name real_output_32 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_32 \
    op interface \
    ports { real_output_32 { O 32 vector } real_output_32_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1070 \
    name real_output_33 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_33 \
    op interface \
    ports { real_output_33 { O 32 vector } real_output_33_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1071 \
    name real_output_34 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_34 \
    op interface \
    ports { real_output_34 { O 32 vector } real_output_34_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1072 \
    name real_output_35 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_35 \
    op interface \
    ports { real_output_35 { O 32 vector } real_output_35_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1073 \
    name real_output_36 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_36 \
    op interface \
    ports { real_output_36 { O 32 vector } real_output_36_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1074 \
    name real_output_37 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_37 \
    op interface \
    ports { real_output_37 { O 32 vector } real_output_37_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1075 \
    name real_output_38 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_38 \
    op interface \
    ports { real_output_38 { O 32 vector } real_output_38_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1076 \
    name real_output_39 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_39 \
    op interface \
    ports { real_output_39 { O 32 vector } real_output_39_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1077 \
    name real_output_40 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_40 \
    op interface \
    ports { real_output_40 { O 32 vector } real_output_40_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1078 \
    name real_output_41 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_41 \
    op interface \
    ports { real_output_41 { O 32 vector } real_output_41_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1079 \
    name real_output_42 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_42 \
    op interface \
    ports { real_output_42 { O 32 vector } real_output_42_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1080 \
    name real_output_43 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_43 \
    op interface \
    ports { real_output_43 { O 32 vector } real_output_43_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1081 \
    name real_output_44 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_44 \
    op interface \
    ports { real_output_44 { O 32 vector } real_output_44_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1082 \
    name real_output_45 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_45 \
    op interface \
    ports { real_output_45 { O 32 vector } real_output_45_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1083 \
    name real_output_46 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_46 \
    op interface \
    ports { real_output_46 { O 32 vector } real_output_46_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1084 \
    name real_output_47 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_47 \
    op interface \
    ports { real_output_47 { O 32 vector } real_output_47_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1085 \
    name real_output_48 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_48 \
    op interface \
    ports { real_output_48 { O 32 vector } real_output_48_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1086 \
    name real_output_49 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_49 \
    op interface \
    ports { real_output_49 { O 32 vector } real_output_49_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1087 \
    name real_output_50 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_50 \
    op interface \
    ports { real_output_50 { O 32 vector } real_output_50_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1088 \
    name real_output_51 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_51 \
    op interface \
    ports { real_output_51 { O 32 vector } real_output_51_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1089 \
    name real_output_52 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_52 \
    op interface \
    ports { real_output_52 { O 32 vector } real_output_52_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1090 \
    name real_output_53 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_53 \
    op interface \
    ports { real_output_53 { O 32 vector } real_output_53_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1091 \
    name real_output_54 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_54 \
    op interface \
    ports { real_output_54 { O 32 vector } real_output_54_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1092 \
    name real_output_55 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_55 \
    op interface \
    ports { real_output_55 { O 32 vector } real_output_55_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1093 \
    name real_output_56 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_56 \
    op interface \
    ports { real_output_56 { O 32 vector } real_output_56_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1094 \
    name real_output_57 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_57 \
    op interface \
    ports { real_output_57 { O 32 vector } real_output_57_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1095 \
    name real_output_58 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_58 \
    op interface \
    ports { real_output_58 { O 32 vector } real_output_58_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1096 \
    name real_output_59 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_59 \
    op interface \
    ports { real_output_59 { O 32 vector } real_output_59_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1097 \
    name real_output_60 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_60 \
    op interface \
    ports { real_output_60 { O 32 vector } real_output_60_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1098 \
    name real_output_61 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_61 \
    op interface \
    ports { real_output_61 { O 32 vector } real_output_61_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1099 \
    name real_output_62 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_62 \
    op interface \
    ports { real_output_62 { O 32 vector } real_output_62_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1100 \
    name real_output_63 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_63 \
    op interface \
    ports { real_output_63 { O 32 vector } real_output_63_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1101 \
    name real_output_64 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_64 \
    op interface \
    ports { real_output_64 { O 32 vector } real_output_64_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1102 \
    name real_output_65 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_65 \
    op interface \
    ports { real_output_65 { O 32 vector } real_output_65_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1103 \
    name real_output_66 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_66 \
    op interface \
    ports { real_output_66 { O 32 vector } real_output_66_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1104 \
    name real_output_67 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_67 \
    op interface \
    ports { real_output_67 { O 32 vector } real_output_67_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1105 \
    name real_output_68 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_68 \
    op interface \
    ports { real_output_68 { O 32 vector } real_output_68_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1106 \
    name real_output_69 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_69 \
    op interface \
    ports { real_output_69 { O 32 vector } real_output_69_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1107 \
    name real_output_70 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_70 \
    op interface \
    ports { real_output_70 { O 32 vector } real_output_70_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1108 \
    name real_output_71 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_71 \
    op interface \
    ports { real_output_71 { O 32 vector } real_output_71_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1109 \
    name real_output_72 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_72 \
    op interface \
    ports { real_output_72 { O 32 vector } real_output_72_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1110 \
    name real_output_73 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_73 \
    op interface \
    ports { real_output_73 { O 32 vector } real_output_73_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1111 \
    name real_output_74 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_74 \
    op interface \
    ports { real_output_74 { O 32 vector } real_output_74_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1112 \
    name real_output_75 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_75 \
    op interface \
    ports { real_output_75 { O 32 vector } real_output_75_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1113 \
    name real_output_76 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_76 \
    op interface \
    ports { real_output_76 { O 32 vector } real_output_76_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1114 \
    name real_output_77 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_77 \
    op interface \
    ports { real_output_77 { O 32 vector } real_output_77_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1115 \
    name real_output_78 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_78 \
    op interface \
    ports { real_output_78 { O 32 vector } real_output_78_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1116 \
    name real_output_79 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_79 \
    op interface \
    ports { real_output_79 { O 32 vector } real_output_79_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1117 \
    name real_output_80 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_80 \
    op interface \
    ports { real_output_80 { O 32 vector } real_output_80_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1118 \
    name real_output_81 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_81 \
    op interface \
    ports { real_output_81 { O 32 vector } real_output_81_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1119 \
    name real_output_82 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_82 \
    op interface \
    ports { real_output_82 { O 32 vector } real_output_82_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1120 \
    name real_output_83 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_83 \
    op interface \
    ports { real_output_83 { O 32 vector } real_output_83_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1121 \
    name real_output_84 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_84 \
    op interface \
    ports { real_output_84 { O 32 vector } real_output_84_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1122 \
    name real_output_85 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_85 \
    op interface \
    ports { real_output_85 { O 32 vector } real_output_85_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1123 \
    name real_output_86 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_86 \
    op interface \
    ports { real_output_86 { O 32 vector } real_output_86_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1124 \
    name real_output_87 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_87 \
    op interface \
    ports { real_output_87 { O 32 vector } real_output_87_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1125 \
    name real_output_88 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_88 \
    op interface \
    ports { real_output_88 { O 32 vector } real_output_88_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1126 \
    name real_output_89 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_89 \
    op interface \
    ports { real_output_89 { O 32 vector } real_output_89_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1127 \
    name real_output_90 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_90 \
    op interface \
    ports { real_output_90 { O 32 vector } real_output_90_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1128 \
    name real_output_91 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_91 \
    op interface \
    ports { real_output_91 { O 32 vector } real_output_91_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1129 \
    name real_output_92 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_92 \
    op interface \
    ports { real_output_92 { O 32 vector } real_output_92_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1130 \
    name real_output_93 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_93 \
    op interface \
    ports { real_output_93 { O 32 vector } real_output_93_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1131 \
    name real_output_94 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_94 \
    op interface \
    ports { real_output_94 { O 32 vector } real_output_94_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1132 \
    name real_output_95 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_95 \
    op interface \
    ports { real_output_95 { O 32 vector } real_output_95_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1133 \
    name real_output_96 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_96 \
    op interface \
    ports { real_output_96 { O 32 vector } real_output_96_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1134 \
    name real_output_97 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_97 \
    op interface \
    ports { real_output_97 { O 32 vector } real_output_97_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1135 \
    name real_output_98 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_98 \
    op interface \
    ports { real_output_98 { O 32 vector } real_output_98_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1136 \
    name real_output_99 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_99 \
    op interface \
    ports { real_output_99 { O 32 vector } real_output_99_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1137 \
    name real_output_100 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_100 \
    op interface \
    ports { real_output_100 { O 32 vector } real_output_100_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1138 \
    name real_output_101 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_101 \
    op interface \
    ports { real_output_101 { O 32 vector } real_output_101_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1139 \
    name real_output_102 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_102 \
    op interface \
    ports { real_output_102 { O 32 vector } real_output_102_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1140 \
    name real_output_103 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_103 \
    op interface \
    ports { real_output_103 { O 32 vector } real_output_103_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1141 \
    name real_output_104 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_104 \
    op interface \
    ports { real_output_104 { O 32 vector } real_output_104_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1142 \
    name real_output_105 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_105 \
    op interface \
    ports { real_output_105 { O 32 vector } real_output_105_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1143 \
    name real_output_106 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_106 \
    op interface \
    ports { real_output_106 { O 32 vector } real_output_106_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1144 \
    name real_output_107 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_107 \
    op interface \
    ports { real_output_107 { O 32 vector } real_output_107_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1145 \
    name real_output_108 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_108 \
    op interface \
    ports { real_output_108 { O 32 vector } real_output_108_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1146 \
    name real_output_109 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_109 \
    op interface \
    ports { real_output_109 { O 32 vector } real_output_109_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1147 \
    name real_output_110 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_110 \
    op interface \
    ports { real_output_110 { O 32 vector } real_output_110_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1148 \
    name real_output_111 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_111 \
    op interface \
    ports { real_output_111 { O 32 vector } real_output_111_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1149 \
    name real_output_112 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_112 \
    op interface \
    ports { real_output_112 { O 32 vector } real_output_112_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1150 \
    name real_output_113 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_113 \
    op interface \
    ports { real_output_113 { O 32 vector } real_output_113_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1151 \
    name real_output_114 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_114 \
    op interface \
    ports { real_output_114 { O 32 vector } real_output_114_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1152 \
    name real_output_115 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_115 \
    op interface \
    ports { real_output_115 { O 32 vector } real_output_115_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1153 \
    name real_output_116 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_116 \
    op interface \
    ports { real_output_116 { O 32 vector } real_output_116_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1154 \
    name real_output_117 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_117 \
    op interface \
    ports { real_output_117 { O 32 vector } real_output_117_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1155 \
    name real_output_118 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_118 \
    op interface \
    ports { real_output_118 { O 32 vector } real_output_118_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1156 \
    name real_output_119 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_119 \
    op interface \
    ports { real_output_119 { O 32 vector } real_output_119_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1157 \
    name real_output_120 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_120 \
    op interface \
    ports { real_output_120 { O 32 vector } real_output_120_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1158 \
    name real_output_121 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_121 \
    op interface \
    ports { real_output_121 { O 32 vector } real_output_121_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1159 \
    name real_output_122 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_122 \
    op interface \
    ports { real_output_122 { O 32 vector } real_output_122_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1160 \
    name real_output_123 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_123 \
    op interface \
    ports { real_output_123 { O 32 vector } real_output_123_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1161 \
    name real_output_124 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_124 \
    op interface \
    ports { real_output_124 { O 32 vector } real_output_124_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1162 \
    name real_output_125 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_125 \
    op interface \
    ports { real_output_125 { O 32 vector } real_output_125_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1163 \
    name real_output_126 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_126 \
    op interface \
    ports { real_output_126 { O 32 vector } real_output_126_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1164 \
    name real_output_127 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_127 \
    op interface \
    ports { real_output_127 { O 32 vector } real_output_127_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1165 \
    name real_output_128 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_128 \
    op interface \
    ports { real_output_128 { O 32 vector } real_output_128_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1166 \
    name real_output_129 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_129 \
    op interface \
    ports { real_output_129 { O 32 vector } real_output_129_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1167 \
    name real_output_130 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_130 \
    op interface \
    ports { real_output_130 { O 32 vector } real_output_130_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1168 \
    name real_output_131 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_131 \
    op interface \
    ports { real_output_131 { O 32 vector } real_output_131_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1169 \
    name real_output_132 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_132 \
    op interface \
    ports { real_output_132 { O 32 vector } real_output_132_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1170 \
    name real_output_133 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_133 \
    op interface \
    ports { real_output_133 { O 32 vector } real_output_133_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1171 \
    name real_output_134 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_134 \
    op interface \
    ports { real_output_134 { O 32 vector } real_output_134_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1172 \
    name real_output_135 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_135 \
    op interface \
    ports { real_output_135 { O 32 vector } real_output_135_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1173 \
    name real_output_136 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_136 \
    op interface \
    ports { real_output_136 { O 32 vector } real_output_136_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1174 \
    name real_output_137 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_137 \
    op interface \
    ports { real_output_137 { O 32 vector } real_output_137_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1175 \
    name real_output_138 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_138 \
    op interface \
    ports { real_output_138 { O 32 vector } real_output_138_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1176 \
    name real_output_139 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_139 \
    op interface \
    ports { real_output_139 { O 32 vector } real_output_139_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1177 \
    name real_output_140 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_140 \
    op interface \
    ports { real_output_140 { O 32 vector } real_output_140_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1178 \
    name real_output_141 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_141 \
    op interface \
    ports { real_output_141 { O 32 vector } real_output_141_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1179 \
    name real_output_142 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_142 \
    op interface \
    ports { real_output_142 { O 32 vector } real_output_142_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1180 \
    name real_output_143 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_143 \
    op interface \
    ports { real_output_143 { O 32 vector } real_output_143_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1181 \
    name real_output_144 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_144 \
    op interface \
    ports { real_output_144 { O 32 vector } real_output_144_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1182 \
    name real_output_145 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_145 \
    op interface \
    ports { real_output_145 { O 32 vector } real_output_145_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1183 \
    name real_output_146 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_146 \
    op interface \
    ports { real_output_146 { O 32 vector } real_output_146_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1184 \
    name real_output_147 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_147 \
    op interface \
    ports { real_output_147 { O 32 vector } real_output_147_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1185 \
    name real_output_148 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_148 \
    op interface \
    ports { real_output_148 { O 32 vector } real_output_148_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1186 \
    name real_output_149 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_149 \
    op interface \
    ports { real_output_149 { O 32 vector } real_output_149_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1187 \
    name real_output_150 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_150 \
    op interface \
    ports { real_output_150 { O 32 vector } real_output_150_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1188 \
    name real_output_151 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_151 \
    op interface \
    ports { real_output_151 { O 32 vector } real_output_151_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1189 \
    name real_output_152 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_152 \
    op interface \
    ports { real_output_152 { O 32 vector } real_output_152_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1190 \
    name real_output_153 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_153 \
    op interface \
    ports { real_output_153 { O 32 vector } real_output_153_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1191 \
    name real_output_154 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_154 \
    op interface \
    ports { real_output_154 { O 32 vector } real_output_154_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1192 \
    name real_output_155 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_155 \
    op interface \
    ports { real_output_155 { O 32 vector } real_output_155_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1193 \
    name real_output_156 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_156 \
    op interface \
    ports { real_output_156 { O 32 vector } real_output_156_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1194 \
    name real_output_157 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_157 \
    op interface \
    ports { real_output_157 { O 32 vector } real_output_157_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1195 \
    name real_output_158 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_158 \
    op interface \
    ports { real_output_158 { O 32 vector } real_output_158_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1196 \
    name real_output_159 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_159 \
    op interface \
    ports { real_output_159 { O 32 vector } real_output_159_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1197 \
    name real_output_160 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_160 \
    op interface \
    ports { real_output_160 { O 32 vector } real_output_160_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1198 \
    name real_output_161 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_161 \
    op interface \
    ports { real_output_161 { O 32 vector } real_output_161_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1199 \
    name real_output_162 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_162 \
    op interface \
    ports { real_output_162 { O 32 vector } real_output_162_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1200 \
    name real_output_163 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_163 \
    op interface \
    ports { real_output_163 { O 32 vector } real_output_163_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1201 \
    name real_output_164 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_164 \
    op interface \
    ports { real_output_164 { O 32 vector } real_output_164_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1202 \
    name real_output_165 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_165 \
    op interface \
    ports { real_output_165 { O 32 vector } real_output_165_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1203 \
    name real_output_166 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_166 \
    op interface \
    ports { real_output_166 { O 32 vector } real_output_166_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1204 \
    name real_output_167 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_167 \
    op interface \
    ports { real_output_167 { O 32 vector } real_output_167_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1205 \
    name real_output_168 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_168 \
    op interface \
    ports { real_output_168 { O 32 vector } real_output_168_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1206 \
    name real_output_169 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_169 \
    op interface \
    ports { real_output_169 { O 32 vector } real_output_169_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1207 \
    name real_output_170 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_170 \
    op interface \
    ports { real_output_170 { O 32 vector } real_output_170_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1208 \
    name real_output_171 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_171 \
    op interface \
    ports { real_output_171 { O 32 vector } real_output_171_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1209 \
    name real_output_172 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_172 \
    op interface \
    ports { real_output_172 { O 32 vector } real_output_172_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1210 \
    name real_output_173 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_173 \
    op interface \
    ports { real_output_173 { O 32 vector } real_output_173_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1211 \
    name real_output_174 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_174 \
    op interface \
    ports { real_output_174 { O 32 vector } real_output_174_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1212 \
    name real_output_175 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_175 \
    op interface \
    ports { real_output_175 { O 32 vector } real_output_175_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1213 \
    name real_output_176 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_176 \
    op interface \
    ports { real_output_176 { O 32 vector } real_output_176_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1214 \
    name real_output_177 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_177 \
    op interface \
    ports { real_output_177 { O 32 vector } real_output_177_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1215 \
    name real_output_178 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_178 \
    op interface \
    ports { real_output_178 { O 32 vector } real_output_178_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1216 \
    name real_output_179 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_179 \
    op interface \
    ports { real_output_179 { O 32 vector } real_output_179_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1217 \
    name real_output_180 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_180 \
    op interface \
    ports { real_output_180 { O 32 vector } real_output_180_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1218 \
    name real_output_181 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_181 \
    op interface \
    ports { real_output_181 { O 32 vector } real_output_181_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1219 \
    name real_output_182 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_182 \
    op interface \
    ports { real_output_182 { O 32 vector } real_output_182_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1220 \
    name real_output_183 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_183 \
    op interface \
    ports { real_output_183 { O 32 vector } real_output_183_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1221 \
    name real_output_184 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_184 \
    op interface \
    ports { real_output_184 { O 32 vector } real_output_184_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1222 \
    name real_output_185 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_185 \
    op interface \
    ports { real_output_185 { O 32 vector } real_output_185_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1223 \
    name real_output_186 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_186 \
    op interface \
    ports { real_output_186 { O 32 vector } real_output_186_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1224 \
    name real_output_187 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_187 \
    op interface \
    ports { real_output_187 { O 32 vector } real_output_187_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1225 \
    name real_output_188 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_188 \
    op interface \
    ports { real_output_188 { O 32 vector } real_output_188_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1226 \
    name real_output_189 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_189 \
    op interface \
    ports { real_output_189 { O 32 vector } real_output_189_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1227 \
    name real_output_190 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_190 \
    op interface \
    ports { real_output_190 { O 32 vector } real_output_190_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1228 \
    name real_output_191 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_191 \
    op interface \
    ports { real_output_191 { O 32 vector } real_output_191_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1229 \
    name real_output_192 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_192 \
    op interface \
    ports { real_output_192 { O 32 vector } real_output_192_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1230 \
    name real_output_193 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_193 \
    op interface \
    ports { real_output_193 { O 32 vector } real_output_193_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1231 \
    name real_output_194 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_194 \
    op interface \
    ports { real_output_194 { O 32 vector } real_output_194_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1232 \
    name real_output_195 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_195 \
    op interface \
    ports { real_output_195 { O 32 vector } real_output_195_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1233 \
    name real_output_196 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_196 \
    op interface \
    ports { real_output_196 { O 32 vector } real_output_196_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1234 \
    name real_output_197 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_197 \
    op interface \
    ports { real_output_197 { O 32 vector } real_output_197_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1235 \
    name real_output_198 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_198 \
    op interface \
    ports { real_output_198 { O 32 vector } real_output_198_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1236 \
    name real_output_199 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_199 \
    op interface \
    ports { real_output_199 { O 32 vector } real_output_199_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1237 \
    name real_output_200 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_200 \
    op interface \
    ports { real_output_200 { O 32 vector } real_output_200_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1238 \
    name real_output_201 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_201 \
    op interface \
    ports { real_output_201 { O 32 vector } real_output_201_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1239 \
    name real_output_202 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_202 \
    op interface \
    ports { real_output_202 { O 32 vector } real_output_202_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1240 \
    name real_output_203 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_203 \
    op interface \
    ports { real_output_203 { O 32 vector } real_output_203_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1241 \
    name real_output_204 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_204 \
    op interface \
    ports { real_output_204 { O 32 vector } real_output_204_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1242 \
    name real_output_205 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_205 \
    op interface \
    ports { real_output_205 { O 32 vector } real_output_205_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1243 \
    name real_output_206 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_206 \
    op interface \
    ports { real_output_206 { O 32 vector } real_output_206_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1244 \
    name real_output_207 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_207 \
    op interface \
    ports { real_output_207 { O 32 vector } real_output_207_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1245 \
    name real_output_208 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_208 \
    op interface \
    ports { real_output_208 { O 32 vector } real_output_208_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1246 \
    name real_output_209 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_209 \
    op interface \
    ports { real_output_209 { O 32 vector } real_output_209_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1247 \
    name real_output_210 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_210 \
    op interface \
    ports { real_output_210 { O 32 vector } real_output_210_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1248 \
    name real_output_211 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_211 \
    op interface \
    ports { real_output_211 { O 32 vector } real_output_211_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1249 \
    name real_output_212 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_212 \
    op interface \
    ports { real_output_212 { O 32 vector } real_output_212_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1250 \
    name real_output_213 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_213 \
    op interface \
    ports { real_output_213 { O 32 vector } real_output_213_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1251 \
    name real_output_214 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_214 \
    op interface \
    ports { real_output_214 { O 32 vector } real_output_214_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1252 \
    name real_output_215 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_215 \
    op interface \
    ports { real_output_215 { O 32 vector } real_output_215_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1253 \
    name real_output_216 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_216 \
    op interface \
    ports { real_output_216 { O 32 vector } real_output_216_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1254 \
    name real_output_217 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_217 \
    op interface \
    ports { real_output_217 { O 32 vector } real_output_217_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1255 \
    name real_output_218 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_218 \
    op interface \
    ports { real_output_218 { O 32 vector } real_output_218_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1256 \
    name real_output_219 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_219 \
    op interface \
    ports { real_output_219 { O 32 vector } real_output_219_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1257 \
    name real_output_220 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_220 \
    op interface \
    ports { real_output_220 { O 32 vector } real_output_220_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1258 \
    name real_output_221 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_221 \
    op interface \
    ports { real_output_221 { O 32 vector } real_output_221_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1259 \
    name real_output_222 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_222 \
    op interface \
    ports { real_output_222 { O 32 vector } real_output_222_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1260 \
    name real_output_223 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_223 \
    op interface \
    ports { real_output_223 { O 32 vector } real_output_223_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1261 \
    name real_output_224 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_224 \
    op interface \
    ports { real_output_224 { O 32 vector } real_output_224_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1262 \
    name real_output_225 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_225 \
    op interface \
    ports { real_output_225 { O 32 vector } real_output_225_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1263 \
    name real_output_226 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_226 \
    op interface \
    ports { real_output_226 { O 32 vector } real_output_226_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1264 \
    name real_output_227 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_227 \
    op interface \
    ports { real_output_227 { O 32 vector } real_output_227_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1265 \
    name real_output_228 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_228 \
    op interface \
    ports { real_output_228 { O 32 vector } real_output_228_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1266 \
    name real_output_229 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_229 \
    op interface \
    ports { real_output_229 { O 32 vector } real_output_229_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1267 \
    name real_output_230 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_230 \
    op interface \
    ports { real_output_230 { O 32 vector } real_output_230_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1268 \
    name real_output_231 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_231 \
    op interface \
    ports { real_output_231 { O 32 vector } real_output_231_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1269 \
    name real_output_232 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_232 \
    op interface \
    ports { real_output_232 { O 32 vector } real_output_232_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1270 \
    name real_output_233 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_233 \
    op interface \
    ports { real_output_233 { O 32 vector } real_output_233_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1271 \
    name real_output_234 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_234 \
    op interface \
    ports { real_output_234 { O 32 vector } real_output_234_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1272 \
    name real_output_235 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_235 \
    op interface \
    ports { real_output_235 { O 32 vector } real_output_235_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1273 \
    name real_output_236 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_236 \
    op interface \
    ports { real_output_236 { O 32 vector } real_output_236_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1274 \
    name real_output_237 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_237 \
    op interface \
    ports { real_output_237 { O 32 vector } real_output_237_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1275 \
    name real_output_238 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_238 \
    op interface \
    ports { real_output_238 { O 32 vector } real_output_238_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1276 \
    name real_output_239 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_239 \
    op interface \
    ports { real_output_239 { O 32 vector } real_output_239_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1277 \
    name real_output_240 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_240 \
    op interface \
    ports { real_output_240 { O 32 vector } real_output_240_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1278 \
    name real_output_241 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_241 \
    op interface \
    ports { real_output_241 { O 32 vector } real_output_241_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1279 \
    name real_output_242 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_242 \
    op interface \
    ports { real_output_242 { O 32 vector } real_output_242_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1280 \
    name real_output_243 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_243 \
    op interface \
    ports { real_output_243 { O 32 vector } real_output_243_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1281 \
    name real_output_244 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_244 \
    op interface \
    ports { real_output_244 { O 32 vector } real_output_244_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1282 \
    name real_output_245 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_245 \
    op interface \
    ports { real_output_245 { O 32 vector } real_output_245_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1283 \
    name real_output_246 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_246 \
    op interface \
    ports { real_output_246 { O 32 vector } real_output_246_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1284 \
    name real_output_247 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_247 \
    op interface \
    ports { real_output_247 { O 32 vector } real_output_247_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1285 \
    name real_output_248 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_248 \
    op interface \
    ports { real_output_248 { O 32 vector } real_output_248_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1286 \
    name real_output_249 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_249 \
    op interface \
    ports { real_output_249 { O 32 vector } real_output_249_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1287 \
    name real_output_250 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_250 \
    op interface \
    ports { real_output_250 { O 32 vector } real_output_250_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1288 \
    name real_output_251 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_251 \
    op interface \
    ports { real_output_251 { O 32 vector } real_output_251_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1289 \
    name real_output_252 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_252 \
    op interface \
    ports { real_output_252 { O 32 vector } real_output_252_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1290 \
    name real_output_253 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_253 \
    op interface \
    ports { real_output_253 { O 32 vector } real_output_253_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1291 \
    name real_output_254 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_254 \
    op interface \
    ports { real_output_254 { O 32 vector } real_output_254_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1292 \
    name real_output_255 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_real_output_255 \
    op interface \
    ports { real_output_255 { O 32 vector } real_output_255_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1293 \
    name imag_output_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_0 \
    op interface \
    ports { imag_output_0 { O 32 vector } imag_output_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1294 \
    name imag_output_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_1 \
    op interface \
    ports { imag_output_1 { O 32 vector } imag_output_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1295 \
    name imag_output_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_2 \
    op interface \
    ports { imag_output_2 { O 32 vector } imag_output_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1296 \
    name imag_output_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_3 \
    op interface \
    ports { imag_output_3 { O 32 vector } imag_output_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1297 \
    name imag_output_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_4 \
    op interface \
    ports { imag_output_4 { O 32 vector } imag_output_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1298 \
    name imag_output_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_5 \
    op interface \
    ports { imag_output_5 { O 32 vector } imag_output_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1299 \
    name imag_output_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_6 \
    op interface \
    ports { imag_output_6 { O 32 vector } imag_output_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1300 \
    name imag_output_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_7 \
    op interface \
    ports { imag_output_7 { O 32 vector } imag_output_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1301 \
    name imag_output_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_8 \
    op interface \
    ports { imag_output_8 { O 32 vector } imag_output_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1302 \
    name imag_output_9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_9 \
    op interface \
    ports { imag_output_9 { O 32 vector } imag_output_9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1303 \
    name imag_output_10 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_10 \
    op interface \
    ports { imag_output_10 { O 32 vector } imag_output_10_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1304 \
    name imag_output_11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_11 \
    op interface \
    ports { imag_output_11 { O 32 vector } imag_output_11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1305 \
    name imag_output_12 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_12 \
    op interface \
    ports { imag_output_12 { O 32 vector } imag_output_12_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1306 \
    name imag_output_13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_13 \
    op interface \
    ports { imag_output_13 { O 32 vector } imag_output_13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1307 \
    name imag_output_14 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_14 \
    op interface \
    ports { imag_output_14 { O 32 vector } imag_output_14_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1308 \
    name imag_output_15 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_15 \
    op interface \
    ports { imag_output_15 { O 32 vector } imag_output_15_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1309 \
    name imag_output_16 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_16 \
    op interface \
    ports { imag_output_16 { O 32 vector } imag_output_16_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1310 \
    name imag_output_17 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_17 \
    op interface \
    ports { imag_output_17 { O 32 vector } imag_output_17_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1311 \
    name imag_output_18 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_18 \
    op interface \
    ports { imag_output_18 { O 32 vector } imag_output_18_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1312 \
    name imag_output_19 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_19 \
    op interface \
    ports { imag_output_19 { O 32 vector } imag_output_19_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1313 \
    name imag_output_20 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_20 \
    op interface \
    ports { imag_output_20 { O 32 vector } imag_output_20_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1314 \
    name imag_output_21 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_21 \
    op interface \
    ports { imag_output_21 { O 32 vector } imag_output_21_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1315 \
    name imag_output_22 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_22 \
    op interface \
    ports { imag_output_22 { O 32 vector } imag_output_22_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1316 \
    name imag_output_23 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_23 \
    op interface \
    ports { imag_output_23 { O 32 vector } imag_output_23_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1317 \
    name imag_output_24 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_24 \
    op interface \
    ports { imag_output_24 { O 32 vector } imag_output_24_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1318 \
    name imag_output_25 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_25 \
    op interface \
    ports { imag_output_25 { O 32 vector } imag_output_25_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1319 \
    name imag_output_26 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_26 \
    op interface \
    ports { imag_output_26 { O 32 vector } imag_output_26_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1320 \
    name imag_output_27 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_27 \
    op interface \
    ports { imag_output_27 { O 32 vector } imag_output_27_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1321 \
    name imag_output_28 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_28 \
    op interface \
    ports { imag_output_28 { O 32 vector } imag_output_28_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1322 \
    name imag_output_29 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_29 \
    op interface \
    ports { imag_output_29 { O 32 vector } imag_output_29_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1323 \
    name imag_output_30 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_30 \
    op interface \
    ports { imag_output_30 { O 32 vector } imag_output_30_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1324 \
    name imag_output_31 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_31 \
    op interface \
    ports { imag_output_31 { O 32 vector } imag_output_31_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1325 \
    name imag_output_32 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_32 \
    op interface \
    ports { imag_output_32 { O 32 vector } imag_output_32_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1326 \
    name imag_output_33 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_33 \
    op interface \
    ports { imag_output_33 { O 32 vector } imag_output_33_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1327 \
    name imag_output_34 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_34 \
    op interface \
    ports { imag_output_34 { O 32 vector } imag_output_34_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1328 \
    name imag_output_35 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_35 \
    op interface \
    ports { imag_output_35 { O 32 vector } imag_output_35_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1329 \
    name imag_output_36 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_36 \
    op interface \
    ports { imag_output_36 { O 32 vector } imag_output_36_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1330 \
    name imag_output_37 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_37 \
    op interface \
    ports { imag_output_37 { O 32 vector } imag_output_37_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1331 \
    name imag_output_38 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_38 \
    op interface \
    ports { imag_output_38 { O 32 vector } imag_output_38_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1332 \
    name imag_output_39 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_39 \
    op interface \
    ports { imag_output_39 { O 32 vector } imag_output_39_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1333 \
    name imag_output_40 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_40 \
    op interface \
    ports { imag_output_40 { O 32 vector } imag_output_40_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1334 \
    name imag_output_41 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_41 \
    op interface \
    ports { imag_output_41 { O 32 vector } imag_output_41_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1335 \
    name imag_output_42 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_42 \
    op interface \
    ports { imag_output_42 { O 32 vector } imag_output_42_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1336 \
    name imag_output_43 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_43 \
    op interface \
    ports { imag_output_43 { O 32 vector } imag_output_43_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1337 \
    name imag_output_44 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_44 \
    op interface \
    ports { imag_output_44 { O 32 vector } imag_output_44_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1338 \
    name imag_output_45 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_45 \
    op interface \
    ports { imag_output_45 { O 32 vector } imag_output_45_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1339 \
    name imag_output_46 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_46 \
    op interface \
    ports { imag_output_46 { O 32 vector } imag_output_46_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1340 \
    name imag_output_47 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_47 \
    op interface \
    ports { imag_output_47 { O 32 vector } imag_output_47_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1341 \
    name imag_output_48 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_48 \
    op interface \
    ports { imag_output_48 { O 32 vector } imag_output_48_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1342 \
    name imag_output_49 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_49 \
    op interface \
    ports { imag_output_49 { O 32 vector } imag_output_49_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1343 \
    name imag_output_50 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_50 \
    op interface \
    ports { imag_output_50 { O 32 vector } imag_output_50_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1344 \
    name imag_output_51 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_51 \
    op interface \
    ports { imag_output_51 { O 32 vector } imag_output_51_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1345 \
    name imag_output_52 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_52 \
    op interface \
    ports { imag_output_52 { O 32 vector } imag_output_52_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1346 \
    name imag_output_53 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_53 \
    op interface \
    ports { imag_output_53 { O 32 vector } imag_output_53_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1347 \
    name imag_output_54 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_54 \
    op interface \
    ports { imag_output_54 { O 32 vector } imag_output_54_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1348 \
    name imag_output_55 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_55 \
    op interface \
    ports { imag_output_55 { O 32 vector } imag_output_55_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1349 \
    name imag_output_56 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_56 \
    op interface \
    ports { imag_output_56 { O 32 vector } imag_output_56_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1350 \
    name imag_output_57 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_57 \
    op interface \
    ports { imag_output_57 { O 32 vector } imag_output_57_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1351 \
    name imag_output_58 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_58 \
    op interface \
    ports { imag_output_58 { O 32 vector } imag_output_58_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1352 \
    name imag_output_59 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_59 \
    op interface \
    ports { imag_output_59 { O 32 vector } imag_output_59_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1353 \
    name imag_output_60 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_60 \
    op interface \
    ports { imag_output_60 { O 32 vector } imag_output_60_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1354 \
    name imag_output_61 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_61 \
    op interface \
    ports { imag_output_61 { O 32 vector } imag_output_61_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1355 \
    name imag_output_62 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_62 \
    op interface \
    ports { imag_output_62 { O 32 vector } imag_output_62_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1356 \
    name imag_output_63 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_63 \
    op interface \
    ports { imag_output_63 { O 32 vector } imag_output_63_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1357 \
    name imag_output_64 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_64 \
    op interface \
    ports { imag_output_64 { O 32 vector } imag_output_64_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1358 \
    name imag_output_65 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_65 \
    op interface \
    ports { imag_output_65 { O 32 vector } imag_output_65_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1359 \
    name imag_output_66 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_66 \
    op interface \
    ports { imag_output_66 { O 32 vector } imag_output_66_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1360 \
    name imag_output_67 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_67 \
    op interface \
    ports { imag_output_67 { O 32 vector } imag_output_67_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1361 \
    name imag_output_68 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_68 \
    op interface \
    ports { imag_output_68 { O 32 vector } imag_output_68_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1362 \
    name imag_output_69 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_69 \
    op interface \
    ports { imag_output_69 { O 32 vector } imag_output_69_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1363 \
    name imag_output_70 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_70 \
    op interface \
    ports { imag_output_70 { O 32 vector } imag_output_70_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1364 \
    name imag_output_71 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_71 \
    op interface \
    ports { imag_output_71 { O 32 vector } imag_output_71_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1365 \
    name imag_output_72 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_72 \
    op interface \
    ports { imag_output_72 { O 32 vector } imag_output_72_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1366 \
    name imag_output_73 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_73 \
    op interface \
    ports { imag_output_73 { O 32 vector } imag_output_73_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1367 \
    name imag_output_74 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_74 \
    op interface \
    ports { imag_output_74 { O 32 vector } imag_output_74_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1368 \
    name imag_output_75 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_75 \
    op interface \
    ports { imag_output_75 { O 32 vector } imag_output_75_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1369 \
    name imag_output_76 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_76 \
    op interface \
    ports { imag_output_76 { O 32 vector } imag_output_76_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1370 \
    name imag_output_77 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_77 \
    op interface \
    ports { imag_output_77 { O 32 vector } imag_output_77_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1371 \
    name imag_output_78 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_78 \
    op interface \
    ports { imag_output_78 { O 32 vector } imag_output_78_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1372 \
    name imag_output_79 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_79 \
    op interface \
    ports { imag_output_79 { O 32 vector } imag_output_79_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1373 \
    name imag_output_80 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_80 \
    op interface \
    ports { imag_output_80 { O 32 vector } imag_output_80_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1374 \
    name imag_output_81 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_81 \
    op interface \
    ports { imag_output_81 { O 32 vector } imag_output_81_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1375 \
    name imag_output_82 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_82 \
    op interface \
    ports { imag_output_82 { O 32 vector } imag_output_82_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1376 \
    name imag_output_83 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_83 \
    op interface \
    ports { imag_output_83 { O 32 vector } imag_output_83_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1377 \
    name imag_output_84 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_84 \
    op interface \
    ports { imag_output_84 { O 32 vector } imag_output_84_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1378 \
    name imag_output_85 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_85 \
    op interface \
    ports { imag_output_85 { O 32 vector } imag_output_85_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1379 \
    name imag_output_86 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_86 \
    op interface \
    ports { imag_output_86 { O 32 vector } imag_output_86_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1380 \
    name imag_output_87 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_87 \
    op interface \
    ports { imag_output_87 { O 32 vector } imag_output_87_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1381 \
    name imag_output_88 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_88 \
    op interface \
    ports { imag_output_88 { O 32 vector } imag_output_88_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1382 \
    name imag_output_89 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_89 \
    op interface \
    ports { imag_output_89 { O 32 vector } imag_output_89_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1383 \
    name imag_output_90 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_90 \
    op interface \
    ports { imag_output_90 { O 32 vector } imag_output_90_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1384 \
    name imag_output_91 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_91 \
    op interface \
    ports { imag_output_91 { O 32 vector } imag_output_91_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1385 \
    name imag_output_92 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_92 \
    op interface \
    ports { imag_output_92 { O 32 vector } imag_output_92_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1386 \
    name imag_output_93 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_93 \
    op interface \
    ports { imag_output_93 { O 32 vector } imag_output_93_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1387 \
    name imag_output_94 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_94 \
    op interface \
    ports { imag_output_94 { O 32 vector } imag_output_94_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1388 \
    name imag_output_95 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_95 \
    op interface \
    ports { imag_output_95 { O 32 vector } imag_output_95_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1389 \
    name imag_output_96 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_96 \
    op interface \
    ports { imag_output_96 { O 32 vector } imag_output_96_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1390 \
    name imag_output_97 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_97 \
    op interface \
    ports { imag_output_97 { O 32 vector } imag_output_97_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1391 \
    name imag_output_98 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_98 \
    op interface \
    ports { imag_output_98 { O 32 vector } imag_output_98_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1392 \
    name imag_output_99 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_99 \
    op interface \
    ports { imag_output_99 { O 32 vector } imag_output_99_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1393 \
    name imag_output_100 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_100 \
    op interface \
    ports { imag_output_100 { O 32 vector } imag_output_100_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1394 \
    name imag_output_101 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_101 \
    op interface \
    ports { imag_output_101 { O 32 vector } imag_output_101_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1395 \
    name imag_output_102 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_102 \
    op interface \
    ports { imag_output_102 { O 32 vector } imag_output_102_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1396 \
    name imag_output_103 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_103 \
    op interface \
    ports { imag_output_103 { O 32 vector } imag_output_103_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1397 \
    name imag_output_104 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_104 \
    op interface \
    ports { imag_output_104 { O 32 vector } imag_output_104_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1398 \
    name imag_output_105 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_105 \
    op interface \
    ports { imag_output_105 { O 32 vector } imag_output_105_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1399 \
    name imag_output_106 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_106 \
    op interface \
    ports { imag_output_106 { O 32 vector } imag_output_106_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1400 \
    name imag_output_107 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_107 \
    op interface \
    ports { imag_output_107 { O 32 vector } imag_output_107_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1401 \
    name imag_output_108 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_108 \
    op interface \
    ports { imag_output_108 { O 32 vector } imag_output_108_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1402 \
    name imag_output_109 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_109 \
    op interface \
    ports { imag_output_109 { O 32 vector } imag_output_109_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1403 \
    name imag_output_110 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_110 \
    op interface \
    ports { imag_output_110 { O 32 vector } imag_output_110_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1404 \
    name imag_output_111 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_111 \
    op interface \
    ports { imag_output_111 { O 32 vector } imag_output_111_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1405 \
    name imag_output_112 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_112 \
    op interface \
    ports { imag_output_112 { O 32 vector } imag_output_112_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1406 \
    name imag_output_113 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_113 \
    op interface \
    ports { imag_output_113 { O 32 vector } imag_output_113_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1407 \
    name imag_output_114 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_114 \
    op interface \
    ports { imag_output_114 { O 32 vector } imag_output_114_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1408 \
    name imag_output_115 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_115 \
    op interface \
    ports { imag_output_115 { O 32 vector } imag_output_115_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1409 \
    name imag_output_116 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_116 \
    op interface \
    ports { imag_output_116 { O 32 vector } imag_output_116_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1410 \
    name imag_output_117 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_117 \
    op interface \
    ports { imag_output_117 { O 32 vector } imag_output_117_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1411 \
    name imag_output_118 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_118 \
    op interface \
    ports { imag_output_118 { O 32 vector } imag_output_118_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1412 \
    name imag_output_119 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_119 \
    op interface \
    ports { imag_output_119 { O 32 vector } imag_output_119_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1413 \
    name imag_output_120 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_120 \
    op interface \
    ports { imag_output_120 { O 32 vector } imag_output_120_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1414 \
    name imag_output_121 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_121 \
    op interface \
    ports { imag_output_121 { O 32 vector } imag_output_121_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1415 \
    name imag_output_122 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_122 \
    op interface \
    ports { imag_output_122 { O 32 vector } imag_output_122_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1416 \
    name imag_output_123 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_123 \
    op interface \
    ports { imag_output_123 { O 32 vector } imag_output_123_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1417 \
    name imag_output_124 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_124 \
    op interface \
    ports { imag_output_124 { O 32 vector } imag_output_124_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1418 \
    name imag_output_125 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_125 \
    op interface \
    ports { imag_output_125 { O 32 vector } imag_output_125_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1419 \
    name imag_output_126 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_126 \
    op interface \
    ports { imag_output_126 { O 32 vector } imag_output_126_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1420 \
    name imag_output_127 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_127 \
    op interface \
    ports { imag_output_127 { O 32 vector } imag_output_127_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1421 \
    name imag_output_128 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_128 \
    op interface \
    ports { imag_output_128 { O 32 vector } imag_output_128_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1422 \
    name imag_output_129 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_129 \
    op interface \
    ports { imag_output_129 { O 32 vector } imag_output_129_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1423 \
    name imag_output_130 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_130 \
    op interface \
    ports { imag_output_130 { O 32 vector } imag_output_130_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1424 \
    name imag_output_131 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_131 \
    op interface \
    ports { imag_output_131 { O 32 vector } imag_output_131_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1425 \
    name imag_output_132 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_132 \
    op interface \
    ports { imag_output_132 { O 32 vector } imag_output_132_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1426 \
    name imag_output_133 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_133 \
    op interface \
    ports { imag_output_133 { O 32 vector } imag_output_133_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1427 \
    name imag_output_134 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_134 \
    op interface \
    ports { imag_output_134 { O 32 vector } imag_output_134_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1428 \
    name imag_output_135 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_135 \
    op interface \
    ports { imag_output_135 { O 32 vector } imag_output_135_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1429 \
    name imag_output_136 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_136 \
    op interface \
    ports { imag_output_136 { O 32 vector } imag_output_136_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1430 \
    name imag_output_137 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_137 \
    op interface \
    ports { imag_output_137 { O 32 vector } imag_output_137_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1431 \
    name imag_output_138 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_138 \
    op interface \
    ports { imag_output_138 { O 32 vector } imag_output_138_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1432 \
    name imag_output_139 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_139 \
    op interface \
    ports { imag_output_139 { O 32 vector } imag_output_139_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1433 \
    name imag_output_140 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_140 \
    op interface \
    ports { imag_output_140 { O 32 vector } imag_output_140_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1434 \
    name imag_output_141 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_141 \
    op interface \
    ports { imag_output_141 { O 32 vector } imag_output_141_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1435 \
    name imag_output_142 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_142 \
    op interface \
    ports { imag_output_142 { O 32 vector } imag_output_142_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1436 \
    name imag_output_143 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_143 \
    op interface \
    ports { imag_output_143 { O 32 vector } imag_output_143_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1437 \
    name imag_output_144 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_144 \
    op interface \
    ports { imag_output_144 { O 32 vector } imag_output_144_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1438 \
    name imag_output_145 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_145 \
    op interface \
    ports { imag_output_145 { O 32 vector } imag_output_145_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1439 \
    name imag_output_146 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_146 \
    op interface \
    ports { imag_output_146 { O 32 vector } imag_output_146_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1440 \
    name imag_output_147 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_147 \
    op interface \
    ports { imag_output_147 { O 32 vector } imag_output_147_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1441 \
    name imag_output_148 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_148 \
    op interface \
    ports { imag_output_148 { O 32 vector } imag_output_148_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1442 \
    name imag_output_149 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_149 \
    op interface \
    ports { imag_output_149 { O 32 vector } imag_output_149_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1443 \
    name imag_output_150 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_150 \
    op interface \
    ports { imag_output_150 { O 32 vector } imag_output_150_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1444 \
    name imag_output_151 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_151 \
    op interface \
    ports { imag_output_151 { O 32 vector } imag_output_151_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1445 \
    name imag_output_152 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_152 \
    op interface \
    ports { imag_output_152 { O 32 vector } imag_output_152_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1446 \
    name imag_output_153 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_153 \
    op interface \
    ports { imag_output_153 { O 32 vector } imag_output_153_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1447 \
    name imag_output_154 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_154 \
    op interface \
    ports { imag_output_154 { O 32 vector } imag_output_154_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1448 \
    name imag_output_155 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_155 \
    op interface \
    ports { imag_output_155 { O 32 vector } imag_output_155_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1449 \
    name imag_output_156 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_156 \
    op interface \
    ports { imag_output_156 { O 32 vector } imag_output_156_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1450 \
    name imag_output_157 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_157 \
    op interface \
    ports { imag_output_157 { O 32 vector } imag_output_157_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1451 \
    name imag_output_158 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_158 \
    op interface \
    ports { imag_output_158 { O 32 vector } imag_output_158_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1452 \
    name imag_output_159 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_159 \
    op interface \
    ports { imag_output_159 { O 32 vector } imag_output_159_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1453 \
    name imag_output_160 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_160 \
    op interface \
    ports { imag_output_160 { O 32 vector } imag_output_160_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1454 \
    name imag_output_161 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_161 \
    op interface \
    ports { imag_output_161 { O 32 vector } imag_output_161_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1455 \
    name imag_output_162 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_162 \
    op interface \
    ports { imag_output_162 { O 32 vector } imag_output_162_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1456 \
    name imag_output_163 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_163 \
    op interface \
    ports { imag_output_163 { O 32 vector } imag_output_163_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1457 \
    name imag_output_164 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_164 \
    op interface \
    ports { imag_output_164 { O 32 vector } imag_output_164_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1458 \
    name imag_output_165 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_165 \
    op interface \
    ports { imag_output_165 { O 32 vector } imag_output_165_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1459 \
    name imag_output_166 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_166 \
    op interface \
    ports { imag_output_166 { O 32 vector } imag_output_166_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1460 \
    name imag_output_167 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_167 \
    op interface \
    ports { imag_output_167 { O 32 vector } imag_output_167_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1461 \
    name imag_output_168 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_168 \
    op interface \
    ports { imag_output_168 { O 32 vector } imag_output_168_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1462 \
    name imag_output_169 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_169 \
    op interface \
    ports { imag_output_169 { O 32 vector } imag_output_169_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1463 \
    name imag_output_170 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_170 \
    op interface \
    ports { imag_output_170 { O 32 vector } imag_output_170_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1464 \
    name imag_output_171 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_171 \
    op interface \
    ports { imag_output_171 { O 32 vector } imag_output_171_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1465 \
    name imag_output_172 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_172 \
    op interface \
    ports { imag_output_172 { O 32 vector } imag_output_172_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1466 \
    name imag_output_173 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_173 \
    op interface \
    ports { imag_output_173 { O 32 vector } imag_output_173_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1467 \
    name imag_output_174 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_174 \
    op interface \
    ports { imag_output_174 { O 32 vector } imag_output_174_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1468 \
    name imag_output_175 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_175 \
    op interface \
    ports { imag_output_175 { O 32 vector } imag_output_175_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1469 \
    name imag_output_176 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_176 \
    op interface \
    ports { imag_output_176 { O 32 vector } imag_output_176_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1470 \
    name imag_output_177 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_177 \
    op interface \
    ports { imag_output_177 { O 32 vector } imag_output_177_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1471 \
    name imag_output_178 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_178 \
    op interface \
    ports { imag_output_178 { O 32 vector } imag_output_178_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1472 \
    name imag_output_179 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_179 \
    op interface \
    ports { imag_output_179 { O 32 vector } imag_output_179_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1473 \
    name imag_output_180 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_180 \
    op interface \
    ports { imag_output_180 { O 32 vector } imag_output_180_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1474 \
    name imag_output_181 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_181 \
    op interface \
    ports { imag_output_181 { O 32 vector } imag_output_181_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1475 \
    name imag_output_182 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_182 \
    op interface \
    ports { imag_output_182 { O 32 vector } imag_output_182_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1476 \
    name imag_output_183 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_183 \
    op interface \
    ports { imag_output_183 { O 32 vector } imag_output_183_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1477 \
    name imag_output_184 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_184 \
    op interface \
    ports { imag_output_184 { O 32 vector } imag_output_184_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1478 \
    name imag_output_185 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_185 \
    op interface \
    ports { imag_output_185 { O 32 vector } imag_output_185_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1479 \
    name imag_output_186 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_186 \
    op interface \
    ports { imag_output_186 { O 32 vector } imag_output_186_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1480 \
    name imag_output_187 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_187 \
    op interface \
    ports { imag_output_187 { O 32 vector } imag_output_187_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1481 \
    name imag_output_188 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_188 \
    op interface \
    ports { imag_output_188 { O 32 vector } imag_output_188_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1482 \
    name imag_output_189 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_189 \
    op interface \
    ports { imag_output_189 { O 32 vector } imag_output_189_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1483 \
    name imag_output_190 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_190 \
    op interface \
    ports { imag_output_190 { O 32 vector } imag_output_190_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1484 \
    name imag_output_191 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_191 \
    op interface \
    ports { imag_output_191 { O 32 vector } imag_output_191_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1485 \
    name imag_output_192 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_192 \
    op interface \
    ports { imag_output_192 { O 32 vector } imag_output_192_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1486 \
    name imag_output_193 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_193 \
    op interface \
    ports { imag_output_193 { O 32 vector } imag_output_193_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1487 \
    name imag_output_194 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_194 \
    op interface \
    ports { imag_output_194 { O 32 vector } imag_output_194_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1488 \
    name imag_output_195 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_195 \
    op interface \
    ports { imag_output_195 { O 32 vector } imag_output_195_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1489 \
    name imag_output_196 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_196 \
    op interface \
    ports { imag_output_196 { O 32 vector } imag_output_196_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1490 \
    name imag_output_197 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_197 \
    op interface \
    ports { imag_output_197 { O 32 vector } imag_output_197_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1491 \
    name imag_output_198 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_198 \
    op interface \
    ports { imag_output_198 { O 32 vector } imag_output_198_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1492 \
    name imag_output_199 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_199 \
    op interface \
    ports { imag_output_199 { O 32 vector } imag_output_199_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1493 \
    name imag_output_200 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_200 \
    op interface \
    ports { imag_output_200 { O 32 vector } imag_output_200_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1494 \
    name imag_output_201 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_201 \
    op interface \
    ports { imag_output_201 { O 32 vector } imag_output_201_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1495 \
    name imag_output_202 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_202 \
    op interface \
    ports { imag_output_202 { O 32 vector } imag_output_202_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1496 \
    name imag_output_203 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_203 \
    op interface \
    ports { imag_output_203 { O 32 vector } imag_output_203_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1497 \
    name imag_output_204 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_204 \
    op interface \
    ports { imag_output_204 { O 32 vector } imag_output_204_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1498 \
    name imag_output_205 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_205 \
    op interface \
    ports { imag_output_205 { O 32 vector } imag_output_205_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1499 \
    name imag_output_206 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_206 \
    op interface \
    ports { imag_output_206 { O 32 vector } imag_output_206_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1500 \
    name imag_output_207 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_207 \
    op interface \
    ports { imag_output_207 { O 32 vector } imag_output_207_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1501 \
    name imag_output_208 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_208 \
    op interface \
    ports { imag_output_208 { O 32 vector } imag_output_208_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1502 \
    name imag_output_209 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_209 \
    op interface \
    ports { imag_output_209 { O 32 vector } imag_output_209_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1503 \
    name imag_output_210 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_210 \
    op interface \
    ports { imag_output_210 { O 32 vector } imag_output_210_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1504 \
    name imag_output_211 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_211 \
    op interface \
    ports { imag_output_211 { O 32 vector } imag_output_211_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1505 \
    name imag_output_212 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_212 \
    op interface \
    ports { imag_output_212 { O 32 vector } imag_output_212_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1506 \
    name imag_output_213 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_213 \
    op interface \
    ports { imag_output_213 { O 32 vector } imag_output_213_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1507 \
    name imag_output_214 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_214 \
    op interface \
    ports { imag_output_214 { O 32 vector } imag_output_214_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1508 \
    name imag_output_215 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_215 \
    op interface \
    ports { imag_output_215 { O 32 vector } imag_output_215_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1509 \
    name imag_output_216 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_216 \
    op interface \
    ports { imag_output_216 { O 32 vector } imag_output_216_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1510 \
    name imag_output_217 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_217 \
    op interface \
    ports { imag_output_217 { O 32 vector } imag_output_217_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1511 \
    name imag_output_218 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_218 \
    op interface \
    ports { imag_output_218 { O 32 vector } imag_output_218_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1512 \
    name imag_output_219 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_219 \
    op interface \
    ports { imag_output_219 { O 32 vector } imag_output_219_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1513 \
    name imag_output_220 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_220 \
    op interface \
    ports { imag_output_220 { O 32 vector } imag_output_220_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1514 \
    name imag_output_221 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_221 \
    op interface \
    ports { imag_output_221 { O 32 vector } imag_output_221_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1515 \
    name imag_output_222 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_222 \
    op interface \
    ports { imag_output_222 { O 32 vector } imag_output_222_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1516 \
    name imag_output_223 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_223 \
    op interface \
    ports { imag_output_223 { O 32 vector } imag_output_223_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1517 \
    name imag_output_224 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_224 \
    op interface \
    ports { imag_output_224 { O 32 vector } imag_output_224_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1518 \
    name imag_output_225 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_225 \
    op interface \
    ports { imag_output_225 { O 32 vector } imag_output_225_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1519 \
    name imag_output_226 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_226 \
    op interface \
    ports { imag_output_226 { O 32 vector } imag_output_226_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1520 \
    name imag_output_227 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_227 \
    op interface \
    ports { imag_output_227 { O 32 vector } imag_output_227_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1521 \
    name imag_output_228 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_228 \
    op interface \
    ports { imag_output_228 { O 32 vector } imag_output_228_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1522 \
    name imag_output_229 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_229 \
    op interface \
    ports { imag_output_229 { O 32 vector } imag_output_229_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1523 \
    name imag_output_230 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_230 \
    op interface \
    ports { imag_output_230 { O 32 vector } imag_output_230_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1524 \
    name imag_output_231 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_231 \
    op interface \
    ports { imag_output_231 { O 32 vector } imag_output_231_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1525 \
    name imag_output_232 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_232 \
    op interface \
    ports { imag_output_232 { O 32 vector } imag_output_232_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1526 \
    name imag_output_233 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_233 \
    op interface \
    ports { imag_output_233 { O 32 vector } imag_output_233_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1527 \
    name imag_output_234 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_234 \
    op interface \
    ports { imag_output_234 { O 32 vector } imag_output_234_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1528 \
    name imag_output_235 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_235 \
    op interface \
    ports { imag_output_235 { O 32 vector } imag_output_235_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1529 \
    name imag_output_236 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_236 \
    op interface \
    ports { imag_output_236 { O 32 vector } imag_output_236_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1530 \
    name imag_output_237 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_237 \
    op interface \
    ports { imag_output_237 { O 32 vector } imag_output_237_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1531 \
    name imag_output_238 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_238 \
    op interface \
    ports { imag_output_238 { O 32 vector } imag_output_238_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1532 \
    name imag_output_239 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_239 \
    op interface \
    ports { imag_output_239 { O 32 vector } imag_output_239_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1533 \
    name imag_output_240 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_240 \
    op interface \
    ports { imag_output_240 { O 32 vector } imag_output_240_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1534 \
    name imag_output_241 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_241 \
    op interface \
    ports { imag_output_241 { O 32 vector } imag_output_241_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1535 \
    name imag_output_242 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_242 \
    op interface \
    ports { imag_output_242 { O 32 vector } imag_output_242_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1536 \
    name imag_output_243 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_243 \
    op interface \
    ports { imag_output_243 { O 32 vector } imag_output_243_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1537 \
    name imag_output_244 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_244 \
    op interface \
    ports { imag_output_244 { O 32 vector } imag_output_244_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1538 \
    name imag_output_245 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_245 \
    op interface \
    ports { imag_output_245 { O 32 vector } imag_output_245_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1539 \
    name imag_output_246 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_246 \
    op interface \
    ports { imag_output_246 { O 32 vector } imag_output_246_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1540 \
    name imag_output_247 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_247 \
    op interface \
    ports { imag_output_247 { O 32 vector } imag_output_247_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1541 \
    name imag_output_248 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_248 \
    op interface \
    ports { imag_output_248 { O 32 vector } imag_output_248_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1542 \
    name imag_output_249 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_249 \
    op interface \
    ports { imag_output_249 { O 32 vector } imag_output_249_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1543 \
    name imag_output_250 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_250 \
    op interface \
    ports { imag_output_250 { O 32 vector } imag_output_250_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1544 \
    name imag_output_251 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_251 \
    op interface \
    ports { imag_output_251 { O 32 vector } imag_output_251_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1545 \
    name imag_output_252 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_252 \
    op interface \
    ports { imag_output_252 { O 32 vector } imag_output_252_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1546 \
    name imag_output_253 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_253 \
    op interface \
    ports { imag_output_253 { O 32 vector } imag_output_253_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1547 \
    name imag_output_254 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_254 \
    op interface \
    ports { imag_output_254 { O 32 vector } imag_output_254_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1548 \
    name imag_output_255 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_imag_output_255 \
    op interface \
    ports { imag_output_255 { O 32 vector } imag_output_255_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


