Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,5
design__inferred_latch__count,0
design__instance__count,15055
design__instance__area,135794
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,39
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,98
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.005537955556064844
power__switching__total,0.0020559136755764484
power__leakage__total,1.587499411925819E-7
power__total,0.0075940280221402645
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.3608816403412426
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.3615784163312035
timing__hold__ws__corner:nom_tt_025C_1v80,0.31453263106544
timing__setup__ws__corner:nom_tt_025C_1v80,11.82581355202655
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.314533
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,11.825813
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,242
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,98
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.4339812798629185
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.43644197824429104
timing__hold__ws__corner:nom_ss_100C_1v60,0.8469938323778569
timing__setup__ws__corner:nom_ss_100C_1v60,3.9020041635585048
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.846994
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,3.902004
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,9
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,98
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.325223940317073
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.325740860171958
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11173573493824218
timing__setup__ws__corner:nom_ff_n40C_1v95,14.00008681944298
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111736
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,14.866613
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,306
design__max_fanout_violation__count,98
design__max_cap_violation__count,6
clock__skew__worst_hold,-0.31392314636325896
clock__skew__worst_setup,0.31430339775994737
timing__hold__ws,0.10912793200194644
timing__setup__ws,3.698399913224966
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109128
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,3.698400
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1030.4 225.76
design__core__bbox,2.76 2.72 1027.64 223.04
design__io,45
design__die__area,232623
design__core__area,225802
design__instance__count__stdcell,15055
design__instance__area__stdcell,135794
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.601386
design__instance__utilization__stdcell,0.601386
design__instance__count__class:buffer,4
design__instance__count__class:inverter,87
design__instance__count__class:sequential_cell,2043
design__instance__count__class:multi_input_combinational_cell,6475
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,11788
design__instance__count__class:tap_cell,3278
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,377893
design__violations,0
design__instance__count__class:timing_repair_buffer,2873
design__instance__count__class:clock_buffer,140
design__instance__count__class:clock_inverter,20
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1925
antenna__violating__nets,20
antenna__violating__pins,30
route__antenna_violation__count,20
antenna_diodes_count,135
design__instance__count__class:antenna_cell,135
route__net,11597
route__net__special,2
route__drc_errors__iter:1,9666
route__wirelength__iter:1,455125
route__drc_errors__iter:2,5079
route__wirelength__iter:2,450991
route__drc_errors__iter:3,4539
route__wirelength__iter:3,449152
route__drc_errors__iter:4,834
route__wirelength__iter:4,448798
route__drc_errors__iter:5,124
route__wirelength__iter:5,448746
route__drc_errors__iter:6,55
route__wirelength__iter:6,448737
route__drc_errors__iter:7,5
route__wirelength__iter:7,448687
route__drc_errors__iter:8,0
route__wirelength__iter:8,448680
route__drc_errors,0
route__wirelength,448680
route__vias,93437
route__vias__singlecut,93437
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,900.525
timing__unannotated_net__count__corner:nom_tt_025C_1v80,101
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,101
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,101
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,25
design__max_fanout_violation__count__corner:min_tt_025C_1v80,98
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.346218702395717
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.34686607345968484
timing__hold__ws__corner:min_tt_025C_1v80,0.3090204846145844
timing__setup__ws__corner:min_tt_025C_1v80,11.939916060475626
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.309020
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,11.939916
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,101
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,148
design__max_fanout_violation__count__corner:min_ss_100C_1v60,98
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.4076461228401859
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.4098237143422722
timing__hold__ws__corner:min_ss_100C_1v60,0.8380234521297909
timing__setup__ws__corner:min_ss_100C_1v60,4.095541799398459
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.838023
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,4.095542
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,101
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,4
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,98
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.31392314636325896
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.31430339775994737
timing__hold__ws__corner:min_ff_n40C_1v95,0.10912793200194644
timing__setup__ws__corner:min_ff_n40C_1v95,14.06896949873096
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109128
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,14.956328
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,101
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,55
design__max_fanout_violation__count__corner:max_tt_025C_1v80,98
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3772368912910662
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3788040821569502
timing__hold__ws__corner:max_tt_025C_1v80,0.3177728170544472
timing__setup__ws__corner:max_tt_025C_1v80,11.717994906074575
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.317773
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,11.717995
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,101
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,306
design__max_fanout_violation__count__corner:max_ss_100C_1v60,98
design__max_cap_violation__count__corner:max_ss_100C_1v60,6
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.4640321314095536
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.4671114738333193
timing__hold__ws__corner:max_ss_100C_1v60,0.85355502859435
timing__setup__ws__corner:max_ss_100C_1v60,3.698399913224966
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.853555
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,3.698400
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,101
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,13
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,98
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3389491838694804
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3404087941212357
timing__hold__ws__corner:max_ff_n40C_1v95,0.11590517762514184
timing__setup__ws__corner:max_ff_n40C_1v95,13.936781012610025
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.115905
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,14.783709
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,101
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,101
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000078633
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0001116
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000938663
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0001116
design_powergrid__voltage__worst,0.0001116
design_powergrid__voltage__worst__net:VPWR,1.79992
design_powergrid__drop__worst,0.0001116
design_powergrid__drop__worst__net:VPWR,0.000078633
design_powergrid__voltage__worst__net:VGND,0.0001116
design_powergrid__drop__worst__net:VGND,0.0001116
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000935000000000000026510911521615554420350235886871814727783203125
ir__drop__worst,0.000078599999999999999619575141718286204195464961230754852294921875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
