{
    "line_num": [
        [
            71,
            79
        ]
    ],
    "blocks": [
        "always @(posedge clock or posedge reset)\n\tif (reset) begin\n\t\twrite <= 1'b0;\n\tend\n\telse if (~stall_out) begin\n\t\twrite <= ena;\n\tend\n\t\t\nendmodule"
    ]
}