	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 09003382"
	.compiler_invocation	"ctc --dep-file=0_Src\\4_McHal\\Tricore\\Gtm\\Std\\.IfxGtm_Psm.o.d --fp-model=c,l,f,z,n,r,S,T -D__CPU__=tc37x -D__CPU_TC37X__ --core=tc1.6.2 --iso=99 -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\include\\lwip\\prot -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\UART -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\port -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\port\\include -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\port\\include\\arch -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\port\\src -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\api -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\core -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\core\\ipv4 -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\core\\ipv6 -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\include -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\include\\compat -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\include\\compat\\posix -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\include\\compat\\posix\\arpa -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\include\\compat\\posix\\net -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\include\\compat\\posix\\sys -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\include\\compat\\stdc -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\include\\lwip -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\include\\lwip\\apps -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\include\\lwip\\priv -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\include\\lwip\\prot -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\include\\netif -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\include\\netif\\ppp -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\include\\netif\\ppp\\polarssl -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\netif -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\netif\\ppp -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\lwip\\src\\netif\\ppp\\polarssl -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Ethernet\\Phy_Dp83825i -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\_Reg -g2 --make-target=0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.o -t4 --language=-gcc,-volatile,+strings,-kanji --default-near-size=8 -O2 --default-a1-size=0 --default-a0-size=0 --source --align=0 --compact-max-size=200 --switch=auto --error-limit=42 -o 0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.src ..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c"
	.compiler_name		"ctc"
	;source	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c'

	
$TC162
	.sdecl	'.zrodata.IfxGtm_Psm..1.cnt',data,rom
	.sect	'.zrodata.IfxGtm_Psm..1.cnt'
	.align	2
.1.cnt:	.type	object
	.size	.1.cnt,4
	.word	-267288576
	
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelEndAddress',code,cluster('IfxGtm_Psm_Fifo_setChannelEndAddress')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelEndAddress'
	.align	2
	
	.global	IfxGtm_Psm_Fifo_setChannelEndAddress

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	     2   * \file IfxGtm_Psm.c
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	     4   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	     5   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	     6   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	     7   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	     9   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    10   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    11   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    12   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    13   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    14   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    15   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    16   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    17   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    18   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    19   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    20   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    21   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    22   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    23   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    24   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    25   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    26   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    27   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    28   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    29   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    30   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    31   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    32   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    33   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    34   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    35   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    36   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    37   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    38   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    39   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    41   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    42  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    43  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    44  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    45  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    46  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    47  #include "IfxGtm_Psm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    48  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    49  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    50  /*-------------------------Function Implementations---------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    51  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    52  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    53  void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address)
; Function IfxGtm_Psm_Fifo_setChannelEndAddress
.L14:
IfxGtm_Psm_Fifo_setChannelEndAddress:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_5
.L158:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   529  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   530  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   531  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   532  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   533  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   534      return (Ifx_GTM_PSM_FIFO *)&(MODULE_GTM.PSM[fifo].FIFO);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   535  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   536  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   537  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   538  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   539  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   540      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   541      fifoCh->CTRL.B.FLUSH = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   542  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   543  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   544  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   545  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   546  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   547      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   548      fifoCh->CTRL.B.WULOCK = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   549  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   550  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   551  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   552  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   553  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   554      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   555      fifoCh->CTRL.B.WULOCK = (uint32)0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   556  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   557  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   558  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   559  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   560  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   561      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   562      return (uint32)fifoCh->START_ADDR.B.ADDR;
	extr.u	d15,d15,#0,#10
.L166:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    54  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    55      Ifx_GTM_PSM_FIFO_CH *fifoCh        = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    56      uint32               start_address = IfxGtm_Psm_Fifo_getChannelStartAddress(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    57  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    58      if ((address > start_address) &&
	jge.u	d15,d6,.L2
.L300:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    59          (address < IFXGTM_PSM_FIFORAMSIZE))
	mov	d15,#1024
.L301:
	jge.u	d6,d15,.L3
.L302:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    60      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    61          fifoCh->END_ADDR.B.ADDR = (uint32)address;
	ld.w	d15,[a15]4
.L303:
	insert	d15,d15,d6,#0,#10
	st.w	[a15]4,d15
.L3:
.L2:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    62      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    63      else
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    64      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    65          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    66      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    67  }
	ret
.L150:
	
__IfxGtm_Psm_Fifo_setChannelEndAddress_function_end:
	.size	IfxGtm_Psm_Fifo_setChannelEndAddress,__IfxGtm_Psm_Fifo_setChannelEndAddress_function_end-IfxGtm_Psm_Fifo_setChannelEndAddress
.L59:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm..cocofun_5',code,cluster('.cocofun_5')
	.sect	'.text.IfxGtm_Psm..cocofun_5'
	.align	2
; Function .cocofun_5
.L16:
.cocofun_5:	.type	func
; Function body .cocofun_5, coco_iter:0

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_7
.L280:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   529  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   530  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   531  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   532  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   533  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   534      return (Ifx_GTM_PSM_FIFO *)&(MODULE_GTM.PSM[fifo].FIFO);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   535  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   536  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   537  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   538  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   539  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   540      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   541      fifoCh->CTRL.B.FLUSH = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   542  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   543  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   544  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   545  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   546  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   547      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   548      fifoCh->CTRL.B.WULOCK = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   549  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   550  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   551  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   552  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   553  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   554      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   555      fifoCh->CTRL.B.WULOCK = (uint32)0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   556  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   557  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   558  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   559  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   560  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   561      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   562      return (uint32)fifoCh->START_ADDR.B.ADDR;
	ld.w	d15,[a15]8
	fret
.L134:
	; End of function
	.sdecl	'.text.IfxGtm_Psm..cocofun_7',code,cluster('.cocofun_7')
	.sect	'.text.IfxGtm_Psm..cocofun_7'
	.align	2
; Function .cocofun_7
.L18:
.cocofun_7:	.type	func
; Function body .cocofun_7, coco_iter:1
	sha	d0,d4,#14
	ld.w	d15,.1.cnt
.L400:
	sha	d5,#6
.L279:
	add	d15,d0
.L401:
	addi	d15,d15,#1024
.L402:
	add	d15,d5
.L403:
	mov.a	a15,d15
.L404:
	fret
.L144:
	; End of function
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelStartAddress',code,cluster('IfxGtm_Psm_Fifo_setChannelStartAddress')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelStartAddress'
	.align	2
	
	.global	IfxGtm_Psm_Fifo_setChannelStartAddress

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    68  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    70  void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address)
; Function IfxGtm_Psm_Fifo_setChannelStartAddress
.L20:
IfxGtm_Psm_Fifo_setChannelStartAddress:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_7
.L176:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    71  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    72      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    74      if (address < (IFXGTM_PSM_FIFORAMSIZE - 1))  /* START address should be within 0 - 1022 */
	mov	d15,#1023
.L308:
	jge.u	d6,d15,.L4
.L309:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    75      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    76          fifoCh->START_ADDR.B.ADDR = (uint32)address;
	ld.w	d15,[a15]8
.L310:
	insert	d15,d15,d6,#0,#10
	st.w	[a15]8,d15
.L4:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    77      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    78      else
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    79      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    80          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    81      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    82  }
	ret
.L172:
	
__IfxGtm_Psm_Fifo_setChannelStartAddress_function_end:
	.size	IfxGtm_Psm_Fifo_setChannelStartAddress,__IfxGtm_Psm_Fifo_setChannelStartAddress_function_end-IfxGtm_Psm_Fifo_setChannelStartAddress
.L64:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelSize',code,cluster('IfxGtm_Psm_Fifo_setChannelSize')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelSize'
	.align	2
	
	.global	IfxGtm_Psm_Fifo_setChannelSize

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    83  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    84  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    85  void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size)
; Function IfxGtm_Psm_Fifo_setChannelSize
.L22:
IfxGtm_Psm_Fifo_setChannelSize:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_5
.L183:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   529  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   530  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   531  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   532  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   533  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   534      return (Ifx_GTM_PSM_FIFO *)&(MODULE_GTM.PSM[fifo].FIFO);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   535  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   536  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   537  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   538  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   539  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   540      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   541      fifoCh->CTRL.B.FLUSH = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   542  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   543  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   544  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   545  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   546  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   547      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   548      fifoCh->CTRL.B.WULOCK = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   549  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   550  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   551  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   552  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   553  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   554      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   555      fifoCh->CTRL.B.WULOCK = (uint32)0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   556  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   557  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   558  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   559  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   560  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   561      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   562      return (uint32)fifoCh->START_ADDR.B.ADDR;
	extr.u	d0,d15,#0,#10
.L186:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    86  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    87      Ifx_GTM_PSM_FIFO_CH *fifoCh        = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    88      uint32               start_address = IfxGtm_Psm_Fifo_getChannelStartAddress(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    90      if (size < ((IFXGTM_PSM_FIFORAMSIZE - start_address) + (uint32)1))
	mov	d15,#1025
	sub	d15,d0
.L315:
	jge.u	d6,d15,.L5
.L316:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    91      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    92          fifoCh->END_ADDR.B.ADDR = (uint32)(start_address + size - (uint32)1);
	add	d0,d6
	ld.w	d15,[a15]4
.L317:
	add	d0,#-1
.L318:
	insert	d15,d15,d0,#0,#10
	st.w	[a15]4,d15
.L5:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    93      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    94      else
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    95      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    96          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    97      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    98  }
	ret
.L179:
	
__IfxGtm_Psm_Fifo_setChannelSize_function_end:
	.size	IfxGtm_Psm_Fifo_setChannelSize,__IfxGtm_Psm_Fifo_setChannelSize_function_end-IfxGtm_Psm_Fifo_setChannelSize
.L69:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelUpperWatermark',code,cluster('IfxGtm_Psm_Fifo_setChannelUpperWatermark')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelUpperWatermark'
	.align	2
	
	.global	IfxGtm_Psm_Fifo_setChannelUpperWatermark

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   100  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   101  void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm)
; Function IfxGtm_Psm_Fifo_setChannelUpperWatermark
.L24:
IfxGtm_Psm_Fifo_setChannelUpperWatermark:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_2
.L193:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   102  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   103      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   104      uint32               size   = IfxGtm_Psm_Fifo_getChannelSize(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   105  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   106      if (upperWm < (size))  /* should be within 0 - 1023 */
	jge.u	d6,d0,.L6
.L282:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   107      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   108          fifoCh->UPPER_WM.B.ADDR = (uint32)upperWm;
	ld.w	d15,[a15]12
.L323:
	insert	d15,d15,d6,#0,#10
	st.w	[a15]12,d15
.L6:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   109      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   110      else
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   111      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   112          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   113      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   114  }
	ret
.L189:
	
__IfxGtm_Psm_Fifo_setChannelUpperWatermark_function_end:
	.size	IfxGtm_Psm_Fifo_setChannelUpperWatermark,__IfxGtm_Psm_Fifo_setChannelUpperWatermark_function_end-IfxGtm_Psm_Fifo_setChannelUpperWatermark
.L74:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm..cocofun_2',code,cluster('.cocofun_2')
	.sect	'.text.IfxGtm_Psm..cocofun_2'
	.align	2
; Function .cocofun_2
.L26:
.cocofun_2:	.type	func
; Function body .cocofun_2, coco_iter:0

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_7
.L281:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   529  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   530  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   531  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   532  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   533  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   534      return (Ifx_GTM_PSM_FIFO *)&(MODULE_GTM.PSM[fifo].FIFO);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   535  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   536  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   537  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   538  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   539  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   540      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   541      fifoCh->CTRL.B.FLUSH = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   542  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   543  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   544  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   545  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   546  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   547      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   548      fifoCh->CTRL.B.WULOCK = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   549  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   550  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   551  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   552  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   553  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   554      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   555      fifoCh->CTRL.B.WULOCK = (uint32)0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   556  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   557  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   558  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   559  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   560  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   561      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   562      return (uint32)fifoCh->START_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   563  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   564  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   565  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   566  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   567  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   568      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   569      return (uint32)fifoCh->END_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   570  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   571  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   572  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   573  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   574  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   575      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   576      return (uint32)(((uint32)fifoCh->END_ADDR.B.ADDR - (uint32)fifoCh->START_ADDR.B.ADDR) + (uint32)1);
	ld.w	d15,[a15]4
.L371:
	extr.u	d0,d15,#0,#10
	ld.w	d15,[a15]8
	extr.u	d15,d15,#0,#10
.L372:
	sub	d0,d15
	add	d0,#1
	fret
.L119:
	; End of function
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelLowerWatermark',code,cluster('IfxGtm_Psm_Fifo_setChannelLowerWatermark')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelLowerWatermark'
	.align	2
	
	.global	IfxGtm_Psm_Fifo_setChannelLowerWatermark

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   115  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   116  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   117  void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm)
; Function IfxGtm_Psm_Fifo_setChannelLowerWatermark
.L28:
IfxGtm_Psm_Fifo_setChannelLowerWatermark:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_2
.L201:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   118  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   119      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   120      uint32               size   = IfxGtm_Psm_Fifo_getChannelSize(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   121  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   122      if (lowerWm < (size))  /* should be within 0 - 1023 */
	jge.u	d6,d0,.L7
.L328:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   123      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   124          fifoCh->LOWER_WM.B.ADDR = (uint32)lowerWm;
	ld.w	d15,[a15]16
.L329:
	insert	d15,d15,d6,#0,#10
	st.w	[a15]16,d15
.L7:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   125      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   126      else
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   127      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   128          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   129      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   130  }
	ret
.L197:
	
__IfxGtm_Psm_Fifo_setChannelLowerWatermark_function_end:
	.size	IfxGtm_Psm_Fifo_setChannelLowerWatermark,__IfxGtm_Psm_Fifo_setChannelLowerWatermark_function_end-IfxGtm_Psm_Fifo_setChannelLowerWatermark
.L79:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_getChannelStatus',code,cluster('IfxGtm_Psm_Fifo_getChannelStatus')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_getChannelStatus'
	.align	2
	
	.global	IfxGtm_Psm_Fifo_getChannelStatus

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   131  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   133  IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; Function IfxGtm_Psm_Fifo_getChannelStatus
.L30:
IfxGtm_Psm_Fifo_getChannelStatus:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_7
.L212:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   134  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   135      Ifx_GTM_PSM_FIFO_CH         *fifoCh     = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   136      IfxGtm_Psm_FifoChannelStatus status     = IfxGtm_Psm_FifoChannelStatus_normal;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   137      uint32                       status_reg = (uint32)fifoCh->STATUS.U;
	mov	d2,#4
	ld.w	d15,[a15]20
.L283:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   138      uint8                        index      = 0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   139  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   140      while (index < (uint8)IfxGtm_Psm_FifoChannelStatus_normal)
	mov	d0,#0
	mov.a	a15,#3
.L8:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   141      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   142          if (((status_reg >> index) & (uint32)1) == (uint32)1)
	extr.u	d1,d15,d0,#1
.L334:
	jeq	d1,#0,.L9
.L335:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   143          {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   144              status = (IfxGtm_Psm_FifoChannelStatus)index;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   145              break;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   146          }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   147  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   148          index++;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   149      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   150  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   151      return status;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   152  }
	mov	d2,d0
	ret
.L9:
	add	d0,#1
	loop	a15,.L8
.L336:
	ret
.L205:
	
__IfxGtm_Psm_Fifo_getChannelStatus_function_end:
	.size	IfxGtm_Psm_Fifo_getChannelStatus,__IfxGtm_Psm_Fifo_getChannelStatus_function_end-IfxGtm_Psm_Fifo_getChannelStatus
.L84:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_enableChannelInterrupt',code,cluster('IfxGtm_Psm_Fifo_enableChannelInterrupt')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_enableChannelInterrupt'
	.align	2
	
	.global	IfxGtm_Psm_Fifo_enableChannelInterrupt

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   153  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   154  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   155  void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; Function IfxGtm_Psm_Fifo_enableChannelInterrupt
.L32:
IfxGtm_Psm_Fifo_enableChannelInterrupt:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_4
.L222:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   157      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   158      uint32              *irq_en = (uint32 *)&(fifoCh->IRQ.EN.U);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   159  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   160      *irq_en |= ((uint32)1 << (uint32)interrupt);
	or	d15,d0
	st.w	[a15]40,d15
.L285:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   161  }
	ret
.L215:
	
__IfxGtm_Psm_Fifo_enableChannelInterrupt_function_end:
	.size	IfxGtm_Psm_Fifo_enableChannelInterrupt,__IfxGtm_Psm_Fifo_enableChannelInterrupt_function_end-IfxGtm_Psm_Fifo_enableChannelInterrupt
.L89:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm..cocofun_4',code,cluster('.cocofun_4')
	.sect	'.text.IfxGtm_Psm..cocofun_4'
	.align	2
; Function .cocofun_4
.L34:
.cocofun_4:	.type	func
; Function body .cocofun_4, coco_iter:0

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_7
.L284:
	mov	d0,#1
	ld.w	d15,[a15]40
.L385:
	sh	d0,d0,d6
	fret
.L129:
	; End of function
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_disableChannelInterrupt',code,cluster('IfxGtm_Psm_Fifo_disableChannelInterrupt')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_disableChannelInterrupt'
	.align	2
	
	.global	IfxGtm_Psm_Fifo_disableChannelInterrupt

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   162  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   163  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   164  void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; Function IfxGtm_Psm_Fifo_disableChannelInterrupt
.L36:
IfxGtm_Psm_Fifo_disableChannelInterrupt:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_4
.L231:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   166      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   167      uint32              *irq_en = (uint32 *)&(fifoCh->IRQ.EN.U);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   168  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   169      *irq_en ^= ((uint32)1 << (uint32)interrupt);
	xor	d15,d0
	st.w	[a15]40,d15
.L345:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   170  }
	ret
.L226:
	
__IfxGtm_Psm_Fifo_disableChannelInterrupt_function_end:
	.size	IfxGtm_Psm_Fifo_disableChannelInterrupt,__IfxGtm_Psm_Fifo_disableChannelInterrupt_function_end-IfxGtm_Psm_Fifo_disableChannelInterrupt
.L94:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelInterrupt',code,cluster('IfxGtm_Psm_Fifo_setChannelInterrupt')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelInterrupt'
	.align	2
	
	.global	IfxGtm_Psm_Fifo_setChannelInterrupt

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   171  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   173  void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; Function IfxGtm_Psm_Fifo_setChannelInterrupt
.L38:
IfxGtm_Psm_Fifo_setChannelInterrupt:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_7
.L239:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   174  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   175      Ifx_GTM_PSM_FIFO_CH *fifoCh    = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   176      uint32              *irq_force = (uint32 *)&(fifoCh->IRQ.FORCINT.U);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   177  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   178      *irq_force |= ((uint32)1 << (uint32)interrupt);
	mov	d0,#1
	ld.w	d15,[a15]44
.L350:
	sh	d0,d0,d6
.L351:
	or	d15,d0
	st.w	[a15]44,d15
.L352:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   179  }
	ret
.L234:
	
__IfxGtm_Psm_Fifo_setChannelInterrupt_function_end:
	.size	IfxGtm_Psm_Fifo_setChannelInterrupt,__IfxGtm_Psm_Fifo_setChannelInterrupt_function_end-IfxGtm_Psm_Fifo_setChannelInterrupt
.L99:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_F2a_enableStream',code,cluster('IfxGtm_Psm_F2a_enableStream')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_F2a_enableStream'
	.align	2
	
	.global	IfxGtm_Psm_F2a_enableStream

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   180  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   181  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   182  void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream)
; Function IfxGtm_Psm_F2a_enableStream
.L40:
IfxGtm_Psm_F2a_enableStream:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   529  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   530  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   531  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   532  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   533  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   534      return (Ifx_GTM_PSM_FIFO *)&(MODULE_GTM.PSM[fifo].FIFO);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   535  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   536  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   537  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   538  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   539  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   540      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   541      fifoCh->CTRL.B.FLUSH = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   542  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   543  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   544  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   545  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   546  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   547      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   548      fifoCh->CTRL.B.WULOCK = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   549  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   550  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   551  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   552  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   553  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   554      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   555      fifoCh->CTRL.B.WULOCK = (uint32)0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   556  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   557  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   558  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   559  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   560  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   561      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   562      return (uint32)fifoCh->START_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   563  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   564  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   565  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   566  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   567  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   568      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   569      return (uint32)fifoCh->END_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   570  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   571  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   572  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   573  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   574  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   575      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   576      return (uint32)(((uint32)fifoCh->END_ADDR.B.ADDR - (uint32)fifoCh->START_ADDR.B.ADDR) + (uint32)1);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   577  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   578  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   579  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   580  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   581  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   582      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   583      return (uint32)fifoCh->FILL_LEVEL.B.LEVEL;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   584  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   585  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   586  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   587  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   588  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   589      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   590      return (uint32)fifoCh->UPPER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   591  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   592  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   593  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   594  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   595  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   596      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   597      return (uint32)fifoCh->LOWER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   598  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   599  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   600  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   601  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   602  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   603      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   604  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   605      return (uint32)fifoCh->WR_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   606  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   607  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   608  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   609  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   610  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   611      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   612  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   613      return (uint32)fifoCh->RD_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   614  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   615  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   616  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   617  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   618  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   619      Ifx_GTM_PSM_FIFO_CH *fifoCh     = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   620      uint32               irq_notify = (uint32)fifoCh->IRQ.NOTIFY.U;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   621      return ((irq_notify >> interrupt) & (uint32)1) == (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   622  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   623  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   624  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   625  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   626  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   627      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   628      fifoCh->IRQ.MODE.B.IRQ_MODE = irqmode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   629  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   630  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   631  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   632  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   633  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   634      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   635      fifoCh->IRQ.MODE.B.DMA_HYSTERESIS = (uint32)enabled;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   636      fifoCh->IRQ.MODE.B.DMA_HYST_DIR   = (uint32)dir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   637  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   638  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   639  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   640  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   641  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   642      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   643      fifoCh->IRQ.NOTIFY.U |= ((uint32)1 << (uint32)interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   644  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   645  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   646  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   647  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   648  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   649      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   650      fifoCh->IRQ.NOTIFY.U |= (uint32)0xFu;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   651  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   652  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   653  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   654  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   655  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   656      return (Ifx_GTM_PSM_F2A *)&(MODULE_GTM.PSM[f2a].F2A);
	fcall	.cocofun_3
.L248:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   183  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   184      Ifx_GTM_PSM_F2A *f2aPtr     = IfxGtm_Psm_F2a_getPointer(f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   185      uint32          *f2a_enable = (uint32 *)&(f2aPtr->ENABLE.U);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   186      uint32           value      = (uint32)IfxGtm_Psm_F2aStreamState_enabled << (uint32)(f2aStream * 2);
	mov	d1,#2
	fcall	.cocofun_6
.L254:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   187      uint32           mask       = (uint32)3 << (f2aStream * 2);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   189      __ldmst_c((volatile void *)f2a_enable, mask, value);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   190  }
	ret
.L242:
	
__IfxGtm_Psm_F2a_enableStream_function_end:
	.size	IfxGtm_Psm_F2a_enableStream,__IfxGtm_Psm_F2a_enableStream_function_end-IfxGtm_Psm_F2a_enableStream
.L104:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm..cocofun_6',code,cluster('.cocofun_6')
	.sect	'.text.IfxGtm_Psm..cocofun_6'
	.align	2
; Function .cocofun_6
.L42:
.cocofun_6:	.type	func
; Function body .cocofun_6, coco_iter:0
	sh	d5,#1
.L287:
	sh	d1,d1,d5
.L394:

; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     1  /**
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     2   * \file IfxCpu_Intrinsics.h
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     3   * \ingroup IfxLld_Cpu_Intrinsics Intrinsics
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     4   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     5   * \version iLLD_1_0_1_12_0
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     6   * \copyright Copyright (c) 2013 Infineon Technologies AG. All rights reserved.
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     7   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     8   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     9   *                                 IMPORTANT NOTICE
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    10   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    11   * Use of this file is subject to the terms of use agreed between (i) you or
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    12   * the company in which ordinary course of business you are acting and (ii)
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    13   * Infineon Technologies AG or its licensees. If and as long as no such terms
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    14   * of use are agreed, use of this file is subject to following:
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    15   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    16   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    17   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    18   * Permission is hereby granted, free of charge, to any person or organization
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    19   * obtaining a copy of the software and accompanying documentation covered by
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    20   * this license (the "Software") to use, reproduce, display, distribute,
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    21   * execute, and transmit the Software, and to prepare derivative works of the
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    22   * Software, and to permit third-parties to whom the Software is furnished to
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    23   * do so, all subject to the following:
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    24   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    25   * The copyright notices in the Software and this entire statement, including
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    26   * the above license grant, this restriction and the following disclaimer, must
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    27   * be included in all copies of the Software, in whole or in part, and all
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    28   * derivative works of the Software, unless such copies or derivative works are
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    29   * solely in the form of machine-executable object code generated by a source
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    30   * language processor.
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    31   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    32   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    33   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    34   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    35   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    36   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    37   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    38   * DEALINGS IN THE SOFTWARE.
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    39   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    40   * \defgroup IfxLld_Cpu_Intrinsics Intrinsics
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    41   * \ingroup IfxLld_Cpu_Std
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    42   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    43   */
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    44  #ifndef IFXCPU_INTRINSICS_H
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    45  #define IFXCPU_INTRINSICS_H
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    46  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    47  #include "Ifx_Types.h"
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    48  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    49  #if defined(__DCC__)
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    50  #include "IfxCpu_IntrinsicsDcc.h"
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    51  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    52  #elif defined(__HIGHTEC__)
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    53  #include "IfxCpu_IntrinsicsGnuc.h"
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    54  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    55  #elif defined(__TASKING__)
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    56  #include "IfxCpu_IntrinsicsTasking.h"
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    57  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    58  #elif defined(__ghs__)
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    59  #include "IfxCpu_IntrinsicsGhs.h"
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    60  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    61  #else
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    62  #error Compiler unsupported
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    63  #endif
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    64  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    65  #define IFX_ALIGN_8   (1)            // Align on 8 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    66  #define IFX_ALIGN_16  (2)            // Align on 16 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    67  #define IFX_ALIGN_32  (4)            // Align on 32 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    68  #define IFX_ALIGN_64  (8)            // Align on 64 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    69  #define IFX_ALIGN_128 (16)           // Align on 128 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    70  #define IFX_ALIGN_256 (32)           // Align on 256 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    71  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    72  #define Ifx_AlignOn256(Size) ((((Size) + (IFX_ALIGN_256 - 1)) & (~(IFX_ALIGN_256 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    73  #define Ifx_AlignOn128(Size) ((((Size) + (IFX_ALIGN_128 - 1)) & (~(IFX_ALIGN_128 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    74  #define Ifx_AlignOn64(Size)  ((((Size) + (IFX_ALIGN_64 - 1)) & (~(IFX_ALIGN_64 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    75  #define Ifx_AlignOn32(Size)  ((((Size) + (IFX_ALIGN_32 - 1)) & (~(IFX_ALIGN_32 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    76  #define Ifx_AlignOn16(Size)  ((((Size) + (IFX_ALIGN_16 - 1)) & (~(IFX_ALIGN_16 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    77  #define Ifx_AlignOn8(Size)   ((((Size) + (IFX_ALIGN_8 - 1)) & (~(IFX_ALIGN_8 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    78  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    79  #define Ifx_COUNTOF(x)       (sizeof(x) / sizeof(x[0]))
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    80  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    81  //______________________________________________________________________________
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    82  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    83  /** Convert context pointer to address pointer
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    84   * \param[in] cx context pointer
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    85   * \return address pointer
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    86   */
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    87  IFX_INLINE void *__cx_to_addr(uint32 cx)
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    88  {
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    89      uint32 seg_nr = __extru(cx, 16, 4);
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    90      return (void *)__insert(seg_nr << 28, cx, 6, 16);
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    91  }
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    92  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    93  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    94  /** Convert address pointer to context pointer
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    95   * \param[in] addr address pointer
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    96   * \return context pointer
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    97   */
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    98  IFX_INLINE uint32 __addr_to_cx(void *addr)
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    99  {
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   100      uint32 seg_nr, seg_idx;
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   101      seg_nr  = __extru((int)addr, 28, 4) << 16;
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   102      seg_idx = __extru((int)addr, 6, 16);
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   103      return seg_nr | seg_idx;
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   104  }
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   105  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   106  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   107  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   108  IFX_INLINE void __ldmst_c(volatile void *address, unsigned mask, unsigned value)
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   109  {
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   110      *(volatile uint32 *)address = (*(volatile uint32 *)address & ~(mask)) | (mask & value);
	and	d15,d1
.L395:
	or	d0,d15
	st.w	[a15]64,d0
.L288:
	fret
.L139:
	; End of function
	.sdecl	'.text.IfxGtm_Psm..cocofun_3',code,cluster('.cocofun_3')
	.sect	'.text.IfxGtm_Psm..cocofun_3'
	.align	2
; Function .cocofun_3
.L44:
.cocofun_3:	.type	func
; Function body .cocofun_3, coco_iter:0

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   529  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   530  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   531  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   532  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   533  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   534      return (Ifx_GTM_PSM_FIFO *)&(MODULE_GTM.PSM[fifo].FIFO);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   535  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   536  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   537  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   538  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   539  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   540      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   541      fifoCh->CTRL.B.FLUSH = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   542  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   543  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   544  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   545  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   546  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   547      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   548      fifoCh->CTRL.B.WULOCK = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   549  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   550  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   551  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   552  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   553  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   554      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   555      fifoCh->CTRL.B.WULOCK = (uint32)0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   556  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   557  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   558  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   559  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   560  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   561      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   562      return (uint32)fifoCh->START_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   563  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   564  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   565  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   566  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   567  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   568      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   569      return (uint32)fifoCh->END_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   570  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   571  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   572  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   573  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   574  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   575      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   576      return (uint32)(((uint32)fifoCh->END_ADDR.B.ADDR - (uint32)fifoCh->START_ADDR.B.ADDR) + (uint32)1);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   577  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   578  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   579  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   580  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   581  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   582      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   583      return (uint32)fifoCh->FILL_LEVEL.B.LEVEL;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   584  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   585  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   586  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   587  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   588  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   589      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   590      return (uint32)fifoCh->UPPER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   591  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   592  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   593  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   594  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   595  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   596      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   597      return (uint32)fifoCh->LOWER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   598  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   599  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   600  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   601  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   602  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   603      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   604  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   605      return (uint32)fifoCh->WR_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   606  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   607  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   608  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   609  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   610  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   611      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   612  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   613      return (uint32)fifoCh->RD_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   614  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   615  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   616  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   617  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   618  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   619      Ifx_GTM_PSM_FIFO_CH *fifoCh     = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   620      uint32               irq_notify = (uint32)fifoCh->IRQ.NOTIFY.U;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   621      return ((irq_notify >> interrupt) & (uint32)1) == (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   622  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   623  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   624  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   625  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   626  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   627      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   628      fifoCh->IRQ.MODE.B.IRQ_MODE = irqmode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   629  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   630  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   631  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   632  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   633  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   634      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   635      fifoCh->IRQ.MODE.B.DMA_HYSTERESIS = (uint32)enabled;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   636      fifoCh->IRQ.MODE.B.DMA_HYST_DIR   = (uint32)dir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   637  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   638  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   639  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   640  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   641  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   642      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   643      fifoCh->IRQ.NOTIFY.U |= ((uint32)1 << (uint32)interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   644  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   645  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   646  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   647  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   648  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   649      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   650      fifoCh->IRQ.NOTIFY.U |= (uint32)0xFu;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   651  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   652  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   653  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   654  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   655  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   656      return (Ifx_GTM_PSM_F2A *)&(MODULE_GTM.PSM[f2a].F2A);
	fcall	.cocofun_8
.L286:
	mov	d15,#3
.L377:
	sha	d0,d5,#1
.L378:
	sh	d15,d15,d0

; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     1  /**
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     2   * \file IfxCpu_Intrinsics.h
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     3   * \ingroup IfxLld_Cpu_Intrinsics Intrinsics
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     4   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     5   * \version iLLD_1_0_1_12_0
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     6   * \copyright Copyright (c) 2013 Infineon Technologies AG. All rights reserved.
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     7   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     8   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     9   *                                 IMPORTANT NOTICE
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    10   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    11   * Use of this file is subject to the terms of use agreed between (i) you or
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    12   * the company in which ordinary course of business you are acting and (ii)
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    13   * Infineon Technologies AG or its licensees. If and as long as no such terms
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    14   * of use are agreed, use of this file is subject to following:
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    15   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    16   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    17   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    18   * Permission is hereby granted, free of charge, to any person or organization
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    19   * obtaining a copy of the software and accompanying documentation covered by
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    20   * this license (the "Software") to use, reproduce, display, distribute,
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    21   * execute, and transmit the Software, and to prepare derivative works of the
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    22   * Software, and to permit third-parties to whom the Software is furnished to
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    23   * do so, all subject to the following:
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    24   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    25   * The copyright notices in the Software and this entire statement, including
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    26   * the above license grant, this restriction and the following disclaimer, must
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    27   * be included in all copies of the Software, in whole or in part, and all
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    28   * derivative works of the Software, unless such copies or derivative works are
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    29   * solely in the form of machine-executable object code generated by a source
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    30   * language processor.
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    31   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    32   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    33   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    34   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    35   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    36   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    37   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    38   * DEALINGS IN THE SOFTWARE.
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    39   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    40   * \defgroup IfxLld_Cpu_Intrinsics Intrinsics
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    41   * \ingroup IfxLld_Cpu_Std
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    42   *
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    43   */
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    44  #ifndef IFXCPU_INTRINSICS_H
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    45  #define IFXCPU_INTRINSICS_H
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    46  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    47  #include "Ifx_Types.h"
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    48  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    49  #if defined(__DCC__)
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    50  #include "IfxCpu_IntrinsicsDcc.h"
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    51  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    52  #elif defined(__HIGHTEC__)
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    53  #include "IfxCpu_IntrinsicsGnuc.h"
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    54  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    55  #elif defined(__TASKING__)
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    56  #include "IfxCpu_IntrinsicsTasking.h"
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    57  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    58  #elif defined(__ghs__)
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    59  #include "IfxCpu_IntrinsicsGhs.h"
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    60  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    61  #else
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    62  #error Compiler unsupported
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    63  #endif
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    64  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    65  #define IFX_ALIGN_8   (1)            // Align on 8 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    66  #define IFX_ALIGN_16  (2)            // Align on 16 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    67  #define IFX_ALIGN_32  (4)            // Align on 32 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    68  #define IFX_ALIGN_64  (8)            // Align on 64 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    69  #define IFX_ALIGN_128 (16)           // Align on 128 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    70  #define IFX_ALIGN_256 (32)           // Align on 256 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    71  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    72  #define Ifx_AlignOn256(Size) ((((Size) + (IFX_ALIGN_256 - 1)) & (~(IFX_ALIGN_256 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    73  #define Ifx_AlignOn128(Size) ((((Size) + (IFX_ALIGN_128 - 1)) & (~(IFX_ALIGN_128 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    74  #define Ifx_AlignOn64(Size)  ((((Size) + (IFX_ALIGN_64 - 1)) & (~(IFX_ALIGN_64 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    75  #define Ifx_AlignOn32(Size)  ((((Size) + (IFX_ALIGN_32 - 1)) & (~(IFX_ALIGN_32 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    76  #define Ifx_AlignOn16(Size)  ((((Size) + (IFX_ALIGN_16 - 1)) & (~(IFX_ALIGN_16 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    77  #define Ifx_AlignOn8(Size)   ((((Size) + (IFX_ALIGN_8 - 1)) & (~(IFX_ALIGN_8 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    78  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    79  #define Ifx_COUNTOF(x)       (sizeof(x) / sizeof(x[0]))
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    80  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    81  //______________________________________________________________________________
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    82  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    83  /** Convert context pointer to address pointer
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    84   * \param[in] cx context pointer
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    85   * \return address pointer
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    86   */
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    87  IFX_INLINE void *__cx_to_addr(uint32 cx)
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    88  {
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    89      uint32 seg_nr = __extru(cx, 16, 4);
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    90      return (void *)__insert(seg_nr << 28, cx, 6, 16);
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    91  }
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    92  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    93  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    94  /** Convert address pointer to context pointer
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    95   * \param[in] addr address pointer
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    96   * \return context pointer
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    97   */
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    98  IFX_INLINE uint32 __addr_to_cx(void *addr)
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    99  {
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   100      uint32 seg_nr, seg_idx;
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   101      seg_nr  = __extru((int)addr, 28, 4) << 16;
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   102      seg_idx = __extru((int)addr, 6, 16);
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   103      return seg_nr | seg_idx;
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   104  }
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   105  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   106  
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   107  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   108  IFX_INLINE void __ldmst_c(volatile void *address, unsigned mask, unsigned value)
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   109  {
; D:\WorkSpace\Tasking\Tasking_TC375_Ethernet\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   110      *(volatile uint32 *)address = (*(volatile uint32 *)address & ~(mask)) | (mask & value);
	ld.w	d0,[a15]64
.L379:
	mov	d1,#-1
	xor	d1,d15
.L380:
	and	d0,d1
	fret
.L124:
	; End of function
	.sdecl	'.text.IfxGtm_Psm..cocofun_8',code,cluster('.cocofun_8')
	.sect	'.text.IfxGtm_Psm..cocofun_8'
	.align	2
; Function .cocofun_8
.L46:
.cocofun_8:	.type	func
; Function body .cocofun_8, coco_iter:1

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   529  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   530  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   531  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   532  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   533  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   534      return (Ifx_GTM_PSM_FIFO *)&(MODULE_GTM.PSM[fifo].FIFO);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   535  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   536  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   537  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   538  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   539  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   540      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   541      fifoCh->CTRL.B.FLUSH = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   542  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   543  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   544  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   545  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   546  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   547      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   548      fifoCh->CTRL.B.WULOCK = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   549  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   550  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   551  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   552  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   553  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   554      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   555      fifoCh->CTRL.B.WULOCK = (uint32)0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   556  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   557  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   558  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   559  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   560  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   561      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   562      return (uint32)fifoCh->START_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   563  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   564  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   565  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   566  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   567  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   568      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   569      return (uint32)fifoCh->END_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   570  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   571  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   572  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   573  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   574  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   575      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   576      return (uint32)(((uint32)fifoCh->END_ADDR.B.ADDR - (uint32)fifoCh->START_ADDR.B.ADDR) + (uint32)1);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   577  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   578  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   579  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   580  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   581  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   582      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   583      return (uint32)fifoCh->FILL_LEVEL.B.LEVEL;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   584  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   585  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   586  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   587  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   588  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   589      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   590      return (uint32)fifoCh->UPPER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   591  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   592  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   593  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   594  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   595  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   596      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   597      return (uint32)fifoCh->LOWER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   598  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   599  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   600  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   601  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   602  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   603      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   604  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   605      return (uint32)fifoCh->WR_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   606  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   607  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   608  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   609  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   610  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   611      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   612  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   613      return (uint32)fifoCh->RD_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   614  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   615  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   616  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   617  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   618  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   619      Ifx_GTM_PSM_FIFO_CH *fifoCh     = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   620      uint32               irq_notify = (uint32)fifoCh->IRQ.NOTIFY.U;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   621      return ((irq_notify >> interrupt) & (uint32)1) == (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   622  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   623  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   624  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   625  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   626  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   627      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   628      fifoCh->IRQ.MODE.B.IRQ_MODE = irqmode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   629  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   630  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   631  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   632  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   633  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   634      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   635      fifoCh->IRQ.MODE.B.DMA_HYSTERESIS = (uint32)enabled;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   636      fifoCh->IRQ.MODE.B.DMA_HYST_DIR   = (uint32)dir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   637  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   638  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   639  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   640  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   641  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   642      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   643      fifoCh->IRQ.NOTIFY.U |= ((uint32)1 << (uint32)interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   644  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   645  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   646  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   647  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   648  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   649      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   650      fifoCh->IRQ.NOTIFY.U |= (uint32)0xFu;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   651  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   652  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   653  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   654  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   655  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   656      return (Ifx_GTM_PSM_F2A *)&(MODULE_GTM.PSM[f2a].F2A);
	ld.w	d15,.1.cnt
.L409:
	sha	d0,d4,#14
.L410:
	add	d15,d0
.L411:
	mov.a	a15,d15
	fret
.L149:
	; End of function
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_F2a_disableStream',code,cluster('IfxGtm_Psm_F2a_disableStream')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_F2a_disableStream'
	.align	2
	
	.global	IfxGtm_Psm_F2a_disableStream

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   191  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   193  void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream)
; Function IfxGtm_Psm_F2a_disableStream
.L48:
IfxGtm_Psm_F2a_disableStream:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   529  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   530  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   531  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   532  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   533  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   534      return (Ifx_GTM_PSM_FIFO *)&(MODULE_GTM.PSM[fifo].FIFO);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   535  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   536  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   537  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   538  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   539  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   540      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   541      fifoCh->CTRL.B.FLUSH = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   542  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   543  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   544  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   545  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   546  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   547      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   548      fifoCh->CTRL.B.WULOCK = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   549  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   550  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   551  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   552  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   553  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   554      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   555      fifoCh->CTRL.B.WULOCK = (uint32)0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   556  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   557  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   558  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   559  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   560  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   561      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   562      return (uint32)fifoCh->START_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   563  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   564  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   565  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   566  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   567  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   568      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   569      return (uint32)fifoCh->END_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   570  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   571  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   572  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   573  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   574  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   575      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   576      return (uint32)(((uint32)fifoCh->END_ADDR.B.ADDR - (uint32)fifoCh->START_ADDR.B.ADDR) + (uint32)1);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   577  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   578  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   579  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   580  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   581  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   582      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   583      return (uint32)fifoCh->FILL_LEVEL.B.LEVEL;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   584  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   585  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   586  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   587  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   588  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   589      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   590      return (uint32)fifoCh->UPPER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   591  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   592  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   593  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   594  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   595  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   596      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   597      return (uint32)fifoCh->LOWER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   598  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   599  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   600  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   601  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   602  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   603      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   604  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   605      return (uint32)fifoCh->WR_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   606  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   607  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   608  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   609  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   610  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   611      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   612  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   613      return (uint32)fifoCh->RD_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   614  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   615  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   616  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   617  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   618  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   619      Ifx_GTM_PSM_FIFO_CH *fifoCh     = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   620      uint32               irq_notify = (uint32)fifoCh->IRQ.NOTIFY.U;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   621      return ((irq_notify >> interrupt) & (uint32)1) == (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   622  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   623  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   624  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   625  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   626  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   627      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   628      fifoCh->IRQ.MODE.B.IRQ_MODE = irqmode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   629  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   630  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   631  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   632  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   633  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   634      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   635      fifoCh->IRQ.MODE.B.DMA_HYSTERESIS = (uint32)enabled;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   636      fifoCh->IRQ.MODE.B.DMA_HYST_DIR   = (uint32)dir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   637  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   638  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   639  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   640  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   641  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   642      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   643      fifoCh->IRQ.NOTIFY.U |= ((uint32)1 << (uint32)interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   644  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   645  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   646  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   647  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   648  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   649      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   650      fifoCh->IRQ.NOTIFY.U |= (uint32)0xFu;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   651  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   652  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   653  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   654  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   655  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   656      return (Ifx_GTM_PSM_F2A *)&(MODULE_GTM.PSM[f2a].F2A);
	fcall	.cocofun_3
.L266:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   194  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   195      Ifx_GTM_PSM_F2A *f2aPtr     = IfxGtm_Psm_F2a_getPointer(f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   196      uint32          *f2a_enable = (uint32 *)&(f2aPtr->ENABLE.U);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   197      uint32           value      = (uint32)IfxGtm_Psm_F2aStreamState_disabled << (uint32)(f2aStream * 2);
	mov	d1,#1
	fcall	.cocofun_6
.L268:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   198      uint32           mask       = (uint32)3 << (f2aStream * 2);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   199  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   200      __ldmst_c((volatile void *)f2a_enable, mask, value);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   201  }
	ret
.L263:
	
__IfxGtm_Psm_F2a_disableStream_function_end:
	.size	IfxGtm_Psm_F2a_disableStream,__IfxGtm_Psm_F2a_disableStream_function_end-IfxGtm_Psm_F2a_disableStream
.L109:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_F2a_getStreamState',code,cluster('IfxGtm_Psm_F2a_getStreamState')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_F2a_getStreamState'
	.align	2
	
	.global	IfxGtm_Psm_F2a_getStreamState

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   202  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   203  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   204  IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream)
; Function IfxGtm_Psm_F2a_getStreamState
.L50:
IfxGtm_Psm_F2a_getStreamState:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   529  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   530  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   531  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   532  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   533  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   534      return (Ifx_GTM_PSM_FIFO *)&(MODULE_GTM.PSM[fifo].FIFO);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   535  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   536  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   537  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   538  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   539  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   540      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   541      fifoCh->CTRL.B.FLUSH = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   542  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   543  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   544  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   545  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   546  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   547      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   548      fifoCh->CTRL.B.WULOCK = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   549  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   550  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   551  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   552  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   553  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   554      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   555      fifoCh->CTRL.B.WULOCK = (uint32)0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   556  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   557  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   558  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   559  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   560  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   561      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   562      return (uint32)fifoCh->START_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   563  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   564  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   565  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   566  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   567  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   568      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   569      return (uint32)fifoCh->END_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   570  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   571  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   572  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   573  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   574  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   575      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   576      return (uint32)(((uint32)fifoCh->END_ADDR.B.ADDR - (uint32)fifoCh->START_ADDR.B.ADDR) + (uint32)1);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   577  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   578  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   579  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   580  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   581  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   582      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   583      return (uint32)fifoCh->FILL_LEVEL.B.LEVEL;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   584  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   585  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   586  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   587  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   588  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   589      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   590      return (uint32)fifoCh->UPPER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   591  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   592  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   593  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   594  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   595  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   596      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   597      return (uint32)fifoCh->LOWER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   598  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   599  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   600  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   601  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   602  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   603      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   604  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   605      return (uint32)fifoCh->WR_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   606  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   607  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   608  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   609  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   610  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   611      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   612  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   613      return (uint32)fifoCh->RD_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   614  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   615  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   616  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   617  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   618  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   619      Ifx_GTM_PSM_FIFO_CH *fifoCh     = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   620      uint32               irq_notify = (uint32)fifoCh->IRQ.NOTIFY.U;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   621      return ((irq_notify >> interrupt) & (uint32)1) == (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   622  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   623  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   624  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   625  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   626  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   627      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   628      fifoCh->IRQ.MODE.B.IRQ_MODE = irqmode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   629  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   630  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   631  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   632  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   633  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   634      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   635      fifoCh->IRQ.MODE.B.DMA_HYSTERESIS = (uint32)enabled;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   636      fifoCh->IRQ.MODE.B.DMA_HYST_DIR   = (uint32)dir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   637  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   638  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   639  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   640  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   641  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   642      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   643      fifoCh->IRQ.NOTIFY.U |= ((uint32)1 << (uint32)interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   644  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   645  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   646  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   647  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   648  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   649      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   650      fifoCh->IRQ.NOTIFY.U |= (uint32)0xFu;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   651  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   652  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   653  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   654  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   655  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   656      return (Ifx_GTM_PSM_F2A *)&(MODULE_GTM.PSM[f2a].F2A);
	fcall	.cocofun_8
.L277:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   205  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   206      Ifx_GTM_PSM_F2A *f2aPtr     = IfxGtm_Psm_F2a_getPointer(f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   207      uint32           f2a_enable = f2aPtr->ENABLE.U;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   208  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   209      f2a_enable &= ((uint32)3 << (f2aStream * 2));
	sha	d5,#1
	ld.w	d15,[a15]64
.L289:
	mov	d0,#3
.L365:
	sh	d0,d0,d5
.L290:
	and	d15,d0
.L366:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   210  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   211      return (IfxGtm_Psm_F2aStreamState)(f2a_enable >> (f2aStream * 2));
	rsub	d5,#0
	sh	d15,d15,d5
.L291:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   212  }
	extr.u	d2,d15,#0,#8
	ret
.L273:
	
__IfxGtm_Psm_F2a_getStreamState_function_end:
	.size	IfxGtm_Psm_F2a_getStreamState,__IfxGtm_Psm_F2a_getStreamState_function_end-IfxGtm_Psm_F2a_getStreamState
.L114:
	; End of function
	
	.calls	'IfxGtm_Psm_Fifo_setChannelEndAddress','.cocofun_5'
	.calls	'.cocofun_5','.cocofun_7'
	.calls	'IfxGtm_Psm_Fifo_setChannelStartAddress','.cocofun_7'
	.calls	'IfxGtm_Psm_Fifo_setChannelSize','.cocofun_5'
	.calls	'IfxGtm_Psm_Fifo_setChannelUpperWatermark','.cocofun_2'
	.calls	'.cocofun_2','.cocofun_7'
	.calls	'IfxGtm_Psm_Fifo_setChannelLowerWatermark','.cocofun_2'
	.calls	'IfxGtm_Psm_Fifo_getChannelStatus','.cocofun_7'
	.calls	'IfxGtm_Psm_Fifo_enableChannelInterrupt','.cocofun_4'
	.calls	'.cocofun_4','.cocofun_7'
	.calls	'IfxGtm_Psm_Fifo_disableChannelInterrupt','.cocofun_4'
	.calls	'IfxGtm_Psm_Fifo_setChannelInterrupt','.cocofun_7'
	.calls	'IfxGtm_Psm_F2a_enableStream','.cocofun_3'
	.calls	'IfxGtm_Psm_F2a_enableStream','.cocofun_6'
	.calls	'.cocofun_3','.cocofun_8'
	.calls	'IfxGtm_Psm_F2a_disableStream','.cocofun_3'
	.calls	'IfxGtm_Psm_F2a_disableStream','.cocofun_6'
	.calls	'IfxGtm_Psm_F2a_getStreamState','.cocofun_8'
	.calls	'IfxGtm_Psm_Fifo_setChannelEndAddress','',0
	.calls	'.cocofun_5','',0
	.calls	'.cocofun_7','',0
	.calls	'IfxGtm_Psm_Fifo_setChannelStartAddress','',0
	.calls	'IfxGtm_Psm_Fifo_setChannelSize','',0
	.calls	'IfxGtm_Psm_Fifo_setChannelUpperWatermark','',0
	.calls	'.cocofun_2','',0
	.calls	'IfxGtm_Psm_Fifo_setChannelLowerWatermark','',0
	.calls	'IfxGtm_Psm_Fifo_getChannelStatus','',0
	.calls	'IfxGtm_Psm_Fifo_enableChannelInterrupt','',0
	.calls	'.cocofun_4','',0
	.calls	'IfxGtm_Psm_Fifo_disableChannelInterrupt','',0
	.calls	'IfxGtm_Psm_Fifo_setChannelInterrupt','',0
	.calls	'IfxGtm_Psm_F2a_enableStream','',0
	.calls	'.cocofun_6','',0
	.calls	'.cocofun_3','',0
	.calls	'.cocofun_8','',0
	.calls	'IfxGtm_Psm_F2a_disableStream','',0
	.calls	'IfxGtm_Psm_F2a_getStreamState','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L52:
	.word	188127
	.half	3
	.word	.L53
	.byte	4
.L51:
	.byte	1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L54
	.byte	2,1,1,3
	.word	158
	.byte	4
	.byte	'Ifx__jump_and_link',0,3,1,58,17,1,1,5
	.byte	'fun',0,1,58,43
	.word	161
	.byte	6,0,7
	.byte	'__fract',0,4,128,1,7
	.byte	'float',0,4,4,8
	.byte	'Ifx__float_to_fract',0,3,1,149,2,18
	.word	206
	.byte	1,1,5
	.byte	'a',0,1,149,2,44
	.word	218
	.byte	6,0,9
	.byte	'void',0,10
	.word	272
	.byte	3
	.word	278
	.byte	7
	.byte	'unsigned int',0,4,7
.L253:
	.byte	4
	.byte	'__ldmst_c',0,3,2,108,17,1,1
.L255:
	.byte	5
	.byte	'address',0,2,108,42
	.word	283
.L257:
	.byte	5
	.byte	'mask',0,2,108,60
	.word	288
.L259:
	.byte	5
	.byte	'value',0,2,108,75
	.word	288
.L261:
	.byte	6,0,7
	.byte	'unsigned long long int',0,8,7,3
	.word	272
	.byte	8
	.byte	'__ld64',0,3,2,132,1,19
	.word	366
	.byte	1,1,5
	.byte	'addr',0,2,132,1,32
	.word	392
	.byte	6,0,4
	.byte	'__st64',0,3,2,140,1,17,1,1,5
	.byte	'addr',0,2,140,1,30
	.word	392
	.byte	5
	.byte	'value',0,2,140,1,43
	.word	366
	.byte	6,0,7
	.byte	'int',0,4,5
.L210:
	.byte	7
	.byte	'unsigned char',0,1,8,7
	.byte	'unsigned short int',0,2,7,11
	.byte	'_Ifx_P_OUT_Bits',0,4,145,3,16,4,12
	.byte	'P0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'P1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'P2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'P3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'P4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'P5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'P6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'P7',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'P8',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'P9',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'P10',0,1
	.word	485
	.byte	1,5,2,35,1,12
	.byte	'P11',0,1
	.word	485
	.byte	1,4,2,35,1,12
	.byte	'P12',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'P13',0,1
	.word	485
	.byte	1,2,2,35,1,12
	.byte	'P14',0,1
	.word	485
	.byte	1,1,2,35,1,12
	.byte	'P15',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,13,4,171,5,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	524
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMR_Bits',0,4,171,2,16,4,12
	.byte	'PS0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'PS1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'PS2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'PS3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'PS4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'PS5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'PS6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'PS7',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'PS8',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'PS9',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'PS10',0,1
	.word	485
	.byte	1,5,2,35,1,12
	.byte	'PS11',0,1
	.word	485
	.byte	1,4,2,35,1,12
	.byte	'PS12',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'PS13',0,1
	.word	485
	.byte	1,2,2,35,1,12
	.byte	'PS14',0,1
	.word	485
	.byte	1,1,2,35,1,12
	.byte	'PS15',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'PCL0',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'PCL1',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'PCL2',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'PCL3',0,1
	.word	485
	.byte	1,4,2,35,2,12
	.byte	'PCL4',0,1
	.word	485
	.byte	1,3,2,35,2,12
	.byte	'PCL5',0,1
	.word	485
	.byte	1,2,2,35,2,12
	.byte	'PCL6',0,1
	.word	485
	.byte	1,1,2,35,2,12
	.byte	'PCL7',0,1
	.word	485
	.byte	1,0,2,35,2,12
	.byte	'PCL8',0,1
	.word	485
	.byte	1,7,2,35,3,12
	.byte	'PCL9',0,1
	.word	485
	.byte	1,6,2,35,3,12
	.byte	'PCL10',0,1
	.word	485
	.byte	1,5,2,35,3,12
	.byte	'PCL11',0,1
	.word	485
	.byte	1,4,2,35,3,12
	.byte	'PCL12',0,1
	.word	485
	.byte	1,3,2,35,3,12
	.byte	'PCL13',0,1
	.word	485
	.byte	1,2,2,35,3,12
	.byte	'PCL14',0,1
	.word	485
	.byte	1,1,2,35,3,12
	.byte	'PCL15',0,1
	.word	485
	.byte	1,0,2,35,3,0,13,4,251,4,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	840
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_ID_Bits',0,4,133,1,16,4,12
	.byte	'MODREV',0,1
	.word	485
	.byte	8,0,2,35,0,12
	.byte	'MODTYPE',0,1
	.word	485
	.byte	8,0,2,35,1,12
	.byte	'MODNUMBER',0,2
	.word	502
	.byte	16,0,2,35,2,0,13,4,155,4,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1411
	.byte	4,2,35,0,0,15,4
	.word	485
	.byte	16,3,0,11
	.byte	'_Ifx_P_IOCR0_Bits',0,4,163,1,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	3,5,2,35,0,12
	.byte	'PC0',0,1
	.word	485
	.byte	5,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	485
	.byte	3,5,2,35,1,12
	.byte	'PC1',0,1
	.word	485
	.byte	5,0,2,35,1,12
	.byte	'reserved_16',0,1
	.word	485
	.byte	3,5,2,35,2,12
	.byte	'PC2',0,1
	.word	485
	.byte	5,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	485
	.byte	3,5,2,35,3,12
	.byte	'PC3',0,1
	.word	485
	.byte	5,0,2,35,3,0,13,4,171,4,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1540
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_IOCR4_Bits',0,4,189,1,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	3,5,2,35,0,12
	.byte	'PC4',0,1
	.word	485
	.byte	5,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	485
	.byte	3,5,2,35,1,12
	.byte	'PC5',0,1
	.word	485
	.byte	5,0,2,35,1,12
	.byte	'reserved_16',0,1
	.word	485
	.byte	3,5,2,35,2,12
	.byte	'PC6',0,1
	.word	485
	.byte	5,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	485
	.byte	3,5,2,35,3,12
	.byte	'PC7',0,1
	.word	485
	.byte	5,0,2,35,3,0,13,4,187,4,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1755
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_IOCR8_Bits',0,4,202,1,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	3,5,2,35,0,12
	.byte	'PC8',0,1
	.word	485
	.byte	5,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	485
	.byte	3,5,2,35,1,12
	.byte	'PC9',0,1
	.word	485
	.byte	5,0,2,35,1,12
	.byte	'reserved_16',0,1
	.word	485
	.byte	3,5,2,35,2,12
	.byte	'PC10',0,1
	.word	485
	.byte	5,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	485
	.byte	3,5,2,35,3,12
	.byte	'PC11',0,1
	.word	485
	.byte	5,0,2,35,3,0,13,4,195,4,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1970
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_IOCR12_Bits',0,4,176,1,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	3,5,2,35,0,12
	.byte	'PC12',0,1
	.word	485
	.byte	5,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	485
	.byte	3,5,2,35,1,12
	.byte	'PC13',0,1
	.word	485
	.byte	5,0,2,35,1,12
	.byte	'reserved_16',0,1
	.word	485
	.byte	3,5,2,35,2,12
	.byte	'PC14',0,1
	.word	485
	.byte	5,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	485
	.byte	3,5,2,35,3,12
	.byte	'PC15',0,1
	.word	485
	.byte	5,0,2,35,3,0,13,4,179,4,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2187
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_IN_Bits',0,4,141,1,16,4,12
	.byte	'P0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'P1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'P2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'P3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'P4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'P5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'P6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'P7',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'P8',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'P9',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'P10',0,1
	.word	485
	.byte	1,5,2,35,1,12
	.byte	'P11',0,1
	.word	485
	.byte	1,4,2,35,1,12
	.byte	'P12',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'P13',0,1
	.word	485
	.byte	1,2,2,35,1,12
	.byte	'P14',0,1
	.word	485
	.byte	1,1,2,35,1,12
	.byte	'P15',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,13,4,163,4,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2407
	.byte	4,2,35,0,0,15,24
	.word	485
	.byte	16,23,0,11
	.byte	'_Ifx_P_PDR0_Bits',0,4,212,3,16,4,12
	.byte	'PD0',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'PL0',0,1
	.word	485
	.byte	2,4,2,35,0,12
	.byte	'PD1',0,1
	.word	485
	.byte	2,2,2,35,0,12
	.byte	'PL1',0,1
	.word	485
	.byte	2,0,2,35,0,12
	.byte	'PD2',0,1
	.word	485
	.byte	2,6,2,35,1,12
	.byte	'PL2',0,1
	.word	485
	.byte	2,4,2,35,1,12
	.byte	'PD3',0,1
	.word	485
	.byte	2,2,2,35,1,12
	.byte	'PL3',0,1
	.word	485
	.byte	2,0,2,35,1,12
	.byte	'PD4',0,1
	.word	485
	.byte	2,6,2,35,2,12
	.byte	'PL4',0,1
	.word	485
	.byte	2,4,2,35,2,12
	.byte	'PD5',0,1
	.word	485
	.byte	2,2,2,35,2,12
	.byte	'PL5',0,1
	.word	485
	.byte	2,0,2,35,2,12
	.byte	'PD6',0,1
	.word	485
	.byte	2,6,2,35,3,12
	.byte	'PL6',0,1
	.word	485
	.byte	2,4,2,35,3,12
	.byte	'PD7',0,1
	.word	485
	.byte	2,2,2,35,3,12
	.byte	'PL7',0,1
	.word	485
	.byte	2,0,2,35,3,0,13,4,195,5,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2731
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_PDR1_Bits',0,4,233,3,16,4,12
	.byte	'PD8',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'PL8',0,1
	.word	485
	.byte	2,4,2,35,0,12
	.byte	'PD9',0,1
	.word	485
	.byte	2,2,2,35,0,12
	.byte	'PL9',0,1
	.word	485
	.byte	2,0,2,35,0,12
	.byte	'PD10',0,1
	.word	485
	.byte	2,6,2,35,1,12
	.byte	'PL10',0,1
	.word	485
	.byte	2,4,2,35,1,12
	.byte	'PD11',0,1
	.word	485
	.byte	2,2,2,35,1,12
	.byte	'PL11',0,1
	.word	485
	.byte	2,0,2,35,1,12
	.byte	'PD12',0,1
	.word	485
	.byte	2,6,2,35,2,12
	.byte	'PL12',0,1
	.word	485
	.byte	2,4,2,35,2,12
	.byte	'PD13',0,1
	.word	485
	.byte	2,2,2,35,2,12
	.byte	'PL13',0,1
	.word	485
	.byte	2,0,2,35,2,12
	.byte	'PD14',0,1
	.word	485
	.byte	2,6,2,35,3,12
	.byte	'PL14',0,1
	.word	485
	.byte	2,4,2,35,3,12
	.byte	'PD15',0,1
	.word	485
	.byte	2,2,2,35,3,12
	.byte	'PL15',0,1
	.word	485
	.byte	2,0,2,35,3,0,13,4,203,5,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3035
	.byte	4,2,35,0,0,15,8
	.word	485
	.byte	16,7,0,11
	.byte	'_Ifx_P_ESR_Bits',0,4,111,16,4,12
	.byte	'EN0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	485
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	485
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	485
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	485
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,13,4,147,4,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3360
	.byte	4,2,35,0,0,15,12
	.word	485
	.byte	16,11,0,11
	.byte	'_Ifx_P_PDISC_Bits',0,4,190,3,16,4,12
	.byte	'PDIS0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'PDIS1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'PDIS2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'PDIS3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'PDIS4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'PDIS5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'PDIS6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'PDIS7',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'PDIS8',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'PDIS9',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'PDIS10',0,1
	.word	485
	.byte	1,5,2,35,1,12
	.byte	'PDIS11',0,1
	.word	485
	.byte	1,4,2,35,1,12
	.byte	'PDIS12',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'PDIS13',0,1
	.word	485
	.byte	1,2,2,35,1,12
	.byte	'PDIS14',0,1
	.word	485
	.byte	1,1,2,35,1,12
	.byte	'PDIS15',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,13,4,187,5,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3700
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_PCSR_Bits',0,4,167,3,16,4,12
	.byte	'SEL0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'SEL1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'SEL2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'SEL3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'SEL4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'SEL5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'SEL6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'SEL7',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'SEL8',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'SEL9',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'SEL10',0,1
	.word	485
	.byte	1,5,2,35,1,12
	.byte	'SEL11',0,1
	.word	485
	.byte	1,4,2,35,1,12
	.byte	'SEL12',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'SEL13',0,1
	.word	485
	.byte	1,2,2,35,1,12
	.byte	'SEL14',0,1
	.word	485
	.byte	1,1,2,35,1,12
	.byte	'SEL15',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	15,1,2,35,2,12
	.byte	'LCK',0,1
	.word	485
	.byte	1,0,2,35,3,0,13,4,179,5,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4066
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMSR0_Bits',0,4,230,2,16,4,12
	.byte	'PS0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'PS1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'PS2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'PS3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	288
	.byte	28,0,2,35,0,0,13,4,139,5,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4430
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMSR4_Bits',0,4,251,2,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'PS4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'PS5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'PS6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'PS7',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	288
	.byte	24,0,2,35,0,0,13,4,155,5,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4577
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMSR8_Bits',0,4,134,3,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	8,0,2,35,0,12
	.byte	'PS8',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'PS9',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'PS10',0,1
	.word	485
	.byte	1,5,2,35,1,12
	.byte	'PS11',0,1
	.word	485
	.byte	1,4,2,35,1,12
	.byte	'reserved_12',0,4
	.word	288
	.byte	20,0,2,35,0,0,13,4,163,5,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4746
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMSR12_Bits',0,4,240,2,16,4,12
	.byte	'reserved_0',0,2
	.word	502
	.byte	12,4,2,35,0,12
	.byte	'PS12',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'PS13',0,1
	.word	485
	.byte	1,2,2,35,1,12
	.byte	'PS14',0,1
	.word	485
	.byte	1,1,2,35,1,12
	.byte	'PS15',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,13,4,147,5,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4918
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMCR0_Bits',0,4,128,2,16,4,12
	.byte	'reserved_0',0,2
	.word	502
	.byte	16,0,2,35,0,12
	.byte	'PCL0',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'PCL1',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'PCL2',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'PCL3',0,1
	.word	485
	.byte	1,4,2,35,2,12
	.byte	'reserved_20',0,2
	.word	502
	.byte	12,0,2,35,2,0,13,4,219,4,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5093
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMCR4_Bits',0,4,149,2,16,4,12
	.byte	'reserved_0',0,4
	.word	288
	.byte	20,12,2,35,0,12
	.byte	'PCL4',0,1
	.word	485
	.byte	1,3,2,35,2,12
	.byte	'PCL5',0,1
	.word	485
	.byte	1,2,2,35,2,12
	.byte	'PCL6',0,1
	.word	485
	.byte	1,1,2,35,2,12
	.byte	'PCL7',0,1
	.word	485
	.byte	1,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	485
	.byte	8,0,2,35,3,0,13,4,235,4,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5267
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMCR8_Bits',0,4,160,2,16,4,12
	.byte	'reserved_0',0,4
	.word	288
	.byte	24,8,2,35,0,12
	.byte	'PCL8',0,1
	.word	485
	.byte	1,7,2,35,3,12
	.byte	'PCL9',0,1
	.word	485
	.byte	1,6,2,35,3,12
	.byte	'PCL10',0,1
	.word	485
	.byte	1,5,2,35,3,12
	.byte	'PCL11',0,1
	.word	485
	.byte	1,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	485
	.byte	4,0,2,35,3,0,13,4,243,4,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5441
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMCR12_Bits',0,4,139,2,16,4,12
	.byte	'reserved_0',0,4
	.word	288
	.byte	28,4,2,35,0,12
	.byte	'PCL12',0,1
	.word	485
	.byte	1,3,2,35,3,12
	.byte	'PCL13',0,1
	.word	485
	.byte	1,2,2,35,3,12
	.byte	'PCL14',0,1
	.word	485
	.byte	1,1,2,35,3,12
	.byte	'PCL15',0,1
	.word	485
	.byte	1,0,2,35,3,0,13,4,227,4,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5617
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMSR_Bits',0,4,208,2,16,4,12
	.byte	'PS0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'PS1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'PS2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'PS3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'PS4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'PS5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'PS6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'PS7',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'PS8',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'PS9',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'PS10',0,1
	.word	485
	.byte	1,5,2,35,1,12
	.byte	'PS11',0,1
	.word	485
	.byte	1,4,2,35,1,12
	.byte	'PS12',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'PS13',0,1
	.word	485
	.byte	1,2,2,35,1,12
	.byte	'PS14',0,1
	.word	485
	.byte	1,1,2,35,1,12
	.byte	'PS15',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,13,4,131,5,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5773
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMCR_Bits',0,4,234,1,16,4,12
	.byte	'reserved_0',0,2
	.word	502
	.byte	16,0,2,35,0,12
	.byte	'PCL0',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'PCL1',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'PCL2',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'PCL3',0,1
	.word	485
	.byte	1,4,2,35,2,12
	.byte	'PCL4',0,1
	.word	485
	.byte	1,3,2,35,2,12
	.byte	'PCL5',0,1
	.word	485
	.byte	1,2,2,35,2,12
	.byte	'PCL6',0,1
	.word	485
	.byte	1,1,2,35,2,12
	.byte	'PCL7',0,1
	.word	485
	.byte	1,0,2,35,2,12
	.byte	'PCL8',0,1
	.word	485
	.byte	1,7,2,35,3,12
	.byte	'PCL9',0,1
	.word	485
	.byte	1,6,2,35,3,12
	.byte	'PCL10',0,1
	.word	485
	.byte	1,5,2,35,3,12
	.byte	'PCL11',0,1
	.word	485
	.byte	1,4,2,35,3,12
	.byte	'PCL12',0,1
	.word	485
	.byte	1,3,2,35,3,12
	.byte	'PCL13',0,1
	.word	485
	.byte	1,2,2,35,3,12
	.byte	'PCL14',0,1
	.word	485
	.byte	1,1,2,35,3,12
	.byte	'PCL15',0,1
	.word	485
	.byte	1,0,2,35,3,0,13,4,211,4,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6106
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_LPCR_Bits',0,4,215,1,16,4,12
	.byte	'REN_CTRL',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'RX_EN',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'TERM',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'LRXTERM',0,1
	.word	485
	.byte	3,2,2,35,0,12
	.byte	'LVDSM',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'PS',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'TEN_CTRL',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'TX_EN',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'VDIFFADJ',0,1
	.word	485
	.byte	2,4,2,35,1,12
	.byte	'VOSDYN',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'VOSEXT',0,1
	.word	485
	.byte	1,2,2,35,1,12
	.byte	'TX_PD',0,1
	.word	485
	.byte	1,1,2,35,1,12
	.byte	'TX_PWDPD',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,13,4,203,4,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6454
	.byte	4,2,35,0,0,15,32
	.word	6734
	.byte	16,7,0,15,56
	.word	485
	.byte	16,55,0,11
	.byte	'_Ifx_P_ACCEN1_Bits',0,4,105,16,4,12
	.byte	'reserved_0',0,4
	.word	288
	.byte	32,0,2,35,0,0,13,4,139,4,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6792
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_ACCEN0_Bits',0,4,68,16,4,12
	.byte	'EN0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	485
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	485
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	485
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	485
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	485
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	485
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	485
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	485
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	485
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	485
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	485
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	485
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	485
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	485
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	485
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	485
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	485
	.byte	1,0,2,35,3,0,13,4,131,4,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6879
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P',0,4,220,5,25,128,2,14
	.byte	'OUT',0
	.word	800
	.byte	4,2,35,0,14
	.byte	'OMR',0
	.word	1371
	.byte	4,2,35,4,14
	.byte	'ID',0
	.word	1491
	.byte	4,2,35,8,14
	.byte	'reserved_C',0
	.word	1531
	.byte	4,2,35,12,14
	.byte	'IOCR0',0
	.word	1715
	.byte	4,2,35,16,14
	.byte	'IOCR4',0
	.word	1930
	.byte	4,2,35,20,14
	.byte	'IOCR8',0
	.word	2147
	.byte	4,2,35,24,14
	.byte	'IOCR12',0
	.word	2367
	.byte	4,2,35,28,14
	.byte	'reserved_20',0
	.word	1531
	.byte	4,2,35,32,14
	.byte	'IN',0
	.word	2682
	.byte	4,2,35,36,14
	.byte	'reserved_28',0
	.word	2722
	.byte	24,2,35,40,14
	.byte	'PDR0',0
	.word	2995
	.byte	4,2,35,64,14
	.byte	'PDR1',0
	.word	3311
	.byte	4,2,35,68,14
	.byte	'reserved_48',0
	.word	3351
	.byte	8,2,35,72,14
	.byte	'ESR',0
	.word	3651
	.byte	4,2,35,80,14
	.byte	'reserved_54',0
	.word	3691
	.byte	12,2,35,84,14
	.byte	'PDISC',0
	.word	4026
	.byte	4,2,35,96,14
	.byte	'PCSR',0
	.word	4390
	.byte	4,2,35,100,14
	.byte	'reserved_68',0
	.word	3351
	.byte	8,2,35,104,14
	.byte	'OMSR0',0
	.word	4537
	.byte	4,2,35,112,14
	.byte	'OMSR4',0
	.word	4706
	.byte	4,2,35,116,14
	.byte	'OMSR8',0
	.word	4878
	.byte	4,2,35,120,14
	.byte	'OMSR12',0
	.word	5053
	.byte	4,2,35,124,14
	.byte	'OMCR0',0
	.word	5227
	.byte	4,3,35,128,1,14
	.byte	'OMCR4',0
	.word	5401
	.byte	4,3,35,132,1,14
	.byte	'OMCR8',0
	.word	5577
	.byte	4,3,35,136,1,14
	.byte	'OMCR12',0
	.word	5733
	.byte	4,3,35,140,1,14
	.byte	'OMSR',0
	.word	6066
	.byte	4,3,35,144,1,14
	.byte	'OMCR',0
	.word	6414
	.byte	4,3,35,148,1,14
	.byte	'reserved_98',0
	.word	3351
	.byte	8,3,35,152,1,14
	.byte	'LPCR',0
	.word	6774
	.byte	32,3,35,160,1,14
	.byte	'reserved_C0',0
	.word	6783
	.byte	56,3,35,192,1,14
	.byte	'ACCEN1',0
	.word	6839
	.byte	4,3,35,248,1,14
	.byte	'ACCEN0',0
	.word	7406
	.byte	4,3,35,252,1,0,10
	.word	7446
	.byte	3
	.word	8016
	.byte	17,3,187,1,9,4,18
	.byte	'IfxPort_State_notChanged',0,0,18
	.byte	'IfxPort_State_high',0,1,18
	.byte	'IfxPort_State_low',0,128,128,4,18
	.byte	'IfxPort_State_toggled',0,129,128,4,0,4
	.byte	'IfxPort_setPinState',0,3,3,169,5,17,1,1,5
	.byte	'port',0,3,169,5,44
	.word	8021
	.byte	5
	.byte	'pinIndex',0,3,169,5,56
	.word	485
	.byte	5
	.byte	'action',0,3,169,5,80
	.word	8026
	.byte	6,0,11
	.byte	'_Ifx_SRC_SRCR_Bits',0,6,68,16,4,12
	.byte	'SRPN',0,1
	.word	485
	.byte	8,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	485
	.byte	2,6,2,35,1,12
	.byte	'SRE',0,1
	.word	485
	.byte	1,5,2,35,1,12
	.byte	'TOS',0,1
	.word	485
	.byte	3,2,2,35,1,12
	.byte	'reserved_14',0,1
	.word	485
	.byte	2,0,2,35,1,12
	.byte	'ECC',0,1
	.word	485
	.byte	5,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	485
	.byte	3,0,2,35,2,12
	.byte	'SRR',0,1
	.word	485
	.byte	1,7,2,35,3,12
	.byte	'CLRR',0,1
	.word	485
	.byte	1,6,2,35,3,12
	.byte	'SETR',0,1
	.word	485
	.byte	1,5,2,35,3,12
	.byte	'IOV',0,1
	.word	485
	.byte	1,4,2,35,3,12
	.byte	'IOVCLR',0,1
	.word	485
	.byte	1,3,2,35,3,12
	.byte	'SWS',0,1
	.word	485
	.byte	1,2,2,35,3,12
	.byte	'SWSCLR',0,1
	.word	485
	.byte	1,1,2,35,3,12
	.byte	'reserved_31',0,1
	.word	485
	.byte	1,0,2,35,3,0,13,6,93,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8207
	.byte	4,2,35,0,0,10
	.word	8497
	.byte	3
	.word	8536
	.byte	4
	.byte	'IfxSrc_clearRequest',0,3,5,247,1,17,1,1,5
	.byte	'src',0,5,247,1,60
	.word	8541
	.byte	6,0,7
	.byte	'unsigned int',0,4,7,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_CTRL_Bits',0,8,199,35,16,4,12
	.byte	'RBM',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'RAP',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'FLUSH',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'WULOCK',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8589
	.byte	28,0,2,35,0,0,13,8,208,62,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8605
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_END_ADDR_Bits',0,8,219,35,16,4,12
	.byte	'ADDR',0,4
	.word	8589
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8589
	.byte	22,0,2,35,0,0,13,8,224,62,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8770
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_START_ADDR_Bits',0,8,158,36,16,4,12
	.byte	'ADDR',0,4
	.word	8589
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8589
	.byte	22,0,2,35,0,0,13,8,160,63,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8891
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_UPPER_WM_Bits',0,8,175,36,16,4,12
	.byte	'ADDR',0,4
	.word	8589
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8589
	.byte	22,0,2,35,0,0,13,8,176,63,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9014
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_LOWER_WM_Bits',0,8,144,36,16,4,12
	.byte	'ADDR',0,4
	.word	8589
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8589
	.byte	22,0,2,35,0,0,13,8,144,63,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9135
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_STATUS_Bits',0,8,165,36,16,4,12
	.byte	'EMPTY',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'FULL',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'LOW_WM',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'UP_WM',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8589
	.byte	28,0,2,35,0,0,13,8,168,63,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9256
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_FILL_LEVEL_Bits',0,8,226,35,16,4,12
	.byte	'LEVEL',0,4
	.word	8589
	.byte	11,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8589
	.byte	21,0,2,35,0,0,13,8,232,62,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9426
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_WR_PTR_Bits',0,8,182,36,16,4,12
	.byte	'ADDR',0,4
	.word	8589
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8589
	.byte	22,0,2,35,0,0,13,8,184,63,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9550
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_RD_PTR_Bits',0,8,151,36,16,4,12
	.byte	'ADDR',0,4
	.word	8589
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8589
	.byte	22,0,2,35,0,0,13,8,152,63,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9669
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_IRQ_NOTIFY_Bits',0,8,134,36,16,4,12
	.byte	'FIFO_EMPTY',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'FIFO_FULL',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'FIFO_LWM',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'FIFO_UWM',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8589
	.byte	28,0,2,35,0,0,13,8,136,63,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9788
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_IRQ_EN_Bits',0,8,233,35,16,4,12
	.byte	'FIFO_EMPTY_IRQ_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'FIFO_FULL_IRQ_EN',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'FIFO_LWM_IRQ_EN',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'FIFO_UWM_IRQ_EN',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8589
	.byte	28,0,2,35,0,0,13,8,240,62,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9977
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_IRQ_FORCINT_Bits',0,8,243,35,16,4,12
	.byte	'TRG_FIFO_EMPTY',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TRG_FIFO_FULL',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TRG_FIFO_LWM',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TRG_FIFO_UWM',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8589
	.byte	28,0,2,35,0,0,13,8,248,62,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	10190
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_IRQ_MODE_Bits',0,8,253,35,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'DMA_HYSTERESIS',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'DMA_HYST_DIR',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8589
	.byte	28,0,2,35,0,0,13,8,128,63,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	10396
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_IRQ',0,8,175,74,25,16,14
	.byte	'NOTIFY',0
	.word	9937
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	10150
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	10356
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	10530
	.byte	4,2,35,12,0,10
	.word	10570
	.byte	11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_EIRQ_EN_Bits',0,8,209,35,16,4,12
	.byte	'FIFO_EMPTY_EIRQ_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'FIFO_FULL_EIRQ_EN',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'FIFO_LWM_EIRQ_EN',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'FIFO_UWM_EIRQ_EN',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8589
	.byte	28,0,2,35,0,0,13,8,216,62,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	10666
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH',0,8,196,74,25,64,14
	.byte	'CTRL',0
	.word	8730
	.byte	4,2,35,0,14
	.byte	'END_ADDR',0
	.word	8851
	.byte	4,2,35,4,14
	.byte	'START_ADDR',0
	.word	8974
	.byte	4,2,35,8,14
	.byte	'UPPER_WM',0
	.word	9095
	.byte	4,2,35,12,14
	.byte	'LOWER_WM',0
	.word	9216
	.byte	4,2,35,16,14
	.byte	'STATUS',0
	.word	9386
	.byte	4,2,35,20,14
	.byte	'FILL_LEVEL',0
	.word	9510
	.byte	4,2,35,24,14
	.byte	'WR_PTR',0
	.word	9629
	.byte	4,2,35,28,14
	.byte	'RD_PTR',0
	.word	9748
	.byte	4,2,35,32,14
	.byte	'IRQ',0
	.word	10661
	.byte	16,2,35,36,14
	.byte	'EIRQ_EN',0
	.word	10844
	.byte	4,2,35,52,14
	.byte	'reserved_38',0
	.word	3351
	.byte	8,2,35,56,0,10
	.word	10884
	.byte	3
	.word	11119
.L151:
	.byte	17,9,201,3,9,1,18
	.byte	'IfxGtm_Psm_Fifo_0',0,0,0
.L153:
	.byte	17,7,121,9,1,18
	.byte	'IfxGtm_Psm_FifoChannel_0',0,0,18
	.byte	'IfxGtm_Psm_FifoChannel_1',0,1,18
	.byte	'IfxGtm_Psm_FifoChannel_2',0,2,18
	.byte	'IfxGtm_Psm_FifoChannel_3',0,3,18
	.byte	'IfxGtm_Psm_FifoChannel_4',0,4,18
	.byte	'IfxGtm_Psm_FifoChannel_5',0,5,18
	.byte	'IfxGtm_Psm_FifoChannel_6',0,6,18
	.byte	'IfxGtm_Psm_FifoChannel_7',0,7,0
.L157:
	.byte	8
	.byte	'IfxGtm_Psm_Fifo_getChannelPointer',0,3,7,142,4,33
	.word	11124
	.byte	1,1
.L159:
	.byte	5
	.byte	'fifo',0,7,142,4,83
	.word	11129
.L161:
	.byte	5
	.byte	'channel',0,7,142,4,112
	.word	11156
.L163:
	.byte	6,0
.L155:
	.byte	7
	.byte	'unsigned long int',0,4,7
.L165:
	.byte	8
	.byte	'IfxGtm_Psm_Fifo_getChannelStartAddress',0,3,7,175,4,19
	.word	11457
	.byte	1,1
.L167:
	.byte	5
	.byte	'fifo',0,7,175,4,74
	.word	11129
.L169:
	.byte	5
	.byte	'channel',0,7,175,4,103
	.word	11156
.L171:
	.byte	19,6,0,0,8
	.byte	'IfxGtm_Psm_Fifo_getChannelSize',0,3,7,189,4,19
	.word	11457
	.byte	1,1,5
	.byte	'fifo',0,7,189,4,66
	.word	11129
	.byte	5
	.byte	'channel',0,7,189,4,95
	.word	11156
	.byte	19,6,0,0,11
	.byte	'_Ifx_GTM_PSM_F2A_RD_CH_ARU_RD_FIFO_Bits',0,8,183,35,16,4,12
	.byte	'ADDR',0,4
	.word	8589
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	23,0,2,35,0,0,13,8,192,62,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	11642
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_F2A_RD_CH',0,8,209,73,25,4,14
	.byte	'ARU_RD_FIFO',0
	.word	11727
	.byte	4,2,35,0,0,15,32
	.word	11767
	.byte	16,7,0,10
	.word	11818
	.byte	11
	.byte	'_Ifx_GTM_PSM_F2A_STR_CH_STR_CFG_Bits',0,8,190,35,16,4,12
	.byte	'reserved_0',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'TMODE',0,4
	.word	8589
	.byte	2,14,2,35,0,12
	.byte	'DIR',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'reserved_19',0,4
	.word	8589
	.byte	13,0,2,35,0,0,13,8,200,62,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	11832
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_F2A_STR_CH',0,8,227,73,25,4,14
	.byte	'STR_CFG',0
	.word	11953
	.byte	4,2,35,0,0,15,32
	.word	11993
	.byte	16,7,0,10
	.word	12041
	.byte	11
	.byte	'_Ifx_GTM_PSM_F2A_ENABLE_Bits',0,8,159,35,16,4,12
	.byte	'STR0_EN',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'STR1_EN',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'STR2_EN',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'STR3_EN',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'STR4_EN',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'STR5_EN',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'STR6_EN',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'STR7_EN',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,13,8,176,62,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	12055
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_F2A_F2A_CTRL_Bits',0,8,173,35,16,4,12
	.byte	'STR4_CONF',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'STR5_CONF',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'STR6_CONF',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'STR7_CONF',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	24,0,2,35,0,0,13,8,184,62,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	12306
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_F2A',0,8,245,73,25,72,14
	.byte	'RD_CH',0
	.word	11827
	.byte	32,2,35,0,14
	.byte	'STR_CH',0
	.word	12050
	.byte	32,2,35,32,14
	.byte	'ENABLE',0
	.word	12266
	.byte	4,2,35,64,14
	.byte	'F2A_CTRL',0
	.word	12450
	.byte	4,2,35,68,0,10
	.word	12490
	.byte	3
	.word	12579
.L243:
	.byte	17,9,194,3,9,1,18
	.byte	'IfxGtm_Psm_F2a_0',0,0,0
.L247:
	.byte	8
	.byte	'IfxGtm_Psm_F2a_getPointer',0,3,7,142,5,29
	.word	12584
	.byte	1,1
.L249:
	.byte	5
	.byte	'f2a',0,7,142,5,70
	.word	12589
.L251:
	.byte	6,0,11
	.byte	'_Ifx_GTM_PSM_AFD_CH_BUF_ACC_Bits',0,8,152,35,16,4,12
	.byte	'DATA',0,4
	.word	8589
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8589
	.byte	3,0,2,35,0,0,13,8,168,62,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	12668
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_AFD_CH',0,8,138,74,25,16,14
	.byte	'BUF_ACC',0
	.word	12747
	.byte	4,2,35,0,14
	.byte	'reserved_4',0
	.word	3691
	.byte	12,2,35,4,0,10
	.word	12787
	.byte	3
	.word	12851
	.byte	8
	.byte	'IfxGtm_Psm_Afd_getChannelPointer',0,3,7,194,5,32
	.word	12856
	.byte	1,1,5
	.byte	'fifo',0,7,194,5,81
	.word	11129
	.byte	5
	.byte	'channel',0,7,194,5,110
	.word	11156
	.byte	6,0,20
	.word	478
	.byte	21
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,22
	.word	12939
	.byte	0,10
	.word	288
	.byte	3
	.word	288
	.byte	23
	.byte	'__cmpswapw',0
	.word	12981
	.byte	1,1,1,1,24
	.byte	'p',0
	.word	12986
	.byte	24
	.byte	'value',0
	.word	288
	.byte	24
	.byte	'compare',0
	.word	288
	.byte	0,25
	.word	166
	.byte	26
	.word	192
	.byte	6,0,25
	.word	227
	.byte	26
	.word	259
	.byte	6,0,25
	.word	304
	.byte	26
	.word	321
	.byte	26
	.word	337
	.byte	26
	.word	350
	.byte	6,0,25
	.word	397
	.byte	26
	.word	416
	.byte	6,0,25
	.word	432
	.byte	26
	.word	447
	.byte	26
	.word	461
	.byte	6,0,25
	.word	8129
	.byte	26
	.word	8157
	.byte	26
	.word	8171
	.byte	26
	.word	8189
	.byte	6,0,25
	.word	8546
	.byte	26
	.word	8574
	.byte	6,0,25
	.word	11378
	.byte	26
	.word	11424
	.byte	26
	.word	11438
	.byte	6,0,25
	.word	11478
	.byte	26
	.word	11529
	.byte	26
	.word	11543
	.byte	19,27
	.word	11378
	.byte	26
	.word	11424
	.byte	26
	.word	11438
	.byte	28
	.word	11455
	.byte	0,6,0,0,25
	.word	11564
	.byte	26
	.word	11607
	.byte	26
	.word	11621
	.byte	19,27
	.word	11378
	.byte	26
	.word	11424
	.byte	26
	.word	11438
	.byte	28
	.word	11455
	.byte	0,6,0,0,25
	.word	12615
	.byte	26
	.word	12653
	.byte	6,0,25
	.word	12861
	.byte	26
	.word	12906
	.byte	26
	.word	12920
	.byte	6,0
.L204:
	.byte	17,7,164,1,9,1,18
	.byte	'IfxGtm_Psm_FifoChannelStatus_empty',0,0,18
	.byte	'IfxGtm_Psm_FifoChannelStatus_full',0,1,18
	.byte	'IfxGtm_Psm_FifoChannelStatus_lowerWm',0,2,18
	.byte	'IfxGtm_Psm_FifoChannelStatus_upperWm',0,3,18
	.byte	'IfxGtm_Psm_FifoChannelStatus_normal',0,4,0
.L218:
	.byte	17,7,144,1,9,1,18
	.byte	'IfxGtm_Psm_FifoChannelInterrupt_empty',0,0,18
	.byte	'IfxGtm_Psm_FifoChannelInterrupt_full',0,1,18
	.byte	'IfxGtm_Psm_FifoChannelInterrupt_lowerWm',0,2,18
	.byte	'IfxGtm_Psm_FifoChannelInterrupt_upperWm',0,3,0
.L220:
	.byte	3
	.word	11457
.L245:
	.byte	17,7,78,9,1,18
	.byte	'IfxGtm_Psm_F2aStream_0',0,0,18
	.byte	'IfxGtm_Psm_F2aStream_1',0,1,18
	.byte	'IfxGtm_Psm_F2aStream_2',0,2,18
	.byte	'IfxGtm_Psm_F2aStream_3',0,3,18
	.byte	'IfxGtm_Psm_F2aStream_4',0,4,18
	.byte	'IfxGtm_Psm_F2aStream_5',0,5,18
	.byte	'IfxGtm_Psm_F2aStream_6',0,6,18
	.byte	'IfxGtm_Psm_F2aStream_7',0,7,0
.L272:
	.byte	17,7,92,9,1,18
	.byte	'IfxGtm_Psm_F2aStreamState_readDisabled',0,0,18
	.byte	'IfxGtm_Psm_F2aStreamState_disabled',0,1,18
	.byte	'IfxGtm_Psm_F2aStreamState_enabled',0,2,18
	.byte	'IfxGtm_Psm_F2aStreamState_readEnabled',0,3,0,7
	.byte	'short int',0,2,5,29
	.byte	'__wchar_t',0,10,1,1
	.word	14015
	.byte	29
	.byte	'__size_t',0,10,1,1
	.word	288
	.byte	29
	.byte	'__ptrdiff_t',0,10,1,1
	.word	478
	.byte	30,1,3
	.word	14083
	.byte	29
	.byte	'__codeptr',0,10,1,1
	.word	14085
	.byte	29
	.byte	'boolean',0,11,104,29
	.word	485
	.byte	29
	.byte	'uint8',0,11,108,29
	.word	485
	.byte	29
	.byte	'uint16',0,11,112,29
	.word	502
	.byte	29
	.byte	'uint32',0,11,116,29
	.word	11457
	.byte	29
	.byte	'uint64',0,11,121,29
	.word	366
	.byte	29
	.byte	'sint16',0,11,129,1,29
	.word	14015
	.byte	7
	.byte	'long int',0,4,5,29
	.byte	'sint32',0,11,134,1,29
	.word	14199
	.byte	7
	.byte	'long long int',0,8,5,29
	.byte	'sint64',0,11,141,1,29
	.word	14227
	.byte	29
	.byte	'float32',0,11,170,1,29
	.word	218
	.byte	29
	.byte	'pvoid',0,12,54,28
	.word	392
	.byte	29
	.byte	'Ifx_TickTime',0,12,76,28
	.word	14227
	.byte	29
	.byte	'Ifx_Priority',0,12,100,16
	.word	502
	.byte	29
	.byte	'Ifx_UReg_8Bit',0,13,96,24
	.word	485
	.byte	29
	.byte	'Ifx_UReg_32Bit',0,13,98,24
	.word	288
	.byte	29
	.byte	'Ifx_SReg_32Bit',0,13,101,24
	.word	478
	.byte	11
	.byte	'_Ifx_GTM_ACCEN0_Bits',0,8,73,16,4,12
	.byte	'EN0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	485
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	485
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	485
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	485
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	485
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	485
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	485
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	485
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	485
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	485
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	485
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	485
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	485
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	485
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	485
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	485
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	485
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_GTM_ACCEN0_Bits',0,8,107,3
	.word	14401
	.byte	11
	.byte	'_Ifx_GTM_ACCEN1_Bits',0,8,110,16,4,12
	.byte	'reserved_0',0,4
	.word	288
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_GTM_ACCEN1_Bits',0,8,113,3
	.word	14958
	.byte	11
	.byte	'_Ifx_GTM_ADCTRIG_OUT0_Bits',0,8,116,16,4,12
	.byte	'SEL0',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'SEL1',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'SEL2',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'SEL3',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'SEL4',0,1
	.word	485
	.byte	4,4,2,35,2,12
	.byte	'SEL5',0,1
	.word	485
	.byte	4,0,2,35,2,12
	.byte	'SEL6',0,1
	.word	485
	.byte	4,4,2,35,3,12
	.byte	'SEL7',0,1
	.word	485
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_ADCTRIG_OUT0_Bits',0,8,126,3
	.word	15035
	.byte	11
	.byte	'_Ifx_GTM_ADCTRIG_OUT1_Bits',0,8,129,1,16,4,12
	.byte	'SEL0',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'SEL1',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'SEL2',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'SEL3',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_GTM_ADCTRIG_OUT1_Bits',0,8,136,1,3
	.word	15230
	.byte	11
	.byte	'_Ifx_GTM_AEI_ADDR_XPT_Bits',0,8,139,1,16,4,12
	.byte	'TO_ADDR',0,4
	.word	8589
	.byte	20,12,2,35,0,12
	.byte	'TO_W1R0',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	8589
	.byte	11,0,2,35,0,0,29
	.byte	'Ifx_GTM_AEI_ADDR_XPT_Bits',0,8,144,1,3
	.word	15386
	.byte	11
	.byte	'_Ifx_GTM_AEI_STA_XPT_Bits',0,8,147,1,16,4,12
	.byte	'ADDR',0,4
	.word	8589
	.byte	20,12,2,35,0,12
	.byte	'W1R0',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	8589
	.byte	11,0,2,35,0,0,29
	.byte	'Ifx_GTM_AEI_STA_XPT_Bits',0,8,152,1,3
	.word	15516
	.byte	11
	.byte	'_Ifx_GTM_ARU_ACCESS_Bits',0,8,155,1,16,4,12
	.byte	'ADDR',0,4
	.word	8589
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	3,20,2,35,0,12
	.byte	'RREQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'WREQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'reserved_14',0,4
	.word	8589
	.byte	18,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_ACCESS_Bits',0,8,162,1,3
	.word	15638
	.byte	11
	.byte	'_Ifx_GTM_ARU_CADDR_Bits',0,8,165,1,16,4,12
	.byte	'CADDR_0',0,4
	.word	8589
	.byte	7,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	8589
	.byte	9,16,2,35,0,12
	.byte	'CADDR_1',0,4
	.word	8589
	.byte	7,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	8589
	.byte	9,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_CADDR_Bits',0,8,171,1,3
	.word	15796
	.byte	11
	.byte	'_Ifx_GTM_ARU_CADDR_END_Bits',0,8,174,1,16,4,12
	.byte	'CADDR_END',0,4
	.word	8589
	.byte	7,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	8589
	.byte	25,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_CADDR_END_Bits',0,8,178,1,3
	.word	15942
	.byte	11
	.byte	'_Ifx_GTM_ARU_CTRL_Bits',0,8,181,1,16,4,12
	.byte	'ARU_0_DYN_EN',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'ARU_1_DYN_EN',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'ARU_DYN_RING_MODE',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8589
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_CTRL_Bits',0,8,187,1,3
	.word	16056
	.byte	11
	.byte	'_Ifx_GTM_ARU_DATA_H_Bits',0,8,190,1,16,4,12
	.byte	'DATA',0,4
	.word	8589
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8589
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DATA_H_Bits',0,8,194,1,3
	.word	16216
	.byte	11
	.byte	'_Ifx_GTM_ARU_DATA_L_Bits',0,8,197,1,16,4,12
	.byte	'DATA',0,4
	.word	8589
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8589
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DATA_L_Bits',0,8,201,1,3
	.word	16320
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG_ACCESS0_Bits',0,8,204,1,16,4,12
	.byte	'ADDR',0,4
	.word	8589
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_ACCESS0_Bits',0,8,208,1,3
	.word	16424
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG_ACCESS1_Bits',0,8,211,1,16,4,12
	.byte	'ADDR',0,4
	.word	8589
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_ACCESS1_Bits',0,8,215,1,3
	.word	16537
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG_DATA0_H_Bits',0,8,218,1,16,4,12
	.byte	'DATA',0,4
	.word	8589
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8589
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_DATA0_H_Bits',0,8,222,1,3
	.word	16650
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG_DATA0_L_Bits',0,8,225,1,16,4,12
	.byte	'DATA',0,4
	.word	8589
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8589
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_DATA0_L_Bits',0,8,229,1,3
	.word	16764
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG_DATA1_H_Bits',0,8,232,1,16,4,12
	.byte	'DATA',0,4
	.word	8589
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8589
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_DATA1_H_Bits',0,8,236,1,3
	.word	16878
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG_DATA1_L_Bits',0,8,239,1,16,4,12
	.byte	'DATA',0,4
	.word	8589
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8589
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_DATA1_L_Bits',0,8,243,1,3
	.word	16992
	.byte	11
	.byte	'_Ifx_GTM_ARU_DYN_CTRL_Bits',0,8,246,1,16,4,12
	.byte	'DYN_ARU_UPDATE_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'DYN_ROUTE_SWAP',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_CTRL_Bits',0,8,251,1,3
	.word	17106
	.byte	11
	.byte	'_Ifx_GTM_ARU_DYN_RDADDR_Bits',0,8,254,1,16,4,12
	.byte	'DYN_ARU_RDADDR',0,4
	.word	8589
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_RDADDR_Bits',0,8,130,2,3
	.word	17252
	.byte	11
	.byte	'_Ifx_GTM_ARU_DYN_ROUTE_HIGH_Bits',0,8,133,2,16,4,12
	.byte	'DYN_READ_ID3',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'DYN_READ_ID4',0,4
	.word	8589
	.byte	8,16,2,35,0,12
	.byte	'DYN_READ_ID5',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'DYN_CLK_WAIT',0,4
	.word	8589
	.byte	4,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8589
	.byte	4,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_ROUTE_HIGH_Bits',0,8,140,2,3
	.word	17373
	.byte	11
	.byte	'_Ifx_GTM_ARU_DYN_ROUTE_LOW_Bits',0,8,143,2,16,4,12
	.byte	'DYN_READ_ID0',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'DYN_READ_ID1',0,4
	.word	8589
	.byte	8,16,2,35,0,12
	.byte	'DYN_READ_ID2',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_ROUTE_LOW_Bits',0,8,149,2,3
	.word	17573
	.byte	11
	.byte	'_Ifx_GTM_ARU_DYN_ROUTE_SR_HIGH_Bits',0,8,152,2,16,4,12
	.byte	'DYN_READ_ID9',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'DYN_READ_ID10',0,4
	.word	8589
	.byte	8,16,2,35,0,12
	.byte	'DYN_READ_ID11',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'DYN_CLK_WAIT',0,4
	.word	8589
	.byte	4,4,2,35,0,12
	.byte	'DYN_UPDATE_EN',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8589
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_ROUTE_SR_HIGH_Bits',0,8,160,2,3
	.word	17747
	.byte	11
	.byte	'_Ifx_GTM_ARU_DYN_ROUTE_SR_LOW_Bits',0,8,163,2,16,4,12
	.byte	'DYN_READ_ID6',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'DYN_READ_ID7',0,4
	.word	8589
	.byte	8,16,2,35,0,12
	.byte	'DYN_READ_ID8',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_ROUTE_SR_LOW_Bits',0,8,169,2,3
	.word	17980
	.byte	11
	.byte	'_Ifx_GTM_ARU_IRQ_EN_Bits',0,8,172,2,16,4,12
	.byte	'NEW_DATA0_IRQ_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'NEW_DATA1_IRQ_EN',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'ACC_ACK_IRQ_EN',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8589
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_IRQ_EN_Bits',0,8,178,2,3
	.word	18160
	.byte	11
	.byte	'_Ifx_GTM_ARU_IRQ_FORCINT_Bits',0,8,181,2,16,4,12
	.byte	'TRG_NEW_DATA0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TRG_NEW_DATA1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TRG_ACC_ACK',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8589
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_IRQ_FORCINT_Bits',0,8,187,2,3
	.word	18329
	.byte	11
	.byte	'_Ifx_GTM_ARU_IRQ_MODE_Bits',0,8,190,2,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_IRQ_MODE_Bits',0,8,194,2,3
	.word	18499
	.byte	11
	.byte	'_Ifx_GTM_ARU_IRQ_NOTIFY_Bits',0,8,197,2,16,4,12
	.byte	'NEW_DATA0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'NEW_DATA1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'ACC_ACK',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8589
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_IRQ_NOTIFY_Bits',0,8,203,2,3
	.word	18610
	.byte	11
	.byte	'_Ifx_GTM_ATOM_AGC_ACT_TB_Bits',0,8,206,2,16,4,12
	.byte	'ACT_TB',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'TB_TRIG',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'TBU_SEL',0,4
	.word	8589
	.byte	2,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8589
	.byte	5,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_ACT_TB_Bits',0,8,212,2,3
	.word	18766
	.byte	11
	.byte	'_Ifx_GTM_ATOM_AGC_ENDIS_CTRL_Bits',0,8,215,2,16,4,12
	.byte	'ENDIS_CTRL0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'ENDIS_CTRL1',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'ENDIS_CTRL2',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'ENDIS_CTRL3',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'ENDIS_CTRL4',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'ENDIS_CTRL5',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'ENDIS_CTRL6',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'ENDIS_CTRL7',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_ENDIS_CTRL_Bits',0,8,226,2,3
	.word	18920
	.byte	11
	.byte	'_Ifx_GTM_ATOM_AGC_ENDIS_STAT_Bits',0,8,229,2,16,4,12
	.byte	'ENDIS_CTRL0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'ENDIS_CTRL1',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'ENDIS_CTRL2',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'ENDIS_CTRL3',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'ENDIS_CTRL4',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'ENDIS_CTRL5',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'ENDIS_CTRL6',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'ENDIS_CTRL7',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_ENDIS_STAT_Bits',0,8,240,2,3
	.word	19210
	.byte	11
	.byte	'_Ifx_GTM_ATOM_AGC_FUPD_CTRL_Bits',0,8,243,2,16,4,12
	.byte	'FUPD_CTRL0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'FUPD_CTRL1',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'FUPD_CTRL2',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'FUPD_CTRL3',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'FUPD_CTRL4',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'FUPD_CTRL5',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'FUPD_CTRL6',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'FUPD_CTRL7',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'RSTCN0_CH0',0,4
	.word	8589
	.byte	2,14,2,35,0,12
	.byte	'RSTCN0_CH1',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'RSTCN0_CH2',0,4
	.word	8589
	.byte	2,10,2,35,0,12
	.byte	'RSTCN0_CH3',0,4
	.word	8589
	.byte	2,8,2,35,0,12
	.byte	'RSTCN0_CH4',0,4
	.word	8589
	.byte	2,6,2,35,0,12
	.byte	'RSTCN0_CH5',0,4
	.word	8589
	.byte	2,4,2,35,0,12
	.byte	'RSTCN0_CH6',0,4
	.word	8589
	.byte	2,2,2,35,0,12
	.byte	'RSTCN0_CH7',0,4
	.word	8589
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_FUPD_CTRL_Bits',0,8,133,3,3
	.word	19500
	.byte	11
	.byte	'_Ifx_GTM_ATOM_AGC_GLB_CTRL_Bits',0,8,136,3,16,4,12
	.byte	'HOST_TRIG',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8589
	.byte	7,24,2,35,0,12
	.byte	'RST_CH0',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'RST_CH1',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'RST_CH2',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'RST_CH3',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'RST_CH4',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'RST_CH5',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'RST_CH6',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'RST_CH7',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'UPEN_CTRL0',0,4
	.word	8589
	.byte	2,14,2,35,0,12
	.byte	'UPEN_CTRL1',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'UPEN_CTRL2',0,4
	.word	8589
	.byte	2,10,2,35,0,12
	.byte	'UPEN_CTRL3',0,4
	.word	8589
	.byte	2,8,2,35,0,12
	.byte	'UPEN_CTRL4',0,4
	.word	8589
	.byte	2,6,2,35,0,12
	.byte	'UPEN_CTRL5',0,4
	.word	8589
	.byte	2,4,2,35,0,12
	.byte	'UPEN_CTRL6',0,4
	.word	8589
	.byte	2,2,2,35,0,12
	.byte	'UPEN_CTRL7',0,4
	.word	8589
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_GLB_CTRL_Bits',0,8,156,3,3
	.word	19933
	.byte	11
	.byte	'_Ifx_GTM_ATOM_AGC_INT_TRIG_Bits',0,8,159,3,16,4,12
	.byte	'INT_TRIG0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'INT_TRIG1',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'INT_TRIG2',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'INT_TRIG3',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'INT_TRIG4',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'INT_TRIG5',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'INT_TRIG6',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'INT_TRIG7',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_INT_TRIG_Bits',0,8,170,3,3
	.word	20383
	.byte	11
	.byte	'_Ifx_GTM_ATOM_AGC_OUTEN_CTRL_Bits',0,8,173,3,16,4,12
	.byte	'OUTEN_CTRL0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'OUTEN_CTRL1',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'OUTEN_CTRL2',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'OUTEN_CTRL3',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'OUTEN_CTRL4',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'OUTEN_CTRL5',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'OUTEN_CTRL6',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'OUTEN_CTRL7',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_OUTEN_CTRL_Bits',0,8,184,3,3
	.word	20653
	.byte	11
	.byte	'_Ifx_GTM_ATOM_AGC_OUTEN_STAT_Bits',0,8,187,3,16,4,12
	.byte	'OUTEN_STAT0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'OUTEN_STAT1',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'OUTEN_STAT2',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'OUTEN_STAT3',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'OUTEN_STAT4',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'OUTEN_STAT5',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'OUTEN_STAT6',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'OUTEN_STAT7',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_OUTEN_STAT_Bits',0,8,198,3,3
	.word	20943
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_CM0_Bits',0,8,201,3,16,4,12
	.byte	'CM0',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_CM0_Bits',0,8,205,3,3
	.word	21233
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_CM1_Bits',0,8,208,3,16,4,12
	.byte	'CM1',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_CM1_Bits',0,8,212,3,3
	.word	21338
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_CN0_Bits',0,8,215,3,16,4,12
	.byte	'CN0',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_CN0_Bits',0,8,219,3,3
	.word	21443
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_CTRL_Bits',0,8,222,3,16,4,12
	.byte	'MODE',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'TB12_SEL',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'ACB',0,4
	.word	8589
	.byte	5,23,2,35,0,12
	.byte	'CMP_CTRL',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'EUPM',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'SL',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'CLK_SRC_SR',0,4
	.word	8589
	.byte	3,17,2,35,0,12
	.byte	'ECLK_SRC',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'WR_REQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TRIG_PULSE',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'UDMODE',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'RST_CCU0',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'OSM_TRIG',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'EXT_TRIG',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'EXTTRIGOUT',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'TRIGOUT',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'SLA',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'OSM',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'ABM',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'EXT_FUPD',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'SOMB',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'FREEZE',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_CTRL_Bits',0,8,248,3,3
	.word	21548
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_IRQ_EN_Bits',0,8,251,3,16,4,12
	.byte	'CCU0TC_IRQ_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'CCU1TC_IRQ_EN',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_IRQ_EN_Bits',0,8,128,4,3
	.word	22059
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_IRQ_FORCINT_Bits',0,8,131,4,16,4,12
	.byte	'TRG_CCU0TC',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TRG_CCU1TC',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_IRQ_FORCINT_Bits',0,8,136,4,3
	.word	22204
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_IRQ_MODE_Bits',0,8,139,4,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_IRQ_MODE_Bits',0,8,143,4,3
	.word	22353
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_IRQ_NOTIFY_Bits',0,8,146,4,16,4,12
	.byte	'CCU0TC',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'CCU1TC',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_IRQ_NOTIFY_Bits',0,8,151,4,3
	.word	22472
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_RDADDR_Bits',0,8,154,4,16,4,12
	.byte	'RDADDR0',0,4
	.word	8589
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	7,16,2,35,0,12
	.byte	'RDADDR1',0,4
	.word	8589
	.byte	9,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	8589
	.byte	7,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_RDADDR_Bits',0,8,160,4,3
	.word	22611
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_SOMB_Bits',0,8,163,4,16,4,12
	.byte	'MODE',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'TB12_SEL',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'ACB_1_0',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'ACB_4_3_2',0,4
	.word	8589
	.byte	3,23,2,35,0,12
	.byte	'CMP_CTRL',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'EUPM',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'SL',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8589
	.byte	3,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'WR_REQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	8589
	.byte	2,9,2,35,0,12
	.byte	'EXTTRIGOUT',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'TRIGOUT',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'ABM',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'SOMB',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'FREEZE',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMB_Bits',0,8,189,4,3
	.word	22767
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_SOMC_Bits',0,8,192,4,16,4,12
	.byte	'MODE',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'TB12_SEL',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'ACB_1_0',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'ACB_4_3_2',0,4
	.word	8589
	.byte	3,23,2,35,0,12
	.byte	'CMP_CTRL',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'EUPM',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'SL',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8589
	.byte	3,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'WR_REQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	8589
	.byte	2,9,2,35,0,12
	.byte	'EXTTRIGOUT',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'TRIGOUT',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'SLA',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'ABM',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'FREEZE',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMC_Bits',0,8,218,4,3
	.word	23318
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_SOMI_Bits',0,8,221,4,16,4,12
	.byte	'MODE',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'ACB0',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8589
	.byte	4,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'SL',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8589
	.byte	3,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	8589
	.byte	3,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'FREEZE',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMI_Bits',0,8,246,4,3
	.word	23868
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_SOMP_Bits',0,8,249,4,16,4,12
	.byte	'MODE',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'ADL',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'BITREV',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'SR0_TRIG',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'SL',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'CLK_SRC_SR',0,4
	.word	8589
	.byte	3,17,2,35,0,12
	.byte	'ECLK_SRC',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TRIG_PULSE',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'UDMODE',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'RST_CCU0',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'OSM_TRIG',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'EXT_TRIG',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'EXTTRIGOUT',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'TRIGOUT',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'OSM',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'EXT_FUPD',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'FREEZE',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMP_Bits',0,8,150,5,3
	.word	24430
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_SOMS_Bits',0,8,153,5,16,4,12
	.byte	'MODE',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'ACB0',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8589
	.byte	2,25,2,35,0,12
	.byte	'DSO',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'SL',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'CLK_SRC_SR',0,4
	.word	8589
	.byte	3,17,2,35,0,12
	.byte	'ECLK_SRC',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	8589
	.byte	3,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'OSM',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'EXT_FUPD',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'FREEZE',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMS_Bits',0,8,180,5,3
	.word	25040
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_SR0_Bits',0,8,183,5,16,4,12
	.byte	'SR0',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SR0_Bits',0,8,187,5,3
	.word	25624
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_SR1_Bits',0,8,190,5,16,4,12
	.byte	'SR1',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SR1_Bits',0,8,194,5,3
	.word	25729
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_STAT_Bits',0,8,197,5,16,4,12
	.byte	'OL',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8589
	.byte	15,16,2,35,0,12
	.byte	'ACBI',0,4
	.word	8589
	.byte	5,11,2,35,0,12
	.byte	'DV',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'WRF',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'DR',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'ACBO',0,4
	.word	8589
	.byte	5,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8589
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_STAT_Bits',0,8,207,5,3
	.word	25834
	.byte	11
	.byte	'_Ifx_GTM_AUX_IN_SRC_TIM_Bits',0,8,210,5,16,4,12
	.byte	'SRC_CH0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'SRC_CH1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'SRC_CH2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'SRC_CH3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'SRC_CH4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'SRC_CH5',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'SRC_CH6',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'SRC_CH7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	8,16,2,35,0,12
	.byte	'SEL_OUT_N_CH0',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'SEL_OUT_N_CH1',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'SEL_OUT_N_CH2',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'SEL_OUT_N_CH3',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'SEL_OUT_N_CH4',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'SEL_OUT_N_CH5',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'SEL_OUT_N_CH6',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'SEL_OUT_N_CH7',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_AUX_IN_SRC_TIM_Bits',0,8,230,5,3
	.word	26037
	.byte	11
	.byte	'_Ifx_GTM_BRC_EIRQ_EN_Bits',0,8,233,5,16,4,12
	.byte	'DEST_ERR_EIRQ_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'DID_EIRQ_EN0',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'DID_EIRQ_EN1',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'DID_EIRQ_EN2',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'DID_EIRQ_EN3',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'DID_EIRQ_EN4',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'DID_EIRQ_EN5',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'DID_EIRQ_EN6',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'DID_EIRQ_EN7',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'DID_EIRQ_EN8',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'DID_EIRQ_EN9',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'DID_EIRQ_EN10',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'DID_EIRQ_EN11',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	8589
	.byte	19,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_EIRQ_EN_Bits',0,8,249,5,3
	.word	26507
	.byte	11
	.byte	'_Ifx_GTM_BRC_IRQ_EN_Bits',0,8,252,5,16,4,12
	.byte	'DEST_ERR_IRQ_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'DID_IRQ_EN0',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'DID_IRQ_EN1',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'DID_IRQ_EN2',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'DID_IRQ_EN3',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'DID_IRQ_EN4',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'DID_IRQ_EN5',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'DID_IRQ_EN6',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'DID_IRQ_EN7',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'DID_IRQ_EN8',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'DID_IRQ_EN9',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'DID_IRQ_EN10',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'DID_IRQ_EN11',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	8589
	.byte	19,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_IRQ_EN_Bits',0,8,140,6,3
	.word	26915
	.byte	11
	.byte	'_Ifx_GTM_BRC_IRQ_FORCINT_Bits',0,8,143,6,16,4,12
	.byte	'TRG_DEST_ERR',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TRG_DID0',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TRG_DID1',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TRG_DID2',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TRG_DID3',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'TRG_DID4',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'TRG_DID5',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'TRG_DID6',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'TRG_DID7',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'TRG_DID8',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'TRG_DID9',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'TRG_DID10',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'TRG_DID11',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	8589
	.byte	19,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_IRQ_FORCINT_Bits',0,8,159,6,3
	.word	27308
	.byte	11
	.byte	'_Ifx_GTM_BRC_IRQ_MODE_Bits',0,8,162,6,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_IRQ_MODE_Bits',0,8,166,6,3
	.word	27672
	.byte	11
	.byte	'_Ifx_GTM_BRC_IRQ_NOTIFY_Bits',0,8,169,6,16,4,12
	.byte	'DEST_ERR',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'DID0',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'DID1',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'DID2',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'DID3',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'DID4',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'DID5',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'DID6',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'DID7',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'DID8',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'DID9',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'DID10',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'DID11',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	8589
	.byte	19,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_IRQ_NOTIFY_Bits',0,8,185,6,3
	.word	27783
	.byte	11
	.byte	'_Ifx_GTM_BRC_RST_Bits',0,8,188,6,16,4,12
	.byte	'RST',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8589
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_RST_Bits',0,8,192,6,3
	.word	28093
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC_ADDR_Bits',0,8,195,6,16,4,12
	.byte	'ADDR',0,4
	.word	8589
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	3,20,2,35,0,12
	.byte	'BRC_MODE',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	8589
	.byte	19,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_SRC_ADDR_Bits',0,8,201,6,3
	.word	28189
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC_DEST_Bits',0,8,204,6,16,4,12
	.byte	'EN_DEST0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'EN_DEST1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'EN_DEST2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'EN_DEST3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'EN_DEST4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'EN_DEST5',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'EN_DEST6',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'EN_DEST7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'EN_DEST8',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'EN_DEST9',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'EN_DEST10',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'EN_DEST11',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'EN_DEST12',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'EN_DEST13',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'EN_DEST14',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'EN_DEST15',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'EN_DEST16',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'EN_DEST17',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'EN_DEST18',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'EN_DEST19',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'EN_DEST20',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'EN_DEST21',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'EN_TRASHBIN',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	8589
	.byte	9,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_SRC_DEST_Bits',0,8,230,6,3
	.word	28339
	.byte	11
	.byte	'_Ifx_GTM_BRIDGE_MODE_Bits',0,8,233,6,16,4,12
	.byte	'BRG_MODE',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'MSK_WR_RSP',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'BYPASS_SYNC',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8589
	.byte	5,24,2,35,0,12
	.byte	'MODE_UP_PGR',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'BUFF_OVL',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'SYNC_INPUT_REG',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	8589
	.byte	3,16,2,35,0,12
	.byte	'BRG_RST',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	8589
	.byte	7,8,2,35,0,12
	.byte	'BUFF_DPT',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRIDGE_MODE_Bits',0,8,247,6,3
	.word	28906
	.byte	11
	.byte	'_Ifx_GTM_BRIDGE_PTR1_Bits',0,8,250,6,16,4,12
	.byte	'NEW_TRAN_PTR',0,4
	.word	8589
	.byte	5,27,2,35,0,12
	.byte	'FIRST_RSP_PTR',0,4
	.word	8589
	.byte	5,22,2,35,0,12
	.byte	'TRAN_IN_PGR',0,4
	.word	8589
	.byte	5,17,2,35,0,12
	.byte	'ABT_TRAN_PGR',0,4
	.word	8589
	.byte	5,12,2,35,0,12
	.byte	'FBC',0,4
	.word	8589
	.byte	6,6,2,35,0,12
	.byte	'RSP_TRAN_RDY',0,4
	.word	8589
	.byte	6,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRIDGE_PTR1_Bits',0,8,130,7,3
	.word	29237
	.byte	11
	.byte	'_Ifx_GTM_BRIDGE_PTR2_Bits',0,8,133,7,16,4,12
	.byte	'TRAN_IN_PGR2',0,4
	.word	8589
	.byte	5,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8589
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRIDGE_PTR2_Bits',0,8,137,7,3
	.word	29439
	.byte	11
	.byte	'_Ifx_GTM_CANOUTSEL0_Bits',0,8,140,7,16,4,12
	.byte	'SEL0',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'SEL1',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'SEL2',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'SEL3',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'SEL4',0,1
	.word	485
	.byte	4,4,2,35,2,12
	.byte	'SEL5',0,1
	.word	485
	.byte	4,0,2,35,2,12
	.byte	'SEL6',0,1
	.word	485
	.byte	4,4,2,35,3,12
	.byte	'SEL7',0,1
	.word	485
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_CANOUTSEL0_Bits',0,8,150,7,3
	.word	29552
	.byte	11
	.byte	'_Ifx_GTM_CANOUTSEL1_Bits',0,8,153,7,16,4,12
	.byte	'SEL0',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'SEL1',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'SEL2',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'SEL3',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_GTM_CANOUTSEL1_Bits',0,8,160,7,3
	.word	29745
	.byte	11
	.byte	'_Ifx_GTM_CCM_AEIM_STA_Bits',0,8,163,7,16,4,12
	.byte	'AEIM_XPT_ADDR',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'AEIM_XPT_STA',0,4
	.word	8589
	.byte	2,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8589
	.byte	6,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_AEIM_STA_Bits',0,8,169,7,3
	.word	29897
	.byte	11
	.byte	'_Ifx_GTM_CCM_ARP_CTRL_Bits',0,8,172,7,16,4,12
	.byte	'ADDR',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'SIZE',0,4
	.word	8589
	.byte	4,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8589
	.byte	4,8,2,35,0,12
	.byte	'DIS_PROT',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	8589
	.byte	6,1,2,35,0,12
	.byte	'WPROT_AEI',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_ARP_CTRL_Bits',0,8,180,7,3
	.word	30061
	.byte	11
	.byte	'_Ifx_GTM_CCM_ARP_PROT_Bits',0,8,183,7,16,4,12
	.byte	'WPROT0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'WPROT1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'WPROT2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'WPROT3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'WPROT4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'WPROT5',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'WPROT6',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'WPROT7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_ARP_PROT_Bits',0,8,194,7,3
	.word	30249
	.byte	11
	.byte	'_Ifx_GTM_CCM_ATOM_OUT_Bits',0,8,197,7,16,4,12
	.byte	'ATOM_I_OUT',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'ATOM_I_OUT_N',0,4
	.word	8589
	.byte	8,16,2,35,0,12
	.byte	'ATOM_IP1_OUT',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'ATOM_IP1_OUT_N',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_ATOM_OUT_Bits',0,8,203,7,3
	.word	30484
	.byte	11
	.byte	'_Ifx_GTM_CCM_CFG_Bits',0,8,206,7,16,4,12
	.byte	'EN_TIM',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'EN_TOM_SPE_TDTM',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'EN_ATOM_ADTM',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'EN_MCS',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'EN_DPLL_MAP',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'EN_BRC',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'EN_PSM',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'EN_CMP_MON',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	8,16,2,35,0,12
	.byte	'CLS_CLK_DIV',0,4
	.word	8589
	.byte	2,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8589
	.byte	12,2,2,35,0,12
	.byte	'TBU_DIR1',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'TBU_DIR2',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_CFG_Bits',0,8,221,7,3
	.word	30649
	.byte	11
	.byte	'_Ifx_GTM_CCM_CMU_CLK_CFG_Bits',0,8,224,7,16,4,12
	.byte	'CLK0_SRC',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'CLK1_SRC',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'CLK2_SRC',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'CLK3_SRC',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'reserved_14',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'CLK4_SRC',0,4
	.word	8589
	.byte	2,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'CLK5_SRC',0,4
	.word	8589
	.byte	2,10,2,35,0,12
	.byte	'reserved_22',0,4
	.word	8589
	.byte	2,8,2,35,0,12
	.byte	'CLK6_SRC',0,4
	.word	8589
	.byte	2,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8589
	.byte	2,4,2,35,0,12
	.byte	'CLK7_SRC',0,4
	.word	8589
	.byte	2,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8589
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_CMU_CLK_CFG_Bits',0,8,242,7,3
	.word	30984
	.byte	11
	.byte	'_Ifx_GTM_CCM_CMU_FXCLK_CFG_Bits',0,8,245,7,16,4,12
	.byte	'FXCLK0_SRC',0,4
	.word	8589
	.byte	4,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8589
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_CMU_FXCLK_CFG_Bits',0,8,249,7,3
	.word	31401
	.byte	11
	.byte	'_Ifx_GTM_CCM_EXT_CAP_EN_Bits',0,8,252,7,16,4,12
	.byte	'TIM_I_EXT_CAP_EN',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'TIM_IP1_EXT_CAP_EN',0,4
	.word	8589
	.byte	8,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_EXT_CAP_EN_Bits',0,8,129,8,3
	.word	31524
	.byte	11
	.byte	'_Ifx_GTM_CCM_HW_CONF_Bits',0,8,132,8,16,4,12
	.byte	'GRSTEN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'BRIDGE_MODE_RST',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'SYNC_INPUT_REG',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'CFG_CLOCK_RATE',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'ATOM_OUT_RST',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'ATOM_TRIG_CHAIN',0,4
	.word	8589
	.byte	3,24,2,35,0,12
	.byte	'TOM_OUT_RST',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'TOM_TRIG_CHAIN',0,4
	.word	8589
	.byte	3,20,2,35,0,12
	.byte	'RAM_INIT_RST',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'ERM',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'ARU_CONNECT_CONFIG',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'IRQ_MODE_LEVEL',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'IRQ_MODE_PULSE',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'IRQ_MODE_PULSE_NOTIFY',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'IRQ_MODE_SINGLE_PULSE',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'ATOM_TRIG_INTCHAIN',0,4
	.word	8589
	.byte	4,8,2,35,0,12
	.byte	'TOM_TRIG_INTCHAIN',0,4
	.word	8589
	.byte	5,3,2,35,0,12
	.byte	'INT_CLK_EN_GEN',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8589
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_HW_CONF_Bits',0,8,154,8,3
	.word	31678
	.byte	11
	.byte	'_Ifx_GTM_CCM_PROT_Bits',0,8,157,8,16,4,12
	.byte	'CLS_PROT',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8589
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_PROT_Bits',0,8,161,8,3
	.word	32260
	.byte	11
	.byte	'_Ifx_GTM_CCM_TIM_AUX_IN_SRC_Bits',0,8,164,8,16,4,12
	.byte	'SRC_CH0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'SRC_CH1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'SRC_CH2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'SRC_CH3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'SRC_CH4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'SRC_CH5',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'SRC_CH6',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'SRC_CH7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	8,16,2,35,0,12
	.byte	'SEL_OUT_N_CH0',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'SEL_OUT_N_CH1',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'SEL_OUT_N_CH2',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'SEL_OUT_N_CH3',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'SEL_OUT_N_CH4',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'SEL_OUT_N_CH5',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'SEL_OUT_N_CH6',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'SEL_OUT_N_CH7',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_TIM_AUX_IN_SRC_Bits',0,8,184,8,3
	.word	32363
	.byte	11
	.byte	'_Ifx_GTM_CCM_TOM_OUT_Bits',0,8,187,8,16,4,12
	.byte	'TOM_OUT',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'TOM_OUT_N',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_TOM_OUT_Bits',0,8,191,8,3
	.word	32841
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM_CH_CTRL1_Bits',0,8,194,8,16,4,12
	.byte	'O1SEL_0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'I1SEL_0',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'SWAP_0',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'O1F_0',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'XDT_EN_0_1',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'O1SEL_1',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'I1SEL_1',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'SH_EN_1',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'SWAP_1',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'O1F_1',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'reserved_14',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'O1SEL_2',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'I1SEL_2',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'SH_EN_2',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'SWAP_2',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'O1F_2',0,4
	.word	8589
	.byte	2,10,2,35,0,12
	.byte	'XDT_EN_2_3',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'O1SEL_3',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'I1SEL_3',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'SH_EN_3',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'SWAP_3',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'O1F_3',0,4
	.word	8589
	.byte	2,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8589
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_CTRL1_Bits',0,8,222,8,3
	.word	32948
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM_CH_CTRL2_Bits',0,8,225,8,16,4,12
	.byte	'POL0_0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'OC0_0',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'SL0_0',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'DT0_0',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'POL1_0',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'OC1_0',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'SL1_0',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'DT1_0',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'POL0_1',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'OC0_1',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'SL0_1',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'DT0_1',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'POL1_1',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'OC1_1',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'SL1_1',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'DT1_1',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'POL0_2',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'OC0_2',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'SL0_2',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'DT0_2',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'POL1_2',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'OC1_2',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'SL1_2',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'DT1_2',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'POL0_3',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'OC0_3',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'SL0_3',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'DT0_3',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'POL1_3',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'OC1_3',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'SL1_3',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'DT1_3',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_CTRL2_Bits',0,8,131,9,3
	.word	33533
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM_CH_CTRL2_SR_Bits',0,8,134,9,16,4,12
	.byte	'POL0_0_SR',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'OC0_0_SR',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'SL0_0_SR',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'DT0_0_SR',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'POL1_0_SR',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'OC1_0_SR',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'SL1_0_SR',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'DT1_0_SR',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'POL0_1_SR',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'OC0_1_SR',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'SL0_1_SR',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'DT0_1_SR',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'POL1_1_SR',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'OC1_1_SR',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'SL1_1_SR',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'DT1_1_SR',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'POL0_2_SR',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'OC0_2_SR',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'SL0_2_SR',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'DT0_2_SR',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'POL1_2_SR',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'OC1_2_SR',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'SL1_2_SR',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'DT1_2_SR',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'POL0_3_SR',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'OC0_3_SR',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'SL0_3_SR',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'DT0_3_SR',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'POL1_3_SR',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'OC1_3_SR',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'SL1_3_SR',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'DT1_3_SR',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_CTRL2_SR_Bits',0,8,168,9,3
	.word	34164
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM_CH_CTRL3_Bits',0,8,171,9,16,4,12
	.byte	'CII0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'CIS0',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TSEL0_0',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TSEL1_0',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8589
	.byte	4,24,2,35,0,12
	.byte	'CII1',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'CIS1',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'TSEL0_1',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'TSEL1_1',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8589
	.byte	4,16,2,35,0,12
	.byte	'CII2',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'CIS2',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TSEL0_2',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TSEL1_2',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8589
	.byte	4,8,2,35,0,12
	.byte	'CII3',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'CIS3',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'TSEL0_3',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'TSEL1_3',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8589
	.byte	4,0,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_CTRL3_Bits',0,8,193,9,3
	.word	34897
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM_CH_DTV_Bits',0,8,196,9,16,4,12
	.byte	'RELRISE',0,4
	.word	8589
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8589
	.byte	6,16,2,35,0,12
	.byte	'RELFALL',0,4
	.word	8589
	.byte	10,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8589
	.byte	6,0,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_DTV_Bits',0,8,202,9,3
	.word	35347
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM_CH_SR_Bits',0,8,205,9,16,4,12
	.byte	'SL0_0_SR_SR',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'SL1_0_SR_SR',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'SL0_1_SR_SR',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'SL1_1_SR_SR',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'SL0_2_SR_SR',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'SL1_2_SR_SR',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'SL0_3_SR_SR',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'SL1_3_SR_SR',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_SR_Bits',0,8,216,9,3
	.word	35506
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM_CTRL_Bits',0,8,219,9,16,4,12
	.byte	'CLK_SEL',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'DTM_SEL',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'UPD_MODE',0,4
	.word	8589
	.byte	3,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'SR_UPD_EN',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	7,16,2,35,0,12
	.byte	'SHUT_OFF_RST',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	8589
	.byte	15,0,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CTRL_Bits',0,8,229,9,3
	.word	35785
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM_PS_CTRL_Bits',0,8,232,9,16,4,12
	.byte	'RELBLK',0,4
	.word	8589
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8589
	.byte	6,16,2,35,0,12
	.byte	'PSU_IN_SEL',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'IN_POL',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TIM_SEL',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'reserved_19',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'SHIFT_SEL',0,4
	.word	8589
	.byte	2,10,2,35,0,12
	.byte	'reserved_22',0,4
	.word	8589
	.byte	10,0,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_PS_CTRL_Bits',0,8,242,9,3
	.word	36026
	.byte	11
	.byte	'_Ifx_GTM_CFG_Bits',0,8,245,9,16,4,12
	.byte	'SRC_IN_MUX',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8589
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_GTM_CFG_Bits',0,8,249,9,3
	.word	36270
	.byte	11
	.byte	'_Ifx_GTM_CLC_Bits',0,8,252,9,16,4,12
	.byte	'DISR',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'DISS',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'EDIS',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	288
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_GTM_CLC_Bits',0,8,131,10,3
	.word	36365
	.byte	11
	.byte	'_Ifx_GTM_CLS_CLK_CFG_Bits',0,8,134,10,16,4,12
	.byte	'CLS0_CLK_DIV',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'CLS1_CLK_DIV',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'CLS2_CLK_DIV',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'CLS3_CLK_DIV',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'CLS4_CLK_DIV',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'CLS5_CLK_DIV',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'reserved_14',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	2,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8589
	.byte	2,10,2,35,0,12
	.byte	'reserved_22',0,4
	.word	8589
	.byte	2,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CLS_CLK_CFG_Bits',0,8,149,10,3
	.word	36508
	.byte	11
	.byte	'_Ifx_GTM_CMP_EIRQ_EN_Bits',0,8,152,10,16,4,12
	.byte	'ABWC0_EN_EIRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'ABWC1_EN_EIRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'ABWC2_EN_EIRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'ABWC3_EN_EIRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'ABWC4_EN_EIRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'ABWC5_EN_EIRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'ABWC6_EN_EIRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'ABWC7_EN_EIRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'ABWC8_EN_EIRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'ABWC9_EN_EIRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'ABWC10_EN_EIRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'ABWC11_EN_EIRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'TBWC0_EN_EIRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'TBWC1_EN_EIRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'TBWC2_EN_EIRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'TBWC3_EN_EIRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'TBWC4_EN_EIRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TBWC5_EN_EIRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TBWC6_EN_EIRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TBWC7_EN_EIRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'TBWC8_EN_EIRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TBWC9_EN_EIRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TBWC10_EN_EIRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'TBWC11_EN_EIRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_EIRQ_EN_Bits',0,8,179,10,3
	.word	36880
	.byte	11
	.byte	'_Ifx_GTM_CMP_EN_Bits',0,8,182,10,16,4,12
	.byte	'ABWC0_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'ABWC1_EN',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'ABWC2_EN',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'ABWC3_EN',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'ABWC4_EN',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'ABWC5_EN',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'ABWC6_EN',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'ABWC7_EN',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'ABWC8_EN',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'ABWC9_EN',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'ABWC10_EN',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'ABWC11_EN',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'TBWC0_EN',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'TBWC1_EN',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'TBWC2_EN',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'TBWC3_EN',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'TBWC4_EN',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TBWC5_EN',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TBWC6_EN',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TBWC7_EN',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'TBWC8_EN',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TBWC9_EN',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TBWC10_EN',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'TBWC11_EN',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_EN_Bits',0,8,209,10,3
	.word	37574
	.byte	11
	.byte	'_Ifx_GTM_CMP_IRQ_EN_Bits',0,8,212,10,16,4,12
	.byte	'ABWC0_EN_IRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'ABWC1_EN_IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'ABWC2_EN_IRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'ABWC3_EN_IRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'ABWC4_EN_IRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'ABWC5_EN_IRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'ABWC6_EN_IRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'ABWC7_EN_IRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'ABWC8_EN_IRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'ABWC9_EN_IRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'ABWC10_EN_IRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'ABWC11_EN_IRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'TBWC0_EN_IRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'TBWC1_EN_IRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'TBWC2_EN_IRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'TBWC3_EN_IRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'TBWC4_EN_IRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TBWC5_EN_IRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TBWC6_EN_IRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TBWC7_EN_IRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'TBWC8_EN_IRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TBWC9_EN_IRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TBWC10_EN_IRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'TBWC11_EN_IRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_IRQ_EN_Bits',0,8,239,10,3
	.word	38138
	.byte	11
	.byte	'_Ifx_GTM_CMP_IRQ_FORCINT_Bits',0,8,242,10,16,4,12
	.byte	'TRG_ABWC0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TRG_ABWC1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TRG_ABWC2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TRG_ABWC3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TRG_ABWC4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'TRG_ABWC5',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'TRG_ABWC6',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'TRG_ABWC7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'TRG_ABWC8',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'TRG_ABWC9',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'TRG_ABWC10',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'TRG_ABWC11',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'TRG_TBWC0',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'TRG_TBWC1',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'TRG_TBWC2',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'TRG_TBWC3',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'TRG_TBWC4',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TRG_TBWC5',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TRG_TBWC6',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TRG_TBWC7',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'TRG_TBWC8',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TRG_TBWC9',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TRG_TBWC10',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'TRG_TBWC11',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_IRQ_FORCINT_Bits',0,8,141,11,3
	.word	38806
	.byte	11
	.byte	'_Ifx_GTM_CMP_IRQ_MODE_Bits',0,8,144,11,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_IRQ_MODE_Bits',0,8,148,11,3
	.word	39412
	.byte	11
	.byte	'_Ifx_GTM_CMP_IRQ_NOTIFY_Bits',0,8,151,11,16,4,12
	.byte	'ABWC0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'ABWC1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'ABWC2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'ABWC3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'ABWC4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'ABWC5',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'ABWC6',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'ABWC7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'ABWC8',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'ABWC9',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'ABWC10',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'ABWC11',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'TBWC0',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'TBWC1',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'TBWC2',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'TBWC3',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'TBWC4',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TBWC5',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TBWC6',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TBWC7',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'TBWC8',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TBWC9',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TBWC10',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'TBWC11',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_IRQ_NOTIFY_Bits',0,8,178,11,3
	.word	39523
	.byte	11
	.byte	'_Ifx_GTM_CMU_CLK_CTRL_Bits',0,8,181,11,16,4,12
	.byte	'CLK0_EXT_DIVIDER',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'CLK1_EXT_DIVIDER',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'CLK2_EXT_DIVIDER',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'CLK3_EXT_DIVIDER',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'CLK4_EXT_DIVIDER',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'CLK5_EXT_DIVIDER',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'CLK6_EXT_DIVIDER',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'CLK7_EXT_DIVIDER',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'CLK8_EXT_DIVIDER',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_CLK_CTRL_Bits',0,8,193,11,3
	.word	40031
	.byte	11
	.byte	'_Ifx_GTM_CMU_CLK_EN_Bits',0,8,196,11,16,4,12
	.byte	'EN_CLK0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'EN_CLK1',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'EN_CLK2',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'EN_CLK3',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'EN_CLK4',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'EN_CLK5',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'EN_CLK6',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'EN_CLK7',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'EN_ECLK0',0,4
	.word	8589
	.byte	2,14,2,35,0,12
	.byte	'EN_ECLK1',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'EN_ECLK2',0,4
	.word	8589
	.byte	2,10,2,35,0,12
	.byte	'EN_FXCLK',0,4
	.word	8589
	.byte	2,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_CLK_EN_Bits',0,8,211,11,3
	.word	40374
	.byte	11
	.byte	'_Ifx_GTM_CMU_CLK__CTRL_Bits',0,8,214,11,16,4,12
	.byte	'CLK_CNT',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'CLK_SEL',0,4
	.word	8589
	.byte	2,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8589
	.byte	6,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_CLK__CTRL_Bits',0,8,219,11,3
	.word	40694
	.byte	11
	.byte	'_Ifx_GTM_CMU_ECLK_DEN_Bits',0,8,222,11,16,4,12
	.byte	'ECLK_DEN',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_ECLK_DEN_Bits',0,8,226,11,3
	.word	40826
	.byte	11
	.byte	'_Ifx_GTM_CMU_ECLK_NUM_Bits',0,8,229,11,16,4,12
	.byte	'ECLK_NUM',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_ECLK_NUM_Bits',0,8,233,11,3
	.word	40938
	.byte	11
	.byte	'_Ifx_GTM_CMU_FXCLK_CTRL_Bits',0,8,236,11,16,4,12
	.byte	'FXCLK_SEL',0,4
	.word	8589
	.byte	4,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8589
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_FXCLK_CTRL_Bits',0,8,240,11,3
	.word	41050
	.byte	11
	.byte	'_Ifx_GTM_CMU_GCLK_DEN_Bits',0,8,243,11,16,4,12
	.byte	'GCLK_DEN',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_GCLK_DEN_Bits',0,8,247,11,3
	.word	41166
	.byte	11
	.byte	'_Ifx_GTM_CMU_GCLK_NUM_Bits',0,8,250,11,16,4,12
	.byte	'GCLK_NUM',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_GCLK_NUM_Bits',0,8,254,11,3
	.word	41278
	.byte	11
	.byte	'_Ifx_GTM_CMU_GLB_CTRL_Bits',0,8,129,12,16,4,12
	.byte	'ARU_ADDR_RSTGLB',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8589
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_GLB_CTRL_Bits',0,8,133,12,3
	.word	41390
	.byte	11
	.byte	'_Ifx_GTM_CTRL_Bits',0,8,136,12,16,4,12
	.byte	'RF_PROT',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TO_MODE',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'TO_VAL',0,4
	.word	8589
	.byte	5,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	3,20,2,35,0,12
	.byte	'AEIM_CLUSTER',0,4
	.word	8589
	.byte	4,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_CTRL_Bits',0,8,145,12,3
	.word	41508
	.byte	11
	.byte	'_Ifx_GTM_DATAIN_Bits',0,8,148,12,16,4,12
	.byte	'DATA',0,4
	.word	288
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_GTM_DATAIN_Bits',0,8,151,12,3
	.word	41708
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ACB_Bits',0,8,154,12,16,4,12
	.byte	'ACB_0',0,4
	.word	8589
	.byte	5,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8589
	.byte	3,24,2,35,0,12
	.byte	'ACB_1',0,4
	.word	8589
	.byte	5,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	8589
	.byte	3,16,2,35,0,12
	.byte	'ACB_2',0,4
	.word	8589
	.byte	5,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	8589
	.byte	3,8,2,35,0,12
	.byte	'ACB_3',0,4
	.word	8589
	.byte	5,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8589
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ACB_Bits',0,8,164,12,3
	.word	41781
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ACT_STA_Bits',0,8,167,12,16,4,12
	.byte	'ACT_N',0,4
	.word	8589
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ACT_STA_Bits',0,8,170,12,3
	.word	42001
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ADD_IN_CAL1_Bits',0,8,173,12,16,4,12
	.byte	'ADD_IN_CAL1',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADD_IN_CAL1_Bits',0,8,177,12,3
	.word	42087
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ADD_IN_CAL2_Bits',0,8,180,12,16,4,12
	.byte	'ADD_IN_CAL2',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADD_IN_CAL2_Bits',0,8,184,12,3
	.word	42210
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ADD_IN_LD1_Bits',0,8,187,12,16,4,12
	.byte	'ADD_IN_LD1',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADD_IN_LD1_Bits',0,8,191,12,3
	.word	42333
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ADD_IN_LD2_Bits',0,8,194,12,16,4,12
	.byte	'ADD_IN_LD2',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADD_IN_LD2_Bits',0,8,198,12,3
	.word	42453
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ADT_S_Bits',0,8,201,12,16,4,12
	.byte	'PD_S',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'NS',0,4
	.word	8589
	.byte	6,10,2,35,0,12
	.byte	'reserved_22',0,4
	.word	8589
	.byte	2,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADT_S_Bits',0,8,207,12,3
	.word	42573
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ADT_TI_Bits',0,8,210,12,16,4,12
	.byte	'PD',0,4
	.word	8589
	.byte	13,19,2,35,0,12
	.byte	'TINT',0,4
	.word	8589
	.byte	3,16,2,35,0,12
	.byte	'NT',0,4
	.word	8589
	.byte	3,13,2,35,0,12
	.byte	'reserved_19',0,4
	.word	8589
	.byte	5,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADT_TI_Bits',0,8,217,12,3
	.word	42714
	.byte	11
	.byte	'_Ifx_GTM_DPLL_AOSV_2_Bits',0,8,220,12,16,4,12
	.byte	'AOSV_2A',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'AOSV_2B',0,4
	.word	8589
	.byte	8,16,2,35,0,12
	.byte	'AOSV_2C',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'AOSV_2D',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_AOSV_2_Bits',0,8,226,12,3
	.word	42871
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APS_Bits',0,8,229,12,16,4,12
	.byte	'reserved_0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'WAPS',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'APS',0,4
	.word	8589
	.byte	6,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	5,19,2,35,0,12
	.byte	'WAPS_1C2',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'APS_1C2',0,4
	.word	8589
	.byte	6,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8589
	.byte	12,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_Bits',0,8,238,12,3
	.word	43014
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APS_1C3_Bits',0,8,241,12,16,4,12
	.byte	'reserved_0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'APS_1C3',0,4
	.word	8589
	.byte	6,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_1C3_Bits',0,8,246,12,3
	.word	43212
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APS_1C3_EXT_Bits',0,8,249,12,16,4,12
	.byte	'reserved_0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'APS_1C3',0,4
	.word	8589
	.byte	7,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_1C3_EXT_Bits',0,8,254,12,3
	.word	43344
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APS_EXT_Bits',0,8,129,13,16,4,12
	.byte	'reserved_0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'WAPS',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'APS',0,4
	.word	8589
	.byte	7,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	4,19,2,35,0,12
	.byte	'WAPS_1C2',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'APS_1C2',0,4
	.word	8589
	.byte	7,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	8589
	.byte	11,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_EXT_Bits',0,8,138,13,3
	.word	43484
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APS_SYNC_Bits',0,8,141,13,16,4,12
	.byte	'APS_1C2_EXT',0,4
	.word	8589
	.byte	6,26,2,35,0,12
	.byte	'APS_1C2_STATUS',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	8589
	.byte	7,18,2,35,0,12
	.byte	'APS_1C2_OLD',0,4
	.word	8589
	.byte	6,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8589
	.byte	12,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_SYNC_Bits',0,8,148,13,3
	.word	43690
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APS_SYNC_EXT_Bits',0,8,151,13,16,4,12
	.byte	'APS_1C2_EXT',0,4
	.word	8589
	.byte	7,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	8589
	.byte	8,17,2,35,0,12
	.byte	'APS_1C2_STATUS',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'APS_1C2_OLD',0,4
	.word	8589
	.byte	7,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	8589
	.byte	9,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_SYNC_EXT_Bits',0,8,158,13,3
	.word	43878
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APT_Bits',0,8,161,13,16,4,12
	.byte	'reserved_0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'WAPT',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'APT',0,4
	.word	8589
	.byte	10,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'WAPT_2B',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'APT_2B',0,4
	.word	8589
	.byte	10,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APT_Bits',0,8,170,13,3
	.word	44074
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APT_2C_Bits',0,8,173,13,16,4,12
	.byte	'reserved_0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'APT_2C',0,4
	.word	8589
	.byte	10,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8589
	.byte	20,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APT_2C_Bits',0,8,178,13,3
	.word	44271
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APT_SYNC_Bits',0,8,181,13,16,4,12
	.byte	'APT_2B_EXT',0,4
	.word	8589
	.byte	6,26,2,35,0,12
	.byte	'APT_2B_STATUS',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	8589
	.byte	7,18,2,35,0,12
	.byte	'APT_2B_OLD',0,4
	.word	8589
	.byte	10,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APT_SYNC_Bits',0,8,188,13,3
	.word	44401
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CDT_SX_Bits',0,8,191,13,16,4,12
	.byte	'CDT_SX',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CDT_SX_Bits',0,8,195,13,3
	.word	44586
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CDT_SX_NOM_Bits',0,8,198,13,16,4,12
	.byte	'CDT_SX_NOM',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CDT_SX_NOM_Bits',0,8,202,13,3
	.word	44694
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CDT_TX_Bits',0,8,205,13,16,4,12
	.byte	'CDT_TX',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CDT_TX_Bits',0,8,209,13,3
	.word	44814
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CDT_TX_NOM_Bits',0,8,212,13,16,4,12
	.byte	'CDT_TX_NOM',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CDT_TX_NOM_Bits',0,8,216,13,3
	.word	44922
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CNT_NUM_1_Bits',0,8,219,13,16,4,12
	.byte	'CNT_NUM_1',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CNT_NUM_1_Bits',0,8,223,13,3
	.word	45042
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CNT_NUM_2_Bits',0,8,226,13,16,4,12
	.byte	'CNT_NUM_2',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CNT_NUM_2_Bits',0,8,230,13,3
	.word	45159
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CSN_MAX_Bits',0,8,233,13,16,4,12
	.byte	'CSN_MAX',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CSN_MAX_Bits',0,8,237,13,3
	.word	45276
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CSN_MIN_Bits',0,8,240,13,16,4,12
	.byte	'CSN_MIN',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CSN_MIN_Bits',0,8,244,13,3
	.word	45387
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTN_MAX_Bits',0,8,247,13,16,4,12
	.byte	'CTN_MAX',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTN_MAX_Bits',0,8,251,13,3
	.word	45498
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTN_MIN_Bits',0,8,254,13,16,4,12
	.byte	'CTN_MIN',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTN_MIN_Bits',0,8,130,14,3
	.word	45609
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_0_Bits',0,8,133,14,16,4,12
	.byte	'MLT',0,4
	.word	8589
	.byte	10,22,2,35,0,12
	.byte	'IFP',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'SNU',0,4
	.word	8589
	.byte	5,16,2,35,0,12
	.byte	'TNU',0,4
	.word	8589
	.byte	9,7,2,35,0,12
	.byte	'AMS',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'AMT',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'IDS',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'IDT',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'SEN',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'TEN',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'RMO',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_0_Bits',0,8,146,14,3
	.word	45720
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_0_SHADOW_STATE_Bits',0,8,149,14,16,4,12
	.byte	'reserved_0',0,4
	.word	8589
	.byte	10,22,2,35,0,12
	.byte	'IFP',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8589
	.byte	14,7,2,35,0,12
	.byte	'AMS',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'IDS',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8589
	.byte	3,1,2,35,0,12
	.byte	'RMO',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_0_SHADOW_STATE_Bits',0,8,159,14,3
	.word	45952
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_0_SHADOW_TRIGGER_Bits',0,8,162,14,16,4,12
	.byte	'MLT',0,4
	.word	8589
	.byte	10,22,2,35,0,12
	.byte	'IFP',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8589
	.byte	15,6,2,35,0,12
	.byte	'AMT',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'IDT',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8589
	.byte	2,1,2,35,0,12
	.byte	'RMO',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_0_SHADOW_TRIGGER_Bits',0,8,172,14,3
	.word	46196
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_1_Bits',0,8,175,14,16,4,12
	.byte	'DMO',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'DEN',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'IDDS',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'COA',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'PIT',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'SGE1',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'DLM1',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'PCM1',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'SGE2',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'DLM2',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'PCM2',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'SYN_NS',0,4
	.word	8589
	.byte	5,16,2,35,0,12
	.byte	'SYN_NT',0,4
	.word	8589
	.byte	6,10,2,35,0,12
	.byte	'LCD',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'SWR',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'SYSF',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'TS0_HRS',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'TS0_HRT',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'SMC',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'SSL',0,4
	.word	8589
	.byte	2,2,2,35,0,12
	.byte	'TSL',0,4
	.word	8589
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_1_Bits',0,8,198,14,3
	.word	46437
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_11_Bits',0,8,201,14,16,4,12
	.byte	'SIP1',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'ERZ1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'PCMF1',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'FSYL1',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'INCF1',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'PCMF1_INCCNT_B',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'ADT',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'ADS',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'SIP2',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'ERZ2',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'PCMF2',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'FSYL2',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'INCF2',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'PCMF2_INCCNT_B',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'STATE_EXT',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'ACBU',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'WSIP1',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'WERZ1',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'WPCMF1',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'WFSYL1',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'WINCF1',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'WPCMF1_INCCNT_B',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'WADT',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'WADS',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'WSIP2',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'WERZ2',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'WPCMF2',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'WFSYL2',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'WINCF2',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'WPCMF2_INCCNT_B',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'WSTATE_EXT',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'WACBU',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_11_Bits',0,8,235,14,3
	.word	46841
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_1_SHADOW_STATE_Bits',0,8,238,14,16,4,12
	.byte	'DMO',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8589
	.byte	2,29,2,35,0,12
	.byte	'COA',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'SGE1',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'DLM1',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'PCM1',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'SGE2',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'DLM2',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'PCM2',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8589
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_1_SHADOW_STATE_Bits',0,8,251,14,3
	.word	47496
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_1_SHADOW_TRIGGER_Bits',0,8,254,14,16,4,12
	.byte	'DMO',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8589
	.byte	2,29,2,35,0,12
	.byte	'COA',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'PIT',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'SGE1',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'DLM1',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'PCM1',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_1_SHADOW_TRIGGER_Bits',0,8,136,15,3
	.word	47782
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_2_Bits',0,8,139,15,16,4,12
	.byte	'reserved_0',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'AEN0',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'AEN1',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'AEN2',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'AEN3',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'AEN4',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'AEN5',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'AEN6',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'AEN7',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'WAD0',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'WAD1',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'WAD2',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'WAD3',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'WAD4',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'WAD5',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'WAD6',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'WAD7',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_2_Bits',0,8,159,15,3
	.word	48016
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_3_Bits',0,8,162,15,16,4,12
	.byte	'reserved_0',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'AEN8',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'AEN9',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'AEN10',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'AEN11',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'AEN12',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'AEN13',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'AEN14',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'AEN15',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'WAD8',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'WAD9',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'WAD10',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'WAD11',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'WAD12',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'WAD13',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'WAD14',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'WAD15',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_3_Bits',0,8,182,15,3
	.word	48384
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_4_Bits',0,8,185,15,16,4,12
	.byte	'reserved_0',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'AEN16',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'AEN17',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'AEN18',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'AEN19',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'AEN20',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'AEN21',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'AEN22',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'AEN23',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'WAD16',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'WAD17',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'WAD18',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'WAD19',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'WAD20',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'WAD21',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'WAD22',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'WAD23',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_4_Bits',0,8,205,15,3
	.word	48764
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_5_Bits',0,8,208,15,16,4,12
	.byte	'reserved_0',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'AEN24',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'AEN25',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'AEN26',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'AEN27',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'AEN28',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'AEN29',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'AEN30',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'AEN31',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'WAD24',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'WAD25',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'WAD26',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'WAD27',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'WAD28',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'WAD29',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'WAD30',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'WAD31',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_5_Bits',0,8,228,15,3
	.word	49148
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_EXT_Bits',0,8,231,15,16,4,12
	.byte	'SNU',0,4
	.word	8589
	.byte	6,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	8589
	.byte	10,16,2,35,0,12
	.byte	'SYN_NS',0,4
	.word	8589
	.byte	6,10,2,35,0,12
	.byte	'reserved_22',0,4
	.word	8589
	.byte	10,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_EXT_Bits',0,8,237,15,3
	.word	49532
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DLA_Bits',0,8,240,15,16,4,12
	.byte	'DLA',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DLA_Bits',0,8,244,15,3
	.word	49681
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DTA_Bits',0,8,247,15,16,4,12
	.byte	'DTA',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DTA_Bits',0,8,251,15,3
	.word	49780
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DT_S_Bits',0,8,254,15,16,4,12
	.byte	'DT_S',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_S_Bits',0,8,130,16,3
	.word	49879
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DT_S_ACT_Bits',0,8,133,16,16,4,12
	.byte	'DT_S_ACT',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_S_ACT_Bits',0,8,137,16,3
	.word	49981
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DT_S_START_Bits',0,8,140,16,16,4,12
	.byte	'DPLL_DT_S_START',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_S_START_Bits',0,8,144,16,3
	.word	50095
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DT_TI_Bits',0,8,147,16,16,4,12
	.byte	'DT_T',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_TI_Bits',0,8,151,16,3
	.word	50220
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DT_T_ACT_Bits',0,8,154,16,16,4,12
	.byte	'DT_T_ACT',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_T_ACT_Bits',0,8,158,16,3
	.word	50324
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DT_T_START_Bits',0,8,161,16,16,4,12
	.byte	'DPLL_DT_T_START',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_T_START_Bits',0,8,165,16,3
	.word	50438
	.byte	11
	.byte	'_Ifx_GTM_DPLL_EDT_S_Bits',0,8,168,16,16,4,12
	.byte	'EDT_S',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_EDT_S_Bits',0,8,172,16,3
	.word	50563
	.byte	11
	.byte	'_Ifx_GTM_DPLL_EDT_T_Bits',0,8,175,16,16,4,12
	.byte	'EDT_T',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_EDT_T_Bits',0,8,179,16,3
	.word	50668
	.byte	11
	.byte	'_Ifx_GTM_DPLL_EIRQ_EN_Bits',0,8,182,16,16,4,12
	.byte	'PDI_EIRQ_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'PEI_EIRQ_EN',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TINI_EIRQ_EN',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TAXI_EIRQ_EN',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'SISI_EIRQ_EN',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'TISI_EIRQ_EN',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'MSI_EIRQ_EN',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'MTI_EIRQ_EN',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'SASI_EIRQ_EN',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'TASI_EIRQ_EN',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'PWI_EIRQ_EN',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'W2I_EIRQ_EN',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'W1I_EIRQ_EN',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'GL1I_EIRQ_EN',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'LL1I_EIRQ_EN',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'EI_EIRQ_EN',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'GL2I_EIRQ_EN',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'LL2I_EIRQ_EN',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TE0I_EIRQ_EN',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TE1I_EIRQ_EN',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'TE2I_EIRQ_EN',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TE3I_EIRQ_EN',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TE4I_EIRQ_EN',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'CDTI_EIRQ_EN',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'CDSI_EIRQ_EN',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'TORI_EIRQ_EN',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'SORI_EIRQ_EN',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'DCGI_EIRQ_EN',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8589
	.byte	4,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_EIRQ_EN_Bits',0,8,213,16,3
	.word	50773
	.byte	11
	.byte	'_Ifx_GTM_DPLL_FTV_S_Bits',0,8,216,16,16,4,12
	.byte	'STATE_FT',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_FTV_S_Bits',0,8,220,16,3
	.word	51528
	.byte	11
	.byte	'_Ifx_GTM_DPLL_FTV_T_Bits',0,8,223,16,16,4,12
	.byte	'TRIGGER_FT',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_FTV_T_Bits',0,8,227,16,3
	.word	51636
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ID_PMTR_Bits',0,8,230,16,16,4,12
	.byte	'ID_PMTR_X',0,4
	.word	8589
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ID_PMTR_Bits',0,8,234,16,3
	.word	51746
	.byte	11
	.byte	'_Ifx_GTM_DPLL_INCF1_OFFSET_Bits',0,8,237,16,16,4,12
	.byte	'DPLL_INCF1_OFFSET',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INCF1_OFFSET_Bits',0,8,241,16,3
	.word	51858
	.byte	11
	.byte	'_Ifx_GTM_DPLL_INCF2_OFFSET_Bits',0,8,244,16,16,4,12
	.byte	'DPLL_INCF2_OFFSET',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INCF2_OFFSET_Bits',0,8,248,16,3
	.word	51989
	.byte	11
	.byte	'_Ifx_GTM_DPLL_INC_CNT1_Bits',0,8,251,16,16,4,12
	.byte	'INC_CNT1',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INC_CNT1_Bits',0,8,255,16,3
	.word	52120
	.byte	11
	.byte	'_Ifx_GTM_DPLL_INC_CNT1_MASK_Bits',0,8,130,17,16,4,12
	.byte	'INC_CNT1_NOTIFY',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INC_CNT1_MASK_Bits',0,8,134,17,3
	.word	52234
	.byte	11
	.byte	'_Ifx_GTM_DPLL_INC_CNT2_Bits',0,8,137,17,16,4,12
	.byte	'INC_CNT2',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INC_CNT2_Bits',0,8,141,17,3
	.word	52365
	.byte	11
	.byte	'_Ifx_GTM_DPLL_INC_CNT2_MASK_Bits',0,8,144,17,16,4,12
	.byte	'INC_CNT2_NOTIFY',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INC_CNT2_MASK_Bits',0,8,148,17,3
	.word	52479
	.byte	11
	.byte	'_Ifx_GTM_DPLL_IRQ_EN_Bits',0,8,151,17,16,4,12
	.byte	'PDI_IRQ_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'PEI_IRQ_EN',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TINI_IRQ_EN',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TAXI_IRQ_EN',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'SISI_IRQ_EN',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'TISI_IRQ_EN',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'MSI_IRQ_EN',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'MTI_IRQ_EN',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'SASI_IRQ_EN',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'TASI_IRQ_EN',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'PWI_IRQ_EN',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'W2I_IRQ_EN',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'W1I_IRQ_EN',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'GL1I_IRQ_EN',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'LL1I_IRQ_EN',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'EI_IRQ_EN',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'GL2I_IRQ_EN',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'LL2I_IRQ_EN',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TE0I_IRQ_EN',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TE1I_IRQ_EN',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'TE2I_IRQ_EN',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TE3I_IRQ_EN',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TE4I_IRQ_EN',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'CDTI_IRQ_EN',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'CDSI_IRQ_EN',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'TORI_IRQ_EN',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'SORI_IRQ_EN',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'DCGI_IRQ_EN',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8589
	.byte	4,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_IRQ_EN_Bits',0,8,182,17,3
	.word	52610
	.byte	11
	.byte	'_Ifx_GTM_DPLL_IRQ_FORCINT_Bits',0,8,185,17,16,4,12
	.byte	'TRG_PDI',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TRG_PEI',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TRG_TINI',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TRG_TAXI',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TRG_SISI',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'TRG_TISI',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'TRG_MSI',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'TRG_MTI',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'TRG_SASI',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'TRG_TASI',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'TRG_PWI',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'TRG_W2I',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'TRG_W1I',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'TRG_GL1I',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'TRG_LL1I',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'TRG_EI',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'TRG_GL2I',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TRG_LL2I',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TRG_TE0I',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TRG_TE1I',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'TRG_TE2I',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TRG_TE3I',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TRG_TE4I',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'TRG_CDTI',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'TRG_CDSI',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'TRG_TORI',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'TRG_SORI',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'TRG_DCGI',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8589
	.byte	4,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_IRQ_FORCINT_Bits',0,8,216,17,3
	.word	53335
	.byte	11
	.byte	'_Ifx_GTM_DPLL_IRQ_MODE_Bits',0,8,219,17,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_IRQ_MODE_Bits',0,8,223,17,3
	.word	53986
	.byte	11
	.byte	'_Ifx_GTM_DPLL_IRQ_NOTIFY_Bits',0,8,226,17,16,4,12
	.byte	'PDI',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'PEI',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TINI',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TAXI',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'SISI',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'TISI',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'MSI',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'MTI',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'SASI',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'TASI',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'PWI',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'W2I',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'W1I',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'GL1I',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'LL1I',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'EI',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'GL2I',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'LL2I',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TE0I',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TE1I',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'TE2I',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TE3I',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TE4I',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'CDTI',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'CDSI',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'TORI',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'SORI',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'DCGI',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8589
	.byte	4,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_IRQ_NOTIFY_Bits',0,8,129,18,3
	.word	54099
	.byte	11
	.byte	'_Ifx_GTM_DPLL_MEDT_S_Bits',0,8,132,18,16,4,12
	.byte	'MEDT_S',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MEDT_S_Bits',0,8,136,18,3
	.word	54636
	.byte	11
	.byte	'_Ifx_GTM_DPLL_MEDT_T_Bits',0,8,139,18,16,4,12
	.byte	'MEDT_T',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MEDT_T_Bits',0,8,143,18,3
	.word	54744
	.byte	11
	.byte	'_Ifx_GTM_DPLL_MLS1_Bits',0,8,146,18,16,4,12
	.byte	'MLS1',0,4
	.word	8589
	.byte	18,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8589
	.byte	6,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MLS1_Bits',0,8,151,18,3
	.word	54852
	.byte	11
	.byte	'_Ifx_GTM_DPLL_MLS2_Bits',0,8,154,18,16,4,12
	.byte	'MLS2',0,4
	.word	8589
	.byte	18,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8589
	.byte	6,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MLS2_Bits',0,8,159,18,3
	.word	54977
	.byte	11
	.byte	'_Ifx_GTM_DPLL_MPVAL1_Bits',0,8,162,18,16,4,12
	.byte	'MPVAL1',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'SIX1',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MPVAL1_Bits',0,8,167,18,3
	.word	55102
	.byte	11
	.byte	'_Ifx_GTM_DPLL_MPVAL2_Bits',0,8,170,18,16,4,12
	.byte	'MPVAL2',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'SIX2',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MPVAL2_Bits',0,8,175,18,3
	.word	55226
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NA_Bits',0,8,178,18,16,4,12
	.byte	'DB',0,4
	.word	8589
	.byte	10,22,2,35,0,12
	.byte	'DW',0,4
	.word	8589
	.byte	10,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8589
	.byte	4,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NA_Bits',0,8,184,18,3
	.word	55350
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NMB_S_Bits',0,8,187,18,16,4,12
	.byte	'NMB_S',0,4
	.word	8589
	.byte	20,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8589
	.byte	4,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_S_Bits',0,8,192,18,3
	.word	55483
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NMB_S_TAR_Bits',0,8,195,18,16,4,12
	.byte	'NMB_S_TAR',0,4
	.word	8589
	.byte	20,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8589
	.byte	4,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_S_TAR_Bits',0,8,200,18,3
	.word	55611
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NMB_S_TAR_OLD_Bits',0,8,203,18,16,4,12
	.byte	'NMB_S_TAR_OLD',0,4
	.word	8589
	.byte	20,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8589
	.byte	4,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_S_TAR_OLD_Bits',0,8,208,18,3
	.word	55751
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NMB_T_Bits',0,8,211,18,16,4,12
	.byte	'NMB_T',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_T_Bits',0,8,216,18,3
	.word	55903
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NMB_T_TAR_Bits',0,8,219,18,16,4,12
	.byte	'NMB_T_TAR',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_T_TAR_Bits',0,8,224,18,3
	.word	56031
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NMB_T_TAR_OLD_Bits',0,8,227,18,16,4,12
	.byte	'NMB_T_TAR_OLD',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_T_TAR_OLD_Bits',0,8,232,18,3
	.word	56171
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NTI_CNT_Bits',0,8,235,18,16,4,12
	.byte	'NTI_CNT',0,4
	.word	8589
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8589
	.byte	22,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NTI_CNT_Bits',0,8,239,18,3
	.word	56323
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NUSC_Bits',0,8,242,18,16,4,12
	.byte	'NUSE',0,4
	.word	8589
	.byte	6,26,2,35,0,12
	.byte	'FSS',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'SYN_S',0,4
	.word	8589
	.byte	6,19,2,35,0,12
	.byte	'SYN_S_OLD',0,4
	.word	8589
	.byte	6,13,2,35,0,12
	.byte	'VSN',0,4
	.word	8589
	.byte	6,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	8589
	.byte	4,3,2,35,0,12
	.byte	'WNUS',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'WSYN',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'WVSN',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NUSC_Bits',0,8,253,18,3
	.word	56434
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NUSC_EXT1_Bits',0,8,128,19,16,4,12
	.byte	'SYN_S',0,4
	.word	8589
	.byte	7,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	8589
	.byte	9,16,2,35,0,12
	.byte	'SYN_S_OLD',0,4
	.word	8589
	.byte	7,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	8589
	.byte	7,2,2,35,0,12
	.byte	'WSYN',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'reserved_31',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NUSC_EXT1_Bits',0,8,136,19,3
	.word	56652
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NUSC_EXT2_Bits',0,8,139,19,16,4,12
	.byte	'NUSE',0,4
	.word	8589
	.byte	7,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	8589
	.byte	8,17,2,35,0,12
	.byte	'FSS',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'VSN',0,4
	.word	8589
	.byte	7,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	8589
	.byte	6,3,2,35,0,12
	.byte	'WNUS',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'WVSN',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NUSC_EXT2_Bits',0,8,149,19,3
	.word	56847
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NUTC_Bits',0,8,152,19,16,4,12
	.byte	'NUTE',0,4
	.word	8589
	.byte	10,22,2,35,0,12
	.byte	'FST',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8589
	.byte	2,19,2,35,0,12
	.byte	'SYN_T',0,4
	.word	8589
	.byte	3,16,2,35,0,12
	.byte	'SYN_T_OLD',0,4
	.word	8589
	.byte	3,13,2,35,0,12
	.byte	'VTN',0,4
	.word	8589
	.byte	6,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	8589
	.byte	4,3,2,35,0,12
	.byte	'WNUT',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'WSYN',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'WVTN',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NUTC_Bits',0,8,164,19,3
	.word	57066
	.byte	11
	.byte	'_Ifx_GTM_DPLL_OSW_Bits',0,8,167,19,16,4,12
	.byte	'SWON_S',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'SWON_T',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	6,24,2,35,0,12
	.byte	'OSS',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8589
	.byte	22,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_OSW_Bits',0,8,174,19,3
	.word	57307
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PDT_Bits',0,8,177,19,16,4,12
	.byte	'DB',0,4
	.word	8589
	.byte	14,18,2,35,0,12
	.byte	'DW',0,4
	.word	8589
	.byte	10,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PDT_Bits',0,8,182,19,3
	.word	57464
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSA_Bits',0,8,185,19,16,4,12
	.byte	'PSA',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSA_Bits',0,8,189,19,3
	.word	57576
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSAC_Bits',0,8,192,19,16,4,12
	.byte	'PSAC',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSAC_Bits',0,8,196,19,3
	.word	57675
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSSC_Bits',0,8,199,19,16,4,12
	.byte	'PSSC',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSSC_Bits',0,8,203,19,3
	.word	57777
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSSM_Bits',0,8,206,19,16,4,12
	.byte	'PSSM',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSSM_Bits',0,8,210,19,3
	.word	57879
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSSM_OLD_Bits',0,8,213,19,16,4,12
	.byte	'PSSM_OLD',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSSM_OLD_Bits',0,8,217,19,3
	.word	57981
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSTC_Bits',0,8,220,19,16,4,12
	.byte	'PSTC',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSTC_Bits',0,8,224,19,3
	.word	58095
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSTM_Bits',0,8,227,19,16,4,12
	.byte	'PSTM',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSTM_Bits',0,8,231,19,3
	.word	58197
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSTM_OLD_Bits',0,8,234,19,16,4,12
	.byte	'PSTM_OLD',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSTM_OLD_Bits',0,8,238,19,3
	.word	58299
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PVT_Bits',0,8,241,19,16,4,12
	.byte	'PVT',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PVT_Bits',0,8,245,19,3
	.word	58413
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RAM_INI_Bits',0,8,248,19,16,4,12
	.byte	'INIT_1A',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'INIT_1BC',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'INIT_2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'INIT_RAM',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8589
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RAM_INI_Bits',0,8,128,20,3
	.word	58512
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RCDT_SX_Bits',0,8,131,20,16,4,12
	.byte	'RCDT_SX',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RCDT_SX_Bits',0,8,135,20,3
	.word	58702
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RCDT_SX_NOM_Bits',0,8,138,20,16,4,12
	.byte	'RCDT_SX_NOM',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RCDT_SX_NOM_Bits',0,8,142,20,3
	.word	58813
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RCDT_TX_Bits',0,8,145,20,16,4,12
	.byte	'RCDT_TX',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RCDT_TX_Bits',0,8,149,20,3
	.word	58936
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RCDT_TX_NOM_Bits',0,8,152,20,16,4,12
	.byte	'RCDT_TX_NOM',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RCDT_TX_NOM_Bits',0,8,156,20,3
	.word	59047
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RDT_S_Bits',0,8,159,20,16,4,12
	.byte	'RDT_S',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RDT_S_Bits',0,8,163,20,3
	.word	59170
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RDT_S_ACT_Bits',0,8,166,20,16,4,12
	.byte	'RDT_S_ACT',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RDT_S_ACT_Bits',0,8,170,20,3
	.word	59275
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RDT_TI_Bits',0,8,173,20,16,4,12
	.byte	'RDT_T',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RDT_TI_Bits',0,8,177,20,3
	.word	59392
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RDT_T_ACT_Bits',0,8,180,20,16,4,12
	.byte	'RDT_T_ACT',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RDT_T_ACT_Bits',0,8,184,20,3
	.word	59499
	.byte	11
	.byte	'_Ifx_GTM_DPLL_SIDEL_Bits',0,8,187,20,16,4,12
	.byte	'SIDEL',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_SIDEL_Bits',0,8,191,20,3
	.word	59616
	.byte	11
	.byte	'_Ifx_GTM_DPLL_SLR_Bits',0,8,194,20,16,4,12
	.byte	'SLR',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	16,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_SLR_Bits',0,8,199,20,3
	.word	59721
	.byte	11
	.byte	'_Ifx_GTM_DPLL_STA_Bits',0,8,202,20,16,4,12
	.byte	'STA_T',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'CNT_T',0,4
	.word	8589
	.byte	3,20,2,35,0,12
	.byte	'STA_S',0,4
	.word	8589
	.byte	8,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'CNT_S',0,4
	.word	8589
	.byte	3,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_STA_Bits',0,8,211,20,3
	.word	59842
	.byte	11
	.byte	'_Ifx_GTM_DPLL_STATUS_Bits',0,8,214,20,16,4,12
	.byte	'FPCE',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'CSO',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'CTO',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'CRO',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'RCS',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'RCT',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'PSE',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'SOR',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'MS',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'TOR',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'MT',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'RAM2_ERR',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	8589
	.byte	2,17,2,35,0,12
	.byte	'LOW_RES',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'CSVS',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'CSVT',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'CAIP2',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'CAIP1',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'ISN',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'ITN',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'BWD2',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'BWD1',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'LOCK2',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'SYS',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'SYT',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'FSD',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'FTD',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'LOCK1',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'ERR',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_STATUS_Bits',0,8,247,20,3
	.word	60039
	.byte	11
	.byte	'_Ifx_GTM_DPLL_STA_FLAG_Bits',0,8,250,20,16,4,12
	.byte	'STA_FLAG_T',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8589
	.byte	7,24,2,35,0,12
	.byte	'STA_FLAG_S',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'INC_CNT1_FLAG',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'INC_CNT2_FLAG',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8589
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_STA_FLAG_Bits',0,8,130,21,3
	.word	60614
	.byte	11
	.byte	'_Ifx_GTM_DPLL_STA_MASK_Bits',0,8,133,21,16,4,12
	.byte	'STA_NOTIFY_T',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'STA_NOTIFY_S',0,4
	.word	8589
	.byte	8,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_STA_MASK_Bits',0,8,138,21,3
	.word	60824
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TBU_TS0_S_Bits',0,8,141,21,16,4,12
	.byte	'TBU_TS0_S',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TBU_TS0_S_Bits',0,8,145,21,3
	.word	60966
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TBU_TS0_T_Bits',0,8,148,21,16,4,12
	.byte	'TBU_TS0_T',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TBU_TS0_T_Bits',0,8,152,21,3
	.word	61083
	.byte	11
	.byte	'_Ifx_GTM_DPLL_THMA_Bits',0,8,155,21,16,4,12
	.byte	'THMA',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_THMA_Bits',0,8,160,21,3
	.word	61200
	.byte	11
	.byte	'_Ifx_GTM_DPLL_THMI_Bits',0,8,163,21,16,4,12
	.byte	'THMI',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_THMI_Bits',0,8,168,21,3
	.word	61325
	.byte	11
	.byte	'_Ifx_GTM_DPLL_THVAL_Bits',0,8,171,21,16,4,12
	.byte	'THVAL',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_THVAL_Bits',0,8,175,21,3
	.word	61450
	.byte	11
	.byte	'_Ifx_GTM_DPLL_THVAL2_Bits',0,8,178,21,16,4,12
	.byte	'THVAL',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_THVAL2_Bits',0,8,182,21,3
	.word	61555
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TIDEL_Bits',0,8,185,21,16,4,12
	.byte	'TIDEL',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TIDEL_Bits',0,8,189,21,3
	.word	61662
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TLR_Bits',0,8,192,21,16,4,12
	.byte	'TLR',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	16,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TLR_Bits',0,8,197,21,3
	.word	61767
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TOV_Bits',0,8,200,21,16,4,12
	.byte	'TOV_DB',0,4
	.word	8589
	.byte	10,22,2,35,0,12
	.byte	'TOV_DW',0,4
	.word	8589
	.byte	6,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TOV_Bits',0,8,206,21,3
	.word	61888
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TOV_S_Bits',0,8,209,21,16,4,12
	.byte	'DB',0,4
	.word	8589
	.byte	10,22,2,35,0,12
	.byte	'DW',0,4
	.word	8589
	.byte	6,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TOV_S_Bits',0,8,215,21,3
	.word	62031
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TSAC_Bits',0,8,218,21,16,4,12
	.byte	'TSAC',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TSAC_Bits',0,8,222,21,3
	.word	62170
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TSF_S_Bits',0,8,225,21,16,4,12
	.byte	'TSF_S',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TSF_S_Bits',0,8,229,21,3
	.word	62272
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TSF_TI_Bits',0,8,232,21,16,4,12
	.byte	'TSF_T',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TSF_TI_Bits',0,8,236,21,3
	.word	62377
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TS_S_Bits',0,8,239,21,16,4,12
	.byte	'STATE_TS',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TS_S_Bits',0,8,243,21,3
	.word	62484
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TS_S_OLD_Bits',0,8,246,21,16,4,12
	.byte	'STATE_TS_OLD',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TS_S_OLD_Bits',0,8,250,21,3
	.word	62590
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TS_T_Bits',0,8,253,21,16,4,12
	.byte	'TRIGGER_TS',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TS_T_Bits',0,8,129,22,3
	.word	62708
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TS_T_OLD_Bits',0,8,132,22,16,4,12
	.byte	'TRIGGER_TS_OLD',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TS_T_OLD_Bits',0,8,136,22,3
	.word	62816
	.byte	11
	.byte	'_Ifx_GTM_DSADCINSEL_Bits',0,8,139,22,16,4,12
	.byte	'INSEL0',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'INSEL1',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'INSEL2',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'INSEL3',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'INSEL4',0,1
	.word	485
	.byte	4,4,2,35,2,12
	.byte	'INSEL5',0,1
	.word	485
	.byte	4,0,2,35,2,12
	.byte	'INSEL6',0,1
	.word	485
	.byte	4,4,2,35,3,12
	.byte	'INSEL7',0,1
	.word	485
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_DSADCINSEL_Bits',0,8,149,22,3
	.word	62936
	.byte	11
	.byte	'_Ifx_GTM_DSADC_OUTSEL0_Bits',0,8,152,22,16,4,12
	.byte	'SEL0',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'SEL1',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'SEL2',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'SEL3',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'SEL4',0,1
	.word	485
	.byte	4,4,2,35,2,12
	.byte	'SEL5',0,1
	.word	485
	.byte	4,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	485
	.byte	8,0,2,35,3,0,29
	.byte	'Ifx_GTM_DSADC_OUTSEL0_Bits',0,8,161,22,3
	.word	63145
	.byte	11
	.byte	'_Ifx_GTM_DTMAUXINSEL_Bits',0,8,164,22,16,4,12
	.byte	'ASEL0',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'ASEL1',0,1
	.word	485
	.byte	2,4,2,35,0,12
	.byte	'ASEL2',0,1
	.word	485
	.byte	2,2,2,35,0,12
	.byte	'ASEL3',0,1
	.word	485
	.byte	2,0,2,35,0,12
	.byte	'ASEL4',0,1
	.word	485
	.byte	2,6,2,35,1,12
	.byte	'reserved_10',0,1
	.word	485
	.byte	6,0,2,35,1,12
	.byte	'TSEL0',0,1
	.word	485
	.byte	2,6,2,35,2,12
	.byte	'TSEL1',0,1
	.word	485
	.byte	2,4,2,35,2,12
	.byte	'TSEL2',0,1
	.word	485
	.byte	2,2,2,35,2,12
	.byte	'reserved_22',0,2
	.word	502
	.byte	10,0,2,35,2,0,29
	.byte	'Ifx_GTM_DTMAUXINSEL_Bits',0,8,176,22,3
	.word	63335
	.byte	11
	.byte	'_Ifx_GTM_DXINCON_Bits',0,8,179,22,16,4,12
	.byte	'IN0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'IN1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'IN2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'IN3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'IN4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,2
	.word	502
	.byte	11,0,2,35,0,12
	.byte	'DSS0',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'DSS1',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'DSS2',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'DSS3',0,1
	.word	485
	.byte	1,4,2,35,2,12
	.byte	'DSS4',0,1
	.word	485
	.byte	1,3,2,35,2,12
	.byte	'reserved_21',0,2
	.word	502
	.byte	11,0,2,35,2,0,29
	.byte	'Ifx_GTM_DXINCON_Bits',0,8,193,22,3
	.word	63584
	.byte	11
	.byte	'_Ifx_GTM_DXOUTCON_Bits',0,8,196,22,16,4,12
	.byte	'OUT0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'OUT1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'OUT2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'OUT3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'OUT4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,4
	.word	288
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_DXOUTCON_Bits',0,8,204,22,3
	.word	63843
	.byte	11
	.byte	'_Ifx_GTM_EIRQ_EN_Bits',0,8,207,22,16,4,12
	.byte	'AEI_TO_XPT_EIRQ_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'AEI_USP_ADDR_EIRQ_EN',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'AEI_IM_ADDR_EIRQ_EN',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'AEI_USP_BE_EIRQ_EN',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'AEIM_USP_ADDR_EIRQ_EN',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'AEIM_IM_ADDR_EIRQ_EN',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'AEIM_USP_BE_EIRQ_EN',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'CLK_EN_ERR_EIRQ_EN',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'CLK_PER_ERR_EIRQ_EN',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_GTM_EIRQ_EN_Bits',0,8,219,22,3
	.word	64006
	.byte	11
	.byte	'_Ifx_GTM_EXT_CAP_EN_Bits',0,8,222,22,16,4,12
	.byte	'TIM_I_EXT_CAP_EN',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'TIM_IP1_EXT_CAP_EN',0,4
	.word	8589
	.byte	8,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_EXT_CAP_EN_Bits',0,8,227,22,3
	.word	64367
	.byte	11
	.byte	'_Ifx_GTM_HW_CONF_Bits',0,8,230,22,16,4,12
	.byte	'GRSTEN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'BRIDGE_MODE_RST',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'SYNC_INPUT_REG',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'CFG_CLOCK_RATE',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'ATOM_OUT_RST',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'ATOM_TRIG_CHAIN',0,4
	.word	8589
	.byte	3,24,2,35,0,12
	.byte	'TOM_OUT_RST',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'TOM_TRIG_CHAIN',0,4
	.word	8589
	.byte	3,20,2,35,0,12
	.byte	'RAM_INIT_RST',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'ERM',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'ARU_CONNECT_CONFIG',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'IRQ_MODE_LEVEL',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'IRQ_MODE_PULSE',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'IRQ_MODE_PULSE_NOTIFY',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'IRQ_MODE_SINGLE_PULSE',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'ATOM_TRIG_INTCHAIN',0,4
	.word	8589
	.byte	4,8,2,35,0,12
	.byte	'TOM_TRIG_INTCHAIN',0,4
	.word	8589
	.byte	5,3,2,35,0,12
	.byte	'INT_CLK_EN_GEN',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8589
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_HW_CONF_Bits',0,8,252,22,3
	.word	64513
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI0_Bits',0,8,255,22,16,4,12
	.byte	'FIFO0_CH0_EIRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'FIFO0_CH1_EIRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'FIFO0_CH2_EIRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'FIFO0_CH3_EIRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'FIFO0_CH4_EIRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'FIFO0_CH5_EIRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'FIFO0_CH6_EIRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'FIFO0_CH7_EIRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'FIFO1_CH0_EIRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'FIFO1_CH1_EIRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'FIFO1_CH2_EIRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'FIFO1_CH3_EIRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'FIFO1_CH4_EIRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'FIFO1_CH5_EIRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'FIFO1_CH6_EIRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'FIFO1_CH7_EIRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'FIFO2_CH0_EIRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'FIFO2_CH1_EIRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'FIFO2_CH2_EIRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'FIFO2_CH3_EIRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'FIFO2_CH4_EIRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'FIFO2_CH5_EIRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'FIFO2_CH6_EIRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'FIFO2_CH7_EIRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI0_Bits',0,8,154,23,3
	.word	65087
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI1_Bits',0,8,157,23,16,4,12
	.byte	'TIM0_CH0_EIRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TIM0_CH1_EIRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TIM0_CH2_EIRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TIM0_CH3_EIRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TIM0_CH4_EIRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'TIM0_CH5_EIRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'TIM0_CH6_EIRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'TIM0_CH7_EIRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'TIM1_CH0_EIRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'TIM1_CH1_EIRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'TIM1_CH2_EIRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'TIM1_CH3_EIRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'TIM1_CH4_EIRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'TIM1_CH5_EIRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'TIM1_CH6_EIRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'TIM1_CH7_EIRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'TIM2_CH0_EIRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TIM2_CH1_EIRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TIM2_CH2_EIRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TIM2_CH3_EIRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'TIM2_CH4_EIRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TIM2_CH5_EIRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TIM2_CH6_EIRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'TIM2_CH7_EIRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'TIM3_CH0_EIRQ',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'TIM3_CH1_EIRQ',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'TIM3_CH2_EIRQ',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'TIM3_CH3_EIRQ',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'TIM3_CH4_EIRQ',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'TIM3_CH5_EIRQ',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'TIM3_CH6_EIRQ',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'TIM3_CH7_EIRQ',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI1_Bits',0,8,191,23,3
	.word	65805
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI2_Bits',0,8,194,23,16,4,12
	.byte	'TIM4_CH0_EIRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TIM4_CH1_EIRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TIM4_CH2_EIRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TIM4_CH3_EIRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TIM4_CH4_EIRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'TIM4_CH5_EIRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'TIM4_CH6_EIRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'TIM4_CH7_EIRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'TIM5_CH0_EIRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'TIM5_CH1_EIRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'TIM5_CH2_EIRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'TIM5_CH3_EIRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'TIM5_CH4_EIRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'TIM5_CH5_EIRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'TIM5_CH6_EIRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'TIM5_CH7_EIRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'TIM6_CH0_EIRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TIM6_CH1_EIRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TIM6_CH2_EIRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TIM6_CH3_EIRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'TIM6_CH4_EIRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TIM6_CH5_EIRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TIM6_CH6_EIRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'TIM6_CH7_EIRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'TIM7_CH0_EIRQ',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'TIM7_CH1_EIRQ',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'TIM7_CH2_EIRQ',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'TIM7_CH3_EIRQ',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'TIM7_CH4_EIRQ',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'TIM7_CH5_EIRQ',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'TIM7_CH6_EIRQ',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'TIM7_CH7_EIRQ',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI2_Bits',0,8,228,23,3
	.word	66676
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI3_Bits',0,8,231,23,16,4,12
	.byte	'MCS0_CH0_EIRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'MCS0_CH1_EIRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'MCS0_CH2_EIRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'MCS0_CH3_EIRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'MCS0_CH4_EIRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'MCS0_CH5_EIRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'MCS0_CH6_EIRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'MCS0_CH7_EIRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'MCS1_CH0_EIRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'MCS1_CH1_EIRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'MCS1_CH2_EIRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'MCS1_CH3_EIRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'MCS1_CH4_EIRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'MCS1_CH5_EIRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'MCS1_CH6_EIRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'MCS1_CH7_EIRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'MCS2_CH0_EIRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'MCS2_CH1_EIRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'MCS2_CH2_EIRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'MCS2_CH3_EIRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'MCS2_CH4_EIRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'MCS2_CH5_EIRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'MCS2_CH6_EIRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'MCS2_CH7_EIRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'MCS3_CH0_EIRQ',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'MCS3_CH1_EIRQ',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'MCS3_CH2_EIRQ',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'MCS3_CH3_EIRQ',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'MCS3_CH4_EIRQ',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'MCS3_CH5_EIRQ',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'MCS3_CH6_EIRQ',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'MCS3_CH7_EIRQ',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI3_Bits',0,8,137,24,3
	.word	67547
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI4_Bits',0,8,140,24,16,4,12
	.byte	'MCS4_CH0_EIRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'MCS4_CH1_EIRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'MCS4_CH2_EIRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'MCS4_CH3_EIRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'MCS4_CH4_EIRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'MCS4_CH5_EIRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'MCS4_CH6_EIRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'MCS4_CH7_EIRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'MCS5_CH0_EIRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'MCS5_CH1_EIRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'MCS5_CH2_EIRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'MCS5_CH3_EIRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'MCS5_CH4_EIRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'MCS5_CH5_EIRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'MCS5_CH6_EIRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'MCS5_CH7_EIRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'MCS6_CH0_EIRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'MCS6_CH1_EIRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'MCS6_CH2_EIRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'MCS6_CH3_EIRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'MCS6_CH4_EIRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'MCS6_CH5_EIRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'MCS6_CH6_EIRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'MCS6_CH7_EIRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'MCS7_CH0_EIRQ',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'MCS7_CH1_EIRQ',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'MCS7_CH2_EIRQ',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'MCS7_CH3_EIRQ',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'MCS7_CH4_EIRQ',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'MCS7_CH5_EIRQ',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'MCS7_CH6_EIRQ',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'MCS7_CH7_EIRQ',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI4_Bits',0,8,174,24,3
	.word	68418
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI_MCS_Bits',0,8,177,24,16,4,12
	.byte	'MCS_CH0_EIRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'MCS_CH1_EIRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'MCS_CH2_EIRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'MCS_CH3_EIRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'MCS_CH4_EIRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'MCS_CH5_EIRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'MCS_CH6_EIRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'MCS_CH7_EIRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI_MCS_Bits',0,8,188,24,3
	.word	69289
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI_PSM_Bits',0,8,191,24,16,4,12
	.byte	'PSM_M0_CH0_EIRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'PSM_M0_CH1_EIRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'PSM_M0_CH2_EIRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'PSM_M0_CH3_EIRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'PSM_M0_CH4_EIRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'PSM_M0_CH5_EIRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'PSM_M0_CH6_EIRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'PSM_M0_CH7_EIRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'PSM_M1_CH0_EIRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'PSM_M1_CH1_EIRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'PSM_M1_CH2_EIRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'PSM_M1_CH3_EIRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'PSM_M1_CH4_EIRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'PSM_M1_CH5_EIRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'PSM_M1_CH6_EIRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'PSM_M1_CH7_EIRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'PSM_M2_CH0_EIRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'PSM_M2_CH1_EIRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'PSM_M2_CH2_EIRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'PSM_M2_CH3_EIRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'PSM_M2_CH4_EIRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'PSM_M2_CH5_EIRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'PSM_M2_CH6_EIRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'PSM_M2_CH7_EIRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI_PSM_Bits',0,8,218,24,3
	.word	69580
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI_SPE_Bits',0,8,221,24,16,4,12
	.byte	'SPE0_EIRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'SPE1_EIRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'SPE2_EIRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'SPE3_EIRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'SPE4_EIRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'SPE5_EIRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	8589
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI_SPE_Bits',0,8,230,24,3
	.word	70328
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CI_ATOM_Bits',0,8,233,24,16,4,12
	.byte	'ATOM_M0_CH0_IRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'ATOM_M0_CH1_IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'ATOM_M0_CH2_IRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'ATOM_M0_CH3_IRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'ATOM_M0_CH4_IRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'ATOM_M0_CH5_IRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'ATOM_M0_CH6_IRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'ATOM_M0_CH7_IRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'ATOM_M1_CH0_IRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'ATOM_M1_CH1_IRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'ATOM_M1_CH2_IRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'ATOM_M1_CH3_IRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'ATOM_M1_CH4_IRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'ATOM_M1_CH5_IRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'ATOM_M1_CH6_IRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'ATOM_M1_CH7_IRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'ATOM_M2_CH0_IRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'ATOM_M2_CH1_IRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'ATOM_M2_CH2_IRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'ATOM_M2_CH3_IRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'ATOM_M2_CH4_IRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'ATOM_M2_CH5_IRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'ATOM_M2_CH6_IRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'ATOM_M2_CH7_IRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'ATOM_M3_CH0_IRQ',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'ATOM_M3_CH1_IRQ',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'ATOM_M3_CH2_IRQ',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'ATOM_M3_CH3_IRQ',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'ATOM_M3_CH4_IRQ',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'ATOM_M3_CH5_IRQ',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'ATOM_M3_CH6_IRQ',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'ATOM_M3_CH7_IRQ',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_ATOM_Bits',0,8,139,25,3
	.word	70553
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CI_MCS_Bits',0,8,142,25,16,4,12
	.byte	'MCS_CH0_IRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'MCS_CH1_IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'MCS_CH2_IRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'MCS_CH3_IRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'MCS_CH4_IRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'MCS_CH5_IRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'MCS_CH6_IRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'MCS_CH7_IRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_MCS_Bits',0,8,153,25,3
	.word	71494
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CI_PSM_Bits',0,8,156,25,16,4,12
	.byte	'PSM_M0_CH0_IRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'PSM_M0_CH1_IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'PSM_M0_CH2_IRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'PSM_M0_CH3_IRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'PSM_M0_CH4_IRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'PSM_M0_CH5_IRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'PSM_M0_CH6_IRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'PSM_M0_CH7_IRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'PSM_M1_CH0_IRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'PSM_M1_CH1_IRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'PSM_M1_CH2_IRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'PSM_M1_CH3_IRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'PSM_M1_CH4_IRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'PSM_M1_CH5_IRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'PSM_M1_CH6_IRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'PSM_M1_CH7_IRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'PSM_M2_CH0_IRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'PSM_M2_CH1_IRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'PSM_M2_CH2_IRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'PSM_M2_CH3_IRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'PSM_M2_CH4_IRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'PSM_M2_CH5_IRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'PSM_M2_CH6_IRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'PSM_M2_CH7_IRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_PSM_Bits',0,8,183,25,3
	.word	71775
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CI_SPE_Bits',0,8,186,25,16,4,12
	.byte	'SPE0_IRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'SPE1_IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'SPE2_IRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'SPE3_IRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'SPE4_IRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'SPE5_IRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	8589
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_SPE_Bits',0,8,195,25,3
	.word	72497
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CI_TOM_Bits',0,8,198,25,16,4,12
	.byte	'TOM_M0_CH0_IRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TOM_M0_CH1_IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TOM_M0_CH2_IRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TOM_M0_CH3_IRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TOM_M0_CH4_IRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'TOM_M0_CH5_IRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'TOM_M0_CH6_IRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'TOM_M0_CH7_IRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'TOM_M0_CH8_IRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'TOM_M0_CH9_IRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'TOM_M0_CH10_IRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'TOM_M0_CH11_IRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'TOM_M0_CH12_IRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'TOM_M0_CH13_IRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'TOM_M0_CH14_IRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'TOM_M0_CH15_IRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'TOM_M1_CH0_IRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TOM_M1_CH1_IRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TOM_M1_CH2_IRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TOM_M1_CH3_IRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'TOM_M1_CH4_IRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TOM_M1_CH5_IRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TOM_M1_CH6_IRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'TOM_M1_CH7_IRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'TOM_M1_CH8_IRQ',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'TOM_M1_CH9_IRQ',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'TOM_M1_CH10_IRQ',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'TOM_M1_CH11_IRQ',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'TOM_M1_CH12_IRQ',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'TOM_M1_CH13_IRQ',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'TOM_M1_CH14_IRQ',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'TOM_M1_CH15_IRQ',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_TOM_Bits',0,8,232,25,3
	.word	72714
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_MEI_Bits',0,8,235,25,16,4,12
	.byte	'GTM_EIRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'BRC_EIRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'FIFO0_EIRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'FIFO1_EIRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TIM0_EIRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'TIM1_EIRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'TIM2_EIRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'TIM3_EIRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'TIM4_EIRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'TIM5_EIRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'TIM6_EIRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'TIM7_EIRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'MCS0_EIRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'MCS1_EIRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'MCS2_EIRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'MCS3_EIRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'MCS4_EIRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'MCS5_EIRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'MCS6_EIRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'MCS7_EIRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'SPE0_EIRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'SPE1_EIRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'SPE2_EIRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'SPE3_EIRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'CMP_EIRQ',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'DPLL_EIRQ',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8589
	.byte	6,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_MEI_Bits',0,8,136,26,3
	.word	73633
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_MEI_CLS_Bits',0,8,139,26,16,4,12
	.byte	'TIM_M0_EIRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'MCS_M0_EIRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'SPE_M0_EIRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'FIFO_M0_EIRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8589
	.byte	4,24,2,35,0,12
	.byte	'TIM_M1_EIRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'MCS_M1_EIRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'SPE_M1_EIRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8589
	.byte	4,16,2,35,0,12
	.byte	'TIM_M2_EIRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'MCS_M2_EIRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'reserved_19',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8589
	.byte	4,8,2,35,0,12
	.byte	'TIM_M3_EIRQ',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'MCS_M3_EIRQ',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8589
	.byte	4,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_MEI_CLS_Bits',0,8,161,26,3
	.word	74270
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R0_Bits',0,8,164,26,16,4,12
	.byte	'ARU_NEW_DATA0_IRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'ARU_NEW_DATA1_IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'ARU_ACC_ACK_IRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'BRC_IRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'AEI_IRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'CMP_IRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'SPE0_IRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'SPE1_IRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'SPE2_IRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'SPE3_IRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'SPE4_IRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'SPE5_IRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8589
	.byte	4,16,2,35,0,12
	.byte	'PSM0_CH0_IRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'PSM0_CH1_IRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'PSM0_CH2_IRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'PSM0_CH3_IRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'PSM0_CH4_IRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'PSM0_CH5_IRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'PSM0_CH6_IRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'PSM0_CH7_IRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'PSM1_CH0_IRQ',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'PSM1_CH1_IRQ',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'PSM1_CH2_IRQ',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'PSM1_CH3_IRQ',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'PSM1_CH4_IRQ',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'PSM1_CH5_IRQ',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'PSM1_CH6_IRQ',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'PSM1_CH7_IRQ',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R0_Bits',0,8,195,26,3
	.word	74807
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R1_Bits',0,8,198,26,16,4,12
	.byte	'DPLL_DCGI_IRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'DPLL_EDI_IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'DPLL_TINI_IRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'DPLL_TAXI_IRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'DPLL_SISI_IRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'DPLL_TISI_IRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'DPLL_MSI_IRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'DPLL_MTI_IRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'DPLL_SASI_IRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'DPLL_TASI_IRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'DPLL_PWI_IRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'DPLL_W2I_IRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'DPLL_W1I_IRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'DPLL_GL1I_IRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'DPLL_LL1I_IRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'DPLL_EI_IRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'DPLL_GL2I_IRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'DPLL_LL2I_IRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'DPLL_TE0I_IRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'DPLL_TE1I_IRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'DPLL_TE2I_IRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'DPLL_TE3I_IRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'DPLL_TE4I_IRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'DPLL_CDTI_IRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'DPLL_CDSI_IRQ',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'DPLL_TORI_IRQ',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'DPLL_SORI_IRQ',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8589
	.byte	5,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R1_Bits',0,8,228,26,3
	.word	75543
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R10_Bits',0,8,231,26,16,4,12
	.byte	'ATOM4_CH0_IRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'ATOM4_CH1_IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'ATOM4_CH2_IRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'ATOM4_CH3_IRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'ATOM4_CH4_IRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'ATOM4_CH5_IRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'ATOM4_CH6_IRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'ATOM4_CH7_IRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'ATOM5_CH0_IRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'ATOM5_CH1_IRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'ATOM5_CH2_IRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'ATOM5_CH3_IRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'ATOM5_CH4_IRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'ATOM5_CH5_IRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'ATOM5_CH6_IRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'ATOM5_CH7_IRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'ATOM6_CH0_IRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'ATOM6_CH1_IRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'ATOM6_CH2_IRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'ATOM6_CH3_IRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'ATOM6_CH4_IRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'ATOM6_CH5_IRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'ATOM6_CH6_IRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'ATOM6_CH7_IRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'ATOM7_CH0_IRQ',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'ATOM7_CH1_IRQ',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'ATOM7_CH2_IRQ',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'ATOM7_CH3_IRQ',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'ATOM7_CH4_IRQ',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'ATOM7_CH5_IRQ',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'ATOM7_CH6_IRQ',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'ATOM7_CH7_IRQ',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R10_Bits',0,8,137,27,3
	.word	76300
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R2_Bits',0,8,140,27,16,4,12
	.byte	'TIM0_CH0_IRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TIM0_CH1_IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TIM0_CH2_IRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TIM0_CH3_IRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TIM0_CH4_IRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'TIM0_CH5_IRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'TIM0_CH6_IRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'TIM0_CH7_IRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'TIM1_CH0_IRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'TIM1_CH1_IRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'TIM1_CH2_IRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'TIM1_CH3_IRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'TIM1_CH4_IRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'TIM1_CH5_IRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'TIM1_CH6_IRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'TIM1_CH7_IRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'TIM2_CH0_IRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TIM2_CH1_IRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TIM2_CH2_IRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TIM2_CH3_IRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'TIM2_CH4_IRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TIM2_CH5_IRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TIM2_CH6_IRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'TIM2_CH7_IRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'TIM3_CH0_IRQ',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'TIM3_CH1_IRQ',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'TIM3_CH2_IRQ',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'TIM3_CH3_IRQ',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'TIM3_CH4_IRQ',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'TIM3_CH5_IRQ',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'TIM3_CH6_IRQ',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'TIM3_CH7_IRQ',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R2_Bits',0,8,174,27,3
	.word	77169
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R3_Bits',0,8,177,27,16,4,12
	.byte	'TIM4_CH0_IRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TIM4_CH1_IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TIM4_CH2_IRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TIM4_CH3_IRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TIM4_CH4_IRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'TIM4_CH5_IRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'TIM4_CH6_IRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'TIM4_CH7_IRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'TIM5_CH0_IRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'TIM5_CH1_IRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'TIM5_CH2_IRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'TIM5_CH3_IRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'TIM5_CH4_IRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'TIM5_CH5_IRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'TIM5_CH6_IRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'TIM5_CH7_IRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'TIM6_CH0_IRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TIM6_CH1_IRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TIM6_CH2_IRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TIM6_CH3_IRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'TIM6_CH4_IRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TIM6_CH5_IRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TIM6_CH6_IRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'TIM6_CH7_IRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'TIM7_CH0_IRQ',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'TIM7_CH1_IRQ',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'TIM7_CH2_IRQ',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'TIM7_CH3_IRQ',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'TIM7_CH4_IRQ',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'TIM7_CH5_IRQ',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'TIM7_CH6_IRQ',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'TIM7_CH7_IRQ',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R3_Bits',0,8,211,27,3
	.word	78004
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R4_Bits',0,8,214,27,16,4,12
	.byte	'MCS0_CH0_IRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'MCS0_CH1_IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'MCS0_CH2_IRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'MCS0_CH3_IRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'MCS0_CH4_IRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'MCS0_CH5_IRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'MCS0_CH6_IRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'MCS0_CH7_IRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'MCS1_CH0_IRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'MCS1_CH1_IRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'MCS1_CH2_IRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'MCS1_CH3_IRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'MCS1_CH4_IRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'MCS1_CH5_IRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'MCS1_CH6_IRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'MCS1_CH7_IRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'MCS2_CH0_IRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'MCS2_CH1_IRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'MCS2_CH2_IRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'MCS2_CH3_IRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'MCS2_CH4_IRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'MCS2_CH5_IRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'MCS2_CH6_IRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'MCS2_CH7_IRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'MCS3_CH0_IRQ',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'MCS3_CH1_IRQ',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'MCS3_CH2_IRQ',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'MCS3_CH3_IRQ',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'MCS3_CH4_IRQ',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'MCS3_CH5_IRQ',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'MCS3_CH6_IRQ',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'MCS3_CH7_IRQ',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R4_Bits',0,8,248,27,3
	.word	78839
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R5_Bits',0,8,251,27,16,4,12
	.byte	'MCS4_CH0_IRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'MCS4_CH1_IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'MCS4_CH2_IRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'MCS4_CH3_IRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'MCS4_CH4_IRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'MCS4_CH5_IRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'MCS4_CH6_IRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'MCS4_CH7_IRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'MCS5_CH0_IRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'MCS5_CH1_IRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'MCS5_CH2_IRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'MCS5_CH3_IRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'MCS5_CH4_IRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'MCS5_CH5_IRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'MCS5_CH6_IRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'MCS5_CH7_IRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'MCS6_CH0_IRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'MCS6_CH1_IRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'MCS6_CH2_IRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'MCS6_CH3_IRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'MCS6_CH4_IRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'MCS6_CH5_IRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'MCS6_CH6_IRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'MCS6_CH7_IRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'MCS7_CH0_IRQ',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'MCS7_CH1_IRQ',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'MCS7_CH2_IRQ',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'MCS7_CH3_IRQ',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'MCS7_CH4_IRQ',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'MCS7_CH5_IRQ',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'MCS7_CH6_IRQ',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'MCS7_CH7_IRQ',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R5_Bits',0,8,157,28,3
	.word	79674
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R6_Bits',0,8,160,28,16,4,12
	.byte	'TOM0_CH0_IRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TOM0_CH1_IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TOM0_CH2_IRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TOM0_CH3_IRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TOM0_CH4_IRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'TOM0_CH5_IRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'TOM0_CH6_IRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'TOM0_CH7_IRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'TOM0_CH8_IRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'TOM0_CH9_IRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'TOM0_CH10_IRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'TOM0_CH11_IRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'TOM0_CH12_IRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'TOM0_CH13_IRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'TOM0_CH14_IRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'TOM0_CH15_IRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'TOM1_CH0_IRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TOM1_CH1_IRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TOM1_CH2_IRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TOM1_CH3_IRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'TOM1_CH4_IRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TOM1_CH5_IRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TOM1_CH6_IRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'TOM1_CH7_IRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'TOM1_CH8_IRQ',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'TOM1_CH9_IRQ',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'TOM1_CH10_IRQ',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'TOM1_CH11_IRQ',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'TOM1_CH12_IRQ',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'TOM1_CH13_IRQ',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'TOM1_CH14_IRQ',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'TOM1_CH15_IRQ',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R6_Bits',0,8,194,28,3
	.word	80509
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R7_Bits',0,8,197,28,16,4,12
	.byte	'TOM2_CH0_IRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TOM2_CH1_IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TOM2_CH2_IRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TOM2_CH3_IRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TOM2_CH4_IRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'TOM2_CH5_IRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'TOM2_CH6_IRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'TOM2_CH7_IRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'TOM2_CH8_IRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'TOM2_CH9_IRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'TOM2_CH10_IRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'TOM2_CH11_IRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'TOM2_CH12_IRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'TOM2_CH13_IRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'TOM2_CH14_IRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'TOM2_CH15_IRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'TOM3_CH0_IRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TOM3_CH1_IRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TOM3_CH2_IRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TOM3_CH3_IRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'TOM3_CH4_IRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TOM3_CH5_IRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TOM3_CH6_IRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'TOM3_CH7_IRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'TOM3_CH8_IRQ',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'TOM3_CH9_IRQ',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'TOM3_CH10_IRQ',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'TOM3_CH11_IRQ',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'TOM3_CH12_IRQ',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'TOM3_CH13_IRQ',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'TOM3_CH14_IRQ',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'TOM3_CH15_IRQ',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R7_Bits',0,8,231,28,3
	.word	81356
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R9_Bits',0,8,234,28,16,4,12
	.byte	'ATOM0_CH0_IRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'ATOM0_CH1_IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'ATOM0_CH2_IRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'ATOM0_CH3_IRQ',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'ATOM0_CH4_IRQ',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'ATOM0_CH5_IRQ',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'ATOM0_CH6_IRQ',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'ATOM0_CH7_IRQ',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'ATOM1_CH0_IRQ',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'ATOM1_CH1_IRQ',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'ATOM1_CH2_IRQ',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'ATOM1_CH3_IRQ',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'ATOM1_CH4_IRQ',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'ATOM1_CH5_IRQ',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'ATOM1_CH6_IRQ',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'ATOM1_CH7_IRQ',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'ATOM2_CH0_IRQ',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'ATOM2_CH1_IRQ',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'ATOM2_CH2_IRQ',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'ATOM2_CH3_IRQ',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'ATOM2_CH4_IRQ',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'ATOM2_CH5_IRQ',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'ATOM2_CH6_IRQ',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'ATOM2_CH7_IRQ',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'ATOM3_CH0_IRQ',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'ATOM3_CH1_IRQ',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'ATOM3_CH2_IRQ',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'ATOM3_CH3_IRQ',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'ATOM3_CH4_IRQ',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'ATOM3_CH5_IRQ',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'ATOM3_CH6_IRQ',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'ATOM3_CH7_IRQ',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R9_Bits',0,8,140,29,3
	.word	82203
	.byte	11
	.byte	'_Ifx_GTM_INTOUT_Bits',0,8,143,29,16,4,12
	.byte	'INT0',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	288
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_INTOUT_Bits',0,8,147,29,3
	.word	83070
	.byte	11
	.byte	'_Ifx_GTM_IRQ_EN_Bits',0,8,150,29,16,4,12
	.byte	'AEI_TO_XPT_IRQ_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'AEI_USP_ADDR_IRQ_EN',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'AEI_IM_ADDR_IRQ_EN',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'AEI_USP_BE_IRQ_EN',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'AEIM_USP_ADDR_IRQ_EN',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'AEIM_IM_ADDR_IRQ_EN',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'AEIM_USP_BE_IRQ_EN',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'CLK_EN_ERR_IRQ_EN',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'CLK_PER_ERR_IRQ_EN',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_GTM_IRQ_EN_Bits',0,8,162,29,3
	.word	83165
	.byte	11
	.byte	'_Ifx_GTM_IRQ_FORCINT_Bits',0,8,165,29,16,4,12
	.byte	'TRG_AEI_TO_XPT',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TRG_AEI_USP_ADDR',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TRG_AEI_IM_ADDR',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TRG_AEI_USP_BE',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TRG_AEIM_USP_ADDR',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'TRG_AEIM_IM_ADDR',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'TRG_AEIM_USP_BE',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'TRG_CLK_EN_ERR',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'TRG_CLK_PER_ERR',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_GTM_IRQ_FORCINT_Bits',0,8,177,29,3
	.word	83515
	.byte	11
	.byte	'_Ifx_GTM_IRQ_MODE_Bits',0,8,180,29,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_IRQ_MODE_Bits',0,8,184,29,3
	.word	83848
	.byte	11
	.byte	'_Ifx_GTM_IRQ_NOTIFY_Bits',0,8,187,29,16,4,12
	.byte	'AEI_TO_XPT',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'AEI_USP_ADDR',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'AEI_IM_ADDR',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'AEI_USP_BE',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'AEIM_USP_ADDR',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'AEIM_IM_ADDR',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'AEIM_USP_BE',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'CLK_EN_ERR',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'CLK_PER_ERR',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8589
	.byte	15,8,2,35,0,12
	.byte	'CLK_EN_ERR_STATE0',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'CLK_EN_ERR_STATE1',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8589
	.byte	2,4,2,35,0,12
	.byte	'CLK_EN_EXP_STATE0',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'CLK_EN_EXP_STATE1',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8589
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_IRQ_NOTIFY_Bits',0,8,205,29,3
	.word	83951
	.byte	11
	.byte	'_Ifx_GTM_LCDCDCOUTSEL_Bits',0,8,208,29,16,4,12
	.byte	'SEL',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	288
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_GTM_LCDCDCOUTSEL_Bits',0,8,212,29,3
	.word	84408
	.byte	11
	.byte	'_Ifx_GTM_MAP_CTRL_Bits',0,8,215,29,16,4,12
	.byte	'TSEL',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'SSL',0,4
	.word	8589
	.byte	3,28,2,35,0,12
	.byte	'LSEL',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8589
	.byte	11,16,2,35,0,12
	.byte	'TSPP0_EN',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TSPP0_DLD',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'TSPP0_I0V',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TSPP0_I1V',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TSPP0_I2V',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'TSPP1_EN',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'TSPP1_DLD',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8589
	.byte	2,4,2,35,0,12
	.byte	'TSPP1_I0V',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'TSPP1_I1V',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'TSPP1_I2V',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'reserved_31',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_MAP_CTRL_Bits',0,8,235,29,3
	.word	84514
	.byte	11
	.byte	'_Ifx_GTM_MCFG_CTRL_Bits',0,8,238,29,16,4,12
	.byte	'MEM0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'MEM1',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'MEM2',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'MEM3',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'MEM4',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'reserved_14',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	2,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8589
	.byte	12,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCFG_CTRL_Bits',0,8,251,29,3
	.word	84944
	.byte	11
	.byte	'_Ifx_GTM_MCSINTCLR_Bits',0,8,254,29,16,4,12
	.byte	'MCS0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'MCS1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'MCS2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'MCS3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'MCS4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,4
	.word	288
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCSINTCLR_Bits',0,8,134,30,3
	.word	85225
	.byte	11
	.byte	'_Ifx_GTM_MCSINTSTAT_Bits',0,8,137,30,16,4,12
	.byte	'MCS00',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'MCS10',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'MCS20',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'MCS30',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'MCS40',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,4
	.word	288
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCSINTSTAT_Bits',0,8,145,30,3
	.word	85390
	.byte	11
	.byte	'_Ifx_GTM_MCSTRIGOUTSEL_Bits',0,8,148,30,16,4,12
	.byte	'SEL0',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'SEL1',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'SEL2',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'SEL3',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'reserved_16',0,1
	.word	485
	.byte	4,4,2,35,2,12
	.byte	'reserved_20',0,1
	.word	485
	.byte	4,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	485
	.byte	4,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	485
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_MCSTRIGOUTSEL_Bits',0,8,158,30,3
	.word	85562
	.byte	11
	.byte	'_Ifx_GTM_MCS_AEM_DIS_Bits',0,8,161,30,16,4,12
	.byte	'DIS_CLS0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'DIS_CLS1',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'DIS_CLS2',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'DIS_CLS3',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'DIS_CLS4',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'DIS_CLS5',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'DIS_CLS6',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'DIS_CLS7',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'DIS_CLS8',0,4
	.word	8589
	.byte	2,14,2,35,0,12
	.byte	'DIS_CLS9',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'DIS_CLS10',0,4
	.word	8589
	.byte	2,10,2,35,0,12
	.byte	'DIS_CLS11',0,4
	.word	8589
	.byte	2,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_AEM_DIS_Bits',0,8,176,30,3
	.word	85789
	.byte	11
	.byte	'_Ifx_GTM_MCS_CAT_Bits',0,8,179,30,16,4,12
	.byte	'CAT0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'CAT1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'CAT2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'CAT3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'CAT4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'CAT5',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'CAT6',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'CAT7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CAT_Bits',0,8,190,30,3
	.word	86121
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_ACB_Bits',0,8,193,30,16,4,12
	.byte	'ACB0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'ACB1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'ACB2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'ACB3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'ACB4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8589
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_ACB_Bits',0,8,201,30,3
	.word	86330
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_CTRG_Bits',0,8,204,30,16,4,12
	.byte	'TRG0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TRG1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TRG2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TRG3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TRG4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'TRG5',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'TRG6',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'TRG7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'TRG8',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'TRG9',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'TRG10',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'TRG11',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'TRG12',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'TRG13',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'TRG14',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'TRG15',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'TRG16',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TRG17',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TRG18',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TRG19',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'TRG20',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TRG21',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TRG22',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'TRG23',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_CTRG_Bits',0,8,231,30,3
	.word	86497
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_CTRL_Bits',0,8,234,30,16,4,12
	.byte	'EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'ERR',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'CY',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'Z',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'V',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'N',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'CAT',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'CWT',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'SAT',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8589
	.byte	5,16,2,35,0,12
	.byte	'SP_CNT',0,4
	.word	8589
	.byte	3,13,2,35,0,12
	.byte	'reserved_19',0,4
	.word	8589
	.byte	13,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_CTRL_Bits',0,8,250,30,3
	.word	86985
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_EIRQ_EN_Bits',0,8,253,30,16,4,12
	.byte	'MCS_EIRQ_EN0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'STK_ERR_EIRQ_EN',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'ERR_EIRQ_EN',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8589
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_EIRQ_EN_Bits',0,8,131,31,3
	.word	87280
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_IRQ_EN_Bits',0,8,134,31,16,4,12
	.byte	'MCS_IRQ_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'STK_ERR_IRQ_EN',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'ERR_IRQ_EN',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8589
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_IRQ_EN_Bits',0,8,140,31,3
	.word	87449
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_IRQ_FORCINT_Bits',0,8,143,31,16,4,12
	.byte	'TRG_MCS_IRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TRG_STK_ERR_IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TRG_ERR_IRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8589
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_IRQ_FORCINT_Bits',0,8,149,31,3
	.word	87612
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_IRQ_MODE_Bits',0,8,152,31,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_IRQ_MODE_Bits',0,8,156,31,3
	.word	87788
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_IRQ_NOTIFY_Bits',0,8,159,31,16,4,12
	.byte	'MCS_IRQ',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'STK_ERR_IRQ',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'ERR_IRQ',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8589
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_IRQ_NOTIFY_Bits',0,8,165,31,3
	.word	87905
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_MHB_Bits',0,8,168,31,16,4,12
	.byte	'DATA',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_MHB_Bits',0,8,172,31,3
	.word	88067
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_PC_Bits',0,8,175,31,16,4,12
	.byte	'PC',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_PC_Bits',0,8,179,31,3
	.word	88170
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_R_Bits',0,8,182,31,16,4,12
	.byte	'DATA',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_R_Bits',0,8,186,31,3
	.word	88270
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_STRG_Bits',0,8,189,31,16,4,12
	.byte	'TRG0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TRG1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TRG2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TRG3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TRG4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'TRG5',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'TRG6',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'TRG7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'TRG8',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'TRG9',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'TRG10',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'TRG11',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'TRG12',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'TRG13',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'TRG14',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'TRG15',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'TRG16',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TRG17',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'TRG18',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'TRG19',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'TRG20',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'TRG21',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'TRG22',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'TRG23',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_STRG_Bits',0,8,216,31,3
	.word	88370
	.byte	11
	.byte	'_Ifx_GTM_MCS_CTRL_STAT_Bits',0,8,219,31,16,4,12
	.byte	'SCD_MODE',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	6,24,2,35,0,12
	.byte	'SCD_CH',0,4
	.word	8589
	.byte	4,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8589
	.byte	4,16,2,35,0,12
	.byte	'RAM_RST',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'HLT_SP_OFL',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'ERR_SRC_ID',0,4
	.word	8589
	.byte	3,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'EN_TIM_FOUT',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'EN_XOREG',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'HLT_AEIM_ERR',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8589
	.byte	5,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CTRL_STAT_Bits',0,8,234,31,3
	.word	88858
	.byte	11
	.byte	'_Ifx_GTM_MCS_CWT_Bits',0,8,237,31,16,4,12
	.byte	'CWT0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'CWT1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'CWT2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'CWT3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'CWT4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'CWT5',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'CWT6',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'CWT7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CWT_Bits',0,8,248,31,3
	.word	89211
	.byte	11
	.byte	'_Ifx_GTM_MCS_ERR_Bits',0,8,251,31,16,4,12
	.byte	'ERR0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'ERR1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'ERR2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'ERR3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'ERR4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'ERR5',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'ERR6',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'ERR7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_ERR_Bits',0,8,134,32,3
	.word	89420
	.byte	11
	.byte	'_Ifx_GTM_MCS_REG_PROT_Bits',0,8,137,32,16,4,12
	.byte	'WPROT0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'WPROT1',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'WPROT2',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'WPROT3',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'WPROT4',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'WPROT5',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'WPROT6',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'WPROT7',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_REG_PROT_Bits',0,8,148,32,3
	.word	89629
	.byte	11
	.byte	'_Ifx_GTM_MCS_RESET_Bits',0,8,151,32,16,4,12
	.byte	'RST0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'RST1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'RST2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'RST3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'RST4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'RST5',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'RST6',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'RST7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_RESET_Bits',0,8,162,32,3
	.word	89865
	.byte	11
	.byte	'_Ifx_GTM_MON_ACTIVITY_MCS_Bits',0,8,165,32,16,4,12
	.byte	'MCA_0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'MCA_1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'MCA_2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'MCA_3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'MCA_4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'MCA_5',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'MCA_6',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'MCA_7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_MON_ACTIVITY_MCS_Bits',0,8,176,32,3
	.word	90078
	.byte	11
	.byte	'_Ifx_GTM_MON_ACTIVITY_R0_Bits',0,8,179,32,16,4,12
	.byte	'MCA_0_0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'MCA_0_1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'MCA_0_2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'MCA_0_3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'MCA_0_4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'MCA_0_5',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'MCA_0_6',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'MCA_0_7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'MCA_1_0',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'MCA_1_1',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'MCA_1_2',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'MCA_1_3',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'MCA_1_4',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'MCA_1_5',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'MCA_1_6',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'MCA_1_7',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'MCA_2_0',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'MCA_2_1',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'MCA_2_2',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'MCA_2_3',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'MCA_2_4',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'MCA_2_5',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'MCA_2_6',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'MCA_2_7',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'MCA_3_0',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'MCA_3_1',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'MCA_3_2',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'MCA_3_3',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'MCA_3_4',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'MCA_3_5',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'MCA_3_6',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'MCA_3_7',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_MON_ACTIVITY_R0_Bits',0,8,213,32,3
	.word	90313
	.byte	11
	.byte	'_Ifx_GTM_MON_ACTIVITY_R1_Bits',0,8,216,32,16,4,12
	.byte	'MCA_4_0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'MCA_4_1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'MCA_4_2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'MCA_4_3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'MCA_4_4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'MCA_4_5',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'MCA_4_6',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'MCA_4_7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'MCA_5_0',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'MCA_5_1',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'MCA_5_2',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'MCA_5_3',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'MCA_5_4',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'MCA_5_5',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'MCA_5_6',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'MCA_5_7',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'MCA_6_0',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'MCA_6_1',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'MCA_6_2',0,4
	.word	8589
	.byte	1,13,2,35,0,12
	.byte	'MCA_6_3',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'MCA_6_4',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'MCA_6_5',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'MCA_6_6',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'MCA_6_7',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'MCA_7_0',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'MCA_7_1',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'MCA_7_2',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'MCA_7_3',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'MCA_7_4',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'MCA_7_5',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'MCA_7_6',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'MCA_7_7',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_MON_ACTIVITY_R1_Bits',0,8,250,32,3
	.word	90996
	.byte	11
	.byte	'_Ifx_GTM_MON_STATUS_Bits',0,8,253,32,16,4,12
	.byte	'ACT_CMU0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'ACT_CMU1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'ACT_CMU2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'ACT_CMU3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'ACT_CMU4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'ACT_CMU5',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'ACT_CMU6',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'ACT_CMU7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'ACT_CMUFX0',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'ACT_CMUFX1',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'ACT_CMUFX2',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'ACT_CMUFX3',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'ACT_CMUFX4',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'ACT_CMU8',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'CMP_ERR',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	8589
	.byte	3,12,2,35,0,12
	.byte	'MCS0_ERR',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'MCS1_ERR',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'MCS2_ERR',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'MCS3_ERR',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'MCS4_ERR',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8589
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_MON_STATUS_Bits',0,8,156,33,3
	.word	91679
	.byte	11
	.byte	'_Ifx_GTM_MSC_MSCQ_INHCON_Bits',0,8,159,33,16,4,12
	.byte	'SEL0',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'SEL1',0,1
	.word	485
	.byte	2,4,2,35,0,12
	.byte	'SEL2',0,1
	.word	485
	.byte	2,2,2,35,0,12
	.byte	'SEL3',0,1
	.word	485
	.byte	2,0,2,35,0,12
	.byte	'SEL4',0,1
	.word	485
	.byte	2,6,2,35,1,12
	.byte	'SEL5',0,1
	.word	485
	.byte	2,4,2,35,1,12
	.byte	'SEL6',0,1
	.word	485
	.byte	2,2,2,35,1,12
	.byte	'SEL7',0,1
	.word	485
	.byte	2,0,2,35,1,12
	.byte	'SEL8',0,1
	.word	485
	.byte	2,6,2,35,2,12
	.byte	'SEL9',0,1
	.word	485
	.byte	2,4,2,35,2,12
	.byte	'SEL10',0,1
	.word	485
	.byte	2,2,2,35,2,12
	.byte	'SEL11',0,1
	.word	485
	.byte	2,0,2,35,2,12
	.byte	'SEL12',0,1
	.word	485
	.byte	2,6,2,35,3,12
	.byte	'SEL13',0,1
	.word	485
	.byte	2,4,2,35,3,12
	.byte	'SEL14',0,1
	.word	485
	.byte	2,2,2,35,3,12
	.byte	'SEL15',0,1
	.word	485
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_GTM_MSC_MSCQ_INHCON_Bits',0,8,177,33,3
	.word	92360
	.byte	11
	.byte	'_Ifx_GTM_MSC_MSCQ_INLCON_Bits',0,8,180,33,16,4,12
	.byte	'SEL0',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'SEL1',0,1
	.word	485
	.byte	2,4,2,35,0,12
	.byte	'SEL2',0,1
	.word	485
	.byte	2,2,2,35,0,12
	.byte	'SEL3',0,1
	.word	485
	.byte	2,0,2,35,0,12
	.byte	'SEL4',0,1
	.word	485
	.byte	2,6,2,35,1,12
	.byte	'SEL5',0,1
	.word	485
	.byte	2,4,2,35,1,12
	.byte	'SEL6',0,1
	.word	485
	.byte	2,2,2,35,1,12
	.byte	'SEL7',0,1
	.word	485
	.byte	2,0,2,35,1,12
	.byte	'SEL8',0,1
	.word	485
	.byte	2,6,2,35,2,12
	.byte	'SEL9',0,1
	.word	485
	.byte	2,4,2,35,2,12
	.byte	'SEL10',0,1
	.word	485
	.byte	2,2,2,35,2,12
	.byte	'SEL11',0,1
	.word	485
	.byte	2,0,2,35,2,12
	.byte	'SEL12',0,1
	.word	485
	.byte	2,6,2,35,3,12
	.byte	'SEL13',0,1
	.word	485
	.byte	2,4,2,35,3,12
	.byte	'SEL14',0,1
	.word	485
	.byte	2,2,2,35,3,12
	.byte	'SEL15',0,1
	.word	485
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_GTM_MSC_MSCQ_INLCON_Bits',0,8,198,33,3
	.word	92697
	.byte	11
	.byte	'_Ifx_GTM_MSC_MSCQ_INLEXTCON_Bits',0,8,201,33,16,4,12
	.byte	'SEL0',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'SEL1',0,1
	.word	485
	.byte	2,4,2,35,0,12
	.byte	'SEL2',0,1
	.word	485
	.byte	2,2,2,35,0,12
	.byte	'SEL3',0,1
	.word	485
	.byte	2,0,2,35,0,12
	.byte	'SEL4',0,1
	.word	485
	.byte	2,6,2,35,1,12
	.byte	'SEL5',0,1
	.word	485
	.byte	2,4,2,35,1,12
	.byte	'SEL6',0,1
	.word	485
	.byte	2,2,2,35,1,12
	.byte	'SEL7',0,1
	.word	485
	.byte	2,0,2,35,1,12
	.byte	'SEL8',0,1
	.word	485
	.byte	2,6,2,35,2,12
	.byte	'SEL9',0,1
	.word	485
	.byte	2,4,2,35,2,12
	.byte	'SEL10',0,1
	.word	485
	.byte	2,2,2,35,2,12
	.byte	'SEL11',0,1
	.word	485
	.byte	2,0,2,35,2,12
	.byte	'SEL12',0,1
	.word	485
	.byte	2,6,2,35,3,12
	.byte	'SEL13',0,1
	.word	485
	.byte	2,4,2,35,3,12
	.byte	'SEL14',0,1
	.word	485
	.byte	2,2,2,35,3,12
	.byte	'SEL15',0,1
	.word	485
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_GTM_MSC_MSCQ_INLEXTCON_Bits',0,8,219,33,3
	.word	93034
	.byte	11
	.byte	'_Ifx_GTM_MSC_SET_CON0_Bits',0,8,222,33,16,4,12
	.byte	'SEL0',0,1
	.word	485
	.byte	5,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	485
	.byte	3,0,2,35,0,12
	.byte	'SEL1',0,1
	.word	485
	.byte	5,3,2,35,1,12
	.byte	'reserved_13',0,1
	.word	485
	.byte	3,0,2,35,1,12
	.byte	'SEL2',0,1
	.word	485
	.byte	5,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	485
	.byte	3,0,2,35,2,12
	.byte	'SEL3',0,1
	.word	485
	.byte	5,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	485
	.byte	3,0,2,35,3,0,29
	.byte	'Ifx_GTM_MSC_SET_CON0_Bits',0,8,232,33,3
	.word	93377
	.byte	11
	.byte	'_Ifx_GTM_MSC_SET_CON1_Bits',0,8,235,33,16,4,12
	.byte	'SEL4',0,1
	.word	485
	.byte	5,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	485
	.byte	3,0,2,35,0,12
	.byte	'SEL5',0,1
	.word	485
	.byte	5,3,2,35,1,12
	.byte	'reserved_13',0,1
	.word	485
	.byte	3,0,2,35,1,12
	.byte	'SEL6',0,1
	.word	485
	.byte	5,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	485
	.byte	3,0,2,35,2,12
	.byte	'SEL7',0,1
	.word	485
	.byte	5,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	485
	.byte	3,0,2,35,3,0,29
	.byte	'Ifx_GTM_MSC_SET_CON1_Bits',0,8,245,33,3
	.word	93601
	.byte	11
	.byte	'_Ifx_GTM_MSC_SET_CON2_Bits',0,8,248,33,16,4,12
	.byte	'SEL8',0,1
	.word	485
	.byte	5,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	485
	.byte	3,0,2,35,0,12
	.byte	'SEL9',0,1
	.word	485
	.byte	5,3,2,35,1,12
	.byte	'reserved_13',0,1
	.word	485
	.byte	3,0,2,35,1,12
	.byte	'SEL10',0,1
	.word	485
	.byte	5,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	485
	.byte	3,0,2,35,2,12
	.byte	'SEL11',0,1
	.word	485
	.byte	5,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	485
	.byte	3,0,2,35,3,0,29
	.byte	'Ifx_GTM_MSC_SET_CON2_Bits',0,8,130,34,3
	.word	93825
	.byte	11
	.byte	'_Ifx_GTM_MSC_SET_CON3_Bits',0,8,133,34,16,4,12
	.byte	'SEL12',0,1
	.word	485
	.byte	5,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	485
	.byte	3,0,2,35,0,12
	.byte	'SEL13',0,1
	.word	485
	.byte	5,3,2,35,1,12
	.byte	'reserved_13',0,1
	.word	485
	.byte	3,0,2,35,1,12
	.byte	'SEL14',0,1
	.word	485
	.byte	5,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	485
	.byte	3,0,2,35,2,12
	.byte	'SEL15',0,1
	.word	485
	.byte	5,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	485
	.byte	3,0,2,35,3,0,29
	.byte	'Ifx_GTM_MSC_SET_CON3_Bits',0,8,143,34,3
	.word	94051
	.byte	11
	.byte	'_Ifx_GTM_OCDS_OCS_Bits',0,8,146,34,16,4,12
	.byte	'reserved_0',0,4
	.word	288
	.byte	24,8,2,35,0,12
	.byte	'SUS',0,1
	.word	485
	.byte	4,4,2,35,3,12
	.byte	'SUS_P',0,1
	.word	485
	.byte	1,3,2,35,3,12
	.byte	'SUSSTA',0,1
	.word	485
	.byte	1,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	485
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_GTM_OCDS_OCS_Bits',0,8,153,34,3
	.word	94279
	.byte	11
	.byte	'_Ifx_GTM_OCDS_ODA_Bits',0,8,156,34,16,4,12
	.byte	'DRAC',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	288
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_ODA_Bits',0,8,160,34,3
	.word	94435
	.byte	11
	.byte	'_Ifx_GTM_OCDS_OTBU0T_Bits',0,8,163,34,16,4,12
	.byte	'CV',0,4
	.word	288
	.byte	27,5,2,35,0,12
	.byte	'reserved_27',0,1
	.word	485
	.byte	1,4,2,35,3,12
	.byte	'CM',0,1
	.word	485
	.byte	2,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	485
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_GTM_OCDS_OTBU0T_Bits',0,8,169,34,3
	.word	94534
	.byte	11
	.byte	'_Ifx_GTM_OCDS_OTBU1T_Bits',0,8,172,34,16,4,12
	.byte	'CV',0,4
	.word	288
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,1
	.word	485
	.byte	4,4,2,35,3,12
	.byte	'EN',0,1
	.word	485
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	485
	.byte	3,0,2,35,3,0,29
	.byte	'Ifx_GTM_OCDS_OTBU1T_Bits',0,8,178,34,3
	.word	94675
	.byte	11
	.byte	'_Ifx_GTM_OCDS_OTBU2T_Bits',0,8,181,34,16,4,12
	.byte	'CV',0,4
	.word	288
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,1
	.word	485
	.byte	4,4,2,35,3,12
	.byte	'EN',0,1
	.word	485
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	485
	.byte	3,0,2,35,3,0,29
	.byte	'Ifx_GTM_OCDS_OTBU2T_Bits',0,8,187,34,3
	.word	94816
	.byte	11
	.byte	'_Ifx_GTM_OCDS_OTBU3T_Bits',0,8,190,34,16,4,12
	.byte	'CV',0,4
	.word	288
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,1
	.word	485
	.byte	4,4,2,35,3,12
	.byte	'EN',0,1
	.word	485
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	485
	.byte	3,0,2,35,3,0,29
	.byte	'Ifx_GTM_OCDS_OTBU3T_Bits',0,8,196,34,3
	.word	94957
	.byte	11
	.byte	'_Ifx_GTM_OCDS_OTSC0_Bits',0,8,199,34,16,4,12
	.byte	'B0LMT',0,1
	.word	485
	.byte	3,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'B0LMI',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'B0HMT',0,1
	.word	485
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,1
	.word	485
	.byte	1,4,2,35,1,12
	.byte	'B0HMI',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'B1LMT',0,1
	.word	485
	.byte	3,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	485
	.byte	1,4,2,35,2,12
	.byte	'B1LMI',0,1
	.word	485
	.byte	4,0,2,35,2,12
	.byte	'B1HMT',0,1
	.word	485
	.byte	3,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	485
	.byte	1,4,2,35,3,12
	.byte	'B1HMI',0,1
	.word	485
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_OCDS_OTSC0_Bits',0,8,213,34,3
	.word	95098
	.byte	11
	.byte	'_Ifx_GTM_OCDS_OTSC1_Bits',0,8,216,34,16,4,12
	.byte	'MCS',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'MI',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'MOE',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'reserved_10',0,4
	.word	288
	.byte	22,0,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_OTSC1_Bits',0,8,223,34,3
	.word	95390
	.byte	11
	.byte	'_Ifx_GTM_OCDS_OTSS_Bits',0,8,226,34,16,4,12
	.byte	'OTGB0',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'OTGB1',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'reserved_12',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'OTGBM0',0,1
	.word	485
	.byte	4,4,2,35,2,12
	.byte	'reserved_20',0,1
	.word	485
	.byte	4,0,2,35,2,12
	.byte	'OTGBM1',0,1
	.word	485
	.byte	4,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	485
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_OCDS_OTSS_Bits',0,8,236,34,3
	.word	95544
	.byte	11
	.byte	'_Ifx_GTM_OUT_ATOM_Bits',0,8,239,34,16,4,12
	.byte	'ATOM_I_OUT',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'ATOM_I_OUT_N',0,4
	.word	8589
	.byte	8,16,2,35,0,12
	.byte	'ATOM_IP1_OUT',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'ATOM_IP1_OUT_N',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_OUT_ATOM_Bits',0,8,245,34,3
	.word	95768
	.byte	11
	.byte	'_Ifx_GTM_OUT_TOM_Bits',0,8,248,34,16,4,12
	.byte	'TOM_OUT',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'TOM_OUT_N',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_OUT_TOM_Bits',0,8,252,34,3
	.word	95925
	.byte	11
	.byte	'_Ifx_GTM_PSI5OUTSEL_Bits',0,8,255,34,16,4,12
	.byte	'SEL0',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'SEL1',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'SEL2',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'SEL3',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'SEL4',0,1
	.word	485
	.byte	4,4,2,35,2,12
	.byte	'SEL5',0,1
	.word	485
	.byte	4,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	485
	.byte	8,0,2,35,3,0,29
	.byte	'Ifx_GTM_PSI5OUTSEL_Bits',0,8,136,35,3
	.word	96024
	.byte	11
	.byte	'_Ifx_GTM_PSI5SOUTSEL_Bits',0,8,139,35,16,4,12
	.byte	'SEL0',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'SEL1',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'SEL2',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'SEL3',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'SEL4',0,1
	.word	485
	.byte	4,4,2,35,2,12
	.byte	'SEL5',0,1
	.word	485
	.byte	4,0,2,35,2,12
	.byte	'SEL6',0,1
	.word	485
	.byte	4,4,2,35,3,12
	.byte	'SEL7',0,1
	.word	485
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_PSI5SOUTSEL_Bits',0,8,149,35,3
	.word	96208
	.byte	29
	.byte	'Ifx_GTM_PSM_AFD_CH_BUF_ACC_Bits',0,8,156,35,3
	.word	12668
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_ENABLE_Bits',0,8,170,35,3
	.word	12055
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_F2A_CTRL_Bits',0,8,180,35,3
	.word	12306
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_RD_CH_ARU_RD_FIFO_Bits',0,8,187,35,3
	.word	11642
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_STR_CH_STR_CFG_Bits',0,8,196,35,3
	.word	11832
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_CTRL_Bits',0,8,206,35,3
	.word	8605
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_EIRQ_EN_Bits',0,8,216,35,3
	.word	10666
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_END_ADDR_Bits',0,8,223,35,3
	.word	8770
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_FILL_LEVEL_Bits',0,8,230,35,3
	.word	9426
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_IRQ_EN_Bits',0,8,240,35,3
	.word	9977
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_IRQ_FORCINT_Bits',0,8,250,35,3
	.word	10190
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_IRQ_MODE_Bits',0,8,131,36,3
	.word	10396
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_IRQ_NOTIFY_Bits',0,8,141,36,3
	.word	9788
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_LOWER_WM_Bits',0,8,148,36,3
	.word	9135
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_RD_PTR_Bits',0,8,155,36,3
	.word	9669
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_START_ADDR_Bits',0,8,162,36,3
	.word	8891
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_STATUS_Bits',0,8,172,36,3
	.word	9256
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_UPPER_WM_Bits',0,8,179,36,3
	.word	9014
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_WR_PTR_Bits',0,8,186,36,3
	.word	9550
	.byte	11
	.byte	'_Ifx_GTM_RESET1_Bits',0,8,189,36,16,4,12
	.byte	'RST',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'RSTSTAT',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	288
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_RESET1_Bits',0,8,194,36,3
	.word	97211
	.byte	11
	.byte	'_Ifx_GTM_RESET2_Bits',0,8,197,36,16,4,12
	.byte	'RST',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	288
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_GTM_RESET2_Bits',0,8,201,36,3
	.word	97324
	.byte	11
	.byte	'_Ifx_GTM_RESET_CLR_Bits',0,8,204,36,16,4,12
	.byte	'CLR',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	288
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_GTM_RESET_CLR_Bits',0,8,208,36,3
	.word	97418
	.byte	11
	.byte	'_Ifx_GTM_REV_Bits',0,8,211,36,16,4,12
	.byte	'STEP',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'NO',0,4
	.word	8589
	.byte	4,20,2,35,0,12
	.byte	'MINOR',0,4
	.word	8589
	.byte	4,16,2,35,0,12
	.byte	'MAJOR',0,4
	.word	8589
	.byte	4,12,2,35,0,12
	.byte	'DEV_CODE0',0,4
	.word	8589
	.byte	4,8,2,35,0,12
	.byte	'DEV_CODE1',0,4
	.word	8589
	.byte	4,4,2,35,0,12
	.byte	'DEV_CODE2',0,4
	.word	8589
	.byte	4,0,2,35,0,0,29
	.byte	'Ifx_GTM_REV_Bits',0,8,220,36,3
	.word	97518
	.byte	11
	.byte	'_Ifx_GTM_RST_Bits',0,8,223,36,16,4,12
	.byte	'reserved_0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8589
	.byte	26,5,2,35,0,12
	.byte	'BRIDGE_MODE_WRDIS',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8589
	.byte	4,0,2,35,0,0,29
	.byte	'Ifx_GTM_RST_Bits',0,8,229,36,3
	.word	97696
	.byte	11
	.byte	'_Ifx_GTM_SPE_CMD_Bits',0,8,232,36,16,4,12
	.byte	'SPE_CTRL_CMD',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	14,16,2,35,0,12
	.byte	'SPE_UPD_TRIG',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	8589
	.byte	15,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_CMD_Bits',0,8,238,36,3
	.word	97843
	.byte	11
	.byte	'_Ifx_GTM_SPE_CTRL_STAT_Bits',0,8,241,36,16,4,12
	.byte	'EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'SIE0',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'SIE1',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'SIE2',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TRIG_SEL',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'TIM_SEL',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'FSOM',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'SPE_PAT_PTR',0,4
	.word	8589
	.byte	3,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'AIP',0,4
	.word	8589
	.byte	3,17,2,35,0,12
	.byte	'ADIR',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'PIP',0,4
	.word	8589
	.byte	3,13,2,35,0,12
	.byte	'PDIR',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'NIP',0,4
	.word	8589
	.byte	3,9,2,35,0,12
	.byte	'ETRIG_SEL',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'FSOL',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_CTRL_STAT_Bits',0,8,131,37,3
	.word	97995
	.byte	11
	.byte	'_Ifx_GTM_SPE_CTRL_STAT2_Bits',0,8,134,37,16,4,12
	.byte	'reserved_0',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'SPE_PAT_PTR_BWD',0,4
	.word	8589
	.byte	3,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8589
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_CTRL_STAT2_Bits',0,8,139,37,3
	.word	98343
	.byte	11
	.byte	'_Ifx_GTM_SPE_EIRQ_EN_Bits',0,8,142,37,16,4,12
	.byte	'SPE_NIPD_EIRQ_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'SPE_DCHG_EIRQ_EN',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'SPE_PERR_EIRQ_EN',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'SPE_BIS_EIRQ_EN',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'SPE_RCMP_EIRQ_EN',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8589
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_EIRQ_EN_Bits',0,8,150,37,3
	.word	98488
	.byte	11
	.byte	'_Ifx_GTM_SPE_IRQ_EN_Bits',0,8,153,37,16,4,12
	.byte	'SPE_NIPD_IRQ_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'SPE_DCHG_IRQ_EN',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'SPE_PERR_IRQ_EN',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'SPE_BIS_IRQ_EN',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'SPE_RCMP_IRQ_EN',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8589
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_IRQ_EN_Bits',0,8,161,37,3
	.word	98716
	.byte	11
	.byte	'_Ifx_GTM_SPE_IRQ_FORCINT_Bits',0,8,164,37,16,4,12
	.byte	'TRG_SPE_NIPD',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TRG_SPE_DCHG',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TRG_SPE_PERR',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TRG_SPE_BIS',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TRG_SPE_RCMP',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8589
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_IRQ_FORCINT_Bits',0,8,172,37,3
	.word	98937
	.byte	11
	.byte	'_Ifx_GTM_SPE_IRQ_MODE_Bits',0,8,175,37,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_IRQ_MODE_Bits',0,8,179,37,3
	.word	99153
	.byte	11
	.byte	'_Ifx_GTM_SPE_IRQ_NOTIFY_Bits',0,8,182,37,16,4,12
	.byte	'SPE_NIPD',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'SPE_DCHG',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'SPE_PERR',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'SPE_BIS',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'SPE_RCMP',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8589
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_IRQ_NOTIFY_Bits',0,8,190,37,3
	.word	99264
	.byte	11
	.byte	'_Ifx_GTM_SPE_OUT_CTRL_Bits',0,8,193,37,16,4,12
	.byte	'SPE_OUT_CTRL',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_OUT_CTRL_Bits',0,8,197,37,3
	.word	99458
	.byte	11
	.byte	'_Ifx_GTM_SPE_OUT_PAT_Bits',0,8,200,37,16,4,12
	.byte	'SPE_OUT_PAT',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_OUT_PAT_Bits',0,8,204,37,3
	.word	99574
	.byte	11
	.byte	'_Ifx_GTM_SPE_PAT_Bits',0,8,207,37,16,4,12
	.byte	'IP0_VAL',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'IP0_PAT',0,4
	.word	8589
	.byte	3,28,2,35,0,12
	.byte	'IP1_VAL',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'IP1_PAT',0,4
	.word	8589
	.byte	3,24,2,35,0,12
	.byte	'IP2_VAL',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'IP2_PAT',0,4
	.word	8589
	.byte	3,20,2,35,0,12
	.byte	'IP3_VAL',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'IP3_PAT',0,4
	.word	8589
	.byte	3,16,2,35,0,12
	.byte	'IP4_VAL',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'IP4_PAT',0,4
	.word	8589
	.byte	3,12,2,35,0,12
	.byte	'IP5_VAL',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'IP5_PAT',0,4
	.word	8589
	.byte	3,8,2,35,0,12
	.byte	'IP6_VAL',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'IP6_PAT',0,4
	.word	8589
	.byte	3,4,2,35,0,12
	.byte	'IP7_VAL',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'IP7_PAT',0,4
	.word	8589
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_PAT_Bits',0,8,225,37,3
	.word	99687
	.byte	11
	.byte	'_Ifx_GTM_SPE_REV_CMP_Bits',0,8,228,37,16,4,12
	.byte	'REV_CMP',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_REV_CMP_Bits',0,8,232,37,3
	.word	100050
	.byte	11
	.byte	'_Ifx_GTM_SPE_REV_CNT_Bits',0,8,235,37,16,4,12
	.byte	'REV_CNT',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_REV_CNT_Bits',0,8,239,37,3
	.word	100159
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH0_BASE_Bits',0,8,242,37,16,4,12
	.byte	'BASE',0,4
	.word	8589
	.byte	27,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8589
	.byte	5,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH0_BASE_Bits',0,8,246,37,3
	.word	100268
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH0_CTRL_Bits',0,8,249,37,16,4,12
	.byte	'LOW_RES',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'CH_CLK_SRC',0,4
	.word	8589
	.byte	3,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8589
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH0_CTRL_Bits',0,8,254,37,3
	.word	100376
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH1_BASE_Bits',0,8,129,38,16,4,12
	.byte	'BASE',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH1_BASE_Bits',0,8,133,38,3
	.word	100508
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH1_CTRL_Bits',0,8,136,38,16,4,12
	.byte	'CH_MODE',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'CH_CLK_SRC',0,4
	.word	8589
	.byte	3,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8589
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH1_CTRL_Bits',0,8,141,38,3
	.word	100616
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH2_BASE_Bits',0,8,144,38,16,4,12
	.byte	'BASE',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH2_BASE_Bits',0,8,148,38,3
	.word	100748
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH2_CTRL_Bits',0,8,151,38,16,4,12
	.byte	'CH_MODE',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'CH_CLK_SRC',0,4
	.word	8589
	.byte	3,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8589
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH2_CTRL_Bits',0,8,156,38,3
	.word	100856
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH3_BASE_Bits',0,8,159,38,16,4,12
	.byte	'BASE',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH3_BASE_Bits',0,8,163,38,3
	.word	100988
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH3_BASE_CAPTURE_Bits',0,8,166,38,16,4,12
	.byte	'BASE_CAPTURE',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH3_BASE_CAPTURE_Bits',0,8,170,38,3
	.word	101096
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH3_BASE_MARK_Bits',0,8,173,38,16,4,12
	.byte	'BASE_MARK',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH3_BASE_MARK_Bits',0,8,177,38,3
	.word	101228
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH3_CTRL_Bits',0,8,180,38,16,4,12
	.byte	'CH_MODE',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8589
	.byte	3,28,2,35,0,12
	.byte	'USE_CH2',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8589
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH3_CTRL_Bits',0,8,186,38,3
	.word	101351
	.byte	11
	.byte	'_Ifx_GTM_TBU_CHEN_Bits',0,8,189,38,16,4,12
	.byte	'ENDIS_CH0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'ENDIS_CH1',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'ENDIS_CH2',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'ENDIS_CH3',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CHEN_Bits',0,8,196,38,3
	.word	101502
	.byte	11
	.byte	'_Ifx_GTM_TIMINSEL_Bits',0,8,199,38,16,4,12
	.byte	'CH0SEL',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'CH1SEL',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'CH2SEL',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'CH3SEL',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'CH4SEL',0,1
	.word	485
	.byte	4,4,2,35,2,12
	.byte	'CH5SEL',0,1
	.word	485
	.byte	4,0,2,35,2,12
	.byte	'CH6SEL',0,1
	.word	485
	.byte	4,4,2,35,3,12
	.byte	'CH7SEL',0,1
	.word	485
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_TIMINSEL_Bits',0,8,209,38,3
	.word	101669
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_CNT_Bits',0,8,212,38,16,4,12
	.byte	'CNT',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_CNT_Bits',0,8,216,38,3
	.word	101874
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_CNTS_Bits',0,8,219,38,16,4,12
	.byte	'CNTS',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'ECNT',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_CNTS_Bits',0,8,223,38,3
	.word	101977
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_CTRL_Bits',0,8,226,38,16,4,12
	.byte	'TIM_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TIM_MODE',0,4
	.word	8589
	.byte	3,28,2,35,0,12
	.byte	'OSM',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'CICTRL',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'TBU0_SEL',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'GPR0_SEL',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'GPR1_SEL',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'CNTS_SEL',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'DSL',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'ISL',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'ECNT_RESET',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'FLT_EN',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'FLT_CNT_FRQ',0,4
	.word	8589
	.byte	2,13,2,35,0,12
	.byte	'EXT_CAP_EN',0,4
	.word	8589
	.byte	1,12,2,35,0,12
	.byte	'FLT_MODE_RE',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'FLT_CTR_RE',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'FLT_MODE_FE',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'FLT_CTR_FE',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'CLK_SEL',0,4
	.word	8589
	.byte	3,5,2,35,0,12
	.byte	'FR_ECNT_OFL',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'EGPR0_SEL',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'EGPR1_SEL',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'TOCTRL',0,4
	.word	8589
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_CTRL_Bits',0,8,252,38,3
	.word	102076
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_ECNT_Bits',0,8,255,38,16,4,12
	.byte	'ECNT',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_ECNT_Bits',0,8,131,39,3
	.word	102619
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_ECTRL_Bits',0,8,134,39,16,4,12
	.byte	'EXT_CAP_SRC',0,4
	.word	8589
	.byte	4,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'USE_PREV_TDU_IN',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'TODET_IRQ_SRC',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'TDU_START',0,4
	.word	8589
	.byte	3,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'TDU_STOP',0,4
	.word	8589
	.byte	3,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'TDU_RESYNC',0,4
	.word	8589
	.byte	4,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8589
	.byte	2,10,2,35,0,12
	.byte	'USE_LUT',0,4
	.word	8589
	.byte	2,8,2,35,0,12
	.byte	'EFLT_CTR_RE',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'EFLT_CTR_FE',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8589
	.byte	2,4,2,35,0,12
	.byte	'SWAP_CAPTURE',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'IMM_START',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'ECLK_SEL',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'USE_PREV_CH_IN',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_ECTRL_Bits',0,8,154,39,3
	.word	102725
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_EIRQ_EN_Bits',0,8,157,39,16,4,12
	.byte	'NEWVAL_EIRQ_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'ECNTOFL_EIRQ_EN',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'CNTOFL_EIRQ_EN',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'GPROFL_EIRQ_EN',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TODET_EIRQ_EN',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'GLITCHDET_EIRQ_EN',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	8589
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_EIRQ_EN_Bits',0,8,166,39,3
	.word	103202
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_FLT_FE_Bits',0,8,169,39,16,4,12
	.byte	'FLT_FE',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_FLT_FE_Bits',0,8,173,39,3
	.word	103456
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_FLT_RE_Bits',0,8,176,39,16,4,12
	.byte	'FLT_RE',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_FLT_RE_Bits',0,8,180,39,3
	.word	103568
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_GPR0_Bits',0,8,183,39,16,4,12
	.byte	'GPR0',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'ECNT',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_GPR0_Bits',0,8,187,39,3
	.word	103680
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_GPR1_Bits',0,8,190,39,16,4,12
	.byte	'GPR1',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'ECNT',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_GPR1_Bits',0,8,194,39,3
	.word	103779
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_IRQ_EN_Bits',0,8,197,39,16,4,12
	.byte	'NEWVAL_IRQ_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'ECNTOFL_IRQ_EN',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'CNTOFL_IRQ_EN',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'GPROFL_IRQ_EN',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TODET_IRQ_EN',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'GLITCHDET_IRQ_EN',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	8589
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_IRQ_EN_Bits',0,8,206,39,3
	.word	103878
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_IRQ_FORCINT_Bits',0,8,209,39,16,4,12
	.byte	'TRG_NEWVAL',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TRG_ECNTOFL',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'TRG_CNTOFL',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'TRG_GPROFL',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TRG_TODET',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'TRG_GLITCHDET',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	8589
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_IRQ_FORCINT_Bits',0,8,218,39,3
	.word	104124
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_IRQ_MODE_Bits',0,8,221,39,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_IRQ_MODE_Bits',0,8,225,39,3
	.word	104362
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_IRQ_NOTIFY_Bits',0,8,228,39,16,4,12
	.byte	'NEWVAL',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'ECNTOFL',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'CNTOFL',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'GPROFL',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'TODET',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'GLITCHDET',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	8589
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_IRQ_NOTIFY_Bits',0,8,237,39,3
	.word	104479
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_TDUC_Bits',0,8,240,39,16,4,12
	.byte	'TO_CNT',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'TO_CNT1',0,4
	.word	8589
	.byte	8,16,2,35,0,12
	.byte	'TO_CNT2',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_TDUC_Bits',0,8,246,39,3
	.word	104691
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_TDUV_Bits',0,8,249,39,16,4,12
	.byte	'TOV',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'TOV1',0,4
	.word	8589
	.byte	8,16,2,35,0,12
	.byte	'TOV2',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'SLICING',0,4
	.word	8589
	.byte	2,6,2,35,0,12
	.byte	'TCS_USE_SAMPLE_EVT',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'TDU_SAME_CNT_CLK',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'TCS',0,4
	.word	8589
	.byte	3,1,2,35,0,12
	.byte	'reserved_31',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_TDUV_Bits',0,8,131,40,3
	.word	104837
	.byte	11
	.byte	'_Ifx_GTM_TIM_INP_VAL_Bits',0,8,134,40,16,4,12
	.byte	'F_OUT',0,4
	.word	8589
	.byte	8,24,2,35,0,12
	.byte	'F_IN',0,4
	.word	8589
	.byte	8,16,2,35,0,12
	.byte	'TIM_IN',0,4
	.word	8589
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8589
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_INP_VAL_Bits',0,8,140,40,3
	.word	105066
	.byte	11
	.byte	'_Ifx_GTM_TIM_IN_SRC_Bits',0,8,143,40,16,4,12
	.byte	'VAL_0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'MODE_0',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'VAL_1',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'MODE_1',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'VAL_2',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'MODE_2',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'VAL_3',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'MODE_3',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'VAL_4',0,4
	.word	8589
	.byte	2,14,2,35,0,12
	.byte	'MODE_4',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'VAL_5',0,4
	.word	8589
	.byte	2,10,2,35,0,12
	.byte	'MODE_5',0,4
	.word	8589
	.byte	2,8,2,35,0,12
	.byte	'VAL_6',0,4
	.word	8589
	.byte	2,6,2,35,0,12
	.byte	'MODE_6',0,4
	.word	8589
	.byte	2,4,2,35,0,12
	.byte	'VAL_7',0,4
	.word	8589
	.byte	2,2,2,35,0,12
	.byte	'MODE_7',0,4
	.word	8589
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_IN_SRC_Bits',0,8,161,40,3
	.word	105207
	.byte	11
	.byte	'_Ifx_GTM_TIM_RST_Bits',0,8,164,40,16,4,12
	.byte	'RST_CH0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'RST_CH1',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'RST_CH2',0,4
	.word	8589
	.byte	1,29,2,35,0,12
	.byte	'RST_CH3',0,4
	.word	8589
	.byte	1,28,2,35,0,12
	.byte	'RST_CH4',0,4
	.word	8589
	.byte	1,27,2,35,0,12
	.byte	'RST_CH5',0,4
	.word	8589
	.byte	1,26,2,35,0,12
	.byte	'RST_CH6',0,4
	.word	8589
	.byte	1,25,2,35,0,12
	.byte	'RST_CH7',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_RST_Bits',0,8,175,40,3
	.word	105552
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_CM0_Bits',0,8,178,40,16,4,12
	.byte	'CM0',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_CM0_Bits',0,8,182,40,3
	.word	105785
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_CM1_Bits',0,8,185,40,16,4,12
	.byte	'CM1',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_CM1_Bits',0,8,189,40,3
	.word	105888
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_CN0_Bits',0,8,192,40,16,4,12
	.byte	'CN0',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_CN0_Bits',0,8,196,40,3
	.word	105991
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_CTRL_Bits',0,8,199,40,16,4,12
	.byte	'reserved_0',0,4
	.word	8589
	.byte	7,25,2,35,0,12
	.byte	'SR0_TRIG',0,4
	.word	8589
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8589
	.byte	3,21,2,35,0,12
	.byte	'SL',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'CLK_SRC_SR',0,4
	.word	8589
	.byte	3,17,2,35,0,12
	.byte	'ECLK_SRC',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	1,15,2,35,0,12
	.byte	'TRIG_PULSE',0,4
	.word	8589
	.byte	1,14,2,35,0,12
	.byte	'UDMODE',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'RST_CCU0',0,4
	.word	8589
	.byte	1,11,2,35,0,12
	.byte	'OSM_TRIG',0,4
	.word	8589
	.byte	1,10,2,35,0,12
	.byte	'EXT_TRIG',0,4
	.word	8589
	.byte	1,9,2,35,0,12
	.byte	'EXTTRIGOUT',0,4
	.word	8589
	.byte	1,8,2,35,0,12
	.byte	'TRIGOUT',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'SPE_TRIG',0,4
	.word	8589
	.byte	1,6,2,35,0,12
	.byte	'OSM',0,4
	.word	8589
	.byte	1,5,2,35,0,12
	.byte	'BITREV',0,4
	.word	8589
	.byte	1,4,2,35,0,12
	.byte	'SPEM',0,4
	.word	8589
	.byte	1,3,2,35,0,12
	.byte	'GCM',0,4
	.word	8589
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8589
	.byte	1,1,2,35,0,12
	.byte	'FREEZE',0,4
	.word	8589
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_CTRL_Bits',0,8,222,40,3
	.word	106094
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_IRQ_EN_Bits',0,8,225,40,16,4,12
	.byte	'CCU0TC_IRQ_EN',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'CCU1TC_IRQ_EN',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_IRQ_EN_Bits',0,8,230,40,3
	.word	106570
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_IRQ_FORCINT_Bits',0,8,233,40,16,4,12
	.byte	'TRG_CCU0TC0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'TRG_CCU1TC0',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_IRQ_FORCINT_Bits',0,8,238,40,3
	.word	106713
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_IRQ_MODE_Bits',0,8,241,40,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_IRQ_MODE_Bits',0,8,245,40,3
	.word	106862
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_IRQ_NOTIFY_Bits',0,8,248,40,16,4,12
	.byte	'CCU0TC',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'CCU1TC',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8589
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_IRQ_NOTIFY_Bits',0,8,253,40,3
	.word	106979
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_SR0_Bits',0,8,128,41,16,4,12
	.byte	'SR0',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_SR0_Bits',0,8,132,41,3
	.word	107116
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_SR1_Bits',0,8,135,41,16,4,12
	.byte	'SR1',0,4
	.word	8589
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_SR1_Bits',0,8,139,41,3
	.word	107219
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_STAT_Bits',0,8,142,41,16,4,12
	.byte	'OL',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8589
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_STAT_Bits',0,8,146,41,3
	.word	107322
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC_ACT_TB_Bits',0,8,149,41,16,4,12
	.byte	'ACT_TB',0,4
	.word	8589
	.byte	24,8,2,35,0,12
	.byte	'TB_TRIG',0,4
	.word	8589
	.byte	1,7,2,35,0,12
	.byte	'TBU_SEL',0,4
	.word	8589
	.byte	2,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8589
	.byte	5,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_ACT_TB_Bits',0,8,155,41,3
	.word	107425
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC_ENDIS_CTRL_Bits',0,8,158,41,16,4,12
	.byte	'ENDIS_CTRL0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'ENDIS_CTRL1',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'ENDIS_CTRL2',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'ENDIS_CTRL3',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'ENDIS_CTRL4',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'ENDIS_CTRL5',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'ENDIS_CTRL6',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'ENDIS_CTRL7',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_ENDIS_CTRL_Bits',0,8,169,41,3
	.word	107577
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC_ENDIS_STAT_Bits',0,8,172,41,16,4,12
	.byte	'ENDIS_STAT0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'ENDIS_STAT1',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'ENDIS_STAT2',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'ENDIS_STAT3',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'ENDIS_STAT4',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'ENDIS_STAT5',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'ENDIS_STAT6',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'ENDIS_STAT7',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_ENDIS_STAT_Bits',0,8,183,41,3
	.word	107865
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC_FUPD_CTRL_Bits',0,8,186,41,16,4,12
	.byte	'FUPD_CTRL0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'FUPD_CTRL1',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'FUPD_CTRL2',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'FUPD_CTRL3',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'FUPD_CTRL4',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'FUPD_CTRL5',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'FUPD_CTRL6',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'FUPD_CTRL7',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'RSTCN0_CH0',0,4
	.word	8589
	.byte	2,14,2,35,0,12
	.byte	'RSTCN0_CH1',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'RSTCN0_CH2',0,4
	.word	8589
	.byte	2,10,2,35,0,12
	.byte	'RSTCN0_CH3',0,4
	.word	8589
	.byte	2,8,2,35,0,12
	.byte	'RSTCN0_CH4',0,4
	.word	8589
	.byte	2,6,2,35,0,12
	.byte	'RSTCN0_CH5',0,4
	.word	8589
	.byte	2,4,2,35,0,12
	.byte	'RSTCN0_CH6',0,4
	.word	8589
	.byte	2,2,2,35,0,12
	.byte	'RSTCN0_CH7',0,4
	.word	8589
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_FUPD_CTRL_Bits',0,8,204,41,3
	.word	108153
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC_GLB_CTRL_Bits',0,8,207,41,16,4,12
	.byte	'HOST_TRIG',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8589
	.byte	7,24,2,35,0,12
	.byte	'RST_CH0',0,4
	.word	8589
	.byte	1,23,2,35,0,12
	.byte	'RST_CH1',0,4
	.word	8589
	.byte	1,22,2,35,0,12
	.byte	'RST_CH2',0,4
	.word	8589
	.byte	1,21,2,35,0,12
	.byte	'RST_CH3',0,4
	.word	8589
	.byte	1,20,2,35,0,12
	.byte	'RST_CH4',0,4
	.word	8589
	.byte	1,19,2,35,0,12
	.byte	'RST_CH5',0,4
	.word	8589
	.byte	1,18,2,35,0,12
	.byte	'RST_CH6',0,4
	.word	8589
	.byte	1,17,2,35,0,12
	.byte	'RST_CH7',0,4
	.word	8589
	.byte	1,16,2,35,0,12
	.byte	'UPEN_CTRL0',0,4
	.word	8589
	.byte	2,14,2,35,0,12
	.byte	'UPEN_CTRL1',0,4
	.word	8589
	.byte	2,12,2,35,0,12
	.byte	'UPEN_CTRL2',0,4
	.word	8589
	.byte	2,10,2,35,0,12
	.byte	'UPEN_CTRL3',0,4
	.word	8589
	.byte	2,8,2,35,0,12
	.byte	'UPEN_CTRL4',0,4
	.word	8589
	.byte	2,6,2,35,0,12
	.byte	'UPEN_CTRL5',0,4
	.word	8589
	.byte	2,4,2,35,0,12
	.byte	'UPEN_CTRL6',0,4
	.word	8589
	.byte	2,2,2,35,0,12
	.byte	'UPEN_CTRL7',0,4
	.word	8589
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_GLB_CTRL_Bits',0,8,227,41,3
	.word	108584
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC_INT_TRIG_Bits',0,8,230,41,16,4,12
	.byte	'INT_TRIG0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'INT_TRIG1',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'INT_TRIG2',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'INT_TRIG3',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'INT_TRIG4',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'INT_TRIG5',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'INT_TRIG6',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'INT_TRIG7',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_INT_TRIG_Bits',0,8,241,41,3
	.word	109032
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC_OUTEN_CTRL_Bits',0,8,244,41,16,4,12
	.byte	'OUTEN_CTRL0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'OUTEN_CTRL1',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'OUTEN_CTRL2',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'OUTEN_CTRL3',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'OUTEN_CTRL4',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'OUTEN_CTRL5',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'OUTEN_CTRL6',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'OUTEN_CTRL7',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_OUTEN_CTRL_Bits',0,8,255,41,3
	.word	109300
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC_OUTEN_STAT_Bits',0,8,130,42,16,4,12
	.byte	'OUTEN_STAT0',0,4
	.word	8589
	.byte	2,30,2,35,0,12
	.byte	'OUTEN_STAT1',0,4
	.word	8589
	.byte	2,28,2,35,0,12
	.byte	'OUTEN_STAT2',0,4
	.word	8589
	.byte	2,26,2,35,0,12
	.byte	'OUTEN_STAT3',0,4
	.word	8589
	.byte	2,24,2,35,0,12
	.byte	'OUTEN_STAT4',0,4
	.word	8589
	.byte	2,22,2,35,0,12
	.byte	'OUTEN_STAT5',0,4
	.word	8589
	.byte	2,20,2,35,0,12
	.byte	'OUTEN_STAT6',0,4
	.word	8589
	.byte	2,18,2,35,0,12
	.byte	'OUTEN_STAT7',0,4
	.word	8589
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_OUTEN_STAT_Bits',0,8,141,42,3
	.word	109588
	.byte	11
	.byte	'_Ifx_GTM_TOUTSEL_Bits',0,8,144,42,16,4,12
	.byte	'SEL0',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'SEL1',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'SEL2',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'SEL3',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'SEL4',0,1
	.word	485
	.byte	4,4,2,35,2,12
	.byte	'SEL5',0,1
	.word	485
	.byte	4,0,2,35,2,12
	.byte	'SEL6',0,1
	.word	485
	.byte	4,4,2,35,3,12
	.byte	'SEL7',0,1
	.word	485
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_TOUTSEL_Bits',0,8,154,42,3
	.word	109876
	.byte	11
	.byte	'_Ifx_GTM_TRIGOUT_Bits',0,8,157,42,16,4,12
	.byte	'TRIG0',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'TRIG1',0,1
	.word	485
	.byte	2,4,2,35,0,12
	.byte	'TRIG2',0,1
	.word	485
	.byte	2,2,2,35,0,12
	.byte	'TRIG3',0,1
	.word	485
	.byte	2,0,2,35,0,12
	.byte	'TRIG4',0,1
	.word	485
	.byte	2,6,2,35,1,12
	.byte	'TRIG5',0,1
	.word	485
	.byte	2,4,2,35,1,12
	.byte	'TRIG6',0,1
	.word	485
	.byte	2,2,2,35,1,12
	.byte	'TRIG7',0,1
	.word	485
	.byte	2,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_GTM_TRIGOUT_Bits',0,8,168,42,3
	.word	110063
	.byte	13,8,176,42,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	14401
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ACCEN0',0,8,181,42,3
	.word	110281
	.byte	13,8,184,42,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	14958
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ACCEN1',0,8,189,42,3
	.word	110345
	.byte	13,8,192,42,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15035
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ADCTRIG_OUT0',0,8,197,42,3
	.word	110409
	.byte	13,8,200,42,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15230
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ADCTRIG_OUT1',0,8,205,42,3
	.word	110479
	.byte	13,8,208,42,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15386
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_AEI_ADDR_XPT',0,8,213,42,3
	.word	110549
	.byte	13,8,216,42,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15516
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_AEI_STA_XPT',0,8,221,42,3
	.word	110619
	.byte	13,8,224,42,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15638
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_ACCESS',0,8,229,42,3
	.word	110688
	.byte	13,8,232,42,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15796
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_CADDR',0,8,237,42,3
	.word	110756
	.byte	13,8,240,42,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15942
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_CADDR_END',0,8,245,42,3
	.word	110823
	.byte	13,8,248,42,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16056
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_CTRL',0,8,253,42,3
	.word	110894
	.byte	13,8,128,43,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16216
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DATA_H',0,8,133,43,3
	.word	110960
	.byte	13,8,136,43,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16320
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DATA_L',0,8,141,43,3
	.word	111028
	.byte	13,8,144,43,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16424
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_ACCESS0',0,8,149,43,3
	.word	111096
	.byte	13,8,152,43,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16537
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_ACCESS1',0,8,157,43,3
	.word	111169
	.byte	13,8,160,43,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16650
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_DATA0_H',0,8,165,43,3
	.word	111242
	.byte	13,8,168,43,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16764
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_DATA0_L',0,8,173,43,3
	.word	111315
	.byte	13,8,176,43,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16878
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_DATA1_H',0,8,181,43,3
	.word	111388
	.byte	13,8,184,43,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16992
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_DATA1_L',0,8,189,43,3
	.word	111461
	.byte	13,8,192,43,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17106
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_CTRL',0,8,197,43,3
	.word	111534
	.byte	13,8,200,43,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17252
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_RDADDR',0,8,205,43,3
	.word	111604
	.byte	13,8,208,43,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17373
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_ROUTE_HIGH',0,8,213,43,3
	.word	111676
	.byte	13,8,216,43,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17573
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_ROUTE_LOW',0,8,221,43,3
	.word	111752
	.byte	13,8,224,43,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17747
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_ROUTE_SR_HIGH',0,8,229,43,3
	.word	111827
	.byte	13,8,232,43,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17980
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_ROUTE_SR_LOW',0,8,237,43,3
	.word	111906
	.byte	13,8,240,43,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18160
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_IRQ_EN',0,8,245,43,3
	.word	111984
	.byte	13,8,248,43,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18329
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_IRQ_FORCINT',0,8,253,43,3
	.word	112052
	.byte	13,8,128,44,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18499
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_IRQ_MODE',0,8,133,44,3
	.word	112125
	.byte	13,8,136,44,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18610
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_IRQ_NOTIFY',0,8,141,44,3
	.word	112195
	.byte	13,8,144,44,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18766
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_ACT_TB',0,8,149,44,3
	.word	112267
	.byte	13,8,152,44,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18920
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_ENDIS_CTRL',0,8,157,44,3
	.word	112340
	.byte	13,8,160,44,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	19210
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_ENDIS_STAT',0,8,165,44,3
	.word	112417
	.byte	13,8,168,44,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	19500
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_FUPD_CTRL',0,8,173,44,3
	.word	112494
	.byte	13,8,176,44,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	19933
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_GLB_CTRL',0,8,181,44,3
	.word	112570
	.byte	13,8,184,44,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	20383
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_INT_TRIG',0,8,189,44,3
	.word	112645
	.byte	13,8,192,44,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	20653
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_OUTEN_CTRL',0,8,197,44,3
	.word	112720
	.byte	13,8,200,44,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	20943
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_OUTEN_STAT',0,8,205,44,3
	.word	112797
	.byte	13,8,208,44,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	21233
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_CM0',0,8,213,44,3
	.word	112874
	.byte	13,8,216,44,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	21338
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_CM1',0,8,221,44,3
	.word	112943
	.byte	13,8,224,44,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	21443
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_CN0',0,8,229,44,3
	.word	113012
	.byte	13,8,232,44,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	21548
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_CTRL',0,8,237,44,3
	.word	113081
	.byte	13,8,240,44,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22059
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_IRQ_EN',0,8,245,44,3
	.word	113151
	.byte	13,8,248,44,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22204
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_IRQ_FORCINT',0,8,253,44,3
	.word	113223
	.byte	13,8,128,45,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22353
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_IRQ_MODE',0,8,133,45,3
	.word	113300
	.byte	13,8,136,45,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22472
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_IRQ_NOTIFY',0,8,141,45,3
	.word	113374
	.byte	13,8,144,45,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22611
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_RDADDR',0,8,149,45,3
	.word	113450
	.byte	13,8,152,45,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22767
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMB',0,8,157,45,3
	.word	113522
	.byte	13,8,160,45,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	23318
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMC',0,8,165,45,3
	.word	113592
	.byte	13,8,168,45,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	23868
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMI',0,8,173,45,3
	.word	113662
	.byte	13,8,176,45,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	24430
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMP',0,8,181,45,3
	.word	113732
	.byte	13,8,184,45,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25040
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMS',0,8,189,45,3
	.word	113802
	.byte	13,8,192,45,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25624
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SR0',0,8,197,45,3
	.word	113872
	.byte	13,8,200,45,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25729
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SR1',0,8,205,45,3
	.word	113941
	.byte	13,8,208,45,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25834
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_STAT',0,8,213,45,3
	.word	114010
	.byte	13,8,216,45,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	26037
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_AUX_IN_SRC_TIM',0,8,221,45,3
	.word	114080
	.byte	13,8,224,45,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	26507
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_EIRQ_EN',0,8,229,45,3
	.word	114152
	.byte	13,8,232,45,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	26915
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_IRQ_EN',0,8,237,45,3
	.word	114221
	.byte	13,8,240,45,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27308
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_IRQ_FORCINT',0,8,245,45,3
	.word	114289
	.byte	13,8,248,45,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27672
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_IRQ_MODE',0,8,253,45,3
	.word	114362
	.byte	13,8,128,46,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27783
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_IRQ_NOTIFY',0,8,133,46,3
	.word	114432
	.byte	13,8,136,46,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28093
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_RST',0,8,141,46,3
	.word	114504
	.byte	13,8,144,46,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28189
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_SRC_ADDR',0,8,149,46,3
	.word	114569
	.byte	13,8,152,46,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28339
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_SRC_DEST',0,8,157,46,3
	.word	114639
	.byte	13,8,160,46,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28906
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRIDGE_MODE',0,8,165,46,3
	.word	114709
	.byte	13,8,168,46,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29237
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRIDGE_PTR1',0,8,173,46,3
	.word	114778
	.byte	13,8,176,46,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29439
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRIDGE_PTR2',0,8,181,46,3
	.word	114847
	.byte	13,8,184,46,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29552
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CANOUTSEL0',0,8,189,46,3
	.word	114916
	.byte	13,8,192,46,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29745
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CANOUTSEL1',0,8,197,46,3
	.word	114984
	.byte	13,8,200,46,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29897
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_AEIM_STA',0,8,205,46,3
	.word	115052
	.byte	13,8,208,46,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30061
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_ARP_CTRL',0,8,213,46,3
	.word	115122
	.byte	13,8,216,46,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30249
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_ARP_PROT',0,8,221,46,3
	.word	115192
	.byte	13,8,224,46,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30484
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_ATOM_OUT',0,8,229,46,3
	.word	115262
	.byte	13,8,232,46,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30649
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_CFG',0,8,237,46,3
	.word	115332
	.byte	13,8,240,46,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30984
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_CMU_CLK_CFG',0,8,245,46,3
	.word	115397
	.byte	13,8,248,46,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	31401
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_CMU_FXCLK_CFG',0,8,253,46,3
	.word	115470
	.byte	13,8,128,47,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	31524
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_EXT_CAP_EN',0,8,133,47,3
	.word	115545
	.byte	13,8,136,47,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	31678
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_HW_CONF',0,8,141,47,3
	.word	115617
	.byte	13,8,144,47,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32260
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_PROT',0,8,149,47,3
	.word	115686
	.byte	13,8,152,47,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32363
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_TIM_AUX_IN_SRC',0,8,157,47,3
	.word	115752
	.byte	13,8,160,47,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32841
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_TOM_OUT',0,8,165,47,3
	.word	115828
	.byte	13,8,168,47,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32948
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_CTRL1',0,8,173,47,3
	.word	115897
	.byte	13,8,176,47,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	33533
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_CTRL2',0,8,181,47,3
	.word	115972
	.byte	13,8,184,47,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	34164
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_CTRL2_SR',0,8,189,47,3
	.word	116047
	.byte	13,8,192,47,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	34897
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_CTRL3',0,8,197,47,3
	.word	116125
	.byte	13,8,200,47,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	35347
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_DTV',0,8,205,47,3
	.word	116200
	.byte	13,8,208,47,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	35506
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_SR',0,8,213,47,3
	.word	116273
	.byte	13,8,216,47,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	35785
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CTRL',0,8,221,47,3
	.word	116345
	.byte	13,8,224,47,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	36026
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_PS_CTRL',0,8,229,47,3
	.word	116416
	.byte	13,8,232,47,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	36270
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CFG',0,8,237,47,3
	.word	116490
	.byte	13,8,240,47,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	36365
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CLC',0,8,245,47,3
	.word	116551
	.byte	13,8,248,47,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	36508
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CLS_CLK_CFG',0,8,253,47,3
	.word	116612
	.byte	13,8,128,48,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	36880
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_EIRQ_EN',0,8,133,48,3
	.word	116681
	.byte	13,8,136,48,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	37574
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_EN',0,8,141,48,3
	.word	116750
	.byte	13,8,144,48,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	38138
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_IRQ_EN',0,8,149,48,3
	.word	116814
	.byte	13,8,152,48,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	38806
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_IRQ_FORCINT',0,8,157,48,3
	.word	116882
	.byte	13,8,160,48,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	39412
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_IRQ_MODE',0,8,165,48,3
	.word	116955
	.byte	13,8,168,48,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	39523
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_IRQ_NOTIFY',0,8,173,48,3
	.word	117025
	.byte	13,8,176,48,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40031
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_CLK_CTRL',0,8,181,48,3
	.word	117097
	.byte	13,8,184,48,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40374
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_CLK_EN',0,8,189,48,3
	.word	117167
	.byte	13,8,192,48,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40694
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_CLK__CTRL',0,8,197,48,3
	.word	117235
	.byte	13,8,200,48,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40826
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_ECLK_DEN',0,8,205,48,3
	.word	117306
	.byte	13,8,208,48,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40938
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_ECLK_NUM',0,8,213,48,3
	.word	117376
	.byte	13,8,216,48,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41050
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_FXCLK_CTRL',0,8,221,48,3
	.word	117446
	.byte	13,8,224,48,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41166
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_GCLK_DEN',0,8,229,48,3
	.word	117518
	.byte	13,8,232,48,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41278
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_GCLK_NUM',0,8,237,48,3
	.word	117588
	.byte	13,8,240,48,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41390
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_GLB_CTRL',0,8,245,48,3
	.word	117658
	.byte	13,8,248,48,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41508
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CTRL',0,8,253,48,3
	.word	117728
	.byte	13,8,128,49,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41708
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DATAIN',0,8,133,49,3
	.word	117790
	.byte	13,8,136,49,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41781
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ACB',0,8,141,49,3
	.word	117854
	.byte	13,8,144,49,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42001
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ACT_STA',0,8,149,49,3
	.word	117920
	.byte	13,8,152,49,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42087
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADD_IN_CAL1',0,8,157,49,3
	.word	117990
	.byte	13,8,160,49,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42210
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADD_IN_CAL2',0,8,165,49,3
	.word	118064
	.byte	13,8,168,49,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42333
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADD_IN_LD1',0,8,173,49,3
	.word	118138
	.byte	13,8,176,49,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42453
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADD_IN_LD2',0,8,181,49,3
	.word	118211
	.byte	13,8,184,49,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42573
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADT_S',0,8,189,49,3
	.word	118284
	.byte	13,8,200,49,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42871
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_AOSV_2',0,8,205,49,3
	.word	118352
	.byte	13,8,208,49,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43014
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS',0,8,213,49,3
	.word	118421
	.byte	13,8,216,49,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43212
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_1C3',0,8,221,49,3
	.word	118487
	.byte	13,8,224,49,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43344
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_1C3_EXT',0,8,229,49,3
	.word	118557
	.byte	13,8,232,49,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43484
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_EXT',0,8,237,49,3
	.word	118631
	.byte	13,8,240,49,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43690
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_SYNC',0,8,245,49,3
	.word	118701
	.byte	13,8,248,49,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43878
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_SYNC_EXT',0,8,253,49,3
	.word	118772
	.byte	13,8,128,50,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44074
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APT',0,8,133,50,3
	.word	118847
	.byte	13,8,136,50,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44271
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APT_2C',0,8,141,50,3
	.word	118913
	.byte	13,8,144,50,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44401
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APT_SYNC',0,8,149,50,3
	.word	118982
	.byte	13,8,152,50,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44586
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CDT_SX',0,8,157,50,3
	.word	119053
	.byte	13,8,160,50,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44694
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CDT_SX_NOM',0,8,165,50,3
	.word	119122
	.byte	13,8,168,50,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44814
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CDT_TX',0,8,173,50,3
	.word	119195
	.byte	13,8,176,50,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44922
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CDT_TX_NOM',0,8,181,50,3
	.word	119264
	.byte	13,8,184,50,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45042
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CNT_NUM_1',0,8,189,50,3
	.word	119337
	.byte	13,8,192,50,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45159
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CNT_NUM_2',0,8,197,50,3
	.word	119409
	.byte	13,8,200,50,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45276
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CSN_MAX',0,8,205,50,3
	.word	119481
	.byte	13,8,208,50,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45387
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CSN_MIN',0,8,213,50,3
	.word	119551
	.byte	13,8,216,50,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45498
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTN_MAX',0,8,221,50,3
	.word	119621
	.byte	13,8,224,50,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45609
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTN_MIN',0,8,229,50,3
	.word	119691
	.byte	13,8,232,50,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45720
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_0',0,8,237,50,3
	.word	119761
	.byte	13,8,240,50,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45952
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_0_SHADOW_STATE',0,8,245,50,3
	.word	119830
	.byte	13,8,248,50,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	46196
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_0_SHADOW_TRIGGER',0,8,253,50,3
	.word	119912
	.byte	13,8,128,51,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	46437
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_1',0,8,133,51,3
	.word	119996
	.byte	13,8,136,51,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	46841
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_11',0,8,141,51,3
	.word	120065
	.byte	13,8,144,51,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	47496
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_1_SHADOW_STATE',0,8,149,51,3
	.word	120135
	.byte	13,8,152,51,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	47782
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_1_SHADOW_TRIGGER',0,8,157,51,3
	.word	120217
	.byte	13,8,160,51,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	48016
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_2',0,8,165,51,3
	.word	120301
	.byte	13,8,168,51,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	48384
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_3',0,8,173,51,3
	.word	120370
	.byte	13,8,176,51,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	48764
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_4',0,8,181,51,3
	.word	120439
	.byte	13,8,184,51,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	49148
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_5',0,8,189,51,3
	.word	120508
	.byte	13,8,192,51,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	49532
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_EXT',0,8,197,51,3
	.word	120577
	.byte	13,8,200,51,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	49681
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DLA',0,8,205,51,3
	.word	120648
	.byte	13,8,208,51,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	49780
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DTA',0,8,213,51,3
	.word	120714
	.byte	13,8,216,51,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	49879
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_S',0,8,221,51,3
	.word	120780
	.byte	13,8,224,51,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	49981
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_S_ACT',0,8,229,51,3
	.word	120847
	.byte	13,8,232,51,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	50095
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_S_START',0,8,237,51,3
	.word	120918
	.byte	13,8,248,51,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	50324
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_T_ACT',0,8,253,51,3
	.word	120991
	.byte	13,8,128,52,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	50438
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_T_START',0,8,133,52,3
	.word	121062
	.byte	13,8,136,52,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	50563
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_EDT_S',0,8,141,52,3
	.word	121135
	.byte	13,8,144,52,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	50668
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_EDT_T',0,8,149,52,3
	.word	121203
	.byte	13,8,152,52,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	50773
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_EIRQ_EN',0,8,157,52,3
	.word	121271
	.byte	13,8,160,52,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	51528
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_FTV_S',0,8,165,52,3
	.word	121341
	.byte	13,8,168,52,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	51636
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_FTV_T',0,8,173,52,3
	.word	121409
	.byte	13,8,176,52,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	51746
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ID_PMTR',0,8,181,52,3
	.word	121477
	.byte	13,8,184,52,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	51858
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INCF1_OFFSET',0,8,189,52,3
	.word	121547
	.byte	13,8,192,52,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	51989
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INCF2_OFFSET',0,8,197,52,3
	.word	121622
	.byte	13,8,200,52,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	52120
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INC_CNT1',0,8,205,52,3
	.word	121697
	.byte	13,8,208,52,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	52234
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INC_CNT1_MASK',0,8,213,52,3
	.word	121768
	.byte	13,8,216,52,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	52365
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INC_CNT2',0,8,221,52,3
	.word	121844
	.byte	13,8,224,52,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	52479
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INC_CNT2_MASK',0,8,229,52,3
	.word	121915
	.byte	13,8,232,52,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	52610
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_IRQ_EN',0,8,237,52,3
	.word	121991
	.byte	13,8,240,52,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	53335
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_IRQ_FORCINT',0,8,245,52,3
	.word	122060
	.byte	13,8,248,52,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	53986
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_IRQ_MODE',0,8,253,52,3
	.word	122134
	.byte	13,8,128,53,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	54099
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_IRQ_NOTIFY',0,8,133,53,3
	.word	122205
	.byte	13,8,136,53,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	54636
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MEDT_S',0,8,141,53,3
	.word	122278
	.byte	13,8,144,53,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	54744
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MEDT_T',0,8,149,53,3
	.word	122347
	.byte	13,8,152,53,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	54852
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MLS1',0,8,157,53,3
	.word	122416
	.byte	13,8,160,53,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	54977
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MLS2',0,8,165,53,3
	.word	122483
	.byte	13,8,168,53,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55102
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MPVAL1',0,8,173,53,3
	.word	122550
	.byte	13,8,176,53,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55226
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MPVAL2',0,8,181,53,3
	.word	122619
	.byte	13,8,184,53,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55350
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NA',0,8,189,53,3
	.word	122688
	.byte	13,8,192,53,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55483
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_S',0,8,197,53,3
	.word	122753
	.byte	13,8,200,53,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55611
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_S_TAR',0,8,205,53,3
	.word	122821
	.byte	13,8,208,53,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55751
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_S_TAR_OLD',0,8,213,53,3
	.word	122893
	.byte	13,8,216,53,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55903
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_T',0,8,221,53,3
	.word	122969
	.byte	13,8,224,53,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	56031
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_T_TAR',0,8,229,53,3
	.word	123037
	.byte	13,8,232,53,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	56171
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_T_TAR_OLD',0,8,237,53,3
	.word	123109
	.byte	13,8,240,53,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	56323
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NTI_CNT',0,8,245,53,3
	.word	123185
	.byte	13,8,248,53,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	56434
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NUSC',0,8,253,53,3
	.word	123255
	.byte	13,8,128,54,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	56652
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NUSC_EXT1',0,8,133,54,3
	.word	123322
	.byte	13,8,136,54,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	56847
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NUSC_EXT2',0,8,141,54,3
	.word	123394
	.byte	13,8,144,54,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	57066
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NUTC',0,8,149,54,3
	.word	123466
	.byte	13,8,152,54,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	57307
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_OSW',0,8,157,54,3
	.word	123533
	.byte	13,8,160,54,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	57464
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PDT',0,8,165,54,3
	.word	123599
	.byte	13,8,168,54,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	57576
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSA',0,8,173,54,3
	.word	123665
	.byte	13,8,176,54,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	57675
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSAC',0,8,181,54,3
	.word	123731
	.byte	13,8,184,54,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	57777
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSSC',0,8,189,54,3
	.word	123798
	.byte	13,8,192,54,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	57879
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSSM',0,8,197,54,3
	.word	123865
	.byte	13,8,200,54,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	57981
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSSM_OLD',0,8,205,54,3
	.word	123932
	.byte	13,8,208,54,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	58095
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSTC',0,8,213,54,3
	.word	124003
	.byte	13,8,216,54,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	58197
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSTM',0,8,221,54,3
	.word	124070
	.byte	13,8,224,54,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	58299
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSTM_OLD',0,8,229,54,3
	.word	124137
	.byte	13,8,232,54,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	58413
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PVT',0,8,237,54,3
	.word	124208
	.byte	13,8,240,54,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	58512
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RAM_INI',0,8,245,54,3
	.word	124274
	.byte	13,8,248,54,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	58702
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RCDT_SX',0,8,253,54,3
	.word	124344
	.byte	13,8,128,55,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	58813
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RCDT_SX_NOM',0,8,133,55,3
	.word	124414
	.byte	13,8,136,55,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	58936
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RCDT_TX',0,8,141,55,3
	.word	124488
	.byte	13,8,144,55,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	59047
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RCDT_TX_NOM',0,8,149,55,3
	.word	124558
	.byte	13,8,152,55,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	59170
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RDT_S',0,8,157,55,3
	.word	124632
	.byte	13,8,160,55,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	59275
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RDT_S_ACT',0,8,165,55,3
	.word	124700
	.byte	13,8,176,55,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	59499
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RDT_T_ACT',0,8,181,55,3
	.word	124772
	.byte	13,8,184,55,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	59616
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_SIDEL',0,8,189,55,3
	.word	124844
	.byte	13,8,192,55,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	59721
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_SLR',0,8,197,55,3
	.word	124912
	.byte	13,8,200,55,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	59842
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_STA',0,8,205,55,3
	.word	124978
	.byte	13,8,208,55,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	60039
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_STATUS',0,8,213,55,3
	.word	125044
	.byte	13,8,216,55,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	60614
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_STA_FLAG',0,8,221,55,3
	.word	125113
	.byte	13,8,224,55,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	60824
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_STA_MASK',0,8,229,55,3
	.word	125184
	.byte	13,8,232,55,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	60966
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TBU_TS0_S',0,8,237,55,3
	.word	125255
	.byte	13,8,240,55,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	61083
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TBU_TS0_T',0,8,245,55,3
	.word	125327
	.byte	13,8,248,55,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	61200
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_THMA',0,8,253,55,3
	.word	125399
	.byte	13,8,128,56,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	61325
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_THMI',0,8,133,56,3
	.word	125466
	.byte	13,8,136,56,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	61450
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_THVAL',0,8,141,56,3
	.word	125533
	.byte	13,8,144,56,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	61555
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_THVAL2',0,8,149,56,3
	.word	125601
	.byte	13,8,152,56,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	61662
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TIDEL',0,8,157,56,3
	.word	125670
	.byte	13,8,160,56,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	61767
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TLR',0,8,165,56,3
	.word	125738
	.byte	13,8,168,56,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	61888
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TOV',0,8,173,56,3
	.word	125804
	.byte	13,8,176,56,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	62031
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TOV_S',0,8,181,56,3
	.word	125870
	.byte	13,8,184,56,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	62170
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TSAC',0,8,189,56,3
	.word	125938
	.byte	13,8,192,56,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	62272
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TSF_S',0,8,197,56,3
	.word	126005
	.byte	13,8,208,56,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	62484
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TS_S',0,8,213,56,3
	.word	126073
	.byte	13,8,216,56,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	62590
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TS_S_OLD',0,8,221,56,3
	.word	126140
	.byte	13,8,224,56,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	62708
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TS_T',0,8,229,56,3
	.word	126211
	.byte	13,8,232,56,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	62816
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TS_T_OLD',0,8,237,56,3
	.word	126278
	.byte	13,8,240,56,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	62936
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DSADCINSEL',0,8,245,56,3
	.word	126349
	.byte	13,8,248,56,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	63145
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DSADC_OUTSEL0',0,8,253,56,3
	.word	126417
	.byte	13,8,128,57,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	63335
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DTMAUXINSEL',0,8,133,57,3
	.word	126488
	.byte	13,8,136,57,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	63584
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DXINCON',0,8,141,57,3
	.word	126557
	.byte	13,8,144,57,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	63843
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DXOUTCON',0,8,149,57,3
	.word	126622
	.byte	13,8,152,57,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	64006
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_EIRQ_EN',0,8,157,57,3
	.word	126688
	.byte	13,8,160,57,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	64367
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_EXT_CAP_EN',0,8,165,57,3
	.word	126753
	.byte	13,8,168,57,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	64513
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_HW_CONF',0,8,173,57,3
	.word	126821
	.byte	13,8,176,57,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	65087
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI0',0,8,181,57,3
	.word	126886
	.byte	13,8,184,57,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	65805
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI1',0,8,189,57,3
	.word	126957
	.byte	13,8,192,57,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	66676
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI2',0,8,197,57,3
	.word	127028
	.byte	13,8,200,57,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	67547
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI3',0,8,205,57,3
	.word	127099
	.byte	13,8,208,57,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	68418
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI4',0,8,213,57,3
	.word	127170
	.byte	13,8,216,57,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	69289
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI_MCS',0,8,221,57,3
	.word	127241
	.byte	13,8,224,57,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	69580
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI_PSM',0,8,229,57,3
	.word	127315
	.byte	13,8,232,57,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	70328
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI_SPE',0,8,237,57,3
	.word	127389
	.byte	13,8,240,57,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	70553
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_ATOM',0,8,245,57,3
	.word	127463
	.byte	13,8,248,57,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	71494
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_MCS',0,8,253,57,3
	.word	127537
	.byte	13,8,128,58,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	71775
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_PSM',0,8,133,58,3
	.word	127610
	.byte	13,8,136,58,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	72497
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_SPE',0,8,141,58,3
	.word	127683
	.byte	13,8,144,58,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	72714
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_TOM',0,8,149,58,3
	.word	127756
	.byte	13,8,152,58,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	73633
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_MEI',0,8,157,58,3
	.word	127829
	.byte	13,8,160,58,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	74270
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_MEI_CLS',0,8,165,58,3
	.word	127899
	.byte	13,8,168,58,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	74807
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R0',0,8,173,58,3
	.word	127973
	.byte	13,8,176,58,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	75543
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R1',0,8,181,58,3
	.word	128042
	.byte	13,8,184,58,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	76300
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R10',0,8,189,58,3
	.word	128111
	.byte	13,8,192,58,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	77169
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R2',0,8,197,58,3
	.word	128181
	.byte	13,8,200,58,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	78004
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R3',0,8,205,58,3
	.word	128250
	.byte	13,8,208,58,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	78839
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R4',0,8,213,58,3
	.word	128319
	.byte	13,8,216,58,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	79674
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R5',0,8,221,58,3
	.word	128388
	.byte	13,8,224,58,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	80509
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R6',0,8,229,58,3
	.word	128457
	.byte	13,8,232,58,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	81356
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R7',0,8,237,58,3
	.word	128526
	.byte	13,8,240,58,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	82203
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R9',0,8,245,58,3
	.word	128595
	.byte	13,8,248,58,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	83070
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_INTOUT',0,8,253,58,3
	.word	128664
	.byte	13,8,128,59,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	83165
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_IRQ_EN',0,8,133,59,3
	.word	128728
	.byte	13,8,136,59,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	83515
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_IRQ_FORCINT',0,8,141,59,3
	.word	128792
	.byte	13,8,144,59,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	83848
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_IRQ_MODE',0,8,149,59,3
	.word	128861
	.byte	13,8,152,59,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	83951
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_IRQ_NOTIFY',0,8,157,59,3
	.word	128927
	.byte	13,8,160,59,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	84408
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_LCDCDCOUTSEL',0,8,165,59,3
	.word	128995
	.byte	13,8,168,59,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	84514
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MAP_CTRL',0,8,173,59,3
	.word	129065
	.byte	13,8,176,59,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	84944
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCFG_CTRL',0,8,181,59,3
	.word	129131
	.byte	13,8,184,59,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	85225
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCSINTCLR',0,8,189,59,3
	.word	129198
	.byte	13,8,192,59,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	85390
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCSINTSTAT',0,8,197,59,3
	.word	129265
	.byte	13,8,200,59,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	85562
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCSTRIGOUTSEL',0,8,205,59,3
	.word	129333
	.byte	13,8,208,59,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	85789
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_AEM_DIS',0,8,213,59,3
	.word	129404
	.byte	13,8,216,59,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	86121
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CAT',0,8,221,59,3
	.word	129473
	.byte	13,8,224,59,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	86330
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_ACB',0,8,229,59,3
	.word	129538
	.byte	13,8,232,59,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	86497
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_CTRG',0,8,237,59,3
	.word	129606
	.byte	13,8,240,59,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	86985
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_CTRL',0,8,245,59,3
	.word	129675
	.byte	13,8,248,59,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	87280
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_EIRQ_EN',0,8,253,59,3
	.word	129744
	.byte	13,8,128,60,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	87449
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_IRQ_EN',0,8,133,60,3
	.word	129816
	.byte	13,8,136,60,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	87612
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_IRQ_FORCINT',0,8,141,60,3
	.word	129887
	.byte	13,8,144,60,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	87788
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_IRQ_MODE',0,8,149,60,3
	.word	129963
	.byte	13,8,152,60,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	87905
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_IRQ_NOTIFY',0,8,157,60,3
	.word	130036
	.byte	13,8,160,60,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	88067
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_MHB',0,8,165,60,3
	.word	130111
	.byte	13,8,168,60,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	88170
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_PC',0,8,173,60,3
	.word	130179
	.byte	13,8,176,60,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	88270
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_R',0,8,181,60,3
	.word	130246
	.byte	13,8,184,60,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	88370
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_STRG',0,8,189,60,3
	.word	130312
	.byte	13,8,192,60,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	88858
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CTRL_STAT',0,8,197,60,3
	.word	130381
	.byte	13,8,200,60,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	89211
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CWT',0,8,205,60,3
	.word	130452
	.byte	13,8,208,60,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	89420
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_ERR',0,8,213,60,3
	.word	130517
	.byte	13,8,216,60,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	89629
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_REG_PROT',0,8,221,60,3
	.word	130582
	.byte	13,8,224,60,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	89865
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_RESET',0,8,229,60,3
	.word	130652
	.byte	13,8,232,60,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	90078
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MON_ACTIVITY_MCS',0,8,237,60,3
	.word	130719
	.byte	13,8,240,60,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	90313
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MON_ACTIVITY_R0',0,8,245,60,3
	.word	130793
	.byte	13,8,248,60,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	90996
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MON_ACTIVITY_R1',0,8,253,60,3
	.word	130866
	.byte	13,8,128,61,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	91679
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MON_STATUS',0,8,133,61,3
	.word	130939
	.byte	13,8,136,61,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	92360
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MSC_MSCQ_INHCON',0,8,141,61,3
	.word	131007
	.byte	13,8,144,61,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	92697
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MSC_MSCQ_INLCON',0,8,149,61,3
	.word	131080
	.byte	13,8,152,61,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	93034
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MSC_MSCQ_INLEXTCON',0,8,157,61,3
	.word	131153
	.byte	13,8,160,61,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	93377
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MSC_SET_CON0',0,8,165,61,3
	.word	131229
	.byte	13,8,168,61,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	93601
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MSC_SET_CON1',0,8,173,61,3
	.word	131299
	.byte	13,8,176,61,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	93825
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MSC_SET_CON2',0,8,181,61,3
	.word	131369
	.byte	13,8,184,61,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	94051
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MSC_SET_CON3',0,8,189,61,3
	.word	131439
	.byte	13,8,192,61,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	94279
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_OCS',0,8,197,61,3
	.word	131509
	.byte	13,8,200,61,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	94435
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_ODA',0,8,205,61,3
	.word	131575
	.byte	13,8,208,61,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	94534
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_OTBU0T',0,8,213,61,3
	.word	131641
	.byte	13,8,216,61,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	94675
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_OTBU1T',0,8,221,61,3
	.word	131710
	.byte	13,8,224,61,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	94816
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_OTBU2T',0,8,229,61,3
	.word	131779
	.byte	13,8,232,61,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	94957
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_OTBU3T',0,8,237,61,3
	.word	131848
	.byte	13,8,240,61,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	95098
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_OTSC0',0,8,245,61,3
	.word	131917
	.byte	13,8,248,61,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	95390
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_OTSC1',0,8,253,61,3
	.word	131985
	.byte	13,8,128,62,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	95544
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_OTSS',0,8,133,62,3
	.word	132053
	.byte	13,8,136,62,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	95768
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OUT_ATOM',0,8,141,62,3
	.word	132120
	.byte	13,8,144,62,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	95925
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OUT_TOM',0,8,149,62,3
	.word	132186
	.byte	13,8,152,62,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	96024
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_PSI5OUTSEL',0,8,157,62,3
	.word	132251
	.byte	13,8,160,62,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	96208
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_PSI5SOUTSEL',0,8,165,62,3
	.word	132319
	.byte	29
	.byte	'Ifx_GTM_PSM_AFD_CH_BUF_ACC',0,8,173,62,3
	.word	12747
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_ENABLE',0,8,181,62,3
	.word	12266
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_F2A_CTRL',0,8,189,62,3
	.word	12450
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_RD_CH_ARU_RD_FIFO',0,8,197,62,3
	.word	11727
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_STR_CH_STR_CFG',0,8,205,62,3
	.word	11953
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_CTRL',0,8,213,62,3
	.word	8730
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_EIRQ_EN',0,8,221,62,3
	.word	10844
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_END_ADDR',0,8,229,62,3
	.word	8851
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_FILL_LEVEL',0,8,237,62,3
	.word	9510
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_IRQ_EN',0,8,245,62,3
	.word	10150
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_IRQ_FORCINT',0,8,253,62,3
	.word	10356
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_IRQ_MODE',0,8,133,63,3
	.word	10530
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_IRQ_NOTIFY',0,8,141,63,3
	.word	9937
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_LOWER_WM',0,8,149,63,3
	.word	9216
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_RD_PTR',0,8,157,63,3
	.word	9748
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_START_ADDR',0,8,165,63,3
	.word	8974
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_STATUS',0,8,173,63,3
	.word	9386
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_UPPER_WM',0,8,181,63,3
	.word	9095
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_WR_PTR',0,8,189,63,3
	.word	9629
	.byte	13,8,192,63,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	97211
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_RESET1',0,8,197,63,3
	.word	133101
	.byte	13,8,200,63,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	97324
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_RESET2',0,8,205,63,3
	.word	133165
	.byte	13,8,208,63,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	97418
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_RESET_CLR',0,8,213,63,3
	.word	133229
	.byte	13,8,216,63,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	97518
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_REV',0,8,221,63,3
	.word	133296
	.byte	13,8,224,63,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	97696
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_RST',0,8,229,63,3
	.word	133357
	.byte	13,8,232,63,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	97843
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_CMD',0,8,237,63,3
	.word	133418
	.byte	13,8,240,63,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	97995
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_CTRL_STAT',0,8,245,63,3
	.word	133483
	.byte	13,8,248,63,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	98343
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_CTRL_STAT2',0,8,253,63,3
	.word	133554
	.byte	13,8,128,64,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	98488
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_EIRQ_EN',0,8,133,64,3
	.word	133626
	.byte	13,8,136,64,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	98716
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_IRQ_EN',0,8,141,64,3
	.word	133695
	.byte	13,8,144,64,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	98937
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_IRQ_FORCINT',0,8,149,64,3
	.word	133763
	.byte	13,8,152,64,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	99153
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_IRQ_MODE',0,8,157,64,3
	.word	133836
	.byte	13,8,160,64,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	99264
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_IRQ_NOTIFY',0,8,165,64,3
	.word	133906
	.byte	13,8,168,64,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	99458
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_OUT_CTRL',0,8,173,64,3
	.word	133978
	.byte	13,8,176,64,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	99574
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_OUT_PAT',0,8,181,64,3
	.word	134048
	.byte	13,8,184,64,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	99687
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_PAT',0,8,189,64,3
	.word	134117
	.byte	13,8,192,64,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100050
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_REV_CMP',0,8,197,64,3
	.word	134182
	.byte	13,8,200,64,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100159
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_REV_CNT',0,8,205,64,3
	.word	134251
	.byte	13,8,208,64,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100268
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH0_BASE',0,8,213,64,3
	.word	134320
	.byte	13,8,216,64,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100376
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH0_CTRL',0,8,221,64,3
	.word	134390
	.byte	13,8,224,64,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100508
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH1_BASE',0,8,229,64,3
	.word	134460
	.byte	13,8,232,64,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100616
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH1_CTRL',0,8,237,64,3
	.word	134530
	.byte	13,8,240,64,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100748
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH2_BASE',0,8,245,64,3
	.word	134600
	.byte	13,8,248,64,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100856
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH2_CTRL',0,8,253,64,3
	.word	134670
	.byte	13,8,128,65,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100988
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH3_BASE',0,8,133,65,3
	.word	134740
	.byte	13,8,136,65,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	101096
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH3_BASE_CAPTURE',0,8,141,65,3
	.word	134810
	.byte	13,8,144,65,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	101228
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH3_BASE_MARK',0,8,149,65,3
	.word	134888
	.byte	13,8,152,65,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	101351
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH3_CTRL',0,8,157,65,3
	.word	134963
	.byte	13,8,160,65,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	101502
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CHEN',0,8,165,65,3
	.word	135033
	.byte	13,8,168,65,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	101669
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIMINSEL',0,8,173,65,3
	.word	135099
	.byte	13,8,176,65,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	101874
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_CNT',0,8,181,65,3
	.word	135165
	.byte	13,8,184,65,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	101977
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_CNTS',0,8,189,65,3
	.word	135233
	.byte	13,8,192,65,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	102076
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_CTRL',0,8,197,65,3
	.word	135302
	.byte	13,8,200,65,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	102619
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_ECNT',0,8,205,65,3
	.word	135371
	.byte	13,8,208,65,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	102725
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_ECTRL',0,8,213,65,3
	.word	135440
	.byte	13,8,216,65,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	103202
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_EIRQ_EN',0,8,221,65,3
	.word	135510
	.byte	13,8,224,65,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	103456
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_FLT_FE',0,8,229,65,3
	.word	135582
	.byte	13,8,232,65,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	103568
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_FLT_RE',0,8,237,65,3
	.word	135653
	.byte	13,8,240,65,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	103680
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_GPR0',0,8,245,65,3
	.word	135724
	.byte	13,8,248,65,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	103779
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_GPR1',0,8,253,65,3
	.word	135793
	.byte	13,8,128,66,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	103878
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_IRQ_EN',0,8,133,66,3
	.word	135862
	.byte	13,8,136,66,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	104124
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_IRQ_FORCINT',0,8,141,66,3
	.word	135933
	.byte	13,8,144,66,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	104362
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_IRQ_MODE',0,8,149,66,3
	.word	136009
	.byte	13,8,152,66,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	104479
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_IRQ_NOTIFY',0,8,157,66,3
	.word	136082
	.byte	13,8,160,66,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	104691
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_TDUC',0,8,165,66,3
	.word	136157
	.byte	13,8,168,66,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	104837
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_TDUV',0,8,173,66,3
	.word	136226
	.byte	13,8,176,66,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	105066
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_INP_VAL',0,8,181,66,3
	.word	136295
	.byte	13,8,184,66,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	105207
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_IN_SRC',0,8,189,66,3
	.word	136364
	.byte	13,8,192,66,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	105552
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_RST',0,8,197,66,3
	.word	136432
	.byte	13,8,200,66,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	105785
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_CM0',0,8,205,66,3
	.word	136497
	.byte	13,8,208,66,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	105888
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_CM1',0,8,213,66,3
	.word	136565
	.byte	13,8,216,66,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	105991
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_CN0',0,8,221,66,3
	.word	136633
	.byte	13,8,224,66,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	106094
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_CTRL',0,8,229,66,3
	.word	136701
	.byte	13,8,232,66,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	106570
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_IRQ_EN',0,8,237,66,3
	.word	136770
	.byte	13,8,240,66,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	106713
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_IRQ_FORCINT',0,8,245,66,3
	.word	136841
	.byte	13,8,248,66,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	106862
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_IRQ_MODE',0,8,253,66,3
	.word	136917
	.byte	13,8,128,67,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	106979
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_IRQ_NOTIFY',0,8,133,67,3
	.word	136990
	.byte	13,8,136,67,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	107116
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_SR0',0,8,141,67,3
	.word	137065
	.byte	13,8,144,67,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	107219
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_SR1',0,8,149,67,3
	.word	137133
	.byte	13,8,152,67,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	107322
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_STAT',0,8,157,67,3
	.word	137201
	.byte	13,8,160,67,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	107425
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_ACT_TB',0,8,165,67,3
	.word	137270
	.byte	13,8,168,67,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	107577
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_ENDIS_CTRL',0,8,173,67,3
	.word	137342
	.byte	13,8,176,67,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	107865
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_ENDIS_STAT',0,8,181,67,3
	.word	137418
	.byte	13,8,184,67,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	108153
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_FUPD_CTRL',0,8,189,67,3
	.word	137494
	.byte	13,8,192,67,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	108584
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_GLB_CTRL',0,8,197,67,3
	.word	137569
	.byte	13,8,200,67,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	109032
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_INT_TRIG',0,8,205,67,3
	.word	137643
	.byte	13,8,208,67,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	109300
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_OUTEN_CTRL',0,8,213,67,3
	.word	137717
	.byte	13,8,216,67,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	109588
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_OUTEN_STAT',0,8,221,67,3
	.word	137793
	.byte	13,8,224,67,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	109876
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOUTSEL',0,8,229,67,3
	.word	137869
	.byte	13,8,232,67,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	110063
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TRIGOUT',0,8,237,67,3
	.word	137934
	.byte	11
	.byte	'_Ifx_GTM_IRQ',0,8,249,67,25,16,14
	.byte	'NOTIFY',0
	.word	128927
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	128728
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	128792
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	128861
	.byte	4,2,35,12,0,10
	.word	137999
	.byte	29
	.byte	'Ifx_GTM_IRQ',0,8,255,67,3
	.word	138078
	.byte	11
	.byte	'_Ifx_GTM_BRIDGE',0,8,142,68,25,12,14
	.byte	'MODE',0
	.word	114709
	.byte	4,2,35,0,14
	.byte	'PTR1',0
	.word	114778
	.byte	4,2,35,4,14
	.byte	'PTR2',0
	.word	114847
	.byte	4,2,35,8,0,10
	.word	138104
	.byte	29
	.byte	'Ifx_GTM_BRIDGE',0,8,147,68,3
	.word	138169
	.byte	15,24
	.word	114080
	.byte	16,5,0,11
	.byte	'_Ifx_GTM_AUX_IN_SRC',0,8,162,68,25,24,14
	.byte	'TIM',0
	.word	138198
	.byte	24,2,35,0,0,10
	.word	138207
	.byte	29
	.byte	'Ifx_GTM_AUX_IN_SRC',0,8,165,68,3
	.word	138247
	.byte	15,12
	.word	132186
	.byte	16,2,0,11
	.byte	'_Ifx_GTM_OUT',0,8,180,68,25,48,14
	.byte	'TOM',0
	.word	138280
	.byte	12,2,35,0,14
	.byte	'reserved_C',0
	.word	3691
	.byte	12,2,35,12,14
	.byte	'ATOM0',0
	.word	132120
	.byte	4,2,35,24,14
	.byte	'ATOM2',0
	.word	132120
	.byte	4,2,35,28,14
	.byte	'ATOM4',0
	.word	132120
	.byte	4,2,35,32,14
	.byte	'reserved_24',0
	.word	3691
	.byte	12,2,35,36,0,10
	.word	138289
	.byte	29
	.byte	'Ifx_GTM_OUT',0,8,188,68,3
	.word	138408
	.byte	11
	.byte	'_Ifx_GTM_TBU',0,8,203,68,25,44,14
	.byte	'CHEN',0
	.word	135033
	.byte	4,2,35,0,14
	.byte	'CH0_CTRL',0
	.word	134390
	.byte	4,2,35,4,14
	.byte	'CH0_BASE',0
	.word	134320
	.byte	4,2,35,8,14
	.byte	'CH1_CTRL',0
	.word	134530
	.byte	4,2,35,12,14
	.byte	'CH1_BASE',0
	.word	134460
	.byte	4,2,35,16,14
	.byte	'CH2_CTRL',0
	.word	134670
	.byte	4,2,35,20,14
	.byte	'CH2_BASE',0
	.word	134600
	.byte	4,2,35,24,14
	.byte	'CH3_CTRL',0
	.word	134963
	.byte	4,2,35,28,14
	.byte	'CH3_BASE',0
	.word	134740
	.byte	4,2,35,32,14
	.byte	'CH3_BASE_MARK',0
	.word	134888
	.byte	4,2,35,36,14
	.byte	'CH3_BASE_CAPTURE',0
	.word	134810
	.byte	4,2,35,40,0,10
	.word	138434
	.byte	29
	.byte	'Ifx_GTM_TBU',0,8,216,68,3
	.word	138661
	.byte	15,20
	.word	130719
	.byte	16,4,0,11
	.byte	'_Ifx_GTM_MON_ACTIVITY',0,8,231,68,25,28,14
	.byte	'R0',0
	.word	130793
	.byte	4,2,35,0,14
	.byte	'R1',0
	.word	130866
	.byte	4,2,35,4,14
	.byte	'MCS',0
	.word	138687
	.byte	20,2,35,8,0,10
	.word	138696
	.byte	29
	.byte	'Ifx_GTM_MON_ACTIVITY',0,8,236,68,3
	.word	138762
	.byte	10
	.word	138696
	.byte	15,20
	.word	485
	.byte	16,19,0,11
	.byte	'_Ifx_GTM_MON',0,8,251,68,25,52,14
	.byte	'STATUS',0
	.word	130939
	.byte	4,2,35,0,14
	.byte	'ACTIVITY',0
	.word	138797
	.byte	28,2,35,4,14
	.byte	'reserved_20',0
	.word	138802
	.byte	20,2,35,32,0,10
	.word	138811
	.byte	29
	.byte	'Ifx_GTM_MON',0,8,128,69,3
	.word	138886
	.byte	11
	.byte	'_Ifx_GTM_CMP_IRQ',0,8,143,69,25,16,14
	.byte	'NOTIFY',0
	.word	117025
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	116814
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	116882
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	116955
	.byte	4,2,35,12,0,10
	.word	138912
	.byte	29
	.byte	'Ifx_GTM_CMP_IRQ',0,8,149,69,3
	.word	138995
	.byte	10
	.word	138912
	.byte	11
	.byte	'_Ifx_GTM_CMP',0,8,164,69,25,24,14
	.byte	'EN',0
	.word	116750
	.byte	4,2,35,0,14
	.byte	'IRQ',0
	.word	139025
	.byte	16,2,35,4,14
	.byte	'EIRQ_EN',0
	.word	116681
	.byte	4,2,35,20,0,10
	.word	139030
	.byte	29
	.byte	'Ifx_GTM_CMP',0,8,169,69,3
	.word	139092
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG',0,8,184,69,25,24,14
	.byte	'ACCESS0',0
	.word	111096
	.byte	4,2,35,0,14
	.byte	'DATA0_H',0
	.word	111242
	.byte	4,2,35,4,14
	.byte	'DATA0_L',0
	.word	111315
	.byte	4,2,35,8,14
	.byte	'ACCESS1',0
	.word	111169
	.byte	4,2,35,12,14
	.byte	'DATA1_H',0
	.word	111388
	.byte	4,2,35,16,14
	.byte	'DATA1_L',0
	.word	111461
	.byte	4,2,35,20,0,10
	.word	139118
	.byte	29
	.byte	'Ifx_GTM_ARU_DBG',0,8,192,69,3
	.word	139244
	.byte	11
	.byte	'_Ifx_GTM_ARU_IRQ',0,8,207,69,25,16,14
	.byte	'NOTIFY',0
	.word	112195
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	111984
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	112052
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	112125
	.byte	4,2,35,12,0,10
	.word	139274
	.byte	29
	.byte	'Ifx_GTM_ARU_IRQ',0,8,213,69,3
	.word	139357
	.byte	10
	.word	139118
	.byte	10
	.word	139274
	.byte	15,8
	.word	111534
	.byte	16,1,0,15,8
	.word	111752
	.byte	16,1,0,15,8
	.word	111676
	.byte	16,1,0,15,8
	.word	111906
	.byte	16,1,0,15,8
	.word	111827
	.byte	16,1,0,15,8
	.word	111604
	.byte	16,1,0,11
	.byte	'_Ifx_GTM_ARU',0,8,228,69,25,128,1,14
	.byte	'ACCESS',0
	.word	110688
	.byte	4,2,35,0,14
	.byte	'DATA_H',0
	.word	110960
	.byte	4,2,35,4,14
	.byte	'DATA_L',0
	.word	111028
	.byte	4,2,35,8,14
	.byte	'DBG',0
	.word	139387
	.byte	24,2,35,12,14
	.byte	'IRQ',0
	.word	139392
	.byte	16,2,35,36,14
	.byte	'CADDR_END',0
	.word	110823
	.byte	4,2,35,52,14
	.byte	'reserved_38',0
	.word	1531
	.byte	4,2,35,56,14
	.byte	'CTRL',0
	.word	110894
	.byte	4,2,35,60,14
	.byte	'DYN_CTRL',0
	.word	139397
	.byte	8,2,35,64,14
	.byte	'DYN_ROUTE_LOW',0
	.word	139406
	.byte	8,2,35,72,14
	.byte	'DYN_ROUTE_HIGH',0
	.word	139415
	.byte	8,2,35,80,14
	.byte	'DYN_ROUTE_SR_LOW',0
	.word	139424
	.byte	8,2,35,88,14
	.byte	'DYN_ROUTE_SR_HIGH',0
	.word	139433
	.byte	8,2,35,96,14
	.byte	'DYN_RDADDR',0
	.word	139442
	.byte	8,2,35,104,14
	.byte	'reserved_70',0
	.word	3691
	.byte	12,2,35,112,14
	.byte	'CADDR',0
	.word	110756
	.byte	4,2,35,124,0,10
	.word	139451
	.byte	29
	.byte	'Ifx_GTM_ARU',0,8,246,69,3
	.word	139774
	.byte	11
	.byte	'_Ifx_GTM_CMU_CLK',0,8,133,70,25,4,14
	.byte	'CTRL',0
	.word	117235
	.byte	4,2,35,0,0,10
	.word	139800
	.byte	29
	.byte	'Ifx_GTM_CMU_CLK',0,8,136,70,3
	.word	139838
	.byte	11
	.byte	'_Ifx_GTM_CMU_ECLK',0,8,151,70,25,8,14
	.byte	'NUM',0
	.word	117376
	.byte	4,2,35,0,14
	.byte	'DEN',0
	.word	117306
	.byte	4,2,35,4,0,10
	.word	139868
	.byte	29
	.byte	'Ifx_GTM_CMU_ECLK',0,8,155,70,3
	.word	139919
	.byte	11
	.byte	'_Ifx_GTM_CMU_FXCLK',0,8,170,70,25,4,14
	.byte	'CTRL',0
	.word	117446
	.byte	4,2,35,0,0,10
	.word	139950
	.byte	29
	.byte	'Ifx_GTM_CMU_FXCLK',0,8,173,70,3
	.word	139990
	.byte	15,32
	.word	139800
	.byte	16,7,0,10
	.word	140022
	.byte	15,24
	.word	139868
	.byte	16,2,0,10
	.word	140036
	.byte	10
	.word	139950
	.byte	11
	.byte	'_Ifx_GTM_CMU',0,8,188,70,25,80,14
	.byte	'CLK_EN',0
	.word	117167
	.byte	4,2,35,0,14
	.byte	'GCLK_NUM',0
	.word	117588
	.byte	4,2,35,4,14
	.byte	'GCLK_DEN',0
	.word	117518
	.byte	4,2,35,8,14
	.byte	'CLK',0
	.word	140031
	.byte	32,2,35,12,14
	.byte	'ECLK',0
	.word	140045
	.byte	24,2,35,44,14
	.byte	'FXCLK',0
	.word	140050
	.byte	4,2,35,68,14
	.byte	'GLB_CTRL',0
	.word	117658
	.byte	4,2,35,72,14
	.byte	'CLK_CTRL',0
	.word	117097
	.byte	4,2,35,76,0,10
	.word	140055
	.byte	29
	.byte	'Ifx_GTM_CMU',0,8,198,70,3
	.word	140205
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC',0,8,213,70,25,8,14
	.byte	'ADDR',0
	.word	114569
	.byte	4,2,35,0,14
	.byte	'DEST',0
	.word	114639
	.byte	4,2,35,4,0,10
	.word	140231
	.byte	29
	.byte	'Ifx_GTM_BRC_SRC',0,8,217,70,3
	.word	140283
	.byte	11
	.byte	'_Ifx_GTM_BRC_IRQ',0,8,232,70,25,16,14
	.byte	'NOTIFY',0
	.word	114432
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	114221
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	114289
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	114362
	.byte	4,2,35,12,0,10
	.word	140313
	.byte	29
	.byte	'Ifx_GTM_BRC_IRQ',0,8,238,70,3
	.word	140396
	.byte	15,96
	.word	140231
	.byte	16,11,0,10
	.word	140426
	.byte	10
	.word	140313
	.byte	11
	.byte	'_Ifx_GTM_BRC',0,8,253,70,25,120,14
	.byte	'SRC',0
	.word	140435
	.byte	96,2,35,0,14
	.byte	'IRQ',0
	.word	140440
	.byte	16,2,35,96,14
	.byte	'RST',0
	.word	114504
	.byte	4,2,35,112,14
	.byte	'EIRQ_EN',0
	.word	114152
	.byte	4,2,35,116,0,10
	.word	140445
	.byte	29
	.byte	'Ifx_GTM_BRC',0,8,131,71,3
	.word	140521
	.byte	15,28
	.word	485
	.byte	16,27,0,15,20
	.word	127241
	.byte	16,4,0,15,44
	.word	485
	.byte	16,43,0,15,4
	.word	127315
	.byte	16,0,0,15,88
	.word	485
	.byte	16,87,0,15,8
	.word	127899
	.byte	16,1,0,15,20
	.word	127537
	.byte	16,4,0,15,4
	.word	127610
	.byte	16,0,0,15,8
	.word	127463
	.byte	16,1,0,15,8
	.word	127756
	.byte	16,1,0,11
	.byte	'_Ifx_GTM_ICM_IRQG',0,8,146,71,25,172,3,14
	.byte	'R0',0
	.word	127973
	.byte	4,2,35,0,14
	.byte	'R1',0
	.word	128042
	.byte	4,2,35,4,14
	.byte	'R2',0
	.word	128181
	.byte	4,2,35,8,14
	.byte	'R3',0
	.word	128250
	.byte	4,2,35,12,14
	.byte	'R4',0
	.word	128319
	.byte	4,2,35,16,14
	.byte	'R5',0
	.word	128388
	.byte	4,2,35,20,14
	.byte	'R6',0
	.word	128457
	.byte	4,2,35,24,14
	.byte	'R7',0
	.word	128526
	.byte	4,2,35,28,14
	.byte	'reserved_20',0
	.word	1531
	.byte	4,2,35,32,14
	.byte	'R9',0
	.word	128595
	.byte	4,2,35,36,14
	.byte	'R10',0
	.word	128111
	.byte	4,2,35,40,14
	.byte	'reserved_2C',0
	.word	1531
	.byte	4,2,35,44,14
	.byte	'MEI',0
	.word	127829
	.byte	4,2,35,48,14
	.byte	'CEI0',0
	.word	126886
	.byte	4,2,35,52,14
	.byte	'CEI1',0
	.word	126957
	.byte	4,2,35,56,14
	.byte	'CEI2',0
	.word	127028
	.byte	4,2,35,60,14
	.byte	'CEI3',0
	.word	127099
	.byte	4,2,35,64,14
	.byte	'CEI4',0
	.word	127170
	.byte	4,2,35,68,14
	.byte	'reserved_48',0
	.word	140547
	.byte	28,2,35,72,14
	.byte	'CEI_MCS',0
	.word	140556
	.byte	20,2,35,100,14
	.byte	'reserved_78',0
	.word	140565
	.byte	44,2,35,120,14
	.byte	'CEI_PSM',0
	.word	140574
	.byte	4,3,35,164,1,14
	.byte	'reserved_A8',0
	.word	3691
	.byte	12,3,35,168,1,14
	.byte	'CEI_SPE',0
	.word	127389
	.byte	4,3,35,180,1,14
	.byte	'reserved_B8',0
	.word	140583
	.byte	88,3,35,184,1,14
	.byte	'MEI_CLS',0
	.word	140592
	.byte	8,3,35,144,2,14
	.byte	'reserved_118',0
	.word	3351
	.byte	8,3,35,152,2,14
	.byte	'CI_MCS',0
	.word	140601
	.byte	20,3,35,160,2,14
	.byte	'reserved_134',0
	.word	140565
	.byte	44,3,35,180,2,14
	.byte	'CI_PSM',0
	.word	140610
	.byte	4,3,35,224,2,14
	.byte	'reserved_164',0
	.word	3691
	.byte	12,3,35,228,2,14
	.byte	'CI_SPE',0
	.word	127683
	.byte	4,3,35,240,2,14
	.byte	'reserved_174',0
	.word	140547
	.byte	28,3,35,244,2,14
	.byte	'CI_ATOM',0
	.word	140619
	.byte	8,3,35,144,3,14
	.byte	'reserved_198',0
	.word	3351
	.byte	8,3,35,152,3,14
	.byte	'CI_TOM',0
	.word	140628
	.byte	8,3,35,160,3,14
	.byte	'reserved_1A8',0
	.word	1531
	.byte	4,3,35,168,3,0,10
	.word	140637
	.byte	29
	.byte	'Ifx_GTM_ICM_IRQG',0,8,185,71,3
	.word	141290
	.byte	10
	.word	140637
	.byte	11
	.byte	'_Ifx_GTM_ICM',0,8,200,71,25,172,3,14
	.byte	'IRQG',0
	.word	141321
	.byte	172,3,2,35,0,0,10
	.word	141326
	.byte	29
	.byte	'Ifx_GTM_ICM',0,8,203,71,3
	.word	141362
	.byte	11
	.byte	'_Ifx_GTM_SPE_IRQ',0,8,218,71,25,16,14
	.byte	'NOTIFY',0
	.word	133906
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	133695
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	133763
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	133836
	.byte	4,2,35,12,0,10
	.word	141388
	.byte	29
	.byte	'Ifx_GTM_SPE_IRQ',0,8,224,71,3
	.word	141471
	.byte	15,32
	.word	134048
	.byte	16,7,0,10
	.word	141388
	.byte	15,48
	.word	485
	.byte	16,47,0,11
	.byte	'_Ifx_GTM_SPE',0,8,239,71,25,128,1,14
	.byte	'CTRL_STAT',0
	.word	133483
	.byte	4,2,35,0,14
	.byte	'PAT',0
	.word	134117
	.byte	4,2,35,4,14
	.byte	'OUT_PAT',0
	.word	141501
	.byte	32,2,35,8,14
	.byte	'OUT_CTRL',0
	.word	133978
	.byte	4,2,35,40,14
	.byte	'IRQ',0
	.word	141510
	.byte	16,2,35,44,14
	.byte	'EIRQ_EN',0
	.word	133626
	.byte	4,2,35,60,14
	.byte	'REV_CNT',0
	.word	134251
	.byte	4,2,35,64,14
	.byte	'REV_CMP',0
	.word	134182
	.byte	4,2,35,68,14
	.byte	'CTRL_STAT2',0
	.word	133554
	.byte	4,2,35,72,14
	.byte	'CMD',0
	.word	133418
	.byte	4,2,35,76,14
	.byte	'reserved_50',0
	.word	141515
	.byte	48,2,35,80,0,10
	.word	141524
	.byte	29
	.byte	'Ifx_GTM_SPE',0,8,252,71,3
	.word	141730
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_IRQ',0,8,139,72,25,16,14
	.byte	'NOTIFY',0
	.word	136082
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	135862
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	135933
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	136009
	.byte	4,2,35,12,0,10
	.word	141756
	.byte	29
	.byte	'Ifx_GTM_TIM_CH_IRQ',0,8,145,72,3
	.word	141842
	.byte	10
	.word	141756
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH',0,8,160,72,25,64,14
	.byte	'GPR0',0
	.word	135724
	.byte	4,2,35,0,14
	.byte	'GPR1',0
	.word	135793
	.byte	4,2,35,4,14
	.byte	'CNT',0
	.word	135165
	.byte	4,2,35,8,14
	.byte	'ECNT',0
	.word	135371
	.byte	4,2,35,12,14
	.byte	'CNTS',0
	.word	135233
	.byte	4,2,35,16,14
	.byte	'TDUC',0
	.word	136157
	.byte	4,2,35,20,14
	.byte	'TDUV',0
	.word	136226
	.byte	4,2,35,24,14
	.byte	'FLT_RE',0
	.word	135653
	.byte	4,2,35,28,14
	.byte	'FLT_FE',0
	.word	135582
	.byte	4,2,35,32,14
	.byte	'CTRL',0
	.word	135302
	.byte	4,2,35,36,14
	.byte	'ECTRL',0
	.word	135440
	.byte	4,2,35,40,14
	.byte	'IRQ',0
	.word	141875
	.byte	16,2,35,44,14
	.byte	'EIRQ_EN',0
	.word	135510
	.byte	4,2,35,60,0,10
	.word	141880
	.byte	29
	.byte	'Ifx_GTM_TIM_CH',0,8,175,72,3
	.word	142091
	.byte	10
	.word	141880
	.byte	15,52
	.word	485
	.byte	16,51,0,10
	.word	141880
	.byte	15,64
	.word	485
	.byte	16,63,0,10
	.word	141880
	.byte	10
	.word	141880
	.byte	10
	.word	141880
	.byte	10
	.word	141880
	.byte	10
	.word	141880
	.byte	10
	.word	141880
	.byte	15,192,8
	.word	485
	.byte	16,191,8,0,11
	.byte	'_Ifx_GTM_TIM',0,8,190,72,25,128,16,14
	.byte	'CH0',0
	.word	142120
	.byte	64,2,35,0,14
	.byte	'reserved_40',0
	.word	142125
	.byte	52,2,35,64,14
	.byte	'INP_VAL',0
	.word	136295
	.byte	4,2,35,116,14
	.byte	'IN_SRC',0
	.word	136364
	.byte	4,2,35,120,14
	.byte	'RST',0
	.word	136432
	.byte	4,2,35,124,14
	.byte	'CH1',0
	.word	142134
	.byte	64,3,35,128,1,14
	.byte	'reserved_C0',0
	.word	142139
	.byte	64,3,35,192,1,14
	.byte	'CH2',0
	.word	142148
	.byte	64,3,35,128,2,14
	.byte	'reserved_140',0
	.word	142139
	.byte	64,3,35,192,2,14
	.byte	'CH3',0
	.word	142153
	.byte	64,3,35,128,3,14
	.byte	'reserved_1C0',0
	.word	142139
	.byte	64,3,35,192,3,14
	.byte	'CH4',0
	.word	142158
	.byte	64,3,35,128,4,14
	.byte	'reserved_240',0
	.word	142139
	.byte	64,3,35,192,4,14
	.byte	'CH5',0
	.word	142163
	.byte	64,3,35,128,5,14
	.byte	'reserved_2C0',0
	.word	142139
	.byte	64,3,35,192,5,14
	.byte	'CH6',0
	.word	142168
	.byte	64,3,35,128,6,14
	.byte	'reserved_340',0
	.word	142139
	.byte	64,3,35,192,6,14
	.byte	'CH7',0
	.word	142173
	.byte	64,3,35,128,7,14
	.byte	'reserved_3C0',0
	.word	142178
	.byte	192,8,3,35,192,7,0,10
	.word	142189
	.byte	29
	.byte	'Ifx_GTM_TIM',0,8,211,72,3
	.word	142549
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_IRQ',0,8,226,72,25,16,14
	.byte	'NOTIFY',0
	.word	136990
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	136770
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	136841
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	136917
	.byte	4,2,35,12,0,10
	.word	142575
	.byte	29
	.byte	'Ifx_GTM_TOM_CH_IRQ',0,8,232,72,3
	.word	142661
	.byte	10
	.word	142575
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH',0,8,247,72,25,44,14
	.byte	'CTRL',0
	.word	136701
	.byte	4,2,35,0,14
	.byte	'SR0',0
	.word	137065
	.byte	4,2,35,4,14
	.byte	'SR1',0
	.word	137133
	.byte	4,2,35,8,14
	.byte	'CM0',0
	.word	136497
	.byte	4,2,35,12,14
	.byte	'CM1',0
	.word	136565
	.byte	4,2,35,16,14
	.byte	'CN0',0
	.word	136633
	.byte	4,2,35,20,14
	.byte	'STAT',0
	.word	137201
	.byte	4,2,35,24,14
	.byte	'IRQ',0
	.word	142694
	.byte	16,2,35,28,0,10
	.word	142699
	.byte	29
	.byte	'Ifx_GTM_TOM_CH',0,8,129,73,3
	.word	142828
	.byte	10
	.word	142699
	.byte	10
	.word	142699
	.byte	10
	.word	142699
	.byte	10
	.word	142699
	.byte	10
	.word	142699
	.byte	10
	.word	142699
	.byte	10
	.word	142699
	.byte	10
	.word	142699
	.byte	10
	.word	142699
	.byte	10
	.word	142699
	.byte	10
	.word	142699
	.byte	10
	.word	142699
	.byte	10
	.word	142699
	.byte	10
	.word	142699
	.byte	10
	.word	142699
	.byte	10
	.word	142699
	.byte	15,148,8
	.word	485
	.byte	16,147,8,0,11
	.byte	'_Ifx_GTM_TOM',0,8,144,73,25,128,16,14
	.byte	'CH0',0
	.word	142857
	.byte	44,2,35,0,14
	.byte	'reserved_2C',0
	.word	1531
	.byte	4,2,35,44,14
	.byte	'TGC0_GLB_CTRL',0
	.word	137569
	.byte	4,2,35,48,14
	.byte	'TGC0_ACT_TB',0
	.word	137270
	.byte	4,2,35,52,14
	.byte	'TGC0_FUPD_CTRL',0
	.word	137494
	.byte	4,2,35,56,14
	.byte	'TGC0_INT_TRIG',0
	.word	137643
	.byte	4,2,35,60,14
	.byte	'CH1',0
	.word	142862
	.byte	44,2,35,64,14
	.byte	'reserved_6C',0
	.word	1531
	.byte	4,2,35,108,14
	.byte	'TGC0_ENDIS_CTRL',0
	.word	137342
	.byte	4,2,35,112,14
	.byte	'TGC0_ENDIS_STAT',0
	.word	137418
	.byte	4,2,35,116,14
	.byte	'TGC0_OUTEN_CTRL',0
	.word	137717
	.byte	4,2,35,120,14
	.byte	'TGC0_OUTEN_STAT',0
	.word	137793
	.byte	4,2,35,124,14
	.byte	'CH2',0
	.word	142867
	.byte	44,3,35,128,1,14
	.byte	'reserved_AC',0
	.word	138802
	.byte	20,3,35,172,1,14
	.byte	'CH3',0
	.word	142872
	.byte	44,3,35,192,1,14
	.byte	'reserved_EC',0
	.word	138802
	.byte	20,3,35,236,1,14
	.byte	'CH4',0
	.word	142877
	.byte	44,3,35,128,2,14
	.byte	'reserved_12C',0
	.word	138802
	.byte	20,3,35,172,2,14
	.byte	'CH5',0
	.word	142882
	.byte	44,3,35,192,2,14
	.byte	'reserved_16C',0
	.word	138802
	.byte	20,3,35,236,2,14
	.byte	'CH6',0
	.word	142887
	.byte	44,3,35,128,3,14
	.byte	'reserved_1AC',0
	.word	138802
	.byte	20,3,35,172,3,14
	.byte	'CH7',0
	.word	142892
	.byte	44,3,35,192,3,14
	.byte	'reserved_1EC',0
	.word	138802
	.byte	20,3,35,236,3,14
	.byte	'CH8',0
	.word	142897
	.byte	44,3,35,128,4,14
	.byte	'reserved_22C',0
	.word	1531
	.byte	4,3,35,172,4,14
	.byte	'TGC1_GLB_CTRL',0
	.word	137569
	.byte	4,3,35,176,4,14
	.byte	'TGC1_ACT_TB',0
	.word	137270
	.byte	4,3,35,180,4,14
	.byte	'TGC1_FUPD_CTRL',0
	.word	137494
	.byte	4,3,35,184,4,14
	.byte	'TGC1_INT_TRIG',0
	.word	137643
	.byte	4,3,35,188,4,14
	.byte	'CH9',0
	.word	142902
	.byte	44,3,35,192,4,14
	.byte	'reserved_26C',0
	.word	1531
	.byte	4,3,35,236,4,14
	.byte	'TGC1_ENDIS_CTRL',0
	.word	137342
	.byte	4,3,35,240,4,14
	.byte	'TGC1_ENDIS_STAT',0
	.word	137418
	.byte	4,3,35,244,4,14
	.byte	'TGC1_OUTEN_CTRL',0
	.word	137717
	.byte	4,3,35,248,4,14
	.byte	'TGC1_OUTEN_STAT',0
	.word	137793
	.byte	4,3,35,252,4,14
	.byte	'CH10',0
	.word	142907
	.byte	44,3,35,128,5,14
	.byte	'reserved_2AC',0
	.word	138802
	.byte	20,3,35,172,5,14
	.byte	'CH11',0
	.word	142912
	.byte	44,3,35,192,5,14
	.byte	'reserved_2EC',0
	.word	138802
	.byte	20,3,35,236,5,14
	.byte	'CH12',0
	.word	142917
	.byte	44,3,35,128,6,14
	.byte	'reserved_32C',0
	.word	138802
	.byte	20,3,35,172,6,14
	.byte	'CH13',0
	.word	142922
	.byte	44,3,35,192,6,14
	.byte	'reserved_36C',0
	.word	138802
	.byte	20,3,35,236,6,14
	.byte	'CH14',0
	.word	142927
	.byte	44,3,35,128,7,14
	.byte	'reserved_3AC',0
	.word	138802
	.byte	20,3,35,172,7,14
	.byte	'CH15',0
	.word	142932
	.byte	44,3,35,192,7,14
	.byte	'reserved_3EC',0
	.word	142937
	.byte	148,8,3,35,236,7,0,10
	.word	142948
	.byte	29
	.byte	'Ifx_GTM_TOM',0,8,194,73,3
	.word	143950
	.byte	10
	.word	11767
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_RD_CH',0,8,212,73,3
	.word	143976
	.byte	10
	.word	11993
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_STR_CH',0,8,230,73,3
	.word	144012
	.byte	10
	.word	12490
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A',0,8,251,73,3
	.word	144049
	.byte	10
	.word	12787
	.byte	29
	.byte	'Ifx_GTM_PSM_AFD_CH',0,8,142,74,3
	.word	144079
	.byte	15,128,1
	.word	12787
	.byte	16,7,0,10
	.word	144112
	.byte	11
	.byte	'_Ifx_GTM_PSM_AFD',0,8,157,74,25,128,1,14
	.byte	'CH',0
	.word	144122
	.byte	128,1,2,35,0,0,10
	.word	144127
	.byte	29
	.byte	'Ifx_GTM_PSM_AFD',0,8,160,74,3
	.word	144165
	.byte	10
	.word	10570
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_IRQ',0,8,181,74,3
	.word	144195
	.byte	10
	.word	10884
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH',0,8,210,74,3
	.word	144233
	.byte	15,128,4
	.word	10884
	.byte	16,7,0,10
	.word	144267
	.byte	11
	.byte	'_Ifx_GTM_PSM_FIFO',0,8,225,74,25,128,4,14
	.byte	'CH',0
	.word	144277
	.byte	128,4,2,35,0,0,10
	.word	144282
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO',0,8,228,74,3
	.word	144321
	.byte	10
	.word	12490
	.byte	10
	.word	144127
	.byte	15,128,6
	.word	485
	.byte	16,255,5,0,10
	.word	144282
	.byte	15,128,116
	.word	485
	.byte	16,255,115,0,11
	.byte	'_Ifx_GTM_PSM',0,8,243,74,25,128,128,1,14
	.byte	'F2A',0
	.word	144352
	.byte	72,2,35,0,14
	.byte	'reserved_48',0
	.word	6783
	.byte	56,2,35,72,14
	.byte	'AFD',0
	.word	144357
	.byte	128,1,3,35,128,1,14
	.byte	'reserved_100',0
	.word	144362
	.byte	128,6,3,35,128,2,14
	.byte	'FIFO',0
	.word	144373
	.byte	128,4,3,35,128,8,14
	.byte	'reserved_600',0
	.word	144378
	.byte	128,116,3,35,128,12,0,10
	.word	144389
	.byte	29
	.byte	'Ifx_GTM_PSM',0,8,251,74,3
	.word	144524
	.byte	11
	.byte	'_Ifx_GTM_DPLL_IRQ',0,8,139,75,25,16,14
	.byte	'NOTIFY',0
	.word	122205
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	121991
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	122060
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	122134
	.byte	4,2,35,12,0,10
	.word	144550
	.byte	29
	.byte	'Ifx_GTM_DPLL_IRQ',0,8,145,75,3
	.word	144634
	.byte	10
	.word	144550
	.byte	15,92
	.word	485
	.byte	16,91,0,15,128,1
	.word	121477
	.byte	16,31,0,15,96
	.word	485
	.byte	16,95,0,15,128,1
	.word	123665
	.byte	16,31,0,15,128,1
	.word	120648
	.byte	16,31,0,15,128,1
	.word	122688
	.byte	16,31,0,15,128,1
	.word	120714
	.byte	16,31,0,15,128,1
	.word	123599
	.byte	16,31,0,15,128,2
	.word	124632
	.byte	16,63,0,15,128,2
	.word	126005
	.byte	16,63,0,15,128,2
	.word	118284
	.byte	16,63,0,15,128,2
	.word	120780
	.byte	16,63,0,15,128,8
	.word	485
	.byte	16,255,7,0,15,128,1
	.word	125938
	.byte	16,31,0,15,128,1
	.word	123731
	.byte	16,31,0,15,32
	.word	117854
	.byte	16,7,0,15,132,97
	.word	485
	.byte	16,131,97,0,15,128,64
	.word	288
	.byte	16,255,15,0,15,128,64
	.word	485
	.byte	16,255,63,0,11
	.byte	'_Ifx_GTM_DPLL',0,8,160,75,25,128,128,2,14
	.byte	'CTRL_0',0
	.word	119761
	.byte	4,2,35,0,14
	.byte	'CTRL_1',0
	.word	119996
	.byte	4,2,35,4,14
	.byte	'CTRL_2',0
	.word	120301
	.byte	4,2,35,8,14
	.byte	'CTRL_3',0
	.word	120370
	.byte	4,2,35,12,14
	.byte	'CTRL_4',0
	.word	120439
	.byte	4,2,35,16,14
	.byte	'CTRL_5',0
	.word	120508
	.byte	4,2,35,20,14
	.byte	'ACT_STA',0
	.word	117920
	.byte	4,2,35,24,14
	.byte	'OSW',0
	.word	123533
	.byte	4,2,35,28,14
	.byte	'AOSV_2',0
	.word	118352
	.byte	4,2,35,32,14
	.byte	'APT',0
	.word	118847
	.byte	4,2,35,36,14
	.byte	'APS',0
	.word	118421
	.byte	4,2,35,40,14
	.byte	'APT_2C',0
	.word	118913
	.byte	4,2,35,44,14
	.byte	'APS_1C3',0
	.word	118487
	.byte	4,2,35,48,14
	.byte	'NUTC',0
	.word	123466
	.byte	4,2,35,52,14
	.byte	'NUSC',0
	.word	123255
	.byte	4,2,35,56,14
	.byte	'NTI_CNT',0
	.word	123185
	.byte	4,2,35,60,14
	.byte	'IRQ',0
	.word	144665
	.byte	16,2,35,64,14
	.byte	'EIRQ_EN',0
	.word	121271
	.byte	4,2,35,80,14
	.byte	'reserved_54',0
	.word	144670
	.byte	92,2,35,84,14
	.byte	'INC_CNT1',0
	.word	121697
	.byte	4,3,35,176,1,14
	.byte	'INC_CNT2',0
	.word	121844
	.byte	4,3,35,180,1,14
	.byte	'APT_SYNC',0
	.word	118982
	.byte	4,3,35,184,1,14
	.byte	'APS_SYNC',0
	.word	118701
	.byte	4,3,35,188,1,14
	.byte	'TBU_TS0_T',0
	.word	125327
	.byte	4,3,35,192,1,14
	.byte	'TBU_TS0_S',0
	.word	125255
	.byte	4,3,35,196,1,14
	.byte	'ADD_IN_LD1',0
	.word	118138
	.byte	4,3,35,200,1,14
	.byte	'ADD_IN_LD2',0
	.word	118211
	.byte	4,3,35,204,1,14
	.byte	'reserved_D0',0
	.word	140565
	.byte	44,3,35,208,1,14
	.byte	'STATUS',0
	.word	125044
	.byte	4,3,35,252,1,14
	.byte	'ID_PMTR',0
	.word	144679
	.byte	128,1,3,35,128,2,14
	.byte	'reserved_180',0
	.word	144689
	.byte	96,3,35,128,3,14
	.byte	'CTRL_0_SHADOW_TRIGGER',0
	.word	119912
	.byte	4,3,35,224,3,14
	.byte	'CTRL_0_SHADOW_STATE',0
	.word	119830
	.byte	4,3,35,228,3,14
	.byte	'CTRL_1_SHADOW_TRIGGER',0
	.word	120217
	.byte	4,3,35,232,3,14
	.byte	'CTRL_1_SHADOW_STATE',0
	.word	120135
	.byte	4,3,35,236,3,14
	.byte	'reserved_1F0',0
	.word	3691
	.byte	12,3,35,240,3,14
	.byte	'RAM_INI',0
	.word	124274
	.byte	4,3,35,252,3,14
	.byte	'PSA',0
	.word	144698
	.byte	128,1,3,35,128,4,14
	.byte	'DLA',0
	.word	144708
	.byte	128,1,3,35,128,5,14
	.byte	'NA',0
	.word	144718
	.byte	128,1,3,35,128,6,14
	.byte	'DTA',0
	.word	144728
	.byte	128,1,3,35,128,7,14
	.byte	'TS_T',0
	.word	126211
	.byte	4,3,35,128,8,14
	.byte	'TS_T_OLD',0
	.word	126278
	.byte	4,3,35,132,8,14
	.byte	'FTV_T',0
	.word	121409
	.byte	4,3,35,136,8,14
	.byte	'reserved_40C',0
	.word	1531
	.byte	4,3,35,140,8,14
	.byte	'TS_S',0
	.word	126073
	.byte	4,3,35,144,8,14
	.byte	'TS_S_OLD',0
	.word	126140
	.byte	4,3,35,148,8,14
	.byte	'FTV_S',0
	.word	121341
	.byte	4,3,35,152,8,14
	.byte	'reserved_41C',0
	.word	1531
	.byte	4,3,35,156,8,14
	.byte	'THMI',0
	.word	125466
	.byte	4,3,35,160,8,14
	.byte	'THMA',0
	.word	125399
	.byte	4,3,35,164,8,14
	.byte	'THVAL',0
	.word	125533
	.byte	4,3,35,168,8,14
	.byte	'reserved_42C',0
	.word	1531
	.byte	4,3,35,172,8,14
	.byte	'TOV',0
	.word	125804
	.byte	4,3,35,176,8,14
	.byte	'TOV_S',0
	.word	125870
	.byte	4,3,35,180,8,14
	.byte	'ADD_IN_CAL1',0
	.word	117990
	.byte	4,3,35,184,8,14
	.byte	'ADD_IN_CAL2',0
	.word	118064
	.byte	4,3,35,188,8,14
	.byte	'MPVAL1',0
	.word	122550
	.byte	4,3,35,192,8,14
	.byte	'MPVAL2',0
	.word	122619
	.byte	4,3,35,196,8,14
	.byte	'NMB_T_TAR',0
	.word	123037
	.byte	4,3,35,200,8,14
	.byte	'NMB_T_TAR_OLD',0
	.word	123109
	.byte	4,3,35,204,8,14
	.byte	'NMB_S_TAR',0
	.word	122821
	.byte	4,3,35,208,8,14
	.byte	'NMB_S_TAR_OLD',0
	.word	122893
	.byte	4,3,35,212,8,14
	.byte	'reserved_458',0
	.word	3351
	.byte	8,3,35,216,8,14
	.byte	'RCDT_TX',0
	.word	124488
	.byte	4,3,35,224,8,14
	.byte	'RCDT_SX',0
	.word	124344
	.byte	4,3,35,228,8,14
	.byte	'RCDT_TX_NOM',0
	.word	124558
	.byte	4,3,35,232,8,14
	.byte	'RCDT_SX_NOM',0
	.word	124414
	.byte	4,3,35,236,8,14
	.byte	'RDT_T_ACT',0
	.word	124772
	.byte	4,3,35,240,8,14
	.byte	'RDT_S_ACT',0
	.word	124700
	.byte	4,3,35,244,8,14
	.byte	'DT_T_ACT',0
	.word	120991
	.byte	4,3,35,248,8,14
	.byte	'DT_S_ACT',0
	.word	120847
	.byte	4,3,35,252,8,14
	.byte	'EDT_T',0
	.word	121203
	.byte	4,3,35,128,9,14
	.byte	'MEDT_T',0
	.word	122347
	.byte	4,3,35,132,9,14
	.byte	'EDT_S',0
	.word	121135
	.byte	4,3,35,136,9,14
	.byte	'MEDT_S',0
	.word	122278
	.byte	4,3,35,140,9,14
	.byte	'CDT_TX',0
	.word	119195
	.byte	4,3,35,144,9,14
	.byte	'CDT_SX',0
	.word	119053
	.byte	4,3,35,148,9,14
	.byte	'CDT_TX_NOM',0
	.word	119264
	.byte	4,3,35,152,9,14
	.byte	'CDT_SX_NOM',0
	.word	119122
	.byte	4,3,35,156,9,14
	.byte	'TLR',0
	.word	125738
	.byte	4,3,35,160,9,14
	.byte	'SLR',0
	.word	124912
	.byte	4,3,35,164,9,14
	.byte	'reserved_4A8',0
	.word	140583
	.byte	88,3,35,168,9,14
	.byte	'PDT',0
	.word	144738
	.byte	128,1,3,35,128,10,14
	.byte	'reserved_580',0
	.word	142139
	.byte	64,3,35,128,11,14
	.byte	'MLS1',0
	.word	122416
	.byte	4,3,35,192,11,14
	.byte	'MLS2',0
	.word	122483
	.byte	4,3,35,196,11,14
	.byte	'CNT_NUM_1',0
	.word	119337
	.byte	4,3,35,200,11,14
	.byte	'CNT_NUM_2',0
	.word	119409
	.byte	4,3,35,204,11,14
	.byte	'PVT',0
	.word	124208
	.byte	4,3,35,208,11,14
	.byte	'reserved_5D4',0
	.word	3691
	.byte	12,3,35,212,11,14
	.byte	'PSTC',0
	.word	124003
	.byte	4,3,35,224,11,14
	.byte	'PSSC',0
	.word	123798
	.byte	4,3,35,228,11,14
	.byte	'PSTM',0
	.word	124070
	.byte	4,3,35,232,11,14
	.byte	'PSTM_OLD',0
	.word	124137
	.byte	4,3,35,236,11,14
	.byte	'PSSM',0
	.word	123865
	.byte	4,3,35,240,11,14
	.byte	'PSSM_OLD',0
	.word	123932
	.byte	4,3,35,244,11,14
	.byte	'NMB_T',0
	.word	122969
	.byte	4,3,35,248,11,14
	.byte	'NMB_S',0
	.word	122753
	.byte	4,3,35,252,11,14
	.byte	'RDT_S',0
	.word	144748
	.byte	128,2,3,35,128,12,14
	.byte	'TSF_S',0
	.word	144758
	.byte	128,2,3,35,128,14,14
	.byte	'ADT_S',0
	.word	144768
	.byte	128,2,3,35,128,16,14
	.byte	'DT_S',0
	.word	144778
	.byte	128,2,3,35,128,18,14
	.byte	'reserved_A00',0
	.word	144788
	.byte	128,8,3,35,128,20,14
	.byte	'TSAC',0
	.word	144799
	.byte	128,1,3,35,128,28,14
	.byte	'PSAC',0
	.word	144809
	.byte	128,1,3,35,128,29,14
	.byte	'ACB',0
	.word	144819
	.byte	32,3,35,128,30,14
	.byte	'CTRL_11',0
	.word	120065
	.byte	4,3,35,160,30,14
	.byte	'THVAL2',0
	.word	125601
	.byte	4,3,35,164,30,14
	.byte	'TIDEL',0
	.word	125670
	.byte	4,3,35,168,30,14
	.byte	'SIDEL',0
	.word	124844
	.byte	4,3,35,172,30,14
	.byte	'APS_SYNC_EXT',0
	.word	118772
	.byte	4,3,35,176,30,14
	.byte	'CTRL_EXT',0
	.word	120577
	.byte	4,3,35,180,30,14
	.byte	'APS_EXT',0
	.word	118631
	.byte	4,3,35,184,30,14
	.byte	'APS_1C3_EXT',0
	.word	118557
	.byte	4,3,35,188,30,14
	.byte	'STA',0
	.word	124978
	.byte	4,3,35,192,30,14
	.byte	'INCF1_OFFSET',0
	.word	121547
	.byte	4,3,35,196,30,14
	.byte	'INCF2_OFFSET',0
	.word	121622
	.byte	4,3,35,200,30,14
	.byte	'DT_T_START',0
	.word	121062
	.byte	4,3,35,204,30,14
	.byte	'DT_S_START',0
	.word	120918
	.byte	4,3,35,208,30,14
	.byte	'STA_MASK',0
	.word	125184
	.byte	4,3,35,212,30,14
	.byte	'STA_FLAG',0
	.word	125113
	.byte	4,3,35,216,30,14
	.byte	'INC_CNT1_MASK',0
	.word	121768
	.byte	4,3,35,220,30,14
	.byte	'INC_CNT2_MASK',0
	.word	121915
	.byte	4,3,35,224,30,14
	.byte	'NUSC_EXT1',0
	.word	123322
	.byte	4,3,35,228,30,14
	.byte	'NUSC_EXT2',0
	.word	123394
	.byte	4,3,35,232,30,14
	.byte	'CTN_MIN',0
	.word	119691
	.byte	4,3,35,236,30,14
	.byte	'CTN_MAX',0
	.word	119621
	.byte	4,3,35,240,30,14
	.byte	'CSN_MIN',0
	.word	119551
	.byte	4,3,35,244,30,14
	.byte	'CSN_MAX',0
	.word	119481
	.byte	4,3,35,248,30,14
	.byte	'reserved_F7C',0
	.word	144828
	.byte	132,97,3,35,252,30,14
	.byte	'RR2',0
	.word	144839
	.byte	128,64,4,35,128,128,1,14
	.byte	'reserved_6000',0
	.word	144850
	.byte	128,64,4,35,128,192,1,0,10
	.word	144861
	.byte	29
	.byte	'Ifx_GTM_DPLL',0,8,167,76,3
	.word	147356
	.byte	11
	.byte	'_Ifx_GTM_OCDS',0,8,201,76,25,36,14
	.byte	'OTBU0T',0
	.word	131641
	.byte	4,2,35,0,14
	.byte	'OTBU1T',0
	.word	131710
	.byte	4,2,35,4,14
	.byte	'OTBU2T',0
	.word	131779
	.byte	4,2,35,8,14
	.byte	'OTBU3T',0
	.word	131848
	.byte	4,2,35,12,14
	.byte	'OTSS',0
	.word	132053
	.byte	4,2,35,16,14
	.byte	'OTSC0',0
	.word	131917
	.byte	4,2,35,20,14
	.byte	'OTSC1',0
	.word	131985
	.byte	4,2,35,24,14
	.byte	'ODA',0
	.word	131575
	.byte	4,2,35,28,14
	.byte	'OCS',0
	.word	131509
	.byte	4,2,35,32,0,10
	.word	147383
	.byte	29
	.byte	'Ifx_GTM_OCDS',0,8,212,76,3
	.word	147538
	.byte	11
	.byte	'_Ifx_GTM_DSADC',0,8,227,76,25,8,14
	.byte	'OUTSEL0',0
	.word	126417
	.byte	4,2,35,0,14
	.byte	'reserved_4',0
	.word	1531
	.byte	4,2,35,4,0,10
	.word	147565
	.byte	29
	.byte	'Ifx_GTM_DSADC',0,8,231,76,3
	.word	147624
	.byte	11
	.byte	'_Ifx_GTM_ADCTRIG',0,8,246,76,25,8,14
	.byte	'OUT0',0
	.word	110409
	.byte	4,2,35,0,14
	.byte	'OUT1',0
	.word	110479
	.byte	4,2,35,4,0,10
	.word	147652
	.byte	29
	.byte	'Ifx_GTM_ADCTRIG',0,8,250,76,3
	.word	147704
	.byte	11
	.byte	'_Ifx_GTM_MSC_SET',0,8,137,77,25,16,14
	.byte	'CON0',0
	.word	131229
	.byte	4,2,35,0,14
	.byte	'CON1',0
	.word	131299
	.byte	4,2,35,4,14
	.byte	'CON2',0
	.word	131369
	.byte	4,2,35,8,14
	.byte	'CON3',0
	.word	131439
	.byte	4,2,35,12,0,10
	.word	147734
	.byte	29
	.byte	'Ifx_GTM_MSC_SET',0,8,143,77,3
	.word	147814
	.byte	11
	.byte	'_Ifx_GTM_MSC_MSCQ',0,8,158,77,25,12,14
	.byte	'INLCON',0
	.word	131080
	.byte	4,2,35,0,14
	.byte	'INHCON',0
	.word	131007
	.byte	4,2,35,4,14
	.byte	'INLEXTCON',0
	.word	131153
	.byte	4,2,35,8,0,10
	.word	147844
	.byte	29
	.byte	'Ifx_GTM_MSC_MSCQ',0,8,163,77,3
	.word	147920
	.byte	15,64
	.word	147734
	.byte	16,3,0,10
	.word	147951
	.byte	15,80
	.word	485
	.byte	16,79,0,15,24
	.word	147844
	.byte	16,1,0,10
	.word	147974
	.byte	11
	.byte	'_Ifx_GTM_MSC',0,8,178,77,25,168,1,14
	.byte	'SET',0
	.word	147960
	.byte	64,2,35,0,14
	.byte	'reserved_40',0
	.word	147965
	.byte	80,2,35,64,14
	.byte	'MSCQ',0
	.word	147983
	.byte	24,3,35,144,1,0,10
	.word	147988
	.byte	29
	.byte	'Ifx_GTM_MSC',0,8,183,77,3
	.word	148058
	.byte	11
	.byte	'_Ifx_GTM_CCM_ARP',0,8,198,77,25,8,14
	.byte	'CTRL',0
	.word	115122
	.byte	4,2,35,0,14
	.byte	'PROT',0
	.word	115192
	.byte	4,2,35,4,0,10
	.word	148084
	.byte	29
	.byte	'Ifx_GTM_CCM_ARP',0,8,202,77,3
	.word	148136
	.byte	15,80
	.word	148084
	.byte	16,9,0,10
	.word	148166
	.byte	15,136,3
	.word	485
	.byte	16,135,3,0,11
	.byte	'_Ifx_GTM_CCM',0,8,217,77,25,128,4,14
	.byte	'ARP',0
	.word	148175
	.byte	80,2,35,0,14
	.byte	'reserved_50',0
	.word	148180
	.byte	136,3,2,35,80,14
	.byte	'AEIM_STA',0
	.word	115052
	.byte	4,3,35,216,3,14
	.byte	'HW_CONF',0
	.word	115617
	.byte	4,3,35,220,3,14
	.byte	'TIM_AUX_IN_SRC',0
	.word	115752
	.byte	4,3,35,224,3,14
	.byte	'EXT_CAP_EN',0
	.word	115545
	.byte	4,3,35,228,3,14
	.byte	'TOM_OUT',0
	.word	115828
	.byte	4,3,35,232,3,14
	.byte	'ATOM_OUT',0
	.word	115262
	.byte	4,3,35,236,3,14
	.byte	'CMU_CLK_CFG',0
	.word	115397
	.byte	4,3,35,240,3,14
	.byte	'CMU_FXCLK_CFG',0
	.word	115470
	.byte	4,3,35,244,3,14
	.byte	'CFG',0
	.word	115332
	.byte	4,3,35,248,3,14
	.byte	'PROT',0
	.word	115686
	.byte	4,3,35,252,3,0,10
	.word	148191
	.byte	29
	.byte	'Ifx_GTM_CCM',0,8,231,77,3
	.word	148442
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM_CH',0,8,246,77,25,4,14
	.byte	'DTV',0
	.word	116200
	.byte	4,2,35,0,0,10
	.word	148468
	.byte	29
	.byte	'Ifx_GTM_CDTM_DTM_CH',0,8,249,77,3
	.word	148509
	.byte	15,16
	.word	148468
	.byte	16,3,0,10
	.word	148543
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM',0,8,136,78,25,64,14
	.byte	'CTRL',0
	.word	116345
	.byte	4,2,35,0,14
	.byte	'CH_CTRL1',0
	.word	115897
	.byte	4,2,35,4,14
	.byte	'CH_CTRL2',0
	.word	115972
	.byte	4,2,35,8,14
	.byte	'CH_CTRL2_SR',0
	.word	116047
	.byte	4,2,35,12,14
	.byte	'PS_CTRL',0
	.word	116416
	.byte	4,2,35,16,14
	.byte	'CH',0
	.word	148552
	.byte	16,2,35,20,14
	.byte	'CH_SR',0
	.word	116273
	.byte	4,2,35,36,14
	.byte	'CH_CTRL3',0
	.word	116125
	.byte	4,2,35,40,14
	.byte	'reserved_2C',0
	.word	138802
	.byte	20,2,35,44,0,10
	.word	148557
	.byte	29
	.byte	'Ifx_GTM_CDTM_DTM',0,8,147,78,3
	.word	148736
	.byte	15,128,3
	.word	148557
	.byte	16,5,0,10
	.word	148767
	.byte	15,128,5
	.word	485
	.byte	16,255,4,0,11
	.byte	'_Ifx_GTM_CDTM',0,8,162,78,25,128,8,14
	.byte	'DTM',0
	.word	148777
	.byte	128,3,2,35,0,14
	.byte	'reserved_180',0
	.word	148782
	.byte	128,5,3,35,128,3,0,10
	.word	148793
	.byte	29
	.byte	'Ifx_GTM_CDTM',0,8,166,78,3
	.word	148853
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_IRQ',0,8,181,78,25,16,14
	.byte	'NOTIFY',0
	.word	113374
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	113151
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	113223
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	113300
	.byte	4,2,35,12,0,10
	.word	148880
	.byte	29
	.byte	'Ifx_GTM_ATOM_CH_IRQ',0,8,187,78,3
	.word	148967
	.byte	13,8,205,78,8,4,14
	.byte	'CTRL',0
	.word	113081
	.byte	4,2,35,0,14
	.byte	'SOMB',0
	.word	113522
	.byte	4,2,35,0,14
	.byte	'SOMC',0
	.word	113592
	.byte	4,2,35,0,14
	.byte	'SOMI',0
	.word	113662
	.byte	4,2,35,0,14
	.byte	'SOMP',0
	.word	113732
	.byte	4,2,35,0,14
	.byte	'SOMS',0
	.word	113802
	.byte	4,2,35,0,0,10
	.word	148880
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH',0,8,202,78,25,48,14
	.byte	'RDADDR',0
	.word	113450
	.byte	4,2,35,0,31
	.word	149001
	.byte	4,2,35,4,14
	.byte	'SR0',0
	.word	113872
	.byte	4,2,35,8,14
	.byte	'SR1',0
	.word	113941
	.byte	4,2,35,12,14
	.byte	'CM0',0
	.word	112874
	.byte	4,2,35,16,14
	.byte	'CM1',0
	.word	112943
	.byte	4,2,35,20,14
	.byte	'CN0',0
	.word	113012
	.byte	4,2,35,24,14
	.byte	'STAT',0
	.word	114010
	.byte	4,2,35,28,14
	.byte	'IRQ',0
	.word	149092
	.byte	16,2,35,32,0,10
	.word	149097
	.byte	29
	.byte	'Ifx_GTM_ATOM_CH',0,8,221,78,3
	.word	149238
	.byte	15,32
	.word	485
	.byte	16,31,0,11
	.byte	'_Ifx_GTM_ATOM_AGC',0,8,236,78,25,64,14
	.byte	'GLB_CTRL',0
	.word	112570
	.byte	4,2,35,0,14
	.byte	'ENDIS_CTRL',0
	.word	112340
	.byte	4,2,35,4,14
	.byte	'ENDIS_STAT',0
	.word	112417
	.byte	4,2,35,8,14
	.byte	'ACT_TB',0
	.word	112267
	.byte	4,2,35,12,14
	.byte	'OUTEN_CTRL',0
	.word	112720
	.byte	4,2,35,16,14
	.byte	'OUTEN_STAT',0
	.word	112797
	.byte	4,2,35,20,14
	.byte	'FUPD_CTRL',0
	.word	112494
	.byte	4,2,35,24,14
	.byte	'INT_TRIG',0
	.word	112645
	.byte	4,2,35,28,14
	.byte	'reserved_20',0
	.word	149268
	.byte	32,2,35,32,0,10
	.word	149277
	.byte	29
	.byte	'Ifx_GTM_ATOM_AGC',0,8,247,78,3
	.word	149474
	.byte	10
	.word	149097
	.byte	15,16
	.word	485
	.byte	16,15,0,10
	.word	149277
	.byte	10
	.word	149097
	.byte	10
	.word	149097
	.byte	10
	.word	149097
	.byte	10
	.word	149097
	.byte	10
	.word	149097
	.byte	10
	.word	149097
	.byte	10
	.word	149097
	.byte	15,208,8
	.word	485
	.byte	16,207,8,0,11
	.byte	'_Ifx_GTM_ATOM',0,8,134,79,25,128,16,14
	.byte	'CH0',0
	.word	149505
	.byte	48,2,35,0,14
	.byte	'reserved_30',0
	.word	149510
	.byte	16,2,35,48,14
	.byte	'AGC',0
	.word	149519
	.byte	64,2,35,64,14
	.byte	'CH1',0
	.word	149524
	.byte	48,3,35,128,1,14
	.byte	'reserved_B0',0
	.word	147965
	.byte	80,3,35,176,1,14
	.byte	'CH2',0
	.word	149529
	.byte	48,3,35,128,2,14
	.byte	'reserved_130',0
	.word	147965
	.byte	80,3,35,176,2,14
	.byte	'CH3',0
	.word	149534
	.byte	48,3,35,128,3,14
	.byte	'reserved_1B0',0
	.word	147965
	.byte	80,3,35,176,3,14
	.byte	'CH4',0
	.word	149539
	.byte	48,3,35,128,4,14
	.byte	'reserved_230',0
	.word	147965
	.byte	80,3,35,176,4,14
	.byte	'CH5',0
	.word	149544
	.byte	48,3,35,128,5,14
	.byte	'reserved_2B0',0
	.word	147965
	.byte	80,3,35,176,5,14
	.byte	'CH6',0
	.word	149549
	.byte	48,3,35,128,6,14
	.byte	'reserved_330',0
	.word	147965
	.byte	80,3,35,176,6,14
	.byte	'CH7',0
	.word	149554
	.byte	48,3,35,128,7,14
	.byte	'reserved_3B0',0
	.word	149559
	.byte	208,8,3,35,176,7,0,10
	.word	149570
	.byte	29
	.byte	'Ifx_GTM_ATOM',0,8,153,79,3
	.word	149898
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_IRQ',0,8,168,79,25,16,14
	.byte	'NOTIFY',0
	.word	130036
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	129816
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	129887
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	129963
	.byte	4,2,35,12,0,10
	.word	149925
	.byte	29
	.byte	'Ifx_GTM_MCS_CH_IRQ',0,8,174,79,3
	.word	150011
	.byte	15,32
	.word	130246
	.byte	16,7,0,10
	.word	149925
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH',0,8,189,79,25,88,14
	.byte	'R',0
	.word	150044
	.byte	32,2,35,0,14
	.byte	'CTRL',0
	.word	129675
	.byte	4,2,35,32,14
	.byte	'ACB',0
	.word	129538
	.byte	4,2,35,36,14
	.byte	'CTRG',0
	.word	129606
	.byte	4,2,35,40,14
	.byte	'STRG',0
	.word	130312
	.byte	4,2,35,44,14
	.byte	'reserved_30',0
	.word	3691
	.byte	12,2,35,48,14
	.byte	'MHB',0
	.word	130111
	.byte	4,2,35,60,14
	.byte	'PC',0
	.word	130179
	.byte	4,2,35,64,14
	.byte	'IRQ',0
	.word	150053
	.byte	16,2,35,68,14
	.byte	'EIRQ_EN',0
	.word	129744
	.byte	4,2,35,84,0,10
	.word	150058
	.byte	29
	.byte	'Ifx_GTM_MCS_CH',0,8,201,79,3
	.word	150223
	.byte	10
	.word	150058
	.byte	10
	.word	150058
	.byte	15,40
	.word	485
	.byte	16,39,0,10
	.word	150058
	.byte	10
	.word	150058
	.byte	10
	.word	150058
	.byte	10
	.word	150058
	.byte	10
	.word	150058
	.byte	10
	.word	150058
	.byte	15,168,24
	.word	485
	.byte	16,167,24,0,11
	.byte	'_Ifx_GTM_MCS',0,8,216,79,25,128,32,14
	.byte	'CH0',0
	.word	150252
	.byte	88,2,35,0,14
	.byte	'reserved_58',0
	.word	3351
	.byte	8,2,35,88,14
	.byte	'REG_PROT',0
	.word	130582
	.byte	4,2,35,96,14
	.byte	'CTRL_STAT',0
	.word	130381
	.byte	4,2,35,100,14
	.byte	'RESET',0
	.word	130652
	.byte	4,2,35,104,14
	.byte	'CAT',0
	.word	129473
	.byte	4,2,35,108,14
	.byte	'CWT',0
	.word	130452
	.byte	4,2,35,112,14
	.byte	'reserved_74',0
	.word	3351
	.byte	8,2,35,116,14
	.byte	'ERR',0
	.word	130517
	.byte	4,2,35,124,14
	.byte	'CH1',0
	.word	150257
	.byte	88,3,35,128,1,14
	.byte	'reserved_D8',0
	.word	150262
	.byte	40,3,35,216,1,14
	.byte	'CH2',0
	.word	150271
	.byte	88,3,35,128,2,14
	.byte	'reserved_158',0
	.word	150262
	.byte	40,3,35,216,2,14
	.byte	'CH3',0
	.word	150276
	.byte	88,3,35,128,3,14
	.byte	'reserved_1D8',0
	.word	150262
	.byte	40,3,35,216,3,14
	.byte	'CH4',0
	.word	150281
	.byte	88,3,35,128,4,14
	.byte	'reserved_258',0
	.word	150262
	.byte	40,3,35,216,4,14
	.byte	'CH5',0
	.word	150286
	.byte	88,3,35,128,5,14
	.byte	'reserved_2D8',0
	.word	150262
	.byte	40,3,35,216,5,14
	.byte	'CH6',0
	.word	150291
	.byte	88,3,35,128,6,14
	.byte	'reserved_358',0
	.word	150262
	.byte	40,3,35,216,6,14
	.byte	'CH7',0
	.word	150296
	.byte	88,3,35,128,7,14
	.byte	'reserved_3D8',0
	.word	150301
	.byte	168,24,3,35,216,7,0,10
	.word	150312
	.byte	29
	.byte	'Ifx_GTM_MCS',0,8,241,79,3
	.word	150738
	.byte	10
	.word	137999
	.byte	10
	.word	138104
	.byte	10
	.word	138207
	.byte	15,24
	.word	126753
	.byte	16,5,0,10
	.word	138289
	.byte	15,76
	.word	485
	.byte	16,75,0,10
	.word	138434
	.byte	15,84
	.word	485
	.byte	16,83,0,10
	.word	138811
	.byte	10
	.word	139030
	.byte	15,104
	.word	485
	.byte	16,103,0,10
	.word	139451
	.byte	10
	.word	140055
	.byte	15,176,1
	.word	485
	.byte	16,175,1,0,10
	.word	140445
	.byte	10
	.word	141326
	.byte	15,128,2
	.word	141524
	.byte	16,1,0,10
	.word	150866
	.byte	15,128,12
	.word	485
	.byte	16,255,11,0,15,60
	.word	485
	.byte	16,59,0,15,188,1
	.word	485
	.byte	16,187,1,0,15,128,96
	.word	142189
	.byte	16,5,0,10
	.word	150912
	.byte	15,128,128,1
	.word	485
	.byte	16,255,127,0,15,128,48
	.word	142948
	.byte	16,2,0,10
	.word	150939
	.byte	15,128,208,3
	.word	485
	.byte	16,255,207,3,0,15,128,128,1
	.word	144389
	.byte	16,0,0,10
	.word	150967
	.byte	15,128,128,3
	.word	485
	.byte	16,255,255,2,0,10
	.word	144861
	.byte	15,128,250,27
	.word	485
	.byte	16,255,249,27,0,10
	.word	147383
	.byte	15,24
	.word	135099
	.byte	16,5,0,15,76
	.word	137869
	.byte	16,18,0,15,24
	.word	126349
	.byte	16,5,0,15,32
	.word	147565
	.byte	16,3,0,10
	.word	151046
	.byte	15,40
	.word	147652
	.byte	16,4,0,10
	.word	151060
	.byte	15,20
	.word	137934
	.byte	16,4,0,15,20
	.word	128664
	.byte	16,4,0,15,20
	.word	117790
	.byte	16,4,0,10
	.word	147988
	.byte	15,36
	.word	485
	.byte	16,35,0,15,156,192,16
	.word	485
	.byte	16,155,192,16,0,15,128,24
	.word	148191
	.byte	16,5,0,10
	.word	151128
	.byte	15,128,40
	.word	485
	.byte	16,255,39,0,15,128,40
	.word	148793
	.byte	16,4,0,10
	.word	151154
	.byte	15,128,88
	.word	485
	.byte	16,255,87,0,15,128,96
	.word	149570
	.byte	16,5,0,10
	.word	151180
	.byte	15,128,160,1
	.word	485
	.byte	16,255,159,1,0,15,128,160,1
	.word	150312
	.byte	16,4,0,10
	.word	151208
	.byte	15,128,224,2
	.word	485
	.byte	16,255,223,2,0,11
	.byte	'_Ifx_GTM',0,8,128,80,25,128,128,64,14
	.byte	'REV',0
	.word	133296
	.byte	4,2,35,0,14
	.byte	'RST',0
	.word	133357
	.byte	4,2,35,4,14
	.byte	'CTRL',0
	.word	117728
	.byte	4,2,35,8,14
	.byte	'AEI_ADDR_XPT',0
	.word	110549
	.byte	4,2,35,12,14
	.byte	'IRQ',0
	.word	150764
	.byte	16,2,35,16,14
	.byte	'EIRQ_EN',0
	.word	126688
	.byte	4,2,35,32,14
	.byte	'HW_CONF',0
	.word	126821
	.byte	4,2,35,36,14
	.byte	'CFG',0
	.word	116490
	.byte	4,2,35,40,14
	.byte	'AEI_STA_XPT',0
	.word	110619
	.byte	4,2,35,44,14
	.byte	'BRIDGE',0
	.word	150769
	.byte	12,2,35,48,14
	.byte	'MCS_AEM_DIS',0
	.word	129404
	.byte	4,2,35,60,14
	.byte	'AUX_IN_SRC',0
	.word	150774
	.byte	24,2,35,64,14
	.byte	'reserved_58',0
	.word	1531
	.byte	4,2,35,88,14
	.byte	'EXT_CAP_EN',0
	.word	150779
	.byte	24,2,35,92,14
	.byte	'reserved_74',0
	.word	3691
	.byte	12,2,35,116,14
	.byte	'OUT',0
	.word	150788
	.byte	48,3,35,128,1,14
	.byte	'CLS_CLK_CFG',0
	.word	116612
	.byte	4,3,35,176,1,14
	.byte	'reserved_B4',0
	.word	150793
	.byte	76,3,35,180,1,14
	.byte	'TBU',0
	.word	150802
	.byte	44,3,35,128,2,14
	.byte	'reserved_12C',0
	.word	150807
	.byte	84,3,35,172,2,14
	.byte	'MON',0
	.word	150816
	.byte	52,3,35,128,3,14
	.byte	'reserved_1B4',0
	.word	150793
	.byte	76,3,35,180,3,14
	.byte	'CMP',0
	.word	150821
	.byte	24,3,35,128,4,14
	.byte	'reserved_218',0
	.word	150826
	.byte	104,3,35,152,4,14
	.byte	'ARU',0
	.word	150835
	.byte	128,1,3,35,128,5,14
	.byte	'CMU',0
	.word	150840
	.byte	80,3,35,128,6,14
	.byte	'reserved_350',0
	.word	150845
	.byte	176,1,3,35,208,6,14
	.byte	'BRC',0
	.word	150856
	.byte	120,3,35,128,8,14
	.byte	'reserved_478',0
	.word	148180
	.byte	136,3,3,35,248,8,14
	.byte	'ICM',0
	.word	150861
	.byte	172,3,3,35,128,12,14
	.byte	'reserved_7AC',0
	.word	150807
	.byte	84,3,35,172,15,14
	.byte	'SPE',0
	.word	150876
	.byte	128,2,3,35,128,16,14
	.byte	'reserved_900',0
	.word	150881
	.byte	128,12,3,35,128,18,14
	.byte	'MAP_CTRL',0
	.word	129065
	.byte	4,3,35,128,30,14
	.byte	'reserved_F04',0
	.word	150892
	.byte	60,3,35,132,30,14
	.byte	'MCFG_CTRL',0
	.word	129131
	.byte	4,3,35,192,30,14
	.byte	'reserved_F44',0
	.word	150901
	.byte	188,1,3,35,196,30,14
	.byte	'TIM',0
	.word	150922
	.byte	128,96,3,35,128,32,14
	.byte	'reserved_4000',0
	.word	150927
	.byte	128,128,1,4,35,128,128,1,14
	.byte	'TOM',0
	.word	150949
	.byte	128,48,4,35,128,128,2,14
	.byte	'reserved_9800',0
	.word	150954
	.byte	128,208,3,4,35,128,176,2,14
	.byte	'PSM',0
	.word	150978
	.byte	128,128,1,4,35,128,128,6,14
	.byte	'reserved_1C000',0
	.word	150983
	.byte	128,128,3,4,35,128,128,7,14
	.byte	'DPLL',0
	.word	150996
	.byte	128,128,2,4,35,128,128,10,14
	.byte	'reserved_30000',0
	.word	151001
	.byte	128,250,27,4,35,128,128,12,14
	.byte	'CLC',0
	.word	116551
	.byte	4,4,35,128,250,39,14
	.byte	'RESET_CLR',0
	.word	133229
	.byte	4,4,35,132,250,39,14
	.byte	'RESET1',0
	.word	133101
	.byte	4,4,35,136,250,39,14
	.byte	'RESET2',0
	.word	133165
	.byte	4,4,35,140,250,39,14
	.byte	'ACCEN0',0
	.word	110281
	.byte	4,4,35,144,250,39,14
	.byte	'ACCEN1',0
	.word	110345
	.byte	4,4,35,148,250,39,14
	.byte	'OCDS',0
	.word	151014
	.byte	36,4,35,152,250,39,14
	.byte	'reserved_9FD3C',0
	.word	1531
	.byte	4,4,35,188,250,39,14
	.byte	'TIMINSEL',0
	.word	151019
	.byte	24,4,35,192,250,39,14
	.byte	'reserved_9FD58',0
	.word	3351
	.byte	8,4,35,216,250,39,14
	.byte	'TOUTSEL',0
	.word	151028
	.byte	76,4,35,224,250,39,14
	.byte	'reserved_9FDAC',0
	.word	150807
	.byte	84,4,35,172,251,39,14
	.byte	'DSADCINSEL',0
	.word	151037
	.byte	24,4,35,128,252,39,14
	.byte	'reserved_9FE18',0
	.word	3351
	.byte	8,4,35,152,252,39,14
	.byte	'DSADC',0
	.word	151055
	.byte	32,4,35,160,252,39,14
	.byte	'ADCTRIG',0
	.word	151069
	.byte	40,4,35,192,252,39,14
	.byte	'reserved_9FE68',0
	.word	3351
	.byte	8,4,35,232,252,39,14
	.byte	'DXOUTCON',0
	.word	126622
	.byte	4,4,35,240,252,39,14
	.byte	'TRIGOUT',0
	.word	151074
	.byte	20,4,35,244,252,39,14
	.byte	'reserved_9FE88',0
	.word	138802
	.byte	20,4,35,136,253,39,14
	.byte	'INTOUT',0
	.word	151083
	.byte	20,4,35,156,253,39,14
	.byte	'reserved_9FEB0',0
	.word	138802
	.byte	20,4,35,176,253,39,14
	.byte	'MCSTRIGOUTSEL',0
	.word	129333
	.byte	4,4,35,196,253,39,14
	.byte	'MCSINTSTAT',0
	.word	129265
	.byte	4,4,35,200,253,39,14
	.byte	'MCSINTCLR',0
	.word	129198
	.byte	4,4,35,204,253,39,14
	.byte	'DXINCON',0
	.word	126557
	.byte	4,4,35,208,253,39,14
	.byte	'DATAIN',0
	.word	151092
	.byte	20,4,35,212,253,39,14
	.byte	'reserved_9FEE8',0
	.word	2722
	.byte	24,4,35,232,253,39,14
	.byte	'MSC',0
	.word	151101
	.byte	168,1,4,35,128,254,39,14
	.byte	'reserved_9FFA8',0
	.word	151106
	.byte	36,4,35,168,255,39,14
	.byte	'PSI5OUTSEL',0
	.word	132251
	.byte	4,4,35,204,255,39,14
	.byte	'PSI5SOUTSEL',0
	.word	132319
	.byte	4,4,35,208,255,39,14
	.byte	'LCDCDCOUTSEL',0
	.word	128995
	.byte	4,4,35,212,255,39,14
	.byte	'DTMAUXINSEL',0
	.word	126488
	.byte	4,4,35,216,255,39,14
	.byte	'CANOUTSEL0',0
	.word	114916
	.byte	4,4,35,220,255,39,14
	.byte	'CANOUTSEL1',0
	.word	114984
	.byte	4,4,35,224,255,39,14
	.byte	'reserved_9FFE4',0
	.word	151115
	.byte	156,192,16,4,35,228,255,39,14
	.byte	'CCM',0
	.word	151138
	.byte	128,24,4,35,128,192,56,14
	.byte	'reserved_E2C00',0
	.word	151143
	.byte	128,40,4,35,128,216,56,14
	.byte	'CDTM',0
	.word	151164
	.byte	128,40,4,35,128,128,57,14
	.byte	'reserved_E5400',0
	.word	151169
	.byte	128,88,4,35,128,168,57,14
	.byte	'ATOM',0
	.word	151190
	.byte	128,96,4,35,128,128,58,14
	.byte	'reserved_EB000',0
	.word	151195
	.byte	128,160,1,4,35,128,224,58,14
	.byte	'MCS',0
	.word	151219
	.byte	128,160,1,4,35,128,128,60,14
	.byte	'reserved_F5000',0
	.word	151224
	.byte	128,224,2,4,35,128,160,61,0,10
	.word	151237
	.byte	29
	.byte	'Ifx_GTM',0,8,220,80,3
	.word	153090
	.byte	29
	.byte	'Ifx_P_ACCEN0_Bits',0,4,102,3
	.word	6879
	.byte	29
	.byte	'Ifx_P_ACCEN1_Bits',0,4,108,3
	.word	6792
	.byte	29
	.byte	'Ifx_P_ESR_Bits',0,4,130,1,3
	.word	3360
	.byte	29
	.byte	'Ifx_P_ID_Bits',0,4,138,1,3
	.word	1411
	.byte	29
	.byte	'Ifx_P_IN_Bits',0,4,160,1,3
	.word	2407
	.byte	29
	.byte	'Ifx_P_IOCR0_Bits',0,4,173,1,3
	.word	1540
	.byte	29
	.byte	'Ifx_P_IOCR12_Bits',0,4,186,1,3
	.word	2187
	.byte	29
	.byte	'Ifx_P_IOCR4_Bits',0,4,199,1,3
	.word	1755
	.byte	29
	.byte	'Ifx_P_IOCR8_Bits',0,4,212,1,3
	.word	1970
	.byte	29
	.byte	'Ifx_P_LPCR_Bits',0,4,231,1,3
	.word	6454
	.byte	29
	.byte	'Ifx_P_OMCR_Bits',0,4,253,1,3
	.word	6106
	.byte	29
	.byte	'Ifx_P_OMCR0_Bits',0,4,136,2,3
	.word	5093
	.byte	29
	.byte	'Ifx_P_OMCR12_Bits',0,4,146,2,3
	.word	5617
	.byte	29
	.byte	'Ifx_P_OMCR4_Bits',0,4,157,2,3
	.word	5267
	.byte	29
	.byte	'Ifx_P_OMCR8_Bits',0,4,168,2,3
	.word	5441
	.byte	29
	.byte	'Ifx_P_OMR_Bits',0,4,205,2,3
	.word	840
	.byte	29
	.byte	'Ifx_P_OMSR_Bits',0,4,227,2,3
	.word	5773
	.byte	29
	.byte	'Ifx_P_OMSR0_Bits',0,4,237,2,3
	.word	4430
	.byte	29
	.byte	'Ifx_P_OMSR12_Bits',0,4,248,2,3
	.word	4918
	.byte	29
	.byte	'Ifx_P_OMSR4_Bits',0,4,131,3,3
	.word	4577
	.byte	29
	.byte	'Ifx_P_OMSR8_Bits',0,4,142,3,3
	.word	4746
	.byte	29
	.byte	'Ifx_P_OUT_Bits',0,4,164,3,3
	.word	524
	.byte	29
	.byte	'Ifx_P_PCSR_Bits',0,4,187,3,3
	.word	4066
	.byte	29
	.byte	'Ifx_P_PDISC_Bits',0,4,209,3,3
	.word	3700
	.byte	29
	.byte	'Ifx_P_PDR0_Bits',0,4,230,3,3
	.word	2731
	.byte	29
	.byte	'Ifx_P_PDR1_Bits',0,4,251,3,3
	.word	3035
	.byte	29
	.byte	'Ifx_P_ACCEN0',0,4,136,4,3
	.word	7406
	.byte	29
	.byte	'Ifx_P_ACCEN1',0,4,144,4,3
	.word	6839
	.byte	29
	.byte	'Ifx_P_ESR',0,4,152,4,3
	.word	3651
	.byte	29
	.byte	'Ifx_P_ID',0,4,160,4,3
	.word	1491
	.byte	29
	.byte	'Ifx_P_IN',0,4,168,4,3
	.word	2682
	.byte	29
	.byte	'Ifx_P_IOCR0',0,4,176,4,3
	.word	1715
	.byte	29
	.byte	'Ifx_P_IOCR12',0,4,184,4,3
	.word	2367
	.byte	29
	.byte	'Ifx_P_IOCR4',0,4,192,4,3
	.word	1930
	.byte	29
	.byte	'Ifx_P_IOCR8',0,4,200,4,3
	.word	2147
	.byte	29
	.byte	'Ifx_P_LPCR',0,4,208,4,3
	.word	6734
	.byte	29
	.byte	'Ifx_P_OMCR',0,4,216,4,3
	.word	6414
	.byte	29
	.byte	'Ifx_P_OMCR0',0,4,224,4,3
	.word	5227
	.byte	29
	.byte	'Ifx_P_OMCR12',0,4,232,4,3
	.word	5733
	.byte	29
	.byte	'Ifx_P_OMCR4',0,4,240,4,3
	.word	5401
	.byte	29
	.byte	'Ifx_P_OMCR8',0,4,248,4,3
	.word	5577
	.byte	29
	.byte	'Ifx_P_OMR',0,4,128,5,3
	.word	1371
	.byte	29
	.byte	'Ifx_P_OMSR',0,4,136,5,3
	.word	6066
	.byte	29
	.byte	'Ifx_P_OMSR0',0,4,144,5,3
	.word	4537
	.byte	29
	.byte	'Ifx_P_OMSR12',0,4,152,5,3
	.word	5053
	.byte	29
	.byte	'Ifx_P_OMSR4',0,4,160,5,3
	.word	4706
	.byte	29
	.byte	'Ifx_P_OMSR8',0,4,168,5,3
	.word	4878
	.byte	29
	.byte	'Ifx_P_OUT',0,4,176,5,3
	.word	800
	.byte	29
	.byte	'Ifx_P_PCSR',0,4,184,5,3
	.word	4390
	.byte	29
	.byte	'Ifx_P_PDISC',0,4,192,5,3
	.word	4026
	.byte	29
	.byte	'Ifx_P_PDR0',0,4,200,5,3
	.word	2995
	.byte	29
	.byte	'Ifx_P_PDR1',0,4,208,5,3
	.word	3311
	.byte	10
	.word	7446
	.byte	29
	.byte	'Ifx_P',0,4,128,6,3
	.word	154306
	.byte	17,14,254,9,9,1,18
	.byte	'IfxScu_WDTCON1_IR_divBy16384',0,0,18
	.byte	'IfxScu_WDTCON1_IR_divBy256',0,1,18
	.byte	'IfxScu_WDTCON1_IR_divBy64',0,2,0,29
	.byte	'IfxScu_WDTCON1_IR',0,14,131,10,3
	.word	154326
	.byte	11
	.byte	'_Ifx_SCU_ACCEN00_Bits',0,15,68,16,4,12
	.byte	'EN0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	485
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	485
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	485
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	485
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	485
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	485
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	485
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	485
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	485
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	485
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	485
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	485
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	485
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	485
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	485
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	485
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	485
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_ACCEN00_Bits',0,15,102,3
	.word	154448
	.byte	11
	.byte	'_Ifx_SCU_ACCEN01_Bits',0,15,105,16,4,12
	.byte	'reserved_0',0,4
	.word	288
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN01_Bits',0,15,108,3
	.word	155007
	.byte	11
	.byte	'_Ifx_SCU_ACCEN10_Bits',0,15,111,16,4,12
	.byte	'EN0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	485
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	485
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	485
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	485
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	485
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	485
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	485
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	485
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	485
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	485
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	485
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	485
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	485
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	485
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	485
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	485
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	485
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_ACCEN10_Bits',0,15,145,1,3
	.word	155086
	.byte	11
	.byte	'_Ifx_SCU_ACCEN11_Bits',0,15,148,1,16,4,12
	.byte	'reserved_0',0,4
	.word	288
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN11_Bits',0,15,151,1,3
	.word	155646
	.byte	11
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,15,154,1,16,4,12
	.byte	'STM0DIS',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'STM1DIS',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'STM2DIS',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	485
	.byte	2,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	288
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,15,164,1,3
	.word	155727
	.byte	11
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,15,167,1,16,4,12
	.byte	'STMDIV',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'GTMDIV',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'SRIDIV',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'LPDIV',0,1
	.word	485
	.byte	3,1,2,35,1,12
	.byte	'reserved_15',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'SPBDIV',0,1
	.word	485
	.byte	4,4,2,35,2,12
	.byte	'BBBDIV',0,1
	.word	485
	.byte	4,0,2,35,2,12
	.byte	'FSIDIV',0,1
	.word	485
	.byte	2,6,2,35,3,12
	.byte	'FSI2DIV',0,1
	.word	485
	.byte	2,4,2,35,3,12
	.byte	'CLKSEL',0,1
	.word	485
	.byte	2,2,2,35,3,12
	.byte	'UP',0,1
	.word	485
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	485
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON0_Bits',0,15,181,1,3
	.word	155953
	.byte	11
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,15,184,1,16,4,12
	.byte	'MCANDIV',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'CLKSELMCAN',0,1
	.word	485
	.byte	2,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'PLL1DIVDIS',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'I2CDIV',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'reserved_12',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'MSCDIV',0,1
	.word	485
	.byte	4,4,2,35,2,12
	.byte	'CLKSELMSC',0,1
	.word	485
	.byte	2,2,2,35,2,12
	.byte	'reserved_22',0,1
	.word	485
	.byte	2,0,2,35,2,12
	.byte	'QSPIDIV',0,1
	.word	485
	.byte	4,4,2,35,3,12
	.byte	'CLKSELQSPI',0,1
	.word	485
	.byte	2,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	485
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	485
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON1_Bits',0,15,199,1,3
	.word	156226
	.byte	11
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,15,202,1,16,4,12
	.byte	'ASCLINFDIV',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'ASCLINSDIV',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'CLKSELASCLINS',0,1
	.word	485
	.byte	2,2,2,35,1,12
	.byte	'reserved_14',0,4
	.word	288
	.byte	10,8,2,35,0,12
	.byte	'reserved_24',0,1
	.word	485
	.byte	1,7,2,35,3,12
	.byte	'ERAYPERON',0,1
	.word	485
	.byte	1,6,2,35,3,12
	.byte	'reserved_26',0,1
	.word	485
	.byte	1,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	485
	.byte	4,1,2,35,3,12
	.byte	'LCK',0,1
	.word	485
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON2_Bits',0,15,214,1,3
	.word	156552
	.byte	11
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,15,217,1,16,4,12
	.byte	'PLL0MONEN',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'PLL1MONEN',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'PLL2MONEN',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'SPBMONEN',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'BACKMONEN',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	485
	.byte	3,0,2,35,0,12
	.byte	'PLL0MONTST',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'PLL1MONTST',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'PLL2MONTST',0,1
	.word	485
	.byte	1,5,2,35,1,12
	.byte	'SPBMONTST',0,1
	.word	485
	.byte	1,4,2,35,1,12
	.byte	'BACKMONTST',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'reserved_13',0,4
	.word	288
	.byte	11,8,2,35,0,12
	.byte	'reserved_24',0,1
	.word	485
	.byte	6,2,2,35,3,12
	.byte	'UP',0,1
	.word	485
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	485
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON3_Bits',0,15,234,1,3
	.word	156830
	.byte	11
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,15,237,1,16,4,12
	.byte	'LOTHR',0,2
	.word	502
	.byte	12,4,2,35,0,12
	.byte	'UPTHR',0,4
	.word	288
	.byte	12,8,2,35,0,12
	.byte	'MONEN',0,1
	.word	485
	.byte	1,7,2,35,3,12
	.byte	'MONTST',0,1
	.word	485
	.byte	1,6,2,35,3,12
	.byte	'reserved_26',0,1
	.word	485
	.byte	4,2,2,35,3,12
	.byte	'UP',0,1
	.word	485
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	485
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON4_Bits',0,15,246,1,3
	.word	157199
	.byte	11
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,15,249,1,16,4,12
	.byte	'GETHDIV',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'MCANHDIV',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'reserved_12',0,4
	.word	288
	.byte	18,2,2,35,0,12
	.byte	'UP',0,1
	.word	485
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	485
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON5_Bits',0,15,129,2,3
	.word	157379
	.byte	11
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,15,132,2,16,4,12
	.byte	'CPU0DIV',0,1
	.word	485
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	288
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON6_Bits',0,15,136,2,3
	.word	157551
	.byte	11
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,15,139,2,16,4,12
	.byte	'CPU1DIV',0,1
	.word	485
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	288
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON7_Bits',0,15,143,2,3
	.word	157651
	.byte	11
	.byte	'_Ifx_SCU_CCUCON8_Bits',0,15,146,2,16,4,12
	.byte	'CPU2DIV',0,1
	.word	485
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	288
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON8_Bits',0,15,150,2,3
	.word	157751
	.byte	11
	.byte	'_Ifx_SCU_CHIPID_Bits',0,15,153,2,16,4,12
	.byte	'CHREV',0,1
	.word	485
	.byte	6,2,2,35,0,12
	.byte	'CHTEC',0,1
	.word	485
	.byte	2,0,2,35,0,12
	.byte	'CHPK',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'CHID',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'EEA',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'UCODE',0,1
	.word	485
	.byte	7,0,2,35,2,12
	.byte	'FSIZE',0,1
	.word	485
	.byte	4,4,2,35,3,12
	.byte	'VART',0,1
	.word	485
	.byte	3,1,2,35,3,12
	.byte	'SEC',0,1
	.word	485
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CHIPID_Bits',0,15,164,2,3
	.word	157851
	.byte	11
	.byte	'_Ifx_SCU_DTSCLIM_Bits',0,15,167,2,16,4,12
	.byte	'LOWER',0,2
	.word	502
	.byte	12,4,2,35,0,12
	.byte	'reserved_12',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'BGPOK',0,1
	.word	485
	.byte	1,2,2,35,1,12
	.byte	'EN',0,1
	.word	485
	.byte	1,1,2,35,1,12
	.byte	'LLU',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'UPPER',0,2
	.word	502
	.byte	12,4,2,35,2,12
	.byte	'INTEN',0,1
	.word	485
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	485
	.byte	1,2,2,35,3,12
	.byte	'INT',0,1
	.word	485
	.byte	1,1,2,35,3,12
	.byte	'UOF',0,1
	.word	485
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_DTSCLIM_Bits',0,15,179,2,3
	.word	158054
	.byte	11
	.byte	'_Ifx_SCU_DTSCSTAT_Bits',0,15,182,2,16,4,12
	.byte	'RESULT',0,2
	.word	502
	.byte	12,4,2,35,0,12
	.byte	'reserved_12',0,4
	.word	288
	.byte	20,0,2,35,0,0,29
	.byte	'Ifx_SCU_DTSCSTAT_Bits',0,15,186,2,3
	.word	158286
	.byte	11
	.byte	'_Ifx_SCU_EICON0_Bits',0,15,189,2,16,4,12
	.byte	'reserved_0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'ENDINIT',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'EPW',0,4
	.word	8589
	.byte	14,16,2,35,0,12
	.byte	'REL',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_SCU_EICON0_Bits',0,15,195,2,3
	.word	158388
	.byte	11
	.byte	'_Ifx_SCU_EICON1_Bits',0,15,198,2,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'IR0',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'DR',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'IR1',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	288
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_EICON1_Bits',0,15,207,2,3
	.word	158516
	.byte	11
	.byte	'_Ifx_SCU_EICR_Bits',0,15,210,2,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'EXIS0',0,1
	.word	485
	.byte	3,1,2,35,0,12
	.byte	'reserved_7',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'FEN0',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'REN0',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'LDEN0',0,1
	.word	485
	.byte	1,5,2,35,1,12
	.byte	'EIEN0',0,1
	.word	485
	.byte	1,4,2,35,1,12
	.byte	'INP0',0,1
	.word	485
	.byte	3,1,2,35,1,12
	.byte	'reserved_15',0,4
	.word	288
	.byte	5,12,2,35,0,12
	.byte	'EXIS1',0,1
	.word	485
	.byte	3,1,2,35,2,12
	.byte	'reserved_23',0,1
	.word	485
	.byte	1,0,2,35,2,12
	.byte	'FEN1',0,1
	.word	485
	.byte	1,7,2,35,3,12
	.byte	'REN1',0,1
	.word	485
	.byte	1,6,2,35,3,12
	.byte	'LDEN1',0,1
	.word	485
	.byte	1,5,2,35,3,12
	.byte	'EIEN1',0,1
	.word	485
	.byte	1,4,2,35,3,12
	.byte	'INP1',0,1
	.word	485
	.byte	3,1,2,35,3,12
	.byte	'reserved_31',0,1
	.word	485
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EICR_Bits',0,15,229,2,3
	.word	158705
	.byte	11
	.byte	'_Ifx_SCU_EIFILT_Bits',0,15,232,2,16,4,12
	.byte	'FILRQ0A',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'FILRQ5A',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'FILRQ2A',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'FILRQ3A',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'FILRQ0C',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'FILRQ1C',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'FILRQ3C',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'FILRQ2C',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'FILRQ4A',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'FILRQ6A',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'FILRQ1A',0,1
	.word	485
	.byte	1,5,2,35,1,12
	.byte	'FILRQ7A',0,1
	.word	485
	.byte	1,4,2,35,1,12
	.byte	'FILRQ6D',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'FILRQ4D',0,1
	.word	485
	.byte	1,2,2,35,1,12
	.byte	'FILRQ2B',0,1
	.word	485
	.byte	1,1,2,35,1,12
	.byte	'FILRQ3B',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'FILRQ7C',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,1
	.word	485
	.byte	7,0,2,35,2,12
	.byte	'FILTDIV',0,1
	.word	485
	.byte	4,4,2,35,3,12
	.byte	'DEPTH',0,1
	.word	485
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_EIFILT_Bits',0,15,254,2,3
	.word	159069
	.byte	11
	.byte	'_Ifx_SCU_EIFR_Bits',0,15,129,3,16,4,12
	.byte	'INTF0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'INTF1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'INTF2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'INTF3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'INTF4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'INTF5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'INTF6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'INTF7',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	288
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_EIFR_Bits',0,15,140,3,3
	.word	159508
	.byte	11
	.byte	'_Ifx_SCU_EISR_Bits',0,15,143,3,16,4,12
	.byte	'AE',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'OE',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'IS0',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'DS',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'TO',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'IS1',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,2
	.word	502
	.byte	10,0,2,35,0,12
	.byte	'TIM',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_EISR_Bits',0,15,153,3,3
	.word	159719
	.byte	11
	.byte	'_Ifx_SCU_EMSR_Bits',0,15,156,3,16,4,12
	.byte	'POL',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'MODE',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'ENON',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'PSEL',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,2
	.word	502
	.byte	12,0,2,35,0,12
	.byte	'EMSF',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'SEMSF',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'reserved_18',0,2
	.word	502
	.byte	14,0,2,35,2,0,29
	.byte	'Ifx_SCU_EMSR_Bits',0,15,166,3,3
	.word	159895
	.byte	11
	.byte	'_Ifx_SCU_EMSSW_Bits',0,15,169,3,16,4,12
	.byte	'reserved_0',0,4
	.word	288
	.byte	24,8,2,35,0,12
	.byte	'EMSFM',0,1
	.word	485
	.byte	2,6,2,35,3,12
	.byte	'SEMSFM',0,1
	.word	485
	.byte	2,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	485
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_EMSSW_Bits',0,15,175,3,3
	.word	160089
	.byte	11
	.byte	'_Ifx_SCU_ESRCFGX_ESRCFGX_Bits',0,15,178,3,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	7,1,2,35,0,12
	.byte	'EDCON',0,2
	.word	502
	.byte	2,7,2,35,0,12
	.byte	'reserved_9',0,4
	.word	288
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_SCU_ESRCFGX_ESRCFGX_Bits',0,15,183,3,3
	.word	160224
	.byte	11
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,15,186,3,16,4,12
	.byte	'ARI',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'ARC',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	288
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_ESROCFG_Bits',0,15,191,3,3
	.word	160360
	.byte	11
	.byte	'_Ifx_SCU_EXTCON_Bits',0,15,194,3,16,4,12
	.byte	'EN0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'SEL0',0,1
	.word	485
	.byte	4,2,2,35,0,12
	.byte	'reserved_6',0,2
	.word	502
	.byte	10,0,2,35,0,12
	.byte	'EN1',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'NSEL',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'SEL1',0,1
	.word	485
	.byte	4,2,2,35,2,12
	.byte	'reserved_22',0,1
	.word	485
	.byte	2,0,2,35,2,12
	.byte	'DIV1',0,1
	.word	485
	.byte	8,0,2,35,3,0,29
	.byte	'Ifx_SCU_EXTCON_Bits',0,15,205,3,3
	.word	160471
	.byte	11
	.byte	'_Ifx_SCU_FDR_Bits',0,15,208,3,16,4,12
	.byte	'STEP',0,2
	.word	502
	.byte	10,6,2,35,0,12
	.byte	'reserved_10',0,1
	.word	485
	.byte	4,2,2,35,1,12
	.byte	'DM',0,1
	.word	485
	.byte	2,0,2,35,1,12
	.byte	'RESULT',0,2
	.word	502
	.byte	10,6,2,35,2,12
	.byte	'reserved_26',0,1
	.word	485
	.byte	5,1,2,35,3,12
	.byte	'DISCLK',0,1
	.word	485
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_FDR_Bits',0,15,216,3,3
	.word	160689
	.byte	11
	.byte	'_Ifx_SCU_FMR_Bits',0,15,219,3,16,4,12
	.byte	'FS0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'FS1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'FS2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'FS3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'FS4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'FS5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'FS6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'FS7',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	485
	.byte	8,0,2,35,1,12
	.byte	'FC0',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'FC1',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'FC2',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'FC3',0,1
	.word	485
	.byte	1,4,2,35,2,12
	.byte	'FC4',0,1
	.word	485
	.byte	1,3,2,35,2,12
	.byte	'FC5',0,1
	.word	485
	.byte	1,2,2,35,2,12
	.byte	'FC6',0,1
	.word	485
	.byte	1,1,2,35,2,12
	.byte	'FC7',0,1
	.word	485
	.byte	1,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	485
	.byte	8,0,2,35,3,0,29
	.byte	'Ifx_SCU_FMR_Bits',0,15,239,3,3
	.word	160852
	.byte	11
	.byte	'_Ifx_SCU_ID_Bits',0,15,242,3,16,4,12
	.byte	'MODREV',0,1
	.word	485
	.byte	8,0,2,35,0,12
	.byte	'MODTYPE',0,1
	.word	485
	.byte	8,0,2,35,1,12
	.byte	'MODNUMBER',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_ID_Bits',0,15,247,3,3
	.word	161188
	.byte	11
	.byte	'_Ifx_SCU_IGCR_Bits',0,15,250,3,16,4,12
	.byte	'IPEN00',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'IPEN01',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'IPEN02',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'IPEN03',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'IPEN04',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'IPEN05',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'IPEN06',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'IPEN07',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	485
	.byte	5,3,2,35,1,12
	.byte	'GEEN0',0,1
	.word	485
	.byte	1,2,2,35,1,12
	.byte	'IGP0',0,1
	.word	485
	.byte	2,0,2,35,1,12
	.byte	'IPEN10',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'IPEN11',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'IPEN12',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'IPEN13',0,1
	.word	485
	.byte	1,4,2,35,2,12
	.byte	'IPEN14',0,1
	.word	485
	.byte	1,3,2,35,2,12
	.byte	'IPEN15',0,1
	.word	485
	.byte	1,2,2,35,2,12
	.byte	'IPEN16',0,1
	.word	485
	.byte	1,1,2,35,2,12
	.byte	'IPEN17',0,1
	.word	485
	.byte	1,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	485
	.byte	5,3,2,35,3,12
	.byte	'GEEN1',0,1
	.word	485
	.byte	1,2,2,35,3,12
	.byte	'IGP1',0,1
	.word	485
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_SCU_IGCR_Bits',0,15,146,4,3
	.word	161295
	.byte	11
	.byte	'_Ifx_SCU_IN_Bits',0,15,149,4,16,4,12
	.byte	'P0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'P1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	288
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_IN_Bits',0,15,154,4,3
	.word	161747
	.byte	11
	.byte	'_Ifx_SCU_IOCR_Bits',0,15,157,4,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'PC0',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'PC1',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_IOCR_Bits',0,15,164,4,3
	.word	161846
	.byte	11
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,15,167,4,16,4,12
	.byte	'LBISTREQ',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'LBISTRES',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'PATTERNS',0,4
	.word	288
	.byte	18,12,2,35,0,12
	.byte	'reserved_20',0,2
	.word	502
	.byte	8,4,2,35,2,12
	.byte	'LBISTDONE',0,1
	.word	485
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	485
	.byte	1,2,2,35,3,12
	.byte	'LBISTERRINJ',0,1
	.word	485
	.byte	1,1,2,35,3,12
	.byte	'LBISTREQRED',0,1
	.word	485
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,15,177,4,3
	.word	161996
	.byte	11
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,15,180,4,16,4,12
	.byte	'SEED',0,4
	.word	288
	.byte	19,13,2,35,0,12
	.byte	'reserved_19',0,1
	.word	485
	.byte	5,0,2,35,2,12
	.byte	'SPLITSH',0,1
	.word	485
	.byte	3,5,2,35,3,12
	.byte	'BODY',0,1
	.word	485
	.byte	1,4,2,35,3,12
	.byte	'LBISTFREQU',0,1
	.word	485
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,15,187,4,3
	.word	162234
	.byte	11
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,15,190,4,16,4,12
	.byte	'LENGTH',0,2
	.word	502
	.byte	12,4,2,35,0,12
	.byte	'reserved_12',0,4
	.word	288
	.byte	20,0,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,15,194,4,3
	.word	162395
	.byte	11
	.byte	'_Ifx_SCU_LBISTCTRL3_Bits',0,15,197,4,16,4,12
	.byte	'SIGNATURE',0,4
	.word	288
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL3_Bits',0,15,200,4,3
	.word	162501
	.byte	11
	.byte	'_Ifx_SCU_LCLCON0_Bits',0,15,203,4,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,2
	.word	502
	.byte	14,1,2,35,0,12
	.byte	'reserved_15',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'LS0',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,2
	.word	502
	.byte	14,1,2,35,2,12
	.byte	'LSEN0',0,1
	.word	485
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_LCLCON0_Bits',0,15,211,4,3
	.word	162587
	.byte	11
	.byte	'_Ifx_SCU_LCLCON1_Bits',0,15,214,4,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,2
	.word	502
	.byte	14,1,2,35,0,12
	.byte	'reserved_15',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'LS1',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,2
	.word	502
	.byte	14,1,2,35,2,12
	.byte	'LSEN1',0,1
	.word	485
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_LCLCON1_Bits',0,15,222,4,3
	.word	162768
	.byte	11
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,15,225,4,16,4,12
	.byte	'LCLT0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'LCLT1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'LCLT2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,2
	.word	502
	.byte	10,0,2,35,0,12
	.byte	'PLCLT0',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'PLCLT1',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'PLCLT2',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	485
	.byte	1,4,2,35,2,12
	.byte	'reserved_20',0,1
	.word	485
	.byte	1,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	485
	.byte	1,2,2,35,2,12
	.byte	'reserved_22',0,2
	.word	502
	.byte	10,0,2,35,2,0,29
	.byte	'Ifx_SCU_LCLTEST_Bits',0,15,241,4,3
	.word	162949
	.byte	11
	.byte	'_Ifx_SCU_MANID_Bits',0,15,244,4,16,4,12
	.byte	'DEPT',0,1
	.word	485
	.byte	5,3,2,35,0,12
	.byte	'MANUF',0,2
	.word	502
	.byte	11,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_MANID_Bits',0,15,249,4,3
	.word	163293
	.byte	11
	.byte	'_Ifx_SCU_OMR_Bits',0,15,252,4,16,4,12
	.byte	'PS0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'PS1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,2
	.word	502
	.byte	14,0,2,35,0,12
	.byte	'PCL0',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'PCL1',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'reserved_18',0,2
	.word	502
	.byte	14,0,2,35,2,0,29
	.byte	'Ifx_SCU_OMR_Bits',0,15,132,5,3
	.word	163404
	.byte	11
	.byte	'_Ifx_SCU_OSCCON_Bits',0,15,135,5,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'PLLLV',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'OSCRES',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'GAINSEL',0,1
	.word	485
	.byte	2,3,2,35,0,12
	.byte	'MODE',0,1
	.word	485
	.byte	2,1,2,35,0,12
	.byte	'SHBY',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'PLLHV',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'HYSEN',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'HYSCTL',0,1
	.word	485
	.byte	2,4,2,35,1,12
	.byte	'AMPCTL',0,1
	.word	485
	.byte	2,2,2,35,1,12
	.byte	'reserved_14',0,1
	.word	485
	.byte	2,0,2,35,1,12
	.byte	'OSCVAL',0,1
	.word	485
	.byte	5,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	485
	.byte	2,1,2,35,2,12
	.byte	'APREN',0,1
	.word	485
	.byte	1,0,2,35,2,12
	.byte	'CAP0EN',0,1
	.word	485
	.byte	1,7,2,35,3,12
	.byte	'CAP1EN',0,1
	.word	485
	.byte	1,6,2,35,3,12
	.byte	'CAP2EN',0,1
	.word	485
	.byte	1,5,2,35,3,12
	.byte	'CAP3EN',0,1
	.word	485
	.byte	1,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	485
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_OSCCON_Bits',0,15,156,5,3
	.word	163562
	.byte	11
	.byte	'_Ifx_SCU_OUT_Bits',0,15,159,5,16,4,12
	.byte	'P0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'P1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	288
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_OUT_Bits',0,15,164,5,3
	.word	163973
	.byte	11
	.byte	'_Ifx_SCU_OVCCON_Bits',0,15,167,5,16,4,12
	.byte	'CSEL0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'CSEL1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'CSEL2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,2
	.word	502
	.byte	10,0,2,35,0,12
	.byte	'OVSTRT',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'OVSTP',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'DCINVAL',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	485
	.byte	5,0,2,35,2,12
	.byte	'OVCONF',0,1
	.word	485
	.byte	1,7,2,35,3,12
	.byte	'POVCONF',0,1
	.word	485
	.byte	1,6,2,35,3,12
	.byte	'reserved_26',0,1
	.word	485
	.byte	6,0,2,35,3,0,29
	.byte	'Ifx_SCU_OVCCON_Bits',0,15,183,5,3
	.word	164074
	.byte	11
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,15,186,5,16,4,12
	.byte	'OVEN0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'OVEN1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'OVEN2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	288
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,15,195,5,3
	.word	164407
	.byte	11
	.byte	'_Ifx_SCU_PDISC_Bits',0,15,198,5,16,4,12
	.byte	'PDIS0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'PDIS1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	288
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_PDISC_Bits',0,15,203,5,3
	.word	164609
	.byte	11
	.byte	'_Ifx_SCU_PDR_Bits',0,15,206,5,16,4,12
	.byte	'PD0',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'PL0',0,1
	.word	485
	.byte	2,4,2,35,0,12
	.byte	'PD1',0,1
	.word	485
	.byte	2,2,2,35,0,12
	.byte	'PL1',0,1
	.word	485
	.byte	2,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	288
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_PDR_Bits',0,15,213,5,3
	.word	164720
	.byte	11
	.byte	'_Ifx_SCU_PDRR_Bits',0,15,216,5,16,4,12
	.byte	'PDR0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'PDR1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'PDR2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'PDR3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'PDR4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'PDR5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'PDR6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'PDR7',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	288
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_PDRR_Bits',0,15,227,5,3
	.word	164853
	.byte	11
	.byte	'_Ifx_SCU_PERPLLCON0_Bits',0,15,230,5,16,4,12
	.byte	'DIVBY',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,2
	.word	502
	.byte	8,7,2,35,0,12
	.byte	'NDIV',0,1
	.word	485
	.byte	7,0,2,35,1,12
	.byte	'PLLPWD',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'RESLD',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	485
	.byte	5,0,2,35,2,12
	.byte	'PDIV',0,1
	.word	485
	.byte	3,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	485
	.byte	5,0,2,35,3,0,29
	.byte	'Ifx_SCU_PERPLLCON0_Bits',0,15,241,5,3
	.word	165056
	.byte	11
	.byte	'_Ifx_SCU_PERPLLCON1_Bits',0,15,244,5,16,4,12
	.byte	'K2DIV',0,1
	.word	485
	.byte	3,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	485
	.byte	5,0,2,35,0,12
	.byte	'K3DIV',0,1
	.word	485
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	288
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLCON1_Bits',0,15,250,5,3
	.word	165296
	.byte	11
	.byte	'_Ifx_SCU_PERPLLSTAT_Bits',0,15,253,5,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'PWDSTAT',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'LOCK',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'K3RDY',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'K2RDY',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'reserved_7',0,4
	.word	288
	.byte	25,0,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLSTAT_Bits',0,15,135,6,3
	.word	165440
	.byte	11
	.byte	'_Ifx_SCU_PMCSR0_Bits',0,15,138,6,16,4,12
	.byte	'REQSLP',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	485
	.byte	6,0,2,35,0,12
	.byte	'PMST',0,1
	.word	485
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	288
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR0_Bits',0,15,144,6,3
	.word	165662
	.byte	11
	.byte	'_Ifx_SCU_PMCSR1_Bits',0,15,147,6,16,4,12
	.byte	'REQSLP',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	485
	.byte	6,0,2,35,0,12
	.byte	'PMST',0,1
	.word	485
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	288
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR1_Bits',0,15,153,6,3
	.word	165798
	.byte	11
	.byte	'_Ifx_SCU_PMCSR2_Bits',0,15,156,6,16,4,12
	.byte	'REQSLP',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	485
	.byte	6,0,2,35,0,12
	.byte	'PMST',0,1
	.word	485
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	288
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR2_Bits',0,15,162,6,3
	.word	165934
	.byte	11
	.byte	'_Ifx_SCU_PMCSR3_Bits',0,15,165,6,16,4,12
	.byte	'REQSLP',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	485
	.byte	6,0,2,35,0,12
	.byte	'PMST',0,1
	.word	485
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	288
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR3_Bits',0,15,171,6,3
	.word	166070
	.byte	11
	.byte	'_Ifx_SCU_PMCSR4_Bits',0,15,174,6,16,4,12
	.byte	'REQSLP',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	485
	.byte	6,0,2,35,0,12
	.byte	'PMST',0,1
	.word	485
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	288
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR4_Bits',0,15,180,6,3
	.word	166206
	.byte	11
	.byte	'_Ifx_SCU_PMCSR5_Bits',0,15,183,6,16,4,12
	.byte	'REQSLP',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	485
	.byte	6,0,2,35,0,12
	.byte	'PMST',0,1
	.word	485
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	288
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR5_Bits',0,15,189,6,3
	.word	166342
	.byte	11
	.byte	'_Ifx_SCU_PMSTAT0_Bits',0,15,192,6,16,4,12
	.byte	'CPU0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'CPU1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'CPU2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'CPU3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'CPU4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'CPU5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,2
	.word	502
	.byte	10,0,2,35,0,12
	.byte	'CPU0LS',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'CPU1LS',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'CPU2LS',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'CPU3LS',0,1
	.word	485
	.byte	1,4,2,35,2,12
	.byte	'reserved_20',0,2
	.word	502
	.byte	12,0,2,35,2,0,29
	.byte	'Ifx_SCU_PMSTAT0_Bits',0,15,206,6,3
	.word	166478
	.byte	11
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,15,209,6,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	8,0,2,35,0,12
	.byte	'CPUIDLSEL',0,1
	.word	485
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,1
	.word	485
	.byte	1,4,2,35,1,12
	.byte	'IRADIS',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'reserved_13',0,4
	.word	288
	.byte	11,8,2,35,0,12
	.byte	'CPUSEL',0,1
	.word	485
	.byte	3,5,2,35,3,12
	.byte	'STBYEVEN',0,1
	.word	485
	.byte	1,4,2,35,3,12
	.byte	'STBYEV',0,1
	.word	485
	.byte	3,1,2,35,3,12
	.byte	'reserved_31',0,1
	.word	485
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,15,220,6,3
	.word	166750
	.byte	11
	.byte	'_Ifx_SCU_PMTRCSR0_Bits',0,15,223,6,16,4,12
	.byte	'LJTEN',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'LJTOVEN',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'LJTOVIEN',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'LJTSTRT',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'LJTSTP',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'LJTCLR',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,2
	.word	502
	.byte	6,4,2,35,0,12
	.byte	'SDSTEP',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'VDTEN',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'VDTOVEN',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'VDTOVIEN',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'VDTSTRT',0,1
	.word	485
	.byte	1,4,2,35,2,12
	.byte	'VDTSTP',0,1
	.word	485
	.byte	1,3,2,35,2,12
	.byte	'VDTCLR',0,1
	.word	485
	.byte	1,2,2,35,2,12
	.byte	'reserved_22',0,2
	.word	502
	.byte	7,3,2,35,2,12
	.byte	'LPSLPEN',0,1
	.word	485
	.byte	1,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	485
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMTRCSR0_Bits',0,15,242,6,3
	.word	166995
	.byte	11
	.byte	'_Ifx_SCU_PMTRCSR1_Bits',0,15,245,6,16,4,12
	.byte	'LJTCV',0,2
	.word	502
	.byte	16,0,2,35,0,12
	.byte	'VDTCV',0,2
	.word	502
	.byte	10,6,2,35,2,12
	.byte	'reserved_26',0,1
	.word	485
	.byte	6,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMTRCSR1_Bits',0,15,250,6,3
	.word	167383
	.byte	11
	.byte	'_Ifx_SCU_PMTRCSR2_Bits',0,15,253,6,16,4,12
	.byte	'LDJMPREQ',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	485
	.byte	2,4,2,35,0,12
	.byte	'LJTRUN',0,1
	.word	485
	.byte	2,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	485
	.byte	2,0,2,35,0,12
	.byte	'LJTOV',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'reserved_9',0,1
	.word	485
	.byte	3,4,2,35,1,12
	.byte	'LJTOVCLR',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'reserved_13',0,1
	.word	485
	.byte	3,0,2,35,1,12
	.byte	'LJTCNT',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_PMTRCSR2_Bits',0,15,136,7,3
	.word	167501
	.byte	11
	.byte	'_Ifx_SCU_PMTRCSR3_Bits',0,15,139,7,16,4,12
	.byte	'VDROOPREQ',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	485
	.byte	2,4,2,35,0,12
	.byte	'VDTRUN',0,1
	.word	485
	.byte	2,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	485
	.byte	2,0,2,35,0,12
	.byte	'VDTOV',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'reserved_9',0,1
	.word	485
	.byte	3,4,2,35,1,12
	.byte	'VDTOVCLR',0,1
	.word	485
	.byte	1,3,2,35,1,12
	.byte	'reserved_13',0,1
	.word	485
	.byte	3,0,2,35,1,12
	.byte	'VDTCNT',0,2
	.word	502
	.byte	10,6,2,35,2,12
	.byte	'reserved_26',0,1
	.word	485
	.byte	6,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMTRCSR3_Bits',0,15,151,7,3
	.word	167744
	.byte	11
	.byte	'_Ifx_SCU_RSTCON_Bits',0,15,154,7,16,4,12
	.byte	'ESR0',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'ESR1',0,1
	.word	485
	.byte	2,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	485
	.byte	2,2,2,35,0,12
	.byte	'SMU',0,1
	.word	485
	.byte	2,0,2,35,0,12
	.byte	'SW',0,1
	.word	485
	.byte	2,6,2,35,1,12
	.byte	'STM0',0,1
	.word	485
	.byte	2,4,2,35,1,12
	.byte	'STM1',0,1
	.word	485
	.byte	2,2,2,35,1,12
	.byte	'STM2',0,1
	.word	485
	.byte	2,0,2,35,1,12
	.byte	'reserved_16',0,1
	.word	485
	.byte	2,6,2,35,2,12
	.byte	'reserved_18',0,1
	.word	485
	.byte	2,4,2,35,2,12
	.byte	'reserved_20',0,1
	.word	485
	.byte	2,2,2,35,2,12
	.byte	'reserved_22',0,2
	.word	502
	.byte	10,0,2,35,2,0,29
	.byte	'Ifx_SCU_RSTCON_Bits',0,15,168,7,3
	.word	168011
	.byte	11
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,15,171,7,16,4,12
	.byte	'FRTO',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'CLRC',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'CSSX',0,2
	.word	502
	.byte	6,3,2,35,0,12
	.byte	'reserved_13',0,1
	.word	485
	.byte	1,2,2,35,1,12
	.byte	'reserved_14',0,1
	.word	485
	.byte	1,1,2,35,1,12
	.byte	'reserved_15',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'USRINFO',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_RSTCON2_Bits',0,15,185,7,3
	.word	168291
	.byte	11
	.byte	'_Ifx_SCU_RSTCON3_Bits',0,15,188,7,16,4,12
	.byte	'reserved_0',0,4
	.word	288
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_RSTCON3_Bits',0,15,191,7,3
	.word	168596
	.byte	11
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,15,194,7,16,4,12
	.byte	'ESR0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'ESR1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'SMU',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'SW',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'STM0',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'STM1',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'STM2',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'reserved_9',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'reserved_10',0,1
	.word	485
	.byte	1,5,2,35,1,12
	.byte	'reserved_11',0,1
	.word	485
	.byte	5,0,2,35,1,12
	.byte	'PORST',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'CB0',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'CB1',0,1
	.word	485
	.byte	1,4,2,35,2,12
	.byte	'CB3',0,1
	.word	485
	.byte	1,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	485
	.byte	1,2,2,35,2,12
	.byte	'reserved_22',0,1
	.word	485
	.byte	1,1,2,35,2,12
	.byte	'EVRC',0,1
	.word	485
	.byte	1,0,2,35,2,12
	.byte	'EVR33',0,1
	.word	485
	.byte	1,7,2,35,3,12
	.byte	'SWD',0,1
	.word	485
	.byte	1,6,2,35,3,12
	.byte	'HSMS',0,1
	.word	485
	.byte	1,5,2,35,3,12
	.byte	'HSMA',0,1
	.word	485
	.byte	1,4,2,35,3,12
	.byte	'STBYR',0,1
	.word	485
	.byte	1,3,2,35,3,12
	.byte	'LBPORST',0,1
	.word	485
	.byte	1,2,2,35,3,12
	.byte	'LBTERM',0,1
	.word	485
	.byte	1,1,2,35,3,12
	.byte	'reserved_31',0,1
	.word	485
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,15,224,7,3
	.word	168677
	.byte	11
	.byte	'_Ifx_SCU_SEICON0_Bits',0,15,227,7,16,4,12
	.byte	'reserved_0',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'ENDINIT',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'EPW',0,4
	.word	8589
	.byte	14,16,2,35,0,12
	.byte	'REL',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_SCU_SEICON0_Bits',0,15,233,7,3
	.word	169245
	.byte	11
	.byte	'_Ifx_SCU_SEICON1_Bits',0,15,236,7,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'IR0',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'DR',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'IR1',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	288
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_SEICON1_Bits',0,15,245,7,3
	.word	169375
	.byte	11
	.byte	'_Ifx_SCU_SEISR_Bits',0,15,248,7,16,4,12
	.byte	'AE',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'OE',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'IS0',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'DS',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'TO',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'IS1',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,2
	.word	502
	.byte	10,0,2,35,0,12
	.byte	'TIM',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SEISR_Bits',0,15,130,8,3
	.word	169566
	.byte	11
	.byte	'_Ifx_SCU_STCON_Bits',0,15,133,8,16,4,12
	.byte	'reserved_0',0,2
	.word	502
	.byte	13,3,2,35,0,12
	.byte	'SFCBAE',0,1
	.word	485
	.byte	1,2,2,35,1,12
	.byte	'CFCBAE',0,1
	.word	485
	.byte	1,1,2,35,1,12
	.byte	'STP',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_STCON_Bits',0,15,140,8,3
	.word	169744
	.byte	11
	.byte	'_Ifx_SCU_STMEM1_Bits',0,15,143,8,16,4,12
	.byte	'MEM',0,4
	.word	288
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM1_Bits',0,15,146,8,3
	.word	169895
	.byte	11
	.byte	'_Ifx_SCU_STMEM2_Bits',0,15,149,8,16,4,12
	.byte	'MEM',0,4
	.word	288
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM2_Bits',0,15,152,8,3
	.word	169967
	.byte	11
	.byte	'_Ifx_SCU_STMEM3_Bits',0,15,155,8,16,4,12
	.byte	'MEM',0,4
	.word	288
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM3_Bits',0,15,158,8,3
	.word	170039
	.byte	11
	.byte	'_Ifx_SCU_STMEM4_Bits',0,15,161,8,16,4,12
	.byte	'MEM',0,4
	.word	288
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM4_Bits',0,15,164,8,3
	.word	170111
	.byte	11
	.byte	'_Ifx_SCU_STMEM5_Bits',0,15,167,8,16,4,12
	.byte	'MEM',0,4
	.word	288
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM5_Bits',0,15,170,8,3
	.word	170183
	.byte	11
	.byte	'_Ifx_SCU_STMEM6_Bits',0,15,173,8,16,4,12
	.byte	'MEM',0,4
	.word	288
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM6_Bits',0,15,176,8,3
	.word	170255
	.byte	11
	.byte	'_Ifx_SCU_STSTAT_Bits',0,15,179,8,16,4,12
	.byte	'HWCFG',0,1
	.word	485
	.byte	8,0,2,35,0,12
	.byte	'FTM',0,1
	.word	485
	.byte	7,1,2,35,1,12
	.byte	'MODE',0,1
	.word	485
	.byte	1,0,2,35,1,12
	.byte	'FCBAE',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'LUDIS',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'reserved_18',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'TRSTL',0,1
	.word	485
	.byte	1,4,2,35,2,12
	.byte	'SPDEN',0,1
	.word	485
	.byte	1,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	485
	.byte	1,2,2,35,2,12
	.byte	'reserved_22',0,1
	.word	485
	.byte	1,1,2,35,2,12
	.byte	'reserved_23',0,1
	.word	485
	.byte	1,0,2,35,2,12
	.byte	'RAMINT',0,1
	.word	485
	.byte	1,7,2,35,3,12
	.byte	'reserved_25',0,1
	.word	485
	.byte	3,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	485
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_STSTAT_Bits',0,15,195,8,3
	.word	170327
	.byte	11
	.byte	'_Ifx_SCU_SWAPCTRL_Bits',0,15,198,8,16,4,12
	.byte	'ADDRCFG',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'SPARE',0,2
	.word	502
	.byte	14,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SWAPCTRL_Bits',0,15,203,8,3
	.word	170656
	.byte	11
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,15,206,8,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'SWRSTREQ',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	485
	.byte	6,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	485
	.byte	8,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,15,213,8,3
	.word	170776
	.byte	11
	.byte	'_Ifx_SCU_SYSCON_Bits',0,15,216,8,16,4,12
	.byte	'CCTRIG0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'RAMINTM',0,1
	.word	485
	.byte	2,4,2,35,0,12
	.byte	'SETLUDIS',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'reserved_7',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'DDC',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'reserved_9',0,1
	.word	485
	.byte	7,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SYSCON_Bits',0,15,228,8,3
	.word	170946
	.byte	11
	.byte	'_Ifx_SCU_SYSPLLCON0_Bits',0,15,231,8,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	2,6,2,35,0,12
	.byte	'MODEN',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,2
	.word	502
	.byte	6,7,2,35,0,12
	.byte	'NDIV',0,1
	.word	485
	.byte	7,0,2,35,1,12
	.byte	'PLLPWD',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'RESLD',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	485
	.byte	5,0,2,35,2,12
	.byte	'PDIV',0,1
	.word	485
	.byte	3,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	485
	.byte	3,2,2,35,3,12
	.byte	'INSEL',0,1
	.word	485
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_SCU_SYSPLLCON0_Bits',0,15,244,8,3
	.word	171209
	.byte	11
	.byte	'_Ifx_SCU_SYSPLLCON1_Bits',0,15,247,8,16,4,12
	.byte	'K2DIV',0,1
	.word	485
	.byte	3,5,2,35,0,12
	.byte	'reserved_3',0,4
	.word	288
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLCON1_Bits',0,15,251,8,3
	.word	171488
	.byte	11
	.byte	'_Ifx_SCU_SYSPLLCON2_Bits',0,15,254,8,16,4,12
	.byte	'MODCFG',0,2
	.word	502
	.byte	16,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SYSPLLCON2_Bits',0,15,130,9,3
	.word	171592
	.byte	11
	.byte	'_Ifx_SCU_SYSPLLSTAT_Bits',0,15,133,9,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'PWDSTAT',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'LOCK',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	485
	.byte	2,3,2,35,0,12
	.byte	'K2RDY',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'MODRUN',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	288
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLSTAT_Bits',0,15,143,9,3
	.word	171698
	.byte	11
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,15,146,9,16,4,12
	.byte	'ESR0T',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'ESR1T',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'TRAP2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'SMUT',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	288
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,15,153,9,3
	.word	171921
	.byte	11
	.byte	'_Ifx_SCU_TRAPDIS0_Bits',0,15,156,9,16,4,12
	.byte	'CPU0ESR0T',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'CPU0ESR1T',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'CPU0TRAP2T',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'CPU0SMUT',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'CPU1ESR0T',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'CPU1ESR1T',0,1
	.word	485
	.byte	1,6,2,35,1,12
	.byte	'CPU1TRAP2T',0,1
	.word	485
	.byte	1,5,2,35,1,12
	.byte	'CPU1SMUT',0,1
	.word	485
	.byte	1,4,2,35,1,12
	.byte	'reserved_12',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'CPU2ESR0T',0,1
	.word	485
	.byte	1,7,2,35,2,12
	.byte	'CPU2ESR1T',0,1
	.word	485
	.byte	1,6,2,35,2,12
	.byte	'CPU2TRAP2T',0,1
	.word	485
	.byte	1,5,2,35,2,12
	.byte	'CPU2SMUT',0,1
	.word	485
	.byte	1,4,2,35,2,12
	.byte	'reserved_20',0,1
	.word	485
	.byte	4,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	485
	.byte	4,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	485
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_TRAPDIS0_Bits',0,15,175,9,3
	.word	172069
	.byte	11
	.byte	'_Ifx_SCU_TRAPDIS1_Bits',0,15,178,9,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	4,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	485
	.byte	4,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	485
	.byte	4,4,2,35,1,12
	.byte	'reserved_12',0,1
	.word	485
	.byte	4,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_TRAPDIS1_Bits',0,15,185,9,3
	.word	172496
	.byte	11
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,15,188,9,16,4,12
	.byte	'ESR0T',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'ESR1T',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'TRAP2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'SMUT',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	288
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSET_Bits',0,15,195,9,3
	.word	172669
	.byte	11
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,15,198,9,16,4,12
	.byte	'ESR0T',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'ESR1T',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'TRAP2',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'SMUT',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	288
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,15,205,9,3
	.word	172817
	.byte	11
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,15,208,9,16,4,12
	.byte	'ENDINIT',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'LCK',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'PW',0,4
	.word	8589
	.byte	14,16,2,35,0,12
	.byte	'REL',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,15,214,9,3
	.word	172967
	.byte	11
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,15,217,9,16,4,12
	.byte	'reserved_0',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'IR0',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'DR',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'IR1',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'UR',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'PAR',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'TCR',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'TCTR',0,1
	.word	485
	.byte	7,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,15,230,9,3
	.word	173097
	.byte	11
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,15,233,9,16,4,12
	.byte	'AE',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'OE',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'IS0',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'DS',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'TO',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'IS1',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'US',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'PAS',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'TCS',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'TCT',0,1
	.word	485
	.byte	7,0,2,35,1,12
	.byte	'TIM',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,15,246,9,3
	.word	173357
	.byte	11
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,15,249,9,16,4,12
	.byte	'ENDINIT',0,4
	.word	8589
	.byte	1,31,2,35,0,12
	.byte	'LCK',0,4
	.word	8589
	.byte	1,30,2,35,0,12
	.byte	'PW',0,4
	.word	8589
	.byte	14,16,2,35,0,12
	.byte	'REL',0,4
	.word	8589
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,15,255,9,3
	.word	173580
	.byte	11
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,15,130,10,16,4,12
	.byte	'CLRIRF',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'IR0',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'DR',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'IR1',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'UR',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'PAR',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'TCR',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'TCTR',0,1
	.word	485
	.byte	7,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,15,143,10,3
	.word	173706
	.byte	11
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,15,146,10,16,4,12
	.byte	'AE',0,1
	.word	485
	.byte	1,7,2,35,0,12
	.byte	'OE',0,1
	.word	485
	.byte	1,6,2,35,0,12
	.byte	'IS0',0,1
	.word	485
	.byte	1,5,2,35,0,12
	.byte	'DS',0,1
	.word	485
	.byte	1,4,2,35,0,12
	.byte	'TO',0,1
	.word	485
	.byte	1,3,2,35,0,12
	.byte	'IS1',0,1
	.word	485
	.byte	1,2,2,35,0,12
	.byte	'US',0,1
	.word	485
	.byte	1,1,2,35,0,12
	.byte	'PAS',0,1
	.word	485
	.byte	1,0,2,35,0,12
	.byte	'TCS',0,1
	.word	485
	.byte	1,7,2,35,1,12
	.byte	'TCT',0,1
	.word	485
	.byte	7,0,2,35,1,12
	.byte	'TIM',0,2
	.word	502
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,15,159,10,3
	.word	173958
	.byte	13,15,167,10,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	154448
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN00',0,15,172,10,3
	.word	174177
	.byte	13,15,175,10,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	155007
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN01',0,15,180,10,3
	.word	174242
	.byte	13,15,183,10,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	155086
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN10',0,15,188,10,3
	.word	174307
	.byte	13,15,191,10,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	155646
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN11',0,15,196,10,3
	.word	174372
	.byte	13,15,199,10,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	155727
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ARSTDIS',0,15,204,10,3
	.word	174437
	.byte	13,15,207,10,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	155953
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON0',0,15,212,10,3
	.word	174502
	.byte	13,15,215,10,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	156226
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON1',0,15,220,10,3
	.word	174567
	.byte	13,15,223,10,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	156552
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON2',0,15,228,10,3
	.word	174632
	.byte	13,15,231,10,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	156830
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON3',0,15,236,10,3
	.word	174697
	.byte	13,15,239,10,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	157199
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON4',0,15,244,10,3
	.word	174762
	.byte	13,15,247,10,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	157379
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON5',0,15,252,10,3
	.word	174827
	.byte	13,15,255,10,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	157551
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON6',0,15,132,11,3
	.word	174892
	.byte	13,15,135,11,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	157651
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON7',0,15,140,11,3
	.word	174957
	.byte	13,15,143,11,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	157751
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON8',0,15,148,11,3
	.word	175022
	.byte	13,15,151,11,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	157851
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CHIPID',0,15,156,11,3
	.word	175087
	.byte	13,15,159,11,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	158054
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_DTSCLIM',0,15,164,11,3
	.word	175151
	.byte	13,15,167,11,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	158286
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_DTSCSTAT',0,15,172,11,3
	.word	175216
	.byte	13,15,175,11,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	158388
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EICON0',0,15,180,11,3
	.word	175282
	.byte	13,15,183,11,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	158516
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EICON1',0,15,188,11,3
	.word	175346
	.byte	13,15,191,11,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	158705
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EICR',0,15,196,11,3
	.word	175410
	.byte	13,15,199,11,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	159069
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EIFILT',0,15,204,11,3
	.word	175472
	.byte	13,15,207,11,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	159508
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EIFR',0,15,212,11,3
	.word	175536
	.byte	13,15,215,11,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	159719
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EISR',0,15,220,11,3
	.word	175598
	.byte	13,15,223,11,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	159895
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EMSR',0,15,228,11,3
	.word	175660
	.byte	13,15,231,11,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160089
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EMSSW',0,15,236,11,3
	.word	175722
	.byte	13,15,239,11,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160224
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ESRCFGX_ESRCFGX',0,15,244,11,3
	.word	175785
	.byte	13,15,247,11,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160360
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ESROCFG',0,15,252,11,3
	.word	175858
	.byte	13,15,255,11,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160471
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EXTCON',0,15,132,12,3
	.word	175923
	.byte	13,15,135,12,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160689
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_FDR',0,15,140,12,3
	.word	175987
	.byte	13,15,143,12,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160852
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_FMR',0,15,148,12,3
	.word	176048
	.byte	13,15,151,12,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	161188
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ID',0,15,156,12,3
	.word	176109
	.byte	13,15,159,12,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	161295
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_IGCR',0,15,164,12,3
	.word	176169
	.byte	13,15,167,12,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	161747
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_IN',0,15,172,12,3
	.word	176231
	.byte	13,15,175,12,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	161846
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_IOCR',0,15,180,12,3
	.word	176291
	.byte	13,15,183,12,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	161996
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL0',0,15,188,12,3
	.word	176353
	.byte	13,15,191,12,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	162234
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL1',0,15,196,12,3
	.word	176421
	.byte	13,15,199,12,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	162395
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL2',0,15,204,12,3
	.word	176489
	.byte	13,15,207,12,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	162501
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL3',0,15,212,12,3
	.word	176557
	.byte	13,15,215,12,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	162587
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LCLCON0',0,15,220,12,3
	.word	176625
	.byte	13,15,223,12,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	162768
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LCLCON1',0,15,228,12,3
	.word	176690
	.byte	13,15,231,12,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	162949
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LCLTEST',0,15,236,12,3
	.word	176755
	.byte	13,15,239,12,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	163293
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_MANID',0,15,244,12,3
	.word	176820
	.byte	13,15,247,12,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	163404
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OMR',0,15,252,12,3
	.word	176883
	.byte	13,15,255,12,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	163562
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OSCCON',0,15,132,13,3
	.word	176944
	.byte	13,15,135,13,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	163973
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OUT',0,15,140,13,3
	.word	177008
	.byte	13,15,143,13,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	164074
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OVCCON',0,15,148,13,3
	.word	177069
	.byte	13,15,151,13,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	164407
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OVCENABLE',0,15,156,13,3
	.word	177133
	.byte	13,15,159,13,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	164609
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PDISC',0,15,164,13,3
	.word	177200
	.byte	13,15,167,13,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	164720
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PDR',0,15,172,13,3
	.word	177263
	.byte	13,15,175,13,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	164853
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PDRR',0,15,180,13,3
	.word	177324
	.byte	13,15,183,13,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	165056
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLCON0',0,15,188,13,3
	.word	177386
	.byte	13,15,191,13,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	165296
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLCON1',0,15,196,13,3
	.word	177454
	.byte	13,15,199,13,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	165440
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLSTAT',0,15,204,13,3
	.word	177522
	.byte	13,15,207,13,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	165662
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR0',0,15,212,13,3
	.word	177590
	.byte	13,15,215,13,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	165798
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR1',0,15,220,13,3
	.word	177654
	.byte	13,15,223,13,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	165934
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR2',0,15,228,13,3
	.word	177718
	.byte	13,15,231,13,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	166070
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR3',0,15,236,13,3
	.word	177782
	.byte	13,15,239,13,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	166206
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR4',0,15,244,13,3
	.word	177846
	.byte	13,15,247,13,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	166342
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR5',0,15,252,13,3
	.word	177910
	.byte	13,15,255,13,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	166478
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMSTAT0',0,15,132,14,3
	.word	177974
	.byte	13,15,135,14,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	166750
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMSWCR1',0,15,140,14,3
	.word	178039
	.byte	13,15,143,14,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	166995
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMTRCSR0',0,15,148,14,3
	.word	178104
	.byte	13,15,151,14,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	167383
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMTRCSR1',0,15,156,14,3
	.word	178170
	.byte	13,15,159,14,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	167501
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMTRCSR2',0,15,164,14,3
	.word	178236
	.byte	13,15,167,14,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	167744
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMTRCSR3',0,15,172,14,3
	.word	178302
	.byte	13,15,175,14,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	168011
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTCON',0,15,180,14,3
	.word	178368
	.byte	13,15,183,14,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	168291
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTCON2',0,15,188,14,3
	.word	178432
	.byte	13,15,191,14,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	168596
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTCON3',0,15,196,14,3
	.word	178497
	.byte	13,15,199,14,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	168677
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTSTAT',0,15,204,14,3
	.word	178562
	.byte	13,15,207,14,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	169245
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SEICON0',0,15,212,14,3
	.word	178627
	.byte	13,15,215,14,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	169375
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SEICON1',0,15,220,14,3
	.word	178692
	.byte	13,15,223,14,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	169566
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SEISR',0,15,228,14,3
	.word	178757
	.byte	13,15,231,14,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	169744
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STCON',0,15,236,14,3
	.word	178820
	.byte	13,15,239,14,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	169895
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM1',0,15,244,14,3
	.word	178883
	.byte	13,15,247,14,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	169967
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM2',0,15,252,14,3
	.word	178947
	.byte	13,15,255,14,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	170039
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM3',0,15,132,15,3
	.word	179011
	.byte	13,15,135,15,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	170111
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM4',0,15,140,15,3
	.word	179075
	.byte	13,15,143,15,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	170183
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM5',0,15,148,15,3
	.word	179139
	.byte	13,15,151,15,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	170255
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM6',0,15,156,15,3
	.word	179203
	.byte	13,15,159,15,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	170327
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STSTAT',0,15,164,15,3
	.word	179267
	.byte	13,15,167,15,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	170656
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SWAPCTRL',0,15,172,15,3
	.word	179331
	.byte	13,15,175,15,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	170776
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SWRSTCON',0,15,180,15,3
	.word	179397
	.byte	13,15,183,15,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	170946
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSCON',0,15,188,15,3
	.word	179463
	.byte	13,15,191,15,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	171209
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLCON0',0,15,196,15,3
	.word	179527
	.byte	13,15,199,15,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	171488
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLCON1',0,15,204,15,3
	.word	179595
	.byte	13,15,207,15,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	171592
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLCON2',0,15,212,15,3
	.word	179663
	.byte	13,15,215,15,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	171698
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLSTAT',0,15,220,15,3
	.word	179731
	.byte	13,15,223,15,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	171921
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPCLR',0,15,228,15,3
	.word	179799
	.byte	13,15,231,15,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172069
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPDIS0',0,15,236,15,3
	.word	179864
	.byte	13,15,239,15,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172496
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPDIS1',0,15,244,15,3
	.word	179930
	.byte	13,15,247,15,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172669
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSET',0,15,252,15,3
	.word	179996
	.byte	13,15,255,15,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172817
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSTAT',0,15,132,16,3
	.word	180061
	.byte	13,15,135,16,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172967
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTCPU_CON0',0,15,140,16,3
	.word	180127
	.byte	13,15,143,16,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	173097
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTCPU_CON1',0,15,148,16,3
	.word	180196
	.byte	13,15,151,16,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	173357
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTCPU_SR',0,15,156,16,3
	.word	180265
	.byte	13,15,159,16,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	173580
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_CON0',0,15,164,16,3
	.word	180332
	.byte	13,15,167,16,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	173706
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_CON1',0,15,172,16,3
	.word	180399
	.byte	13,15,175,16,9,4,14
	.byte	'U',0
	.word	288
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	478
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	173958
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_SR',0,15,180,16,3
	.word	180466
	.byte	11
	.byte	'_Ifx_SCU_ESRCFGX',0,15,192,16,25,4,14
	.byte	'ESRCFGX',0
	.word	175785
	.byte	4,2,35,0,0,10
	.word	180531
	.byte	29
	.byte	'Ifx_SCU_ESRCFGX',0,15,195,16,3
	.word	180572
	.byte	11
	.byte	'_Ifx_SCU_WDTCPU',0,15,210,16,25,12,14
	.byte	'CON0',0
	.word	180127
	.byte	4,2,35,0,14
	.byte	'CON1',0
	.word	180196
	.byte	4,2,35,4,14
	.byte	'SR',0
	.word	180265
	.byte	4,2,35,8,0,10
	.word	180602
	.byte	29
	.byte	'Ifx_SCU_WDTCPU',0,15,215,16,3
	.word	180665
	.byte	11
	.byte	'_Ifx_SCU_WDTS',0,15,230,16,25,12,14
	.byte	'CON0',0
	.word	180332
	.byte	4,2,35,0,14
	.byte	'CON1',0
	.word	180399
	.byte	4,2,35,4,14
	.byte	'SR',0
	.word	180466
	.byte	4,2,35,8,0,10
	.word	180694
	.byte	29
	.byte	'Ifx_SCU_WDTS',0,15,235,16,3
	.word	180755
	.byte	17,3,73,9,1,18
	.byte	'IfxPort_ControlledBy_port',0,0,18
	.byte	'IfxPort_ControlledBy_hsct',0,1,0,29
	.byte	'IfxPort_ControlledBy',0,3,77,3
	.word	180782
	.byte	17,3,81,9,1,18
	.byte	'IfxPort_InputMode_undefined',0,127,18
	.byte	'IfxPort_InputMode_noPullDevice',0,0,18
	.byte	'IfxPort_InputMode_pullDown',0,8,18
	.byte	'IfxPort_InputMode_pullUp',0,16,0,29
	.byte	'IfxPort_InputMode',0,3,87,3
	.word	180873
	.byte	17,3,91,9,1,18
	.byte	'IfxPort_LvdsMode_high',0,0,18
	.byte	'IfxPort_LvdsMode_medium',0,1,0,29
	.byte	'IfxPort_LvdsMode',0,3,95,3
	.word	181024
	.byte	17,3,126,9,1,18
	.byte	'IfxPort_OutputIdx_general',0,128,1,18
	.byte	'IfxPort_OutputIdx_alt1',0,136,1,18
	.byte	'IfxPort_OutputIdx_alt2',0,144,1,18
	.byte	'IfxPort_OutputIdx_alt3',0,152,1,18
	.byte	'IfxPort_OutputIdx_alt4',0,160,1,18
	.byte	'IfxPort_OutputIdx_alt5',0,168,1,18
	.byte	'IfxPort_OutputIdx_alt6',0,176,1,18
	.byte	'IfxPort_OutputIdx_alt7',0,184,1,0,29
	.byte	'IfxPort_OutputIdx',0,3,136,1,3
	.word	181105
	.byte	17,3,140,1,9,1,18
	.byte	'IfxPort_OutputMode_none',0,0,18
	.byte	'IfxPort_OutputMode_pushPull',0,128,1,18
	.byte	'IfxPort_OutputMode_openDrain',0,192,1,0,29
	.byte	'IfxPort_OutputMode',0,3,145,1,3
	.word	181349
	.byte	17,3,151,1,9,1,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed1',0,0,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed2',0,1,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed3',0,2,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed4',0,3,18
	.byte	'IfxPort_PadDriver_ttlSpeed1',0,8,18
	.byte	'IfxPort_PadDriver_ttlSpeed2',0,9,18
	.byte	'IfxPort_PadDriver_ttlSpeed3',0,10,18
	.byte	'IfxPort_PadDriver_ttlSpeed4',0,11,18
	.byte	'IfxPort_PadDriver_ttl3v3Speed1',0,12,18
	.byte	'IfxPort_PadDriver_ttl3v3Speed2',0,13,18
	.byte	'IfxPort_PadDriver_ttl3v3Speed3',0,14,18
	.byte	'IfxPort_PadDriver_ttl3v3Speed4',0,15,0,29
	.byte	'IfxPort_PadDriver',0,3,165,1,3
	.word	181473
	.byte	17,3,169,1,9,1,18
	.byte	'IfxPort_PadSupply_3v',0,0,18
	.byte	'IfxPort_PadSupply_5v',0,1,0,29
	.byte	'IfxPort_PadSupply',0,3,173,1,3
	.word	181923
	.byte	17,3,177,1,9,1,18
	.byte	'IfxPort_PinFunctionMode_digital',0,0,18
	.byte	'IfxPort_PinFunctionMode_analog',0,1,0,29
	.byte	'IfxPort_PinFunctionMode',0,3,181,1,3
	.word	182003
	.byte	29
	.byte	'IfxPort_State',0,3,193,1,3
	.word	8026
	.byte	29
	.byte	'IfxGtm_Psm_F2a',0,9,197,3,3
	.word	12589
	.byte	29
	.byte	'IfxGtm_Psm_Fifo',0,9,204,3,3
	.word	11129
	.byte	17,16,74,9,1,18
	.byte	'IfxGtm_SuspendMode_none',0,0,18
	.byte	'IfxGtm_SuspendMode_hard',0,1,18
	.byte	'IfxGtm_SuspendMode_soft',0,2,0,29
	.byte	'IfxGtm_SuspendMode',0,16,79,3
	.word	182182
	.byte	17,17,66,9,1,18
	.byte	'IfxSrc_Tos_cpu0',0,0,18
	.byte	'IfxSrc_Tos_dma',0,1,18
	.byte	'IfxSrc_Tos_cpu1',0,2,18
	.byte	'IfxSrc_Tos_cpu2',0,3,0,29
	.byte	'IfxSrc_Tos',0,17,72,3
	.word	182293
	.byte	29
	.byte	'Ifx_SRC_SRCR_Bits',0,6,85,3
	.word	8207
	.byte	29
	.byte	'Ifx_SRC_SRCR',0,6,98,3
	.word	8497
	.byte	11
	.byte	'_Ifx_SRC_CPU_CPU',0,6,110,25,4,14
	.byte	'SB',0
	.word	8497
	.byte	4,2,35,0,0,10
	.word	182436
	.byte	29
	.byte	'Ifx_SRC_CPU_CPU',0,6,113,3
	.word	182471
	.byte	15,12
	.word	182436
	.byte	16,2,0,10
	.word	182500
	.byte	11
	.byte	'_Ifx_SRC_CPU',0,6,128,1,25,12,14
	.byte	'CPU',0
	.word	182509
	.byte	12,2,35,0,0,10
	.word	182514
	.byte	29
	.byte	'Ifx_SRC_CPU',0,6,131,1,3
	.word	182547
	.byte	15,8
	.word	8497
	.byte	16,1,0,11
	.byte	'_Ifx_SRC_CERBERUS_CERBERUS',0,6,146,1,25,8,14
	.byte	'SR',0
	.word	182573
	.byte	8,2,35,0,0,10
	.word	182582
	.byte	29
	.byte	'Ifx_SRC_CERBERUS_CERBERUS',0,6,149,1,3
	.word	182628
	.byte	10
	.word	182582
	.byte	11
	.byte	'_Ifx_SRC_CERBERUS',0,6,164,1,25,8,14
	.byte	'CERBERUS',0
	.word	182668
	.byte	8,2,35,0,0,10
	.word	182673
	.byte	29
	.byte	'Ifx_SRC_CERBERUS',0,6,167,1,3
	.word	182716
	.byte	11
	.byte	'_Ifx_SRC_ASCLIN_ASCLIN',0,6,182,1,25,12,14
	.byte	'TX',0
	.word	8497
	.byte	4,2,35,0,14
	.byte	'RX',0
	.word	8497
	.byte	4,2,35,4,14
	.byte	'ERR',0
	.word	8497
	.byte	4,2,35,8,0,10
	.word	182747
	.byte	29
	.byte	'Ifx_SRC_ASCLIN_ASCLIN',0,6,187,1,3
	.word	182814
	.byte	15,144,1
	.word	182747
	.byte	16,11,0,10
	.word	182850
	.byte	11
	.byte	'_Ifx_SRC_ASCLIN',0,6,202,1,25,144,1,14
	.byte	'ASCLIN',0
	.word	182860
	.byte	144,1,2,35,0,0,10
	.word	182865
	.byte	29
	.byte	'Ifx_SRC_ASCLIN',0,6,205,1,3
	.word	182906
	.byte	11
	.byte	'_Ifx_SRC_QSPI_QSPI',0,6,220,1,25,20,14
	.byte	'TX',0
	.word	8497
	.byte	4,2,35,0,14
	.byte	'RX',0
	.word	8497
	.byte	4,2,35,4,14
	.byte	'ERR',0
	.word	8497
	.byte	4,2,35,8,14
	.byte	'PT',0
	.word	8497
	.byte	4,2,35,12,14
	.byte	'U',0
	.word	8497
	.byte	4,2,35,16,0,10
	.word	182935
	.byte	29
	.byte	'Ifx_SRC_QSPI_QSPI',0,6,227,1,3
	.word	183021
	.byte	15,100
	.word	182935
	.byte	16,4,0,10
	.word	183053
	.byte	11
	.byte	'_Ifx_SRC_QSPI',0,6,242,1,25,100,14
	.byte	'QSPI',0
	.word	183062
	.byte	100,2,35,0,0,10
	.word	183067
	.byte	29
	.byte	'Ifx_SRC_QSPI',0,6,245,1,3
	.word	183102
	.byte	11
	.byte	'_Ifx_SRC_HSCT_HSCT',0,6,132,2,25,4,14
	.byte	'SR',0
	.word	8497
	.byte	4,2,35,0,0,10
	.word	183129
	.byte	29
	.byte	'Ifx_SRC_HSCT_HSCT',0,6,135,2,3
	.word	183167
	.byte	15,4
	.word	183129
	.byte	16,0,0,10
	.word	183199
	.byte	11
	.byte	'_Ifx_SRC_HSCT',0,6,150,2,25,4,14
	.byte	'HSCT',0
	.word	183208
	.byte	4,2,35,0,0,10
	.word	183213
	.byte	29
	.byte	'Ifx_SRC_HSCT',0,6,153,2,3
	.word	183248
	.byte	11
	.byte	'_Ifx_SRC_HSSL_HSSL_CH',0,6,168,2,25,16,14
	.byte	'COK',0
	.word	8497
	.byte	4,2,35,0,14
	.byte	'RDI',0
	.word	8497
	.byte	4,2,35,4,14
	.byte	'ERR',0
	.word	8497
	.byte	4,2,35,8,14
	.byte	'TRG',0
	.word	8497
	.byte	4,2,35,12,0,10
	.word	183275
	.byte	29
	.byte	'Ifx_SRC_HSSL_HSSL_CH',0,6,174,2,3
	.word	183356
	.byte	15,64
	.word	183275
	.byte	16,3,0,10
	.word	183391
	.byte	11
	.byte	'_Ifx_SRC_HSSL_HSSL',0,6,189,2,25,68,14
	.byte	'CH',0
	.word	183400
	.byte	64,2,35,0,14
	.byte	'EXI',0
	.word	8497
	.byte	4,2,35,64,0,10
	.word	183405
	.byte	29
	.byte	'Ifx_SRC_HSSL_HSSL',0,6,193,2,3
	.word	183456
	.byte	15,68
	.word	183405
	.byte	16,0,0,10
	.word	183488
	.byte	11
	.byte	'_Ifx_SRC_HSSL',0,6,208,2,25,68,14
	.byte	'HSSL',0
	.word	183497
	.byte	68,2,35,0,0,10
	.word	183502
	.byte	29
	.byte	'Ifx_SRC_HSSL',0,6,211,2,3
	.word	183537
	.byte	11
	.byte	'_Ifx_SRC_I2C_I2C',0,6,226,2,25,16,14
	.byte	'DTR',0
	.word	8497
	.byte	4,2,35,0,14
	.byte	'ERR',0
	.word	8497
	.byte	4,2,35,4,14
	.byte	'P',0
	.word	8497
	.byte	4,2,35,8,14
	.byte	'reserved_C',0
	.word	1531
	.byte	4,2,35,12,0,10
	.word	183564
	.byte	29
	.byte	'Ifx_SRC_I2C_I2C',0,6,232,2,3
	.word	183645
	.byte	15,16
	.word	183564
	.byte	16,0,0,10
	.word	183675
	.byte	11
	.byte	'_Ifx_SRC_I2C',0,6,247,2,25,16,14
	.byte	'I2C',0
	.word	183684
	.byte	16,2,35,0,0,10
	.word	183689
	.byte	29
	.byte	'Ifx_SRC_I2C',0,6,250,2,3
	.word	183722
	.byte	11
	.byte	'_Ifx_SRC_SENT_SENT',0,6,137,3,25,4,14
	.byte	'SR',0
	.word	8497
	.byte	4,2,35,0,0,10
	.word	183748
	.byte	29
	.byte	'Ifx_SRC_SENT_SENT',0,6,140,3,3
	.word	183786
	.byte	15,40
	.word	183748
	.byte	16,9,0,10
	.word	183818
	.byte	11
	.byte	'_Ifx_SRC_SENT',0,6,155,3,25,40,14
	.byte	'SENT',0
	.word	183827
	.byte	40,2,35,0,0,10
	.word	183832
	.byte	29
	.byte	'Ifx_SRC_SENT',0,6,158,3,3
	.word	183867
	.byte	15,20
	.word	8497
	.byte	16,4,0,11
	.byte	'_Ifx_SRC_MSC_MSC',0,6,173,3,25,20,14
	.byte	'SR',0
	.word	183894
	.byte	20,2,35,0,0,10
	.word	183903
	.byte	29
	.byte	'Ifx_SRC_MSC_MSC',0,6,176,3,3
	.word	183939
	.byte	15,40
	.word	183903
	.byte	16,1,0,10
	.word	183969
	.byte	11
	.byte	'_Ifx_SRC_MSC',0,6,191,3,25,40,14
	.byte	'MSC',0
	.word	183978
	.byte	40,2,35,0,0,10
	.word	183983
	.byte	29
	.byte	'Ifx_SRC_MSC',0,6,194,3,3
	.word	184016
	.byte	15,16
	.word	8497
	.byte	16,3,0,11
	.byte	'_Ifx_SRC_CCU6_CCU',0,6,209,3,25,16,14
	.byte	'SR',0
	.word	184042
	.byte	16,2,35,0,0,10
	.word	184051
	.byte	29
	.byte	'Ifx_SRC_CCU6_CCU',0,6,212,3,3
	.word	184088
	.byte	15,32
	.word	184051
	.byte	16,1,0,10
	.word	184119
	.byte	11
	.byte	'_Ifx_SRC_CCU6',0,6,227,3,25,32,14
	.byte	'CCU',0
	.word	184128
	.byte	32,2,35,0,0,10
	.word	184133
	.byte	29
	.byte	'Ifx_SRC_CCU6',0,6,230,3,3
	.word	184167
	.byte	11
	.byte	'_Ifx_SRC_GPT12_GPT12',0,6,245,3,25,24,14
	.byte	'CIRQ',0
	.word	8497
	.byte	4,2,35,0,14
	.byte	'T2',0
	.word	8497
	.byte	4,2,35,4,14
	.byte	'T3',0
	.word	8497
	.byte	4,2,35,8,14
	.byte	'T4',0
	.word	8497
	.byte	4,2,35,12,14
	.byte	'T5',0
	.word	8497
	.byte	4,2,35,16,14
	.byte	'T6',0
	.word	8497
	.byte	4,2,35,20,0,10
	.word	184194
	.byte	29
	.byte	'Ifx_SRC_GPT12_GPT12',0,6,253,3,3
	.word	184296
	.byte	15,24
	.word	184194
	.byte	16,0,0,10
	.word	184330
	.byte	11
	.byte	'_Ifx_SRC_GPT12',0,6,140,4,25,24,14
	.byte	'GPT12',0
	.word	184339
	.byte	24,2,35,0,0,10
	.word	184344
	.byte	29
	.byte	'Ifx_SRC_GPT12',0,6,143,4,3
	.word	184381
	.byte	11
	.byte	'_Ifx_SRC_STM_STM',0,6,158,4,25,8,14
	.byte	'SR',0
	.word	182573
	.byte	8,2,35,0,0,10
	.word	184409
	.byte	29
	.byte	'Ifx_SRC_STM_STM',0,6,161,4,3
	.word	184445
	.byte	15,24
	.word	184409
	.byte	16,2,0,10
	.word	184475
	.byte	11
	.byte	'_Ifx_SRC_STM',0,6,176,4,25,24,14
	.byte	'STM',0
	.word	184484
	.byte	24,2,35,0,0,10
	.word	184489
	.byte	29
	.byte	'Ifx_SRC_STM',0,6,179,4,3
	.word	184522
	.byte	11
	.byte	'_Ifx_SRC_FCE_FCE0',0,6,194,4,25,4,14
	.byte	'SR',0
	.word	8497
	.byte	4,2,35,0,0,10
	.word	184548
	.byte	29
	.byte	'Ifx_SRC_FCE_FCE0',0,6,197,4,3
	.word	184585
	.byte	10
	.word	184548
	.byte	11
	.byte	'_Ifx_SRC_FCE',0,6,212,4,25,4,14
	.byte	'FCE0',0
	.word	184616
	.byte	4,2,35,0,0,10
	.word	184621
	.byte	29
	.byte	'Ifx_SRC_FCE',0,6,215,4,3
	.word	184655
	.byte	15,128,4
	.word	8497
	.byte	16,127,0,11
	.byte	'_Ifx_SRC_DMA_DMA',0,6,230,4,25,176,4,14
	.byte	'ERR',0
	.word	184042
	.byte	16,2,35,0,14
	.byte	'reserved_10',0
	.word	149268
	.byte	32,2,35,16,14
	.byte	'CH',0
	.word	184681
	.byte	128,4,2,35,48,0,10
	.word	184691
	.byte	29
	.byte	'Ifx_SRC_DMA_DMA',0,6,235,4,3
	.word	184763
	.byte	15,176,4
	.word	184691
	.byte	16,0,0,10
	.word	184793
	.byte	11
	.byte	'_Ifx_SRC_DMA',0,6,250,4,25,176,4,14
	.byte	'DMA',0
	.word	184803
	.byte	176,4,2,35,0,0,10
	.word	184808
	.byte	29
	.byte	'Ifx_SRC_DMA',0,6,253,4,3
	.word	184843
	.byte	15,40
	.word	8497
	.byte	16,9,0,11
	.byte	'_Ifx_SRC_GETH_GETH',0,6,140,5,25,40,14
	.byte	'SR',0
	.word	184869
	.byte	40,2,35,0,0,10
	.word	184878
	.byte	29
	.byte	'Ifx_SRC_GETH_GETH',0,6,143,5,3
	.word	184916
	.byte	15,40
	.word	184878
	.byte	16,0,0,10
	.word	184948
	.byte	11
	.byte	'_Ifx_SRC_GETH',0,6,158,5,25,40,14
	.byte	'GETH',0
	.word	184957
	.byte	40,2,35,0,0,10
	.word	184962
	.byte	29
	.byte	'Ifx_SRC_GETH',0,6,161,5,3
	.word	184997
	.byte	15,64
	.word	8497
	.byte	16,15,0,11
	.byte	'_Ifx_SRC_CAN_CAN',0,6,176,5,25,64,14
	.byte	'INT',0
	.word	185024
	.byte	64,2,35,0,0,10
	.word	185033
	.byte	29
	.byte	'Ifx_SRC_CAN_CAN',0,6,179,5,3
	.word	185070
	.byte	15,128,1
	.word	185033
	.byte	16,1,0,10
	.word	185100
	.byte	11
	.byte	'_Ifx_SRC_CAN',0,6,194,5,25,128,1,14
	.byte	'CAN',0
	.word	185110
	.byte	128,1,2,35,0,0,10
	.word	185115
	.byte	29
	.byte	'Ifx_SRC_CAN',0,6,197,5,3
	.word	185150
	.byte	11
	.byte	'_Ifx_SRC_VADC_G',0,6,212,5,25,16,14
	.byte	'SR0',0
	.word	8497
	.byte	4,2,35,0,14
	.byte	'SR1',0
	.word	8497
	.byte	4,2,35,4,14
	.byte	'SR2',0
	.word	8497
	.byte	4,2,35,8,14
	.byte	'SR3',0
	.word	8497
	.byte	4,2,35,12,0,10
	.word	185176
	.byte	29
	.byte	'Ifx_SRC_VADC_G',0,6,218,5,3
	.word	185251
	.byte	11
	.byte	'_Ifx_SRC_VADC_FC',0,6,237,5,25,4,14
	.byte	'SR0',0
	.word	8497
	.byte	4,2,35,0,0,10
	.word	185280
	.byte	29
	.byte	'Ifx_SRC_VADC_FC',0,6,240,5,3
	.word	185317
	.byte	15,64
	.word	185176
	.byte	16,3,0,10
	.word	185347
	.byte	10
	.word	185176
	.byte	10
	.word	185176
	.byte	10
	.word	185176
	.byte	10
	.word	185176
	.byte	15,16
	.word	185280
	.byte	16,3,0,10
	.word	185381
	.byte	15,32
	.word	185176
	.byte	16,1,0,10
	.word	185395
	.byte	11
	.byte	'_Ifx_SRC_VADC',0,6,128,6,25,128,2,14
	.byte	'G',0
	.word	185356
	.byte	64,2,35,0,14
	.byte	'reserved_40',0
	.word	142139
	.byte	64,2,35,64,14
	.byte	'G8',0
	.word	185361
	.byte	16,3,35,128,1,14
	.byte	'G9',0
	.word	185366
	.byte	16,3,35,144,1,14
	.byte	'G10',0
	.word	185371
	.byte	16,3,35,160,1,14
	.byte	'G11',0
	.word	185376
	.byte	16,3,35,176,1,14
	.byte	'FC',0
	.word	185390
	.byte	16,3,35,192,1,14
	.byte	'reserved_D0',0
	.word	149510
	.byte	16,3,35,208,1,14
	.byte	'CG',0
	.word	185404
	.byte	32,3,35,224,1,0,10
	.word	185409
	.byte	29
	.byte	'Ifx_SRC_VADC',0,6,139,6,3
	.word	185565
	.byte	11
	.byte	'_Ifx_SRC_DSADC_DSADC',0,6,154,6,25,8,14
	.byte	'SRM',0
	.word	8497
	.byte	4,2,35,0,14
	.byte	'SRA',0
	.word	8497
	.byte	4,2,35,4,0,10
	.word	185592
	.byte	29
	.byte	'Ifx_SRC_DSADC_DSADC',0,6,158,6,3
	.word	185646
	.byte	15,48
	.word	185592
	.byte	16,5,0,10
	.word	185680
	.byte	11
	.byte	'_Ifx_SRC_DSADC',0,6,173,6,25,48,14
	.byte	'DSADC',0
	.word	185689
	.byte	48,2,35,0,0,10
	.word	185694
	.byte	29
	.byte	'Ifx_SRC_DSADC',0,6,176,6,3
	.word	185731
	.byte	11
	.byte	'_Ifx_SRC_ERAY_ERAY',0,6,191,6,25,48,14
	.byte	'INT0',0
	.word	8497
	.byte	4,2,35,0,14
	.byte	'INT1',0
	.word	8497
	.byte	4,2,35,4,14
	.byte	'TINT0',0
	.word	8497
	.byte	4,2,35,8,14
	.byte	'TINT1',0
	.word	8497
	.byte	4,2,35,12,14
	.byte	'NDAT0',0
	.word	8497
	.byte	4,2,35,16,14
	.byte	'NDAT1',0
	.word	8497
	.byte	4,2,35,20,14
	.byte	'MBSC0',0
	.word	8497
	.byte	4,2,35,24,14
	.byte	'MBSC1',0
	.word	8497
	.byte	4,2,35,28,14
	.byte	'OBUSY',0
	.word	8497
	.byte	4,2,35,32,14
	.byte	'IBUSY',0
	.word	8497
	.byte	4,2,35,36,14
	.byte	'reserved_28',0
	.word	3351
	.byte	8,2,35,40,0,10
	.word	185759
	.byte	29
	.byte	'Ifx_SRC_ERAY_ERAY',0,6,204,6,3
	.word	185954
	.byte	15,48
	.word	185759
	.byte	16,0,0,10
	.word	185986
	.byte	11
	.byte	'_Ifx_SRC_ERAY',0,6,219,6,25,48,14
	.byte	'ERAY',0
	.word	185995
	.byte	48,2,35,0,0,10
	.word	186000
	.byte	29
	.byte	'Ifx_SRC_ERAY',0,6,222,6,3
	.word	186035
	.byte	11
	.byte	'_Ifx_SRC_HSM_HSM',0,6,237,6,25,8,14
	.byte	'HSM',0
	.word	182573
	.byte	8,2,35,0,0,10
	.word	186062
	.byte	29
	.byte	'Ifx_SRC_HSM_HSM',0,6,240,6,3
	.word	186099
	.byte	15,8
	.word	186062
	.byte	16,0,0,10
	.word	186129
	.byte	11
	.byte	'_Ifx_SRC_HSM',0,6,255,6,25,8,14
	.byte	'HSM',0
	.word	186138
	.byte	8,2,35,0,0,10
	.word	186143
	.byte	29
	.byte	'Ifx_SRC_HSM',0,6,130,7,3
	.word	186176
	.byte	11
	.byte	'_Ifx_SRC_SCU',0,6,145,7,25,16,14
	.byte	'SCUERU',0
	.word	184042
	.byte	16,2,35,0,0,10
	.word	186202
	.byte	29
	.byte	'Ifx_SRC_SCU',0,6,148,7,3
	.word	186238
	.byte	11
	.byte	'_Ifx_SRC_PMS_PMS',0,6,163,7,25,4,14
	.byte	'SR',0
	.word	8497
	.byte	4,2,35,0,0,10
	.word	186264
	.byte	29
	.byte	'Ifx_SRC_PMS_PMS',0,6,166,7,3
	.word	186300
	.byte	15,16
	.word	186264
	.byte	16,3,0,10
	.word	186330
	.byte	11
	.byte	'_Ifx_SRC_PMS',0,6,181,7,25,16,14
	.byte	'PMS',0
	.word	186339
	.byte	16,2,35,0,0,10
	.word	186344
	.byte	29
	.byte	'Ifx_SRC_PMS',0,6,184,7,3
	.word	186377
	.byte	15,12
	.word	8497
	.byte	16,2,0,11
	.byte	'_Ifx_SRC_SMU_SMU',0,6,199,7,25,12,14
	.byte	'SR',0
	.word	186403
	.byte	12,2,35,0,0,10
	.word	186412
	.byte	29
	.byte	'Ifx_SRC_SMU_SMU',0,6,202,7,3
	.word	186448
	.byte	15,12
	.word	186412
	.byte	16,0,0,10
	.word	186478
	.byte	11
	.byte	'_Ifx_SRC_SMU',0,6,217,7,25,12,14
	.byte	'SMU',0
	.word	186487
	.byte	12,2,35,0,0,10
	.word	186492
	.byte	29
	.byte	'Ifx_SRC_SMU',0,6,220,7,3
	.word	186525
	.byte	15,32
	.word	8497
	.byte	16,7,0,11
	.byte	'_Ifx_SRC_PSI5_PSI5',0,6,235,7,25,32,14
	.byte	'SR',0
	.word	186551
	.byte	32,2,35,0,0,10
	.word	186560
	.byte	29
	.byte	'Ifx_SRC_PSI5_PSI5',0,6,238,7,3
	.word	186598
	.byte	15,32
	.word	186560
	.byte	16,0,0,10
	.word	186630
	.byte	11
	.byte	'_Ifx_SRC_PSI5',0,6,253,7,25,32,14
	.byte	'PSI5',0
	.word	186639
	.byte	32,2,35,0,0,10
	.word	186644
	.byte	29
	.byte	'Ifx_SRC_PSI5',0,6,128,8,3
	.word	186679
	.byte	11
	.byte	'_Ifx_SRC_DAM_DAM',0,6,143,8,25,24,14
	.byte	'LI0',0
	.word	8497
	.byte	4,2,35,0,14
	.byte	'RI0',0
	.word	8497
	.byte	4,2,35,4,14
	.byte	'LI1',0
	.word	8497
	.byte	4,2,35,8,14
	.byte	'RI1',0
	.word	8497
	.byte	4,2,35,12,14
	.byte	'DR',0
	.word	8497
	.byte	4,2,35,16,14
	.byte	'ERR',0
	.word	8497
	.byte	4,2,35,20,0,10
	.word	186706
	.byte	29
	.byte	'Ifx_SRC_DAM_DAM',0,6,151,8,3
	.word	186807
	.byte	15,24
	.word	186706
	.byte	16,0,0,10
	.word	186837
	.byte	11
	.byte	'_Ifx_SRC_DAM',0,6,166,8,25,24,14
	.byte	'DAM',0
	.word	186846
	.byte	24,2,35,0,0,10
	.word	186851
	.byte	29
	.byte	'Ifx_SRC_DAM',0,6,169,8,3
	.word	186884
	.byte	11
	.byte	'_Ifx_SRC_PSI5S_PSI5S',0,6,184,8,25,32,14
	.byte	'SR',0
	.word	186551
	.byte	32,2,35,0,0,10
	.word	186910
	.byte	29
	.byte	'Ifx_SRC_PSI5S_PSI5S',0,6,187,8,3
	.word	186950
	.byte	15,32
	.word	186910
	.byte	16,0,0,10
	.word	186984
	.byte	11
	.byte	'_Ifx_SRC_PSI5S',0,6,202,8,25,32,14
	.byte	'PSI5S',0
	.word	186993
	.byte	32,2,35,0,0,10
	.word	186998
	.byte	29
	.byte	'Ifx_SRC_PSI5S',0,6,205,8,3
	.word	187035
	.byte	11
	.byte	'_Ifx_SRC_GPSR_GPSR',0,6,220,8,25,32,14
	.byte	'SR',0
	.word	186551
	.byte	32,2,35,0,0,10
	.word	187063
	.byte	29
	.byte	'Ifx_SRC_GPSR_GPSR',0,6,223,8,3
	.word	187101
	.byte	15,96
	.word	187063
	.byte	16,2,0,10
	.word	187133
	.byte	11
	.byte	'_Ifx_SRC_GPSR',0,6,238,8,25,96,14
	.byte	'GPSR',0
	.word	187142
	.byte	96,2,35,0,0,10
	.word	187147
	.byte	29
	.byte	'Ifx_SRC_GPSR',0,6,241,8,3
	.word	187182
	.byte	29
	.byte	'IfxGtm_Psm_F2aStream',0,7,88,3
	.word	13649
	.byte	29
	.byte	'IfxGtm_Psm_F2aStreamState',0,7,98,3
	.word	13855
	.byte	17,7,103,9,1,18
	.byte	'IfxGtm_Psm_F2aTransferDirection_aruToFifo',0,0,18
	.byte	'IfxGtm_Psm_F2aTransferDirection_fifoToAru',0,1,0,29
	.byte	'IfxGtm_Psm_F2aTransferDirection',0,7,107,3
	.word	187272
	.byte	17,7,112,9,1,18
	.byte	'IfxGtm_Psm_F2aTransferMode_transferLowWord',0,0,18
	.byte	'IfxGtm_Psm_F2aTransferMode_transferHighWord',0,1,18
	.byte	'IfxGtm_Psm_F2aTransferMode_transferBothWords',0,2,0,29
	.byte	'IfxGtm_Psm_F2aTransferMode',0,7,117,3
	.word	187406
	.byte	29
	.byte	'IfxGtm_Psm_FifoChannel',0,7,131,1,3
	.word	11156
	.byte	17,7,136,1,9,1,18
	.byte	'IfxGtm_Psm_FifoChannelDmaHystDir_read',0,0,18
	.byte	'IfxGtm_Psm_FifoChannelDmaHystDir_write',0,1,0,29
	.byte	'IfxGtm_Psm_FifoChannelDmaHystDir',0,7,140,1,3
	.word	187617
	.byte	29
	.byte	'IfxGtm_Psm_FifoChannelInterrupt',0,7,150,1,3
	.word	13474
	.byte	17,7,155,1,9,1,18
	.byte	'IfxGtm_Psm_FifoChannelMode_normal',0,0,18
	.byte	'IfxGtm_Psm_FifoChannelMode_ringBuffer',0,1,0,29
	.byte	'IfxGtm_Psm_FifoChannelMode',0,7,159,1,3
	.word	187788
	.byte	29
	.byte	'IfxGtm_Psm_FifoChannelStatus',0,7,171,1,3
	.word	13278
	.byte	17,7,176,1,9,1,18
	.byte	'IfxGtm_Psm_InterruptMode_level',0,0,18
	.byte	'IfxGtm_Psm_InterruptMode_pulse',0,1,18
	.byte	'IfxGtm_Psm_InterruptMode_pulseNotify',0,2,18
	.byte	'IfxGtm_Psm_InterruptMode_singlePulse',0,3,0,29
	.byte	'IfxGtm_Psm_InterruptMode',0,7,182,1,3
	.word	187945
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L53:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,39,12,0,0,3,15,0,73,19,0,0,4,46,1,3,8,32,13
	.byte	58,15,59,15,57,15,54,15,39,12,0,0,5,5,0,3,8,58,15,59,15,57,15,73,19,0,0,6,11,0,0,0,7,36,0,3,8,11,15,62
	.byte	15,0,0,8,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,9,59,0,3,8,0,0,10,53,0,73,19,0,0,11,19
	.byte	1,3,8,58,15,59,15,57,15,11,15,0,0,12,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,13,23,1,58,15,59,15,57
	.byte	15,11,15,0,0,14,13,0,3,8,73,19,11,15,56,9,0,0,15,1,1,11,15,73,19,0,0,16,33,0,47,15,0,0,17,4,1,58,15,59
	.byte	15,57,15,11,15,0,0,18,40,0,3,8,28,13,0,0,19,11,1,0,0,20,38,0,73,19,0,0,21,46,1,3,8,54,15,39,12,63,12,60
	.byte	12,0,0,22,5,0,73,19,0,0,23,46,1,3,8,73,19,54,15,39,12,63,12,60,12,0,0,24,5,0,3,8,73,19,0,0,25,46,1,49
	.byte	19,0,0,26,5,0,49,19,0,0,27,29,1,49,19,0,0,28,11,0,49,19,0,0,29,22,0,3,8,58,15,59,15,57,15,73,19,0,0,30
	.byte	21,0,54,15,0,0,31,13,0,73,19,11,15,56,9,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L54:
	.word	.L293-.L292
.L292:
	.half	3
	.word	.L295-.L294
.L294:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Cpu\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Port\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\_Reg',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Src\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\_Impl',0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0
	.byte	'IfxPort.h',0,2,0,0
	.byte	'IfxPort_regdef.h',0,3,0,0
	.byte	'IfxSrc.h',0,4,0,0
	.byte	'IfxSrc_regdef.h',0,3,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0
	.byte	'IfxGtm_regdef.h',0,3,0,0
	.byte	'IfxGtm_cfg.h',0,5,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Ifx_Types.h',0,1,0,0
	.byte	'Ifx_TypesReg.h',0,3,0,0
	.byte	'IfxScu_cfg.h',0,5,0,0
	.byte	'IfxScu_regdef.h',0,3,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm.h',0,0,0,0
	.byte	'IfxSrc_cfg.h',0,5,0,0,0
.L295:
.L293:
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_Fifo_setChannelEndAddress')
	.sect	'.debug_info'
.L55:
	.word	374
	.half	3
	.word	.L56
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L58,.L57
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_Fifo_setChannelEndAddress',0,1,53,6,1,1,1
	.word	.L14,.L150,.L13
	.byte	4
	.byte	'fifo',0,1,53,59
	.word	.L151,.L152
	.byte	4
	.byte	'channel',0,1,53,88
	.word	.L153,.L154
	.byte	4
	.byte	'address',0,1,53,104
	.word	.L155,.L156
	.byte	5
	.word	.L14,.L150
	.byte	6
	.word	.L157,.L14,.L158
	.byte	7
	.word	.L159,.L160
	.byte	7
	.word	.L161,.L162
	.byte	8
	.word	.L163,.L164
	.byte	0,6
	.word	.L165,.L158,.L166
	.byte	7
	.word	.L167,.L168
	.byte	7
	.word	.L169,.L170
	.byte	9
	.word	.L171,.L158,.L166
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_Fifo_setChannelEndAddress')
	.sect	'.debug_abbrev'
.L56:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,29,1,49
	.byte	16,17,1,18,1,0,0,7,5,0,49,16,2,6,0,0,8,11,0,49,16,85,6,0,0,9,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_Fifo_setChannelEndAddress')
	.sect	'.debug_line'
.L57:
	.word	.L297-.L296
.L296:
	.half	3
	.word	.L299-.L298
.L298:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L299:
	.byte	4,2,5,47,7,0,5,2
	.word	.L14
	.byte	3,143,4,1,5,40,9
	.half	.L158-.L14
	.byte	3,34,1,4,1,5,9,9
	.half	.L166-.L158
	.byte	3,136,124,1,5,20,7,9
	.half	.L300-.L166
	.byte	3,1,1,5,18,9
	.half	.L301-.L300
	.byte	1,5,27,7,9
	.half	.L302-.L301
	.byte	3,2,1,5,33,9
	.half	.L303-.L302
	.byte	1,5,1,9
	.half	.L2-.L303
	.byte	3,6,1,7,9
	.half	.L59-.L2
	.byte	0,1,1
.L297:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_Fifo_setChannelEndAddress')
	.sect	'.debug_ranges'
.L58:
	.word	-1,.L14,0,.L59-.L14,0,0
.L164:
	.word	-1,.L14,0,.L158-.L14,-1,.L16,0,.L134-.L16,-1,.L18,0,.L144-.L18,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_Fifo_setChannelStartAddress')
	.sect	'.debug_info'
.L60:
	.word	335
	.half	3
	.word	.L61
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L63,.L62
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_Fifo_setChannelStartAddress',0,1,70,6,1,1,1
	.word	.L20,.L172,.L19
	.byte	4
	.byte	'fifo',0,1,70,61
	.word	.L151,.L173
	.byte	4
	.byte	'channel',0,1,70,90
	.word	.L153,.L174
	.byte	4
	.byte	'address',0,1,70,106
	.word	.L155,.L175
	.byte	5
	.word	.L20,.L172
	.byte	6
	.word	.L157,.L20,.L176
	.byte	7
	.word	.L159,.L177
	.byte	7
	.word	.L161,.L178
	.byte	8
	.word	.L163,.L20,.L176
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_Fifo_setChannelStartAddress')
	.sect	'.debug_abbrev'
.L61:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,29,1,49
	.byte	16,17,1,18,1,0,0,7,5,0,49,16,2,6,0,0,8,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_Fifo_setChannelStartAddress')
	.sect	'.debug_line'
.L62:
	.word	.L305-.L304
.L304:
	.half	3
	.word	.L307-.L306
.L306:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L307:
	.byte	4,2,5,47,7,0,5,2
	.word	.L20
	.byte	3,143,4,1,4,1,5,43,9
	.half	.L176-.L20
	.byte	3,186,124,1,5,5,9
	.half	.L308-.L176
	.byte	1,5,29,7,9
	.half	.L309-.L308
	.byte	3,2,1,5,35,9
	.half	.L310-.L309
	.byte	1,5,1,9
	.half	.L4-.L310
	.byte	3,6,1,7,9
	.half	.L64-.L4
	.byte	0,1,1
.L305:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_Fifo_setChannelStartAddress')
	.sect	'.debug_ranges'
.L63:
	.word	-1,.L20,0,.L64-.L20,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_Fifo_setChannelSize')
	.sect	'.debug_info'
.L65:
	.word	369
	.half	3
	.word	.L66
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L68,.L67
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_Fifo_setChannelSize',0,1,85,6,1,1,1
	.word	.L22,.L179,.L21
	.byte	4
	.byte	'fifo',0,1,85,53
	.word	.L151,.L180
	.byte	4
	.byte	'channel',0,1,85,82
	.word	.L153,.L181
	.byte	4
	.byte	'size',0,1,85,98
	.word	.L155,.L182
	.byte	5
	.word	.L22,.L179
	.byte	6
	.word	.L157,.L22,.L183
	.byte	7
	.word	.L159,.L184
	.byte	7
	.word	.L161,.L185
	.byte	8
	.word	.L163,.L22,.L183
	.byte	0,6
	.word	.L165,.L183,.L186
	.byte	7
	.word	.L167,.L187
	.byte	7
	.word	.L169,.L188
	.byte	8
	.word	.L171,.L183,.L186
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_Fifo_setChannelSize')
	.sect	'.debug_abbrev'
.L66:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,29,1,49
	.byte	16,17,1,18,1,0,0,7,5,0,49,16,2,6,0,0,8,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_Fifo_setChannelSize')
	.sect	'.debug_line'
.L67:
	.word	.L312-.L311
.L311:
	.half	3
	.word	.L314-.L313
.L313:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L314:
	.byte	4,2,5,47,7,0,5,2
	.word	.L22
	.byte	3,143,4,1,5,40,9
	.half	.L183-.L22
	.byte	3,34,1,4,1,5,58,9
	.half	.L186-.L183
	.byte	3,168,124,1,5,5,9
	.half	.L315-.L186
	.byte	1,5,58,7,9
	.half	.L316-.L315
	.byte	3,2,1,5,27,1,5,65,9
	.half	.L317-.L316
	.byte	1,5,33,9
	.half	.L318-.L317
	.byte	1,5,1,9
	.half	.L5-.L318
	.byte	3,6,1,7,9
	.half	.L69-.L5
	.byte	0,1,1
.L312:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_Fifo_setChannelSize')
	.sect	'.debug_ranges'
.L68:
	.word	-1,.L22,0,.L69-.L22,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_Fifo_setChannelUpperWatermark')
	.sect	'.debug_info'
.L70:
	.word	333
	.half	3
	.word	.L71
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L73,.L72
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_Fifo_setChannelUpperWatermark',0,1,101,6,1,1,1
	.word	.L24,.L189,.L23
	.byte	4
	.byte	'fifo',0,1,101,63
	.word	.L151,.L190
	.byte	4
	.byte	'channel',0,1,101,92
	.word	.L153,.L191
	.byte	4
	.byte	'upperWm',0,1,101,108
	.word	.L155,.L192
	.byte	5
	.word	.L24,.L189
	.byte	6
	.word	.L157,.L24,.L193
	.byte	7
	.word	.L159,.L194
	.byte	7
	.word	.L161,.L195
	.byte	8
	.word	.L163,.L196
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_Fifo_setChannelUpperWatermark')
	.sect	'.debug_abbrev'
.L71:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,29,1,49
	.byte	16,17,1,18,1,0,0,7,5,0,49,16,2,6,0,0,8,11,0,49,16,85,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_Fifo_setChannelUpperWatermark')
	.sect	'.debug_line'
.L72:
	.word	.L320-.L319
.L319:
	.half	3
	.word	.L322-.L321
.L321:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L322:
	.byte	4,2,5,47,7,0,5,2
	.word	.L24
	.byte	3,143,4,1,4,1,5,5,9
	.half	.L193-.L24
	.byte	3,218,124,1,5,27,7,9
	.half	.L282-.L193
	.byte	3,2,1,5,33,9
	.half	.L323-.L282
	.byte	1,5,1,9
	.half	.L6-.L323
	.byte	3,6,1,7,9
	.half	.L74-.L6
	.byte	0,1,1
.L320:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_Fifo_setChannelUpperWatermark')
	.sect	'.debug_ranges'
.L73:
	.word	-1,.L24,0,.L74-.L24,0,0
.L196:
	.word	-1,.L24,0,.L193-.L24,-1,.L26,0,.L119-.L26,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_Fifo_setChannelLowerWatermark')
	.sect	'.debug_info'
.L75:
	.word	337
	.half	3
	.word	.L76
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L78,.L77
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_Fifo_setChannelLowerWatermark',0,1,117,6,1,1,1
	.word	.L28,.L197,.L27
	.byte	4
	.byte	'fifo',0,1,117,63
	.word	.L151,.L198
	.byte	4
	.byte	'channel',0,1,117,92
	.word	.L153,.L199
	.byte	4
	.byte	'lowerWm',0,1,117,108
	.word	.L155,.L200
	.byte	5
	.word	.L28,.L197
	.byte	6
	.word	.L157,.L28,.L201
	.byte	7
	.word	.L159,.L202
	.byte	7
	.word	.L161,.L203
	.byte	8
	.word	.L163,.L28,.L201
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_Fifo_setChannelLowerWatermark')
	.sect	'.debug_abbrev'
.L76:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,29,1,49
	.byte	16,17,1,18,1,0,0,7,5,0,49,16,2,6,0,0,8,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_Fifo_setChannelLowerWatermark')
	.sect	'.debug_line'
.L77:
	.word	.L325-.L324
.L324:
	.half	3
	.word	.L327-.L326
.L326:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L327:
	.byte	4,2,5,47,7,0,5,2
	.word	.L28
	.byte	3,143,4,1,4,1,5,5,9
	.half	.L201-.L28
	.byte	3,234,124,1,5,27,7,9
	.half	.L328-.L201
	.byte	3,2,1,5,33,9
	.half	.L329-.L328
	.byte	1,5,1,9
	.half	.L7-.L329
	.byte	3,6,1,7,9
	.half	.L79-.L7
	.byte	0,1,1
.L325:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_Fifo_setChannelLowerWatermark')
	.sect	'.debug_ranges'
.L78:
	.word	-1,.L28,0,.L79-.L28,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_Fifo_getChannelStatus')
	.sect	'.debug_info'
.L80:
	.word	379
	.half	3
	.word	.L81
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L83,.L82
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_Fifo_getChannelStatus',0,1,133,1,30
	.word	.L204
	.byte	1,1,1
	.word	.L30,.L205,.L29
	.byte	4
	.byte	'fifo',0,1,133,1,79
	.word	.L151,.L206
	.byte	4
	.byte	'channel',0,1,133,1,108
	.word	.L153,.L207
	.byte	5
	.word	.L30,.L205
	.byte	6
	.byte	'status',0,1,136,1,34
	.word	.L204,.L208
	.byte	6
	.byte	'status_reg',0,1,137,1,34
	.word	.L155,.L209
	.byte	6
	.byte	'index',0,1,138,1,34
	.word	.L210,.L211
	.byte	7
	.word	.L157,.L30,.L212
	.byte	8
	.word	.L159,.L213
	.byte	8
	.word	.L161,.L214
	.byte	9
	.word	.L163,.L30,.L212
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_Fifo_getChannelStatus')
	.sect	'.debug_abbrev'
.L81:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,0,49,16,17
	.byte	1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_Fifo_getChannelStatus')
	.sect	'.debug_line'
.L82:
	.word	.L331-.L330
.L330:
	.half	3
	.word	.L333-.L332
.L332:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L333:
	.byte	4,2,5,47,7,0,5,2
	.word	.L30
	.byte	3,143,4,1,4,1,5,45,9
	.half	.L212-.L30
	.byte	3,248,124,1,5,69,3,1,1,5,45,9
	.half	.L283-.L212
	.byte	3,1,1,5,62,3,2,1,5,36,9
	.half	.L8-.L283
	.byte	3,2,1,5,9,9
	.half	.L334-.L8
	.byte	1,5,20,7,9
	.half	.L335-.L334
	.byte	3,2,1,5,1,3,8,1,5,14,7,9
	.half	.L9-.L335
	.byte	3,124,1,5,62,3,120,1,5,1,7,9
	.half	.L336-.L9
	.byte	3,12,1,7,9
	.half	.L84-.L336
	.byte	0,1,1
.L331:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_Fifo_getChannelStatus')
	.sect	'.debug_ranges'
.L83:
	.word	-1,.L30,0,.L84-.L30,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_Fifo_enableChannelInterrupt')
	.sect	'.debug_info'
.L85:
	.word	358
	.half	3
	.word	.L86
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L88,.L87
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_Fifo_enableChannelInterrupt',0,1,155,1,6,1,1,1
	.word	.L32,.L215,.L31
	.byte	4
	.byte	'fifo',0,1,155,1,61
	.word	.L151,.L216
	.byte	4
	.byte	'channel',0,1,155,1,90
	.word	.L153,.L217
	.byte	4
	.byte	'interrupt',0,1,155,1,131,1
	.word	.L218,.L219
	.byte	5
	.word	.L32,.L215
	.byte	6
	.byte	'irq_en',0,1,158,1,26
	.word	.L220,.L221
	.byte	7
	.word	.L157,.L32,.L222
	.byte	8
	.word	.L159,.L223
	.byte	8
	.word	.L161,.L224
	.byte	9
	.word	.L163,.L225
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_Fifo_enableChannelInterrupt')
	.sect	'.debug_abbrev'
.L86:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,0,49,16,85,6,0,0
	.byte	0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_Fifo_enableChannelInterrupt')
	.sect	'.debug_line'
.L87:
	.word	.L338-.L337
.L337:
	.half	3
	.word	.L340-.L339
.L339:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L340:
	.byte	4,2,5,47,7,0,5,2
	.word	.L32
	.byte	3,143,4,1,4,1,5,13,9
	.half	.L222-.L32
	.byte	3,144,125,1,5,1,9
	.half	.L285-.L222
	.byte	3,1,1,7,9
	.half	.L89-.L285
	.byte	0,1,1
.L338:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_Fifo_enableChannelInterrupt')
	.sect	'.debug_ranges'
.L88:
	.word	-1,.L32,0,.L89-.L32,0,0
.L225:
	.word	-1,.L32,0,.L222-.L32,-1,.L34,0,.L129-.L34,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_Fifo_disableChannelInterrupt')
	.sect	'.debug_info'
.L90:
	.word	363
	.half	3
	.word	.L91
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L93,.L92
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_Fifo_disableChannelInterrupt',0,1,164,1,6,1,1,1
	.word	.L36,.L226,.L35
	.byte	4
	.byte	'fifo',0,1,164,1,62
	.word	.L151,.L227
	.byte	4
	.byte	'channel',0,1,164,1,91
	.word	.L153,.L228
	.byte	4
	.byte	'interrupt',0,1,164,1,132,1
	.word	.L218,.L229
	.byte	5
	.word	.L36,.L226
	.byte	6
	.byte	'irq_en',0,1,167,1,26
	.word	.L220,.L230
	.byte	7
	.word	.L157,.L36,.L231
	.byte	8
	.word	.L159,.L232
	.byte	8
	.word	.L161,.L233
	.byte	9
	.word	.L163,.L36,.L231
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_Fifo_disableChannelInterrupt')
	.sect	'.debug_abbrev'
.L91:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,0,49,16,17,1,18
	.byte	1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_Fifo_disableChannelInterrupt')
	.sect	'.debug_line'
.L92:
	.word	.L342-.L341
.L341:
	.half	3
	.word	.L344-.L343
.L343:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L344:
	.byte	4,2,5,47,7,0,5,2
	.word	.L36
	.byte	3,143,4,1,4,1,5,13,9
	.half	.L231-.L36
	.byte	3,153,125,1,5,1,9
	.half	.L345-.L231
	.byte	3,1,1,7,9
	.half	.L94-.L345
	.byte	0,1,1
.L342:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_Fifo_disableChannelInterrupt')
	.sect	'.debug_ranges'
.L93:
	.word	-1,.L36,0,.L94-.L36,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_Fifo_setChannelInterrupt')
	.sect	'.debug_info'
.L95:
	.word	362
	.half	3
	.word	.L96
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L98,.L97
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_Fifo_setChannelInterrupt',0,1,173,1,6,1,1,1
	.word	.L38,.L234,.L37
	.byte	4
	.byte	'fifo',0,1,173,1,58
	.word	.L151,.L235
	.byte	4
	.byte	'channel',0,1,173,1,87
	.word	.L153,.L236
	.byte	4
	.byte	'interrupt',0,1,173,1,128,1
	.word	.L218,.L237
	.byte	5
	.word	.L38,.L234
	.byte	6
	.byte	'irq_force',0,1,176,1,26
	.word	.L220,.L238
	.byte	7
	.word	.L157,.L38,.L239
	.byte	8
	.word	.L159,.L240
	.byte	8
	.word	.L161,.L241
	.byte	9
	.word	.L163,.L38,.L239
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_Fifo_setChannelInterrupt')
	.sect	'.debug_abbrev'
.L96:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,0,49,16,17,1,18
	.byte	1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_Fifo_setChannelInterrupt')
	.sect	'.debug_line'
.L97:
	.word	.L347-.L346
.L346:
	.half	3
	.word	.L349-.L348
.L348:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L349:
	.byte	4,2,5,47,7,0,5,2
	.word	.L38
	.byte	3,143,4,1,4,1,5,20,9
	.half	.L239-.L38
	.byte	3,162,125,1,5,6,1,5,30,9
	.half	.L350-.L239
	.byte	1,5,16,9
	.half	.L351-.L350
	.byte	1,5,1,9
	.half	.L352-.L351
	.byte	3,1,1,7,9
	.half	.L99-.L352
	.byte	0,1,1
.L347:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_Fifo_setChannelInterrupt')
	.sect	'.debug_ranges'
.L98:
	.word	-1,.L38,0,.L99-.L38,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_F2a_enableStream')
	.sect	'.debug_info'
.L100:
	.word	345
	.half	3
	.word	.L101
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L103,.L102
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_F2a_enableStream',0,1,182,1,6,1,1,1
	.word	.L40,.L242,.L39
	.byte	4
	.byte	'f2a',0,1,182,1,49
	.word	.L243,.L244
	.byte	4
	.byte	'f2aStream',0,1,182,1,75
	.word	.L245,.L246
	.byte	5
	.word	.L40,.L242
	.byte	6
	.word	.L247,.L40,.L248
	.byte	7
	.word	.L249,.L250
	.byte	8
	.word	.L251,.L252
	.byte	0,6
	.word	.L253,.L248,.L254
	.byte	7
	.word	.L255,.L256
	.byte	7
	.word	.L257,.L258
	.byte	7
	.word	.L259,.L260
	.byte	8
	.word	.L261,.L262
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_F2a_enableStream')
	.sect	'.debug_abbrev'
.L101:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,29,1,49
	.byte	16,17,1,18,1,0,0,7,5,0,49,16,2,6,0,0,8,11,0,49,16,85,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_F2a_enableStream')
	.sect	'.debug_line'
.L102:
	.word	.L354-.L353
.L353:
	.half	3
	.word	.L356-.L355
.L355:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L356:
	.byte	4,2,5,43,7,0,5,2
	.word	.L40
	.byte	3,143,5,1,4,1,5,35,9
	.half	.L248-.L40
	.byte	3,170,124,1,5,89,1,5,1,9
	.half	.L254-.L248
	.byte	3,4,1,7,9
	.half	.L104-.L254
	.byte	0,1,1
.L354:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_F2a_enableStream')
	.sect	'.debug_ranges'
.L103:
	.word	-1,.L40,0,.L104-.L40,0,0
.L252:
	.word	-1,.L40,0,.L248-.L40,-1,.L44,0,.L124-.L44,-1,.L46,0,.L149-.L46,0,0
.L262:
	.word	-1,.L40,.L248-.L40,.L254-.L40,-1,.L42,0,.L139-.L42,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_F2a_disableStream')
	.sect	'.debug_info'
.L105:
	.word	354
	.half	3
	.word	.L106
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L108,.L107
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_F2a_disableStream',0,1,193,1,6,1,1,1
	.word	.L48,.L263,.L47
	.byte	4
	.byte	'f2a',0,1,193,1,50
	.word	.L243,.L264
	.byte	4
	.byte	'f2aStream',0,1,193,1,76
	.word	.L245,.L265
	.byte	5
	.word	.L48,.L263
	.byte	6
	.word	.L247,.L48,.L266
	.byte	7
	.word	.L249,.L267
	.byte	8
	.word	.L251,.L48,.L266
	.byte	0,6
	.word	.L253,.L266,.L268
	.byte	7
	.word	.L255,.L269
	.byte	7
	.word	.L257,.L270
	.byte	7
	.word	.L259,.L271
	.byte	8
	.word	.L261,.L266,.L268
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_F2a_disableStream')
	.sect	'.debug_abbrev'
.L106:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,29,1,49
	.byte	16,17,1,18,1,0,0,7,5,0,49,16,2,6,0,0,8,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_F2a_disableStream')
	.sect	'.debug_line'
.L107:
	.word	.L358-.L357
.L357:
	.half	3
	.word	.L360-.L359
.L359:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L360:
	.byte	4,2,5,43,7,0,5,2
	.word	.L48
	.byte	3,143,5,1,4,1,5,35,9
	.half	.L266-.L48
	.byte	3,181,124,1,5,90,1,5,1,9
	.half	.L268-.L266
	.byte	3,4,1,7,9
	.half	.L109-.L268
	.byte	0,1,1
.L358:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_F2a_disableStream')
	.sect	'.debug_ranges'
.L108:
	.word	-1,.L48,0,.L109-.L48,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_F2a_getStreamState')
	.sect	'.debug_info'
.L110:
	.word	329
	.half	3
	.word	.L111
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L113,.L112
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_F2a_getStreamState',0,1,204,1,27
	.word	.L272
	.byte	1,1,1
	.word	.L50,.L273,.L49
	.byte	4
	.byte	'f2a',0,1,204,1,72
	.word	.L243,.L274
	.byte	4
	.byte	'f2aStream',0,1,204,1,98
	.word	.L245,.L275
	.byte	5
	.word	.L50,.L273
	.byte	6
	.byte	'f2a_enable',0,1,207,1,22
	.word	.L155,.L276
	.byte	7
	.word	.L247,.L50,.L277
	.byte	8
	.word	.L249,.L278
	.byte	9
	.word	.L251,.L50,.L277
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_F2a_getStreamState')
	.sect	'.debug_abbrev'
.L111:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,0,49,16,17
	.byte	1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_F2a_getStreamState')
	.sect	'.debug_line'
.L112:
	.word	.L362-.L361
.L361:
	.half	3
	.word	.L364-.L363
.L363:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L364:
	.byte	4,2,5,43,7,0,5,2
	.word	.L50
	.byte	3,143,5,1,4,1,5,34,9
	.half	.L277-.L50
	.byte	3,193,124,1,5,49,3,126,1,5,20,9
	.half	.L289-.L277
	.byte	3,2,1,5,30,9
	.half	.L365-.L289
	.byte	1,5,16,9
	.half	.L290-.L365
	.byte	1,5,51,9
	.half	.L366-.L290
	.byte	3,2,1,5,12,9
	.half	.L291-.L366
	.byte	1,5,1,3,1,1,7,9
	.half	.L114-.L291
	.byte	0,1,1
.L362:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_F2a_getStreamState')
	.sect	'.debug_ranges'
.L113:
	.word	-1,.L50,0,.L114-.L50,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_2')
	.sect	'.debug_info'
.L115:
	.word	192
	.half	3
	.word	.L116
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L118,.L117
	.byte	2
	.word	.L51
	.byte	3
	.byte	'.cocofun_2',0,1,101,6,1
	.word	.L26,.L119,.L25
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_2')
	.sect	'.debug_abbrev'
.L116:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_2')
	.sect	'.debug_line'
.L117:
	.word	.L368-.L367
.L367:
	.half	3
	.word	.L370-.L369
.L369:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L370:
	.byte	4,2,5,47,7,0,5,2
	.word	.L26
	.byte	3,143,4,1,5,48,9
	.half	.L281-.L26
	.byte	3,48,1,5,84,9
	.half	.L371-.L281
	.byte	1,5,22,9
	.half	.L372-.L371
	.byte	1,9
	.half	.L119-.L372
	.byte	0,1,1,4,2,5,47,0,5,2
	.word	.L26
	.byte	3,143,4,1,5,48,9
	.half	.L281-.L26
	.byte	3,48,1,5,84,9
	.half	.L371-.L281
	.byte	1,5,22,9
	.half	.L372-.L371
	.byte	1,9
	.half	.L119-.L372
	.byte	0,1,1
.L368:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_2')
	.sect	'.debug_ranges'
.L118:
	.word	-1,.L26,0,.L119-.L26,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_3')
	.sect	'.debug_info'
.L120:
	.word	193
	.half	3
	.word	.L121
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L123,.L122
	.byte	2
	.word	.L51
	.byte	3
	.byte	'.cocofun_3',0,1,182,1,6,1
	.word	.L44,.L124,.L43
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_3')
	.sect	'.debug_abbrev'
.L121:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_3')
	.sect	'.debug_line'
.L122:
	.word	.L374-.L373
.L373:
	.half	3
	.word	.L376-.L375
.L375:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0,0
.L376:
	.byte	4,2,5,43,7,0,5,2
	.word	.L44
	.byte	3,143,5,1,4,1,5,35,9
	.half	.L286-.L44
	.byte	3,171,124,1,5,49,9
	.half	.L377-.L286
	.byte	1,5,45,9
	.half	.L378-.L377
	.byte	1,4,3,5,36,3,179,127,1,5,66,9
	.half	.L379-.L378
	.byte	1,5,64,9
	.half	.L380-.L379
	.byte	1,9
	.half	.L124-.L380
	.byte	0,1,1,4,2,5,43,0,5,2
	.word	.L44
	.byte	3,143,5,1,4,1,5,35,9
	.half	.L286-.L44
	.byte	3,182,124,1,5,49,9
	.half	.L377-.L286
	.byte	1,5,45,9
	.half	.L378-.L377
	.byte	1,4,3,5,36,3,168,127,1,5,66,9
	.half	.L379-.L378
	.byte	1,5,64,9
	.half	.L380-.L379
	.byte	1,9
	.half	.L124-.L380
	.byte	0,1,1
.L374:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_3')
	.sect	'.debug_ranges'
.L123:
	.word	-1,.L44,0,.L124-.L44,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_4')
	.sect	'.debug_info'
.L125:
	.word	193
	.half	3
	.word	.L126
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L128,.L127
	.byte	2
	.word	.L51
	.byte	3
	.byte	'.cocofun_4',0,1,155,1,6,1
	.word	.L34,.L129,.L33
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_4')
	.sect	'.debug_abbrev'
.L126:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_4')
	.sect	'.debug_line'
.L127:
	.word	.L382-.L381
.L381:
	.half	3
	.word	.L384-.L383
.L383:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L384:
	.byte	4,2,5,47,7,0,5,2
	.word	.L34
	.byte	3,143,4,1,4,1,5,17,9
	.half	.L284-.L34
	.byte	3,144,125,1,5,6,1,5,27,9
	.half	.L385-.L284
	.byte	1,9
	.half	.L129-.L385
	.byte	0,1,1,4,2,5,47,0,5,2
	.word	.L34
	.byte	3,143,4,1,4,1,5,17,9
	.half	.L284-.L34
	.byte	3,153,125,1,5,6,1,5,27,9
	.half	.L385-.L284
	.byte	1,3,119,1,7,9
	.half	.L129-.L385
	.byte	0,1,1
.L382:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_4')
	.sect	'.debug_ranges'
.L128:
	.word	-1,.L34,0,.L129-.L34,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_5')
	.sect	'.debug_info'
.L130:
	.word	192
	.half	3
	.word	.L131
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L133,.L132
	.byte	2
	.word	.L51
	.byte	3
	.byte	'.cocofun_5',0,1,53,6,1
	.word	.L16,.L134,.L15
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_5')
	.sect	'.debug_abbrev'
.L131:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_5')
	.sect	'.debug_line'
.L132:
	.word	.L387-.L386
.L386:
	.half	3
	.word	.L389-.L388
.L388:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L389:
	.byte	4,2,5,47,7,0,5,2
	.word	.L16
	.byte	3,143,4,1,5,40,9
	.half	.L280-.L16
	.byte	3,34,1,9
	.half	.L134-.L280
	.byte	0,1,1,4,2,5,47,0,5,2
	.word	.L16
	.byte	3,143,4,1,5,40,9
	.half	.L280-.L16
	.byte	3,34,1,9
	.half	.L134-.L280
	.byte	0,1,1
.L387:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_5')
	.sect	'.debug_ranges'
.L133:
	.word	-1,.L16,0,.L134-.L16,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_6')
	.sect	'.debug_info'
.L135:
	.word	193
	.half	3
	.word	.L136
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L138,.L137
	.byte	2
	.word	.L51
	.byte	3
	.byte	'.cocofun_6',0,1,182,1,6,1
	.word	.L42,.L139,.L41
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_6')
	.sect	'.debug_abbrev'
.L136:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_6')
	.sect	'.debug_line'
.L137:
	.word	.L391-.L390
.L390:
	.half	3
	.word	.L393-.L392
.L392:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\0_Src\\4_McHal\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0,0
.L393:
	.byte	5,89,7,0,5,2
	.word	.L42
	.byte	3,185,1,1,5,77,9
	.half	.L287-.L42
	.byte	1,4,2,5,83,9
	.half	.L394-.L287
	.byte	3,180,127,1,5,75,9
	.half	.L395-.L394
	.byte	1,5,33,1,9
	.half	.L139-.L395
	.byte	0,1,1,5,90,0,5,2
	.word	.L42
	.byte	3,196,1,1,5,78,9
	.half	.L287-.L42
	.byte	1,4,2,5,83,9
	.half	.L394-.L287
	.byte	3,169,127,1,5,75,9
	.half	.L395-.L394
	.byte	1,5,33,1,9
	.half	.L139-.L395
	.byte	0,1,1
.L391:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_6')
	.sect	'.debug_ranges'
.L138:
	.word	-1,.L42,0,.L139-.L42,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_7')
	.sect	'.debug_info'
.L140:
	.word	192
	.half	3
	.word	.L141
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L143,.L142
	.byte	2
	.word	.L51
	.byte	3
	.byte	'.cocofun_7',0,1,53,6,1
	.word	.L18,.L144,.L17
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_7')
	.sect	'.debug_abbrev'
.L141:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_7')
	.sect	'.debug_line'
.L142:
	.word	.L397-.L396
.L396:
	.half	3
	.word	.L399-.L398
.L398:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L399:
	.byte	4,2,5,52,7,0,5,2
	.word	.L18
	.byte	3,143,4,1,5,47,1,5,66,9
	.half	.L400-.L18
	.byte	1,5,51,9
	.half	.L279-.L400
	.byte	1,5,57,9
	.half	.L401-.L279
	.byte	1,5,65,9
	.half	.L402-.L401
	.byte	1,9
	.half	.L144-.L402
	.byte	0,1,1,4,2,5,52,0,5,2
	.word	.L18
	.byte	3,143,4,1,5,47,1,5,66,9
	.half	.L400-.L18
	.byte	1,5,51,9
	.half	.L279-.L400
	.byte	1,5,57,9
	.half	.L401-.L279
	.byte	1,5,65,9
	.half	.L402-.L401
	.byte	1,9
	.half	.L144-.L402
	.byte	0,1,1,4,2,5,52,0,5,2
	.word	.L18
	.byte	3,143,4,1,5,47,1,5,66,9
	.half	.L400-.L18
	.byte	1,5,51,9
	.half	.L279-.L400
	.byte	1,5,57,9
	.half	.L401-.L279
	.byte	1,5,65,9
	.half	.L402-.L401
	.byte	1,5,5,9
	.half	.L403-.L402
	.byte	1,5,65,9
	.half	.L404-.L403
	.byte	1,7,9
	.half	.L144-.L404
	.byte	0,1,1,4,2,5,52,0,5,2
	.word	.L18
	.byte	3,143,4,1,5,47,1,5,66,9
	.half	.L400-.L18
	.byte	1,5,51,9
	.half	.L279-.L400
	.byte	1,5,57,9
	.half	.L401-.L279
	.byte	1,5,65,9
	.half	.L402-.L401
	.byte	1,9
	.half	.L144-.L402
	.byte	0,1,1,4,2,5,52,0,5,2
	.word	.L18
	.byte	3,143,4,1,5,47,1,5,66,9
	.half	.L400-.L18
	.byte	1,5,51,9
	.half	.L279-.L400
	.byte	1,5,57,9
	.half	.L401-.L279
	.byte	1,5,65,9
	.half	.L402-.L401
	.byte	1,9
	.half	.L144-.L402
	.byte	0,1,1,4,2,5,52,0,5,2
	.word	.L18
	.byte	3,143,4,1,5,47,1,5,66,9
	.half	.L400-.L18
	.byte	1,5,51,9
	.half	.L279-.L400
	.byte	1,5,57,9
	.half	.L401-.L279
	.byte	1,5,65,9
	.half	.L402-.L401
	.byte	1,5,5,9
	.half	.L403-.L402
	.byte	1,5,65,9
	.half	.L404-.L403
	.byte	1,7,9
	.half	.L144-.L404
	.byte	0,1,1,4,2,5,52,0,5,2
	.word	.L18
	.byte	3,143,4,1,5,47,1,5,66,9
	.half	.L400-.L18
	.byte	1,5,51,9
	.half	.L279-.L400
	.byte	1,5,57,9
	.half	.L401-.L279
	.byte	1,5,65,9
	.half	.L402-.L401
	.byte	1,5,5,9
	.half	.L403-.L402
	.byte	1,5,65,9
	.half	.L404-.L403
	.byte	1,7,9
	.half	.L144-.L404
	.byte	0,1,1,4,2,5,52,0,5,2
	.word	.L18
	.byte	3,143,4,1,5,47,1,5,66,9
	.half	.L400-.L18
	.byte	1,5,51,9
	.half	.L279-.L400
	.byte	1,5,57,9
	.half	.L401-.L279
	.byte	1,5,65,9
	.half	.L402-.L401
	.byte	1,5,5,9
	.half	.L403-.L402
	.byte	1,5,65,9
	.half	.L404-.L403
	.byte	1,7,9
	.half	.L144-.L404
	.byte	0,1,1,4,2,5,52,0,5,2
	.word	.L18
	.byte	3,143,4,1,5,47,1,5,66,9
	.half	.L400-.L18
	.byte	1,5,51,9
	.half	.L279-.L400
	.byte	1,5,57,9
	.half	.L401-.L279
	.byte	1,5,65,9
	.half	.L402-.L401
	.byte	1,5,5,9
	.half	.L403-.L402
	.byte	1,5,65,9
	.half	.L404-.L403
	.byte	1,7,9
	.half	.L144-.L404
	.byte	0,1,1
.L397:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_7')
	.sect	'.debug_ranges'
.L143:
	.word	-1,.L18,0,.L144-.L18,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_8')
	.sect	'.debug_info'
.L145:
	.word	193
	.half	3
	.word	.L146
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC375_Ethernet\\Debug\\',0,12,1
	.word	.L148,.L147
	.byte	2
	.word	.L51
	.byte	3
	.byte	'.cocofun_8',0,1,182,1,6,1
	.word	.L46,.L149,.L45
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_8')
	.sect	'.debug_abbrev'
.L146:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_8')
	.sect	'.debug_line'
.L147:
	.word	.L406-.L405
.L405:
	.half	3
	.word	.L408-.L407
.L407:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L408:
	.byte	4,2,5,43,7,0,5,2
	.word	.L46
	.byte	3,143,5,1,5,48,9
	.half	.L409-.L46
	.byte	1,5,47,9
	.half	.L410-.L409
	.byte	1,5,5,9
	.half	.L411-.L410
	.byte	1,9
	.half	.L149-.L411
	.byte	0,1,1,4,2,5,43,0,5,2
	.word	.L46
	.byte	3,143,5,1,5,48,9
	.half	.L409-.L46
	.byte	1,5,47,9
	.half	.L410-.L409
	.byte	1,5,5,9
	.half	.L411-.L410
	.byte	1,9
	.half	.L149-.L411
	.byte	0,1,1,4,2,5,43,0,5,2
	.word	.L46
	.byte	3,143,5,1,5,48,9
	.half	.L409-.L46
	.byte	1,5,47,9
	.half	.L410-.L409
	.byte	1,5,5,9
	.half	.L411-.L410
	.byte	1,9
	.half	.L149-.L411
	.byte	0,1,1
.L406:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_8')
	.sect	'.debug_ranges'
.L148:
	.word	-1,.L46,0,.L149-.L46,0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_2')
	.sect	'.debug_loc'
.L25:
	.word	-1,.L26,0,.L119-.L26
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_3')
	.sect	'.debug_loc'
.L43:
	.word	-1,.L44,0,.L124-.L44
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_4')
	.sect	'.debug_loc'
.L33:
	.word	-1,.L34,0,.L129-.L34
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_5')
	.sect	'.debug_loc'
.L15:
	.word	-1,.L16,0,.L134-.L16
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_6')
	.sect	'.debug_loc'
.L41:
	.word	-1,.L42,0,.L139-.L42
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_7')
	.sect	'.debug_loc'
.L17:
	.word	-1,.L18,0,.L144-.L18
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_8')
	.sect	'.debug_loc'
.L45:
	.word	-1,.L46,0,.L149-.L46
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_F2a_disableStream')
	.sect	'.debug_loc'
.L47:
	.word	-1,.L48,0,.L263-.L48
	.half	2
	.byte	138,0
	.word	0,0
.L269:
	.word	0,0
.L264:
	.word	-1,.L48,.L46-.L48,.L149-.L48
	.half	1
	.byte	84
	.word	.L286-.L48,.L124-.L48
	.half	1
	.byte	84
	.word	.L287-.L48,.L139-.L48
	.half	1
	.byte	84
	.word	.L266-.L48,.L263-.L48
	.half	1
	.byte	84
	.word	0,0
.L267:
	.word	0,0
.L265:
	.word	-1,.L48,.L46-.L48,.L149-.L48
	.half	1
	.byte	85
	.word	.L286-.L48,.L124-.L48
	.half	1
	.byte	85
	.word	.L266-.L48,.L268-.L48
	.half	1
	.byte	85
	.word	0,0
.L270:
	.word	0,0
.L271:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_F2a_enableStream')
	.sect	'.debug_loc'
.L39:
	.word	-1,.L40,0,.L242-.L40
	.half	2
	.byte	138,0
	.word	0,0
.L256:
	.word	0,0
.L244:
	.word	-1,.L40,.L46-.L40,.L149-.L40
	.half	1
	.byte	84
	.word	.L286-.L40,.L124-.L40
	.half	1
	.byte	84
	.word	.L287-.L40,.L288-.L40
	.half	1
	.byte	84
	.word	.L254-.L40,.L242-.L40
	.half	1
	.byte	84
	.word	0,0
.L250:
	.word	0,0
.L246:
	.word	-1,.L40,.L46-.L40,.L149-.L40
	.half	1
	.byte	85
	.word	.L286-.L40,.L124-.L40
	.half	1
	.byte	85
	.word	0,0
.L258:
	.word	0,0
.L260:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_F2a_getStreamState')
	.sect	'.debug_loc'
.L49:
	.word	-1,.L50,0,.L273-.L50
	.half	2
	.byte	138,0
	.word	0,0
.L274:
	.word	-1,.L50,.L46-.L50,.L149-.L50
	.half	1
	.byte	84
	.word	.L277-.L50,.L273-.L50
	.half	1
	.byte	84
	.word	0,0
.L278:
	.word	0,0
.L275:
	.word	-1,.L50,.L46-.L50,.L149-.L50
	.half	1
	.byte	85
	.word	.L277-.L50,.L289-.L50
	.half	1
	.byte	85
	.word	0,0
.L276:
	.word	-1,.L50,.L290-.L50,.L291-.L50
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_Fifo_disableChannelInterrupt')
	.sect	'.debug_loc'
.L35:
	.word	-1,.L36,0,.L226-.L36
	.half	2
	.byte	138,0
	.word	0,0
.L228:
	.word	-1,.L36,.L18-.L36,.L279-.L36
	.half	1
	.byte	85
	.word	0,0
.L233:
	.word	0,0
.L227:
	.word	-1,.L36,.L18-.L36,.L144-.L36
	.half	1
	.byte	84
	.word	.L284-.L36,.L129-.L36
	.half	1
	.byte	84
	.word	.L231-.L36,.L226-.L36
	.half	1
	.byte	84
	.word	0,0
.L232:
	.word	0,0
.L229:
	.word	-1,.L36,.L18-.L36,.L144-.L36
	.half	1
	.byte	86
	.word	.L284-.L36,.L129-.L36
	.half	1
	.byte	86
	.word	.L231-.L36,.L226-.L36
	.half	1
	.byte	86
	.word	0,0
.L230:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_Fifo_enableChannelInterrupt')
	.sect	'.debug_loc'
.L31:
	.word	-1,.L32,0,.L215-.L32
	.half	2
	.byte	138,0
	.word	0,0
.L217:
	.word	-1,.L32,.L18-.L32,.L279-.L32
	.half	1
	.byte	85
	.word	0,0
.L224:
	.word	0,0
.L216:
	.word	-1,.L32,.L18-.L32,.L144-.L32
	.half	1
	.byte	84
	.word	.L284-.L32,.L129-.L32
	.half	1
	.byte	84
	.word	.L285-.L32,.L215-.L32
	.half	1
	.byte	84
	.word	0,0
.L223:
	.word	0,0
.L219:
	.word	-1,.L32,.L18-.L32,.L144-.L32
	.half	1
	.byte	86
	.word	.L284-.L32,.L129-.L32
	.half	1
	.byte	86
	.word	.L285-.L32,.L215-.L32
	.half	1
	.byte	86
	.word	0,0
.L221:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_Fifo_getChannelStatus')
	.sect	'.debug_loc'
.L29:
	.word	-1,.L30,0,.L205-.L30
	.half	2
	.byte	138,0
	.word	0,0
.L207:
	.word	-1,.L30,.L18-.L30,.L279-.L30
	.half	1
	.byte	85
	.word	0,0
.L214:
	.word	0,0
.L206:
	.word	-1,.L30,.L18-.L30,.L144-.L30
	.half	1
	.byte	84
	.word	.L212-.L30,.L205-.L30
	.half	1
	.byte	84
	.word	0,0
.L213:
	.word	0,0
.L211:
	.word	-1,.L30,.L8-.L30,.L205-.L30
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L208:
	.word	-1,.L30,.L283-.L30,.L205-.L30
	.half	1
	.byte	82
	.word	0,0
.L209:
	.word	-1,.L30,.L283-.L30,.L205-.L30
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_Fifo_setChannelEndAddress')
	.sect	'.debug_loc'
.L13:
	.word	-1,.L14,0,.L150-.L14
	.half	2
	.byte	138,0
	.word	0,0
.L156:
	.word	-1,.L14,.L18-.L14,.L144-.L14
	.half	1
	.byte	86
	.word	.L280-.L14,.L134-.L14
	.half	1
	.byte	86
	.word	.L158-.L14,.L150-.L14
	.half	1
	.byte	86
	.word	0,0
.L154:
	.word	-1,.L14,.L18-.L14,.L279-.L14
	.half	1
	.byte	85
	.word	0,0
.L162:
	.word	0,0
.L170:
	.word	0,0
.L152:
	.word	-1,.L14,.L18-.L14,.L144-.L14
	.half	1
	.byte	84
	.word	.L280-.L14,.L134-.L14
	.half	1
	.byte	84
	.word	.L158-.L14,.L150-.L14
	.half	1
	.byte	84
	.word	0,0
.L160:
	.word	0,0
.L168:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_Fifo_setChannelInterrupt')
	.sect	'.debug_loc'
.L37:
	.word	-1,.L38,0,.L234-.L38
	.half	2
	.byte	138,0
	.word	0,0
.L236:
	.word	-1,.L38,.L18-.L38,.L279-.L38
	.half	1
	.byte	85
	.word	0,0
.L241:
	.word	0,0
.L235:
	.word	-1,.L38,.L18-.L38,.L144-.L38
	.half	1
	.byte	84
	.word	.L239-.L38,.L234-.L38
	.half	1
	.byte	84
	.word	0,0
.L240:
	.word	0,0
.L237:
	.word	-1,.L38,.L18-.L38,.L144-.L38
	.half	1
	.byte	86
	.word	.L239-.L38,.L234-.L38
	.half	1
	.byte	86
	.word	0,0
.L238:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_Fifo_setChannelLowerWatermark')
	.sect	'.debug_loc'
.L27:
	.word	-1,.L28,0,.L197-.L28
	.half	2
	.byte	138,0
	.word	0,0
.L199:
	.word	-1,.L28,.L18-.L28,.L279-.L28
	.half	1
	.byte	85
	.word	0,0
.L203:
	.word	0,0
.L198:
	.word	-1,.L28,.L18-.L28,.L144-.L28
	.half	1
	.byte	84
	.word	.L281-.L28,.L119-.L28
	.half	1
	.byte	84
	.word	.L201-.L28,.L197-.L28
	.half	1
	.byte	84
	.word	0,0
.L202:
	.word	0,0
.L200:
	.word	-1,.L28,.L18-.L28,.L144-.L28
	.half	1
	.byte	86
	.word	.L281-.L28,.L119-.L28
	.half	1
	.byte	86
	.word	.L201-.L28,.L197-.L28
	.half	1
	.byte	86
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_Fifo_setChannelSize')
	.sect	'.debug_loc'
.L21:
	.word	-1,.L22,0,.L179-.L22
	.half	2
	.byte	138,0
	.word	0,0
.L181:
	.word	-1,.L22,.L18-.L22,.L279-.L22
	.half	1
	.byte	85
	.word	0,0
.L185:
	.word	0,0
.L188:
	.word	0,0
.L180:
	.word	-1,.L22,.L18-.L22,.L144-.L22
	.half	1
	.byte	84
	.word	.L280-.L22,.L134-.L22
	.half	1
	.byte	84
	.word	.L183-.L22,.L179-.L22
	.half	1
	.byte	84
	.word	0,0
.L184:
	.word	0,0
.L187:
	.word	0,0
.L182:
	.word	-1,.L22,.L18-.L22,.L144-.L22
	.half	1
	.byte	86
	.word	.L280-.L22,.L134-.L22
	.half	1
	.byte	86
	.word	.L183-.L22,.L179-.L22
	.half	1
	.byte	86
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_Fifo_setChannelStartAddress')
	.sect	'.debug_loc'
.L19:
	.word	-1,.L20,0,.L172-.L20
	.half	2
	.byte	138,0
	.word	0,0
.L175:
	.word	-1,.L20,.L18-.L20,.L144-.L20
	.half	1
	.byte	86
	.word	.L176-.L20,.L172-.L20
	.half	1
	.byte	86
	.word	0,0
.L174:
	.word	-1,.L20,.L18-.L20,.L279-.L20
	.half	1
	.byte	85
	.word	0,0
.L178:
	.word	0,0
.L173:
	.word	-1,.L20,.L18-.L20,.L144-.L20
	.half	1
	.byte	84
	.word	.L176-.L20,.L172-.L20
	.half	1
	.byte	84
	.word	0,0
.L177:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_Fifo_setChannelUpperWatermark')
	.sect	'.debug_loc'
.L23:
	.word	-1,.L24,0,.L189-.L24
	.half	2
	.byte	138,0
	.word	0,0
.L191:
	.word	-1,.L24,.L18-.L24,.L279-.L24
	.half	1
	.byte	85
	.word	0,0
.L195:
	.word	0,0
.L190:
	.word	-1,.L24,.L18-.L24,.L144-.L24
	.half	1
	.byte	84
	.word	.L281-.L24,.L119-.L24
	.half	1
	.byte	84
	.word	.L282-.L24,.L189-.L24
	.half	1
	.byte	84
	.word	0,0
.L194:
	.word	0,0
.L192:
	.word	-1,.L24,.L18-.L24,.L144-.L24
	.half	1
	.byte	86
	.word	.L281-.L24,.L119-.L24
	.half	1
	.byte	86
	.word	.L282-.L24,.L189-.L24
	.half	1
	.byte	86
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L412:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_Fifo_setChannelEndAddress')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L14,.L150-.L14
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_Fifo_setChannelStartAddress')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L20,.L172-.L20
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_Fifo_setChannelSize')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L22,.L179-.L22
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_Fifo_setChannelUpperWatermark')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L24,.L189-.L24
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_Fifo_setChannelLowerWatermark')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L28,.L197-.L28
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_Fifo_getChannelStatus')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L30,.L205-.L30
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_Fifo_enableChannelInterrupt')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L32,.L215-.L32
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_Fifo_disableChannelInterrupt')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L36,.L226-.L36
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_Fifo_setChannelInterrupt')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L38,.L234-.L38
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_F2a_enableStream')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L40,.L242-.L40
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_F2a_disableStream')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L48,.L263-.L48
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_F2a_getStreamState')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L50,.L273-.L50
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L413:
	.word	52
	.word	-1
	.byte	3,0,2,1,40,12,26,0,9,40,27,155,0,7,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36
	.byte	8,37,8,38,8,39,0
	.sdecl	'.debug_frame',debug,cluster('.cocofun_5')
	.sect	'.debug_frame'
	.word	24
	.word	.L413,.L16,.L134-.L16
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_7')
	.sect	'.debug_frame'
	.word	24
	.word	.L413,.L18,.L144-.L18
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_2')
	.sect	'.debug_frame'
	.word	24
	.word	.L413,.L26,.L119-.L26
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_4')
	.sect	'.debug_frame'
	.word	24
	.word	.L413,.L34,.L129-.L34
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_6')
	.sect	'.debug_frame'
	.word	24
	.word	.L413,.L42,.L139-.L42
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_3')
	.sect	'.debug_frame'
	.word	24
	.word	.L413,.L44,.L124-.L44
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_8')
	.sect	'.debug_frame'
	.word	24
	.word	.L413,.L46,.L149-.L46
	.byte	8,18,8,19,8,20,8,21,8,22,8,23


	; Module end
