{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1516000002387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1516000002388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 15 15:06:42 2018 " "Processing started: Mon Jan 15 15:06:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1516000002388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1516000002388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ADC -c ADC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1516000002388 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_8_1200mv_85c_slow.vo E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/simulation/modelsim/ simulation " "Generated file ADC_8_1200mv_85c_slow.vo in folder \"E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1516000003616 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_8_1200mv_0c_slow.vo E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/simulation/modelsim/ simulation " "Generated file ADC_8_1200mv_0c_slow.vo in folder \"E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1516000003937 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_min_1200mv_0c_fast.vo E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/simulation/modelsim/ simulation " "Generated file ADC_min_1200mv_0c_fast.vo in folder \"E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1516000004264 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC.vo E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/simulation/modelsim/ simulation " "Generated file ADC.vo in folder \"E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1516000004592 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_8_1200mv_85c_v_slow.sdo E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/simulation/modelsim/ simulation " "Generated file ADC_8_1200mv_85c_v_slow.sdo in folder \"E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1516000004925 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_8_1200mv_0c_v_slow.sdo E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/simulation/modelsim/ simulation " "Generated file ADC_8_1200mv_0c_v_slow.sdo in folder \"E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1516000005252 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_min_1200mv_0c_v_fast.sdo E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/simulation/modelsim/ simulation " "Generated file ADC_min_1200mv_0c_v_fast.sdo in folder \"E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1516000005586 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_v.sdo E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/simulation/modelsim/ simulation " "Generated file ADC_v.sdo in folder \"E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1516000005918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1516000006129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 15 15:06:46 2018 " "Processing ended: Mon Jan 15 15:06:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1516000006129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1516000006129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1516000006129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1516000006129 ""}
