/* SPDX-License-Identifier: BSD-3-Clause */
/* Oracle-derived Airoha PCDDR calibration API recovery core. */
#include "recovery_abi.h"

typedef int8_t S8;
typedef int16_t S16;
typedef int32_t S32;
typedef struct {
    U32 reg;
    U32 field;
} REG_TRANSFER_T;

extern void *memset(void *, int, size_t);
extern void *memcpy(void *, const void *, size_t);
extern U8 ef_read_byte(U32 index);
extern U32 u4Dram_Register_Read(void *ctx, U32 reg);
extern U32 vGet_Div_Mode(void *ctx);
extern U32 vPhyByteReadFldAlign(void *ctx, U32 reg, U32 field);
extern void vIO32WriteMsk(void *ctx, U32 reg, U32 value, U32 mask);
extern void __meta_backup_and_set(void *ctx, U8 type, U8 value);
extern void __meta_advance(void *ctx, U8 type);
extern U32 __meta_process_complete(void *ctx, U8 type);
extern void __meta_restore(void *ctx, U8 type);
extern void vPhyByteIO32WriteMsk(void *ctx, U32 reg, U32 value, U32 mask);
extern void vPhyByteIO32WriteMsk_All(void *ctx, U32 reg, U32 value, U32 mask);
extern void vPhyByteWriteFldAlign(void *ctx, U32 reg, U32 value,
                                  U32 field, U32 channel_mask);
extern void vIO32WriteMsk_All(void *ctx, U32 reg, U32 value, U32 mask);
extern S32 is_ddr4_family(void *ctx);
extern S32 is_ddr3_family(void *ctx);
extern U32 uartDisable;
extern int printf(const char *fmt, ...);
extern void DramcTriggerRTSWCMD(void *ctx, void *opaque);
extern void vSetCalibrationResult(void *ctx, U8 cal_type, U8 result);
extern void DramcModeRegWriteByRank(void *ctx, U8 rank, U8 mr, U16 value);
extern U16 gMRVal[];
extern void vPrintCalibrationBasicInfo(void *ctx);
extern void vAutoRefreshSwitch(void *ctx, U32 enable);
extern U32 DramcEngine2Init(void *ctx, U32 test2_1, U32 test2_2, U8 pattern,
                             U8 loop_count, U8 enable_ui_shift);
extern U32 DramcEngine2Run(void *ctx, U32 wr, U8 pattern);
extern void DramcEngine2End(void *ctx);
extern void DramPhyReset(void *ctx);
extern U32 Rx_datlat_K_result_rg_rk1[2];
void dle_factor_handler(void *ctx, U8 value);
extern void udelay(U32 usec);
static void _LoopAryToDelay(void *ctx, REG_TRANSFER_T *ui_reg,
                             REG_TRANSFER_T *mck_reg, U8 count,
                             S8 shift_ui, U8 byte_idx);
void DramcImpedanceSetValue(void *ctx, U32 code, U32 bit5, U32 type);
extern U32 vGet_DDR_Loop_Mode(void *ctx);
extern void CKEFixOnOff(void *ctx, U8 rank, U8 option, U8 all_channels);
extern void DramcBackupRegisters(void *ctx, const U32 *regs, U32 count,
                                  U8 all_channels);
extern void DramcRestoreRegisters(void *ctx, const U32 *regs, U32 count,
                                   U8 all_channels);
extern void DramcBackupMixedRG(void *ctx, const U32 *desc, U32 count,
                                U8 all_channels);
extern void DramcRestoreMixedRG(void *ctx, const U32 *desc, U32 count,
                                 U8 all_channels);
extern U32 GetDramcBroadcast(void);
extern void DramcBroadcastOnOff(U32 on);
extern U8 u1GetRank(void *ctx);
extern void vSetRank(void *ctx, U8 rank);
extern U8 r_filter_count[];
extern U32 dqs_gating_K_result_rg_rk1[2];
extern U32 Tx_win_K_result_rg_rk1[12];
extern U8 Tx_vref_K_result_rg_rk1[1];
extern U8 Tx_vref_K_result_rg_rk0[1];
/* Per-frequency-mode index-remap table for the Vref-scan OE commit in
 * DramcTxWindowPerbitCal: row = DLY_RG_Mapping[raw_u32(ctx,0xb0)], each of
 * its 16 bytes an index into that function's 16-entry vref_comp[] array.
 * In the observed AN7583 object all 3 rows happen to be the identity
 * permutation {0,1,...,15}, but the code performs a genuine table lookup,
 * so it is modeled as one rather than assumed to always be the identity. */
extern const U8 DLY_RG_Mapping[][16];
extern U8 GetEyeScanEnable(void *ctx, U8 get_type);
extern void SetRxDqDelay(void *ctx, U32 byte_idx, U8 delay);
extern U32 DramcRxWinRDDQCInit(void *ctx);
extern U32 DramcRxWinRDDQCRun(void *ctx);
extern void DramcRxWinRDDQCEnd(void *ctx);
extern S16 s2RxDelayPreCal;
/* 8 TX-style delay-chain register readbacks (offsets 0-0x1c) plus 2
 * coarse per-lane RX delay register readbacks (offsets 0x20/0x24) used
 * by the same "rank 1 mirrors rank 0" pattern as Tx_win_K_result_rg_rk1
 * above, applied to DramcRxWindowPerbitCal's own register set. */
extern U32 Rx_win_K_result_rg_rk1[10];
/* Sized exactly as the object gives them (4 and 8 bytes) -- half of
 * AN7581's equivalents, consistent with this SoC never exceeding 2 DQ
 * byte lanes; indexed with the object's own flat arithmetic rather than
 * the public lineage's declared multi-dimensional shape. */
extern U8 gFinalRXVrefDQ[4];
extern U8 gFinalRXVrefDQForSpeedUp[8];
void TxWinTransferDelayToUIPIByHighSpeed(void *ctx, U16 ui_large, U16 ui_small,
                                          U8 high_nibble);
void TXUpdateDelayReg_DQ_DQM(void *ctx);
/*
 * The vendor object indexes this as wrlevel_dqs_final_delay[lane + rank*2]
 * on AN7583 -- note the *2, not AN7581's *4 (see DramcWriteLeveling below);
 * kept flat here to match the object rather than assume a fixed shape.
 */
extern S32 wrlevel_dqs_final_delay[];

void PCDDR_ShiftDQSUI(void *ctx, S8 shift_ui, U8 byte_idx)
{
    REG_TRANSFER_T ui[] = {
        {0x00601284U, 0x00000400U},
        {0x00601284U, 0x00000404U},
        {0x00601284U, 0x00000408U},
        {0x00601284U, 0x0000040cU},
    };
    REG_TRANSFER_T mck[] = {
        {0x00601280U, 0x00000400U},
        {0x00601280U, 0x00000404U},
        {0x00601280U, 0x00000408U},
        {0x00601280U, 0x0000040cU},
    };

    _LoopAryToDelay(ctx, ui, mck, 4, shift_ui, byte_idx);
}

void PCDDR_ShiftDQS_OENUI(void *ctx, S8 shift_ui, U8 byte_idx)
{
    REG_TRANSFER_T ui[] = {
        {0x00601284U, 0x00000410U},
        {0x00601284U, 0x00000414U},
        {0x00601284U, 0x00000418U},
        {0x00601284U, 0x0000041cU},
    };
    REG_TRANSFER_T mck[] = {
        {0x00601280U, 0x00000410U},
        {0x00601280U, 0x00000414U},
        {0x00601280U, 0x00000418U},
        {0x00601280U, 0x0000041cU},
    };

    _LoopAryToDelay(ctx, ui, mck, 4, shift_ui, byte_idx);
}

U8 get_gating_start_pos(void *ctx)
{
    U8 a = (U8)u4Dram_Register_Read(ctx, 0x11600a2cU);
    U8 b = (U8)u4Dram_Register_Read(ctx, 0x19600aacU);
    U8 v = (a > b) ? a : b;

    if (v > 2)
        v -= 3;
    return v;
}

void Dramc_efuse_read_parse(U32 start_bit, U32 bit_len, U8 *dst)
{
    U32 i;
    U32 bytes = (bit_len >> 3) + ((bit_len & 7U) != 0U);

    memset(dst, 0, bytes);
    for (i = 0; i < bit_len; i++) {
        U32 src_bit = start_bit + i;
        U8 b = ef_read_byte(src_bit >> 3);
        U8 bit = (U8)((b >> (src_bit & 7U)) & 1U);
        dst[i >> 3] |= (U8)(bit << (i & 7U));
    }
}

void DramcImpedanceEfuseValue(void *ctx, U32 efuse_value, U32 type)
{
    U32 code;
    U32 bit5;

    if (!(efuse_value & (1U << 6)))
        return;

    code = efuse_value & 0x1fU;
    bit5 = (efuse_value >> 5) & 1U;

    __meta_backup_and_set(ctx, 0, 0);
    do {
        DramcImpedanceSetValue(ctx, code, bit5, type);
        __meta_advance(ctx, 0);
    } while (!__meta_process_complete(ctx, 0));
    __meta_restore(ctx, 0);
}

S8 DutyScan_Offset_Convert(U32 index)
{
    U8 table[15] = {
        0x0f, 0x0e, 0x0d, 0x0c, 0x0b, 0x0a, 0x09,
        0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07,
    };
    U8 v = table[index];

    if (v > 8)
        v = (U8)(-(S8)(v & 7U));
    return (S8)v;
}

/*
 * on_off != 1 asserts PHY register 0x21c bits [21:20]; on_off == 1 clears
 * them. rank == 1 selects the *_All (broadcast) write, any other value the
 * single-target write. Byte-identical AN7581/AN7583.
 */
void CmdOEOnOff(void *ctx, U32 on_off, U32 rank)
{
    U32 value = (on_off != 1U) ? 0x300000U : 0U;
    U32 mask = 0x300000U;
    U32 reg = 0x21cU;

    if (rank == 1U)
        vPhyByteIO32WriteMsk_All(ctx, reg, value, mask);
    else
        vPhyByteIO32WriteMsk(ctx, reg, value, mask);
}

/* Broadcasts delay into all four byte lanes and programs both RX DQ delay
 * cell registers for the given byte lane. Byte-identical AN7581/AN7583. */
void SetRxDqDelay(void *ctx, U32 byte_idx, U8 delay)
{
    U32 val = (U32)delay | ((U32)delay << 8) | ((U32)delay << 16) |
              ((U32)delay << 24);

    vPhyByteWriteFldAlign(ctx, 0x116009f8U + 4U * byte_idx, val, 0U, 1U);
    vPhyByteWriteFldAlign(ctx, 0x19600a78U + 4U * byte_idx, val, 0U, 1U);
}

/* Vendor object reduces this export to a bare `bx lr` (no relocations, no
 * observable effect). Confirmed no-op on both SoCs. */
void Get_RX_DelayCell(void)
{
}

/* Returns the number of UI subdivisions per MCK cycle: 4 (shift 2) or
 * 8 (shift 3), selected by the current MCK/UI clock-divider mode. */
U8 u1MCK2UI_DivShift(void *ctx)
{
    return (U8)((vGet_Div_Mode(ctx) != 2U) ? 3U : 2U);
}

/*
 * Applies shift_ui delay steps (positive or negative) to the packed
 * UI/MCK delay-cell field pair described by ui_reg[lane]/mck_reg[lane],
 * for lane values starting at byte_idx and advancing by "stride" while
 * lane < count. Every current caller passes count == 4 and stride
 * resolves to 4, so the loop always runs exactly once per call, over
 * the single entry addressed by byte_idx.
 *
 * Each packed field word encodes:
 *   bits[31:24] : 0xff means "field absent" -- skip the MMIO read
 *                 (value 0) and neutralize the MMIO write (mask 0).
 *                 AN7581 has no equivalent check; this is AN7583-only.
 *   bits[19:18] : 1 selects the PHY-space accessors (vPhyByteReadFldAlign/
 *                 vPhyByteWriteFldAlign); otherwise the generic MMIO
 *                 accessors (u4Dram_Register_Read/vIO32WriteMsk) are used
 *   bits[15:8]  : field width in bits
 *   bits[7:0]   : field bit position
 *
 * None of the current PCDDR_ShiftDQSUI/PCDDR_ShiftDQS_OENUI table
 * entries set bits[31:24], so this sentinel path is currently dead code
 * that only affects the AN7583 object's size relative to AN7581.
 */
static void _LoopAryToDelay(void *ctx, REG_TRANSFER_T *ui_reg,
                      REG_TRANSFER_T *mck_reg, U8 count,
                      S8 shift_ui, U8 byte_idx)
{
    U32 lane;
    U32 stride;

    switch (byte_idx) {
    case 0:
    case 1:
    case 2:
        lane = byte_idx;
        stride = 4;
        break;
    case 3:
        lane = 3;
        stride = 4;
        break;
    default:
        lane = 0;
        stride = 1;
        break;
    }

    while (count > lane) {
        U32 ui_reg_addr = ui_reg[lane].reg;
        U32 ui_field = ui_reg[lane].field;
        U32 mck_reg_addr = mck_reg[lane].reg;
        U32 mck_field = mck_reg[lane].field;
        U32 ui_width = (ui_field >> 8) & 0xffU;
        U32 ui_pos = ui_field & 0xffU;
        U32 mck_width = (mck_field >> 8) & 0xffU;
        U32 mck_pos = mck_field & 0xffU;
        U8 div = u1MCK2UI_DivShift(ctx);
        U32 ui_val;
        U32 mck_val;
        S32 total;
        U32 new_ui;
        U32 new_mck;

        if (((ui_field >> 18) & 3U) == 1U)
            ui_val = vPhyByteReadFldAlign(ctx, ui_reg_addr, ui_field);
        else if (((ui_field >> 24) & 0xffU) == 0xffU)
            ui_val = 0;
        else {
            U32 raw = u4Dram_Register_Read(ctx, ui_reg_addr);
            U32 mask = (0xffffffffU >> (32U - ui_width)) << ui_pos;

            ui_val = (raw & mask) >> ui_pos;
        }

        if (((mck_field >> 18) & 3U) == 1U)
            mck_val = vPhyByteReadFldAlign(ctx, mck_reg_addr, mck_field);
        else if (((mck_field >> 24) & 0xffU) == 0xffU)
            mck_val = 0;
        else {
            U32 raw = u4Dram_Register_Read(ctx, mck_reg_addr);
            U32 mask = (0xffffffffU >> (32U - mck_width)) << mck_pos;

            mck_val = (raw & mask) >> mck_pos;
        }

        total = (S32)((mck_val << div) + ui_val) + (S32)shift_ui;
        if (total < 0) {
            new_mck = 0;
            new_ui = 0;
        } else {
            new_mck = (U32)total >> div;
            new_ui = (U32)total - (new_mck << div);
        }

        if (((ui_field >> 18) & 3U) == 1U)
            vPhyByteWriteFldAlign(ctx, ui_reg_addr, new_ui, ui_field, 0);
        else {
            U32 mask = (((ui_field >> 24) & 0xffU) == 0xffU) ? 0U :
                       (0xffffffffU >> (32U - ui_width)) << ui_pos;

            vIO32WriteMsk(ctx, ui_reg_addr, new_ui << ui_pos, mask);
        }

        if (((mck_field >> 18) & 3U) == 1U)
            vPhyByteWriteFldAlign(ctx, mck_reg_addr, new_mck, mck_field, 0);
        else {
            U32 mask = (((mck_field >> 24) & 0xffU) == 0xffU) ? 0U :
                       (0xffffffffU >> (32U - mck_width)) << mck_pos;

            vIO32WriteMsk(ctx, mck_reg_addr, new_mck << mck_pos, mask);
        }

        lane += stride;
    }
}

/*
 * Same weighted-bit resistance-grade computation as AN7581 (see that
 * recovered-core for the full derivation), but AN7583 additionally
 * treats field bits[31:24] == 0xff as "field absent": the read is
 * skipped (raw = 0) and the write mask is forced to 0, matching the
 * same sentinel _LoopAryToDelay uses on this SoC. None of the current
 * DramcImpedanceSetValue field constants set bits[31:24], so this path
 * is currently dead code, only affecting AN7583's object size relative
 * to AN7581.
 */
void DramcImpedanceDrvSetRG(void *ctx, U32 reg, U32 field, U32 code,
                             U8 bit5, U8 type)
{
    U32 width = (field >> 8) & 0xffU;
    U32 pos = field & 0xffU;
    U32 space = (field >> 18) & 3U;
    U32 raw;
    S32 sum;
    S32 grade;
    U32 result;

    if (space == 1U)
        raw = vPhyByteReadFldAlign(ctx, reg, field);
    else if (((field >> 24) & 0xffU) == 0xffU)
        raw = 0;
    else {
        U32 v = u4Dram_Register_Read(ctx, reg);
        U32 mask = (0xffffffffU >> (32U - width)) << pos;

        raw = (v & mask) >> pos;
    }
    raw &= 0xffU;

    sum = 10000
        + 2500  * (S32)((raw >> 0) & 1U)
        + 5000  * (S32)((raw >> 1) & 1U)
        + 10000 * (S32)((raw >> 2) & 1U)
        + 20000 * (S32)((raw >> 3) & 1U)
        + 40000 * (S32)((raw >> 4) & 1U);
    if (type != 2U && type != 3U)
        sum += 80000 * (S32)((raw >> 5) & 1U);

    grade = (S32)((code * (U32)sum) / 1175U);
    if (grade <= 49)
        grade = 0;
    else if (grade <= 149)
        grade = 1;
    else if (grade <= 249)
        grade = 2;
    else if (grade < 350)
        grade = 3;
    else if (grade < 450)
        grade = 4;
    else if (grade <= 549)
        grade = 5;
    else if (grade <= 649)
        grade = 6;
    else if (grade <= 749)
        grade = 7;
    else
        grade = 8;

    if (bit5 == 1U)
        result = (U8)((S32)raw + grade);
    else
        result = (U8)((S32)raw - grade);

    if (space == 1U)
        vPhyByteWriteFldAlign(ctx, reg, result, field, 1U);
    else {
        U32 mask = (((field >> 24) & 0xffU) == 0xffU) ? 0U :
                   (0xffffffffU >> (32U - width)) << pos;

        vIO32WriteMsk_All(ctx, reg, result << pos, mask);
    }
}

/*
 * type == 2: 6-lane, 5-bit ODT-code fields at reg 0x012010d0/0x012010d4,
 * bit positions {5,15,25} on each register.
 * type == 3: same two registers, bit positions {0,10,20}; the vendor
 * object calls DramcImpedanceDrvSetRG(reg=0x012010d4, pos=20) twice
 * (once directly, once through a shared tail with type 0/1/2's last
 * call) -- preserved here exactly as compiled, not simplified away.
 * type == 0 / type == 1: 4 registers x 6-bit DRVN/DRVP/ODTN/ODTP fields
 * at bit positions {8,24} (type 0) or {0,16} (type 1), except the last
 * 3 registers which only get one of the two positions.
 * Identical addresses/fields to AN7581.
 */
void DramcImpedanceSetValue(void *ctx, U32 code, U32 bit5, U32 type)
{
    if (type == 2U) {
        DramcImpedanceDrvSetRG(ctx, 0x012010d0U, 0x505U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x012010d0U, 0x50fU, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x012010d0U, 0x519U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x012010d4U, 0x505U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x012010d4U, 0x50fU, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x012010d4U, 0x519U, code, bit5, type);
    } else if (type == 3U) {
        DramcImpedanceDrvSetRG(ctx, 0x012010d0U, 0x500U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x012010d0U, 0x50aU, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x012010d4U, 0x514U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x012010d4U, 0x500U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x012010d4U, 0x50aU, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x012010d4U, 0x514U, code, bit5, type);
    } else if (type == 0U) {
        DramcImpedanceDrvSetRG(ctx, 0x1100053cU, 0x608U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x190005bcU, 0x608U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x1100053cU, 0x618U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x190005bcU, 0x618U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x090004bcU, 0x608U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x090004bcU, 0x618U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x090004c0U, 0x608U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x090004c0U, 0x618U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x11000544U, 0x608U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x190005c4U, 0x608U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x090004c4U, 0x608U, code, bit5, type);
    } else if (type == 1U) {
        DramcImpedanceDrvSetRG(ctx, 0x1100053cU, 0x600U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x190005bcU, 0x600U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x1100053cU, 0x610U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x190005bcU, 0x610U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x090004bcU, 0x600U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x090004bcU, 0x610U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x090004c0U, 0x600U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x090004c0U, 0x610U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x11000544U, 0x600U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x190005c4U, 0x600U, code, bit5, type);
        DramcImpedanceDrvSetRG(ctx, 0x090004c4U, 0x600U, code, bit5, type);
    } else {
        printf("Drv type error \n");
    }
}

/*
 * DRV/ODT impedance trim from efuse, gated by DDR type. Unlike AN7581,
 * the debug prints are additionally gated on the global uartDisable
 * flag, and the efuse bit offsets and format strings differ.
 */
void DramcImpedanceByEfuse(void *ctx)
{
    U8 fuse6 = 0;
    U8 fuse7 = 0;

    if (is_ddr4_family(ctx)) {
        Dramc_efuse_read_parse(0x2deU, 7, &fuse6);
        Dramc_efuse_read_parse(0x2d7U, 7, &fuse7);
    } else {
        if (!is_ddr3_family(ctx))
            return;
        Dramc_efuse_read_parse(0x2d0U, 7, &fuse6);
        Dramc_efuse_read_parse(0x2c9U, 7, &fuse7);
    }

    if ((fuse6 >> 6) & 1U) {
        if (uartDisable == 0U) {
            printf("DRVP driving setting info: 0x%x\n", fuse6);
            printf("ODTP driving setting info: 0x%x\n", fuse6);
        }
        DramcImpedanceEfuseValue(ctx, fuse6, 0);
        DramcImpedanceEfuseValue(ctx, fuse6, 2);
    }

    if ((fuse7 >> 6) & 1U) {
        if (uartDisable == 0U) {
            printf("DRVN driving setting info: 0x%x\n", fuse7);
            printf("ODTN driving setting info: 0x%x\n", fuse7);
        }
        DramcImpedanceEfuseValue(ctx, fuse7, 1);
        DramcImpedanceEfuseValue(ctx, fuse7, 3);
    }
}

struct airoha_rtswcmd {
    U32 command;
    U32 rank;
    U8 arg8;
    U8 _pad9;
    U16 arg_a;
    U16 result_c;
    U8 result_ext;
    U8 _pad_f;
    U32 result_10;
};

/*
 * Issues RTSWCMD opcode 12 for the given rank (see DramcTriggerRTSWCMD in
 * dramc_utility.c for the command dispatch; opcode 12 is not one of the
 * commands that function special-cases, so it just triggers the generic
 * wait-for-response path) and unconditionally reports calibration type 2
 * / result 0, with no check of the RTSWCMD response at all -- this is a
 * fire-and-forget trigger, not an actual pass/fail calibration loop.
 * The EN7523 GPL lineage header (reference/en7523/gpl-ddr-cal/
 * dramc_pi_api.h) would name these DRAM_CALIBRATION_CA_TRAIN / DRAM_OK,
 * but that enum ordering is not confirmed for this SoC's actual
 * dramc_common.h, so the raw values are kept instead of asserting a
 * possibly-wrong symbolic name. Byte-identical AN7581/AN7583.
 */
void DramcZQCalibration(void *ctx, U32 rank)
{
    struct airoha_rtswcmd cmd;

    memset(&cmd, 0, sizeof(cmd));
    cmd.command = 12;
    cmd.rank = rank;
    DramcTriggerRTSWCMD(ctx, &cmd);

    vSetCalibrationResult(ctx, 2, 0);
}

/*
 * DDR4-only (a no-op on DDR3): sequences a JEDEC-style MR6 VrefDQ
 * training write for the DRAM at ctx's current channel (offset 0x4) and
 * rank (offset 0xc): "range" (bit 6) and "vref_code" (bits 5:0) are
 * written with the training-enable bit (0x80) set, then again with it
 * held while vref_code is added, then a final write with the enable bit
 * cleared to latch the value. The low byte of the cached MR6 shadow
 * (gMRVal[], indexed the same way as DDR3/DDR4_dram_init.c) is replaced
 * with the final value; the upper byte is preserved. Note the shadow is
 * read unconditionally before the is_ddr4_family() check but only
 * written back (and only the MRWs issued) on DDR4. Byte-identical
 * AN7581/AN7583.
 */
void DramcTXSetVref(void *ctx, U32 range, U32 vref_code)
{
    U32 channel = raw_u32(ctx, 0x4);
    U32 rank = raw_u32(ctx, 0xc);
    U16 *shadow = &gMRVal[channel * 14U + rank * 7U + 6U];
    U16 base = (U16)(*shadow & 0xff00U);
    U16 value;

    if (!is_ddr4_family(ctx))
        return;

    value = (U16)(base | (range << 6) | 0x80U);
    DramcModeRegWriteByRank(ctx, (U8)rank, 6, value);

    value = (U16)(value | vref_code);
    DramcModeRegWriteByRank(ctx, (U8)rank, 6, value);

    value = (U16)(value & ~0x80U);
    DramcModeRegWriteByRank(ctx, (U8)rank, 6, value);

    *shadow = value;
}

/*
 * Programs a DATLAT delay code into three packed 5-bit lanes of
 * 0x012010b8 (adjusted by -1 unless status register 0x012010ec bit 0 is
 * set or value == 0, in which case the raw value is used unmodified),
 * then programs a 3-level threshold-crossing range select (value > 7,
 * > 13, > 18) into 0x0020168c, and finally tail-calls DramPhyReset().
 * Byte-identical AN7581/AN7583.
 */
void dle_factor_handler(void *ctx, U8 value)
{
    U32 status = u4Dram_Register_Read(ctx, 0x012010ecU);
    U32 v = ((status & 1U) != 0U || value == 0U) ? value : (U32)(value - 1U);
    U32 packed = ((v & 0x1fU) << 16) | ((v & 0x1fU) << 8) | (value & 0x1fU);
    U32 gt7 = (value > 7U) ? 1U : 0U;
    U32 gt13 = (value > 13U) ? 1U : 0U;
    U32 gt18 = (value > 18U) ? 1U : 0U;
    U32 range = gt18 | (gt13 << 3) | (gt13 << 2) | (gt7 << 1) | (gt7 << 4);

    vPhyByteIO32WriteMsk_All(ctx, 0x012010b8U, packed, 0x1f1f1fU);
    vPhyByteIO32WriteMsk_All(ctx, 0x0020168cU, range, 0x3fU);
    DramPhyReset(ctx);
}

/*
 * Scans the 32 UI positions of the DATLAT delay line for the first
 * contiguous run of passing DramcEngine2Run() comparisons (capped at a
 * run length of 5; once a run ends, later successes are NOT counted as
 * a new run), then centers dle_factor_handler() on that run, or
 * restores the pre-scan baseline and reports failure if nothing ever
 * passed. Same core algorithm as AN7581 (see that recovered-core for
 * the full derivation), with two AN7583-only additions:
 *
 *  - the DramcEngine2Run() comparison result is truncated to 8 bits
 *    before the pass/fail check when ctx+0x44 == 8 (a data-width mode
 *    where only the low byte of the per-lane mismatch mask is
 *    meaningful);
 *  - after reporting the result, ctx+0xbd selects a "rank 1" path: if
 *    clear, this rank's just-applied 0x012010b8/0x0020168c field values
 *    are cached into Rx_datlat_K_result_rg_rk1[]; if set, that cached
 *    pair is instead copied verbatim into fixed hardware registers at
 *    0x1fc8a510/0x1fc8a490 (rank 1 mirrors rank 0's result rather than
 *    re-measuring).
 *
 * Returns 1 only for a NULL ctx; every other path returns 0.
 */
U32 DramcRxdatlatCal(void *ctx)
{
    U32 phase = 0;
    U32 run_len = 0;
    U32 state = 0;
    U32 best_phase = 0xffU;
    U32 baseline;

    if (ctx == 0)
        return 1;

    vPrintCalibrationBasicInfo(ctx);
    vAutoRefreshSwitch(ctx, 1);
    baseline = vPhyByteReadFldAlign(ctx, 0x012010b8U, 0);
    vSetCalibrationResult(ctx, 0xc, 1);
    (void)u4Dram_Register_Read(ctx, 0x012010b8U);

    (void)DramcEngine2Init(ctx, raw_u32(ctx, 72), raw_u32(ctx, 76),
                            raw_u8(ctx, 0x50), 0, 1);

    for (;;) {
        U32 result;

        dle_factor_handler(ctx, (U8)phase);

        result = DramcEngine2Run(ctx, 0, raw_u8(ctx, 0x50));
        if (raw_u32(ctx, 0x44) == 8U)
            result = (U8)result;

        if (result != 0U) {
            if (state == 1U)
                state = 0xffU;
        } else if (state != 0xffU) {
            if (state == 0U)
                best_phase = phase;
            run_len = (U8)(run_len + 1U);
            if (run_len > 4U)
                break;
            state = 1U;
        }

        if (phase == 0x1fU)
            break;
        phase++;
    }

    DramcEngine2End(ctx);

    if (run_len == 0U) {
        vPhyByteWriteFldAlign(ctx, 0x012010b8U, baseline, 0, 1U);
        vSetCalibrationResult(ctx, 0xc, 1);
    } else {
        U32 center = best_phase;

        if (run_len <= 3U)
            center += run_len >> 1;
        else
            center += 1U;
        dle_factor_handler(ctx, (U8)center);
        vSetCalibrationResult(ctx, 0xc, 0);
    }

    vAutoRefreshSwitch(ctx, 0);

    if (raw_u8(ctx, 0xbd) == 0U) {
        Rx_datlat_K_result_rg_rk1[0] = vPhyByteReadFldAlign(ctx, 0x012010b8U, 0);
        Rx_datlat_K_result_rg_rk1[1] = vPhyByteReadFldAlign(ctx, 0x0020168cU, 0);
    } else {
        raw_set_u32((void *)0x1fc8a000U, 0x510U, Rx_datlat_K_result_rg_rk1[0]);
        raw_set_u32((void *)0x1fc8a000U, 0x490U, Rx_datlat_K_result_rg_rk1[1]);
    }

    return 0;
}

/*
 * Same _LoopAryToDelay wrapper pattern as PCDDR_ShiftDQSUI/OENUI, but
 * over all 8 DQ byte lanes (count 8) across two registers instead of
 * one (0x60120c/0x601208 for the UI table, 0x601204/0x601200 for MCK,
 * 4 lanes at field positions 0/4/8/12 each). Table content confirmed
 * against .rodata; byte-identical AN7581/AN7583.
 */
void ShiftDQUI(void *ctx, S8 shift_ui, U8 byte_idx)
{
    REG_TRANSFER_T ui[] = {
        {0x0060120cU, 0x00000400U},
        {0x0060120cU, 0x00000404U},
        {0x0060120cU, 0x00000408U},
        {0x0060120cU, 0x0000040cU},
        {0x00601208U, 0x00000400U},
        {0x00601208U, 0x00000404U},
        {0x00601208U, 0x00000408U},
        {0x00601208U, 0x0000040cU},
    };
    REG_TRANSFER_T mck[] = {
        {0x00601204U, 0x00000400U},
        {0x00601204U, 0x00000404U},
        {0x00601204U, 0x00000408U},
        {0x00601204U, 0x0000040cU},
        {0x00601200U, 0x00000400U},
        {0x00601200U, 0x00000404U},
        {0x00601200U, 0x00000408U},
        {0x00601200U, 0x0000040cU},
    };

    _LoopAryToDelay(ctx, ui, mck, 8, shift_ui, byte_idx);
}

/* Tail-jumps straight to ShiftDQUI in the vendor object (4-byte alias). */
void ShiftDQUI_AllRK(void *ctx, S8 shift_ui, U8 byte_idx)
{
    ShiftDQUI(ctx, shift_ui, byte_idx);
}

/* Same as ShiftDQUI but for the OE_N tables (field positions 0x10/0x14/
 * 0x18/0x1c on the same four registers). Byte-identical AN7581/AN7583. */
void ShiftDQ_OENUI(void *ctx, S8 shift_ui, U8 byte_idx)
{
    REG_TRANSFER_T ui[] = {
        {0x0060120cU, 0x00000410U},
        {0x0060120cU, 0x00000414U},
        {0x0060120cU, 0x00000418U},
        {0x0060120cU, 0x0000041cU},
        {0x00601208U, 0x00000410U},
        {0x00601208U, 0x00000414U},
        {0x00601208U, 0x00000418U},
        {0x00601208U, 0x0000041cU},
    };
    REG_TRANSFER_T mck[] = {
        {0x00601204U, 0x00000410U},
        {0x00601204U, 0x00000414U},
        {0x00601204U, 0x00000418U},
        {0x00601204U, 0x0000041cU},
        {0x00601200U, 0x00000410U},
        {0x00601200U, 0x00000414U},
        {0x00601200U, 0x00000418U},
        {0x00601200U, 0x0000041cU},
    };

    _LoopAryToDelay(ctx, ui, mck, 8, shift_ui, byte_idx);
}

/* Tail-jumps straight to ShiftDQ_OENUI in the vendor object (4-byte alias). */
void ShiftDQ_OENUI_AllRK(void *ctx, S8 shift_ui, U8 byte_idx)
{
    ShiftDQ_OENUI(ctx, shift_ui, byte_idx);
}

/* Applies the same UI shift to both the DQS and DQS_OEN delay chains. */
void ShiftDQSWCK_UI(void *ctx, S8 shift_ui, U8 byte_idx)
{
    PCDDR_ShiftDQSUI(ctx, shift_ui, byte_idx);
    PCDDR_ShiftDQS_OENUI(ctx, shift_ui, byte_idx);
}

/*
 * Turns the O1 (1x-frequency) datapath on/off: when enable == 1, first
 * asserts a block of registers that are otherwise left alone (their
 * mask equals "enable" itself, so writing 0 through this same path
 * later is a harmless no-op for those specific fields); the remaining
 * writes apply unconditionally with enable used directly as the field
 * value. Ends with a fixed 1us delay. Byte-identical AN7581/AN7583.
 */
void O1PathOnOff(void *ctx, U32 enable)
{
    U32 bit1 = (enable << 1) & 2U;
    U32 combo;

    if (enable == 1U) {
        vPhyByteWriteFldAlign(ctx, 0x51200f30U, enable, 0x00040116U, enable);
        vPhyByteWriteFldAlign(ctx, 0x59200fb0U, enable, 0x00040116U, enable);
        vIO32WriteMsk_All(ctx, 0x010007b0U, enable, enable);
        vIO32WriteMsk_All(ctx, 0x010007b4U, enable, enable);
        vIO32WriteMsk_All(ctx, 0x91200eecU, 0xeU, 0x3fU);
        vIO32WriteMsk_All(ctx, 0x99200f6cU, 0xeU, 0x3fU);
    }

    vPhyByteWriteFldAlign(ctx, 0x9100050cU, enable, 0x00040109U, 1U);
    vIO32WriteMsk_All(ctx, 0x91000500U, enable, 3U);
    vPhyByteWriteFldAlign(ctx, 0x9900058cU, enable, 0x00040109U, 1U);
    vIO32WriteMsk_All(ctx, 0x99000580U, enable, 3U);

    combo = bit1 | (U32)(U8)(enable << 7) | ((enable << 5) & 0x20U);
    vPhyByteIO32WriteMsk_All(ctx, 0x9100050cU, combo, 0xa2U);
    vPhyByteIO32WriteMsk_All(ctx, 0x9900058cU, combo, 0xa2U);

    vPhyByteWriteFldAlign(ctx, 0x91000528U, enable, 0x0004011dU, 1U);
    vPhyByteWriteFldAlign(ctx, 0x990005a8U, enable, 0x0004011dU, 1U);

    vIO32WriteMsk_All(ctx, 0x010007b0U, ((enable << 1) | enable) << 8, 0xf00U);

    udelay(1);
}

/*
 * Sets or clears the MR1 write-leveling-enable bit (0x80) in the cached
 * shadow and writes it out, plus a family-specific MR2 tweak on rank 1
 * (clears bits [10:9] on DDR3, bits [11:9] on DDR4) when enabling; on
 * disable, restores MR2's cached shadow value unconditionally after the
 * MR1 write. LPDDR/other families (neither DDR3 nor DDR4) are a no-op.
 * Byte-identical AN7581/AN7583.
 */
void vSetDramMRWriteLevelingOnOff(void *ctx, U32 enable)
{
    U32 channel = raw_u32(ctx, 0x4);
    U32 rank = raw_u32(ctx, 0xc);
    U16 *mr1_shadow = &gMRVal[channel * 14U + rank * 7U + 1U];
    U16 *mr2_shadow = &gMRVal[channel * 14U + rank * 7U + 2U];
    U16 value = *mr1_shadow;

    if (enable != 0U)
        value |= 0x80U;
    else
        value &= (U16)~0x80U;
    *mr1_shadow = value;

    if (is_ddr3_family(ctx)) {
        if (rank == 1U)
            DramcModeRegWriteByRank(ctx, (U8)rank, 2,
                                     (U16)(*mr2_shadow & ~0x600U));
        DramcModeRegWriteByRank(ctx, (U8)rank, 1, value);
        if (enable != 0U)
            return;
    } else {
        if (!is_ddr4_family(ctx))
            return;
        if (rank == 1U)
            DramcModeRegWriteByRank(ctx, (U8)rank, 2,
                                     (U16)(*mr2_shadow & ~0xe00U));
        DramcModeRegWriteByRank(ctx, (U8)rank, 1, value);
        if (enable != 0U)
            return;
    }

    DramcModeRegWriteByRank(ctx, (U8)rank, 2, *mr2_shadow);
}

/*
 * Write-leveling calibration. Structurally simpler than AN7581's version
 * (no pkg_type branch, no printf diagnostic, no __meta_* dual-context
 * final writes -- confirmed by the vendor object's relocation set having
 * none of those), but NOT a mechanical subset of it: several details were
 * independently re-derived from this SoC's own disassembly and differ
 * from AN7581 in ways preserved here rather than smoothed over:
 *
 *  - wrlevel_dqs_final_delay is indexed [lane + rank*2] here, not
 *    AN7581's [lane + rank*4] (confirmed via the vendor's own
 *    "add.w r3, r3, r5, lsl #1" vs AN7581's "lsl #2" at the equivalent
 *    zero-init/fold-back/FSM-finalize sites).
 *  - the data_width MR-timing-window field select compares data_width
 *    to 0x10 (giving 3 vs 1), not AN7581's compare against 0x20
 *    (giving 0xf vs 3).
 *  - the pkg_type==0-style settle FSM (the only FSM this SoC has)
 *    multiplies the settle counter by step_mult *before* comparing it
 *    to the arm threshold of 16 (an `smulbb` in the vendor object);
 *    AN7581 compares the raw unscaled counter directly.
 *  - every round after the first writes the live round position
 *    (round << 24, masked to bits[31:24]) into both 0x11600a20 and
 *    0x19600aa0; AN7581 does not touch those two registers again
 *    until after the sweep loop exits.
 *  - the final packing section only ever writes lanes 0/1 into
 *    0x11600a20/0x19600aa0 -- there is no data_width==0x20 branch and
 *    no second (lanes 2/3, __meta_backup_and_set-gated) write pass, so
 *    a 4-lane configuration's lanes 2/3 results are computed by the
 *    FSM and folded/recentered but never committed to hardware here.
 *
 * Return value: the vendor's final `pop.w {..., pc}` is preceded by
 * `mov r0, r5`, the same pass/fail flag passed to
 * vSetCalibrationResult(ctx, 5, r5) just above it -- the function
 * returns that flag (0 success, 1 failure), matching AN7581 once its
 * own return-value bug (see calibration-api-convergence/README.md) was
 * fixed the same way.
 */
U32 DramcWriteLeveling(void *ctx)
{
    static const U32 regs[9] = {
        0x14cU, 0x150U, 0x158U, 0x320U, 0x51200f30U,
        0x59200fb0U, 0x11000508U, 0x19000588U, 0x1fcU,
    };
    static const U32 mixed_rg[6] = {
        0x10007b0U, 0x100U, 0x10007b0U, 0x408U, 0x10007b4U, 0x100U,
    };
    U32 channel;
    U32 rank;
    U32 data_width;
    U32 lane_count;
    U32 sweep_range;
    U32 step_mult;
    U32 coarse_step;
    U32 round;
    U32 group = 0;
    U32 done_mask;
    U32 lane;
    U8 fail;
    U8 armed[4] = {0};
    U8 settle[4] = {0};
    S32 saved_pos[4] = {0};
    S32 pass_or_result[4] = {0};

    if (ctx == 0)
        return 1;

    vPrintCalibrationBasicInfo(ctx);
    rank = raw_u32(ctx, 0xc);
    vIO32WriteMsk(ctx, 0x238U, rank, 3U);
    vIO32WriteMsk(ctx, 0x238U, 4U, 4U);

    DramcBackupRegisters(ctx, regs, 9, 1);
    DramcBackupMixedRG(ctx, mixed_rg, 3, 1);
    vSetCalibrationResult(ctx, 5, 1);

    channel = raw_u32(ctx, 0x4);
    if (raw_u8(ctx, channel + 0x8cU) == 0) {
        raw_set_u8(ctx, channel + 0x8cU, 1);
        ShiftDQUI(ctx, -1, 4);
        ShiftDQ_OENUI(ctx, -1, 4);
        ShiftDQSWCK_UI(ctx, -1, 4);
    }
    vIO32WriteMsk_All(ctx, 0x11600a20U, 0, 0x3f000000U);
    vIO32WriteMsk_All(ctx, 0x19600aa0U, 0, 0x3f000000U);

    if (vGet_DDR_Loop_Mode(ctx) == 1U) {
        sweep_range = 0x20U;
        step_mult = 0x10U;
    } else if (vGet_DDR_Loop_Mode(ctx) == 2U) {
        sweep_range = 0x20U;
        step_mult = 8U;
    } else {
        sweep_range = 0x40U;
        step_mult = 1U;
    }

    vPhyByteIO32WriteMsk(ctx, 0x1fcU, 0x3040U, 0xc0003042U);
    CKEFixOnOff(ctx, (U8)rank, 1, 0);
    O1PathOnOff(ctx, 1);
    vIO32WriteMsk(ctx, 0x14cU, 8U, 8U);
    vSetDramMRWriteLevelingOnOff(ctx, 1);
    udelay(1);
    vIO32WriteMsk(ctx, 0x158U, 0x28000U, 0x3c000U);
    vIO32WriteMsk(ctx, 0x14cU, 0x20U, 0x20U);
    data_width = raw_u32(ctx, 0x44);
    vIO32WriteMsk(ctx, 0x14cU, ((data_width == 0x10U) ? 3U : 1U) << 8, 0xf00U);
    udelay(1);

    data_width = raw_u32(ctx, 0x44);
    lane_count = data_width >> 3;
    for (lane = 0; lane < lane_count; lane++)
        wrlevel_dqs_final_delay[lane + rank * 2U] = 0;

    done_mask = (data_width == 0x10U) ? 0xfcU : 0xfeU;
    coarse_step = sweep_range >> 5;

    for (round = 0;;) {
        U32 live_bits;

        if (round / sweep_range == group + 1U) {
            group = round / sweep_range;
            ShiftDQSWCK_UI(ctx, (S8)coarse_step, 4);
        }

        if (round == 0) {
            U32 v = u4Dram_Register_Read(ctx, 0x096009a0U) & 0x3f000000U;

            vIO32WriteMsk_All(ctx, 0x096009a0U, v, 0x3f000000U);
        } else {
            vIO32WriteMsk_All(ctx, 0x11600a20U, round << 24, 0x3f000000U);
            vIO32WriteMsk_All(ctx, 0x19600aa0U, round << 24, 0x3f000000U);
        }

        vIO32WriteMsk(ctx, 0x14cU, 0x80U, 0x80U);
        vIO32WriteMsk(ctx, 0x14cU, 0, 0x80U);
        udelay(1);

        live_bits = u4Dram_Register_Read(ctx, 0x01800180U) &
                    ((1U << lane_count) - 1U);

        for (lane = 0; lane < lane_count; lane++) {
            U32 sample = (live_bits >> lane) & 1U;
            U32 lane_bit = 1U << lane;

            if (armed[lane] == 0U) {
                if (!sample) {
                    settle[lane]++;
                    if ((U32)settle[lane] * step_mult > 16U)
                        armed[lane] = 1U;
                }
            } else if (sample) {
                armed[lane]++;
            }

            if (!(done_mask & lane_bit)) {
                U32 metric = (U32)armed[lane] * step_mult;

                if (metric > 7U || (round == 0xbfU && armed[lane] > 1U)) {
                    done_mask |= lane_bit;
                    wrlevel_dqs_final_delay[lane + rank * 2U] =
                        (S32)round - (S32)(step_mult * (armed[lane] - 2U));
                }
            }
        }

        if (done_mask == 0xffU)
            break;
        round += step_mult;
        if (round > 0xc0U)
            break;
    }

    if (group != 0U) {
        S32 shift = -(S32)group * (S32)coarse_step;

        ShiftDQSWCK_UI(ctx, (S8)shift, 4);
    }

    fail = (U8)((done_mask == 0xffU) ? 0U : 1U);
    vSetCalibrationResult(ctx, 5, fail);
    vSetDramMRWriteLevelingOnOff(ctx, 0);
    vIO32WriteMsk(ctx, 0x14cU, 0, 8U);
    O1PathOnOff(ctx, 0);
    vIO32WriteMsk(ctx, 0x238U, 0, 3U);
    vIO32WriteMsk(ctx, 0x238U, 0, 4U);
    DramcRestoreRegisters(ctx, regs, 9, 1);
    DramcRestoreMixedRG(ctx, mixed_rg, 3, 1);

    coarse_step = sweep_range >> 5;
    for (lane = 0; lane < lane_count; lane++) {
        S32 *slot = &wrlevel_dqs_final_delay[lane + rank * 2U];

        if (*slot >= (S32)sweep_range) {
            S32 shift = (*slot / (S32)sweep_range) * (S32)coarse_step;

            ShiftDQSWCK_UI(ctx, (S8)shift, 4);
            *slot %= (S32)sweep_range;
        }
        saved_pos[lane] = *slot;
    }

    for (lane = 0; lane < lane_count; lane++) {
        S32 centered = saved_pos[lane] + 0x10;

        if (centered <= 0x3f) {
            pass_or_result[lane] = centered;
        } else {
            pass_or_result[lane] = centered - 0x30;
            ShiftDQUI(ctx, 2, (U8)lane);
            ShiftDQ_OENUI(ctx, 2, (U8)lane);
        }
    }

    {
        U32 v0 = (((U32)pass_or_result[0] << 8) & 0x3f00U) |
                 (((U32)pass_or_result[0] << 16) & 0x3f0000U);
        U32 v1 = (((U32)pass_or_result[1] << 8) & 0x3f00U) |
                 (((U32)pass_or_result[1] << 16) & 0x3f0000U);

        vPhyByteIO32WriteMsk(ctx, 0x11600a20U, v0, 0x003f3f00U);
        vPhyByteIO32WriteMsk(ctx, 0x19600aa0U, v1, 0x003f3f00U);
    }

    vIO32WriteMsk(ctx, 0x11600a20U, (U32)saved_pos[0] << 24, 0x3f000000U);
    vIO32WriteMsk(ctx, 0x19600aa0U, (U32)saved_pos[1] << 24, 0x3f000000U);

    return fail;
}

/*
 * RX DQS gating window calibration. Structurally the same algorithm as
 * AN7581's version (see calibration-api-convergence/README.md for the
 * full write-up: outer/inner position sweep, two hardware bits per
 * lane feeding a Mealy FSM via two chained tbb byte-jump tables that
 * reduce to `state = combo>3 ? 0 : 4-combo` then a transition table
 * keyed on (state, prev_state)), traced independently rather than
 * copied, and confirmed structurally simpler / genuinely different in
 * several ways preserved here:
 *
 *  - Only 2 lanes ever (data_width 0x8 or 0x10, not AN7581's 0x10/
 *    0x20) -- there is no __meta_backup_and_set/__meta_restore
 *    anywhere in this function at all, matching the confirmed 2-byte
 *    (not 4-byte) r_filter_count global.
 *  - The rank-select write right after u1GetRank() uses a literal
 *    mask of 0, making it an observable no-op in the vendor object
 *    (kept exactly as found rather than "corrected" to AN7581's
 *    0x2000000 mask).
 *  - A rank-1 shortcut not present in AN7581 at all: if
 *    `*(ctx+0xbd)` is set, the entire sweep is skipped and the two
 *    calibrated positions are instead copied from
 *    `dqs_gating_K_result_rg_rk1[]` (populated on this same function's
 *    earlier rank-0 run) via `vSetRank(ctx,1)` +
 *    `vPhyByteWriteFldAlign()` + `vSetRank(ctx,0)` -- the same
 *    "rank 1 mirrors rank 0" pattern already confirmed for AN7583's
 *    `DramcRxdatlatCal`.
 */
U32 dramc_rx_dqs_gating_cal(void *ctx)
{
    static const U32 regs[4] = {
        0x9100050cU, 0x9900058cU, 0x01000664U, 0x01000668U,
    };
    U32 broadcast_save;
    U32 rank;
    U8 start_pos;
    U8 end_limit;
    U8 outer_pos;
    U8 inner_pos;
    U32 data_width;
    U32 lane_count;
    U32 lane;
    U32 done_mask = 0;
    U8 flags[2] = {0};
    S32 vphy_read[2] = {0};
    U8 hw0[2] = {0};
    U8 hw1[2] = {0};
    U8 armed[2] = {0};
    U8 confirm_c[2] = {0};
    U8 confirm_d[2] = {0};
    U8 saved_outer[2] = {0};
    U8 saved_inner[2] = {0};
    S32 state[2] = {0};
    S32 state_latched[2] = {0};
    S32 prev_state[2] = {0};
    S32 status[2] = {0};
    U8 result_lo[2] = {0};
    U8 result_hi[2] = {0};

    vPrintCalibrationBasicInfo(ctx);
    vSetCalibrationResult(ctx, 8, 1);
    if (ctx == 0)
        return 1;

    DramcBackupRegisters(ctx, regs, 4, 1);

    broadcast_save = GetDramcBroadcast();
    DramcBroadcastOnOff(1);
    vIO32WriteMsk(ctx, 0x01000668U, 4U, 4U);
    vIO32WriteMsk(ctx, 0x01000668U, 0x200000U, 0x200000U);
    udelay(4);
    vIO32WriteMsk(ctx, 0x01000668U, 0x400000U, 0x400000U);
    udelay(1);
    vIO32WriteMsk(ctx, 0x01000668U, 0, 0x400000U);

    rank = u1GetRank(ctx);
    vIO32WriteMsk(ctx, 0x010007bcU, rank << 25, 0);
    DramcEngine2Init(ctx, 0x55000000U, 0xaa000023U, 1, 0, 0);
    DramcBroadcastOnOff(broadcast_save);

    start_pos = get_gating_start_pos(ctx);
    end_limit = (U8)(start_pos + 0x10U);
    outer_pos = start_pos;

    for (;;) {
        U32 lane_loop_done = 0;

        if (outer_pos >= end_limit) {
            /*
             * Shared exit tail: reached either for a genuine
             * wrap-around (start_pos + 0x10 wrapped past 255, on the
             * very first pass) or, after a successful sweep, via the
             * vendor's own jump back to this exact top-of-function
             * recheck once `outer_pos` was forced to `end_limit` --
             * confirmed by tracing the actual branch target rather
             * than assuming the two cases had separate commit code.
             * Either way the "accumulator is provably 0" reasoning
             * from AN7581's equivalent branch only applies to the
             * fail-report call on the wrap-around entry; after a real
             * success, result_lo[]/result_hi[] already hold the
             * computed positions instead of the all-zero default.
             *
             * AN7583-only addition in this shared tail: if
             * `*(ctx+0xbd)` is set (rank 1), skip committing
             * result_lo[]/result_hi[] entirely and instead mirror
             * whatever rank 0's own run of this function last cached
             * into `dqs_gating_K_result_rg_rk1[]`; otherwise (rank 0)
             * commit normally and refresh that cache for a later
             * rank-1 call to use.
             */
            data_width = raw_u32(ctx, 0x44);
            lane_count = data_width >> 3;
            if (lane_count == 0U)
                vSetCalibrationResult(ctx, 8, 1);

            DramcEngine2End(ctx);
            vPhyByteIO32WriteMsk(ctx, 0x11600a2cU,
                                 (((U32)result_hi[0] << 16) & 0x7f0000U) | result_lo[0],
                                 0x007f00ffU);
            vPhyByteIO32WriteMsk(ctx, 0x19600aacU,
                                 (((U32)result_hi[1] << 16) & 0x7f0000U) | result_lo[1],
                                 0x007f00ffU);

            if (raw_u8(ctx, 0xbdU) != 0U) {
                vSetRank(ctx, 1);
                vPhyByteWriteFldAlign(ctx, 0x11600a2cU, dqs_gating_K_result_rg_rk1[0], 0, 0);
                vPhyByteWriteFldAlign(ctx, 0x19600aacU, dqs_gating_K_result_rg_rk1[1], 0, 0);
                vSetRank(ctx, 0);
            } else {
                dqs_gating_K_result_rg_rk1[0] = vPhyByteReadFldAlign(ctx, 0x11600a2cU, 0);
                dqs_gating_K_result_rg_rk1[1] = vPhyByteReadFldAlign(ctx, 0x19600aacU, 0);
            }
            goto teardown;
        }

        data_width = raw_u32(ctx, 0x44);
        lane_count = data_width >> 3;

        for (inner_pos = 0; inner_pos <= 0x1fU; inner_pos++) {
            U32 v;

            v = ((U32)outer_pos) | (((U32)inner_pos) << 16);
            vPhyByteIO32WriteMsk(ctx, 0x11600a2cU, v, 0x007f00ffU);
            vPhyByteIO32WriteMsk(ctx, 0x19600aacU, v, 0x007f00ffU);

            DramPhyReset(ctx);
            vIO32WriteMsk_All(ctx, 0x01000668U, 0x400000U, 0x400000U);
            udelay(1);
            vIO32WriteMsk_All(ctx, 0x01000668U, 0, 0x400000U);
            DramcEngine2Run(ctx, 1, 0);

            rank = raw_u32(ctx, 0xc);
            if (rank == 0U) {
                flags[0] = (U8)((u4Dram_Register_Read(ctx, 0x01001b00U) >> 1) & 1U);
                flags[1] = (U8)((u4Dram_Register_Read(ctx, 0x01001b00U) >> 2) & 1U);
            } else {
                flags[0] = (U8)((u4Dram_Register_Read(ctx, 0x01001b00U) >> 5) & 1U);
                flags[1] = (U8)((u4Dram_Register_Read(ctx, 0x01001b00U) >> 6) & 1U);
            }

            vphy_read[0] = (S32)vPhyByteReadFldAlign(ctx, 0x01800500U, 0);
            vphy_read[1] = (S32)vPhyByteReadFldAlign(ctx, 0x01800504U, 0);

            /* Loop A: per-lane hardware read + Mealy FSM step. */
            for (lane = 0; lane < lane_count; lane++) {
                U32 combo;
                U32 thresh1c;
                U32 thresh18;
                S32 prev;

                if (lane == 0U) {
                    hw0[0] = (U8)((u4Dram_Register_Read(ctx, 0x0180019cU) >> 0x10) & 1U);
                    hw1[0] = (U8)((u4Dram_Register_Read(ctx, 0x0180019cU) >> 0x11) & 1U);
                } else {
                    hw0[1] = (U8)((u4Dram_Register_Read(ctx, 0x01800198U) >> 0x10) & 1U);
                    hw1[1] = (U8)((u4Dram_Register_Read(ctx, 0x01800198U) >> 0x11) & 1U);
                }

                thresh1c = is_ddr4_family(ctx) ? 0x20U : 0x10U;
                thresh18 = is_ddr4_family(ctx) ? 0x10U : 0x2cU;

                combo = (U32)(S8)(hw1[lane] | (U32)(hw0[lane] << 1));
                state[lane] = (combo > 3U) ? 0 : (S32)(4U - combo);

                prev = prev_state[lane];
                if (prev <= 3) {
                    switch (prev) {
                    case 0:
                        if (state[lane] == 1) {
                            armed[lane] = 1;
                            confirm_c[lane] = 0;
                            confirm_d[lane] = 1;
                        }
                        break;
                    case 1:
                        if (state[lane] == 1) {
                            armed[lane]++;
                            saved_outer[lane] = outer_pos;
                            saved_inner[lane] = inner_pos;
                            if ((U32)armed[lane] * 4U > 7U ||
                                (U32)armed[lane] * 4U >= thresh18)
                                status[lane] = 2;
                        } else {
                            state[lane] = 0;
                        }
                        break;
                    case 2:
                        if (state[lane] == 1) {
                            saved_outer[lane] = outer_pos;
                            saved_inner[lane] = inner_pos;
                            confirm_d[lane] = 1;
                        } else if (state[lane] == 2) {
                            confirm_d[lane]++;
                        } else if (state[lane] == 4) {
                            state[lane] = 3;
                            confirm_c[lane] = 1;
                            r_filter_count[lane] = 0;
                        } else {
                            state[lane] = 0;
                        }
                        break;
                    case 3:
                        r_filter_count[lane]++;
                        if (state[lane] == 4) {
                            confirm_c[lane]++;
                            if ((U32)confirm_c[lane] * 4U >= thresh1c)
                                status[lane] = 4;
                        } else if (state[lane] == 3) {
                            state[lane] = 0;
                        } else if ((U32)r_filter_count[lane] * 4U > 15U) {
                            state[lane] = 0;
                        }
                        break;
                    default:
                        break;
                    }
                }

                prev_state[lane] = state[lane];
                state_latched[lane] = state[lane];
            }

            /* Loop B: per-lane finalize check (see AN7581's comment
             * for the `lane < outer_pos` caveat, which applies here
             * identically). */
            for (lane = 0; lane < lane_count; lane++) {
                if (lane < outer_pos) {
                    if (((done_mask >> lane) & 1U) != 0U)
                        continue;
                    if (flags[lane] != 0U || vphy_read[lane] != (S32)lane) {
                        prev_state[lane] = 0;
                        status[lane] = 0;
                        continue;
                    }
                    if (prev_state[lane] == 4) {
                        U32 combined = (U32)saved_inner[lane] +
                                       (((U32)confirm_d[lane] * 4U) >> 1);
                        U32 q, r;

                        combined &= 0xffU;
                        q = combined / 0x20U;
                        r = combined - q * 0x20U;
                        result_hi[lane] = (U8)r;
                        saved_outer[lane] = (U8)(q + saved_outer[lane]);
                        result_lo[lane] = saved_outer[lane];
                        done_mask |= 1U << lane;

                        if ((data_width == 0x8U && done_mask == 0x1U) ||
                            (data_width == 0x10U && done_mask == 0x3U)) {
                            lane_loop_done = 1;
                            break;
                        }
                    }
                } else {
                    if (data_width == 0x10U || data_width == 0x8U) {
                        if (done_mask == (data_width == 0x8U ? 0x1U : 0x3U))
                            lane_loop_done = 1;
                        break;
                    }
                }
            }

            if (lane_loop_done) {
                outer_pos = end_limit;
                break;
            }
        }

        if (!lane_loop_done)
            outer_pos++;
    }

teardown:
    DramcRestoreRegisters(ctx, regs, 4, 1);
    DramPhyReset(ctx);
    (void)state_latched;
    return 0;
}

/* Same source-level logic as the AN7581 object (independently traced and
 * confirmed instruction-for-instruction identical in the two vGet_DDR_Loop_Mode
 * calls and the return-value semantics; AN7581's build merely picks a
 * different codegen sequence for the branch, not a different algorithm). */
U32 u1IsPhaseMode(void *ctx)
{
    if (vGet_DDR_Loop_Mode(ctx) == 1U)
        return 1U;
    return (vGet_DDR_Loop_Mode(ctx) == 2U) ? 1U : 0U;
}

/* Identical source-level algorithm to AN7581's TxWinTransferDelayToUIPI
 * (same call sequence/counts: vGet_DDR_Loop_Mode x1, u1IsPhaseMode x2,
 * u1MCK2UI_DivShift x1) -- AN7581's build happens to expand the
 * "(u1IsPhaseMode(ctx)==0)?1:0" term as an explicit branch while AN7583's
 * expands it via a clz-based bit trick; both compute the same value. */
void TxWinTransferDelayToUIPI(void *ctx, U16 delay, U8 center_adjust, U8 *out)
{
    U32 loop_mode = vGet_DDR_Loop_Mode(ctx);
    U32 period = (u1IsPhaseMode(ctx) == 1U) ? 0x20U : 0x40U;
    U32 mck2ui_shift = u1MCK2UI_DivShift(ctx);
    U32 pi = delay & (period - 1U);
    U32 count, large;

    out[2] = (U8)pi;
    count = (U16)((delay / period) << ((u1IsPhaseMode(ctx) == 0U) ? 1U : 0U));
    if (center_adjust != 0U && loop_mode == 4U) {
        U32 p = out[2];

        if (p <= 9U) {
            count--;
            out[2] = (U8)(p + (period >> 1));
        } else if ((period - 9U) <= p) {
            out[2] = (U8)(p - (period >> 1));
            count++;
        }
    }
    large = count >> mck2ui_shift;
    out[0] = (U8)large;
    out[1] = (U8)(count - (large << mck2ui_shift));
    count = (U16)(count - 6U);
    large = count >> mck2ui_shift;
    out[3] = (U8)large;
    out[4] = (U8)(count - (large << mck2ui_shift));
}

/*
 * TxWinTransferDelayToUIPIByHighSpeed: a second, register-readback-relative
 * variant used only by AN7583's DramcTxWindowPerbitCal (AN7581 has no
 * equivalent object at all). Rather than taking an absolute delay and an
 * output record pointer, it reads the CURRENT hardware nibble for one lane
 * (selected by `high_nibble`: 0 = low nibble of the packed register = lane0,
 * nonzero = high nibble = lane1) from all four DQ/DQM UI-large registers,
 * and stores back into ctx-resident scratch fields (ctx+0xc2..0xcd) the
 * delta needed to reach the requested {ui_large, ui_small}, expressed as a
 * new nibble pair relative to that lane's current register content. The
 * companion TXUpdateDelayReg_DQ_DQM(ctx) commits those scratch fields.
 */
void TxWinTransferDelayToUIPIByHighSpeed(void *ctx, U16 ui_large, U16 ui_small,
                                          U8 high_nibble)
{
    U32 shift = u1MCK2UI_DivShift(ctx);
    U32 period = (U8)(0x20U << shift);
    U32 dq_hi, dq_lo, dqm_hi, dqm_lo;

    if (high_nibble == 0U) {
        dq_lo = u4Dram_Register_Read(ctx, 0x00601200U) & 0xfU;
        raw_set_u8(ctx, 0xc8, (U8)dq_lo);
        dq_hi = u4Dram_Register_Read(ctx, 0x00601208U) & 0xfU;
        raw_set_u8(ctx, 0xca, (U8)dq_hi);
        raw_set_u8(ctx, 0xcc, (U8)(ui_large - dq_lo * period - dq_hi * 32U));

        dqm_lo = u4Dram_Register_Read(ctx, 0x00601204U) & 0xfU;
        raw_set_u8(ctx, 0xc2, (U8)dqm_lo);
        dqm_hi = u4Dram_Register_Read(ctx, 0x0060120cU) & 0xfU;
        raw_set_u8(ctx, 0xc4, (U8)dqm_hi);
        raw_set_u8(ctx, 0xc6, (U8)(ui_small - dqm_lo * period - dqm_hi * 32U));
    } else {
        dq_lo = (u4Dram_Register_Read(ctx, 0x00601200U) >> 4) & 0xfU;
        raw_set_u8(ctx, 0xc9, (U8)dq_lo);
        dq_hi = (u4Dram_Register_Read(ctx, 0x00601208U) >> 4) & 0xfU;
        raw_set_u8(ctx, 0xcb, (U8)dq_hi);
        raw_set_u8(ctx, 0xcd, (U8)(ui_large - dq_lo * period - dq_hi * 32U));

        dqm_lo = (u4Dram_Register_Read(ctx, 0x00601204U) >> 4) & 0xfU;
        raw_set_u8(ctx, 0xc3, (U8)dqm_lo);
        dqm_hi = (u4Dram_Register_Read(ctx, 0x0060120cU) >> 4) & 0xfU;
        raw_set_u8(ctx, 0xc5, (U8)dqm_hi);
        raw_set_u8(ctx, 0xc7, (U8)(ui_small - dqm_lo * period - dqm_hi * 32U));
    }
}

/* Commits the ctx-resident scratch fields TxWinTransferDelayToUIPIByHighSpeed
 * fills in (called once, after both lanes have been computed via that
 * helper) to the same DQ/DQM UI-large/UI-small registers it just read back
 * from. AN7581 has no equivalent object. */
void TXUpdateDelayReg_DQ_DQM(void *ctx)
{
    U32 v;

    v = ((U32)raw_u8(ctx, 0xc9) << 4) & 0xf0U;
    v |= (U32)raw_u8(ctx, 0xc8) & 0xfU;
    vPhyByteIO32WriteMsk(ctx, 0x00601200U, v, 0xffU);

    v = ((U32)raw_u8(ctx, 0xcb) << 4) & 0xf0U;
    v |= (U32)raw_u8(ctx, 0xca) & 0xfU;
    vPhyByteIO32WriteMsk(ctx, 0x00601208U, v, 0xffU);

    vIO32WriteMsk(ctx, 0x11600a20U, (U32)raw_u8(ctx, 0xcc) << 8, 0x3f00U);
    vIO32WriteMsk(ctx, 0x19600aa0U, (U32)raw_u8(ctx, 0xcd) << 8, 0x3f00U);

    v = ((U32)raw_u8(ctx, 0xc3) << 4) & 0xf0U;
    v |= (U32)raw_u8(ctx, 0xc2) & 0xfU;
    vPhyByteIO32WriteMsk(ctx, 0x00601204U, v, 0xffU);

    v = ((U32)raw_u8(ctx, 0xc5) << 4) & 0xf0U;
    v |= (U32)raw_u8(ctx, 0xc4) & 0xfU;
    vPhyByteIO32WriteMsk(ctx, 0x0060120cU, v, 0xffU);

    vIO32WriteMsk(ctx, 0x11600a20U, (U32)raw_u8(ctx, 0xc6) << 16, 0x3f0000U);
    vIO32WriteMsk(ctx, 0x19600aa0U, (U32)raw_u8(ctx, 0xc7) << 16, 0x3f0000U);
}

/*
 * TXSetDelayReg_DQ (AN7583): a genuinely different, smaller record layout
 * than AN7581's -- packs only 2 DQ byte lanes (this SoC never has a
 * data_width==0x20 config, confirmed by dramc_rx_dqs_gating_cal's own
 * independent trace above), so there is no __meta_backup_and_set-wrapped
 * second half at all. Record layout (0x14 bytes, confirmed by tracing
 * DramcTxWindowPerbitCal's own record-build loop, not assumed from
 * AN7581's larger record): arr[0..1]=UI_large, arr[2..3]=UI_small,
 * arr[4..5]=PI, arr[0xc..0xd]=UI_large_OE, arr[0xe..0xf]=UI_small_OE
 * (all per DQ lane 0/1); the DQM record starts 6 bytes later, see
 * TXSetDelayReg_DQM.
 */
void TXSetDelayReg_DQ(void *ctx, U8 update_ui, const U8 *arr)
{
    if (update_ui != 0U) {
        U32 v1 = ((U32)arr[0] & 0xfU) | (U32)(U8)(arr[1] << 4);

        v1 |= ((U32)arr[0xc] << 16) & 0xf0000U;
        v1 |= ((U32)arr[0xd] << 20) & 0xf00000U;
        vPhyByteIO32WriteMsk(ctx, 0x00601200U, v1, 0xff00ffU);

        {
            U32 v2 = ((U32)arr[2] & 0xfU) | (U32)(U8)(arr[3] << 4);

            v2 |= ((U32)arr[0xe] << 16) & 0xf0000U;
            v2 |= ((U32)arr[0xf] << 20) & 0xf00000U;
            vPhyByteIO32WriteMsk(ctx, 0x00601208U, v2, 0xff00ffU);
        }
    }

    vIO32WriteMsk(ctx, 0x11600a20U, (U32)arr[4] << 8, 0x3f00U);
    vIO32WriteMsk(ctx, 0x19600aa0U, (U32)arr[5] << 8, 0x3f00U);
}

/* Same layout/pattern as TXSetDelayReg_DQ, offset 6 bytes into the same
 * record and targeting the DQM delay-chain registers instead. */
void TXSetDelayReg_DQM(void *ctx, U8 update_ui, const U8 *arr)
{
    if (update_ui != 0U) {
        U32 v1 = ((U32)arr[6] & 0xfU) | (U32)(U8)(arr[7] << 4);

        v1 |= ((U32)arr[0x10] << 16) & 0xf0000U;
        v1 |= ((U32)arr[0x11] << 20) & 0xf00000U;
        vPhyByteIO32WriteMsk(ctx, 0x00601204U, v1, 0xff00ffU);

        {
            U32 v2 = ((U32)arr[8] & 0xfU) | (U32)(U8)(arr[9] << 4);

            v2 |= ((U32)arr[0x12] << 16) & 0xf0000U;
            v2 |= ((U32)arr[0x13] << 20) & 0xf00000U;
            vPhyByteIO32WriteMsk(ctx, 0x0060120cU, v2, 0xff00ffU);
        }
    }

    vIO32WriteMsk(ctx, 0x11600a20U, (U32)arr[0xa] << 16, 0x3f0000U);
    vIO32WriteMsk(ctx, 0x19600aa0U, (U32)arr[0xb] << 16, 0x3f0000U);
}

/* Same 10-byte per-bit record shape as AN7581's (see that file for the
 * rationale); AN7583 only ever needs 16 of them (max data_width 16 --
 * this SoC never exceeds 2 DQ byte lanes, confirmed independently by
 * dramc_rx_dqs_gating_cal's own trace above). */
typedef struct {
    S16 start;
    S16 end;
    S16 mid;
    U16 width;
    U16 _pad;
} TX_PERBIT_REC_T;

typedef struct {
    U16 vref_code;
    U16 sum_width;
    U8 min_width;
    U8 worst_bit;
} TX_VREF_SCAN_REC_T;

/*
 * DramcTxWindowPerbitCal (AN7583) -- independently traced from this SoC's
 * own object (1174 disassembled instructions), not derived from AN7581's
 * reconstruction. The two share the same core per-bit window-search
 * algorithm and the same 3-argument oracle signature, but AN7583's copy is
 * measurably larger (2732 vs 2504 bytes) because it has a substantial
 * amount of logic AN7581 does not: a table-driven (DLY_RG_Mapping) Vref
 * compensation OE commit, a 12-register rank-1 mirror/cache pair (the same
 * "rank 1 mirrors rank 0" pattern as dramc_rx_dqs_gating_cal, keyed off the
 * same raw_u8(ctx,0xbd) flag), a "high speed" register-readback-relative
 * commit path (TxWinTransferDelayToUIPIByHighSpeed/TXUpdateDelayReg_DQ_DQM,
 * which AN7581 has no equivalent of at all), and a direct MMIO combined
 * rank0+rank1 Vref register write at 0x1fc8000c gated by the same rank-1
 * flag. Confirmed genuine (not assumed) differences from AN7581 call out
 * "AN7583:" in the comments below.
 *
 * Other confirmed differences: wrlevel_dqs_final_delay is indexed
 * [lane + rank*2] here, not AN7581's *4; the per-bit sweep's starting
 * uiDelay is (min_delay - 0x10), not plain min_delay; the "all bits done"
 * data_width check compares against 8 (1 lane) instead of AN7581's 32;
 * and the vref-scan analysis applies its result via
 * `DramcTXSetVref(ctx, 0, best_vref)` (range=0), not AN7581's range=1.
 */
U32 DramcTxWindowPerbitCal(void *ctx, U8 cal_type, U8 vref_scan_enable)
{
    TX_PERBIT_REC_T bufA[16];
    TX_PERBIT_REC_T bufB[16];
    TX_PERBIT_REC_T bufC[16];
    TX_VREF_SCAN_REC_T vref_scan[32];
    U16 vref_comp[16];
    U16 min_mid[2];
    U16 max_mid[2];
    U8 tmp[5];
    U8 arr[0x14];
    U32 saved_rank;
    U32 rank;
    U32 mck2ui_shift;
    U32 phase_shift;
    U32 data_width;
    U32 lane_count;
    U32 hw0, hw1;
    U32 min_delay;
    U32 search_limit;
    U32 vref_limit;
    U32 step;
    U32 enable_ui_shift;
    U32 vref_code;
    U32 scan_count;
    U32 lane, bit;

    memset(bufA, 0, sizeof(bufA));
    memset(bufB, 0, sizeof(bufB));
    memset(bufC, 0, sizeof(bufC));
    memset(vref_comp, 0, sizeof(vref_comp));

    if (ctx == 0)
        return 1;

    vPrintCalibrationBasicInfo(ctx);
    saved_rank = u1GetRank(ctx);
    vAutoRefreshSwitch(ctx, 1);
    if (is_ddr3_family(ctx))
        vref_scan_enable = 0;

    if (cal_type == 1) {
        vIO32WriteMsk(ctx, 0x00000100U, 0x02000000U, 0x02000000U);
        vIO32WriteMsk(ctx, 0x0000010cU, 0x00200000U, 0x00200000U);
    } else {
        vPhyByteWriteFldAlign(ctx, 0x116009e0U, 0, 0, 1);
        vPhyByteWriteFldAlign(ctx, 0x116009e4U, 0, 0, 1);
        vPhyByteWriteFldAlign(ctx, 0x19600a60U, 0, 0, 1);
        vPhyByteWriteFldAlign(ctx, 0x19600a64U, 0, 0, 1);
        vIO32WriteMsk_All(ctx, 0x116009ecU, 0, 0xffU);
        vIO32WriteMsk_All(ctx, 0x19600a6cU, 0, 0xffU);
    }

    hw0 = vPhyByteReadFldAlign(ctx, 0x00601280U, 0);
    hw1 = vPhyByteReadFldAlign(ctx, 0x00601284U, 0);
    mck2ui_shift = u1MCK2UI_DivShift(ctx);
    phase_shift = (vGet_DDR_Loop_Mode(ctx) != 0U) ? 5U : 6U;
    data_width = raw_u32(ctx, 0x44);
    lane_count = data_width >> 3;
    rank = raw_u32(ctx, 0xc);

    min_delay = 0xffffU;
    for (lane = 0; lane < lane_count; lane++) {
        U32 v = (((hw0 >> (lane * 4U)) & 7U) << mck2ui_shift)
                + ((hw1 >> (lane * 4U)) & 7U);

        v = v << phase_shift;
        /* AN7583: wrlevel_dqs_final_delay[lane + rank*2], not AN7581's *4. */
        v = (U16)(v + (U32)wrlevel_dqs_final_delay[lane + rank * 2U]);
        if (min_delay >= v)
            min_delay = v;
    }

    search_limit = (U16)(min_delay + ((1U << mck2ui_shift) << phase_shift));
    vref_limit = vref_scan_enable ? 0x32U : 0U;
    vSetCalibrationResult(ctx, 0xb, 1);

    if (vGet_DDR_Loop_Mode(ctx) == 2U)
        step = 8U;
    else if (vGet_DDR_Loop_Mode(ctx) == 1U)
        step = 16U;
    else if (cal_type == 2U)
        step = cal_type;
    else
        step = 1U;
    enable_ui_shift = (cal_type == 1U) ? 0U : 1U;

    DramcEngine2Init(ctx, raw_u32(ctx, 0x48), raw_u32(ctx, 0x4c),
                      raw_u8(ctx, 0x50), 0, (U8)enable_ui_shift);

    vref_code = 0;
    scan_count = 0;
    do {
        /* AN7583: sweep starts 0x10 below min_delay, not at min_delay. */
        S32 uiDelay = (S32)(U16)(min_delay - 0x10U);
        U32 done_mask = 0;
        U32 prev_ui_small = 0xffU;
        U32 worst_width = 0xffU;
        U32 worst_bit = 0;
        U32 sum_width = 0;

        if (vref_scan_enable)
            DramcTXSetVref(ctx, 1, (U8)vref_code);

        for (bit = 0; bit < data_width; bit++) {
            bufA[bit].start = 0x7fff;
            bufA[bit].end = 0x7fff;
            bufB[bit].start = 0x7fff;
            bufB[bit].end = 0x7fff;
        }

        while ((U32)uiDelay < search_limit) {
            U32 update_ui;
            U32 fail_bitmap;

            TxWinTransferDelayToUIPI(ctx, (U16)uiDelay, 0, tmp);
            update_ui = (tmp[1] != prev_ui_small) ? 1U : 0U;

            for (lane = 0; lane < lane_count; lane++) {
                if (update_ui) {
                    arr[lane] = tmp[0];
                    arr[lane + 2] = tmp[1];
                    arr[lane + 0xc] = tmp[3];
                    arr[lane + 0xe] = tmp[4];
                    arr[lane + 6] = tmp[0];
                    arr[lane + 8] = tmp[1];
                    arr[lane + 0x10] = tmp[3];
                    arr[lane + 0x12] = tmp[4];
                }
                arr[lane + 4] = tmp[2];
                arr[lane + 0xa] = tmp[2];
            }

            if (cal_type == 0U || cal_type == 2U)
                TXSetDelayReg_DQ(ctx, (U8)update_ui, arr);
            if (cal_type == 1U || cal_type == 2U)
                TXSetDelayReg_DQM(ctx, (U8)update_ui, arr);

            fail_bitmap = DramcEngine2Run(ctx, 0, raw_u8(ctx, 0x50));

            for (bit = 0; bit < data_width; bit++) {
                U32 fail = (fail_bitmap & (1U << bit)) != 0U;

                if (bufA[bit].start == 0x7fff) {
                    if (!fail)
                        bufA[bit].start = (S16)uiDelay;
                } else if (bufA[bit].end == 0x7fff) {
                    if (fail)
                        bufA[bit].end = (S16)(uiDelay - (S32)step);
                    else if ((U32)uiDelay > search_limit - step)
                        bufA[bit].end = (S16)uiDelay;

                    if (bufA[bit].end != 0x7fff) {
                        S32 width_new = bufA[bit].end - bufA[bit].start;
                        S32 width_best = bufB[bit].end - bufB[bit].start;

                        if (width_new >= width_best) {
                            if (width_new > 7)
                                done_mask |= 1U << bit;
                            bufB[bit].start = bufA[bit].start;
                            bufB[bit].end = bufA[bit].end;
                        }
                        bufA[bit].start = 0x7fff;
                        bufA[bit].end = 0x7fff;
                    }
                }
            }

            /* AN7583: "all bits done" compares against 8 (1 lane), not
             * AN7581's 32 -- this SoC's data_width is 8 or 16, never 32. */
            if ((data_width == 0x8U && done_mask == 0xffU) ||
                (data_width == 0x10U && done_mask == 0xffffU)) {
                vSetCalibrationResult(ctx, 0xb, 0);
                break;
            }
            prev_ui_small = tmp[1];
            uiDelay += (S32)step;
        }

        for (bit = 0; bit < data_width; bit++) {
            U32 width_plus_step;

            if (bufB[bit].start == 0x7fff)
                width_plus_step = 0;
            else
                width_plus_step = (U16)(bufB[bit].end + (S32)step - bufB[bit].start);

            bufB[bit].width = (U16)width_plus_step;
            if (worst_width > width_plus_step) {
                worst_width = (U8)width_plus_step;
                worst_bit = bit;
            }
            sum_width = (U16)(sum_width + width_plus_step);
            bufB[bit].mid = (S16)(((S32)bufB[bit].start + (S32)bufB[bit].end) >> 1);
        }

        if (vref_scan_enable == 1U) {
            vref_scan[scan_count].vref_code = (U16)vref_code;
            vref_scan[scan_count].min_width = (U8)worst_width;
            vref_scan[scan_count].worst_bit = (U8)worst_bit;
            vref_scan[scan_count].sum_width = (U16)sum_width;
            scan_count = (U8)(scan_count + 1U);
        }

        vref_code = (U16)(vref_code + 2U);
    } while (vref_limit >= vref_code);

    DramcEngine2End(ctx);

    if (vref_scan_enable != 0U) {
        /* Same scan-record analysis as AN7581 (identical 6-byte record
         * stride and field layout, confirmed by tracing this loop, not
         * assumed): pick the best code from vref_scan[0..scan_count). */
        U32 i;
        U32 best_min = 0, best_sum_at_min = 0, best_vref = 0;
        U32 max_sum = 0, max_sum_idx = 0;

        for (i = 0; i < scan_count; i++) {
            if (vref_scan[i].sum_width > max_sum) {
                max_sum = vref_scan[i].sum_width;
                max_sum_idx = i;
            }
            if (vref_scan[i].min_width > best_min ||
                (vref_scan[i].min_width == best_min &&
                 vref_scan[i].sum_width > best_sum_at_min)) {
                best_min = vref_scan[i].min_width;
                best_sum_at_min = vref_scan[i].sum_width;
                best_vref = vref_scan[i].vref_code;
            }
        }

        /* Same preserved-as-observed OOB/uninitialized-stack read as
         * AN7581's equivalent block; see that file's comment. */
        if (scan_count > max_sum_idx) {
            U32 sum_threshold = (95U * max_sum) / 100U;
            S32 min_threshold = (S32)best_min - 2;
            U32 oob_min = vref_scan[scan_count].min_width;
            U32 oob_sum = vref_scan[scan_count].sum_width;
            U32 code_lo = (U8)vref_scan[scan_count].vref_code;

            if ((S32)oob_min >= min_threshold && oob_sum > sum_threshold) {
                U32 pct = (10000U * oob_sum) / max_sum;
                U32 scaled_thresh;
                U32 code_hi = 0xffU;
                U32 idx = max_sum_idx;

                pct = (pct + 5U) / 10U;
                scaled_thresh = (pct * max_sum) / 1000U;

                while (idx != 0U) {
                    if ((S32)vref_scan[idx].min_width < min_threshold)
                        break;
                    if (vref_scan[idx].sum_width <= scaled_thresh)
                        break;
                    idx--;
                    code_hi = (U8)vref_scan[idx + 1U].vref_code;
                }

                if (code_hi != 0xffU && code_lo != 0xffU)
                    best_vref = (code_hi + code_lo) >> 1;
            }
        }

        /* AN7583: range=0 here, versus AN7581's range=1 -- confirmed by
         * re-reading the exact register at this specific call site. */
        if (is_ddr4_family(ctx))
            DramcTXSetVref(ctx, 0, (U8)best_vref);

        /*
         * AN7583 only: cache this call's best_vref for a combined
         * rank0+rank1 Vref register write. When raw_u8(ctx,0xbd)==0 this
         * call is calibrating rank 0 -- just cache it. When !=0 (a
         * subsequent call calibrating rank 1), combine the freshly cached
         * rank-1 value with the rank-0 value a PRIOR call already cached,
         * and write both nibbles directly into the combined Vref control
         * register at 0x1fc8000c (bits [21:16] = rank0, [27:22] = rank1).
         */
        if (raw_u8(ctx, 0xbd) == 0U) {
            Tx_vref_K_result_rg_rk1[0] = (U8)best_vref;
        } else {
            U32 rk1 = Tx_vref_K_result_rg_rk1[0];
            U32 reg;

            Tx_vref_K_result_rg_rk0[0] = (U8)best_vref;
            reg = raw_u32((void *)0x1fc80000U, 0xc);
            reg &= ~0xff00000U;
            reg &= ~0xf0000U;
            reg |= rk1 << 22;
            reg |= best_vref << 16;
            raw_set_u32((void *)0x1fc80000U, 0xc, reg);
        }
        return 0;
    }

    /* Normal (non-scanning) commit path. */
    for (lane = 0; lane < lane_count; lane++) {
        U32 base_bit = lane * 8U;
        U32 sub;

        min_mid[lane] = 0xffffU;
        max_mid[lane] = 0;
        for (sub = 0; sub < 8U; sub++) {
            U32 b = (U8)(base_bit + sub);
            S32 mid;

            memcpy(bufC, bufB, sizeof(bufB));
            mid = bufC[b].mid;
            if (mid < (S32)min_mid[lane])
                min_mid[lane] = (U16)mid;
            if (mid > (S32)max_mid[lane])
                max_mid[lane] = (U16)mid;
        }
    }

    if (cal_type == 0U)
        vref_scan_enable = (raw_u16(ctx, 0x72) != 0U) ? 1U : 0U;

    for (lane = 0; lane < lane_count; lane++) {
        U32 final_dq, final_dqm;
        U32 lane_avg = (U32)(U16)(min_mid[lane] + max_mid[lane]) >> 1;

        if (vref_scan_enable == 0U) {
            final_dq = lane_avg;
            final_dqm = lane_avg;
        } else {
            U32 base_bit = lane * 8U;
            U32 raw72 = raw_u16(ctx, 0x72);

            /* Same preserved-as-observed asymmetry as AN7581: when
             * raw72==0, final_dq is left at min_mid[lane]. */
            final_dq = min_mid[lane];
            final_dqm = lane_avg;

            if (raw72 != 0U) {
                U32 sub;

                for (sub = 0; sub < 8U; sub++) {
                    U32 b = (U8)(base_bit + sub);
                    U32 delta = (U8)((S32)bufC[b].mid - (S32)min_mid[lane]);
                    U32 freq_shifted = (U32)raw_u16(ctx, 0x54) << 6;
                    U32 parity = ((delta * 0x0bebc200U) / freq_shifted) / raw72;
                    U32 v;

                    parity &= 1U;
                    v = ((delta * 0x05f5e100U) / freq_shifted) / raw72;
                    v = (U16)(v + parity);
                    if (v > 15U)
                        v = 15U;
                    vref_comp[b] = (U16)v;
                }
            }

            /*
             * AN7583 only: cache this lane's min_mid (cal_type==0) or
             * lane_avg (cal_type==1) into ctx-resident scratch fields for
             * the later "high speed" rank-1 commit below -- but only while
             * we are NOT already doing that rank-1 commit ourselves
             * (raw_u8(ctx,0xbd)==0). A later call with the other cal_type
             * and raw_u8(ctx,0xbd)!=0 reads back whichever of these two
             * fields is still cached from this call.
             */
            if (raw_u8(ctx, 0xbd) == 0U) {
                if (cal_type == 0U)
                    raw_set_u16(ctx, 0xbe, (U16)min_mid[lane]);
                else if (cal_type == 1U)
                    raw_set_u16(ctx, 0xc0, (U16)lane_avg);
            }
        }

        TxWinTransferDelayToUIPI(ctx, (U16)final_dq, 1, tmp);
        arr[lane] = tmp[0];
        arr[lane + 2] = tmp[1];
        arr[lane + 4] = tmp[2];
        arr[lane + 0xc] = tmp[3];
        arr[lane + 0xe] = tmp[4];

        TxWinTransferDelayToUIPI(ctx, (U16)final_dqm, 1, tmp);
        arr[lane + 6] = tmp[0];
        arr[lane + 8] = tmp[1];
        arr[lane + 0xa] = tmp[2];
        arr[lane + 0x10] = tmp[3];
        arr[lane + 0x12] = tmp[4];
    }

    vSetRank(ctx, raw_u8(ctx, 0xc));

    if (cal_type == 0U || cal_type == 2U)
        TXSetDelayReg_DQ(ctx, 1, arr);
    TXSetDelayReg_DQM(ctx, 1, arr);

    if (vref_scan_enable != 0U) {
        /* AN7583 only: table-driven OE commit -- no data_width==0x20 case
         * exists at all for this SoC (max 2 lanes), so unlike AN7581 there
         * is no __meta_backup_and_set-wrapped second half here. */
        const U8 *row = DLY_RG_Mapping[raw_u32(ctx, 0xb0)];
        U32 v0, v1, v2, v3;

        v0 = ((U32)(U8)vref_comp[row[3]] << 24) |
             (((U32)(U8)vref_comp[row[2]] << 16) & 0xff0000U) |
             (U32)(U16)((U32)(U8)vref_comp[row[1]] << 8) | (U32)(U8)vref_comp[row[0]];
        vPhyByteWriteFldAlign(ctx, 0x116009e0U, v0, 0, 0);

        v1 = ((U32)(U8)vref_comp[row[7]] << 24) |
             (((U32)(U8)vref_comp[row[6]] << 16) & 0xff0000U) |
             (U32)(U16)((U32)(U8)vref_comp[row[5]] << 8) | (U32)(U8)vref_comp[row[4]];
        vPhyByteWriteFldAlign(ctx, 0x116009e4U, v1, 0, 0);

        v2 = ((U32)(U8)vref_comp[row[11]] << 24) |
             (((U32)(U8)vref_comp[row[10]] << 16) & 0xff0000U) |
             (U32)(U16)((U32)(U8)vref_comp[row[9]] << 8) | (U32)(U8)vref_comp[row[8]];
        vPhyByteWriteFldAlign(ctx, 0x19600a60U, v2, 0, 0);

        v3 = ((U32)(U8)vref_comp[row[15]] << 24) |
             (((U32)(U8)vref_comp[row[14]] << 16) & 0xff0000U) |
             (U32)(U16)((U32)(U8)vref_comp[row[13]] << 8) | (U32)(U8)vref_comp[row[12]];
        vPhyByteWriteFldAlign(ctx, 0x19600a64U, v3, 0, 0);
    }

    /*
     * AN7583 only: the same "rank 1 mirrors rank 0" pattern used by
     * dramc_rx_dqs_gating_cal, applied here to 12 TX delay-chain registers.
     * When raw_u8(ctx,0xbd)==0 (calibrating rank 0), cache the 12 just-
     * committed register values; when !=0 (a later call for rank 1),
     * mirror the cached values onto rank 1 instead of recalibrating, then
     * additionally run the "high speed" combined DQ/DQM commit using
     * whichever of ctx+0xbe/ctx+0xc0 a prior call (with the other
     * cal_type) left cached.
     */
    /* The 12 register/cache pairs below are unrolled (not looped) to match
     * the oracle's own unrolled code exactly -- it has 12 distinct
     * vPhyByteReadFldAlign/vPhyByteWriteFldAlign call sites here, not one
     * call site executed 12 times. */
    if (raw_u8(ctx, 0xbd) == 0U) {
        Tx_win_K_result_rg_rk1[0] = vPhyByteReadFldAlign(ctx, 0x00601200U, 0);
        Tx_win_K_result_rg_rk1[1] = vPhyByteReadFldAlign(ctx, 0x00601204U, 0);
        Tx_win_K_result_rg_rk1[2] = vPhyByteReadFldAlign(ctx, 0x00601208U, 0);
        Tx_win_K_result_rg_rk1[3] = vPhyByteReadFldAlign(ctx, 0x0060120cU, 0);
        Tx_win_K_result_rg_rk1[4] = vPhyByteReadFldAlign(ctx, 0x11600a20U, 0);
        Tx_win_K_result_rg_rk1[5] = vPhyByteReadFldAlign(ctx, 0x19600aa0U, 0);
        Tx_win_K_result_rg_rk1[6] = vPhyByteReadFldAlign(ctx, 0x116009e0U, 0);
        Tx_win_K_result_rg_rk1[7] = vPhyByteReadFldAlign(ctx, 0x116009e4U, 0);
        Tx_win_K_result_rg_rk1[8] = vPhyByteReadFldAlign(ctx, 0x19600a60U, 0);
        Tx_win_K_result_rg_rk1[9] = vPhyByteReadFldAlign(ctx, 0x19600a64U, 0);
        Tx_win_K_result_rg_rk1[10] = vPhyByteReadFldAlign(ctx, 0x116009ecU, 0);
        Tx_win_K_result_rg_rk1[11] = vPhyByteReadFldAlign(ctx, 0x19600a6cU, 0);
    } else {
        vSetRank(ctx, 1);
        vPhyByteWriteFldAlign(ctx, 0x00601200U, Tx_win_K_result_rg_rk1[0], 0, 0);
        vPhyByteWriteFldAlign(ctx, 0x00601204U, Tx_win_K_result_rg_rk1[1], 0, 0);
        vPhyByteWriteFldAlign(ctx, 0x00601208U, Tx_win_K_result_rg_rk1[2], 0, 0);
        vPhyByteWriteFldAlign(ctx, 0x0060120cU, Tx_win_K_result_rg_rk1[3], 0, 0);
        vPhyByteWriteFldAlign(ctx, 0x11600a20U, Tx_win_K_result_rg_rk1[4], 0, 0);
        vPhyByteWriteFldAlign(ctx, 0x19600aa0U, Tx_win_K_result_rg_rk1[5], 0, 0);
        vPhyByteWriteFldAlign(ctx, 0x116009e0U, Tx_win_K_result_rg_rk1[6], 0, 0);
        vPhyByteWriteFldAlign(ctx, 0x116009e4U, Tx_win_K_result_rg_rk1[7], 0, 0);
        vPhyByteWriteFldAlign(ctx, 0x19600a60U, Tx_win_K_result_rg_rk1[8], 0, 0);
        vPhyByteWriteFldAlign(ctx, 0x19600a64U, Tx_win_K_result_rg_rk1[9], 0, 0);
        vPhyByteWriteFldAlign(ctx, 0x116009ecU, Tx_win_K_result_rg_rk1[10], 0, 0);
        vPhyByteWriteFldAlign(ctx, 0x19600a6cU, Tx_win_K_result_rg_rk1[11], 0, 0);
        vSetRank(ctx, 0);

        TxWinTransferDelayToUIPIByHighSpeed(ctx, raw_u16(ctx, 0xbe),
                                             raw_u16(ctx, 0xc0), 0);
        TxWinTransferDelayToUIPIByHighSpeed(ctx, raw_u16(ctx, 0xbe),
                                             raw_u16(ctx, 0xc0), 1);
        vSetRank(ctx, 1);
        TXUpdateDelayReg_DQ_DQM(ctx);
        vSetRank(ctx, 0);
    }

    vSetRank(ctx, (U8)saved_rank);
    vAutoRefreshSwitch(ctx, 0);

    if (cal_type == 1U) {
        vIO32WriteMsk(ctx, 0x00000100U, 0, 0x02000000U);
        vIO32WriteMsk(ctx, 0x0000010cU, 0, 0x00200000U);
    }

    return 0;
}

/* Dependencies of DramcRxWindowPerbitCal below (not otherwise used).
 * DramcRxWinRDDQCRun/End are byte-identical to AN7581's; only Init
 * differs (confirmed by diffing both objects' disassembly, not
 * assumed): the first 3 vIO32WriteMsk_All calls use mask=0 here (a
 * genuine no-op, matching the "mask=0" quirk pattern already seen
 * elsewhere in this SoC's objects) instead of AN7581's mask=0x80; the
 * third register/vPhyByteIO32WriteMsk_All register differ
 * (0xa3a01004/0x23a01008 vs AN7581's 0xa1201004/0x21201008); and there
 * is no data_width==0x20 case at all, since this SoC never exceeds 2
 * DQ byte lanes. */
U32 DramcRxWinRDDQCInit(void *ctx)
{
    struct airoha_rtswcmd cmd;
    U32 rank = raw_u32(ctx, 0xc);
    U32 chan = raw_u32(ctx, 0x4);
    U16 mr3;

    vIO32WriteMsk_All(ctx, 0x91200f04U, 0, 0);
    vIO32WriteMsk_All(ctx, 0x99200f84U, 0, 0);
    vIO32WriteMsk_All(ctx, 0xa3a01004U, 0, 0);
    vIO32WriteMsk(ctx, 0x24cU, 0x4000U, 0x4000U);

    memset(&cmd, 0, sizeof(cmd));
    cmd.command = 0xd;
    cmd.rank = rank;
    DramcTriggerRTSWCMD(ctx, &cmd);

    mr3 = gMRVal[chan * 14U + rank * 7U + 3U] | 4U;
    if (is_ddr3_family(ctx))
        mr3 &= ~3U;
    DramcModeRegWriteByRank(ctx, (U8)rank, 3, mr3);

    vIO32WriteMsk(ctx, 0x120U, 0, 3U);
    vPhyByteWriteFldAlign(ctx, 0x11cU, 0x000f3355U, 0, 0);

    vPhyByteIO32WriteMsk_All(ctx, 0x11200f08U, 0x1000000U, 0x1000000U);
    vPhyByteIO32WriteMsk_All(ctx, 0x19200f88U, 0x1000000U, 0x1000000U);
    vPhyByteIO32WriteMsk_All(ctx, 0x23a01008U, 0x1000000U, 0x1000000U);
    return 0;
}

U32 DramcRxWinRDDQCRun(void *ctx)
{
    struct airoha_rtswcmd cmd;

    memset(&cmd, 0, sizeof(cmd));
    cmd.command = 0xe;
    cmd.rank = raw_u32(ctx, 0xc);
    cmd.result_ext = 0;
    DramcTriggerRTSWCMD(ctx, &cmd);
    return cmd.result_10;
}

void DramcRxWinRDDQCEnd(void *ctx)
{
    U32 rank = raw_u32(ctx, 0xc);
    U32 chan = raw_u32(ctx, 0x4);
    U16 mr3;

    vIO32WriteMsk(ctx, 0x130U, 0, 0xc00U);
    vIO32WriteMsk(ctx, 0x24cU, 0, 0x4000U);
    mr3 = gMRVal[chan * 14U + rank * 7U + 3U];
    DramcModeRegWriteByRank(ctx, (U8)rank, 3, mr3);
}

/* Same shape as AN7581's RX_CUR_REC_T/RX_BEST_REC_T (see that file for
 * the rationale); AN7583 only ever needs 16 of them (max data_width 16
 * -- confirmed independently by this SoC's own dramc_rx_dqs_gating_cal
 * and DramcTxWindowPerbitCal traces, both capped at 2 DQ byte lanes). */
typedef struct {
    S16 start;
    S16 end;
    U8 _pad[6];
} RX_CUR_REC_T;

typedef struct {
    S16 start;
    S16 end;
    S16 delta;
    U16 width;
    U16 raw8;
} RX_BEST_REC_T;

/*
 * DramcRxWindowPerbitCal (AN7583) -- independently traced from this SoC's
 * own object (1008 disassembled instructions). Shares the exact same
 * two-level search algorithm and 3-argument oracle signature as
 * AN7581's, and no __meta_backup_and_set/__meta_restore calls exist
 * anywhere in the object (this SoC never has a data_width==0x20 case),
 * but has several confirmed genuine differences from AN7581 beyond just
 * halved buffer sizes:
 *
 * - An extra `raw_u8(ctx,0xce) == 0` condition (alongside mode_sel==0
 *   and is_ddr3_family()) gates the DDR3 per-lane-flatten quirk.
 * - The "all bits done" fast-exit always compares done_mask against
 *   0xffff, with no data_width==0x20-style branch -- meaning for a
 *   1-lane (data_width==8) config the fast exit can never trigger
 *   (bits 8-15 of done_mask are never set), so that config always runs
 *   the sweep to natural exhaustion. Confirmed by the disassembly
 *   showing one unconditional comparison, not assumed.
 * - The same "rank 1 mirrors rank 0" pattern as this SoC's
 *   DramcTxWindowPerbitCal/dramc_rx_dqs_gating_cal, applied to a
 *   10-entry Rx_win_K_result_rg_rk1[] (8 delay-chain register readbacks
 *   plus the 2 coarse per-lane RX delay registers), paired with a
 *   direct MMIO read-modify-write of the same combined Vref-ish
 *   register at 0x1fc8000c that DramcTxWindowPerbitCal touches.
 * - A DLY_RG_Mapping table-driven groups-of-8 OE commit (4 register
 *   pairs, each pair fed by 4 DLY_RG_Mapping-selected record indices)
 *   in place of AN7581's fixed-index groups-of-4 -- the same
 *   table-indirection pattern as this SoC's DramcTxWindowPerbitCal.
 */
U32 DramcRxWindowPerbitCal(void *ctx, U8 mode_sel, const U8 *custom_delay)
{
    RX_CUR_REC_T cur[16];
    RX_BEST_REC_T best[16];
    U8 per_lane_cfg[2];
    U16 lane_min_width[2];
    U16 lane_sum[2];
    U16 lane_best_min[2] = {0, 0};
    U16 lane_best_sum[2] = {0, 0};
    U16 lane_best_choice[2];
    U32 saved_rank;
    U32 lane_count, data_width;
    U32 eyescan_flag = 0;
    U32 apply_reg_writes;
    U32 scan_rounds_limit;
    S32 threshold;
    U32 step;
    U32 outer, lane, bit;

    per_lane_cfg[0] = 0xe;
    per_lane_cfg[1] = 0xe;
    for (bit = 0; bit < 16U; bit++)
        best[bit].delta = 0;

    if (ctx == 0)
        return 1;

    if (mode_sel == 1U)
        eyescan_flag = GetEyeScanEnable(ctx, mode_sel);

    /* Dead other than call sites/side effects -- see AN7581's version
     * of this function for why. */
    (void)u4Dram_Register_Read(ctx, 0x11600a08U);
    (void)u4Dram_Register_Read(ctx, 0x19600a88U);

    if (mode_sel == 1U)
        vAutoRefreshSwitch(ctx, mode_sel);
    saved_rank = u1GetRank(ctx);

    if (mode_sel == 1U) {
        vSetCalibrationResult(ctx, 0xd, mode_sel);
        DramcEngine2Init(ctx, raw_u32(ctx, 0x48), raw_u32(ctx, 0x4c),
                          raw_u8(ctx, 0x50), 0, mode_sel);
        if (raw_u32(ctx, 0xc) == 0U || raw_u16(ctx, 0x54) > 0x749U)
            apply_reg_writes = mode_sel;
        else
            apply_reg_writes = (eyescan_flag == 1U) ? 1U : 0U;
    } else {
        apply_reg_writes = 0;
        vSetCalibrationResult(ctx, 9, 1);
        DramcRxWinRDDQCInit(ctx);
    }

    vPrintCalibrationBasicInfo(ctx);

    if (apply_reg_writes != 0U) {
        if (custom_delay == 0) {
            scan_rounds_limit = 0x1fU;
        } else {
            lane_count = raw_u32(ctx, 0x44) >> 3;
            for (lane = 0; lane < lane_count; lane++)
                per_lane_cfg[lane] = custom_delay[lane];
            scan_rounds_limit = 0;
        }
        vIO32WriteMsk_All(ctx, 0x11000508U, 0, 0x10000U);
        vIO32WriteMsk_All(ctx, 0x19000588U, 0, 0x10000U);
    } else {
        scan_rounds_limit = 0;
    }

    data_width = raw_u32(ctx, 0x44);

    {
        U16 freq = raw_u16(ctx, 0x54);

        if (freq > 0x534U)
            threshold = 0;
        else
            threshold = (freq < 0x320U) ? -127 : -63;
    }

    if (mode_sel == 0U) {
        S32 v = (S32)s2RxDelayPreCal - 10;

        if (v < -126)
            v = -126;
        threshold = v;
        step = 2;
    } else {
        s2RxDelayPreCal = 0x7fff;
        step = 4;
    }

    for (outer = 0; ; outer++) {
        U32 first_open_cached = 0;
        S32 s2_local = s2RxDelayPreCal;
        U32 any_ff;
        U32 done_mask = 0;
        S32 uiDelay;
        S32 sweep_start_minus1;
        S32 sweep_end_minus_step;

        any_ff = 0;
        for (lane = 0; lane < (data_width >> 3); lane++) {
            if (per_lane_cfg[lane] == 0xffU)
                any_ff = 1;
        }
        if (any_ff) {
            vIO32WriteMsk_All(ctx, 0x91200eecU, outer, 0x3fU);
            vIO32WriteMsk_All(ctx, 0x99200f6cU, outer, 0x3fU);
        } else {
            vIO32WriteMsk(ctx, 0x91200eecU, per_lane_cfg[0], 0x3fU);
            vIO32WriteMsk(ctx, 0x99200f6cU, per_lane_cfg[1], 0x3fU);
        }

        vPhyByteIO32WriteMsk_All(ctx, 0x11600a08U, 0, 0xffffU);
        vPhyByteIO32WriteMsk_All(ctx, 0x19600a88U, 0, 0xffffU);
        vPhyByteIO32WriteMsk_All(ctx, 0x11600a0cU, 0, 0x01ff01ffU);
        vPhyByteIO32WriteMsk_All(ctx, 0x19600a8cU, 0, 0x01ff01ffU);
        for (lane = 0; lane < 4U; lane++)
            SetRxDqDelay(ctx, lane, 0);

        for (bit = 0; bit < (lane_count = data_width >> 3); bit++) {
            lane_sum[bit] = 0;
            lane_min_width[bit] = 0xffffU;
        }
        for (bit = 0; bit < data_width; bit++) {
            cur[bit].start = 0x7fff;
            cur[bit].end = 0x7fff;
            best[bit].start = 0x7fff;
            best[bit].end = 0x7fff;
        }

        uiDelay = threshold;
        sweep_start_minus1 = threshold - 1;
        sweep_end_minus_step = 0x3f - (S32)step;

        while (uiDelay <= 0x3f) {
            U32 fail_bitmap;

            if (uiDelay <= 0) {
                U32 v = (U32)(U8)(-uiDelay);

                v |= v << 16;
                vPhyByteIO32WriteMsk_All(ctx, 0x11600a0cU, v, 0x01ff01ffU);
                vPhyByteIO32WriteMsk_All(ctx, 0x19600a8cU, v, 0x01ff01ffU);
                DramPhyReset(ctx);
            } else {
                U32 v = ((U32)(U8)uiDelay) | ((U32)(U8)uiDelay << 8);

                vPhyByteIO32WriteMsk_All(ctx, 0x11600a08U, v, 0xffffU);
                vPhyByteIO32WriteMsk_All(ctx, 0x19600a88U, v, 0xffffU);
                DramPhyReset(ctx);
                for (lane = 0; lane < 4U; lane++)
                    SetRxDqDelay(ctx, lane, (U8)uiDelay);
            }

            if (mode_sel == 1U)
                fail_bitmap = DramcEngine2Run(ctx, 0, raw_u8(ctx, 0x50));
            else
                fail_bitmap = DramcRxWinRDDQCRun(ctx);

            for (bit = 0; bit < data_width; bit++) {
                U32 fail = (fail_bitmap & (1U << bit)) != 0U;

                if (cur[bit].start == 0x7fff) {
                    if (!fail) {
                        cur[bit].start = (S16)uiDelay;
                        if (mode_sel == 0U && s2_local == 0x7fff) {
                            s2_local = uiDelay;
                            first_open_cached = 1;
                        }
                    }
                    continue;
                }
                if (cur[bit].end != 0x7fff)
                    continue;

                if (fail) {
                    cur[bit].end = (S16)sweep_start_minus1;
                } else if (sweep_end_minus_step >= uiDelay) {
                    continue;
                } else {
                    cur[bit].end = (S16)uiDelay;
                }

                {
                    S32 width_new = cur[bit].end - cur[bit].start;
                    S32 width_best = best[bit].end - best[bit].start;

                    if (width_new >= width_best) {
                        if (width_new > 20)
                            done_mask |= 1U << bit;
                        best[bit].start = cur[bit].start;
                        best[bit].end = cur[bit].end;
                    }
                    cur[bit].start = 0x7fff;
                    cur[bit].end = 0x7fff;
                }
            }

            /* Always compares against 0xffff -- unlike AN7581, there is
             * no data_width==0x20-vs-else branch here (confirmed: one
             * unconditional comparison in the object), so a 1-lane
             * (data_width==8) config can never satisfy it and always
             * runs the sweep to natural exhaustion. */
            if (done_mask == 0xffffU) {
                if (mode_sel == 0U)
                    vSetCalibrationResult(ctx, 0xd, 0);
                goto rx_all_done;
            }
            uiDelay += (S32)step;
        }
        goto rx_sweep_exhausted;

    rx_all_done:
        if (first_open_cached)
            s2RxDelayPreCal = (S16)s2_local;
        break;

    rx_sweep_exhausted:
        if (first_open_cached)
            s2RxDelayPreCal = (S16)s2_local;

        for (bit = 0; bit < data_width; bit++) {
            U32 w;

            if (best[bit].start == 0x7fff) {
                w = 0;
            } else {
                w = (U32)(best[bit].end - best[bit].start);
                w = (w != 0U) ? (w + 1U) : 0U;
            }
            best[bit].width = (U16)w;
            lane = bit >> 3;
            if (lane_min_width[lane] > (U16)w)
                lane_min_width[lane] = (U16)w;
            lane_sum[lane] = (U16)(lane_sum[lane] + w);
        }

        for (lane = 0; lane < lane_count; lane++) {
            U32 better;

            if (lane_min_width[lane] > lane_best_min[lane])
                better = 1;
            else if (lane_min_width[lane] == lane_best_min[lane] &&
                     lane_sum[lane] > lane_best_sum[lane])
                better = 1;
            else
                better = 0;

            if (better) {
                lane_best_min[lane] = lane_min_width[lane];
                lane_best_sum[lane] = lane_sum[lane];
                lane_best_choice[lane] = (per_lane_cfg[lane] == 0xffU)
                                             ? (U16)outer
                                             : (U16)per_lane_cfg[lane];
            }
        }

        if (lane_best_min[0] > 20U && lane_best_min[1] > 20U) {
            U32 pct0 = (95U * lane_best_sum[0]) / 100U;
            U32 pct1 = (95U * lane_best_sum[1]) / 100U;

            if (lane_sum[0] < pct0 && lane_sum[1] < pct1 && eyescan_flag != 0U)
                break;
        }
        if (outer >= scan_rounds_limit)
            break;
    }

    if (mode_sel == 1U) {
        DramcEngine2End(ctx);
        vAutoRefreshSwitch(ctx, 0);
    } else {
        DramcRxWinRDDQCEnd(ctx);
        if (mode_sel == 0U && is_ddr3_family(ctx) && raw_u8(ctx, 0xce) == 0U) {
            /* DDR3 quirk: flatten every lane's per-bit result to bit 0's
             * result (same as AN7581, plus this SoC's extra
             * raw_u8(ctx,0xce)==0 gate). */
            for (lane = 0; lane < (data_width >> 3); lane++) {
                RX_BEST_REC_T tmp = best[lane * 8U];

                for (bit = 0; bit < 8U; bit++)
                    memcpy(&best[lane * 8U + bit], &tmp, sizeof(tmp));
            }
        }
    }

    {
        U32 magnitude[2];
        U32 group_sum[2];

        for (lane = 0; lane < (data_width >> 3); lane++) {
            S32 min_delta = 0x1fc;
            U32 base_bit = lane * 8U;
            U16 sum = 0;

            for (bit = base_bit; bit <= base_bit + 7U; bit++) {
                if (best[bit].delta < min_delta)
                    min_delta = best[bit].delta;
            }
            magnitude[lane] = (min_delta <= 0) ? (U32)(-min_delta) : 0U;

            for (bit = 0; bit < 8U; bit++) {
                U16 v = (U16)(best[base_bit].delta + (S32)magnitude[lane]);

                best[base_bit].raw8 = v;
                sum = (U16)(sum + v);
            }
            group_sum[lane] = (U32)sum >> 3;
        }

        if (apply_reg_writes != 0U) {
            U32 chan = raw_u32(ctx, 0x4);
            U32 odt = raw_u32(ctx, 0x20);
            U32 rank = raw_u32(ctx, 0xc);

            for (lane = 0; lane < lane_count; lane++) {
                U32 v = lane_best_choice[lane];

                if (rank == 0U) {
                    gFinalRXVrefDQ[chan * 4U + lane] = (U8)v;
                    gFinalRXVrefDQForSpeedUp[(odt + chan * 4U) * 2U + lane] = (U8)v;
                } else {
                    gFinalRXVrefDQ[chan * 4U + lane + 2U] = (U8)v;
                    gFinalRXVrefDQForSpeedUp[chan * 8U + odt * 2U + lane + 4U] = (U8)v;
                }
            }

            /* Missed on a first pass -- caught by cross-checking
             * vIO32WriteMsk's oracle count (4, not the 2 an initial
             * draft produced). Commits the winning coarse candidate per
             * lane, same as the per-candidate write inside the search
             * loop above but using the final chosen value. */
            vIO32WriteMsk(ctx, 0x91200eecU, lane_best_choice[0], 0x3fU);
            vIO32WriteMsk(ctx, 0x99200f6cU, lane_best_choice[1], 0x3fU);
        }

        /*
         * AN7583 only: "rank 1 mirrors rank 0" for the 2 coarse RX
         * delay registers, combined with the same Vref-ish register at
         * 0x1fc8000c that DramcTxWindowPerbitCal writes.
         */
        if (raw_u8(ctx, 0xbd) == 0U) {
            Rx_win_K_result_rg_rk1[8] = vPhyByteReadFldAlign(ctx, 0x91200eecU, 0);
            Rx_win_K_result_rg_rk1[9] = vPhyByteReadFldAlign(ctx, 0x99200f6cU, 0);
        } else {
            U32 reg = raw_u32((void *)0x1fc80000U, 0xc);
            U32 combined = Rx_win_K_result_rg_rk1[8] | (Rx_win_K_result_rg_rk1[9] << 5);

            reg &= ~0xff00U;
            reg &= ~0xc0U;
            reg |= combined << 6;
            raw_set_u32((void *)0x1fc80000U, 0xc, reg);
        }

        /* Final commit: OE (magnitude) and UI/PI (group_sum) broadcast
         * per lane -- same formulas as AN7581. */
        {
            U32 v;

            v = ((magnitude[0] << 16) & 0x1ff0000U) | (magnitude[0] & 0x1ffU);
            vPhyByteIO32WriteMsk(ctx, 0x11600a0cU, v, 0x01ff01ffU);
            v = (group_sum[0] & 0xffU) | ((group_sum[0] & 0xffU) << 8);
            vPhyByteIO32WriteMsk(ctx, 0x11600a08U, v, 0xffffU);

            v = ((magnitude[1] << 16) & 0x1ff0000U) | (magnitude[1] & 0x1ffU);
            vPhyByteIO32WriteMsk(ctx, 0x19600a8cU, v, 0x01ff01ffU);
            v = (group_sum[1] & 0xffU) | ((group_sum[1] & 0xffU) << 8);
            vPhyByteIO32WriteMsk(ctx, 0x19600a88U, v, 0xffffU);
        }
    }

    /*
     * Groups-of-8 OE-value commit, table-driven like this SoC's
     * DramcTxWindowPerbitCal: 4 register pairs (0x116009f8/0x116009fc/
     * 0x11600a00/0x11600a04, each paired with a literal "second lane"
     * register 0x19600a78/0x19600a7c/0x19600a80/0x19600a84 -- not a
     * computed +0x8000080 offset the way AN7581 computes its pairing),
     * each fed by DLY_RG_Mapping[row][g*2]/[g*2+1] (first register) and
     * [g*2+8]/[g*2+9] (second register). Only best[lane*8].raw8 (bit 0
     * of each lane, written just above) is ever a real value; every
     * other record's raw8 is a preserved-as-observed uninitialized
     * stack read, same as AN7581.
     */
    {
        static const U32 reg_a_list[4] = {
            0x116009f8U, 0x116009fcU, 0x11600a00U, 0x11600a04U,
        };
        static const U32 reg_b_list[4] = {
            0x19600a78U, 0x19600a7cU, 0x19600a80U, 0x19600a84U,
        };
        const U8 *row = DLY_RG_Mapping[raw_u32(ctx, 0xb0)];
        U32 g;

        for (g = 0; g < 4U; g++) {
            U32 v;

            v = (U32)(U8)best[row[2U * g]].raw8 | ((U32)(U8)best[row[2U * g]].raw8 << 8) |
                ((U32)(U8)best[row[2U * g + 1U]].raw8 << 16) |
                ((U32)(U8)best[row[2U * g + 1U]].raw8 << 24);
            vPhyByteWriteFldAlign(ctx, reg_a_list[g], v, 0, 0);

            v = (U32)(U8)best[row[2U * g + 8U]].raw8 | ((U32)(U8)best[row[2U * g + 8U]].raw8 << 8) |
                ((U32)(U8)best[row[2U * g + 9U]].raw8 << 16) |
                ((U32)(U8)best[row[2U * g + 9U]].raw8 << 24);
            vPhyByteWriteFldAlign(ctx, reg_b_list[g], v, 0, 0);
        }

        /*
         * A SECOND, separate "rank 1 mirrors rank 0" pair, this time
         * over the 8 registers the groups-of-8 commit just wrote
         * (Rx_win_K_result_rg_rk1[0..7], distinct from the [8]/[9]
         * coarse-delay pair mirrored earlier). Missed on a first pass
         * over this trace -- caught by cross-checking vSetRank's oracle
         * count (3, not the 1 an initial draft produced). Unrolled (not
         * a loop) to match the oracle's 8 distinct call sites each way,
         * the same lesson as DramcTxWindowPerbitCal's 12-register pair.
         */
        if (raw_u8(ctx, 0xbd) == 0U) {
            Rx_win_K_result_rg_rk1[0] = vPhyByteReadFldAlign(ctx, reg_a_list[0], 0);
            Rx_win_K_result_rg_rk1[1] = vPhyByteReadFldAlign(ctx, reg_a_list[1], 0);
            Rx_win_K_result_rg_rk1[2] = vPhyByteReadFldAlign(ctx, reg_a_list[2], 0);
            Rx_win_K_result_rg_rk1[3] = vPhyByteReadFldAlign(ctx, reg_a_list[3], 0);
            Rx_win_K_result_rg_rk1[4] = vPhyByteReadFldAlign(ctx, reg_b_list[0], 0);
            Rx_win_K_result_rg_rk1[5] = vPhyByteReadFldAlign(ctx, reg_b_list[1], 0);
            Rx_win_K_result_rg_rk1[6] = vPhyByteReadFldAlign(ctx, reg_b_list[2], 0);
            Rx_win_K_result_rg_rk1[7] = vPhyByteReadFldAlign(ctx, reg_b_list[3], 0);
        } else {
            vSetRank(ctx, 1);
            vPhyByteWriteFldAlign(ctx, reg_a_list[0], Rx_win_K_result_rg_rk1[0], 0, 0);
            vPhyByteWriteFldAlign(ctx, reg_a_list[1], Rx_win_K_result_rg_rk1[1], 0, 0);
            vPhyByteWriteFldAlign(ctx, reg_a_list[2], Rx_win_K_result_rg_rk1[2], 0, 0);
            vPhyByteWriteFldAlign(ctx, reg_a_list[3], Rx_win_K_result_rg_rk1[3], 0, 0);
            vPhyByteWriteFldAlign(ctx, reg_b_list[0], Rx_win_K_result_rg_rk1[4], 0, 0);
            vPhyByteWriteFldAlign(ctx, reg_b_list[1], Rx_win_K_result_rg_rk1[5], 0, 0);
            vPhyByteWriteFldAlign(ctx, reg_b_list[2], Rx_win_K_result_rg_rk1[6], 0, 0);
            vPhyByteWriteFldAlign(ctx, reg_b_list[3], Rx_win_K_result_rg_rk1[7], 0, 0);
            vSetRank(ctx, 0);
        }
    }

    DramPhyReset(ctx);
    vSetRank(ctx, (U8)saved_rank);
    vPrintCalibrationBasicInfo(ctx);

    /* Same inert busy-loop tail as AN7581 -- see that file's comment. */
    return 0;
}
