# veriformal-fyp2017
Formal Verification of full-adder and comparator circuits
