v 20041228 1
C 31400 56100 1 0 0 resistor-1.sym
{
T 31600 56400 5 10 1 1 0 0 1
refdes=R?
}
C 33600 56100 1 0 0 resistor-1.sym
{
T 33800 56400 5 10 1 1 0 0 1
refdes=R?
}
C 36200 54200 1 0 0 resistor-1.sym
{
T 36400 54500 5 10 1 1 0 0 1
refdes=R?
}
C 33500 52600 1 0 0 resistor-1.sym
{
T 33700 52900 5 10 1 1 0 0 1
refdes=R?
}
C 31200 53900 1 0 0 resistor-1.sym
{
T 31400 54200 5 10 1 1 0 0 1
refdes=R?
}
C 31400 54900 1 0 0 resistor-1.sym
{
T 31600 55200 5 10 1 1 0 0 1
refdes=R?
}
C 31400 54900 1 0 0 resistor-1.sym
{
T 31600 55200 5 10 1 1 0 0 1
refdes=R?
}
C 33600 55200 1 0 0 resistor-1.sym
{
T 33800 55500 5 10 1 1 0 0 1
refdes=R?
}
C 35400 54100 1 0 0 resistor-1.sym
{
T 35600 54400 5 10 1 1 0 0 1
refdes=R?
}
C 35400 54100 1 0 0 resistor-1.sym
{
T 35600 54400 5 10 1 1 0 0 1
refdes=R?
}
C 35900 51700 1 0 0 resistor-1.sym
{
T 36100 52000 5 10 1 1 0 0 1
refdes=R?
}
C 33000 51000 1 0 0 resistor-1.sym
{
T 33200 51300 5 10 1 1 0 0 1
refdes=R?
}
C 33000 51000 1 0 0 resistor-1.sym
{
T 33200 51300 5 10 1 1 0 0 1
refdes=R?
}
C 31000 51800 1 0 0 resistor-1.sym
{
T 31200 52100 5 10 1 1 0 0 1
refdes=R?
}
C 31000 51800 1 0 0 resistor-1.sym
{
T 31200 52100 5 10 1 1 0 0 1
refdes=R?
}
C 32800 53400 1 0 0 resistor-1.sym
{
T 33000 53700 5 10 1 1 0 0 1
refdes=R?
}
C 33600 54000 1 0 0 resistor-1.sym
{
T 33800 54300 5 10 1 1 0 0 1
refdes=R?
}
C 33000 55100 1 0 0 resistor-1.sym
{
T 33200 55400 5 10 1 1 0 0 1
refdes=R?
}
C 32500 56200 1 0 0 resistor-1.sym
{
T 32700 56500 5 10 1 1 0 0 1
refdes=R?
}
C 32800 57200 1 0 0 resistor-1.sym
{
T 33000 57500 5 10 1 1 0 0 1
refdes=R?
}
C 35300 57300 1 0 0 resistor-1.sym
{
T 35500 57600 5 10 1 1 0 0 1
refdes=R?
}
C 36600 56100 1 0 0 resistor-1.sym
{
T 36800 56400 5 10 1 1 0 0 1
refdes=R?
}
C 36600 56100 1 0 0 resistor-1.sym
{
T 36800 56400 5 10 1 1 0 0 1
refdes=R?
}
C 35000 55600 1 0 0 resistor-1.sym
{
T 35200 55900 5 10 1 1 0 0 1
refdes=R?
}
C 33800 57000 1 0 0 resistor-1.sym
{
T 34000 57300 5 10 1 1 0 0 1
refdes=R?
}
C 31400 57600 1 0 0 resistor-1.sym
{
T 31600 57900 5 10 1 1 0 0 1
refdes=R?
}
C 30500 57000 1 0 0 resistor-1.sym
{
T 30700 57300 5 10 1 1 0 0 1
refdes=R?
}
C 30500 57000 1 0 0 resistor-1.sym
{
T 30700 57300 5 10 1 1 0 0 1
refdes=R?
}
C 29400 55300 1 0 0 resistor-1.sym
{
T 29600 55600 5 10 1 1 0 0 1
refdes=R?
}
C 30100 53100 1 0 0 resistor-1.sym
{
T 30300 53400 5 10 1 1 0 0 1
refdes=R?
}
C 32200 52400 1 0 0 resistor-1.sym
{
T 32400 52700 5 10 1 1 0 0 1
refdes=R?
}
C 33200 51900 1 0 0 resistor-1.sym
{
T 33400 52200 5 10 1 1 0 0 1
refdes=R?
}
C 34800 52000 1 0 0 resistor-1.sym
{
T 35000 52300 5 10 1 1 0 0 1
refdes=R?
}
C 34600 53400 1 0 0 resistor-1.sym
{
T 34800 53700 5 10 1 1 0 0 1
refdes=R?
}
C 32000 54500 1 0 0 resistor-1.sym
{
T 32200 54800 5 10 1 1 0 0 1
refdes=R?
}
C 31300 52800 1 0 0 resistor-1.sym
{
T 31500 53100 5 10 1 1 0 0 1
refdes=R?
}
C 30000 53900 1 0 0 resistor-1.sym
{
T 30200 54200 5 10 1 1 0 0 1
refdes=R?
}
C 30400 55200 1 0 0 resistor-1.sym
{
T 30600 55500 5 10 1 1 0 0 1
refdes=R?
}
C 29900 56400 1 0 0 resistor-1.sym
{
T 30100 56700 5 10 1 1 0 0 1
refdes=R?
}
C 31400 55600 1 0 0 resistor-1.sym
{
T 31600 55900 5 10 1 1 0 0 1
refdes=R?
}
C 34300 54700 1 0 0 resistor-1.sym
{
T 34500 55000 5 10 1 1 0 0 1
refdes=R?
}
C 36500 52600 1 0 0 resistor-1.sym
{
T 36700 52900 5 10 1 1 0 0 1
refdes=R?
}
C 34800 51200 1 0 0 resistor-1.sym
{
T 35000 51500 5 10 1 1 0 0 1
refdes=R?
}
C 32100 51500 1 0 0 resistor-1.sym
{
T 32300 51800 5 10 1 1 0 0 1
refdes=R?
}
C 30200 52400 1 0 0 resistor-1.sym
{
T 30400 52700 5 10 1 1 0 0 1
refdes=R?
}
C 35400 56400 1 0 0 capacitor-1.sym
{
T 35600 56900 5 10 1 1 0 0 1
refdes=C?
}
C 36300 57000 1 0 0 capacitor-1.sym
{
T 36500 57500 5 10 1 1 0 0 1
refdes=C?
}
C 36900 57800 1 0 0 capacitor-1.sym
{
T 37100 58300 5 10 1 1 0 0 1
refdes=C?
}
C 38100 57700 1 0 0 capacitor-1.sym
{
T 38300 58200 5 10 1 1 0 0 1
refdes=C?
}
C 38400 56600 1 0 0 capacitor-1.sym
{
T 38600 57100 5 10 1 1 0 0 1
refdes=C?
}
C 38200 54800 1 0 0 capacitor-1.sym
{
T 38400 55300 5 10 1 1 0 0 1
refdes=C?
}
C 37200 54600 1 0 0 capacitor-1.sym
{
T 37400 55100 5 10 1 1 0 0 1
refdes=C?
}
C 36000 54800 1 0 0 capacitor-1.sym
{
T 36200 55300 5 10 1 1 0 0 1
refdes=C?
}
C 35700 53400 1 0 0 capacitor-1.sym
{
T 35900 53900 5 10 1 1 0 0 1
refdes=C?
}
C 37100 53400 1 0 0 capacitor-1.sym
{
T 37300 53900 5 10 1 1 0 0 1
refdes=C?
}
C 38100 54100 1 0 0 capacitor-1.sym
{
T 38300 54600 5 10 1 1 0 0 1
refdes=C?
}
C 39100 53600 1 0 0 capacitor-1.sym
{
T 39300 54100 5 10 1 1 0 0 1
refdes=C?
}
C 38500 52600 1 0 0 capacitor-1.sym
{
T 38700 53100 5 10 1 1 0 0 1
refdes=C?
}
C 37800 51900 1 0 0 capacitor-1.sym
{
T 38000 52400 5 10 1 1 0 0 1
refdes=C?
}
C 35200 52600 1 0 0 capacitor-1.sym
{
T 35400 53100 5 10 1 1 0 0 1
refdes=C?
}
C 37100 51300 1 0 0 capacitor-1.sym
{
T 37300 51800 5 10 1 1 0 0 1
refdes=C?
}
C 36600 50600 1 0 0 capacitor-1.sym
{
T 36800 51100 5 10 1 1 0 0 1
refdes=C?
}
C 38600 50700 1 0 0 capacitor-1.sym
{
T 38800 51200 5 10 1 1 0 0 1
refdes=C?
}
C 39200 51900 1 0 0 capacitor-1.sym
{
T 39400 52400 5 10 1 1 0 0 1
refdes=C?
}
C 39900 52900 1 0 0 capacitor-1.sym
{
T 40100 53400 5 10 1 1 0 0 1
refdes=C?
}
C 40200 54100 1 0 0 capacitor-1.sym
{
T 40400 54600 5 10 1 1 0 0 1
refdes=C?
}
C 39400 55100 1 0 0 capacitor-1.sym
{
T 39600 55600 5 10 1 1 0 0 1
refdes=C?
}
C 39700 55900 1 0 0 capacitor-1.sym
{
T 39900 56400 5 10 1 1 0 0 1
refdes=C?
}
C 38000 55900 1 0 0 capacitor-1.sym
{
T 38200 56400 5 10 1 1 0 0 1
refdes=C?
}
C 37300 56800 1 0 0 capacitor-1.sym
{
T 37500 57300 5 10 1 1 0 0 1
refdes=C?
}
C 34300 57900 1 0 0 capacitor-1.sym
{
T 34500 58400 5 10 1 1 0 0 1
refdes=C?
}
C 32900 58000 1 0 0 capacitor-1.sym
{
T 33100 58500 5 10 1 1 0 0 1
refdes=C?
}
C 31500 58100 1 0 0 capacitor-1.sym
{
T 31700 58600 5 10 1 1 0 0 1
refdes=C?
}
C 30300 58100 1 0 0 capacitor-1.sym
{
T 30500 58600 5 10 1 1 0 0 1
refdes=C?
}
C 29900 57600 1 0 0 capacitor-1.sym
{
T 30100 58100 5 10 1 1 0 0 1
refdes=C?
}
C 28900 57700 1 0 0 capacitor-1.sym
{
T 29100 58200 5 10 1 1 0 0 1
refdes=C?
}
C 28900 56900 1 0 0 capacitor-1.sym
{
T 29100 57400 5 10 1 1 0 0 1
refdes=C?
}
C 28900 55800 1 0 0 capacitor-1.sym
{
T 29100 56300 5 10 1 1 0 0 1
refdes=C?
}
C 29000 54400 1 0 0 capacitor-1.sym
{
T 29200 54900 5 10 1 1 0 0 1
refdes=C?
}
C 28800 53200 1 0 0 capacitor-1.sym
{
T 29000 53700 5 10 1 1 0 0 1
refdes=C?
}
C 29100 52400 1 0 0 capacitor-1.sym
{
T 29300 52900 5 10 1 1 0 0 1
refdes=C?
}
C 29000 51600 1 0 0 capacitor-1.sym
{
T 29200 52100 5 10 1 1 0 0 1
refdes=C?
}
C 30300 51600 1 0 0 capacitor-1.sym
{
T 30500 52100 5 10 1 1 0 0 1
refdes=C?
}
C 29600 50600 1 0 0 capacitor-1.sym
{
T 29800 51100 5 10 1 1 0 0 1
refdes=C?
}
C 31400 50800 1 0 0 capacitor-1.sym
{
T 31600 51300 5 10 1 1 0 0 1
refdes=C?
}
C 40000 50900 1 0 0 capacitor-1.sym
{
T 40200 51400 5 10 1 1 0 0 1
refdes=C?
}
C 40400 51700 1 0 0 capacitor-1.sym
{
T 40600 52200 5 10 1 1 0 0 1
refdes=C?
}
C 40400 55200 1 0 0 capacitor-1.sym
{
T 40600 55700 5 10 1 1 0 0 1
refdes=C?
}
C 40300 56700 1 0 0 capacitor-1.sym
{
T 40500 57200 5 10 1 1 0 0 1
refdes=C?
}
C 40200 57700 1 0 0 capacitor-1.sym
{
T 40400 58200 5 10 1 1 0 0 1
refdes=C?
}
C 39100 57500 1 0 0 capacitor-1.sym
{
T 39300 58000 5 10 1 1 0 0 1
refdes=C?
}
C 39200 56500 1 0 0 capacitor-1.sym
{
T 39400 57000 5 10 1 1 0 0 1
refdes=C?
}
