# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../testxor.srcs/sources_1/new/testxor.vhd" \
"../../../../testxor.srcs/sim_1/new/testxor_tb.vhd" \

# Do not sort compile order
nosort
