Hasan Arslan , Shantanu Dutt, An effective hop-based detailed router for FPGAs for optimizing track usage and circuit performance, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA
Shantanu Dutt , Hasan Arslan, Efficient timing-driven incremental routing for VLSI circuits using DFS and localized slack-satisfaction computations, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Vinay Verma , Shantanu Dutt , Vishal Suthar, Efficient on-line testing of FPGAs with provable diagnosabilities, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
