
p10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010a24  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b0c  08010bb4  08010bb4  00011bb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080126c0  080126c0  00014078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080126c0  080126c0  000136c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080126c8  080126c8  00014078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080126c8  080126c8  000136c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080126cc  080126cc  000136cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  080126d0  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000609c  20000078  08012748  00014078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006114  08012748  00014114  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003633f  00000000  00000000  000140a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000699b  00000000  00000000  0004a3e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002d60  00000000  00000000  00050d88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002377  00000000  00000000  00053ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d4b6  00000000  00000000  00055e5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00033a13  00000000  00000000  00083315  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001121ae  00000000  00000000  000b6d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c8ed6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cf6c  00000000  00000000  001c8f1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001d5e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010b9c 	.word	0x08010b9c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08010b9c 	.word	0x08010b9c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	4a06      	ldr	r2, [pc, #24]	@ (80005d4 <BSP_LED_On+0x28>)
 80005ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005be:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80005c2:	b291      	uxth	r1, r2
 80005c4:	2201      	movs	r2, #1
 80005c6:	4618      	mov	r0, r3
 80005c8:	f003 fdfc 	bl	80041c4 <HAL_GPIO_WritePin>
}
 80005cc:	bf00      	nop
 80005ce:	3708      	adds	r7, #8
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	20000000 	.word	0x20000000

080005d8 <BSP_LED_Off>:
  * @param  Led  LED to be set off
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	4603      	mov	r3, r0
 80005e0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 80005e2:	79fb      	ldrb	r3, [r7, #7]
 80005e4:	4a06      	ldr	r2, [pc, #24]	@ (8000600 <BSP_LED_Off+0x28>)
 80005e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005ea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80005ee:	b291      	uxth	r1, r2
 80005f0:	2200      	movs	r2, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f003 fde6 	bl	80041c4 <HAL_GPIO_WritePin>
}
 80005f8:	bf00      	nop
 80005fa:	3708      	adds	r7, #8
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	20000000 	.word	0x20000000

08000604 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000604:	b480      	push	{r7}
 8000606:	b083      	sub	sp, #12
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800060c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000610:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000614:	f003 0301 	and.w	r3, r3, #1
 8000618:	2b00      	cmp	r3, #0
 800061a:	d013      	beq.n	8000644 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800061c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000620:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000624:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000628:	2b00      	cmp	r3, #0
 800062a:	d00b      	beq.n	8000644 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800062c:	e000      	b.n	8000630 <ITM_SendChar+0x2c>
    {
      __NOP();
 800062e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000630:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d0f9      	beq.n	800062e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800063a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800063e:	687a      	ldr	r2, [r7, #4]
 8000640:	b2d2      	uxtb	r2, r2
 8000642:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000644:	687b      	ldr	r3, [r7, #4]
}
 8000646:	4618      	mov	r0, r3
 8000648:	370c      	adds	r7, #12
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
	...

08000654 <wifi_start>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static int wifi_start(void)
{
 8000654:	b5b0      	push	{r4, r5, r7, lr}
 8000656:	b086      	sub	sp, #24
 8000658:	af04      	add	r7, sp, #16
	uint8_t  MAC_Addr[6];
 /*Initialize and use WIFI module */
  if(WIFI_Init() ==  WIFI_STATUS_OK)
 800065a:	f002 ff69 	bl	8003530 <WIFI_Init>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d123      	bne.n	80006ac <wifi_start+0x58>
  {
    LOG(("ES-WIFI Initialized.\r\n"));
 8000664:	4814      	ldr	r0, [pc, #80]	@ (80006b8 <wifi_start+0x64>)
 8000666:	f00f f919 	bl	800f89c <puts>
    if(WIFI_GetMAC_Address(MAC_Addr) == WIFI_STATUS_OK)
 800066a:	463b      	mov	r3, r7
 800066c:	4618      	mov	r0, r3
 800066e:	f002 ffad 	bl	80035cc <WIFI_GetMAC_Address>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d113      	bne.n	80006a0 <wifi_start+0x4c>
    {
      LOG(("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8000678:	783b      	ldrb	r3, [r7, #0]
 800067a:	4618      	mov	r0, r3
 800067c:	787b      	ldrb	r3, [r7, #1]
 800067e:	461c      	mov	r4, r3
 8000680:	78bb      	ldrb	r3, [r7, #2]
 8000682:	461d      	mov	r5, r3
 8000684:	78fb      	ldrb	r3, [r7, #3]
 8000686:	793a      	ldrb	r2, [r7, #4]
 8000688:	7979      	ldrb	r1, [r7, #5]
 800068a:	9102      	str	r1, [sp, #8]
 800068c:	9201      	str	r2, [sp, #4]
 800068e:	9300      	str	r3, [sp, #0]
 8000690:	462b      	mov	r3, r5
 8000692:	4622      	mov	r2, r4
 8000694:	4601      	mov	r1, r0
 8000696:	4809      	ldr	r0, [pc, #36]	@ (80006bc <wifi_start+0x68>)
 8000698:	f00f f898 	bl	800f7cc <iprintf>
  }
  else
  {
    return -1;
  }
  return 0;
 800069c:	2300      	movs	r3, #0
 800069e:	e007      	b.n	80006b0 <wifi_start+0x5c>
      LOG(("> ERROR : CANNOT get MAC address\r\n"));
 80006a0:	4807      	ldr	r0, [pc, #28]	@ (80006c0 <wifi_start+0x6c>)
 80006a2:	f00f f8fb 	bl	800f89c <puts>
      return -1;
 80006a6:	f04f 33ff 	mov.w	r3, #4294967295
 80006aa:	e001      	b.n	80006b0 <wifi_start+0x5c>
    return -1;
 80006ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80006b0:	4618      	mov	r0, r3
 80006b2:	3708      	adds	r7, #8
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bdb0      	pop	{r4, r5, r7, pc}
 80006b8:	08010be8 	.word	0x08010be8
 80006bc:	08010c00 	.word	0x08010c00
 80006c0:	08010c40 	.word	0x08010c40

080006c4 <wifi_connect>:



int wifi_connect(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af02      	add	r7, sp, #8

  wifi_start();
 80006ca:	f7ff ffc3 	bl	8000654 <wifi_start>

  LOG(("\nConnecting to %s, %s\r\n",SSID,PASSWORD));
 80006ce:	4a19      	ldr	r2, [pc, #100]	@ (8000734 <wifi_connect+0x70>)
 80006d0:	4919      	ldr	r1, [pc, #100]	@ (8000738 <wifi_connect+0x74>)
 80006d2:	481a      	ldr	r0, [pc, #104]	@ (800073c <wifi_connect+0x78>)
 80006d4:	f00f f87a 	bl	800f7cc <iprintf>
  if( WIFI_Connect(SSID, PASSWORD, WIFISECURITY) == WIFI_STATUS_OK)
 80006d8:	2200      	movs	r2, #0
 80006da:	4916      	ldr	r1, [pc, #88]	@ (8000734 <wifi_connect+0x70>)
 80006dc:	4816      	ldr	r0, [pc, #88]	@ (8000738 <wifi_connect+0x74>)
 80006de:	f002 ff53 	bl	8003588 <WIFI_Connect>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d11d      	bne.n	8000724 <wifi_connect+0x60>
  {
    if(WIFI_GetIP_Address(IP_Addr) == WIFI_STATUS_OK)
 80006e8:	4815      	ldr	r0, [pc, #84]	@ (8000740 <wifi_connect+0x7c>)
 80006ea:	f002 ff85 	bl	80035f8 <WIFI_GetIP_Address>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d111      	bne.n	8000718 <wifi_connect+0x54>
    {
      LOG(("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
 80006f4:	4b12      	ldr	r3, [pc, #72]	@ (8000740 <wifi_connect+0x7c>)
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	4619      	mov	r1, r3
 80006fa:	4b11      	ldr	r3, [pc, #68]	@ (8000740 <wifi_connect+0x7c>)
 80006fc:	785b      	ldrb	r3, [r3, #1]
 80006fe:	461a      	mov	r2, r3
 8000700:	4b0f      	ldr	r3, [pc, #60]	@ (8000740 <wifi_connect+0x7c>)
 8000702:	789b      	ldrb	r3, [r3, #2]
 8000704:	4618      	mov	r0, r3
 8000706:	4b0e      	ldr	r3, [pc, #56]	@ (8000740 <wifi_connect+0x7c>)
 8000708:	78db      	ldrb	r3, [r3, #3]
 800070a:	9300      	str	r3, [sp, #0]
 800070c:	4603      	mov	r3, r0
 800070e:	480d      	ldr	r0, [pc, #52]	@ (8000744 <wifi_connect+0x80>)
 8000710:	f00f f85c 	bl	800f7cc <iprintf>
  else
  {
		 LOG(("ERROR : es-wifi module NOT connected\r\n"));
     return -1;
  }
  return 0;
 8000714:	2300      	movs	r3, #0
 8000716:	e00a      	b.n	800072e <wifi_connect+0x6a>
		  LOG((" ERROR : es-wifi module CANNOT get IP address\r\n"));
 8000718:	480b      	ldr	r0, [pc, #44]	@ (8000748 <wifi_connect+0x84>)
 800071a:	f00f f8bf 	bl	800f89c <puts>
      return -1;
 800071e:	f04f 33ff 	mov.w	r3, #4294967295
 8000722:	e004      	b.n	800072e <wifi_connect+0x6a>
		 LOG(("ERROR : es-wifi module NOT connected\r\n"));
 8000724:	4809      	ldr	r0, [pc, #36]	@ (800074c <wifi_connect+0x88>)
 8000726:	f00f f8b9 	bl	800f89c <puts>
     return -1;
 800072a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800072e:	4618      	mov	r0, r3
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	08010c64 	.word	0x08010c64
 8000738:	08010c68 	.word	0x08010c68
 800073c:	08010c70 	.word	0x08010c70
 8000740:	200007d4 	.word	0x200007d4
 8000744:	08010c88 	.word	0x08010c88
 8000748:	08010cc4 	.word	0x08010cc4
 800074c:	08010cf4 	.word	0x08010cf4

08000750 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000754:	f002 ffc2 	bl	80036dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000758:	f000 f878 	bl	800084c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800075c:	f000 fa40 	bl	8000be0 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8000760:	f000 f8d6 	bl	8000910 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 8000764:	f000 f90c 	bl	8000980 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8000768:	f000 f948 	bl	80009fc <MX_QUADSPI_Init>
  MX_SPI3_Init();
 800076c:	f000 f96c 	bl	8000a48 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000770:	f000 f9a8 	bl	8000ac4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000774:	f000 f9d6 	bl	8000b24 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000778:	f000 fa04 	bl	8000b84 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

	printf("--- [BOOT] Forzando Reinicio Fisico del WiFi ---\r\n");
 800077c:	4823      	ldr	r0, [pc, #140]	@ (800080c <main+0xbc>)
 800077e:	f00f f88d 	bl	800f89c <puts>

	// Bajar el pin de Reset (Apagar módulo)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 8000782:	2200      	movs	r2, #0
 8000784:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000788:	4821      	ldr	r0, [pc, #132]	@ (8000810 <main+0xc0>)
 800078a:	f003 fd1b 	bl	80041c4 <HAL_GPIO_WritePin>
	HAL_Delay(500); // Esperar medio segundo apagado
 800078e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000792:	f002 ffdb 	bl	800374c <HAL_Delay>

	// Subir el pin de Reset (Encender módulo)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 8000796:	2201      	movs	r2, #1
 8000798:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800079c:	481c      	ldr	r0, [pc, #112]	@ (8000810 <main+0xc0>)
 800079e:	f003 fd11 	bl	80041c4 <HAL_GPIO_WritePin>
	HAL_Delay(1000); // Esperar 1s a que arranque su sistema interno
 80007a2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007a6:	f002 ffd1 	bl	800374c <HAL_Delay>

	printf("--- [BOOT] WiFi Reiniciado. Iniciando Kernel... ---\r\n");
 80007aa:	481a      	ldr	r0, [pc, #104]	@ (8000814 <main+0xc4>)
 80007ac:	f00f f876 	bl	800f89c <puts>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80007b0:	f00b ff7c 	bl	800c6ac <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of qMqttTx */
  qMqttTxHandle = osMessageQueueNew (16, 160, &qMqttTx_attributes);
 80007b4:	4a18      	ldr	r2, [pc, #96]	@ (8000818 <main+0xc8>)
 80007b6:	21a0      	movs	r1, #160	@ 0xa0
 80007b8:	2010      	movs	r0, #16
 80007ba:	f00c f86e 	bl	800c89a <osMessageQueueNew>
 80007be:	4603      	mov	r3, r0
 80007c0:	4a16      	ldr	r2, [pc, #88]	@ (800081c <main+0xcc>)
 80007c2:	6013      	str	r3, [r2, #0]

  /* creation of qCmdRx */
  qCmdRxHandle = osMessageQueueNew (5, sizeof(uint8_t), &qCmdRx_attributes);
 80007c4:	4a16      	ldr	r2, [pc, #88]	@ (8000820 <main+0xd0>)
 80007c6:	2101      	movs	r1, #1
 80007c8:	2005      	movs	r0, #5
 80007ca:	f00c f866 	bl	800c89a <osMessageQueueNew>
 80007ce:	4603      	mov	r3, r0
 80007d0:	4a14      	ldr	r2, [pc, #80]	@ (8000824 <main+0xd4>)
 80007d2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of WifiTask */
  WifiTaskHandle = osThreadNew(StartWifiTask, NULL, &WifiTask_attributes);
 80007d4:	4a14      	ldr	r2, [pc, #80]	@ (8000828 <main+0xd8>)
 80007d6:	2100      	movs	r1, #0
 80007d8:	4814      	ldr	r0, [pc, #80]	@ (800082c <main+0xdc>)
 80007da:	f00b ffb1 	bl	800c740 <osThreadNew>
 80007de:	4603      	mov	r3, r0
 80007e0:	4a13      	ldr	r2, [pc, #76]	@ (8000830 <main+0xe0>)
 80007e2:	6013      	str	r3, [r2, #0]

  /* creation of MQTT_Task */
  MQTT_TaskHandle = osThreadNew(MQTT_TaskFun, NULL, &MQTT_Task_attributes);
 80007e4:	4a13      	ldr	r2, [pc, #76]	@ (8000834 <main+0xe4>)
 80007e6:	2100      	movs	r1, #0
 80007e8:	4813      	ldr	r0, [pc, #76]	@ (8000838 <main+0xe8>)
 80007ea:	f00b ffa9 	bl	800c740 <osThreadNew>
 80007ee:	4603      	mov	r3, r0
 80007f0:	4a12      	ldr	r2, [pc, #72]	@ (800083c <main+0xec>)
 80007f2:	6013      	str	r3, [r2, #0]

  /* creation of TestGenTask */
  TestGenTaskHandle = osThreadNew(StartTestGenTask, NULL, &TestGenTask_attributes);
 80007f4:	4a12      	ldr	r2, [pc, #72]	@ (8000840 <main+0xf0>)
 80007f6:	2100      	movs	r1, #0
 80007f8:	4812      	ldr	r0, [pc, #72]	@ (8000844 <main+0xf4>)
 80007fa:	f00b ffa1 	bl	800c740 <osThreadNew>
 80007fe:	4603      	mov	r3, r0
 8000800:	4a11      	ldr	r2, [pc, #68]	@ (8000848 <main+0xf8>)
 8000802:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000804:	f00b ff76 	bl	800c6f4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000808:	bf00      	nop
 800080a:	e7fd      	b.n	8000808 <main+0xb8>
 800080c:	08010d1c 	.word	0x08010d1c
 8000810:	48001000 	.word	0x48001000
 8000814:	08010d50 	.word	0x08010d50
 8000818:	080122a0 	.word	0x080122a0
 800081c:	200007c8 	.word	0x200007c8
 8000820:	080122b8 	.word	0x080122b8
 8000824:	200007cc 	.word	0x200007cc
 8000828:	08012234 	.word	0x08012234
 800082c:	08000fc1 	.word	0x08000fc1
 8000830:	200007bc 	.word	0x200007bc
 8000834:	08012258 	.word	0x08012258
 8000838:	08001029 	.word	0x08001029
 800083c:	200007c0 	.word	0x200007c0
 8000840:	0801227c 	.word	0x0801227c
 8000844:	0800117d 	.word	0x0800117d
 8000848:	200007c4 	.word	0x200007c4

0800084c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b096      	sub	sp, #88	@ 0x58
 8000850:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000852:	f107 0314 	add.w	r3, r7, #20
 8000856:	2244      	movs	r2, #68	@ 0x44
 8000858:	2100      	movs	r1, #0
 800085a:	4618      	mov	r0, r3
 800085c:	f00f f94a 	bl	800faf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000860:	463b      	mov	r3, r7
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	605a      	str	r2, [r3, #4]
 8000868:	609a      	str	r2, [r3, #8]
 800086a:	60da      	str	r2, [r3, #12]
 800086c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800086e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000872:	f003 ff5b 	bl	800472c <HAL_PWREx_ControlVoltageScaling>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800087c:	f000 fce2 	bl	8001244 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000880:	f003 ff36 	bl	80046f0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000884:	4b21      	ldr	r3, [pc, #132]	@ (800090c <SystemClock_Config+0xc0>)
 8000886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800088a:	4a20      	ldr	r2, [pc, #128]	@ (800090c <SystemClock_Config+0xc0>)
 800088c:	f023 0318 	bic.w	r3, r3, #24
 8000890:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000894:	2314      	movs	r3, #20
 8000896:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000898:	2301      	movs	r3, #1
 800089a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800089c:	2301      	movs	r3, #1
 800089e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80008a0:	2300      	movs	r3, #0
 80008a2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80008a4:	2360      	movs	r3, #96	@ 0x60
 80008a6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008a8:	2302      	movs	r3, #2
 80008aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80008ac:	2301      	movs	r3, #1
 80008ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008b0:	2301      	movs	r3, #1
 80008b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80008b4:	2328      	movs	r3, #40	@ 0x28
 80008b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80008b8:	2307      	movs	r3, #7
 80008ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008bc:	2302      	movs	r3, #2
 80008be:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008c0:	2302      	movs	r3, #2
 80008c2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008c4:	f107 0314 	add.w	r3, r7, #20
 80008c8:	4618      	mov	r0, r3
 80008ca:	f004 f851 	bl	8004970 <HAL_RCC_OscConfig>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80008d4:	f000 fcb6 	bl	8001244 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008d8:	230f      	movs	r3, #15
 80008da:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008dc:	2303      	movs	r3, #3
 80008de:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e0:	2300      	movs	r3, #0
 80008e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008e4:	2300      	movs	r3, #0
 80008e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008e8:	2300      	movs	r3, #0
 80008ea:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008ec:	463b      	mov	r3, r7
 80008ee:	2104      	movs	r1, #4
 80008f0:	4618      	mov	r0, r3
 80008f2:	f004 fc19 	bl	8005128 <HAL_RCC_ClockConfig>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80008fc:	f000 fca2 	bl	8001244 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000900:	f005 f952 	bl	8005ba8 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000904:	bf00      	nop
 8000906:	3758      	adds	r7, #88	@ 0x58
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	40021000 	.word	0x40021000

08000910 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000914:	4b18      	ldr	r3, [pc, #96]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 8000916:	4a19      	ldr	r2, [pc, #100]	@ (800097c <MX_DFSDM1_Init+0x6c>)
 8000918:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800091a:	4b17      	ldr	r3, [pc, #92]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 800091c:	2201      	movs	r2, #1
 800091e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000920:	4b15      	ldr	r3, [pc, #84]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 8000922:	2200      	movs	r2, #0
 8000924:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000926:	4b14      	ldr	r3, [pc, #80]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 8000928:	2202      	movs	r2, #2
 800092a:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800092c:	4b12      	ldr	r3, [pc, #72]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 800092e:	2200      	movs	r2, #0
 8000930:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000932:	4b11      	ldr	r3, [pc, #68]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 8000934:	2200      	movs	r2, #0
 8000936:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000938:	4b0f      	ldr	r3, [pc, #60]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 800093a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800093e:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000940:	4b0d      	ldr	r3, [pc, #52]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 8000942:	2200      	movs	r2, #0
 8000944:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000946:	4b0c      	ldr	r3, [pc, #48]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 8000948:	2204      	movs	r2, #4
 800094a:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800094c:	4b0a      	ldr	r3, [pc, #40]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 800094e:	2200      	movs	r2, #0
 8000950:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000952:	4b09      	ldr	r3, [pc, #36]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 8000954:	2201      	movs	r2, #1
 8000956:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000958:	4b07      	ldr	r3, [pc, #28]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 800095a:	2200      	movs	r2, #0
 800095c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 800095e:	4b06      	ldr	r3, [pc, #24]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 8000960:	2200      	movs	r2, #0
 8000962:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000964:	4804      	ldr	r0, [pc, #16]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 8000966:	f003 f829 	bl	80039bc <HAL_DFSDM_ChannelInit>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8000970:	f000 fc68 	bl	8001244 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000974:	bf00      	nop
 8000976:	bd80      	pop	{r7, pc}
 8000978:	20000094 	.word	0x20000094
 800097c:	40016020 	.word	0x40016020

08000980 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000984:	4b1b      	ldr	r3, [pc, #108]	@ (80009f4 <MX_I2C2_Init+0x74>)
 8000986:	4a1c      	ldr	r2, [pc, #112]	@ (80009f8 <MX_I2C2_Init+0x78>)
 8000988:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 800098a:	4b1a      	ldr	r3, [pc, #104]	@ (80009f4 <MX_I2C2_Init+0x74>)
 800098c:	f640 6214 	movw	r2, #3604	@ 0xe14
 8000990:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000992:	4b18      	ldr	r3, [pc, #96]	@ (80009f4 <MX_I2C2_Init+0x74>)
 8000994:	2200      	movs	r2, #0
 8000996:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000998:	4b16      	ldr	r3, [pc, #88]	@ (80009f4 <MX_I2C2_Init+0x74>)
 800099a:	2201      	movs	r2, #1
 800099c:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800099e:	4b15      	ldr	r3, [pc, #84]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80009a4:	4b13      	ldr	r3, [pc, #76]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009aa:	4b12      	ldr	r3, [pc, #72]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009b0:	4b10      	ldr	r3, [pc, #64]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009b6:	4b0f      	ldr	r3, [pc, #60]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80009bc:	480d      	ldr	r0, [pc, #52]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009be:	f003 fc31 	bl	8004224 <HAL_I2C_Init>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80009c8:	f000 fc3c 	bl	8001244 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009cc:	2100      	movs	r1, #0
 80009ce:	4809      	ldr	r0, [pc, #36]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009d0:	f003 fcc3 	bl	800435a <HAL_I2CEx_ConfigAnalogFilter>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 80009da:	f000 fc33 	bl	8001244 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80009de:	2100      	movs	r1, #0
 80009e0:	4804      	ldr	r0, [pc, #16]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009e2:	f003 fd05 	bl	80043f0 <HAL_I2CEx_ConfigDigitalFilter>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 80009ec:	f000 fc2a 	bl	8001244 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80009f0:	bf00      	nop
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	200000cc 	.word	0x200000cc
 80009f8:	40005800 	.word	0x40005800

080009fc <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000a00:	4b0f      	ldr	r3, [pc, #60]	@ (8000a40 <MX_QUADSPI_Init+0x44>)
 8000a02:	4a10      	ldr	r2, [pc, #64]	@ (8000a44 <MX_QUADSPI_Init+0x48>)
 8000a04:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000a06:	4b0e      	ldr	r3, [pc, #56]	@ (8000a40 <MX_QUADSPI_Init+0x44>)
 8000a08:	2202      	movs	r2, #2
 8000a0a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a40 <MX_QUADSPI_Init+0x44>)
 8000a0e:	2204      	movs	r2, #4
 8000a10:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000a12:	4b0b      	ldr	r3, [pc, #44]	@ (8000a40 <MX_QUADSPI_Init+0x44>)
 8000a14:	2210      	movs	r2, #16
 8000a16:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000a18:	4b09      	ldr	r3, [pc, #36]	@ (8000a40 <MX_QUADSPI_Init+0x44>)
 8000a1a:	2217      	movs	r2, #23
 8000a1c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000a1e:	4b08      	ldr	r3, [pc, #32]	@ (8000a40 <MX_QUADSPI_Init+0x44>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000a24:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <MX_QUADSPI_Init+0x44>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000a2a:	4805      	ldr	r0, [pc, #20]	@ (8000a40 <MX_QUADSPI_Init+0x44>)
 8000a2c:	f003 fee4 	bl	80047f8 <HAL_QSPI_Init>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000a36:	f000 fc05 	bl	8001244 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000a3a:	bf00      	nop
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	20000120 	.word	0x20000120
 8000a44:	a0001000 	.word	0xa0001000

08000a48 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000a4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a4e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ac0 <MX_SPI3_Init+0x78>)
 8000a50:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000a52:	4b1a      	ldr	r3, [pc, #104]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a54:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a58:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000a5a:	4b18      	ldr	r3, [pc, #96]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000a60:	4b16      	ldr	r3, [pc, #88]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a62:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000a66:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a68:	4b14      	ldr	r3, [pc, #80]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a6e:	4b13      	ldr	r3, [pc, #76]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000a74:	4b11      	ldr	r3, [pc, #68]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a7a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a82:	4b0e      	ldr	r3, [pc, #56]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a88:	4b0c      	ldr	r3, [pc, #48]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000a94:	4b09      	ldr	r3, [pc, #36]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a96:	2207      	movs	r2, #7
 8000a98:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a9a:	4b08      	ldr	r3, [pc, #32]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000aa0:	4b06      	ldr	r3, [pc, #24]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000aa2:	2208      	movs	r2, #8
 8000aa4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000aa6:	4805      	ldr	r0, [pc, #20]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000aa8:	f005 fa60 	bl	8005f6c <HAL_SPI_Init>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000ab2:	f000 fbc7 	bl	8001244 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	20000164 	.word	0x20000164
 8000ac0:	40003c00 	.word	0x40003c00

08000ac4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ac8:	4b14      	ldr	r3, [pc, #80]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000aca:	4a15      	ldr	r2, [pc, #84]	@ (8000b20 <MX_USART1_UART_Init+0x5c>)
 8000acc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ace:	4b13      	ldr	r3, [pc, #76]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000ad0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ad4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ad6:	4b11      	ldr	r3, [pc, #68]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000adc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000aea:	220c      	movs	r2, #12
 8000aec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aee:	4b0b      	ldr	r3, [pc, #44]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000af4:	4b09      	ldr	r3, [pc, #36]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000afa:	4b08      	ldr	r3, [pc, #32]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b00:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b06:	4805      	ldr	r0, [pc, #20]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000b08:	f007 f822 	bl	8007b50 <HAL_UART_Init>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000b12:	f000 fb97 	bl	8001244 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b16:	bf00      	nop
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	200001c8 	.word	0x200001c8
 8000b20:	40013800 	.word	0x40013800

08000b24 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b28:	4b14      	ldr	r3, [pc, #80]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b2a:	4a15      	ldr	r2, [pc, #84]	@ (8000b80 <MX_USART3_UART_Init+0x5c>)
 8000b2c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b2e:	4b13      	ldr	r3, [pc, #76]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b34:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b36:	4b11      	ldr	r3, [pc, #68]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b42:	4b0e      	ldr	r3, [pc, #56]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b48:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b4a:	220c      	movs	r2, #12
 8000b4c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b54:	4b09      	ldr	r3, [pc, #36]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b5a:	4b08      	ldr	r3, [pc, #32]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b60:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b66:	4805      	ldr	r0, [pc, #20]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b68:	f006 fff2 	bl	8007b50 <HAL_UART_Init>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000b72:	f000 fb67 	bl	8001244 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b76:	bf00      	nop
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	20000250 	.word	0x20000250
 8000b80:	40004800 	.word	0x40004800

08000b84 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000b88:	4b14      	ldr	r3, [pc, #80]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b8a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000b8e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000b90:	4b12      	ldr	r3, [pc, #72]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b92:	2206      	movs	r2, #6
 8000b94:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000b96:	4b11      	ldr	r3, [pc, #68]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b98:	2202      	movs	r2, #2
 8000b9a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b9e:	2202      	movs	r2, #2
 8000ba0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000bae:	4b0b      	ldr	r3, [pc, #44]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000bb4:	4b09      	ldr	r3, [pc, #36]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000bba:	4b08      	ldr	r3, [pc, #32]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000bc0:	4b06      	ldr	r3, [pc, #24]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000bc6:	4805      	ldr	r0, [pc, #20]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bc8:	f003 fc5e 	bl	8004488 <HAL_PCD_Init>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000bd2:	f000 fb37 	bl	8001244 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	200002d8 	.word	0x200002d8

08000be0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b08a      	sub	sp, #40	@ 0x28
 8000be4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be6:	f107 0314 	add.w	r3, r7, #20
 8000bea:	2200      	movs	r2, #0
 8000bec:	601a      	str	r2, [r3, #0]
 8000bee:	605a      	str	r2, [r3, #4]
 8000bf0:	609a      	str	r2, [r3, #8]
 8000bf2:	60da      	str	r2, [r3, #12]
 8000bf4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bf6:	4bbd      	ldr	r3, [pc, #756]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bfa:	4abc      	ldr	r2, [pc, #752]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000bfc:	f043 0310 	orr.w	r3, r3, #16
 8000c00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c02:	4bba      	ldr	r3, [pc, #744]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c06:	f003 0310 	and.w	r3, r3, #16
 8000c0a:	613b      	str	r3, [r7, #16]
 8000c0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c0e:	4bb7      	ldr	r3, [pc, #732]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c12:	4ab6      	ldr	r2, [pc, #728]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c14:	f043 0304 	orr.w	r3, r3, #4
 8000c18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c1a:	4bb4      	ldr	r3, [pc, #720]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c1e:	f003 0304 	and.w	r3, r3, #4
 8000c22:	60fb      	str	r3, [r7, #12]
 8000c24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c26:	4bb1      	ldr	r3, [pc, #708]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c2a:	4ab0      	ldr	r2, [pc, #704]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c2c:	f043 0301 	orr.w	r3, r3, #1
 8000c30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c32:	4bae      	ldr	r3, [pc, #696]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c36:	f003 0301 	and.w	r3, r3, #1
 8000c3a:	60bb      	str	r3, [r7, #8]
 8000c3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c3e:	4bab      	ldr	r3, [pc, #684]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c42:	4aaa      	ldr	r2, [pc, #680]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c44:	f043 0302 	orr.w	r3, r3, #2
 8000c48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c4a:	4ba8      	ldr	r3, [pc, #672]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4e:	f003 0302 	and.w	r3, r3, #2
 8000c52:	607b      	str	r3, [r7, #4]
 8000c54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c56:	4ba5      	ldr	r3, [pc, #660]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c5a:	4aa4      	ldr	r2, [pc, #656]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c5c:	f043 0308 	orr.w	r3, r3, #8
 8000c60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c62:	4ba2      	ldr	r3, [pc, #648]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c66:	f003 0308 	and.w	r3, r3, #8
 8000c6a:	603b      	str	r3, [r7, #0]
 8000c6c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8000c74:	489e      	ldr	r0, [pc, #632]	@ (8000ef0 <MX_GPIO_Init+0x310>)
 8000c76:	f003 faa5 	bl	80041c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	f248 1104 	movw	r1, #33028	@ 0x8104
 8000c80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c84:	f003 fa9e 	bl	80041c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|UserLabel_Pin
 8000c88:	2200      	movs	r2, #0
 8000c8a:	f24f 0114 	movw	r1, #61460	@ 0xf014
 8000c8e:	4899      	ldr	r0, [pc, #612]	@ (8000ef4 <MX_GPIO_Init+0x314>)
 8000c90:	f003 fa98 	bl	80041c4 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000c94:	2200      	movs	r2, #0
 8000c96:	f241 0181 	movw	r1, #4225	@ 0x1081
 8000c9a:	4897      	ldr	r0, [pc, #604]	@ (8000ef8 <MX_GPIO_Init+0x318>)
 8000c9c:	f003 fa92 	bl	80041c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ca6:	4894      	ldr	r0, [pc, #592]	@ (8000ef8 <MX_GPIO_Init+0x318>)
 8000ca8:	f003 fa8c 	bl	80041c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8000cb2:	4892      	ldr	r0, [pc, #584]	@ (8000efc <MX_GPIO_Init+0x31c>)
 8000cb4:	f003 fa86 	bl	80041c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000cb8:	2201      	movs	r2, #1
 8000cba:	2120      	movs	r1, #32
 8000cbc:	488d      	ldr	r0, [pc, #564]	@ (8000ef4 <MX_GPIO_Init+0x314>)
 8000cbe:	f003 fa81 	bl	80041c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	2101      	movs	r1, #1
 8000cc6:	488a      	ldr	r0, [pc, #552]	@ (8000ef0 <MX_GPIO_Init+0x310>)
 8000cc8:	f003 fa7c 	bl	80041c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000ccc:	f240 1315 	movw	r3, #277	@ 0x115
 8000cd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4882      	ldr	r0, [pc, #520]	@ (8000ef0 <MX_GPIO_Init+0x310>)
 8000ce6:	f002 ffb7 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000cea:	236a      	movs	r3, #106	@ 0x6a
 8000cec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cee:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cf2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000cf8:	f107 0314 	add.w	r3, r7, #20
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	487c      	ldr	r0, [pc, #496]	@ (8000ef0 <MX_GPIO_Init+0x310>)
 8000d00:	f002 ffaa 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8000d04:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d0a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000d0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d10:	2300      	movs	r3, #0
 8000d12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8000d14:	f107 0314 	add.w	r3, r7, #20
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4878      	ldr	r0, [pc, #480]	@ (8000efc <MX_GPIO_Init+0x31c>)
 8000d1c:	f002 ff9c 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000d20:	233f      	movs	r3, #63	@ 0x3f
 8000d22:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d24:	230b      	movs	r3, #11
 8000d26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d2c:	f107 0314 	add.w	r3, r7, #20
 8000d30:	4619      	mov	r1, r3
 8000d32:	4872      	ldr	r0, [pc, #456]	@ (8000efc <MX_GPIO_Init+0x31c>)
 8000d34:	f002 ff90 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3c:	2302      	movs	r3, #2
 8000d3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	2300      	movs	r3, #0
 8000d42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d44:	2303      	movs	r3, #3
 8000d46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000d48:	2308      	movs	r3, #8
 8000d4a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d4c:	f107 0314 	add.w	r3, r7, #20
 8000d50:	4619      	mov	r1, r3
 8000d52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d56:	f002 ff7f 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000d5a:	f248 1304 	movw	r3, #33028	@ 0x8104
 8000d5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d60:	2301      	movs	r3, #1
 8000d62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d64:	2300      	movs	r3, #0
 8000d66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d6c:	f107 0314 	add.w	r3, r7, #20
 8000d70:	4619      	mov	r1, r3
 8000d72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d76:	f002 ff6f 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000d7a:	2308      	movs	r3, #8
 8000d7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d86:	2300      	movs	r3, #0
 8000d88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000d8e:	f107 0314 	add.w	r3, r7, #20
 8000d92:	4619      	mov	r1, r3
 8000d94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d98:	f002 ff5e 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8000d9c:	2310      	movs	r3, #16
 8000d9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000da0:	230b      	movs	r3, #11
 8000da2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	2300      	movs	r3, #0
 8000da6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8000da8:	f107 0314 	add.w	r3, r7, #20
 8000dac:	4619      	mov	r1, r3
 8000dae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000db2:	f002 ff51 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8000db6:	23e0      	movs	r3, #224	@ 0xe0
 8000db8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dc2:	2303      	movs	r3, #3
 8000dc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000dc6:	2305      	movs	r3, #5
 8000dc8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dca:	f107 0314 	add.w	r3, r7, #20
 8000dce:	4619      	mov	r1, r3
 8000dd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dd4:	f002 ff40 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ddc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000de0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000de6:	f107 0314 	add.w	r3, r7, #20
 8000dea:	4619      	mov	r1, r3
 8000dec:	4841      	ldr	r0, [pc, #260]	@ (8000ef4 <MX_GPIO_Init+0x314>)
 8000dee:	f002 ff33 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000df2:	2302      	movs	r3, #2
 8000df4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000df6:	230b      	movs	r3, #11
 8000df8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000dfe:	f107 0314 	add.w	r3, r7, #20
 8000e02:	4619      	mov	r1, r3
 8000e04:	483b      	ldr	r0, [pc, #236]	@ (8000ef4 <MX_GPIO_Init+0x314>)
 8000e06:	f002 ff27 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin UserLabel_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|UserLabel_Pin
 8000e0a:	f24f 0334 	movw	r3, #61492	@ 0xf034
 8000e0e:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e10:	2301      	movs	r3, #1
 8000e12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e1c:	f107 0314 	add.w	r3, r7, #20
 8000e20:	4619      	mov	r1, r3
 8000e22:	4834      	ldr	r0, [pc, #208]	@ (8000ef4 <MX_GPIO_Init+0x314>)
 8000e24:	f002 ff18 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8000e28:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 8000e2c:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e2e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e34:	2300      	movs	r3, #0
 8000e36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e38:	f107 0314 	add.w	r3, r7, #20
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	482e      	ldr	r0, [pc, #184]	@ (8000ef8 <MX_GPIO_Init+0x318>)
 8000e40:	f002 ff0a 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8000e44:	f243 0381 	movw	r3, #12417	@ 0x3081
 8000e48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e52:	2300      	movs	r3, #0
 8000e54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e56:	f107 0314 	add.w	r3, r7, #20
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4826      	ldr	r0, [pc, #152]	@ (8000ef8 <MX_GPIO_Init+0x318>)
 8000e5e:	f002 fefb 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000e62:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000e66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e70:	2300      	movs	r3, #0
 8000e72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e74:	f107 0314 	add.w	r3, r7, #20
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4820      	ldr	r0, [pc, #128]	@ (8000efc <MX_GPIO_Init+0x31c>)
 8000e7c:	f002 feec 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000e80:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000e84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e86:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e90:	f107 0314 	add.w	r3, r7, #20
 8000e94:	4619      	mov	r1, r3
 8000e96:	4819      	ldr	r0, [pc, #100]	@ (8000efc <MX_GPIO_Init+0x31c>)
 8000e98:	f002 fede 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea8:	2303      	movs	r3, #3
 8000eaa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000eac:	2305      	movs	r3, #5
 8000eae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8000eb0:	f107 0314 	add.w	r3, r7, #20
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4810      	ldr	r0, [pc, #64]	@ (8000ef8 <MX_GPIO_Init+0x318>)
 8000eb8:	f002 fece 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8000ebc:	2378      	movs	r3, #120	@ 0x78
 8000ebe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec8:	2303      	movs	r3, #3
 8000eca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ecc:	2307      	movs	r3, #7
 8000ece:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ed0:	f107 0314 	add.w	r3, r7, #20
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4808      	ldr	r0, [pc, #32]	@ (8000ef8 <MX_GPIO_Init+0x318>)
 8000ed8:	f002 febe 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8000edc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ee0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ee2:	2312      	movs	r3, #18
 8000ee4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	e00a      	b.n	8000f00 <MX_GPIO_Init+0x320>
 8000eea:	bf00      	nop
 8000eec:	40021000 	.word	0x40021000
 8000ef0:	48001000 	.word	0x48001000
 8000ef4:	48000400 	.word	0x48000400
 8000ef8:	48000c00 	.word	0x48000c00
 8000efc:	48000800 	.word	0x48000800
 8000f00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f02:	2303      	movs	r3, #3
 8000f04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f06:	2304      	movs	r3, #4
 8000f08:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f0a:	f107 0314 	add.w	r3, r7, #20
 8000f0e:	4619      	mov	r1, r3
 8000f10:	480f      	ldr	r0, [pc, #60]	@ (8000f50 <MX_GPIO_Init+0x370>)
 8000f12:	f002 fea1 	bl	8003c58 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2105      	movs	r1, #5
 8000f1a:	2007      	movs	r0, #7
 8000f1c:	f002 fd16 	bl	800394c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000f20:	2007      	movs	r0, #7
 8000f22:	f002 fd2f 	bl	8003984 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000f26:	2200      	movs	r2, #0
 8000f28:	2105      	movs	r1, #5
 8000f2a:	2017      	movs	r0, #23
 8000f2c:	f002 fd0e 	bl	800394c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000f30:	2017      	movs	r0, #23
 8000f32:	f002 fd27 	bl	8003984 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000f36:	2200      	movs	r2, #0
 8000f38:	2105      	movs	r1, #5
 8000f3a:	2028      	movs	r0, #40	@ 0x28
 8000f3c:	f002 fd06 	bl	800394c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f40:	2028      	movs	r0, #40	@ 0x28
 8000f42:	f002 fd1f 	bl	8003984 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f46:	bf00      	nop
 8000f48:	3728      	adds	r7, #40	@ 0x28
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	48000400 	.word	0x48000400

08000f54 <_write>:

/* USER CODE BEGIN 4 */

int _write(int file, char *ptr, int len)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	60f8      	str	r0, [r7, #12]
 8000f5c:	60b9      	str	r1, [r7, #8]
 8000f5e:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8000f60:	2300      	movs	r3, #0
 8000f62:	617b      	str	r3, [r7, #20]
 8000f64:	e009      	b.n	8000f7a <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	1c5a      	adds	r2, r3, #1
 8000f6a:	60ba      	str	r2, [r7, #8]
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff fb48 	bl	8000604 <ITM_SendChar>
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	3301      	adds	r3, #1
 8000f78:	617b      	str	r3, [r7, #20]
 8000f7a:	697a      	ldr	r2, [r7, #20]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	dbf1      	blt.n	8000f66 <_write+0x12>
	}
	return len;
 8000f82:	687b      	ldr	r3, [r7, #4]
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3718      	adds	r7, #24
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <SPI3_IRQHandler>:


void SPI3_IRQHandler(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8000f90:	4802      	ldr	r0, [pc, #8]	@ (8000f9c <SPI3_IRQHandler+0x10>)
 8000f92:	f005 fde9 	bl	8006b68 <HAL_SPI_IRQHandler>
}
 8000f96:	bf00      	nop
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20000c1c 	.word	0x20000c1c

08000fa0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8000faa:	88fb      	ldrh	r3, [r7, #6]
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d102      	bne.n	8000fb6 <HAL_GPIO_EXTI_Callback+0x16>
  {
    case (GPIO_PIN_1):
    {
      SPI_WIFI_ISR();
 8000fb0:	f002 faae 	bl	8003510 <SPI_WIFI_ISR>
      break;
 8000fb4:	e000      	b.n	8000fb8 <HAL_GPIO_EXTI_Callback+0x18>
    }
    default:
    {
      break;
 8000fb6:	bf00      	nop
    }
  }
}
 8000fb8:	bf00      	nop
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <StartWifiTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartWifiTask */
void StartWifiTask(void *argument)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	int ret;
	LOG(("--- [WIFI] Tarea iniciada --- \r\n"));
 8000fc8:	4812      	ldr	r0, [pc, #72]	@ (8001014 <StartWifiTask+0x54>)
 8000fca:	f00e fc67 	bl	800f89c <puts>

  /* Infinite loop */
  for(;;)
  {
	  if (WIFI_IS_CONNECTED == 0)
 8000fce:	4b12      	ldr	r3, [pc, #72]	@ (8001018 <StartWifiTask+0x58>)
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d117      	bne.n	8001008 <StartWifiTask+0x48>
	  {
		  LOG(("[WIFI] Llamando a wifi_connect()...\r\n"));
 8000fd8:	4810      	ldr	r0, [pc, #64]	@ (800101c <StartWifiTask+0x5c>)
 8000fda:	f00e fc5f 	bl	800f89c <puts>

		  // LLAMADA A TU FUNCIÓN (Línea 142 del main.c)
		  // Esta función ya usa el SSID "Manolo" definido arriba.
		  ret = wifi_connect();
 8000fde:	f7ff fb71 	bl	80006c4 <wifi_connect>
 8000fe2:	60f8      	str	r0, [r7, #12]

		  if (ret == 0)
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d106      	bne.n	8000ff8 <StartWifiTask+0x38>
		  {
			  LOG(("[WIFI] Conexion Exitosa.\r\n"));
 8000fea:	480d      	ldr	r0, [pc, #52]	@ (8001020 <StartWifiTask+0x60>)
 8000fec:	f00e fc56 	bl	800f89c <puts>
			  WIFI_IS_CONNECTED = 1; // Bandera global para MQTT
 8000ff0:	4b09      	ldr	r3, [pc, #36]	@ (8001018 <StartWifiTask+0x58>)
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	701a      	strb	r2, [r3, #0]
 8000ff6:	e7ea      	b.n	8000fce <StartWifiTask+0xe>
		  }
		  else
		  {
			  	LOG(("[WIFI] Fallo al conectar. Reintentando en 5s...\r\n"));
 8000ff8:	480a      	ldr	r0, [pc, #40]	@ (8001024 <StartWifiTask+0x64>)
 8000ffa:	f00e fc4f 	bl	800f89c <puts>
			  osDelay(pdMS_TO_TICKS(5000));
 8000ffe:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001002:	f00b fc2f 	bl	800c864 <osDelay>
 8001006:	e7e2      	b.n	8000fce <StartWifiTask+0xe>

	  }
	  else
	  {
		 // Ya estamos conectados. Dormimos para no saturar la CPU.
		 osDelay(pdMS_TO_TICKS(1000));
 8001008:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800100c:	f00b fc2a 	bl	800c864 <osDelay>
	  if (WIFI_IS_CONNECTED == 0)
 8001010:	e7dd      	b.n	8000fce <StartWifiTask+0xe>
 8001012:	bf00      	nop
 8001014:	08010d88 	.word	0x08010d88
 8001018:	200007d0 	.word	0x200007d0
 800101c:	08010da8 	.word	0x08010da8
 8001020:	08010dd0 	.word	0x08010dd0
 8001024:	08010dec 	.word	0x08010dec

08001028 <MQTT_TaskFun>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MQTT_TaskFun */
void MQTT_TaskFun(void *argument)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b0c6      	sub	sp, #280	@ 0x118
 800102c:	af00      	add	r7, sp, #0
 800102e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001032:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001036:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN MQTT_TaskFun */

	NetworkContext_t xNetworkContext = { 0 };
 8001038:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
	TransportStatus_t xTransportStatus;

	MqttMsg_t msg_out;
	osStatus_t qStatus;

	LOG(("--- [MQTT] Tarea Iniciada ---\r\n"));
 8001042:	4843      	ldr	r0, [pc, #268]	@ (8001150 <MQTT_TaskFun+0x128>)
 8001044:	f00e fc2a 	bl	800f89c <puts>

  /* Infinite loop */
	for(;;)
		{
			// 1. ESPERAR A WIFI
			while (WIFI_IS_CONNECTED == 0) {
 8001048:	e003      	b.n	8001052 <MQTT_TaskFun+0x2a>
				osDelay(pdMS_TO_TICKS(500));
 800104a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800104e:	f00b fc09 	bl	800c864 <osDelay>
			while (WIFI_IS_CONNECTED == 0) {
 8001052:	4b40      	ldr	r3, [pc, #256]	@ (8001154 <MQTT_TaskFun+0x12c>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	b2db      	uxtb	r3, r3
 8001058:	2b00      	cmp	r3, #0
 800105a:	d0f6      	beq.n	800104a <MQTT_TaskFun+0x22>
			}

			// 2. CONECTAR SOCKET TCP
			LOG(("[MQTT] Conectando al Broker...\r\n"));
 800105c:	483e      	ldr	r0, [pc, #248]	@ (8001158 <MQTT_TaskFun+0x130>)
 800105e:	f00e fc1d 	bl	800f89c <puts>
			xTransportStatus = prvConnectToServer(&xNetworkContext);
 8001062:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8001066:	4618      	mov	r0, r3
 8001068:	f000 f8f2 	bl	8001250 <prvConnectToServer>
 800106c:	4603      	mov	r3, r0
 800106e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

			if (xTransportStatus != PLAINTEXT_TRANSPORT_SUCCESS) {
 8001072:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8001076:	2b01      	cmp	r3, #1
 8001078:	d007      	beq.n	800108a <MQTT_TaskFun+0x62>
				LOG(("[MQTT] Error TCP inicial. Reintentando...\r\n"));
 800107a:	4838      	ldr	r0, [pc, #224]	@ (800115c <MQTT_TaskFun+0x134>)
 800107c:	f00e fc0e 	bl	800f89c <puts>
				osDelay(pdMS_TO_TICKS(2000));
 8001080:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001084:	f00b fbee 	bl	800c864 <osDelay>
				continue;
 8001088:	e061      	b.n	800114e <MQTT_TaskFun+0x126>
			}

			// 3. CONECTAR NIVEL APLICACION (MQTT CONNECT)
			// Ahora recogemos el valor de retorno
			xMQTTStatus = prvCreateMQTTConnectionWithBroker(&xMQTTContext, &xNetworkContext);
 800108a:	f507 7282 	add.w	r2, r7, #260	@ 0x104
 800108e:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001092:	4611      	mov	r1, r2
 8001094:	4618      	mov	r0, r3
 8001096:	f000 f92d 	bl	80012f4 <prvCreateMQTTConnectionWithBroker>
 800109a:	4603      	mov	r3, r0
 800109c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			// SI FALLA, NO ENTRAMOS AL BUCLE
			if (xMQTTStatus != MQTTSuccess) {
 80010a0:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d00a      	beq.n	80010be <MQTT_TaskFun+0x96>
				LOG(("[MQTT] Fallo en handshake MQTT. Cerrando socket y reintentando...\r\n"));
 80010a8:	482d      	ldr	r0, [pc, #180]	@ (8001160 <MQTT_TaskFun+0x138>)
 80010aa:	f00e fbf7 	bl	800f89c <puts>
				// Aquí sería ideal cerrar el socket si tuvieras la función expuesta,
				// pero con volver al inicio del bucle basta por ahora.
				WIFI_CloseClientConnection(SOCKET); // Intentamos cerrar por limpieza
 80010ae:	2001      	movs	r0, #1
 80010b0:	f002 faf8 	bl	80036a4 <WIFI_CloseClientConnection>
				osDelay(pdMS_TO_TICKS(2000));
 80010b4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80010b8:	f00b fbd4 	bl	800c864 <osDelay>
				continue; // Vuelve al inicio del for(;;)
 80010bc:	e047      	b.n	800114e <MQTT_TaskFun+0x126>
			}

			LOG(("[MQTT] ONLINE. Loop de transmision activo.\r\n"));
 80010be:	4829      	ldr	r0, [pc, #164]	@ (8001164 <MQTT_TaskFun+0x13c>)
 80010c0:	f00e fbec 	bl	800f89c <puts>
			NET_MQTT_OK = 1;
 80010c4:	4b28      	ldr	r3, [pc, #160]	@ (8001168 <MQTT_TaskFun+0x140>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	701a      	strb	r2, [r3, #0]

			// 4. BUCLE DE TRANSMISIÓN (Solo entramos si xMQTTStatus == MQTTSuccess)
			while (WIFI_IS_CONNECTED == 1)
 80010ca:	e031      	b.n	8001130 <MQTT_TaskFun+0x108>
			{
				qStatus = osMessageQueueGet(qMqttTxHandle, &msg_out, NULL, pdMS_TO_TICKS(100));
 80010cc:	4b27      	ldr	r3, [pc, #156]	@ (800116c <MQTT_TaskFun+0x144>)
 80010ce:	6818      	ldr	r0, [r3, #0]
 80010d0:	f107 0108 	add.w	r1, r7, #8
 80010d4:	2364      	movs	r3, #100	@ 0x64
 80010d6:	2200      	movs	r2, #0
 80010d8:	f00b fcb2 	bl	800ca40 <osMessageQueueGet>
 80010dc:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

				if (qStatus == osOK)
 80010e0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d110      	bne.n	800110a <MQTT_TaskFun+0xe2>
				{
					LOG(("[MQTT] Enviando Topic: %s...\r\n", msg_out.topic));
 80010e8:	f107 0308 	add.w	r3, r7, #8
 80010ec:	4619      	mov	r1, r3
 80010ee:	4820      	ldr	r0, [pc, #128]	@ (8001170 <MQTT_TaskFun+0x148>)
 80010f0:	f00e fb6c 	bl	800f7cc <iprintf>
					prvMQTTPublishToTopic(&xMQTTContext, msg_out.topic, msg_out.payload);
 80010f4:	f107 0308 	add.w	r3, r7, #8
 80010f8:	f103 0220 	add.w	r2, r3, #32
 80010fc:	f107 0108 	add.w	r1, r7, #8
 8001100:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001104:	4618      	mov	r0, r3
 8001106:	f000 f977 	bl	80013f8 <prvMQTTPublishToTopic>
				}

				MQTTStatus_t xStat = MQTT_ProcessLoop(&xMQTTContext);
 800110a:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800110e:	4618      	mov	r0, r3
 8001110:	f009 faec 	bl	800a6ec <MQTT_ProcessLoop>
 8001114:	4603      	mov	r3, r0
 8001116:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f

				if (xStat != MQTTSuccess)
 800111a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800111e:	2b00      	cmp	r3, #0
 8001120:	d006      	beq.n	8001130 <MQTT_TaskFun+0x108>
				{
					LOG(("[MQTT] Error KeepAlive (Code: %d). Desconectando...\r\n", xStat));
 8001122:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001126:	4619      	mov	r1, r3
 8001128:	4812      	ldr	r0, [pc, #72]	@ (8001174 <MQTT_TaskFun+0x14c>)
 800112a:	f00e fb4f 	bl	800f7cc <iprintf>
					break;
 800112e:	e004      	b.n	800113a <MQTT_TaskFun+0x112>
			while (WIFI_IS_CONNECTED == 1)
 8001130:	4b08      	ldr	r3, [pc, #32]	@ (8001154 <MQTT_TaskFun+0x12c>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	b2db      	uxtb	r3, r3
 8001136:	2b01      	cmp	r3, #1
 8001138:	d0c8      	beq.n	80010cc <MQTT_TaskFun+0xa4>
				}
			}

			// 5. LIMPIEZA
			NET_MQTT_OK = 0;
 800113a:	4b0b      	ldr	r3, [pc, #44]	@ (8001168 <MQTT_TaskFun+0x140>)
 800113c:	2200      	movs	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]
			LOG(("[MQTT] Reiniciando ciclo...\r\n"));
 8001140:	480d      	ldr	r0, [pc, #52]	@ (8001178 <MQTT_TaskFun+0x150>)
 8001142:	f00e fbab 	bl	800f89c <puts>
			osDelay(pdMS_TO_TICKS(1000));
 8001146:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800114a:	f00b fb8b 	bl	800c864 <osDelay>
			while (WIFI_IS_CONNECTED == 0) {
 800114e:	e780      	b.n	8001052 <MQTT_TaskFun+0x2a>
 8001150:	08010e20 	.word	0x08010e20
 8001154:	200007d0 	.word	0x200007d0
 8001158:	08010e40 	.word	0x08010e40
 800115c:	08010e60 	.word	0x08010e60
 8001160:	08010e8c 	.word	0x08010e8c
 8001164:	08010ed0 	.word	0x08010ed0
 8001168:	200007d1 	.word	0x200007d1
 800116c:	200007c8 	.word	0x200007c8
 8001170:	08010efc 	.word	0x08010efc
 8001174:	08010f1c 	.word	0x08010f1c
 8001178:	08010f54 	.word	0x08010f54

0800117c <StartTestGenTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTestGenTask */
void StartTestGenTask(void *argument)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b0ac      	sub	sp, #176	@ 0xb0
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTestGenTask */

	// Variables locales
	int contador_test = 0;
 8001184:	2300      	movs	r3, #0
 8001186:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
	MqttMsg_t msg_test;

	LOG(("--- [TEST GEN] Tarea Productora Iniciada ---\r\n"));
 800118a:	481e      	ldr	r0, [pc, #120]	@ (8001204 <StartTestGenTask+0x88>)
 800118c:	f00e fb86 	bl	800f89c <puts>
  /* Infinite loop */
  for(;;)
  {
      // CONDICIÓN DE GUARDA:
      // Solo generamos datos si el túnel MQTT (Capa de Aplicación) está levantado.
      if (NET_MQTT_OK == 1)
 8001190:	4b1d      	ldr	r3, [pc, #116]	@ (8001208 <StartTestGenTask+0x8c>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	b2db      	uxtb	r3, r3
 8001196:	2b01      	cmp	r3, #1
 8001198:	d129      	bne.n	80011ee <StartTestGenTask+0x72>
      {
          // 1. Crear Payload (Simulación de sensor)
          // Usamos el topic que definiste en tu código C para pruebas
          sprintf(msg_test.topic, "SCF/test/sim");
 800119a:	f107 030c 	add.w	r3, r7, #12
 800119e:	491b      	ldr	r1, [pc, #108]	@ (800120c <StartTestGenTask+0x90>)
 80011a0:	4618      	mov	r0, r3
 80011a2:	f00e fb83 	bl	800f8ac <siprintf>
          sprintf(msg_test.payload, "{\"id\": %d, \"val\": 25.5, \"status\": \"RUN\"}", contador_test++);
 80011a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80011aa:	1c5a      	adds	r2, r3, #1
 80011ac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80011b0:	f107 020c 	add.w	r2, r7, #12
 80011b4:	f102 0020 	add.w	r0, r2, #32
 80011b8:	461a      	mov	r2, r3
 80011ba:	4915      	ldr	r1, [pc, #84]	@ (8001210 <StartTestGenTask+0x94>)
 80011bc:	f00e fb76 	bl	800f8ac <siprintf>

          // 2. Inyectar en la Cola (Timeout 100ms)
          // Si la cola está llena, osMessageQueuePut devuelve error y no bloqueamos indefinidamente
          if (osMessageQueuePut(qMqttTxHandle, &msg_test, 0, pdMS_TO_TICKS(100)) == osOK)
 80011c0:	4b14      	ldr	r3, [pc, #80]	@ (8001214 <StartTestGenTask+0x98>)
 80011c2:	6818      	ldr	r0, [r3, #0]
 80011c4:	f107 010c 	add.w	r1, r7, #12
 80011c8:	2364      	movs	r3, #100	@ 0x64
 80011ca:	2200      	movs	r2, #0
 80011cc:	f00b fbd8 	bl	800c980 <osMessageQueuePut>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d107      	bne.n	80011e6 <StartTestGenTask+0x6a>
          {
              LOG(("[TEST GEN] Dato %d encolado.\r\n", contador_test-1));
 80011d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80011da:	3b01      	subs	r3, #1
 80011dc:	4619      	mov	r1, r3
 80011de:	480e      	ldr	r0, [pc, #56]	@ (8001218 <StartTestGenTask+0x9c>)
 80011e0:	f00e faf4 	bl	800f7cc <iprintf>
 80011e4:	e008      	b.n	80011f8 <StartTestGenTask+0x7c>
          }
          else
          {
              LOG(("[TEST GEN] WARN: Cola llena. El consumidor va lento.\r\n"));
 80011e6:	480d      	ldr	r0, [pc, #52]	@ (800121c <StartTestGenTask+0xa0>)
 80011e8:	f00e fb58 	bl	800f89c <puts>
 80011ec:	e004      	b.n	80011f8 <StartTestGenTask+0x7c>
          }
      }
      else
      {
          // Si no hay conexión, esperamos un poco antes de volver a comprobar
          osDelay(pdMS_TO_TICKS(1000));
 80011ee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011f2:	f00b fb37 	bl	800c864 <osDelay>
          continue;
 80011f6:	e003      	b.n	8001200 <StartTestGenTask+0x84>
      }

      // FRECUENCIA DE MUESTREO:
      // Generamos un dato cada 5 segundos
      osDelay(pdMS_TO_TICKS(5000));
 80011f8:	f241 3088 	movw	r0, #5000	@ 0x1388
 80011fc:	f00b fb32 	bl	800c864 <osDelay>
      if (NET_MQTT_OK == 1)
 8001200:	e7c6      	b.n	8001190 <StartTestGenTask+0x14>
 8001202:	bf00      	nop
 8001204:	08010f74 	.word	0x08010f74
 8001208:	200007d1 	.word	0x200007d1
 800120c:	08010fa4 	.word	0x08010fa4
 8001210:	08010fb4 	.word	0x08010fb4
 8001214:	200007c8 	.word	0x200007c8
 8001218:	08010fe0 	.word	0x08010fe0
 800121c:	08011000 	.word	0x08011000

08001220 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a04      	ldr	r2, [pc, #16]	@ (8001240 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d101      	bne.n	8001236 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001232:	f002 fa6b 	bl	800370c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001236:	bf00      	nop
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	40001000 	.word	0x40001000

08001244 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001248:	b672      	cpsid	i
}
 800124a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800124c:	bf00      	nop
 800124e:	e7fd      	b.n	800124c <Error_Handler+0x8>

08001250 <prvConnectToServer>:

static uint16_t usSubscribePacketIdentifier;
static uint32_t ulGlobalEntryTimeMs;

TransportStatus_t prvConnectToServer( NetworkContext_t * pxNetworkContext )
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af02      	add	r7, sp, #8
 8001256:	6078      	str	r0, [r7, #4]
   TransportStatus_t xNetworkStatus = (TransportStatus_t) -1;
 8001258:	23ff      	movs	r3, #255	@ 0xff
 800125a:	73fb      	strb	r3, [r7, #15]
   uint8_t ret;

   // --- HARDCODING IP: EMQX (35.172.255.228) ---
   // Ignoramos el .h para asegurar que usamos esta IP
   uint8_t ipaddr[4] = {35, 172, 255, 228};
 800125c:	4b20      	ldr	r3, [pc, #128]	@ (80012e0 <prvConnectToServer+0x90>)
 800125e:	60bb      	str	r3, [r7, #8]

    LOG(("--- [DEBUG] Iniciando Conexion TCP a 35.172.255.228... ---\r\n"));
 8001260:	4820      	ldr	r0, [pc, #128]	@ (80012e4 <prvConnectToServer+0x94>)
 8001262:	f00e fb1b 	bl	800f89c <puts>

    do {
        // Usamos puerto 1883 directo
        ret = WIFI_OpenClientConnection(SOCKET, WIFI_TCP_PROTOCOL, "mqtt", ipaddr , 1883, 0);
 8001266:	f107 0308 	add.w	r3, r7, #8
 800126a:	2200      	movs	r2, #0
 800126c:	9201      	str	r2, [sp, #4]
 800126e:	f240 725b 	movw	r2, #1883	@ 0x75b
 8001272:	9200      	str	r2, [sp, #0]
 8001274:	4a1c      	ldr	r2, [pc, #112]	@ (80012e8 <prvConnectToServer+0x98>)
 8001276:	2100      	movs	r1, #0
 8001278:	2001      	movs	r0, #1
 800127a:	f002 f9d9 	bl	8003630 <WIFI_OpenClientConnection>
 800127e:	4603      	mov	r3, r0
 8001280:	73bb      	strb	r3, [r7, #14]

        // Aceptamos 0 (OK) y 1 (REQ_DATA)
        if((ret != WIFI_STATUS_OK) && (ret != ES_WIFI_STATUS_REQ_DATA_STAGE)) {
 8001282:	7bbb      	ldrb	r3, [r7, #14]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d00e      	beq.n	80012a6 <prvConnectToServer+0x56>
 8001288:	7bbb      	ldrb	r3, [r7, #14]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d00b      	beq.n	80012a6 <prvConnectToServer+0x56>
			LOG(("Error TCP: %d. Reintentando en 5s...\n", ret));
 800128e:	7bbb      	ldrb	r3, [r7, #14]
 8001290:	4619      	mov	r1, r3
 8001292:	4816      	ldr	r0, [pc, #88]	@ (80012ec <prvConnectToServer+0x9c>)
 8001294:	f00e fa9a 	bl	800f7cc <iprintf>
            xNetworkStatus = (TransportStatus_t) -1;
 8001298:	23ff      	movs	r3, #255	@ 0xff
 800129a:	73fb      	strb	r3, [r7, #15]
			osDelay(pdMS_TO_TICKS(5000));
 800129c:	f241 3088 	movw	r0, #5000	@ 0x1388
 80012a0:	f00b fae0 	bl	800c864 <osDelay>
 80012a4:	e014      	b.n	80012d0 <prvConnectToServer+0x80>
		} else {
            LOG(("--- [EXITO] SOCKET ABIERTO (Codigo: %d) ---\r\n", ret));
 80012a6:	7bbb      	ldrb	r3, [r7, #14]
 80012a8:	4619      	mov	r1, r3
 80012aa:	4811      	ldr	r0, [pc, #68]	@ (80012f0 <prvConnectToServer+0xa0>)
 80012ac:	f00e fa8e 	bl	800f7cc <iprintf>
	        pxNetworkContext->socket = SOCKET;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2201      	movs	r2, #1
 80012b4:	701a      	strb	r2, [r3, #0]
	        pxNetworkContext->socket_open = 1;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	2201      	movs	r2, #1
 80012ba:	705a      	strb	r2, [r3, #1]
	        memcpy(pxNetworkContext->ipaddr, ipaddr, 4*sizeof(uint8_t));
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	3302      	adds	r3, #2
 80012c0:	68ba      	ldr	r2, [r7, #8]
 80012c2:	601a      	str	r2, [r3, #0]
	        pxNetworkContext->remote_port = 1883;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	f240 725b 	movw	r2, #1883	@ 0x75b
 80012ca:	80da      	strh	r2, [r3, #6]
	        xNetworkStatus = PLAINTEXT_TRANSPORT_SUCCESS;
 80012cc:	2301      	movs	r3, #1
 80012ce:	73fb      	strb	r3, [r7, #15]
		}
    } while( ( xNetworkStatus != PLAINTEXT_TRANSPORT_SUCCESS ) );
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d1c7      	bne.n	8001266 <prvConnectToServer+0x16>

    return PLAINTEXT_TRANSPORT_SUCCESS;
 80012d6:	2301      	movs	r3, #1
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3710      	adds	r7, #16
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	e4ffac23 	.word	0xe4ffac23
 80012e4:	08011044 	.word	0x08011044
 80012e8:	08011080 	.word	0x08011080
 80012ec:	08011088 	.word	0x08011088
 80012f0:	080110b0 	.word	0x080110b0

080012f4 <prvCreateMQTTConnectionWithBroker>:

// CAMBIO 1: Ahora devuelve MQTTStatus_t en vez de void
MQTTStatus_t prvCreateMQTTConnectionWithBroker( MQTTContext_t * pxMQTTContext, NetworkContext_t * pxNetworkContext )
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b094      	sub	sp, #80	@ 0x50
 80012f8:	af02      	add	r7, sp, #8
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]

    // --- CORRECCIÓN FINAL: DELAY "RICITOS DE ORO" ---
    // 0ms es muy poco (Error 5 Busy).
    // 2000ms es mucho (Error 5 Timeout).
    // 500ms es perfecto para estabilizar el socket.
    LOG(("--- [DEBUG] Esperando 500ms para estabilizar socket... ---\r\n"));
 80012fe:	4836      	ldr	r0, [pc, #216]	@ (80013d8 <prvCreateMQTTConnectionWithBroker+0xe4>)
 8001300:	f00e facc 	bl	800f89c <puts>
    HAL_Delay(100);
 8001304:	2064      	movs	r0, #100	@ 0x64
 8001306:	f002 fa21 	bl	800374c <HAL_Delay>

    init_transport_from_socket( pxNetworkContext->socket, 1, pxNetworkContext, &xTransport );
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	7818      	ldrb	r0, [r3, #0]
 800130e:	f107 030c 	add.w	r3, r7, #12
 8001312:	683a      	ldr	r2, [r7, #0]
 8001314:	2101      	movs	r1, #1
 8001316:	f00b f95f 	bl	800c5d8 <init_transport_from_socket>

    xResult = MQTT_Init( pxMQTTContext, &xTransport, prvGetTimeMs, prvEventCallback, &xBuffer );
 800131a:	f107 010c 	add.w	r1, r7, #12
 800131e:	4b2f      	ldr	r3, [pc, #188]	@ (80013dc <prvCreateMQTTConnectionWithBroker+0xe8>)
 8001320:	9300      	str	r3, [sp, #0]
 8001322:	4b2f      	ldr	r3, [pc, #188]	@ (80013e0 <prvCreateMQTTConnectionWithBroker+0xec>)
 8001324:	4a2f      	ldr	r2, [pc, #188]	@ (80013e4 <prvCreateMQTTConnectionWithBroker+0xf0>)
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f008 ffc4 	bl	800a2b4 <MQTT_Init>
 800132c:	4603      	mov	r3, r0
 800132e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    configASSERT( xResult == MQTTSuccess );
 8001332:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001336:	2b00      	cmp	r3, #0
 8001338:	d00b      	beq.n	8001352 <prvCreateMQTTConnectionWithBroker+0x5e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800133a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800133e:	f383 8811 	msr	BASEPRI, r3
 8001342:	f3bf 8f6f 	isb	sy
 8001346:	f3bf 8f4f 	dsb	sy
 800134a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800134c:	bf00      	nop
 800134e:	bf00      	nop
 8001350:	e7fd      	b.n	800134e <prvCreateMQTTConnectionWithBroker+0x5a>

    ( void ) memset( ( void * ) &xConnectInfo, 0x00, sizeof( xConnectInfo ) );
 8001352:	f107 0320 	add.w	r3, r7, #32
 8001356:	221c      	movs	r2, #28
 8001358:	2100      	movs	r1, #0
 800135a:	4618      	mov	r0, r3
 800135c:	f00e fbca 	bl	800faf4 <memset>
    xConnectInfo.cleanSession = true;
 8001360:	2301      	movs	r3, #1
 8001362:	f887 3020 	strb.w	r3, [r7, #32]

    // ID Hardcoded (Asegúrate de que sigue ahí)
    const char * my_id = "STM32_Final_Hardcoded_998877";
 8001366:	4b20      	ldr	r3, [pc, #128]	@ (80013e8 <prvCreateMQTTConnectionWithBroker+0xf4>)
 8001368:	643b      	str	r3, [r7, #64]	@ 0x40

    xConnectInfo.pClientIdentifier = my_id;
 800136a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800136c:	627b      	str	r3, [r7, #36]	@ 0x24
    xConnectInfo.clientIdentifierLength = ( uint16_t ) strlen( my_id );
 800136e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001370:	f7fe ff2e 	bl	80001d0 <strlen>
 8001374:	4603      	mov	r3, r0
 8001376:	b29b      	uxth	r3, r3
 8001378:	853b      	strh	r3, [r7, #40]	@ 0x28
    xConnectInfo.pUserName = NULL;
 800137a:	2300      	movs	r3, #0
 800137c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    xConnectInfo.userNameLength = 0;
 800137e:	2300      	movs	r3, #0
 8001380:	863b      	strh	r3, [r7, #48]	@ 0x30
    xConnectInfo.pPassword = NULL;
 8001382:	2300      	movs	r3, #0
 8001384:	637b      	str	r3, [r7, #52]	@ 0x34
    xConnectInfo.passwordLength = 0;
 8001386:	2300      	movs	r3, #0
 8001388:	873b      	strh	r3, [r7, #56]	@ 0x38
    xConnectInfo.keepAliveSeconds = 60U;
 800138a:	233c      	movs	r3, #60	@ 0x3c
 800138c:	847b      	strh	r3, [r7, #34]	@ 0x22

    LOG(("--- [MQTT] Enviando Packet CONNECT... ---\r\n"));
 800138e:	4817      	ldr	r0, [pc, #92]	@ (80013ec <prvCreateMQTTConnectionWithBroker+0xf8>)
 8001390:	f00e fa84 	bl	800f89c <puts>

    xResult = MQTT_Connect( pxMQTTContext,
 8001394:	f107 0120 	add.w	r1, r7, #32
 8001398:	f107 031f 	add.w	r3, r7, #31
 800139c:	9300      	str	r3, [sp, #0]
 800139e:	f241 3388 	movw	r3, #5000	@ 0x1388
 80013a2:	2200      	movs	r2, #0
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f008 ffda 	bl	800a35e <MQTT_Connect>
 80013aa:	4603      	mov	r3, r0
 80013ac:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                            &xConnectInfo,
                            NULL,
                            5000U,
                            &xSessionPresent );

    if(xResult == MQTTSuccess) {
 80013b0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d103      	bne.n	80013c0 <prvCreateMQTTConnectionWithBroker+0xcc>
         LOG(("--- [EXITO TOTAL] MQTT CONECTADO ---\r\n"));
 80013b8:	480d      	ldr	r0, [pc, #52]	@ (80013f0 <prvCreateMQTTConnectionWithBroker+0xfc>)
 80013ba:	f00e fa6f 	bl	800f89c <puts>
 80013be:	e005      	b.n	80013cc <prvCreateMQTTConnectionWithBroker+0xd8>
    } else {
         LOG(("--- [ERROR] MQTT Connect Fallo. Codigo: %d ---\r\n", xResult));
 80013c0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80013c4:	4619      	mov	r1, r3
 80013c6:	480b      	ldr	r0, [pc, #44]	@ (80013f4 <prvCreateMQTTConnectionWithBroker+0x100>)
 80013c8:	f00e fa00 	bl	800f7cc <iprintf>
    }

    return xResult;
 80013cc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3748      	adds	r7, #72	@ 0x48
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	080110e0 	.word	0x080110e0
 80013dc:	20000004 	.word	0x20000004
 80013e0:	08001469 	.word	0x08001469
 80013e4:	08001451 	.word	0x08001451
 80013e8:	0801111c 	.word	0x0801111c
 80013ec:	0801113c 	.word	0x0801113c
 80013f0:	08011168 	.word	0x08011168
 80013f4:	08011190 	.word	0x08011190

080013f8 <prvMQTTPublishToTopic>:

// RESTO DE FUNCIONES (Tal cual las tenias)
void prvMQTTPublishToTopic( MQTTContext_t * pxMQTTContext, char * topic, void * payload ) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b08a      	sub	sp, #40	@ 0x28
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	60f8      	str	r0, [r7, #12]
 8001400:	60b9      	str	r1, [r7, #8]
 8001402:	607a      	str	r2, [r7, #4]
    MQTTPublishInfo_t xMQTTPublishInfo;
    ( void ) memset( ( void * ) &xMQTTPublishInfo, 0x00, sizeof( xMQTTPublishInfo ) );
 8001404:	f107 0314 	add.w	r3, r7, #20
 8001408:	2214      	movs	r2, #20
 800140a:	2100      	movs	r1, #0
 800140c:	4618      	mov	r0, r3
 800140e:	f00e fb71 	bl	800faf4 <memset>
    xMQTTPublishInfo.qos = MQTTQoS0;
 8001412:	2300      	movs	r3, #0
 8001414:	753b      	strb	r3, [r7, #20]
    xMQTTPublishInfo.retain = false;
 8001416:	2300      	movs	r3, #0
 8001418:	757b      	strb	r3, [r7, #21]
    xMQTTPublishInfo.pTopicName = topic;
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	61bb      	str	r3, [r7, #24]
    xMQTTPublishInfo.topicNameLength = ( uint16_t ) strlen( topic );
 800141e:	68b8      	ldr	r0, [r7, #8]
 8001420:	f7fe fed6 	bl	80001d0 <strlen>
 8001424:	4603      	mov	r3, r0
 8001426:	b29b      	uxth	r3, r3
 8001428:	83bb      	strh	r3, [r7, #28]
    xMQTTPublishInfo.pPayload = payload;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	623b      	str	r3, [r7, #32]
    xMQTTPublishInfo.payloadLength = strlen( payload );
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f7fe fece 	bl	80001d0 <strlen>
 8001434:	4603      	mov	r3, r0
 8001436:	627b      	str	r3, [r7, #36]	@ 0x24
    MQTT_Publish( pxMQTTContext, &xMQTTPublishInfo, 0U );
 8001438:	f107 0314 	add.w	r3, r7, #20
 800143c:	2200      	movs	r2, #0
 800143e:	4619      	mov	r1, r3
 8001440:	68f8      	ldr	r0, [r7, #12]
 8001442:	f009 f844 	bl	800a4ce <MQTT_Publish>
}
 8001446:	bf00      	nop
 8001448:	3728      	adds	r7, #40	@ 0x28
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
	...

08001450 <prvGetTimeMs>:
     xMQTTSubscription[ 0 ].pTopicFilter = topic;
     xMQTTSubscription[ 0 ].topicFilterLength = strlen( topic );
     MQTT_Subscribe( pxMQTTContext, xMQTTSubscription, 1, usSubscribePacketIdentifier );
}

uint32_t prvGetTimeMs( void ) {
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
    return ( uint32_t ) xTaskGetTickCount() * ( 1000 / configTICK_RATE_HZ ) - ulGlobalEntryTimeMs;
 8001454:	f00c fd02 	bl	800de5c <xTaskGetTickCount>
 8001458:	4602      	mov	r2, r0
 800145a:	4b02      	ldr	r3, [pc, #8]	@ (8001464 <prvGetTimeMs+0x14>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	1ad3      	subs	r3, r2, r3
}
 8001460:	4618      	mov	r0, r3
 8001462:	bd80      	pop	{r7, pc}
 8001464:	20000bc0 	.word	0x20000bc0

08001468 <prvEventCallback>:

void prvEventCallback( MQTTContext_t * pxMQTTContext, MQTTPacketInfo_t * pxPacketInfo, MQTTDeserializedInfo_t * pxDeserializedInfo ) {
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	60f8      	str	r0, [r7, #12]
 8001470:	60b9      	str	r1, [r7, #8]
 8001472:	607a      	str	r2, [r7, #4]
    ( void ) pxMQTTContext;
    if( ( pxPacketInfo->type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH ) {
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800147c:	2b30      	cmp	r3, #48	@ 0x30
 800147e:	d104      	bne.n	800148a <prvEventCallback+0x22>
      prvMQTTProcessIncomingPublish( pxDeserializedInfo->pPublishInfo );
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	4618      	mov	r0, r3
 8001486:	f000 f805 	bl	8001494 <prvMQTTProcessIncomingPublish>
    }
}
 800148a:	bf00      	nop
 800148c:	3710      	adds	r7, #16
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
	...

08001494 <prvMQTTProcessIncomingPublish>:

void prvMQTTProcessIncomingPublish( MQTTPublishInfo_t *pxPublishInfo ) {
 8001494:	b580      	push	{r7, lr}
 8001496:	b0c2      	sub	sp, #264	@ 0x108
 8001498:	af00      	add	r7, sp, #0
 800149a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800149e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80014a2:	6018      	str	r0, [r3, #0]
	char buffer1[128];
	char buffer2[128];
	memcpy(buffer1,pxPublishInfo->pPayload,min(127,pxPublishInfo->payloadLength));
 80014a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80014a8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	68d9      	ldr	r1, [r3, #12]
 80014b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80014b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	691b      	ldr	r3, [r3, #16]
 80014bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80014be:	bf28      	it	cs
 80014c0:	237f      	movcs	r3, #127	@ 0x7f
 80014c2:	461a      	mov	r2, r3
 80014c4:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80014c8:	4618      	mov	r0, r3
 80014ca:	f00e fc72 	bl	800fdb2 <memcpy>
	buffer1[min(1023,pxPublishInfo->payloadLength)]='\0';
 80014ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80014d2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	691b      	ldr	r3, [r3, #16]
 80014da:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 80014de:	4293      	cmp	r3, r2
 80014e0:	bf28      	it	cs
 80014e2:	4613      	movcs	r3, r2
 80014e4:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80014e8:	443b      	add	r3, r7
 80014ea:	2200      	movs	r2, #0
 80014ec:	f803 2c80 	strb.w	r2, [r3, #-128]
	memcpy(buffer2,pxPublishInfo->pTopicName,min(127,pxPublishInfo->topicNameLength));
 80014f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80014f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	6859      	ldr	r1, [r3, #4]
 80014fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001500:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	891b      	ldrh	r3, [r3, #8]
 8001508:	2b7f      	cmp	r3, #127	@ 0x7f
 800150a:	bf28      	it	cs
 800150c:	237f      	movcs	r3, #127	@ 0x7f
 800150e:	b29b      	uxth	r3, r3
 8001510:	461a      	mov	r2, r3
 8001512:	f107 0308 	add.w	r3, r7, #8
 8001516:	4618      	mov	r0, r3
 8001518:	f00e fc4b 	bl	800fdb2 <memcpy>
	buffer2[min(1023,pxPublishInfo->topicNameLength)]='\0';
 800151c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001520:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	891b      	ldrh	r3, [r3, #8]
 8001528:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 800152c:	4293      	cmp	r3, r2
 800152e:	bf28      	it	cs
 8001530:	4613      	movcs	r3, r2
 8001532:	b29b      	uxth	r3, r3
 8001534:	461a      	mov	r2, r3
 8001536:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800153a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800153e:	2100      	movs	r1, #0
 8001540:	5499      	strb	r1, [r3, r2]
	LOG(("Topic \"%s\": publicado \"%s\"\n",buffer2,buffer1));
 8001542:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 8001546:	f107 0308 	add.w	r3, r7, #8
 800154a:	4619      	mov	r1, r3
 800154c:	480a      	ldr	r0, [pc, #40]	@ (8001578 <prvMQTTProcessIncomingPublish+0xe4>)
 800154e:	f00e f93d 	bl	800f7cc <iprintf>
	if(buffer1[0]=='1') BSP_LED_On(LED2);
 8001552:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 8001556:	2b31      	cmp	r3, #49	@ 0x31
 8001558:	d102      	bne.n	8001560 <prvMQTTProcessIncomingPublish+0xcc>
 800155a:	2000      	movs	r0, #0
 800155c:	f7ff f826 	bl	80005ac <BSP_LED_On>
	if(buffer1[0]=='0') BSP_LED_Off(LED2);
 8001560:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 8001564:	2b30      	cmp	r3, #48	@ 0x30
 8001566:	d102      	bne.n	800156e <prvMQTTProcessIncomingPublish+0xda>
 8001568:	2000      	movs	r0, #0
 800156a:	f7ff f835 	bl	80005d8 <BSP_LED_Off>
}
 800156e:	bf00      	nop
 8001570:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	080111c4 	.word	0x080111c4

0800157c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001582:	4b11      	ldr	r3, [pc, #68]	@ (80015c8 <HAL_MspInit+0x4c>)
 8001584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001586:	4a10      	ldr	r2, [pc, #64]	@ (80015c8 <HAL_MspInit+0x4c>)
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	6613      	str	r3, [r2, #96]	@ 0x60
 800158e:	4b0e      	ldr	r3, [pc, #56]	@ (80015c8 <HAL_MspInit+0x4c>)
 8001590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	607b      	str	r3, [r7, #4]
 8001598:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800159a:	4b0b      	ldr	r3, [pc, #44]	@ (80015c8 <HAL_MspInit+0x4c>)
 800159c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800159e:	4a0a      	ldr	r2, [pc, #40]	@ (80015c8 <HAL_MspInit+0x4c>)
 80015a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80015a6:	4b08      	ldr	r3, [pc, #32]	@ (80015c8 <HAL_MspInit+0x4c>)
 80015a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015ae:	603b      	str	r3, [r7, #0]
 80015b0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80015b2:	2200      	movs	r2, #0
 80015b4:	210f      	movs	r1, #15
 80015b6:	f06f 0001 	mvn.w	r0, #1
 80015ba:	f002 f9c7 	bl	800394c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015be:	bf00      	nop
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40021000 	.word	0x40021000

080015cc <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b0ac      	sub	sp, #176	@ 0xb0
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]
 80015e0:	60da      	str	r2, [r3, #12]
 80015e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015e4:	f107 0314 	add.w	r3, r7, #20
 80015e8:	2288      	movs	r2, #136	@ 0x88
 80015ea:	2100      	movs	r1, #0
 80015ec:	4618      	mov	r0, r3
 80015ee:	f00e fa81 	bl	800faf4 <memset>
  if(DFSDM1_Init == 0)
 80015f2:	4b25      	ldr	r3, [pc, #148]	@ (8001688 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d142      	bne.n	8001680 <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80015fa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015fe:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001600:	2300      	movs	r3, #0
 8001602:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001606:	f107 0314 	add.w	r3, r7, #20
 800160a:	4618      	mov	r0, r3
 800160c:	f003 ffe2 	bl	80055d4 <HAL_RCCEx_PeriphCLKConfig>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001616:	f7ff fe15 	bl	8001244 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 800161a:	4b1c      	ldr	r3, [pc, #112]	@ (800168c <HAL_DFSDM_ChannelMspInit+0xc0>)
 800161c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800161e:	4a1b      	ldr	r2, [pc, #108]	@ (800168c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001620:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001624:	6613      	str	r3, [r2, #96]	@ 0x60
 8001626:	4b19      	ldr	r3, [pc, #100]	@ (800168c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800162a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800162e:	613b      	str	r3, [r7, #16]
 8001630:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001632:	4b16      	ldr	r3, [pc, #88]	@ (800168c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001636:	4a15      	ldr	r2, [pc, #84]	@ (800168c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001638:	f043 0310 	orr.w	r3, r3, #16
 800163c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800163e:	4b13      	ldr	r3, [pc, #76]	@ (800168c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001642:	f003 0310 	and.w	r3, r3, #16
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 800164a:	f44f 7320 	mov.w	r3, #640	@ 0x280
 800164e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001652:	2302      	movs	r3, #2
 8001654:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001658:	2300      	movs	r3, #0
 800165a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165e:	2300      	movs	r3, #0
 8001660:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001664:	2306      	movs	r3, #6
 8001666:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800166a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800166e:	4619      	mov	r1, r3
 8001670:	4807      	ldr	r0, [pc, #28]	@ (8001690 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8001672:	f002 faf1 	bl	8003c58 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8001676:	4b04      	ldr	r3, [pc, #16]	@ (8001688 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	3301      	adds	r3, #1
 800167c:	4a02      	ldr	r2, [pc, #8]	@ (8001688 <HAL_DFSDM_ChannelMspInit+0xbc>)
 800167e:	6013      	str	r3, [r2, #0]
  }

}
 8001680:	bf00      	nop
 8001682:	37b0      	adds	r7, #176	@ 0xb0
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	20000bc4 	.word	0x20000bc4
 800168c:	40021000 	.word	0x40021000
 8001690:	48001000 	.word	0x48001000

08001694 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b0ac      	sub	sp, #176	@ 0xb0
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800169c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	605a      	str	r2, [r3, #4]
 80016a6:	609a      	str	r2, [r3, #8]
 80016a8:	60da      	str	r2, [r3, #12]
 80016aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016ac:	f107 0314 	add.w	r3, r7, #20
 80016b0:	2288      	movs	r2, #136	@ 0x88
 80016b2:	2100      	movs	r1, #0
 80016b4:	4618      	mov	r0, r3
 80016b6:	f00e fa1d 	bl	800faf4 <memset>
  if(hi2c->Instance==I2C2)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a21      	ldr	r2, [pc, #132]	@ (8001744 <HAL_I2C_MspInit+0xb0>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d13b      	bne.n	800173c <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80016c4:	2380      	movs	r3, #128	@ 0x80
 80016c6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80016c8:	2300      	movs	r3, #0
 80016ca:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016cc:	f107 0314 	add.w	r3, r7, #20
 80016d0:	4618      	mov	r0, r3
 80016d2:	f003 ff7f 	bl	80055d4 <HAL_RCCEx_PeriphCLKConfig>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80016dc:	f7ff fdb2 	bl	8001244 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e0:	4b19      	ldr	r3, [pc, #100]	@ (8001748 <HAL_I2C_MspInit+0xb4>)
 80016e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e4:	4a18      	ldr	r2, [pc, #96]	@ (8001748 <HAL_I2C_MspInit+0xb4>)
 80016e6:	f043 0302 	orr.w	r3, r3, #2
 80016ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016ec:	4b16      	ldr	r3, [pc, #88]	@ (8001748 <HAL_I2C_MspInit+0xb4>)
 80016ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f0:	f003 0302 	and.w	r3, r3, #2
 80016f4:	613b      	str	r3, [r7, #16]
 80016f6:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80016f8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80016fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001700:	2312      	movs	r3, #18
 8001702:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001706:	2301      	movs	r3, #1
 8001708:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800170c:	2303      	movs	r3, #3
 800170e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001712:	2304      	movs	r3, #4
 8001714:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001718:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800171c:	4619      	mov	r1, r3
 800171e:	480b      	ldr	r0, [pc, #44]	@ (800174c <HAL_I2C_MspInit+0xb8>)
 8001720:	f002 fa9a 	bl	8003c58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001724:	4b08      	ldr	r3, [pc, #32]	@ (8001748 <HAL_I2C_MspInit+0xb4>)
 8001726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001728:	4a07      	ldr	r2, [pc, #28]	@ (8001748 <HAL_I2C_MspInit+0xb4>)
 800172a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800172e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001730:	4b05      	ldr	r3, [pc, #20]	@ (8001748 <HAL_I2C_MspInit+0xb4>)
 8001732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001734:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001738:	60fb      	str	r3, [r7, #12]
 800173a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800173c:	bf00      	nop
 800173e:	37b0      	adds	r7, #176	@ 0xb0
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	40005800 	.word	0x40005800
 8001748:	40021000 	.word	0x40021000
 800174c:	48000400 	.word	0x48000400

08001750 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b08a      	sub	sp, #40	@ 0x28
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001758:	f107 0314 	add.w	r3, r7, #20
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	605a      	str	r2, [r3, #4]
 8001762:	609a      	str	r2, [r3, #8]
 8001764:	60da      	str	r2, [r3, #12]
 8001766:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a17      	ldr	r2, [pc, #92]	@ (80017cc <HAL_QSPI_MspInit+0x7c>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d128      	bne.n	80017c4 <HAL_QSPI_MspInit+0x74>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001772:	4b17      	ldr	r3, [pc, #92]	@ (80017d0 <HAL_QSPI_MspInit+0x80>)
 8001774:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001776:	4a16      	ldr	r2, [pc, #88]	@ (80017d0 <HAL_QSPI_MspInit+0x80>)
 8001778:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800177c:	6513      	str	r3, [r2, #80]	@ 0x50
 800177e:	4b14      	ldr	r3, [pc, #80]	@ (80017d0 <HAL_QSPI_MspInit+0x80>)
 8001780:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001786:	613b      	str	r3, [r7, #16]
 8001788:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800178a:	4b11      	ldr	r3, [pc, #68]	@ (80017d0 <HAL_QSPI_MspInit+0x80>)
 800178c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800178e:	4a10      	ldr	r2, [pc, #64]	@ (80017d0 <HAL_QSPI_MspInit+0x80>)
 8001790:	f043 0310 	orr.w	r3, r3, #16
 8001794:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001796:	4b0e      	ldr	r3, [pc, #56]	@ (80017d0 <HAL_QSPI_MspInit+0x80>)
 8001798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800179a:	f003 0310 	and.w	r3, r3, #16
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 80017a2:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 80017a6:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a8:	2302      	movs	r3, #2
 80017aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ac:	2300      	movs	r3, #0
 80017ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017b0:	2303      	movs	r3, #3
 80017b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80017b4:	230a      	movs	r3, #10
 80017b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017b8:	f107 0314 	add.w	r3, r7, #20
 80017bc:	4619      	mov	r1, r3
 80017be:	4805      	ldr	r0, [pc, #20]	@ (80017d4 <HAL_QSPI_MspInit+0x84>)
 80017c0:	f002 fa4a 	bl	8003c58 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80017c4:	bf00      	nop
 80017c6:	3728      	adds	r7, #40	@ 0x28
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	a0001000 	.word	0xa0001000
 80017d0:	40021000 	.word	0x40021000
 80017d4:	48001000 	.word	0x48001000

080017d8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08a      	sub	sp, #40	@ 0x28
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e0:	f107 0314 	add.w	r3, r7, #20
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]
 80017ee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a1b      	ldr	r2, [pc, #108]	@ (8001864 <HAL_SPI_MspInit+0x8c>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d130      	bne.n	800185c <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80017fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001868 <HAL_SPI_MspInit+0x90>)
 80017fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017fe:	4a1a      	ldr	r2, [pc, #104]	@ (8001868 <HAL_SPI_MspInit+0x90>)
 8001800:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001804:	6593      	str	r3, [r2, #88]	@ 0x58
 8001806:	4b18      	ldr	r3, [pc, #96]	@ (8001868 <HAL_SPI_MspInit+0x90>)
 8001808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800180a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800180e:	613b      	str	r3, [r7, #16]
 8001810:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001812:	4b15      	ldr	r3, [pc, #84]	@ (8001868 <HAL_SPI_MspInit+0x90>)
 8001814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001816:	4a14      	ldr	r2, [pc, #80]	@ (8001868 <HAL_SPI_MspInit+0x90>)
 8001818:	f043 0304 	orr.w	r3, r3, #4
 800181c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800181e:	4b12      	ldr	r3, [pc, #72]	@ (8001868 <HAL_SPI_MspInit+0x90>)
 8001820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001822:	f003 0304 	and.w	r3, r3, #4
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 800182a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800182e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001830:	2302      	movs	r3, #2
 8001832:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001834:	2300      	movs	r3, #0
 8001836:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001838:	2303      	movs	r3, #3
 800183a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800183c:	2306      	movs	r3, #6
 800183e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001840:	f107 0314 	add.w	r3, r7, #20
 8001844:	4619      	mov	r1, r3
 8001846:	4809      	ldr	r0, [pc, #36]	@ (800186c <HAL_SPI_MspInit+0x94>)
 8001848:	f002 fa06 	bl	8003c58 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 800184c:	2200      	movs	r2, #0
 800184e:	2105      	movs	r1, #5
 8001850:	2033      	movs	r0, #51	@ 0x33
 8001852:	f002 f87b 	bl	800394c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001856:	2033      	movs	r0, #51	@ 0x33
 8001858:	f002 f894 	bl	8003984 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 800185c:	bf00      	nop
 800185e:	3728      	adds	r7, #40	@ 0x28
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	40003c00 	.word	0x40003c00
 8001868:	40021000 	.word	0x40021000
 800186c:	48000800 	.word	0x48000800

08001870 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a0a      	ldr	r2, [pc, #40]	@ (80018a8 <HAL_SPI_MspDeInit+0x38>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d10d      	bne.n	800189e <HAL_SPI_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN SPI3_MspDeInit 0 */

    /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 8001882:	4b0a      	ldr	r3, [pc, #40]	@ (80018ac <HAL_SPI_MspDeInit+0x3c>)
 8001884:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001886:	4a09      	ldr	r2, [pc, #36]	@ (80018ac <HAL_SPI_MspDeInit+0x3c>)
 8001888:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800188c:	6593      	str	r3, [r2, #88]	@ 0x58
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 800188e:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8001892:	4807      	ldr	r0, [pc, #28]	@ (80018b0 <HAL_SPI_MspDeInit+0x40>)
 8001894:	f002 fb8a 	bl	8003fac <HAL_GPIO_DeInit>

    /* SPI3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI3_IRQn);
 8001898:	2033      	movs	r0, #51	@ 0x33
 800189a:	f002 f881 	bl	80039a0 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN SPI3_MspDeInit 1 */

    /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 800189e:	bf00      	nop
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40003c00 	.word	0x40003c00
 80018ac:	40021000 	.word	0x40021000
 80018b0:	48000800 	.word	0x48000800

080018b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b0ae      	sub	sp, #184	@ 0xb8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018bc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	605a      	str	r2, [r3, #4]
 80018c6:	609a      	str	r2, [r3, #8]
 80018c8:	60da      	str	r2, [r3, #12]
 80018ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018cc:	f107 031c 	add.w	r3, r7, #28
 80018d0:	2288      	movs	r2, #136	@ 0x88
 80018d2:	2100      	movs	r1, #0
 80018d4:	4618      	mov	r0, r3
 80018d6:	f00e f90d 	bl	800faf4 <memset>
  if(huart->Instance==USART1)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a42      	ldr	r2, [pc, #264]	@ (80019e8 <HAL_UART_MspInit+0x134>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d13b      	bne.n	800195c <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80018e4:	2301      	movs	r3, #1
 80018e6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80018e8:	2300      	movs	r3, #0
 80018ea:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018ec:	f107 031c 	add.w	r3, r7, #28
 80018f0:	4618      	mov	r0, r3
 80018f2:	f003 fe6f 	bl	80055d4 <HAL_RCCEx_PeriphCLKConfig>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018fc:	f7ff fca2 	bl	8001244 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001900:	4b3a      	ldr	r3, [pc, #232]	@ (80019ec <HAL_UART_MspInit+0x138>)
 8001902:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001904:	4a39      	ldr	r2, [pc, #228]	@ (80019ec <HAL_UART_MspInit+0x138>)
 8001906:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800190a:	6613      	str	r3, [r2, #96]	@ 0x60
 800190c:	4b37      	ldr	r3, [pc, #220]	@ (80019ec <HAL_UART_MspInit+0x138>)
 800190e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001910:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001914:	61bb      	str	r3, [r7, #24]
 8001916:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001918:	4b34      	ldr	r3, [pc, #208]	@ (80019ec <HAL_UART_MspInit+0x138>)
 800191a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800191c:	4a33      	ldr	r2, [pc, #204]	@ (80019ec <HAL_UART_MspInit+0x138>)
 800191e:	f043 0302 	orr.w	r3, r3, #2
 8001922:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001924:	4b31      	ldr	r3, [pc, #196]	@ (80019ec <HAL_UART_MspInit+0x138>)
 8001926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001928:	f003 0302 	and.w	r3, r3, #2
 800192c:	617b      	str	r3, [r7, #20]
 800192e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001930:	23c0      	movs	r3, #192	@ 0xc0
 8001932:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001936:	2302      	movs	r3, #2
 8001938:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	2300      	movs	r3, #0
 800193e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001942:	2303      	movs	r3, #3
 8001944:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001948:	2307      	movs	r3, #7
 800194a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800194e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001952:	4619      	mov	r1, r3
 8001954:	4826      	ldr	r0, [pc, #152]	@ (80019f0 <HAL_UART_MspInit+0x13c>)
 8001956:	f002 f97f 	bl	8003c58 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800195a:	e040      	b.n	80019de <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a24      	ldr	r2, [pc, #144]	@ (80019f4 <HAL_UART_MspInit+0x140>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d13b      	bne.n	80019de <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001966:	2304      	movs	r3, #4
 8001968:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800196a:	2300      	movs	r3, #0
 800196c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800196e:	f107 031c 	add.w	r3, r7, #28
 8001972:	4618      	mov	r0, r3
 8001974:	f003 fe2e 	bl	80055d4 <HAL_RCCEx_PeriphCLKConfig>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <HAL_UART_MspInit+0xce>
      Error_Handler();
 800197e:	f7ff fc61 	bl	8001244 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001982:	4b1a      	ldr	r3, [pc, #104]	@ (80019ec <HAL_UART_MspInit+0x138>)
 8001984:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001986:	4a19      	ldr	r2, [pc, #100]	@ (80019ec <HAL_UART_MspInit+0x138>)
 8001988:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800198c:	6593      	str	r3, [r2, #88]	@ 0x58
 800198e:	4b17      	ldr	r3, [pc, #92]	@ (80019ec <HAL_UART_MspInit+0x138>)
 8001990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001992:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001996:	613b      	str	r3, [r7, #16]
 8001998:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800199a:	4b14      	ldr	r3, [pc, #80]	@ (80019ec <HAL_UART_MspInit+0x138>)
 800199c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800199e:	4a13      	ldr	r2, [pc, #76]	@ (80019ec <HAL_UART_MspInit+0x138>)
 80019a0:	f043 0308 	orr.w	r3, r3, #8
 80019a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019a6:	4b11      	ldr	r3, [pc, #68]	@ (80019ec <HAL_UART_MspInit+0x138>)
 80019a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019aa:	f003 0308 	and.w	r3, r3, #8
 80019ae:	60fb      	str	r3, [r7, #12]
 80019b0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80019b2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80019b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ba:	2302      	movs	r3, #2
 80019bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c6:	2303      	movs	r3, #3
 80019c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80019cc:	2307      	movs	r3, #7
 80019ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019d2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80019d6:	4619      	mov	r1, r3
 80019d8:	4807      	ldr	r0, [pc, #28]	@ (80019f8 <HAL_UART_MspInit+0x144>)
 80019da:	f002 f93d 	bl	8003c58 <HAL_GPIO_Init>
}
 80019de:	bf00      	nop
 80019e0:	37b8      	adds	r7, #184	@ 0xb8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	40013800 	.word	0x40013800
 80019ec:	40021000 	.word	0x40021000
 80019f0:	48000400 	.word	0x48000400
 80019f4:	40004800 	.word	0x40004800
 80019f8:	48000c00 	.word	0x48000c00

080019fc <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b0ac      	sub	sp, #176	@ 0xb0
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a04:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
 8001a12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a14:	f107 0314 	add.w	r3, r7, #20
 8001a18:	2288      	movs	r2, #136	@ 0x88
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f00e f869 	bl	800faf4 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a2a:	d17c      	bne.n	8001b26 <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001a2c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a30:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001a32:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001a36:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001a42:	2318      	movs	r3, #24
 8001a44:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001a46:	2307      	movs	r3, #7
 8001a48:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001a52:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001a56:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f003 fdb9 	bl	80055d4 <HAL_RCCEx_PeriphCLKConfig>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8001a68:	f7ff fbec 	bl	8001244 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a6c:	4b30      	ldr	r3, [pc, #192]	@ (8001b30 <HAL_PCD_MspInit+0x134>)
 8001a6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a70:	4a2f      	ldr	r2, [pc, #188]	@ (8001b30 <HAL_PCD_MspInit+0x134>)
 8001a72:	f043 0301 	orr.w	r3, r3, #1
 8001a76:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a78:	4b2d      	ldr	r3, [pc, #180]	@ (8001b30 <HAL_PCD_MspInit+0x134>)
 8001a7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	613b      	str	r3, [r7, #16]
 8001a82:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001a84:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001a98:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001aa2:	f002 f8d9 	bl	8003c58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001aa6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001aaa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aae:	2302      	movs	r3, #2
 8001ab0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aba:	2303      	movs	r3, #3
 8001abc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001ac0:	230a      	movs	r3, #10
 8001ac2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001aca:	4619      	mov	r1, r3
 8001acc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ad0:	f002 f8c2 	bl	8003c58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001ad4:	4b16      	ldr	r3, [pc, #88]	@ (8001b30 <HAL_PCD_MspInit+0x134>)
 8001ad6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad8:	4a15      	ldr	r2, [pc, #84]	@ (8001b30 <HAL_PCD_MspInit+0x134>)
 8001ada:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ade:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ae0:	4b13      	ldr	r3, [pc, #76]	@ (8001b30 <HAL_PCD_MspInit+0x134>)
 8001ae2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ae4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ae8:	60fb      	str	r3, [r7, #12]
 8001aea:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001aec:	4b10      	ldr	r3, [pc, #64]	@ (8001b30 <HAL_PCD_MspInit+0x134>)
 8001aee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001af0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d114      	bne.n	8001b22 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001af8:	4b0d      	ldr	r3, [pc, #52]	@ (8001b30 <HAL_PCD_MspInit+0x134>)
 8001afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001afc:	4a0c      	ldr	r2, [pc, #48]	@ (8001b30 <HAL_PCD_MspInit+0x134>)
 8001afe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b02:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b04:	4b0a      	ldr	r3, [pc, #40]	@ (8001b30 <HAL_PCD_MspInit+0x134>)
 8001b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b0c:	60bb      	str	r3, [r7, #8]
 8001b0e:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001b10:	f002 fe62 	bl	80047d8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b14:	4b06      	ldr	r3, [pc, #24]	@ (8001b30 <HAL_PCD_MspInit+0x134>)
 8001b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b18:	4a05      	ldr	r2, [pc, #20]	@ (8001b30 <HAL_PCD_MspInit+0x134>)
 8001b1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b1e:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001b20:	e001      	b.n	8001b26 <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8001b22:	f002 fe59 	bl	80047d8 <HAL_PWREx_EnableVddUSB>
}
 8001b26:	bf00      	nop
 8001b28:	37b0      	adds	r7, #176	@ 0xb0
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	40021000 	.word	0x40021000

08001b34 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b08e      	sub	sp, #56	@ 0x38
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001b42:	4b34      	ldr	r3, [pc, #208]	@ (8001c14 <HAL_InitTick+0xe0>)
 8001b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b46:	4a33      	ldr	r2, [pc, #204]	@ (8001c14 <HAL_InitTick+0xe0>)
 8001b48:	f043 0310 	orr.w	r3, r3, #16
 8001b4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b4e:	4b31      	ldr	r3, [pc, #196]	@ (8001c14 <HAL_InitTick+0xe0>)
 8001b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b52:	f003 0310 	and.w	r3, r3, #16
 8001b56:	60fb      	str	r3, [r7, #12]
 8001b58:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b5a:	f107 0210 	add.w	r2, r7, #16
 8001b5e:	f107 0314 	add.w	r3, r7, #20
 8001b62:	4611      	mov	r1, r2
 8001b64:	4618      	mov	r0, r3
 8001b66:	f003 fca3 	bl	80054b0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001b6a:	6a3b      	ldr	r3, [r7, #32]
 8001b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d103      	bne.n	8001b7c <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001b74:	f003 fc70 	bl	8005458 <HAL_RCC_GetPCLK1Freq>
 8001b78:	6378      	str	r0, [r7, #52]	@ 0x34
 8001b7a:	e004      	b.n	8001b86 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001b7c:	f003 fc6c 	bl	8005458 <HAL_RCC_GetPCLK1Freq>
 8001b80:	4603      	mov	r3, r0
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b88:	4a23      	ldr	r2, [pc, #140]	@ (8001c18 <HAL_InitTick+0xe4>)
 8001b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b8e:	0c9b      	lsrs	r3, r3, #18
 8001b90:	3b01      	subs	r3, #1
 8001b92:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001b94:	4b21      	ldr	r3, [pc, #132]	@ (8001c1c <HAL_InitTick+0xe8>)
 8001b96:	4a22      	ldr	r2, [pc, #136]	@ (8001c20 <HAL_InitTick+0xec>)
 8001b98:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001b9a:	4b20      	ldr	r3, [pc, #128]	@ (8001c1c <HAL_InitTick+0xe8>)
 8001b9c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ba0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001ba2:	4a1e      	ldr	r2, [pc, #120]	@ (8001c1c <HAL_InitTick+0xe8>)
 8001ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ba6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001ba8:	4b1c      	ldr	r3, [pc, #112]	@ (8001c1c <HAL_InitTick+0xe8>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bae:	4b1b      	ldr	r3, [pc, #108]	@ (8001c1c <HAL_InitTick+0xe8>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bb4:	4b19      	ldr	r3, [pc, #100]	@ (8001c1c <HAL_InitTick+0xe8>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001bba:	4818      	ldr	r0, [pc, #96]	@ (8001c1c <HAL_InitTick+0xe8>)
 8001bbc:	f005 fd09 	bl	80075d2 <HAL_TIM_Base_Init>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001bc6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d11b      	bne.n	8001c06 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001bce:	4813      	ldr	r0, [pc, #76]	@ (8001c1c <HAL_InitTick+0xe8>)
 8001bd0:	f005 fd60 	bl	8007694 <HAL_TIM_Base_Start_IT>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001bda:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d111      	bne.n	8001c06 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001be2:	2036      	movs	r0, #54	@ 0x36
 8001be4:	f001 fece 	bl	8003984 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2b0f      	cmp	r3, #15
 8001bec:	d808      	bhi.n	8001c00 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001bee:	2200      	movs	r2, #0
 8001bf0:	6879      	ldr	r1, [r7, #4]
 8001bf2:	2036      	movs	r0, #54	@ 0x36
 8001bf4:	f001 feaa 	bl	800394c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bf8:	4a0a      	ldr	r2, [pc, #40]	@ (8001c24 <HAL_InitTick+0xf0>)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6013      	str	r3, [r2, #0]
 8001bfe:	e002      	b.n	8001c06 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001c06:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3738      	adds	r7, #56	@ 0x38
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	40021000 	.word	0x40021000
 8001c18:	431bde83 	.word	0x431bde83
 8001c1c:	20000bc8 	.word	0x20000bc8
 8001c20:	40001000 	.word	0x40001000
 8001c24:	20000010 	.word	0x20000010

08001c28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c2c:	bf00      	nop
 8001c2e:	e7fd      	b.n	8001c2c <NMI_Handler+0x4>

08001c30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c34:	bf00      	nop
 8001c36:	e7fd      	b.n	8001c34 <HardFault_Handler+0x4>

08001c38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c3c:	bf00      	nop
 8001c3e:	e7fd      	b.n	8001c3c <MemManage_Handler+0x4>

08001c40 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <BusFault_Handler+0x4>

08001c48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c4c:	bf00      	nop
 8001c4e:	e7fd      	b.n	8001c4c <UsageFault_Handler+0x4>

08001c50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c54:	bf00      	nop
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr

08001c5e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ISM43362_DRDY_EXTI1_Pin);
 8001c62:	2002      	movs	r0, #2
 8001c64:	f002 fac6 	bl	80041f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001c68:	bf00      	nop
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8001c70:	2020      	movs	r0, #32
 8001c72:	f002 fabf 	bl	80041f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001c76:	2040      	movs	r0, #64	@ 0x40
 8001c78:	f002 fabc 	bl	80041f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001c7c:	2080      	movs	r0, #128	@ 0x80
 8001c7e:	f002 fab9 	bl	80041f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001c82:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001c86:	f002 fab5 	bl	80041f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}

08001c8e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8001c92:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001c96:	f002 faad 	bl	80041f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001c9a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001c9e:	f002 faa9 	bl	80041f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8001ca2:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001ca6:	f002 faa5 	bl	80041f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8001caa:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001cae:	f002 faa1 	bl	80041f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8001cb2:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001cb6:	f002 fa9d 	bl	80041f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001cba:	bf00      	nop
 8001cbc:	bd80      	pop	{r7, pc}
	...

08001cc0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001cc4:	4802      	ldr	r0, [pc, #8]	@ (8001cd0 <TIM6_DAC_IRQHandler+0x10>)
 8001cc6:	f005 fd55 	bl	8007774 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001cca:	bf00      	nop
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	20000bc8 	.word	0x20000bc8

08001cd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  return 1;
 8001cd8:	2301      	movs	r3, #1
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr

08001ce4 <_kill>:

int _kill(int pid, int sig)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cee:	f00e f833 	bl	800fd58 <__errno>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2216      	movs	r2, #22
 8001cf6:	601a      	str	r2, [r3, #0]
  return -1;
 8001cf8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3708      	adds	r7, #8
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <_exit>:

void _exit (int status)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	f7ff ffe7 	bl	8001ce4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d16:	bf00      	nop
 8001d18:	e7fd      	b.n	8001d16 <_exit+0x12>

08001d1a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	b086      	sub	sp, #24
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	60f8      	str	r0, [r7, #12]
 8001d22:	60b9      	str	r1, [r7, #8]
 8001d24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d26:	2300      	movs	r3, #0
 8001d28:	617b      	str	r3, [r7, #20]
 8001d2a:	e00a      	b.n	8001d42 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d2c:	f3af 8000 	nop.w
 8001d30:	4601      	mov	r1, r0
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	1c5a      	adds	r2, r3, #1
 8001d36:	60ba      	str	r2, [r7, #8]
 8001d38:	b2ca      	uxtb	r2, r1
 8001d3a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	617b      	str	r3, [r7, #20]
 8001d42:	697a      	ldr	r2, [r7, #20]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	dbf0      	blt.n	8001d2c <_read+0x12>
  }

  return len;
 8001d4a:	687b      	ldr	r3, [r7, #4]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3718      	adds	r7, #24
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d7c:	605a      	str	r2, [r3, #4]
  return 0;
 8001d7e:	2300      	movs	r3, #0
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <_isatty>:

int _isatty(int file)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d94:	2301      	movs	r3, #1
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001da2:	b480      	push	{r7}
 8001da4:	b085      	sub	sp, #20
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	60f8      	str	r0, [r7, #12]
 8001daa:	60b9      	str	r1, [r7, #8]
 8001dac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001dae:	2300      	movs	r3, #0
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3714      	adds	r7, #20
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dc4:	4a14      	ldr	r2, [pc, #80]	@ (8001e18 <_sbrk+0x5c>)
 8001dc6:	4b15      	ldr	r3, [pc, #84]	@ (8001e1c <_sbrk+0x60>)
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dd0:	4b13      	ldr	r3, [pc, #76]	@ (8001e20 <_sbrk+0x64>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d102      	bne.n	8001dde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dd8:	4b11      	ldr	r3, [pc, #68]	@ (8001e20 <_sbrk+0x64>)
 8001dda:	4a12      	ldr	r2, [pc, #72]	@ (8001e24 <_sbrk+0x68>)
 8001ddc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dde:	4b10      	ldr	r3, [pc, #64]	@ (8001e20 <_sbrk+0x64>)
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	4413      	add	r3, r2
 8001de6:	693a      	ldr	r2, [r7, #16]
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d207      	bcs.n	8001dfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dec:	f00d ffb4 	bl	800fd58 <__errno>
 8001df0:	4603      	mov	r3, r0
 8001df2:	220c      	movs	r2, #12
 8001df4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001df6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dfa:	e009      	b.n	8001e10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dfc:	4b08      	ldr	r3, [pc, #32]	@ (8001e20 <_sbrk+0x64>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e02:	4b07      	ldr	r3, [pc, #28]	@ (8001e20 <_sbrk+0x64>)
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4413      	add	r3, r2
 8001e0a:	4a05      	ldr	r2, [pc, #20]	@ (8001e20 <_sbrk+0x64>)
 8001e0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3718      	adds	r7, #24
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	20018000 	.word	0x20018000
 8001e1c:	00000400 	.word	0x00000400
 8001e20:	20000c14 	.word	0x20000c14
 8001e24:	20006118 	.word	0x20006118

08001e28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e2c:	4b06      	ldr	r3, [pc, #24]	@ (8001e48 <SystemInit+0x20>)
 8001e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e32:	4a05      	ldr	r2, [pc, #20]	@ (8001e48 <SystemInit+0x20>)
 8001e34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001e3c:	bf00      	nop
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	e000ed00 	.word	0xe000ed00

08001e4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e4c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e84 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e50:	f7ff ffea 	bl	8001e28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e54:	480c      	ldr	r0, [pc, #48]	@ (8001e88 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e56:	490d      	ldr	r1, [pc, #52]	@ (8001e8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e58:	4a0d      	ldr	r2, [pc, #52]	@ (8001e90 <LoopForever+0xe>)
  movs r3, #0
 8001e5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e5c:	e002      	b.n	8001e64 <LoopCopyDataInit>

08001e5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e62:	3304      	adds	r3, #4

08001e64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e68:	d3f9      	bcc.n	8001e5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e6c:	4c0a      	ldr	r4, [pc, #40]	@ (8001e98 <LoopForever+0x16>)
  movs r3, #0
 8001e6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e70:	e001      	b.n	8001e76 <LoopFillZerobss>

08001e72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e74:	3204      	adds	r2, #4

08001e76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e78:	d3fb      	bcc.n	8001e72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e7a:	f00d ff73 	bl	800fd64 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e7e:	f7fe fc67 	bl	8000750 <main>

08001e82 <LoopForever>:

LoopForever:
    b LoopForever
 8001e82:	e7fe      	b.n	8001e82 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001e84:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001e88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e8c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001e90:	080126d0 	.word	0x080126d0
  ldr r2, =_sbss
 8001e94:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001e98:	20006114 	.word	0x20006114

08001e9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e9c:	e7fe      	b.n	8001e9c <ADC1_2_IRQHandler>

08001e9e <Hex2Num>:
  * @param  a: character to convert
  * @retval integer value.
  */

static  uint8_t Hex2Num(char a)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	b083      	sub	sp, #12
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 8001ea8:	79fb      	ldrb	r3, [r7, #7]
 8001eaa:	2b2f      	cmp	r3, #47	@ 0x2f
 8001eac:	d906      	bls.n	8001ebc <Hex2Num+0x1e>
 8001eae:	79fb      	ldrb	r3, [r7, #7]
 8001eb0:	2b39      	cmp	r3, #57	@ 0x39
 8001eb2:	d803      	bhi.n	8001ebc <Hex2Num+0x1e>
        return a - '0';
 8001eb4:	79fb      	ldrb	r3, [r7, #7]
 8001eb6:	3b30      	subs	r3, #48	@ 0x30
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	e014      	b.n	8001ee6 <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 8001ebc:	79fb      	ldrb	r3, [r7, #7]
 8001ebe:	2b60      	cmp	r3, #96	@ 0x60
 8001ec0:	d906      	bls.n	8001ed0 <Hex2Num+0x32>
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	2b66      	cmp	r3, #102	@ 0x66
 8001ec6:	d803      	bhi.n	8001ed0 <Hex2Num+0x32>
        return (a - 'a') + 10;
 8001ec8:	79fb      	ldrb	r3, [r7, #7]
 8001eca:	3b57      	subs	r3, #87	@ 0x57
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	e00a      	b.n	8001ee6 <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 8001ed0:	79fb      	ldrb	r3, [r7, #7]
 8001ed2:	2b40      	cmp	r3, #64	@ 0x40
 8001ed4:	d906      	bls.n	8001ee4 <Hex2Num+0x46>
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	2b46      	cmp	r3, #70	@ 0x46
 8001eda:	d803      	bhi.n	8001ee4 <Hex2Num+0x46>
        return (a - 'A') + 10;
 8001edc:	79fb      	ldrb	r3, [r7, #7]
 8001ede:	3b37      	subs	r3, #55	@ 0x37
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	e000      	b.n	8001ee6 <Hex2Num+0x48>
    }

    return 0;
 8001ee4:	2300      	movs	r3, #0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	370c      	adds	r7, #12
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr

08001ef2 <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint32_t ParseHexNumber(char* ptr, uint8_t* cnt)
{
 8001ef2:	b580      	push	{r7, lr}
 8001ef4:	b084      	sub	sp, #16
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
 8001efa:	6039      	str	r1, [r7, #0]
    uint32_t sum = 0;
 8001efc:	2300      	movs	r3, #0
 8001efe:	60fb      	str	r3, [r7, #12]
    uint8_t i = 0;
 8001f00:	2300      	movs	r3, #0
 8001f02:	72fb      	strb	r3, [r7, #11]

    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8001f04:	e012      	b.n	8001f2c <ParseHexNumber+0x3a>
        sum <<= 4;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	011b      	lsls	r3, r3, #4
 8001f0a:	60fb      	str	r3, [r7, #12]
        sum += Hex2Num(*ptr);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7ff ffc4 	bl	8001e9e <Hex2Num>
 8001f16:	4603      	mov	r3, r0
 8001f18:	461a      	mov	r2, r3
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	4413      	add	r3, r2
 8001f1e:	60fb      	str	r3, [r7, #12]
        ptr++;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	3301      	adds	r3, #1
 8001f24:	607b      	str	r3, [r7, #4]
        i++;
 8001f26:	7afb      	ldrb	r3, [r7, #11]
 8001f28:	3301      	adds	r3, #1
 8001f2a:	72fb      	strb	r3, [r7, #11]
    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	2b2f      	cmp	r3, #47	@ 0x2f
 8001f32:	d903      	bls.n	8001f3c <ParseHexNumber+0x4a>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	2b39      	cmp	r3, #57	@ 0x39
 8001f3a:	d9e4      	bls.n	8001f06 <ParseHexNumber+0x14>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	2b60      	cmp	r3, #96	@ 0x60
 8001f42:	d903      	bls.n	8001f4c <ParseHexNumber+0x5a>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	2b66      	cmp	r3, #102	@ 0x66
 8001f4a:	d9dc      	bls.n	8001f06 <ParseHexNumber+0x14>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	2b40      	cmp	r3, #64	@ 0x40
 8001f52:	d903      	bls.n	8001f5c <ParseHexNumber+0x6a>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	2b46      	cmp	r3, #70	@ 0x46
 8001f5a:	d9d4      	bls.n	8001f06 <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                               		/* Save number of characters used for number */
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d002      	beq.n	8001f68 <ParseHexNumber+0x76>
        *cnt = i;
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	7afa      	ldrb	r2, [r7, #11]
 8001f66:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                        		/* Return number */
 8001f68:	68fb      	ldr	r3, [r7, #12]
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3710      	adds	r7, #16
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}

08001f72 <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 8001f72:	b480      	push	{r7}
 8001f74:	b085      	sub	sp, #20
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
 8001f7a:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	73fb      	strb	r3, [r7, #15]
 8001f80:	2300      	movs	r3, #0
 8001f82:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 8001f84:	2300      	movs	r3, #0
 8001f86:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	2b2d      	cmp	r3, #45	@ 0x2d
 8001f8e:	d119      	bne.n	8001fc4 <ParseNumber+0x52>
        minus = 1;
 8001f90:	2301      	movs	r3, #1
 8001f92:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	3301      	adds	r3, #1
 8001f98:	607b      	str	r3, [r7, #4]
        i++;
 8001f9a:	7bbb      	ldrb	r3, [r7, #14]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8001fa0:	e010      	b.n	8001fc4 <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 8001fa2:	68ba      	ldr	r2, [r7, #8]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	4413      	add	r3, r2
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	461a      	mov	r2, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	3b30      	subs	r3, #48	@ 0x30
 8001fb4:	4413      	add	r3, r2
 8001fb6:	60bb      	str	r3, [r7, #8]
        ptr++;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	607b      	str	r3, [r7, #4]
        i++;
 8001fbe:	7bbb      	ldrb	r3, [r7, #14]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	2b2f      	cmp	r3, #47	@ 0x2f
 8001fca:	d903      	bls.n	8001fd4 <ParseNumber+0x62>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	2b39      	cmp	r3, #57	@ 0x39
 8001fd2:	d9e6      	bls.n	8001fa2 <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d002      	beq.n	8001fe0 <ParseNumber+0x6e>
        *cnt = i;
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	7bba      	ldrb	r2, [r7, #14]
 8001fde:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 8001fe0:	7bfb      	ldrb	r3, [r7, #15]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d002      	beq.n	8001fec <ParseNumber+0x7a>
        return 0 - sum;
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	425b      	negs	r3, r3
 8001fea:	e000      	b.n	8001fee <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 8001fec:	68bb      	ldr	r3, [r7, #8]
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3714      	adds	r7, #20
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <ParseMAC>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to MAC array
  * @retval None.
  */
static void ParseMAC(char* ptr, uint8_t* arr)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b084      	sub	sp, #16
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
 8002002:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8002004:	2300      	movs	r3, #0
 8002006:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8002008:	e019      	b.n	800203e <ParseMAC+0x44>
    hexcnt = 1;
 800200a:	2301      	movs	r3, #1
 800200c:	73bb      	strb	r3, [r7, #14]
    if(*ptr != ':')
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	2b3a      	cmp	r3, #58	@ 0x3a
 8002014:	d00e      	beq.n	8002034 <ParseMAC+0x3a>
    {
      arr[hexnum++] = ParseHexNumber(ptr, &hexcnt);
 8002016:	f107 030e 	add.w	r3, r7, #14
 800201a:	4619      	mov	r1, r3
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f7ff ff68 	bl	8001ef2 <ParseHexNumber>
 8002022:	4601      	mov	r1, r0
 8002024:	7bfb      	ldrb	r3, [r7, #15]
 8002026:	1c5a      	adds	r2, r3, #1
 8002028:	73fa      	strb	r2, [r7, #15]
 800202a:	461a      	mov	r2, r3
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	4413      	add	r3, r2
 8002030:	b2ca      	uxtb	r2, r1
 8002032:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8002034:	7bbb      	ldrb	r3, [r7, #14]
 8002036:	461a      	mov	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4413      	add	r3, r2
 800203c:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d1e1      	bne.n	800200a <ParseMAC+0x10>
  }
}
 8002046:	bf00      	nop
 8002048:	bf00      	nop
 800204a:	3710      	adds	r7, #16
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}

08002050 <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 800205a:	2300      	movs	r3, #0
 800205c:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 800205e:	e019      	b.n	8002094 <ParseIP+0x44>
    hexcnt = 1;
 8002060:	2301      	movs	r3, #1
 8002062:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	2b2e      	cmp	r3, #46	@ 0x2e
 800206a:	d00e      	beq.n	800208a <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 800206c:	f107 030e 	add.w	r3, r7, #14
 8002070:	4619      	mov	r1, r3
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f7ff ff7d 	bl	8001f72 <ParseNumber>
 8002078:	4601      	mov	r1, r0
 800207a:	7bfb      	ldrb	r3, [r7, #15]
 800207c:	1c5a      	adds	r2, r3, #1
 800207e:	73fa      	strb	r2, [r7, #15]
 8002080:	461a      	mov	r2, r3
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	4413      	add	r3, r2
 8002086:	b2ca      	uxtb	r2, r1
 8002088:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 800208a:	7bbb      	ldrb	r3, [r7, #14]
 800208c:	461a      	mov	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4413      	add	r3, r2
 8002092:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d1e1      	bne.n	8002060 <ParseIP+0x10>
  }
}
 800209c:	bf00      	nop
 800209e:	bf00      	nop
 80020a0:	3710      	adds	r7, #16
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
	...

080020a8 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 80020b2:	2300      	movs	r3, #0
 80020b4:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	3302      	adds	r3, #2
 80020ba:	4934      	ldr	r1, [pc, #208]	@ (800218c <AT_ParseInfo+0xe4>)
 80020bc:	4618      	mov	r0, r3
 80020be:	f00d fd35 	bl	800fb2c <strtok>
 80020c2:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 80020c4:	e05a      	b.n	800217c <AT_ParseInfo+0xd4>
    switch (num++) {
 80020c6:	7afb      	ldrb	r3, [r7, #11]
 80020c8:	1c5a      	adds	r2, r3, #1
 80020ca:	72fa      	strb	r2, [r7, #11]
 80020cc:	2b06      	cmp	r3, #6
 80020ce:	d84f      	bhi.n	8002170 <AT_ParseInfo+0xc8>
 80020d0:	a201      	add	r2, pc, #4	@ (adr r2, 80020d8 <AT_ParseInfo+0x30>)
 80020d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020d6:	bf00      	nop
 80020d8:	080020f5 	.word	0x080020f5
 80020dc:	08002103 	.word	0x08002103
 80020e0:	08002113 	.word	0x08002113
 80020e4:	08002123 	.word	0x08002123
 80020e8:	08002133 	.word	0x08002133
 80020ec:	08002143 	.word	0x08002143
 80020f0:	08002157 	.word	0x08002157
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2220      	movs	r2, #32
 80020f8:	68f9      	ldr	r1, [r7, #12]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f00d fd02 	bl	800fb04 <strncpy>
      break;
 8002100:	e037      	b.n	8002172 <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	3320      	adds	r3, #32
 8002106:	2218      	movs	r2, #24
 8002108:	68f9      	ldr	r1, [r7, #12]
 800210a:	4618      	mov	r0, r3
 800210c:	f00d fcfa 	bl	800fb04 <strncpy>
      break;
 8002110:	e02f      	b.n	8002172 <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	3338      	adds	r3, #56	@ 0x38
 8002116:	2210      	movs	r2, #16
 8002118:	68f9      	ldr	r1, [r7, #12]
 800211a:	4618      	mov	r0, r3
 800211c:	f00d fcf2 	bl	800fb04 <strncpy>
      break;
 8002120:	e027      	b.n	8002172 <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	3348      	adds	r3, #72	@ 0x48
 8002126:	2210      	movs	r2, #16
 8002128:	68f9      	ldr	r1, [r7, #12]
 800212a:	4618      	mov	r0, r3
 800212c:	f00d fcea 	bl	800fb04 <strncpy>
      break;
 8002130:	e01f      	b.n	8002172 <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	3358      	adds	r3, #88	@ 0x58
 8002136:	2210      	movs	r2, #16
 8002138:	68f9      	ldr	r1, [r7, #12]
 800213a:	4618      	mov	r0, r3
 800213c:	f00d fce2 	bl	800fb04 <strncpy>
      break;
 8002140:	e017      	b.n	8002172 <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 8002142:	2100      	movs	r1, #0
 8002144:	68f8      	ldr	r0, [r7, #12]
 8002146:	f7ff ff14 	bl	8001f72 <ParseNumber>
 800214a:	4603      	mov	r3, r0
 800214c:	461a      	mov	r2, r3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      break;
 8002154:	e00d      	b.n	8002172 <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 8002156:	490e      	ldr	r1, [pc, #56]	@ (8002190 <AT_ParseInfo+0xe8>)
 8002158:	68f8      	ldr	r0, [r7, #12]
 800215a:	f00d fce7 	bl	800fb2c <strtok>
 800215e:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	3368      	adds	r3, #104	@ 0x68
 8002164:	2220      	movs	r2, #32
 8002166:	68f9      	ldr	r1, [r7, #12]
 8002168:	4618      	mov	r0, r3
 800216a:	f00d fccb 	bl	800fb04 <strncpy>
      break;
 800216e:	e000      	b.n	8002172 <AT_ParseInfo+0xca>

    default: break;
 8002170:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8002172:	4906      	ldr	r1, [pc, #24]	@ (800218c <AT_ParseInfo+0xe4>)
 8002174:	2000      	movs	r0, #0
 8002176:	f00d fcd9 	bl	800fb2c <strtok>
 800217a:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1a1      	bne.n	80020c6 <AT_ParseInfo+0x1e>
  }
}
 8002182:	bf00      	nop
 8002184:	bf00      	nop
 8002186:	3710      	adds	r7, #16
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	08011210 	.word	0x08011210
 8002190:	08011214 	.word	0x08011214

08002194 <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 800219e:	2300      	movs	r3, #0
 80021a0:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	3302      	adds	r3, #2
 80021a6:	4952      	ldr	r1, [pc, #328]	@ (80022f0 <AT_ParseConnSettings+0x15c>)
 80021a8:	4618      	mov	r0, r3
 80021aa:	f00d fcbf 	bl	800fb2c <strtok>
 80021ae:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 80021b0:	e095      	b.n	80022de <AT_ParseConnSettings+0x14a>
    switch (num++) {
 80021b2:	7bfb      	ldrb	r3, [r7, #15]
 80021b4:	1c5a      	adds	r2, r3, #1
 80021b6:	73fa      	strb	r2, [r7, #15]
 80021b8:	2b0b      	cmp	r3, #11
 80021ba:	d87f      	bhi.n	80022bc <AT_ParseConnSettings+0x128>
 80021bc:	a201      	add	r2, pc, #4	@ (adr r2, 80021c4 <AT_ParseConnSettings+0x30>)
 80021be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021c2:	bf00      	nop
 80021c4:	080021f5 	.word	0x080021f5
 80021c8:	08002203 	.word	0x08002203
 80021cc:	08002213 	.word	0x08002213
 80021d0:	08002227 	.word	0x08002227
 80021d4:	0800223b 	.word	0x0800223b
 80021d8:	0800224f 	.word	0x0800224f
 80021dc:	0800225d 	.word	0x0800225d
 80021e0:	0800226b 	.word	0x0800226b
 80021e4:	08002279 	.word	0x08002279
 80021e8:	08002287 	.word	0x08002287
 80021ec:	08002295 	.word	0x08002295
 80021f0:	080022a9 	.word	0x080022a9
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	2221      	movs	r2, #33	@ 0x21
 80021f8:	68b9      	ldr	r1, [r7, #8]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f00d fc82 	bl	800fb04 <strncpy>
      break;
 8002200:	e05d      	b.n	80022be <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	3321      	adds	r3, #33	@ 0x21
 8002206:	2221      	movs	r2, #33	@ 0x21
 8002208:	68b9      	ldr	r1, [r7, #8]
 800220a:	4618      	mov	r0, r3
 800220c:	f00d fc7a 	bl	800fb04 <strncpy>
      break;
 8002210:	e055      	b.n	80022be <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 8002212:	2100      	movs	r1, #0
 8002214:	68b8      	ldr	r0, [r7, #8]
 8002216:	f7ff feac 	bl	8001f72 <ParseNumber>
 800221a:	4603      	mov	r3, r0
 800221c:	b2da      	uxtb	r2, r3
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        break;
 8002224:	e04b      	b.n	80022be <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 8002226:	2100      	movs	r1, #0
 8002228:	68b8      	ldr	r0, [r7, #8]
 800222a:	f7ff fea2 	bl	8001f72 <ParseNumber>
 800222e:	4603      	mov	r3, r0
 8002230:	b2da      	uxtb	r2, r3
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      break;
 8002238:	e041      	b.n	80022be <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 800223a:	2100      	movs	r1, #0
 800223c:	68b8      	ldr	r0, [r7, #8]
 800223e:	f7ff fe98 	bl	8001f72 <ParseNumber>
 8002242:	4603      	mov	r3, r0
 8002244:	b2da      	uxtb	r2, r3
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 800224c:	e037      	b.n	80022be <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	3348      	adds	r3, #72	@ 0x48
 8002252:	4619      	mov	r1, r3
 8002254:	68b8      	ldr	r0, [r7, #8]
 8002256:	f7ff fefb 	bl	8002050 <ParseIP>
      break;
 800225a:	e030      	b.n	80022be <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	334c      	adds	r3, #76	@ 0x4c
 8002260:	4619      	mov	r1, r3
 8002262:	68b8      	ldr	r0, [r7, #8]
 8002264:	f7ff fef4 	bl	8002050 <ParseIP>
      break;
 8002268:	e029      	b.n	80022be <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	3350      	adds	r3, #80	@ 0x50
 800226e:	4619      	mov	r1, r3
 8002270:	68b8      	ldr	r0, [r7, #8]
 8002272:	f7ff feed 	bl	8002050 <ParseIP>
      break;
 8002276:	e022      	b.n	80022be <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	3354      	adds	r3, #84	@ 0x54
 800227c:	4619      	mov	r1, r3
 800227e:	68b8      	ldr	r0, [r7, #8]
 8002280:	f7ff fee6 	bl	8002050 <ParseIP>
      break;
 8002284:	e01b      	b.n	80022be <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	3358      	adds	r3, #88	@ 0x58
 800228a:	4619      	mov	r1, r3
 800228c:	68b8      	ldr	r0, [r7, #8]
 800228e:	f7ff fedf 	bl	8002050 <ParseIP>
      break;
 8002292:	e014      	b.n	80022be <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 8002294:	2100      	movs	r1, #0
 8002296:	68b8      	ldr	r0, [r7, #8]
 8002298:	f7ff fe6b 	bl	8001f72 <ParseNumber>
 800229c:	4603      	mov	r3, r0
 800229e:	b2da      	uxtb	r2, r3
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      break;
 80022a6:	e00a      	b.n	80022be <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 80022a8:	2100      	movs	r1, #0
 80022aa:	68b8      	ldr	r0, [r7, #8]
 80022ac:	f7ff fe61 	bl	8001f72 <ParseNumber>
 80022b0:	4603      	mov	r3, r0
 80022b2:	b2da      	uxtb	r2, r3
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
      break;
 80022ba:	e000      	b.n	80022be <AT_ParseConnSettings+0x12a>

    default:
      break;
 80022bc:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 80022be:	490c      	ldr	r1, [pc, #48]	@ (80022f0 <AT_ParseConnSettings+0x15c>)
 80022c0:	2000      	movs	r0, #0
 80022c2:	f00d fc33 	bl	800fb2c <strtok>
 80022c6:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d007      	beq.n	80022de <AT_ParseConnSettings+0x14a>
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	3b01      	subs	r3, #1
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	2b2c      	cmp	r3, #44	@ 0x2c
 80022d6:	d102      	bne.n	80022de <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 80022d8:	7bfb      	ldrb	r3, [r7, #15]
 80022da:	3301      	adds	r3, #1
 80022dc:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	f47f af66 	bne.w	80021b2 <AT_ParseConnSettings+0x1e>
    }
  }
}
 80022e6:	bf00      	nop
 80022e8:	bf00      	nop
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	08011210 	.word	0x08011210

080022f4 <AT_ParseIsConnected>:
  * @param  pdata: pointer to data
  * @param  isConnected: pointer to result
  * @retval None.
  */
static void AT_ParseIsConnected(char *pdata, uint8_t *isConnected)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
  *isConnected = (pdata[2] == '1') ? 1 : 0;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	3302      	adds	r3, #2
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	2b31      	cmp	r3, #49	@ 0x31
 8002306:	bf0c      	ite	eq
 8002308:	2301      	moveq	r3, #1
 800230a:	2300      	movne	r3, #0
 800230c:	b2db      	uxtb	r3, r3
 800230e:	461a      	mov	r2, r3
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	701a      	strb	r2, [r3, #0]
}
 8002314:	bf00      	nop
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 8002320:	b590      	push	{r4, r7, lr}
 8002322:	b087      	sub	sp, #28
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
  int ret = 0;
 800232c:	2300      	movs	r3, #0
 800232e:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8002330:	2300      	movs	r3, #0
 8002332:	82fb      	strh	r3, [r7, #22]
  LOCK_WIFI();

  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 800233a:	68b8      	ldr	r0, [r7, #8]
 800233c:	f7fd ff48 	bl	80001d0 <strlen>
 8002340:	4603      	mov	r3, r0
 8002342:	b299      	uxth	r1, r3
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	@ 0x6a0
 800234a:	461a      	mov	r2, r3
 800234c:	68b8      	ldr	r0, [r7, #8]
 800234e:	47a0      	blx	r4
 8002350:	4603      	mov	r3, r0
 8002352:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	2b00      	cmp	r3, #0
 8002358:	dd3e      	ble.n	80023d8 <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002360:	68fa      	ldr	r2, [r7, #12]
 8002362:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002366:	f44f 61af 	mov.w	r1, #1400	@ 0x578
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	4798      	blx	r3
 800236e:	4603      	mov	r3, r0
 8002370:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 8002372:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002376:	2b00      	cmp	r3, #0
 8002378:	dd27      	ble.n	80023ca <AT_ExecuteCommand+0xaa>
 800237a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800237e:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8002382:	dc22      	bgt.n	80023ca <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 8002384:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002388:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 800238c:	d105      	bne.n	800239a <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 800238e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002392:	b29b      	uxth	r3, r3
 8002394:	3b01      	subs	r3, #1
 8002396:	b29b      	uxth	r3, r3
 8002398:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 800239a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	4413      	add	r3, r2
 80023a2:	2200      	movs	r2, #0
 80023a4:	701a      	strb	r2, [r3, #0]
      if(strstr((char *)pdata, AT_OK_STRING))
 80023a6:	490f      	ldr	r1, [pc, #60]	@ (80023e4 <AT_ExecuteCommand+0xc4>)
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f00d fc1b 	bl	800fbe4 <strstr>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <AT_ExecuteCommand+0x98>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 80023b4:	2300      	movs	r3, #0
 80023b6:	e010      	b.n	80023da <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 80023b8:	490b      	ldr	r1, [pc, #44]	@ (80023e8 <AT_ExecuteCommand+0xc8>)
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f00d fc12 	bl	800fbe4 <strstr>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d001      	beq.n	80023ca <AT_ExecuteCommand+0xaa>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80023c6:	2305      	movs	r3, #5
 80023c8:	e007      	b.n	80023da <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 80023ca:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80023ce:	f113 0f04 	cmn.w	r3, #4
 80023d2:	d101      	bne.n	80023d8 <AT_ExecuteCommand+0xb8>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 80023d4:	2306      	movs	r3, #6
 80023d6:	e000      	b.n	80023da <AT_ExecuteCommand+0xba>
    }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 80023d8:	2304      	movs	r3, #4
}
 80023da:	4618      	mov	r0, r3
 80023dc:	371c      	adds	r7, #28
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd90      	pop	{r4, r7, pc}
 80023e2:	bf00      	nop
 80023e4:	08011224 	.word	0x08011224
 80023e8:	08011230 	.word	0x08011230

080023ec <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */

static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	60f8      	str	r0, [r7, #12]
 80023f4:	60b9      	str	r1, [r7, #8]
 80023f6:	607a      	str	r2, [r7, #4]
 80023f8:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 80023fa:	2300      	movs	r3, #0
 80023fc:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 80023fe:	2300      	movs	r3, #0
 8002400:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 8002402:	2300      	movs	r3, #0
 8002404:	827b      	strh	r3, [r7, #18]
  uint16_t n ;

  LOCK_WIFI();
  cmd_len = strlen((char*)cmd);
 8002406:	68b8      	ldr	r0, [r7, #8]
 8002408:	f7fd fee2 	bl	80001d0 <strlen>
 800240c:	4603      	mov	r3, r0
 800240e:	827b      	strh	r3, [r7, #18]

  /* can send only even number of byte on first send */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 8002410:	8a7b      	ldrh	r3, [r7, #18]
 8002412:	f003 0301 	and.w	r3, r3, #1
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <AT_RequestSendData+0x32>
 800241a:	2302      	movs	r3, #2
 800241c:	e053      	b.n	80024c6 <AT_RequestSendData+0xda>
  n=Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8002424:	68fa      	ldr	r2, [r7, #12]
 8002426:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 800242a:	8a79      	ldrh	r1, [r7, #18]
 800242c:	68b8      	ldr	r0, [r7, #8]
 800242e:	4798      	blx	r3
 8002430:	4603      	mov	r3, r0
 8002432:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 8002434:	8a3a      	ldrh	r2, [r7, #16]
 8002436:	8a7b      	ldrh	r3, [r7, #18]
 8002438:	429a      	cmp	r2, r3
 800243a:	d143      	bne.n	80024c4 <AT_RequestSendData+0xd8>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002448:	8879      	ldrh	r1, [r7, #2]
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	4798      	blx	r3
 800244e:	4603      	mov	r3, r0
 8002450:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 8002452:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002456:	887b      	ldrh	r3, [r7, #2]
 8002458:	429a      	cmp	r2, r3
 800245a:	d131      	bne.n	80024c0 <AT_RequestSendData+0xd4>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002462:	68fa      	ldr	r2, [r7, #12]
 8002464:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002468:	2100      	movs	r1, #0
 800246a:	6a38      	ldr	r0, [r7, #32]
 800246c:	4798      	blx	r3
 800246e:	4603      	mov	r3, r0
 8002470:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 8002472:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002476:	2b00      	cmp	r3, #0
 8002478:	dd19      	ble.n	80024ae <AT_RequestSendData+0xc2>
      {
        *(pdata+recv_len) = 0;
 800247a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800247e:	6a3a      	ldr	r2, [r7, #32]
 8002480:	4413      	add	r3, r2
 8002482:	2200      	movs	r2, #0
 8002484:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 8002486:	4912      	ldr	r1, [pc, #72]	@ (80024d0 <AT_RequestSendData+0xe4>)
 8002488:	6a38      	ldr	r0, [r7, #32]
 800248a:	f00d fbab 	bl	800fbe4 <strstr>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <AT_RequestSendData+0xac>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 8002494:	2300      	movs	r3, #0
 8002496:	e016      	b.n	80024c6 <AT_RequestSendData+0xda>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 8002498:	490e      	ldr	r1, [pc, #56]	@ (80024d4 <AT_RequestSendData+0xe8>)
 800249a:	6a38      	ldr	r0, [r7, #32]
 800249c:	f00d fba2 	bl	800fbe4 <strstr>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <AT_RequestSendData+0xbe>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80024a6:	2305      	movs	r3, #5
 80024a8:	e00d      	b.n	80024c6 <AT_RequestSendData+0xda>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 80024aa:	2302      	movs	r3, #2
 80024ac:	e00b      	b.n	80024c6 <AT_RequestSendData+0xda>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 80024ae:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80024b2:	f113 0f04 	cmn.w	r3, #4
 80024b6:	d101      	bne.n	80024bc <AT_RequestSendData+0xd0>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 80024b8:	2306      	movs	r3, #6
 80024ba:	e004      	b.n	80024c6 <AT_RequestSendData+0xda>
      }
      return ES_WIFI_STATUS_ERROR;
 80024bc:	2302      	movs	r3, #2
 80024be:	e002      	b.n	80024c6 <AT_RequestSendData+0xda>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 80024c0:	2302      	movs	r3, #2
 80024c2:	e000      	b.n	80024c6 <AT_RequestSendData+0xda>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 80024c4:	2304      	movs	r3, #4
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3718      	adds	r7, #24
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	08011224 	.word	0x08011224
 80024d4:	08011230 	.word	0x08011230

080024d8 <AT_RequestReceiveData>:
  * @param  Reqlen : requested Data length.
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t* cmd, char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 80024d8:	b590      	push	{r4, r7, lr}
 80024da:	b087      	sub	sp, #28
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	607a      	str	r2, [r7, #4]
 80024e4:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80024ec:	613b      	str	r3, [r7, #16]

  LOCK_WIFI();
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 80024f4:	68b8      	ldr	r0, [r7, #8]
 80024f6:	f7fd fe6b 	bl	80001d0 <strlen>
 80024fa:	4603      	mov	r3, r0
 80024fc:	b299      	uxth	r1, r3
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	@ 0x6a0
 8002504:	461a      	mov	r2, r3
 8002506:	68b8      	ldr	r0, [r7, #8]
 8002508:	47a0      	blx	r4
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	dd6f      	ble.n	80025f0 <AT_RequestReceiveData+0x118>
  {
    len = Obj->fops.IO_Receive(p, 0 , Obj->Timeout);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002516:	68fa      	ldr	r2, [r7, #12]
 8002518:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 800251c:	2100      	movs	r1, #0
 800251e:	6938      	ldr	r0, [r7, #16]
 8002520:	4798      	blx	r3
 8002522:	4603      	mov	r3, r0
 8002524:	617b      	str	r3, [r7, #20]
    if ((p[0]!='\r') || (p[1]!='\n'))
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	2b0d      	cmp	r3, #13
 800252c:	d104      	bne.n	8002538 <AT_RequestReceiveData+0x60>
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	3301      	adds	r3, #1
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	2b0a      	cmp	r3, #10
 8002536:	d001      	beq.n	800253c <AT_RequestReceiveData+0x64>
    {
     return  ES_WIFI_STATUS_IO_ERROR;
 8002538:	2304      	movs	r3, #4
 800253a:	e05a      	b.n	80025f2 <AT_RequestReceiveData+0x11a>
    }
    len-=2;
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	3b02      	subs	r3, #2
 8002540:	617b      	str	r3, [r7, #20]
    p+=2;
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	3302      	adds	r3, #2
 8002546:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	2b07      	cmp	r3, #7
 800254c:	d94a      	bls.n	80025e4 <AT_RequestReceiveData+0x10c>
    {
     while(len && (p[len-1]==0x15)) len--;
 800254e:	e002      	b.n	8002556 <AT_RequestReceiveData+0x7e>
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	3b01      	subs	r3, #1
 8002554:	617b      	str	r3, [r7, #20]
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d006      	beq.n	800256a <AT_RequestReceiveData+0x92>
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	3b01      	subs	r3, #1
 8002560:	693a      	ldr	r2, [r7, #16]
 8002562:	4413      	add	r3, r2
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	2b15      	cmp	r3, #21
 8002568:	d0f2      	beq.n	8002550 <AT_RequestReceiveData+0x78>
     p[len] = '\0';
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	693a      	ldr	r2, [r7, #16]
 800256e:	4413      	add	r3, r2
 8002570:	2200      	movs	r2, #0
 8002572:	701a      	strb	r2, [r3, #0]
     if(strstr( (char*) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	3b08      	subs	r3, #8
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	4413      	add	r3, r2
 800257c:	491f      	ldr	r1, [pc, #124]	@ (80025fc <AT_RequestReceiveData+0x124>)
 800257e:	4618      	mov	r0, r3
 8002580:	f00d fb30 	bl	800fbe4 <strstr>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d016      	beq.n	80025b8 <AT_RequestReceiveData+0xe0>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	b29b      	uxth	r3, r3
 800258e:	3b08      	subs	r3, #8
 8002590:	b29a      	uxth	r2, r3
 8002592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002594:	801a      	strh	r2, [r3, #0]
	   if (*ReadData > Reqlen)
 8002596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002598:	881b      	ldrh	r3, [r3, #0]
 800259a:	887a      	ldrh	r2, [r7, #2]
 800259c:	429a      	cmp	r2, r3
 800259e:	d202      	bcs.n	80025a6 <AT_RequestReceiveData+0xce>
       {
         *ReadData = Reqlen;
 80025a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025a2:	887a      	ldrh	r2, [r7, #2]
 80025a4:	801a      	strh	r2, [r3, #0]
       }
       memcpy(pdata, p, *ReadData);
 80025a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025a8:	881b      	ldrh	r3, [r3, #0]
 80025aa:	461a      	mov	r2, r3
 80025ac:	6939      	ldr	r1, [r7, #16]
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	f00d fbff 	bl	800fdb2 <memcpy>
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_OK;
 80025b4:	2300      	movs	r3, #0
 80025b6:	e01c      	b.n	80025f2 <AT_RequestReceiveData+0x11a>
     }
     else if(memcmp((char *)p + len - AT_DELIMETER_LEN , AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	3b04      	subs	r3, #4
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	4413      	add	r3, r2
 80025c0:	2204      	movs	r2, #4
 80025c2:	490f      	ldr	r1, [pc, #60]	@ (8002600 <AT_RequestReceiveData+0x128>)
 80025c4:	4618      	mov	r0, r3
 80025c6:	f00d fa6b 	bl	800faa0 <memcmp>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d104      	bne.n	80025da <AT_RequestReceiveData+0x102>
     {
       *ReadData = 0;
 80025d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025d2:	2200      	movs	r2, #0
 80025d4:	801a      	strh	r2, [r3, #0]
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80025d6:	2305      	movs	r3, #5
 80025d8:	e00b      	b.n	80025f2 <AT_RequestReceiveData+0x11a>
     }

     UNLOCK_WIFI();
     *ReadData = 0;
 80025da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025dc:	2200      	movs	r2, #0
 80025de:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80025e0:	2305      	movs	r3, #5
 80025e2:	e006      	b.n	80025f2 <AT_RequestReceiveData+0x11a>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	f113 0f04 	cmn.w	r3, #4
 80025ea:	d101      	bne.n	80025f0 <AT_RequestReceiveData+0x118>
   {
     UNLOCK_WIFI();
     return ES_WIFI_STATUS_MODULE_CRASH;
 80025ec:	2306      	movs	r3, #6
 80025ee:	e000      	b.n	80025f2 <AT_RequestReceiveData+0x11a>
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 80025f0:	2304      	movs	r3, #4
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	371c      	adds	r7, #28
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd90      	pop	{r4, r7, pc}
 80025fa:	bf00      	nop
 80025fc:	08011224 	.word	0x08011224
 8002600:	08011238 	.word	0x08011238

08002604 <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 800260c:	2302      	movs	r3, #2
 800260e:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002616:	f8c3 26a0 	str.w	r2, [r3, #1696]	@ 0x6a0

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002620:	2000      	movs	r0, #0
 8002622:	4798      	blx	r3
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d113      	bne.n	8002652 <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002630:	461a      	mov	r2, r3
 8002632:	490a      	ldr	r1, [pc, #40]	@ (800265c <ES_WIFI_Init+0x58>)
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f7ff fe73 	bl	8002320 <AT_ExecuteCommand>
 800263a:	4603      	mov	r3, r0
 800263c:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 800263e:	7bfb      	ldrb	r3, [r7, #15]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d106      	bne.n	8002652 <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800264a:	4619      	mov	r1, r3
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	f7ff fd2b 	bl	80020a8 <AT_ParseInfo>
    }
  }
  UNLOCK_WIFI();
  return ret;
 8002652:	7bfb      	ldrb	r3, [r7, #15]
}
 8002654:	4618      	mov	r0, r3
 8002656:	3710      	adds	r7, #16
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	08011240 	.word	0x08011240

08002660 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
 800266c:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d00b      	beq.n	800268c <ES_WIFI_RegisterBusIO+0x2c>
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d008      	beq.n	800268c <ES_WIFI_RegisterBusIO+0x2c>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d005      	beq.n	800268c <ES_WIFI_RegisterBusIO+0x2c>
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d002      	beq.n	800268c <ES_WIFI_RegisterBusIO+0x2c>
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d101      	bne.n	8002690 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 800268c:	2302      	movs	r3, #2
 800268e:	e014      	b.n	80026ba <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	68ba      	ldr	r2, [r7, #8]
 8002694:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
  Obj->fops.IO_Send = IO_Send;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	69ba      	ldr	r2, [r7, #24]
 80026a4:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
  Obj->fops.IO_Receive = IO_Receive;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	69fa      	ldr	r2, [r7, #28]
 80026ac:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
  Obj->fops.IO_Delay = IO_Delay;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	683a      	ldr	r2, [r7, #0]
 80026b4:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  return ES_WIFI_STATUS_OK;
 80026b8:	2300      	movs	r3, #0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3714      	adds	r7, #20
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
	...

080026c8 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b086      	sub	sp, #24
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	60f8      	str	r0, [r7, #12]
 80026d0:	60b9      	str	r1, [r7, #8]
 80026d2:	607a      	str	r2, [r7, #4]
 80026d4:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80026dc:	68ba      	ldr	r2, [r7, #8]
 80026de:	4932      	ldr	r1, [pc, #200]	@ (80027a8 <ES_WIFI_Connect+0xe0>)
 80026e0:	4618      	mov	r0, r3
 80026e2:	f00d f8e3 	bl	800f8ac <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80026f2:	461a      	mov	r2, r3
 80026f4:	68f8      	ldr	r0, [r7, #12]
 80026f6:	f7ff fe13 	bl	8002320 <AT_ExecuteCommand>
 80026fa:	4603      	mov	r3, r0
 80026fc:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 80026fe:	7dfb      	ldrb	r3, [r7, #23]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d14b      	bne.n	800279c <ES_WIFI_Connect+0xd4>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800270a:	687a      	ldr	r2, [r7, #4]
 800270c:	4927      	ldr	r1, [pc, #156]	@ (80027ac <ES_WIFI_Connect+0xe4>)
 800270e:	4618      	mov	r0, r3
 8002710:	f00d f8cc 	bl	800f8ac <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002720:	461a      	mov	r2, r3
 8002722:	68f8      	ldr	r0, [r7, #12]
 8002724:	f7ff fdfc 	bl	8002320 <AT_ExecuteCommand>
 8002728:	4603      	mov	r3, r0
 800272a:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 800272c:	7dfb      	ldrb	r3, [r7, #23]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d134      	bne.n	800279c <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	78fa      	ldrb	r2, [r7, #3]
 8002736:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002740:	78fa      	ldrb	r2, [r7, #3]
 8002742:	491b      	ldr	r1, [pc, #108]	@ (80027b0 <ES_WIFI_Connect+0xe8>)
 8002744:	4618      	mov	r0, r3
 8002746:	f00d f8b1 	bl	800f8ac <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002756:	461a      	mov	r2, r3
 8002758:	68f8      	ldr	r0, [r7, #12]
 800275a:	f7ff fde1 	bl	8002320 <AT_ExecuteCommand>
 800275e:	4603      	mov	r3, r0
 8002760:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8002762:	7dfb      	ldrb	r3, [r7, #23]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d119      	bne.n	800279c <ES_WIFI_Connect+0xd4>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800276e:	4911      	ldr	r1, [pc, #68]	@ (80027b4 <ES_WIFI_Connect+0xec>)
 8002770:	4618      	mov	r0, r3
 8002772:	f00d f89b 	bl	800f8ac <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002782:	461a      	mov	r2, r3
 8002784:	68f8      	ldr	r0, [r7, #12]
 8002786:	f7ff fdcb 	bl	8002320 <AT_ExecuteCommand>
 800278a:	4603      	mov	r3, r0
 800278c:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 800278e:	7dfb      	ldrb	r3, [r7, #23]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d103      	bne.n	800279c <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2201      	movs	r2, #1
 8002798:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 800279c:	7dfb      	ldrb	r3, [r7, #23]
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3718      	adds	r7, #24
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	08011258 	.word	0x08011258
 80027ac:	08011260 	.word	0x08011260
 80027b0:	08011268 	.word	0x08011268
 80027b4:	08011270 	.word	0x08011270

080027b8 <ES_WIFI_IsConnected>:
/**
  * @brief  Check whether the module is connected to an access point.
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret ;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"CS\r");
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80027c6:	4911      	ldr	r1, [pc, #68]	@ (800280c <ES_WIFI_IsConnected+0x54>)
 80027c8:	4618      	mov	r0, r3
 80027ca:	f00d f86f 	bl	800f8ac <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80027da:	461a      	mov	r2, r3
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f7ff fd9f 	bl	8002320 <AT_ExecuteCommand>
 80027e2:	4603      	mov	r3, r0
 80027e4:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 80027e6:	7bfb      	ldrb	r3, [r7, #15]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d108      	bne.n	80027fe <ES_WIFI_IsConnected+0x46>
  {
    AT_ParseIsConnected((char *)Obj->CmdData, &(Obj->NetSettings.IsConnected));
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	33d2      	adds	r3, #210	@ 0xd2
 80027f6:	4619      	mov	r1, r3
 80027f8:	4610      	mov	r0, r2
 80027fa:	f7ff fd7b 	bl	80022f4 <AT_ParseIsConnected>
  }
  UNLOCK_WIFI();
  return Obj->NetSettings.IsConnected;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f893 30d2 	ldrb.w	r3, [r3, #210]	@ 0xd2
}
 8002804:	4618      	mov	r0, r3
 8002806:	3710      	adds	r7, #16
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	08011274 	.word	0x08011274

08002810 <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800281e:	4910      	ldr	r1, [pc, #64]	@ (8002860 <ES_WIFI_GetNetworkSettings+0x50>)
 8002820:	4618      	mov	r0, r3
 8002822:	f00d f843 	bl	800f8ac <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002832:	461a      	mov	r2, r3
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f7ff fd73 	bl	8002320 <AT_ExecuteCommand>
 800283a:	4603      	mov	r3, r0
 800283c:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 800283e:	7bfb      	ldrb	r3, [r7, #15]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d108      	bne.n	8002856 <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	338d      	adds	r3, #141	@ 0x8d
 800284e:	4619      	mov	r1, r3
 8002850:	4610      	mov	r0, r2
 8002852:	f7ff fc9f 	bl	8002194 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 8002856:	7bfb      	ldrb	r3, [r7, #15]
}
 8002858:	4618      	mov	r0, r3
 800285a:	3710      	adds	r7, #16
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	0801127c 	.word	0x0801127c

08002864 <ES_WIFI_GetMACAddress>:
  * @param  Obj: pointer to module handle
  * @param  mac: pointer to the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret ;
  char *ptr;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"Z5\r");
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002874:	4912      	ldr	r1, [pc, #72]	@ (80028c0 <ES_WIFI_GetMACAddress+0x5c>)
 8002876:	4618      	mov	r0, r3
 8002878:	f00d f818 	bl	800f8ac <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002888:	461a      	mov	r2, r3
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f7ff fd48 	bl	8002320 <AT_ExecuteCommand>
 8002890:	4603      	mov	r3, r0
 8002892:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8002894:	7bfb      	ldrb	r3, [r7, #15]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d10c      	bne.n	80028b4 <ES_WIFI_GetMACAddress+0x50>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80028a0:	3302      	adds	r3, #2
 80028a2:	4908      	ldr	r1, [pc, #32]	@ (80028c4 <ES_WIFI_GetMACAddress+0x60>)
 80028a4:	4618      	mov	r0, r3
 80028a6:	f00d f941 	bl	800fb2c <strtok>
 80028aa:	60b8      	str	r0, [r7, #8]
    ParseMAC(ptr, mac) ;
 80028ac:	6839      	ldr	r1, [r7, #0]
 80028ae:	68b8      	ldr	r0, [r7, #8]
 80028b0:	f7ff fba3 	bl	8001ffa <ParseMAC>
  }
  UNLOCK_WIFI();
  return ret;
 80028b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3710      	adds	r7, #16
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	080112cc 	.word	0x080112cc
 80028c4:	080112d0 	.word	0x080112d0

080028c8 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 80028c8:	b590      	push	{r4, r7, lr}
 80028ca:	b087      	sub	sp, #28
 80028cc:	af02      	add	r7, sp, #8
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 80028d2:	2300      	movs	r3, #0
 80028d4:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d003      	beq.n	80028e6 <ES_WIFI_StartClientConnection+0x1e>
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	2b03      	cmp	r3, #3
 80028e4:	d105      	bne.n	80028f2 <ES_WIFI_StartClientConnection+0x2a>
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	885b      	ldrh	r3, [r3, #2]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d101      	bne.n	80028f2 <ES_WIFI_StartClientConnection+0x2a>
 80028ee:	2302      	movs	r3, #2
 80028f0:	e0c1      	b.n	8002a76 <ES_WIFI_StartClientConnection+0x1ae>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	785b      	ldrb	r3, [r3, #1]
 80028fc:	461a      	mov	r2, r3
 80028fe:	4960      	ldr	r1, [pc, #384]	@ (8002a80 <ES_WIFI_StartClientConnection+0x1b8>)
 8002900:	f00c ffd4 	bl	800f8ac <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002910:	461a      	mov	r2, r3
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f7ff fd04 	bl	8002320 <AT_ExecuteCommand>
 8002918:	4603      	mov	r3, r0
 800291a:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 800291c:	7bfb      	ldrb	r3, [r7, #15]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d114      	bne.n	800294c <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	461a      	mov	r2, r3
 800292e:	4955      	ldr	r1, [pc, #340]	@ (8002a84 <ES_WIFI_StartClientConnection+0x1bc>)
 8002930:	f00c ffbc 	bl	800f8ac <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002940:	461a      	mov	r2, r3
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f7ff fcec 	bl	8002320 <AT_ExecuteCommand>
 8002948:	4603      	mov	r3, r0
 800294a:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 800294c:	7bfb      	ldrb	r3, [r7, #15]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d114      	bne.n	800297c <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	889b      	ldrh	r3, [r3, #4]
 800295c:	461a      	mov	r2, r3
 800295e:	494a      	ldr	r1, [pc, #296]	@ (8002a88 <ES_WIFI_StartClientConnection+0x1c0>)
 8002960:	f00c ffa4 	bl	800f8ac <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002970:	461a      	mov	r2, r3
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f7ff fcd4 	bl	8002320 <AT_ExecuteCommand>
 8002978:	4603      	mov	r3, r0
 800297a:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 800297c:	7bfb      	ldrb	r3, [r7, #15]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d11c      	bne.n	80029bc <ES_WIFI_StartClientConnection+0xf4>
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d003      	beq.n	8002992 <ES_WIFI_StartClientConnection+0xca>
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	2b03      	cmp	r3, #3
 8002990:	d114      	bne.n	80029bc <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	885b      	ldrh	r3, [r3, #2]
 800299c:	461a      	mov	r2, r3
 800299e:	493b      	ldr	r1, [pc, #236]	@ (8002a8c <ES_WIFI_StartClientConnection+0x1c4>)
 80029a0:	f00c ff84 	bl	800f8ac <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80029b0:	461a      	mov	r2, r3
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f7ff fcb4 	bl	8002320 <AT_ExecuteCommand>
 80029b8:	4603      	mov	r3, r0
 80029ba:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 80029bc:	7bfb      	ldrb	r3, [r7, #15]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d128      	bne.n	8002a14 <ES_WIFI_StartClientConnection+0x14c>
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d003      	beq.n	80029d2 <ES_WIFI_StartClientConnection+0x10a>
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	2b03      	cmp	r3, #3
 80029d0:	d120      	bne.n	8002a14 <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	799b      	ldrb	r3, [r3, #6]
 80029dc:	4619      	mov	r1, r3
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	79db      	ldrb	r3, [r3, #7]
 80029e2:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	7a1b      	ldrb	r3, [r3, #8]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80029e8:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	7a5b      	ldrb	r3, [r3, #9]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80029ee:	9301      	str	r3, [sp, #4]
 80029f0:	9200      	str	r2, [sp, #0]
 80029f2:	4623      	mov	r3, r4
 80029f4:	460a      	mov	r2, r1
 80029f6:	4926      	ldr	r1, [pc, #152]	@ (8002a90 <ES_WIFI_StartClientConnection+0x1c8>)
 80029f8:	f00c ff58 	bl	800f8ac <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a08:	461a      	mov	r2, r3
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f7ff fc88 	bl	8002320 <AT_ExecuteCommand>
 8002a10:	4603      	mov	r3, r0
 8002a12:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 8002a14:	7bfb      	ldrb	r3, [r7, #15]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d116      	bne.n	8002a48 <ES_WIFI_StartClientConnection+0x180>
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	2b03      	cmp	r3, #3
 8002a20:	d112      	bne.n	8002a48 <ES_WIFI_StartClientConnection+0x180>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a28:	491a      	ldr	r1, [pc, #104]	@ (8002a94 <ES_WIFI_StartClientConnection+0x1cc>)
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f00c ff3e 	bl	800f8ac <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f7ff fc6e 	bl	8002320 <AT_ExecuteCommand>
 8002a44:	4603      	mov	r3, r0
 8002a46:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8002a48:	7bfb      	ldrb	r3, [r7, #15]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d112      	bne.n	8002a74 <ES_WIFI_StartClientConnection+0x1ac>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a54:	4910      	ldr	r1, [pc, #64]	@ (8002a98 <ES_WIFI_StartClientConnection+0x1d0>)
 8002a56:	4618      	mov	r0, r3
 8002a58:	f00c ff28 	bl	800f8ac <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a68:	461a      	mov	r2, r3
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f7ff fc58 	bl	8002320 <AT_ExecuteCommand>
 8002a70:	4603      	mov	r3, r0
 8002a72:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 8002a74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3714      	adds	r7, #20
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd90      	pop	{r4, r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	08011334 	.word	0x08011334
 8002a84:	0801133c 	.word	0x0801133c
 8002a88:	08011344 	.word	0x08011344
 8002a8c:	0801134c 	.word	0x0801134c
 8002a90:	08011354 	.word	0x08011354
 8002a94:	08011364 	.word	0x08011364
 8002a98:	0801136c 	.word	0x0801136c

08002a9c <ES_WIFI_StopClientConnection>:
  * @brief  Stop Client connection.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StopClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	785b      	ldrb	r3, [r3, #1]
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	4915      	ldr	r1, [pc, #84]	@ (8002b08 <ES_WIFI_StopClientConnection+0x6c>)
 8002ab4:	f00c fefa 	bl	800f8ac <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f7ff fc2a 	bl	8002320 <AT_ExecuteCommand>
 8002acc:	4603      	mov	r3, r0
 8002ace:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 8002ad0:	7bfb      	ldrb	r3, [r7, #15]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d112      	bne.n	8002afc <ES_WIFI_StopClientConnection+0x60>
  {
    sprintf((char*)Obj->CmdData,"P6=0\r");
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002adc:	490b      	ldr	r1, [pc, #44]	@ (8002b0c <ES_WIFI_StopClientConnection+0x70>)
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f00c fee4 	bl	800f8ac <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002af0:	461a      	mov	r2, r3
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f7ff fc14 	bl	8002320 <AT_ExecuteCommand>
 8002af8:	4603      	mov	r3, r0
 8002afa:	73fb      	strb	r3, [r7, #15]
  }
  UNLOCK_WIFI();
  return ret;
 8002afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3710      	adds	r7, #16
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	08011334 	.word	0x08011334
 8002b0c:	08011374 	.word	0x08011374

08002b10 <ES_WIFI_SendData>:
  * @param  pdata: pointer to data
  * @param  len : length of the data to be sent
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen , uint16_t *SentLen , uint32_t Timeout)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b088      	sub	sp, #32
 8002b14:	af02      	add	r7, sp, #8
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	607a      	str	r2, [r7, #4]
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	460b      	mov	r3, r1
 8002b1e:	72fb      	strb	r3, [r7, #11]
 8002b20:	4613      	mov	r3, r2
 8002b22:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002b24:	2302      	movs	r3, #2
 8002b26:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8002b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d102      	bne.n	8002b34 <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	617b      	str	r3, [r7, #20]
 8002b32:	e001      	b.n	8002b38 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8002b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b36:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();
  if(Reqlen >= ES_WIFI_PAYLOAD_SIZE ) Reqlen= ES_WIFI_PAYLOAD_SIZE;
 8002b38:	893b      	ldrh	r3, [r7, #8]
 8002b3a:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8002b3e:	d302      	bcc.n	8002b46 <ES_WIFI_SendData+0x36>
 8002b40:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8002b44:	813b      	strh	r3, [r7, #8]

  *SentLen = Reqlen;
 8002b46:	6a3b      	ldr	r3, [r7, #32]
 8002b48:	893a      	ldrh	r2, [r7, #8]
 8002b4a:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b52:	7afa      	ldrb	r2, [r7, #11]
 8002b54:	4942      	ldr	r1, [pc, #264]	@ (8002c60 <ES_WIFI_SendData+0x150>)
 8002b56:	4618      	mov	r0, r3
 8002b58:	f00c fea8 	bl	800f8ac <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b68:	461a      	mov	r2, r3
 8002b6a:	68f8      	ldr	r0, [r7, #12]
 8002b6c:	f7ff fbd8 	bl	8002320 <AT_ExecuteCommand>
 8002b70:	4603      	mov	r3, r0
 8002b72:	74fb      	strb	r3, [r7, #19]
  if(ret == ES_WIFI_STATUS_OK)
 8002b74:	7cfb      	ldrb	r3, [r7, #19]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d15e      	bne.n	8002c38 <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b80:	697a      	ldr	r2, [r7, #20]
 8002b82:	4938      	ldr	r1, [pc, #224]	@ (8002c64 <ES_WIFI_SendData+0x154>)
 8002b84:	4618      	mov	r0, r3
 8002b86:	f00c fe91 	bl	800f8ac <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b96:	461a      	mov	r2, r3
 8002b98:	68f8      	ldr	r0, [r7, #12]
 8002b9a:	f7ff fbc1 	bl	8002320 <AT_ExecuteCommand>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8002ba2:	7cfb      	ldrb	r3, [r7, #19]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d13d      	bne.n	8002c24 <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData,"S3=%04d\r",Reqlen);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002bae:	893a      	ldrh	r2, [r7, #8]
 8002bb0:	492d      	ldr	r1, [pc, #180]	@ (8002c68 <ES_WIFI_SendData+0x158>)
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f00c fe7a 	bl	800f8ac <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002bc4:	893a      	ldrh	r2, [r7, #8]
 8002bc6:	9300      	str	r3, [sp, #0]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	68f8      	ldr	r0, [r7, #12]
 8002bce:	f7ff fc0d 	bl	80023ec <AT_RequestSendData>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	74fb      	strb	r3, [r7, #19]

      if(ret == ES_WIFI_STATUS_OK)
 8002bd6:	7cfb      	ldrb	r3, [r7, #19]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d119      	bne.n	8002c10 <ES_WIFI_SendData+0x100>
      {
        if(strstr((char *)Obj->CmdData,"-1\r\n"))
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002be2:	4922      	ldr	r1, [pc, #136]	@ (8002c6c <ES_WIFI_SendData+0x15c>)
 8002be4:	4618      	mov	r0, r3
 8002be6:	f00c fffd 	bl	800fbe4 <strstr>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d02c      	beq.n	8002c4a <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 8002bf0:	f640 024c 	movw	r2, #2124	@ 0x84c
 8002bf4:	491e      	ldr	r1, [pc, #120]	@ (8002c70 <ES_WIFI_SendData+0x160>)
 8002bf6:	481f      	ldr	r0, [pc, #124]	@ (8002c74 <ES_WIFI_SendData+0x164>)
 8002bf8:	f00c fde8 	bl	800f7cc <iprintf>
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c02:	4619      	mov	r1, r3
 8002c04:	481c      	ldr	r0, [pc, #112]	@ (8002c78 <ES_WIFI_SendData+0x168>)
 8002c06:	f00c fde1 	bl	800f7cc <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 8002c0a:	2302      	movs	r3, #2
 8002c0c:	74fb      	strb	r3, [r7, #19]
 8002c0e:	e01c      	b.n	8002c4a <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 8002c10:	f640 0252 	movw	r2, #2130	@ 0x852
 8002c14:	4916      	ldr	r1, [pc, #88]	@ (8002c70 <ES_WIFI_SendData+0x160>)
 8002c16:	4817      	ldr	r0, [pc, #92]	@ (8002c74 <ES_WIFI_SendData+0x164>)
 8002c18:	f00c fdd8 	bl	800f7cc <iprintf>
 8002c1c:	4817      	ldr	r0, [pc, #92]	@ (8002c7c <ES_WIFI_SendData+0x16c>)
 8002c1e:	f00c fe3d 	bl	800f89c <puts>
 8002c22:	e012      	b.n	8002c4a <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 8002c24:	f640 0257 	movw	r2, #2135	@ 0x857
 8002c28:	4911      	ldr	r1, [pc, #68]	@ (8002c70 <ES_WIFI_SendData+0x160>)
 8002c2a:	4812      	ldr	r0, [pc, #72]	@ (8002c74 <ES_WIFI_SendData+0x164>)
 8002c2c:	f00c fdce 	bl	800f7cc <iprintf>
 8002c30:	4813      	ldr	r0, [pc, #76]	@ (8002c80 <ES_WIFI_SendData+0x170>)
 8002c32:	f00c fe33 	bl	800f89c <puts>
 8002c36:	e008      	b.n	8002c4a <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 8002c38:	f640 025c 	movw	r2, #2140	@ 0x85c
 8002c3c:	490c      	ldr	r1, [pc, #48]	@ (8002c70 <ES_WIFI_SendData+0x160>)
 8002c3e:	480d      	ldr	r0, [pc, #52]	@ (8002c74 <ES_WIFI_SendData+0x164>)
 8002c40:	f00c fdc4 	bl	800f7cc <iprintf>
 8002c44:	480f      	ldr	r0, [pc, #60]	@ (8002c84 <ES_WIFI_SendData+0x174>)
 8002c46:	f00c fe29 	bl	800f89c <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 8002c4a:	7cfb      	ldrb	r3, [r7, #19]
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d102      	bne.n	8002c56 <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 8002c50:	6a3b      	ldr	r3, [r7, #32]
 8002c52:	2200      	movs	r2, #0
 8002c54:	801a      	strh	r2, [r3, #0]
  }
  UNLOCK_WIFI();
  return ret;
 8002c56:	7cfb      	ldrb	r3, [r7, #19]
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3718      	adds	r7, #24
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	08011334 	.word	0x08011334
 8002c64:	080114f0 	.word	0x080114f0
 8002c68:	080114f8 	.word	0x080114f8
 8002c6c:	08011504 	.word	0x08011504
 8002c70:	080113c4 	.word	0x080113c4
 8002c74:	080113e4 	.word	0x080113e4
 8002c78:	0801150c 	.word	0x0801150c
 8002c7c:	08011528 	.word	0x08011528
 8002c80:	08011544 	.word	0x08011544
 8002c84:	08011558 	.word	0x08011558

08002c88 <ES_WIFI_ReceiveData>:
  * @param  pdata: pointer to data
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *Receivedlen, uint32_t Timeout)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b088      	sub	sp, #32
 8002c8c:	af02      	add	r7, sp, #8
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	607a      	str	r2, [r7, #4]
 8002c92:	461a      	mov	r2, r3
 8002c94:	460b      	mov	r3, r1
 8002c96:	72fb      	strb	r3, [r7, #11]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8002ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d102      	bne.n	8002cac <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	617b      	str	r3, [r7, #20]
 8002caa:	e001      	b.n	8002cb0 <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8002cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cae:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if(Reqlen <= ES_WIFI_PAYLOAD_SIZE )
 8002cb0:	893b      	ldrh	r3, [r7, #8]
 8002cb2:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8002cb6:	f200 808b 	bhi.w	8002dd0 <ES_WIFI_ReceiveData+0x148>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002cc0:	7afa      	ldrb	r2, [r7, #11]
 8002cc2:	4946      	ldr	r1, [pc, #280]	@ (8002ddc <ES_WIFI_ReceiveData+0x154>)
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f00c fdf1 	bl	800f8ac <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	68f8      	ldr	r0, [r7, #12]
 8002cda:	f7ff fb21 	bl	8002320 <AT_ExecuteCommand>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8002ce2:	7cfb      	ldrb	r3, [r7, #19]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d165      	bne.n	8002db4 <ES_WIFI_ReceiveData+0x12c>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002cee:	893a      	ldrh	r2, [r7, #8]
 8002cf0:	493b      	ldr	r1, [pc, #236]	@ (8002de0 <ES_WIFI_ReceiveData+0x158>)
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f00c fdda 	bl	800f8ac <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d04:	461a      	mov	r2, r3
 8002d06:	68f8      	ldr	r0, [r7, #12]
 8002d08:	f7ff fb0a 	bl	8002320 <AT_ExecuteCommand>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	74fb      	strb	r3, [r7, #19]
      if(ret == ES_WIFI_STATUS_OK)
 8002d10:	7cfb      	ldrb	r3, [r7, #19]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d141      	bne.n	8002d9a <ES_WIFI_ReceiveData+0x112>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d1c:	697a      	ldr	r2, [r7, #20]
 8002d1e:	4931      	ldr	r1, [pc, #196]	@ (8002de4 <ES_WIFI_ReceiveData+0x15c>)
 8002d20:	4618      	mov	r0, r3
 8002d22:	f00c fdc3 	bl	800f8ac <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d32:	461a      	mov	r2, r3
 8002d34:	68f8      	ldr	r0, [r7, #12]
 8002d36:	f7ff faf3 	bl	8002320 <AT_ExecuteCommand>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	74fb      	strb	r3, [r7, #19]
        if(ret == ES_WIFI_STATUS_OK)
 8002d3e:	7cfb      	ldrb	r3, [r7, #19]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d120      	bne.n	8002d86 <ES_WIFI_ReceiveData+0xfe>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d4a:	4927      	ldr	r1, [pc, #156]	@ (8002de8 <ES_WIFI_ReceiveData+0x160>)
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f00c fdad 	bl	800f8ac <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002d58:	893a      	ldrh	r2, [r7, #8]
 8002d5a:	6a3b      	ldr	r3, [r7, #32]
 8002d5c:	9300      	str	r3, [sp, #0]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	687a      	ldr	r2, [r7, #4]
 8002d62:	68f8      	ldr	r0, [r7, #12]
 8002d64:	f7ff fbb8 	bl	80024d8 <AT_RequestReceiveData>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	74fb      	strb	r3, [r7, #19]
          if (ret != ES_WIFI_STATUS_OK)
 8002d6c:	7cfb      	ldrb	r3, [r7, #19]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d02e      	beq.n	8002dd0 <ES_WIFI_ReceiveData+0x148>
          {
            DEBUG("AT_RequestReceiveData  failed\n");
 8002d72:	f640 02ed 	movw	r2, #2285	@ 0x8ed
 8002d76:	491d      	ldr	r1, [pc, #116]	@ (8002dec <ES_WIFI_ReceiveData+0x164>)
 8002d78:	481d      	ldr	r0, [pc, #116]	@ (8002df0 <ES_WIFI_ReceiveData+0x168>)
 8002d7a:	f00c fd27 	bl	800f7cc <iprintf>
 8002d7e:	481d      	ldr	r0, [pc, #116]	@ (8002df4 <ES_WIFI_ReceiveData+0x16c>)
 8002d80:	f00c fd8c 	bl	800f89c <puts>
 8002d84:	e024      	b.n	8002dd0 <ES_WIFI_ReceiveData+0x148>
          }
        }
        else
        {
         DEBUG("setting timeout failed\n");
 8002d86:	f640 02f2 	movw	r2, #2290	@ 0x8f2
 8002d8a:	4918      	ldr	r1, [pc, #96]	@ (8002dec <ES_WIFI_ReceiveData+0x164>)
 8002d8c:	4818      	ldr	r0, [pc, #96]	@ (8002df0 <ES_WIFI_ReceiveData+0x168>)
 8002d8e:	f00c fd1d 	bl	800f7cc <iprintf>
 8002d92:	4819      	ldr	r0, [pc, #100]	@ (8002df8 <ES_WIFI_ReceiveData+0x170>)
 8002d94:	f00c fd82 	bl	800f89c <puts>
 8002d98:	e01a      	b.n	8002dd0 <ES_WIFI_ReceiveData+0x148>
        }
      }
      else
      {
        DEBUG("setting requested len failed\n");
 8002d9a:	f640 02f7 	movw	r2, #2295	@ 0x8f7
 8002d9e:	4913      	ldr	r1, [pc, #76]	@ (8002dec <ES_WIFI_ReceiveData+0x164>)
 8002da0:	4813      	ldr	r0, [pc, #76]	@ (8002df0 <ES_WIFI_ReceiveData+0x168>)
 8002da2:	f00c fd13 	bl	800f7cc <iprintf>
 8002da6:	4815      	ldr	r0, [pc, #84]	@ (8002dfc <ES_WIFI_ReceiveData+0x174>)
 8002da8:	f00c fd78 	bl	800f89c <puts>
        *Receivedlen = 0;
 8002dac:	6a3b      	ldr	r3, [r7, #32]
 8002dae:	2200      	movs	r2, #0
 8002db0:	801a      	strh	r2, [r3, #0]
 8002db2:	e00d      	b.n	8002dd0 <ES_WIFI_ReceiveData+0x148>
      }
    }
    else
    {
      DEBUG("setting socket for read failed\n");
 8002db4:	f640 02fd 	movw	r2, #2301	@ 0x8fd
 8002db8:	490c      	ldr	r1, [pc, #48]	@ (8002dec <ES_WIFI_ReceiveData+0x164>)
 8002dba:	480d      	ldr	r0, [pc, #52]	@ (8002df0 <ES_WIFI_ReceiveData+0x168>)
 8002dbc:	f00c fd06 	bl	800f7cc <iprintf>
 8002dc0:	480f      	ldr	r0, [pc, #60]	@ (8002e00 <ES_WIFI_ReceiveData+0x178>)
 8002dc2:	f00c fd6b 	bl	800f89c <puts>
      issue15++;
 8002dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8002e04 <ES_WIFI_ReceiveData+0x17c>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	3301      	adds	r3, #1
 8002dcc:	4a0d      	ldr	r2, [pc, #52]	@ (8002e04 <ES_WIFI_ReceiveData+0x17c>)
 8002dce:	6013      	str	r3, [r2, #0]
    }
  }
  UNLOCK_WIFI();
  return ret;
 8002dd0:	7cfb      	ldrb	r3, [r7, #19]
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3718      	adds	r7, #24
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	08011334 	.word	0x08011334
 8002de0:	0801157c 	.word	0x0801157c
 8002de4:	08011584 	.word	0x08011584
 8002de8:	0801158c 	.word	0x0801158c
 8002dec:	080113c4 	.word	0x080113c4
 8002df0:	080113e4 	.word	0x080113e4
 8002df4:	08011590 	.word	0x08011590
 8002df8:	080115b0 	.word	0x080115b0
 8002dfc:	080115c8 	.word	0x080115c8
 8002e00:	080115e8 	.word	0x080115e8
 8002e04:	20000c18 	.word	0x20000c18

08002e08 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b08c      	sub	sp, #48	@ 0x30
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 8002e10:	4b57      	ldr	r3, [pc, #348]	@ (8002f70 <SPI_WIFI_MspInit+0x168>)
 8002e12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e14:	4a56      	ldr	r2, [pc, #344]	@ (8002f70 <SPI_WIFI_MspInit+0x168>)
 8002e16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e1c:	4b54      	ldr	r3, [pc, #336]	@ (8002f70 <SPI_WIFI_MspInit+0x168>)
 8002e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e24:	61bb      	str	r3, [r7, #24]
 8002e26:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e28:	4b51      	ldr	r3, [pc, #324]	@ (8002f70 <SPI_WIFI_MspInit+0x168>)
 8002e2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e2c:	4a50      	ldr	r2, [pc, #320]	@ (8002f70 <SPI_WIFI_MspInit+0x168>)
 8002e2e:	f043 0302 	orr.w	r3, r3, #2
 8002e32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e34:	4b4e      	ldr	r3, [pc, #312]	@ (8002f70 <SPI_WIFI_MspInit+0x168>)
 8002e36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e38:	f003 0302 	and.w	r3, r3, #2
 8002e3c:	617b      	str	r3, [r7, #20]
 8002e3e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e40:	4b4b      	ldr	r3, [pc, #300]	@ (8002f70 <SPI_WIFI_MspInit+0x168>)
 8002e42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e44:	4a4a      	ldr	r2, [pc, #296]	@ (8002f70 <SPI_WIFI_MspInit+0x168>)
 8002e46:	f043 0304 	orr.w	r3, r3, #4
 8002e4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e4c:	4b48      	ldr	r3, [pc, #288]	@ (8002f70 <SPI_WIFI_MspInit+0x168>)
 8002e4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e50:	f003 0304 	and.w	r3, r3, #4
 8002e54:	613b      	str	r3, [r7, #16]
 8002e56:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e58:	4b45      	ldr	r3, [pc, #276]	@ (8002f70 <SPI_WIFI_MspInit+0x168>)
 8002e5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e5c:	4a44      	ldr	r2, [pc, #272]	@ (8002f70 <SPI_WIFI_MspInit+0x168>)
 8002e5e:	f043 0310 	orr.w	r3, r3, #16
 8002e62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e64:	4b42      	ldr	r3, [pc, #264]	@ (8002f70 <SPI_WIFI_MspInit+0x168>)
 8002e66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e68:	f003 0310 	and.w	r3, r3, #16
 8002e6c:	60fb      	str	r3, [r7, #12]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 8002e70:	2200      	movs	r2, #0
 8002e72:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002e76:	483f      	ldr	r0, [pc, #252]	@ (8002f74 <SPI_WIFI_MspInit+0x16c>)
 8002e78:	f001 f9a4 	bl	80041c4 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8002e7c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002e80:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8002e82:	2301      	movs	r3, #1
 8002e84:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002e86:	2300      	movs	r3, #0
 8002e88:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 8002e8e:	f107 031c 	add.w	r3, r7, #28
 8002e92:	4619      	mov	r1, r3
 8002e94:	4837      	ldr	r0, [pc, #220]	@ (8002f74 <SPI_WIFI_MspInit+0x16c>)
 8002e96:	f000 fedf 	bl	8003c58 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 8002e9e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002ea2:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8002eac:	f107 031c 	add.w	r3, r7, #28
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	4831      	ldr	r0, [pc, #196]	@ (8002f78 <SPI_WIFI_MspInit+0x170>)
 8002eb4:	f000 fed0 	bl	8003c58 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8002eb8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ebc:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = 0;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8002ece:	f107 031c 	add.w	r3, r7, #28
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	4828      	ldr	r0, [pc, #160]	@ (8002f78 <SPI_WIFI_MspInit+0x170>)
 8002ed6:	f000 febf 	bl	8003c58 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 8002eda:	2201      	movs	r2, #1
 8002edc:	2101      	movs	r1, #1
 8002ede:	4826      	ldr	r0, [pc, #152]	@ (8002f78 <SPI_WIFI_MspInit+0x170>)
 8002ee0:	f001 f970 	bl	80041c4 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002eec:	2300      	movs	r3, #0
 8002eee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8002ef4:	f107 031c 	add.w	r3, r7, #28
 8002ef8:	4619      	mov	r1, r3
 8002efa:	481f      	ldr	r0, [pc, #124]	@ (8002f78 <SPI_WIFI_MspInit+0x170>)
 8002efc:	f000 feac 	bl	8003c58 <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 8002f00:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f04:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8002f06:	2302      	movs	r3, #2
 8002f08:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8002f12:	2306      	movs	r3, #6
 8002f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 8002f16:	f107 031c 	add.w	r3, r7, #28
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	4817      	ldr	r0, [pc, #92]	@ (8002f7c <SPI_WIFI_MspInit+0x174>)
 8002f1e:	f000 fe9b 	bl	8003c58 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 8002f22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f26:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8002f28:	2302      	movs	r3, #2
 8002f2a:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002f30:	2301      	movs	r3, #1
 8002f32:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8002f34:	2306      	movs	r3, #6
 8002f36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8002f38:	f107 031c 	add.w	r3, r7, #28
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	480f      	ldr	r0, [pc, #60]	@ (8002f7c <SPI_WIFI_MspInit+0x174>)
 8002f40:	f000 fe8a 	bl	8003c58 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 8002f44:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002f48:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8002f4a:	2302      	movs	r3, #2
 8002f4c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002f52:	2301      	movs	r3, #1
 8002f54:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8002f56:	2306      	movs	r3, #6
 8002f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 8002f5a:	f107 031c 	add.w	r3, r7, #28
 8002f5e:	4619      	mov	r1, r3
 8002f60:	4806      	ldr	r0, [pc, #24]	@ (8002f7c <SPI_WIFI_MspInit+0x174>)
 8002f62:	f000 fe79 	bl	8003c58 <HAL_GPIO_Init>
}
 8002f66:	bf00      	nop
 8002f68:	3730      	adds	r7, #48	@ 0x30
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	40021000 	.word	0x40021000
 8002f74:	48000400 	.word	0x48000400
 8002f78:	48001000 	.word	0x48001000
 8002f7c:	48000800 	.word	0x48000800

08002f80 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b084      	sub	sp, #16
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	4603      	mov	r3, r0
 8002f88:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 8002f8e:	88fb      	ldrh	r3, [r7, #6]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d145      	bne.n	8003020 <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 8002f94:	4b27      	ldr	r3, [pc, #156]	@ (8003034 <SPI_WIFI_Init+0xb4>)
 8002f96:	4a28      	ldr	r2, [pc, #160]	@ (8003038 <SPI_WIFI_Init+0xb8>)
 8002f98:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 8002f9a:	4826      	ldr	r0, [pc, #152]	@ (8003034 <SPI_WIFI_Init+0xb4>)
 8002f9c:	f7ff ff34 	bl	8002e08 <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 8002fa0:	4b24      	ldr	r3, [pc, #144]	@ (8003034 <SPI_WIFI_Init+0xb4>)
 8002fa2:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002fa6:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8002fa8:	4b22      	ldr	r3, [pc, #136]	@ (8003034 <SPI_WIFI_Init+0xb4>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 8002fae:	4b21      	ldr	r3, [pc, #132]	@ (8003034 <SPI_WIFI_Init+0xb4>)
 8002fb0:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8002fb4:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8002fb6:	4b1f      	ldr	r3, [pc, #124]	@ (8003034 <SPI_WIFI_Init+0xb4>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8002fbc:	4b1d      	ldr	r3, [pc, #116]	@ (8003034 <SPI_WIFI_Init+0xb4>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 8002fc2:	4b1c      	ldr	r3, [pc, #112]	@ (8003034 <SPI_WIFI_Init+0xb4>)
 8002fc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fc8:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 8002fca:	4b1a      	ldr	r3, [pc, #104]	@ (8003034 <SPI_WIFI_Init+0xb4>)
 8002fcc:	2210      	movs	r2, #16
 8002fce:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8002fd0:	4b18      	ldr	r3, [pc, #96]	@ (8003034 <SPI_WIFI_Init+0xb4>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 8002fd6:	4b17      	ldr	r3, [pc, #92]	@ (8003034 <SPI_WIFI_Init+0xb4>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8002fdc:	4b15      	ldr	r3, [pc, #84]	@ (8003034 <SPI_WIFI_Init+0xb4>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi.Init.CRCPolynomial     = 0;
 8002fe2:	4b14      	ldr	r3, [pc, #80]	@ (8003034 <SPI_WIFI_Init+0xb4>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	62da      	str	r2, [r3, #44]	@ 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8002fe8:	4812      	ldr	r0, [pc, #72]	@ (8003034 <SPI_WIFI_Init+0xb4>)
 8002fea:	f002 ffbf 	bl	8005f6c <HAL_SPI_Init>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d002      	beq.n	8002ffa <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8002ff4:	f04f 33ff 	mov.w	r3, #4294967295
 8002ff8:	e018      	b.n	800302c <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, 5, 0x00);
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	2105      	movs	r1, #5
 8002ffe:	2007      	movs	r0, #7
 8003000:	f000 fca4 	bl	800394c <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 8003004:	2007      	movs	r0, #7
 8003006:	f000 fcbd 	bl	8003984 <HAL_NVIC_EnableIRQ>
     
     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, 5, 0);
 800300a:	2200      	movs	r2, #0
 800300c:	2105      	movs	r1, #5
 800300e:	2033      	movs	r0, #51	@ 0x33
 8003010:	f000 fc9c 	bl	800394c <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 8003014:	2033      	movs	r0, #51	@ 0x33
 8003016:	f000 fcb5 	bl	8003984 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 800301a:	200a      	movs	r0, #10
 800301c:	f000 f9fe 	bl	800341c <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 8003020:	f000 f80c 	bl	800303c <SPI_WIFI_ResetModule>
 8003024:	4603      	mov	r3, r0
 8003026:	73fb      	strb	r3, [r7, #15]

  return rc;
 8003028:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800302c:	4618      	mov	r0, r3
 800302e:	3710      	adds	r7, #16
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	20000c1c 	.word	0x20000c1c
 8003038:	40003c00 	.word	0x40003c00

0800303c <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b084      	sub	sp, #16
 8003040:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 8003042:	f000 fb77 	bl	8003734 <HAL_GetTick>
 8003046:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 8003048:	2300      	movs	r3, #0
 800304a:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 800304c:	2200      	movs	r2, #0
 800304e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003052:	4830      	ldr	r0, [pc, #192]	@ (8003114 <SPI_WIFI_ResetModule+0xd8>)
 8003054:	f001 f8b6 	bl	80041c4 <HAL_GPIO_WritePin>
 8003058:	200a      	movs	r0, #10
 800305a:	f000 fb77 	bl	800374c <HAL_Delay>
 800305e:	2201      	movs	r2, #1
 8003060:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003064:	482b      	ldr	r0, [pc, #172]	@ (8003114 <SPI_WIFI_ResetModule+0xd8>)
 8003066:	f001 f8ad 	bl	80041c4 <HAL_GPIO_WritePin>
 800306a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800306e:	f000 fb6d 	bl	800374c <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 8003072:	2200      	movs	r2, #0
 8003074:	2101      	movs	r1, #1
 8003076:	4827      	ldr	r0, [pc, #156]	@ (8003114 <SPI_WIFI_ResetModule+0xd8>)
 8003078:	f001 f8a4 	bl	80041c4 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 800307c:	200f      	movs	r0, #15
 800307e:	f000 f9cd 	bl	800341c <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 8003082:	e020      	b.n	80030c6 <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 8003084:	7bfb      	ldrb	r3, [r7, #15]
 8003086:	463a      	mov	r2, r7
 8003088:	18d1      	adds	r1, r2, r3
 800308a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800308e:	2201      	movs	r2, #1
 8003090:	4821      	ldr	r0, [pc, #132]	@ (8003118 <SPI_WIFI_ResetModule+0xdc>)
 8003092:	f003 f836 	bl	8006102 <HAL_SPI_Receive>
 8003096:	4603      	mov	r3, r0
 8003098:	71fb      	strb	r3, [r7, #7]
    count += 2;
 800309a:	7bfb      	ldrb	r3, [r7, #15]
 800309c:	3302      	adds	r3, #2
 800309e:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 80030a0:	f000 fb48 	bl	8003734 <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030ae:	d202      	bcs.n	80030b6 <SPI_WIFI_ResetModule+0x7a>
 80030b0:	79fb      	ldrb	r3, [r7, #7]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d007      	beq.n	80030c6 <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 80030b6:	2201      	movs	r2, #1
 80030b8:	2101      	movs	r1, #1
 80030ba:	4816      	ldr	r0, [pc, #88]	@ (8003114 <SPI_WIFI_ResetModule+0xd8>)
 80030bc:	f001 f882 	bl	80041c4 <HAL_GPIO_WritePin>
      return -1;
 80030c0:	f04f 33ff 	mov.w	r3, #4294967295
 80030c4:	e021      	b.n	800310a <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 80030c6:	2102      	movs	r1, #2
 80030c8:	4812      	ldr	r0, [pc, #72]	@ (8003114 <SPI_WIFI_ResetModule+0xd8>)
 80030ca:	f001 f863 	bl	8004194 <HAL_GPIO_ReadPin>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d0d7      	beq.n	8003084 <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 80030d4:	2201      	movs	r2, #1
 80030d6:	2101      	movs	r1, #1
 80030d8:	480e      	ldr	r0, [pc, #56]	@ (8003114 <SPI_WIFI_ResetModule+0xd8>)
 80030da:	f001 f873 	bl	80041c4 <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 80030de:	783b      	ldrb	r3, [r7, #0]
 80030e0:	2b15      	cmp	r3, #21
 80030e2:	d10e      	bne.n	8003102 <SPI_WIFI_ResetModule+0xc6>
 80030e4:	787b      	ldrb	r3, [r7, #1]
 80030e6:	2b15      	cmp	r3, #21
 80030e8:	d10b      	bne.n	8003102 <SPI_WIFI_ResetModule+0xc6>
 80030ea:	78bb      	ldrb	r3, [r7, #2]
 80030ec:	2b0d      	cmp	r3, #13
 80030ee:	d108      	bne.n	8003102 <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 80030f0:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 80030f2:	2b0a      	cmp	r3, #10
 80030f4:	d105      	bne.n	8003102 <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 80030f6:	793b      	ldrb	r3, [r7, #4]
 80030f8:	2b3e      	cmp	r3, #62	@ 0x3e
 80030fa:	d102      	bne.n	8003102 <SPI_WIFI_ResetModule+0xc6>
 80030fc:	797b      	ldrb	r3, [r7, #5]
 80030fe:	2b20      	cmp	r3, #32
 8003100:	d002      	beq.n	8003108 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 8003102:	f04f 33ff 	mov.w	r3, #4294967295
 8003106:	e000      	b.n	800310a <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	3710      	adds	r7, #16
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	48001000 	.word	0x48001000
 8003118:	20000c1c 	.word	0x20000c1c

0800311c <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 8003120:	4802      	ldr	r0, [pc, #8]	@ (800312c <SPI_WIFI_DeInit+0x10>)
 8003122:	f002 ffc6 	bl	80060b2 <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 8003126:	2300      	movs	r3, #0
}
 8003128:	4618      	mov	r0, r3
 800312a:	bd80      	pop	{r7, pc}
 800312c:	20000c1c 	.word	0x20000c1c

08003130 <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 8003138:	f000 fafc 	bl	8003734 <HAL_GetTick>
 800313c:	4603      	mov	r3, r0
 800313e:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 8003140:	e00a      	b.n	8003158 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003142:	f000 faf7 	bl	8003734 <HAL_GetTick>
 8003146:	4602      	mov	r2, r0
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	1ad2      	subs	r2, r2, r3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	429a      	cmp	r2, r3
 8003150:	d902      	bls.n	8003158 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 8003152:	f04f 33ff 	mov.w	r3, #4294967295
 8003156:	e007      	b.n	8003168 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 8003158:	2102      	movs	r1, #2
 800315a:	4805      	ldr	r0, [pc, #20]	@ (8003170 <wait_cmddata_rdy_high+0x40>)
 800315c:	f001 f81a 	bl	8004194 <HAL_GPIO_ReadPin>
 8003160:	4603      	mov	r3, r0
 8003162:	2b01      	cmp	r3, #1
 8003164:	d1ed      	bne.n	8003142 <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 8003166:	2300      	movs	r3, #0
}
 8003168:	4618      	mov	r0, r3
 800316a:	3710      	adds	r7, #16
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	48001000 	.word	0x48001000

08003174 <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 800317c:	f000 fada 	bl	8003734 <HAL_GetTick>
 8003180:	4603      	mov	r3, r0
 8003182:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 8003184:	e00a      	b.n	800319c <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003186:	f000 fad5 	bl	8003734 <HAL_GetTick>
 800318a:	4602      	mov	r2, r0
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	1ad2      	subs	r2, r2, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	429a      	cmp	r2, r3
 8003194:	d902      	bls.n	800319c <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 8003196:	f04f 33ff 	mov.w	r3, #4294967295
 800319a:	e004      	b.n	80031a6 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 800319c:	4b04      	ldr	r3, [pc, #16]	@ (80031b0 <wait_cmddata_rdy_rising_event+0x3c>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d0f0      	beq.n	8003186 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 80031a4:	2300      	movs	r3, #0
#endif
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	20000c88 	.word	0x20000c88

080031b4 <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 80031bc:	f000 faba 	bl	8003734 <HAL_GetTick>
 80031c0:	4603      	mov	r3, r0
 80031c2:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 80031c4:	e00a      	b.n	80031dc <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 80031c6:	f000 fab5 	bl	8003734 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	1ad2      	subs	r2, r2, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d902      	bls.n	80031dc <wait_spi_rx_event+0x28>
    {
      return -1;
 80031d6:	f04f 33ff 	mov.w	r3, #4294967295
 80031da:	e004      	b.n	80031e6 <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 80031dc:	4b04      	ldr	r3, [pc, #16]	@ (80031f0 <wait_spi_rx_event+0x3c>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d0f0      	beq.n	80031c6 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 80031e4:	2300      	movs	r3, #0
#endif
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3710      	adds	r7, #16
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	20000c80 	.word	0x20000c80

080031f4 <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 80031fc:	f000 fa9a 	bl	8003734 <HAL_GetTick>
 8003200:	4603      	mov	r3, r0
 8003202:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 8003204:	e00a      	b.n	800321c <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003206:	f000 fa95 	bl	8003734 <HAL_GetTick>
 800320a:	4602      	mov	r2, r0
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	1ad2      	subs	r2, r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	429a      	cmp	r2, r3
 8003214:	d902      	bls.n	800321c <wait_spi_tx_event+0x28>
    {
      return -1;
 8003216:	f04f 33ff 	mov.w	r3, #4294967295
 800321a:	e004      	b.n	8003226 <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 800321c:	4b04      	ldr	r3, [pc, #16]	@ (8003230 <wait_spi_tx_event+0x3c>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d0f0      	beq.n	8003206 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 8003224:	2300      	movs	r3, #0
#endif
}
 8003226:	4618      	mov	r0, r3
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	20000c84 	.word	0x20000c84

08003234 <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b086      	sub	sp, #24
 8003238:	af00      	add	r7, sp, #0
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	460b      	mov	r3, r1
 800323e:	607a      	str	r2, [r7, #4]
 8003240:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 8003242:	2300      	movs	r3, #0
 8003244:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 8003246:	2201      	movs	r2, #1
 8003248:	2101      	movs	r1, #1
 800324a:	4834      	ldr	r0, [pc, #208]	@ (800331c <SPI_WIFI_ReceiveData+0xe8>)
 800324c:	f000 ffba 	bl	80041c4 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8003250:	2003      	movs	r0, #3
 8003252:	f000 f8e3 	bl	800341c <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4618      	mov	r0, r3
 800325a:	f7ff ff8b 	bl	8003174 <wait_cmddata_rdy_rising_event>
 800325e:	4603      	mov	r3, r0
 8003260:	2b00      	cmp	r3, #0
 8003262:	da02      	bge.n	800326a <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 8003264:	f06f 0302 	mvn.w	r3, #2
 8003268:	e054      	b.n	8003314 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 800326a:	2200      	movs	r2, #0
 800326c:	2101      	movs	r1, #1
 800326e:	482b      	ldr	r0, [pc, #172]	@ (800331c <SPI_WIFI_ReceiveData+0xe8>)
 8003270:	f000 ffa8 	bl	80041c4 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8003274:	200f      	movs	r0, #15
 8003276:	f000 f8d1 	bl	800341c <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 800327a:	e03d      	b.n	80032f8 <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 800327c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003280:	897b      	ldrh	r3, [r7, #10]
 8003282:	429a      	cmp	r2, r3
 8003284:	db02      	blt.n	800328c <SPI_WIFI_ReceiveData+0x58>
 8003286:	897b      	ldrh	r3, [r7, #10]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d13c      	bne.n	8003306 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 800328c:	4b24      	ldr	r3, [pc, #144]	@ (8003320 <SPI_WIFI_ReceiveData+0xec>)
 800328e:	2201      	movs	r2, #1
 8003290:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 8003292:	f107 0314 	add.w	r3, r7, #20
 8003296:	2201      	movs	r2, #1
 8003298:	4619      	mov	r1, r3
 800329a:	4822      	ldr	r0, [pc, #136]	@ (8003324 <SPI_WIFI_ReceiveData+0xf0>)
 800329c:	f003 fb10 	bl	80068c0 <HAL_SPI_Receive_IT>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d007      	beq.n	80032b6 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 80032a6:	2201      	movs	r2, #1
 80032a8:	2101      	movs	r1, #1
 80032aa:	481c      	ldr	r0, [pc, #112]	@ (800331c <SPI_WIFI_ReceiveData+0xe8>)
 80032ac:	f000 ff8a 	bl	80041c4 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 80032b0:	f04f 33ff 	mov.w	r3, #4294967295
 80032b4:	e02e      	b.n	8003314 <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7ff ff7b 	bl	80031b4 <wait_spi_rx_event>

      pData[0] = tmp[0];
 80032be:	7d3a      	ldrb	r2, [r7, #20]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	3301      	adds	r3, #1
 80032c8:	7d7a      	ldrb	r2, [r7, #21]
 80032ca:	701a      	strb	r2, [r3, #0]
      length += 2;
 80032cc:	8afb      	ldrh	r3, [r7, #22]
 80032ce:	3302      	adds	r3, #2
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	3302      	adds	r3, #2
 80032d8:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 80032da:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80032de:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 80032e2:	db09      	blt.n	80032f8 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 80032e4:	2201      	movs	r2, #1
 80032e6:	2101      	movs	r1, #1
 80032e8:	480c      	ldr	r0, [pc, #48]	@ (800331c <SPI_WIFI_ReceiveData+0xe8>)
 80032ea:	f000 ff6b 	bl	80041c4 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 80032ee:	f7ff fea5 	bl	800303c <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 80032f2:	f06f 0303 	mvn.w	r3, #3
 80032f6:	e00d      	b.n	8003314 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 80032f8:	2102      	movs	r1, #2
 80032fa:	4808      	ldr	r0, [pc, #32]	@ (800331c <SPI_WIFI_ReceiveData+0xe8>)
 80032fc:	f000 ff4a 	bl	8004194 <HAL_GPIO_ReadPin>
 8003300:	4603      	mov	r3, r0
 8003302:	2b01      	cmp	r3, #1
 8003304:	d0ba      	beq.n	800327c <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 8003306:	2201      	movs	r2, #1
 8003308:	2101      	movs	r1, #1
 800330a:	4804      	ldr	r0, [pc, #16]	@ (800331c <SPI_WIFI_ReceiveData+0xe8>)
 800330c:	f000 ff5a 	bl	80041c4 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 8003310:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8003314:	4618      	mov	r0, r3
 8003316:	3718      	adds	r7, #24
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	48001000 	.word	0x48001000
 8003320:	20000c80 	.word	0x20000c80
 8003324:	20000c1c 	.word	0x20000c1c

08003328 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b086      	sub	sp, #24
 800332c:	af00      	add	r7, sp, #0
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	460b      	mov	r3, r1
 8003332:	607a      	str	r2, [r7, #4]
 8003334:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4618      	mov	r0, r3
 800333a:	f7ff fef9 	bl	8003130 <wait_cmddata_rdy_high>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	da02      	bge.n	800334a <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 8003344:	f04f 33ff 	mov.w	r3, #4294967295
 8003348:	e04f      	b.n	80033ea <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 800334a:	4b2a      	ldr	r3, [pc, #168]	@ (80033f4 <SPI_WIFI_SendData+0xcc>)
 800334c:	2201      	movs	r2, #1
 800334e:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8003350:	2200      	movs	r2, #0
 8003352:	2101      	movs	r1, #1
 8003354:	4828      	ldr	r0, [pc, #160]	@ (80033f8 <SPI_WIFI_SendData+0xd0>)
 8003356:	f000 ff35 	bl	80041c4 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 800335a:	200f      	movs	r0, #15
 800335c:	f000 f85e 	bl	800341c <SPI_WIFI_DelayUs>
  if (len > 1)
 8003360:	897b      	ldrh	r3, [r7, #10]
 8003362:	2b01      	cmp	r3, #1
 8003364:	d919      	bls.n	800339a <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 8003366:	4b25      	ldr	r3, [pc, #148]	@ (80033fc <SPI_WIFI_SendData+0xd4>)
 8003368:	2201      	movs	r2, #1
 800336a:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len/2) != HAL_OK)
 800336c:	897b      	ldrh	r3, [r7, #10]
 800336e:	085b      	lsrs	r3, r3, #1
 8003370:	b29b      	uxth	r3, r3
 8003372:	461a      	mov	r2, r3
 8003374:	68f9      	ldr	r1, [r7, #12]
 8003376:	4822      	ldr	r0, [pc, #136]	@ (8003400 <SPI_WIFI_SendData+0xd8>)
 8003378:	f003 fa1a 	bl	80067b0 <HAL_SPI_Transmit_IT>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d007      	beq.n	8003392 <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 8003382:	2201      	movs	r2, #1
 8003384:	2101      	movs	r1, #1
 8003386:	481c      	ldr	r0, [pc, #112]	@ (80033f8 <SPI_WIFI_SendData+0xd0>)
 8003388:	f000 ff1c 	bl	80041c4 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 800338c:	f04f 33ff 	mov.w	r3, #4294967295
 8003390:	e02b      	b.n	80033ea <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4618      	mov	r0, r3
 8003396:	f7ff ff2d 	bl	80031f4 <wait_spi_tx_event>
  }
  
  if ( len & 1)
 800339a:	897b      	ldrh	r3, [r7, #10]
 800339c:	f003 0301 	and.w	r3, r3, #1
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d020      	beq.n	80033e6 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 80033a4:	897b      	ldrh	r3, [r7, #10]
 80033a6:	3b01      	subs	r3, #1
 80033a8:	68fa      	ldr	r2, [r7, #12]
 80033aa:	4413      	add	r3, r2
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 80033b0:	230a      	movs	r3, #10
 80033b2:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 80033b4:	4b11      	ldr	r3, [pc, #68]	@ (80033fc <SPI_WIFI_SendData+0xd4>)
 80033b6:	2201      	movs	r2, #1
 80033b8:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 80033ba:	f107 0314 	add.w	r3, r7, #20
 80033be:	2201      	movs	r2, #1
 80033c0:	4619      	mov	r1, r3
 80033c2:	480f      	ldr	r0, [pc, #60]	@ (8003400 <SPI_WIFI_SendData+0xd8>)
 80033c4:	f003 f9f4 	bl	80067b0 <HAL_SPI_Transmit_IT>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d007      	beq.n	80033de <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 80033ce:	2201      	movs	r2, #1
 80033d0:	2101      	movs	r1, #1
 80033d2:	4809      	ldr	r0, [pc, #36]	@ (80033f8 <SPI_WIFI_SendData+0xd0>)
 80033d4:	f000 fef6 	bl	80041c4 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 80033d8:	f04f 33ff 	mov.w	r3, #4294967295
 80033dc:	e005      	b.n	80033ea <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f7ff ff07 	bl	80031f4 <wait_spi_tx_event>
    
  }
  return len;
 80033e6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3718      	adds	r7, #24
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	20000c88 	.word	0x20000c88
 80033f8:	48001000 	.word	0x48001000
 80033fc:	20000c84 	.word	0x20000c84
 8003400:	20000c1c 	.word	0x20000c1c

08003404 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b082      	sub	sp, #8
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f000 f99d 	bl	800374c <HAL_Delay>
}
 8003412:	bf00      	nop
 8003414:	3708      	adds	r7, #8
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
	...

0800341c <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 8003424:	2300      	movs	r3, #0
 8003426:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 8003428:	2300      	movs	r3, #0
 800342a:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 800342c:	4b20      	ldr	r3, [pc, #128]	@ (80034b0 <SPI_WIFI_DelayUs+0x94>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d122      	bne.n	800347a <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 8003434:	4b1f      	ldr	r3, [pc, #124]	@ (80034b4 <SPI_WIFI_DelayUs+0x98>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a1f      	ldr	r2, [pc, #124]	@ (80034b8 <SPI_WIFI_DelayUs+0x9c>)
 800343a:	fba2 2303 	umull	r2, r3, r2, r3
 800343e:	099b      	lsrs	r3, r3, #6
 8003440:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 8003442:	2300      	movs	r3, #0
 8003444:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 800344a:	f000 f973 	bl	8003734 <HAL_GetTick>
 800344e:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 8003450:	e002      	b.n	8003458 <SPI_WIFI_DelayUs+0x3c>
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	3b01      	subs	r3, #1
 8003456:	60bb      	str	r3, [r7, #8]
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d1f9      	bne.n	8003452 <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 800345e:	f000 f969 	bl	8003734 <HAL_GetTick>
 8003462:	4602      	mov	r2, r0
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	1ad3      	subs	r3, r2, r3
 8003468:	4a11      	ldr	r2, [pc, #68]	@ (80034b0 <SPI_WIFI_DelayUs+0x94>)
 800346a:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 800346c:	4b10      	ldr	r3, [pc, #64]	@ (80034b0 <SPI_WIFI_DelayUs+0x94>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d102      	bne.n	800347a <SPI_WIFI_DelayUs+0x5e>
 8003474:	4b0e      	ldr	r3, [pc, #56]	@ (80034b0 <SPI_WIFI_DelayUs+0x94>)
 8003476:	2201      	movs	r2, #1
 8003478:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 800347a:	4b0e      	ldr	r3, [pc, #56]	@ (80034b4 <SPI_WIFI_DelayUs+0x98>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a0f      	ldr	r2, [pc, #60]	@ (80034bc <SPI_WIFI_DelayUs+0xa0>)
 8003480:	fba2 2303 	umull	r2, r3, r2, r3
 8003484:	0c9a      	lsrs	r2, r3, #18
 8003486:	4b0a      	ldr	r3, [pc, #40]	@ (80034b0 <SPI_WIFI_DelayUs+0x94>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	fbb2 f3f3 	udiv	r3, r2, r3
 800348e:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	697a      	ldr	r2, [r7, #20]
 8003494:	fb02 f303 	mul.w	r3, r2, r3
 8003498:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 800349a:	e002      	b.n	80034a2 <SPI_WIFI_DelayUs+0x86>
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	3b01      	subs	r3, #1
 80034a0:	60bb      	str	r3, [r7, #8]
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d1f9      	bne.n	800349c <SPI_WIFI_DelayUs+0x80>
  return;
 80034a8:	bf00      	nop
}
 80034aa:	3718      	adds	r7, #24
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	20000c8c 	.word	0x20000c8c
 80034b4:	2000000c 	.word	0x2000000c
 80034b8:	10624dd3 	.word	0x10624dd3
 80034bc:	431bde83 	.word	0x431bde83

080034c0 <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 80034c8:	4b06      	ldr	r3, [pc, #24]	@ (80034e4 <HAL_SPI_RxCpltCallback+0x24>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d002      	beq.n	80034d6 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 80034d0:	4b04      	ldr	r3, [pc, #16]	@ (80034e4 <HAL_SPI_RxCpltCallback+0x24>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	601a      	str	r2, [r3, #0]
  }
}
 80034d6:	bf00      	nop
 80034d8:	370c      	adds	r7, #12
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	20000c80 	.word	0x20000c80

080034e8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 80034f0:	4b06      	ldr	r3, [pc, #24]	@ (800350c <HAL_SPI_TxCpltCallback+0x24>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d002      	beq.n	80034fe <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 80034f8:	4b04      	ldr	r3, [pc, #16]	@ (800350c <HAL_SPI_TxCpltCallback+0x24>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	601a      	str	r2, [r3, #0]
  }
}
 80034fe:	bf00      	nop
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	20000c84 	.word	0x20000c84

08003510 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8003510:	b480      	push	{r7}
 8003512:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 8003514:	4b05      	ldr	r3, [pc, #20]	@ (800352c <SPI_WIFI_ISR+0x1c>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	2b01      	cmp	r3, #1
 800351a:	d102      	bne.n	8003522 <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 800351c:	4b03      	ldr	r3, [pc, #12]	@ (800352c <SPI_WIFI_ISR+0x1c>)
 800351e:	2200      	movs	r2, #0
 8003520:	601a      	str	r2, [r3, #0]
   }
}
 8003522:	bf00      	nop
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr
 800352c:	20000c88 	.word	0x20000c88

08003530 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 800353a:	4b0d      	ldr	r3, [pc, #52]	@ (8003570 <WIFI_Init+0x40>)
 800353c:	9301      	str	r3, [sp, #4]
 800353e:	4b0d      	ldr	r3, [pc, #52]	@ (8003574 <WIFI_Init+0x44>)
 8003540:	9300      	str	r3, [sp, #0]
 8003542:	4b0d      	ldr	r3, [pc, #52]	@ (8003578 <WIFI_Init+0x48>)
 8003544:	4a0d      	ldr	r2, [pc, #52]	@ (800357c <WIFI_Init+0x4c>)
 8003546:	490e      	ldr	r1, [pc, #56]	@ (8003580 <WIFI_Init+0x50>)
 8003548:	480e      	ldr	r0, [pc, #56]	@ (8003584 <WIFI_Init+0x54>)
 800354a:	f7ff f889 	bl	8002660 <ES_WIFI_RegisterBusIO>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d107      	bne.n	8003564 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8003554:	480b      	ldr	r0, [pc, #44]	@ (8003584 <WIFI_Init+0x54>)
 8003556:	f7ff f855 	bl	8002604 <ES_WIFI_Init>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d101      	bne.n	8003564 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 8003560:	2300      	movs	r3, #0
 8003562:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 8003564:	79fb      	ldrb	r3, [r7, #7]
}
 8003566:	4618      	mov	r0, r3
 8003568:	3708      	adds	r7, #8
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	08003235 	.word	0x08003235
 8003574:	08003329 	.word	0x08003329
 8003578:	08003405 	.word	0x08003405
 800357c:	0800311d 	.word	0x0800311d
 8003580:	08002f81 	.word	0x08002f81
 8003584:	20000c90 	.word	0x20000c90

08003588 <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b086      	sub	sp, #24
 800358c:	af00      	add	r7, sp, #0
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	4613      	mov	r3, r2
 8003594:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 800359a:	79fb      	ldrb	r3, [r7, #7]
 800359c:	68ba      	ldr	r2, [r7, #8]
 800359e:	68f9      	ldr	r1, [r7, #12]
 80035a0:	4809      	ldr	r0, [pc, #36]	@ (80035c8 <WIFI_Connect+0x40>)
 80035a2:	f7ff f891 	bl	80026c8 <ES_WIFI_Connect>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d107      	bne.n	80035bc <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 80035ac:	4806      	ldr	r0, [pc, #24]	@ (80035c8 <WIFI_Connect+0x40>)
 80035ae:	f7ff f92f 	bl	8002810 <ES_WIFI_GetNetworkSettings>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d101      	bne.n	80035bc <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 80035b8:	2300      	movs	r3, #0
 80035ba:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 80035bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3718      	adds	r7, #24
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	20000c90 	.word	0x20000c90

080035cc <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t  *mac)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b084      	sub	sp, #16
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	73fb      	strb	r3, [r7, #15]
  
  if(ES_WIFI_GetMACAddress(&EsWifiObj, mac) == ES_WIFI_STATUS_OK)
 80035d8:	6879      	ldr	r1, [r7, #4]
 80035da:	4806      	ldr	r0, [pc, #24]	@ (80035f4 <WIFI_GetMAC_Address+0x28>)
 80035dc:	f7ff f942 	bl	8002864 <ES_WIFI_GetMACAddress>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d101      	bne.n	80035ea <WIFI_GetMAC_Address+0x1e>
  {
    ret = WIFI_STATUS_OK;
 80035e6:	2300      	movs	r3, #0
 80035e8:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 80035ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3710      	adds	r7, #16
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	20000c90 	.word	0x20000c90

080035f8 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address (uint8_t  *ipaddr)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	73fb      	strb	r3, [r7, #15]
  
  if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 8003604:	4809      	ldr	r0, [pc, #36]	@ (800362c <WIFI_GetIP_Address+0x34>)
 8003606:	f7ff f8d7 	bl	80027b8 <ES_WIFI_IsConnected>
 800360a:	4603      	mov	r3, r0
 800360c:	2b01      	cmp	r3, #1
 800360e:	d107      	bne.n	8003620 <WIFI_GetIP_Address+0x28>
  {
    memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 8003610:	4b06      	ldr	r3, [pc, #24]	@ (800362c <WIFI_GetIP_Address+0x34>)
 8003612:	f8d3 30d5 	ldr.w	r3, [r3, #213]	@ 0xd5
 8003616:	461a      	mov	r2, r3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	601a      	str	r2, [r3, #0]
    ret = WIFI_STATUS_OK;
 800361c:	2300      	movs	r3, #0
 800361e:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8003620:	7bfb      	ldrb	r3, [r7, #15]
}
 8003622:	4618      	mov	r0, r3
 8003624:	3710      	adds	r7, #16
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	20000c90 	.word	0x20000c90

08003630 <WIFI_OpenClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name, uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b08a      	sub	sp, #40	@ 0x28
 8003634:	af00      	add	r7, sp, #0
 8003636:	60f8      	str	r0, [r7, #12]
 8003638:	607a      	str	r2, [r7, #4]
 800363a:	603b      	str	r3, [r7, #0]
 800363c:	460b      	mov	r3, r1
 800363e:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  ES_WIFI_Conn_t conn;
  
  conn.Number = socket;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	b2db      	uxtb	r3, r3
 800364a:	747b      	strb	r3, [r7, #17]
  conn.RemotePort = port;
 800364c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800364e:	827b      	strh	r3, [r7, #18]
  conn.LocalPort = local_port;
 8003650:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8003652:	82bb      	strh	r3, [r7, #20]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8003654:	7afb      	ldrb	r3, [r7, #11]
 8003656:	2b00      	cmp	r3, #0
 8003658:	bf14      	ite	ne
 800365a:	2301      	movne	r3, #1
 800365c:	2300      	moveq	r3, #0
 800365e:	b2db      	uxtb	r3, r3
 8003660:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	75bb      	strb	r3, [r7, #22]
  conn.RemoteIP[1] = ipaddr[1];
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	785b      	ldrb	r3, [r3, #1]
 800366c:	75fb      	strb	r3, [r7, #23]
  conn.RemoteIP[2] = ipaddr[2];
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	789b      	ldrb	r3, [r3, #2]
 8003672:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[3] = ipaddr[3];
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	78db      	ldrb	r3, [r3, #3]
 8003678:	767b      	strb	r3, [r7, #25]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 800367a:	f107 0310 	add.w	r3, r7, #16
 800367e:	4619      	mov	r1, r3
 8003680:	4807      	ldr	r0, [pc, #28]	@ (80036a0 <WIFI_OpenClientConnection+0x70>)
 8003682:	f7ff f921 	bl	80028c8 <ES_WIFI_StartClientConnection>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d102      	bne.n	8003692 <WIFI_OpenClientConnection+0x62>
  {
    ret = WIFI_STATUS_OK;
 800368c:	2300      	movs	r3, #0
 800368e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 8003692:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003696:	4618      	mov	r0, r3
 8003698:	3728      	adds	r7, #40	@ 0x28
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	20000c90 	.word	0x20000c90

080036a4 <WIFI_CloseClientConnection>:
/**
  * @brief  Close client connection
  * @retval Operation status
  */
WIFI_Status_t WIFI_CloseClientConnection(uint32_t socket)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b088      	sub	sp, #32
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	77fb      	strb	r3, [r7, #31]
  ES_WIFI_Conn_t conn;
  conn.Number = socket;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	727b      	strb	r3, [r7, #9]
  
  if(ES_WIFI_StopClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 80036b6:	f107 0308 	add.w	r3, r7, #8
 80036ba:	4619      	mov	r1, r3
 80036bc:	4806      	ldr	r0, [pc, #24]	@ (80036d8 <WIFI_CloseClientConnection+0x34>)
 80036be:	f7ff f9ed 	bl	8002a9c <ES_WIFI_StopClientConnection>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d101      	bne.n	80036cc <WIFI_CloseClientConnection+0x28>
  {
    ret = WIFI_STATUS_OK;
 80036c8:	2300      	movs	r3, #0
 80036ca:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 80036cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3720      	adds	r7, #32
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	20000c90 	.word	0x20000c90

080036dc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80036e2:	2300      	movs	r3, #0
 80036e4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036e6:	2003      	movs	r0, #3
 80036e8:	f000 f925 	bl	8003936 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80036ec:	200f      	movs	r0, #15
 80036ee:	f7fe fa21 	bl	8001b34 <HAL_InitTick>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d002      	beq.n	80036fe <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	71fb      	strb	r3, [r7, #7]
 80036fc:	e001      	b.n	8003702 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80036fe:	f7fd ff3d 	bl	800157c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003702:	79fb      	ldrb	r3, [r7, #7]
}
 8003704:	4618      	mov	r0, r3
 8003706:	3708      	adds	r7, #8
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003710:	4b06      	ldr	r3, [pc, #24]	@ (800372c <HAL_IncTick+0x20>)
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	461a      	mov	r2, r3
 8003716:	4b06      	ldr	r3, [pc, #24]	@ (8003730 <HAL_IncTick+0x24>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4413      	add	r3, r2
 800371c:	4a04      	ldr	r2, [pc, #16]	@ (8003730 <HAL_IncTick+0x24>)
 800371e:	6013      	str	r3, [r2, #0]
}
 8003720:	bf00      	nop
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	20000014 	.word	0x20000014
 8003730:	20001338 	.word	0x20001338

08003734 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
  return uwTick;
 8003738:	4b03      	ldr	r3, [pc, #12]	@ (8003748 <HAL_GetTick+0x14>)
 800373a:	681b      	ldr	r3, [r3, #0]
}
 800373c:	4618      	mov	r0, r3
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	20001338 	.word	0x20001338

0800374c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b084      	sub	sp, #16
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003754:	f7ff ffee 	bl	8003734 <HAL_GetTick>
 8003758:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003764:	d005      	beq.n	8003772 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003766:	4b0a      	ldr	r3, [pc, #40]	@ (8003790 <HAL_Delay+0x44>)
 8003768:	781b      	ldrb	r3, [r3, #0]
 800376a:	461a      	mov	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	4413      	add	r3, r2
 8003770:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003772:	bf00      	nop
 8003774:	f7ff ffde 	bl	8003734 <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	68fa      	ldr	r2, [r7, #12]
 8003780:	429a      	cmp	r2, r3
 8003782:	d8f7      	bhi.n	8003774 <HAL_Delay+0x28>
  {
  }
}
 8003784:	bf00      	nop
 8003786:	bf00      	nop
 8003788:	3710      	adds	r7, #16
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	20000014 	.word	0x20000014

08003794 <__NVIC_SetPriorityGrouping>:
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f003 0307 	and.w	r3, r3, #7
 80037a2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037a4:	4b0c      	ldr	r3, [pc, #48]	@ (80037d8 <__NVIC_SetPriorityGrouping+0x44>)
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037aa:	68ba      	ldr	r2, [r7, #8]
 80037ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037b0:	4013      	ands	r3, r2
 80037b2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80037c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037c6:	4a04      	ldr	r2, [pc, #16]	@ (80037d8 <__NVIC_SetPriorityGrouping+0x44>)
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	60d3      	str	r3, [r2, #12]
}
 80037cc:	bf00      	nop
 80037ce:	3714      	adds	r7, #20
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr
 80037d8:	e000ed00 	.word	0xe000ed00

080037dc <__NVIC_GetPriorityGrouping>:
{
 80037dc:	b480      	push	{r7}
 80037de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037e0:	4b04      	ldr	r3, [pc, #16]	@ (80037f4 <__NVIC_GetPriorityGrouping+0x18>)
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	0a1b      	lsrs	r3, r3, #8
 80037e6:	f003 0307 	and.w	r3, r3, #7
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr
 80037f4:	e000ed00 	.word	0xe000ed00

080037f8 <__NVIC_EnableIRQ>:
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	4603      	mov	r3, r0
 8003800:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003806:	2b00      	cmp	r3, #0
 8003808:	db0b      	blt.n	8003822 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800380a:	79fb      	ldrb	r3, [r7, #7]
 800380c:	f003 021f 	and.w	r2, r3, #31
 8003810:	4907      	ldr	r1, [pc, #28]	@ (8003830 <__NVIC_EnableIRQ+0x38>)
 8003812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003816:	095b      	lsrs	r3, r3, #5
 8003818:	2001      	movs	r0, #1
 800381a:	fa00 f202 	lsl.w	r2, r0, r2
 800381e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003822:	bf00      	nop
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop
 8003830:	e000e100 	.word	0xe000e100

08003834 <__NVIC_DisableIRQ>:
{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
 800383a:	4603      	mov	r3, r0
 800383c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800383e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003842:	2b00      	cmp	r3, #0
 8003844:	db12      	blt.n	800386c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003846:	79fb      	ldrb	r3, [r7, #7]
 8003848:	f003 021f 	and.w	r2, r3, #31
 800384c:	490a      	ldr	r1, [pc, #40]	@ (8003878 <__NVIC_DisableIRQ+0x44>)
 800384e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003852:	095b      	lsrs	r3, r3, #5
 8003854:	2001      	movs	r0, #1
 8003856:	fa00 f202 	lsl.w	r2, r0, r2
 800385a:	3320      	adds	r3, #32
 800385c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003860:	f3bf 8f4f 	dsb	sy
}
 8003864:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003866:	f3bf 8f6f 	isb	sy
}
 800386a:	bf00      	nop
}
 800386c:	bf00      	nop
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr
 8003878:	e000e100 	.word	0xe000e100

0800387c <__NVIC_SetPriority>:
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	4603      	mov	r3, r0
 8003884:	6039      	str	r1, [r7, #0]
 8003886:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800388c:	2b00      	cmp	r3, #0
 800388e:	db0a      	blt.n	80038a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	b2da      	uxtb	r2, r3
 8003894:	490c      	ldr	r1, [pc, #48]	@ (80038c8 <__NVIC_SetPriority+0x4c>)
 8003896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800389a:	0112      	lsls	r2, r2, #4
 800389c:	b2d2      	uxtb	r2, r2
 800389e:	440b      	add	r3, r1
 80038a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80038a4:	e00a      	b.n	80038bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	b2da      	uxtb	r2, r3
 80038aa:	4908      	ldr	r1, [pc, #32]	@ (80038cc <__NVIC_SetPriority+0x50>)
 80038ac:	79fb      	ldrb	r3, [r7, #7]
 80038ae:	f003 030f 	and.w	r3, r3, #15
 80038b2:	3b04      	subs	r3, #4
 80038b4:	0112      	lsls	r2, r2, #4
 80038b6:	b2d2      	uxtb	r2, r2
 80038b8:	440b      	add	r3, r1
 80038ba:	761a      	strb	r2, [r3, #24]
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr
 80038c8:	e000e100 	.word	0xe000e100
 80038cc:	e000ed00 	.word	0xe000ed00

080038d0 <NVIC_EncodePriority>:
{
 80038d0:	b480      	push	{r7}
 80038d2:	b089      	sub	sp, #36	@ 0x24
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	60f8      	str	r0, [r7, #12]
 80038d8:	60b9      	str	r1, [r7, #8]
 80038da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f003 0307 	and.w	r3, r3, #7
 80038e2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	f1c3 0307 	rsb	r3, r3, #7
 80038ea:	2b04      	cmp	r3, #4
 80038ec:	bf28      	it	cs
 80038ee:	2304      	movcs	r3, #4
 80038f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	3304      	adds	r3, #4
 80038f6:	2b06      	cmp	r3, #6
 80038f8:	d902      	bls.n	8003900 <NVIC_EncodePriority+0x30>
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	3b03      	subs	r3, #3
 80038fe:	e000      	b.n	8003902 <NVIC_EncodePriority+0x32>
 8003900:	2300      	movs	r3, #0
 8003902:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003904:	f04f 32ff 	mov.w	r2, #4294967295
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	fa02 f303 	lsl.w	r3, r2, r3
 800390e:	43da      	mvns	r2, r3
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	401a      	ands	r2, r3
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003918:	f04f 31ff 	mov.w	r1, #4294967295
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	fa01 f303 	lsl.w	r3, r1, r3
 8003922:	43d9      	mvns	r1, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003928:	4313      	orrs	r3, r2
}
 800392a:	4618      	mov	r0, r3
 800392c:	3724      	adds	r7, #36	@ 0x24
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr

08003936 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003936:	b580      	push	{r7, lr}
 8003938:	b082      	sub	sp, #8
 800393a:	af00      	add	r7, sp, #0
 800393c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f7ff ff28 	bl	8003794 <__NVIC_SetPriorityGrouping>
}
 8003944:	bf00      	nop
 8003946:	3708      	adds	r7, #8
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b086      	sub	sp, #24
 8003950:	af00      	add	r7, sp, #0
 8003952:	4603      	mov	r3, r0
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	607a      	str	r2, [r7, #4]
 8003958:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800395a:	2300      	movs	r3, #0
 800395c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800395e:	f7ff ff3d 	bl	80037dc <__NVIC_GetPriorityGrouping>
 8003962:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	68b9      	ldr	r1, [r7, #8]
 8003968:	6978      	ldr	r0, [r7, #20]
 800396a:	f7ff ffb1 	bl	80038d0 <NVIC_EncodePriority>
 800396e:	4602      	mov	r2, r0
 8003970:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003974:	4611      	mov	r1, r2
 8003976:	4618      	mov	r0, r3
 8003978:	f7ff ff80 	bl	800387c <__NVIC_SetPriority>
}
 800397c:	bf00      	nop
 800397e:	3718      	adds	r7, #24
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0
 800398a:	4603      	mov	r3, r0
 800398c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800398e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003992:	4618      	mov	r0, r3
 8003994:	f7ff ff30 	bl	80037f8 <__NVIC_EnableIRQ>
}
 8003998:	bf00      	nop
 800399a:	3708      	adds	r7, #8
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b082      	sub	sp, #8
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	4603      	mov	r3, r0
 80039a8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80039aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ae:	4618      	mov	r0, r3
 80039b0:	f7ff ff40 	bl	8003834 <__NVIC_DisableIRQ>
}
 80039b4:	bf00      	nop
 80039b6:	3708      	adds	r7, #8
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b082      	sub	sp, #8
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d101      	bne.n	80039ce <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e0ac      	b.n	8003b28 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4618      	mov	r0, r3
 80039d4:	f000 f8b2 	bl	8003b3c <DFSDM_GetChannelFromInstance>
 80039d8:	4603      	mov	r3, r0
 80039da:	4a55      	ldr	r2, [pc, #340]	@ (8003b30 <HAL_DFSDM_ChannelInit+0x174>)
 80039dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d001      	beq.n	80039e8 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e09f      	b.n	8003b28 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f7fd fdef 	bl	80015cc <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80039ee:	4b51      	ldr	r3, [pc, #324]	@ (8003b34 <HAL_DFSDM_ChannelInit+0x178>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	3301      	adds	r3, #1
 80039f4:	4a4f      	ldr	r2, [pc, #316]	@ (8003b34 <HAL_DFSDM_ChannelInit+0x178>)
 80039f6:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80039f8:	4b4e      	ldr	r3, [pc, #312]	@ (8003b34 <HAL_DFSDM_ChannelInit+0x178>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d125      	bne.n	8003a4c <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8003a00:	4b4d      	ldr	r3, [pc, #308]	@ (8003b38 <HAL_DFSDM_ChannelInit+0x17c>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a4c      	ldr	r2, [pc, #304]	@ (8003b38 <HAL_DFSDM_ChannelInit+0x17c>)
 8003a06:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003a0a:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8003a0c:	4b4a      	ldr	r3, [pc, #296]	@ (8003b38 <HAL_DFSDM_ChannelInit+0x17c>)
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	4948      	ldr	r1, [pc, #288]	@ (8003b38 <HAL_DFSDM_ChannelInit+0x17c>)
 8003a16:	4313      	orrs	r3, r2
 8003a18:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8003a1a:	4b47      	ldr	r3, [pc, #284]	@ (8003b38 <HAL_DFSDM_ChannelInit+0x17c>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a46      	ldr	r2, [pc, #280]	@ (8003b38 <HAL_DFSDM_ChannelInit+0x17c>)
 8003a20:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8003a24:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	791b      	ldrb	r3, [r3, #4]
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d108      	bne.n	8003a40 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8003a2e:	4b42      	ldr	r3, [pc, #264]	@ (8003b38 <HAL_DFSDM_ChannelInit+0x17c>)
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	3b01      	subs	r3, #1
 8003a38:	041b      	lsls	r3, r3, #16
 8003a3a:	493f      	ldr	r1, [pc, #252]	@ (8003b38 <HAL_DFSDM_ChannelInit+0x17c>)
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8003a40:	4b3d      	ldr	r3, [pc, #244]	@ (8003b38 <HAL_DFSDM_ChannelInit+0x17c>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a3c      	ldr	r2, [pc, #240]	@ (8003b38 <HAL_DFSDM_ChannelInit+0x17c>)
 8003a46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003a4a:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8003a5a:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	6819      	ldr	r1, [r3, #0]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003a6a:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003a70:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	430a      	orrs	r2, r1
 8003a78:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f022 020f 	bic.w	r2, r2, #15
 8003a88:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	6819      	ldr	r1, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003a98:	431a      	orrs	r2, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	430a      	orrs	r2, r1
 8003aa0:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	689a      	ldr	r2, [r3, #8]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8003ab0:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	6899      	ldr	r1, [r3, #8]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003ac4:	431a      	orrs	r2, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	430a      	orrs	r2, r1
 8003acc:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	685a      	ldr	r2, [r3, #4]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f002 0207 	and.w	r2, r2, #7
 8003adc:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	6859      	ldr	r1, [r3, #4]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae8:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aee:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003af0:	431a      	orrs	r2, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003b08:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4618      	mov	r0, r3
 8003b18:	f000 f810 	bl	8003b3c <DFSDM_GetChannelFromInstance>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	4904      	ldr	r1, [pc, #16]	@ (8003b30 <HAL_DFSDM_ChannelInit+0x174>)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8003b26:	2300      	movs	r3, #0
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3708      	adds	r7, #8
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}
 8003b30:	20001340 	.word	0x20001340
 8003b34:	2000133c 	.word	0x2000133c
 8003b38:	40016000 	.word	0x40016000

08003b3c <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	4a1c      	ldr	r2, [pc, #112]	@ (8003bb8 <DFSDM_GetChannelFromInstance+0x7c>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d102      	bne.n	8003b52 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	60fb      	str	r3, [r7, #12]
 8003b50:	e02b      	b.n	8003baa <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a19      	ldr	r2, [pc, #100]	@ (8003bbc <DFSDM_GetChannelFromInstance+0x80>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d102      	bne.n	8003b60 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	60fb      	str	r3, [r7, #12]
 8003b5e:	e024      	b.n	8003baa <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	4a17      	ldr	r2, [pc, #92]	@ (8003bc0 <DFSDM_GetChannelFromInstance+0x84>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d102      	bne.n	8003b6e <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8003b68:	2302      	movs	r3, #2
 8003b6a:	60fb      	str	r3, [r7, #12]
 8003b6c:	e01d      	b.n	8003baa <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a14      	ldr	r2, [pc, #80]	@ (8003bc4 <DFSDM_GetChannelFromInstance+0x88>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d102      	bne.n	8003b7c <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8003b76:	2304      	movs	r3, #4
 8003b78:	60fb      	str	r3, [r7, #12]
 8003b7a:	e016      	b.n	8003baa <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	4a12      	ldr	r2, [pc, #72]	@ (8003bc8 <DFSDM_GetChannelFromInstance+0x8c>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d102      	bne.n	8003b8a <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8003b84:	2305      	movs	r3, #5
 8003b86:	60fb      	str	r3, [r7, #12]
 8003b88:	e00f      	b.n	8003baa <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a0f      	ldr	r2, [pc, #60]	@ (8003bcc <DFSDM_GetChannelFromInstance+0x90>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d102      	bne.n	8003b98 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8003b92:	2306      	movs	r3, #6
 8003b94:	60fb      	str	r3, [r7, #12]
 8003b96:	e008      	b.n	8003baa <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	4a0d      	ldr	r2, [pc, #52]	@ (8003bd0 <DFSDM_GetChannelFromInstance+0x94>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d102      	bne.n	8003ba6 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003ba0:	2307      	movs	r3, #7
 8003ba2:	60fb      	str	r3, [r7, #12]
 8003ba4:	e001      	b.n	8003baa <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8003baa:	68fb      	ldr	r3, [r7, #12]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3714      	adds	r7, #20
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr
 8003bb8:	40016000 	.word	0x40016000
 8003bbc:	40016020 	.word	0x40016020
 8003bc0:	40016040 	.word	0x40016040
 8003bc4:	40016080 	.word	0x40016080
 8003bc8:	400160a0 	.word	0x400160a0
 8003bcc:	400160c0 	.word	0x400160c0
 8003bd0:	400160e0 	.word	0x400160e0

08003bd4 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	2b02      	cmp	r3, #2
 8003bea:	d005      	beq.n	8003bf8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2204      	movs	r2, #4
 8003bf0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	73fb      	strb	r3, [r7, #15]
 8003bf6:	e029      	b.n	8003c4c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f022 0201 	bic.w	r2, r2, #1
 8003c06:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f022 020e 	bic.w	r2, r2, #14
 8003c16:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c1c:	f003 021c 	and.w	r2, r3, #28
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c24:	2101      	movs	r1, #1
 8003c26:	fa01 f202 	lsl.w	r2, r1, r2
 8003c2a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d003      	beq.n	8003c4c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	4798      	blx	r3
    }
  }
  return status;
 8003c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3710      	adds	r7, #16
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
	...

08003c58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b087      	sub	sp, #28
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c62:	2300      	movs	r3, #0
 8003c64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c66:	e17f      	b.n	8003f68 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	2101      	movs	r1, #1
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	fa01 f303 	lsl.w	r3, r1, r3
 8003c74:	4013      	ands	r3, r2
 8003c76:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	f000 8171 	beq.w	8003f62 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f003 0303 	and.w	r3, r3, #3
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d005      	beq.n	8003c98 <HAL_GPIO_Init+0x40>
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f003 0303 	and.w	r3, r3, #3
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d130      	bne.n	8003cfa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	005b      	lsls	r3, r3, #1
 8003ca2:	2203      	movs	r2, #3
 8003ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca8:	43db      	mvns	r3, r3
 8003caa:	693a      	ldr	r2, [r7, #16]
 8003cac:	4013      	ands	r3, r2
 8003cae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	68da      	ldr	r2, [r3, #12]
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	005b      	lsls	r3, r3, #1
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	693a      	ldr	r2, [r7, #16]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	693a      	ldr	r2, [r7, #16]
 8003cc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003cce:	2201      	movs	r2, #1
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd6:	43db      	mvns	r3, r3
 8003cd8:	693a      	ldr	r2, [r7, #16]
 8003cda:	4013      	ands	r3, r2
 8003cdc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	091b      	lsrs	r3, r3, #4
 8003ce4:	f003 0201 	and.w	r2, r3, #1
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	fa02 f303 	lsl.w	r3, r2, r3
 8003cee:	693a      	ldr	r2, [r7, #16]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	693a      	ldr	r2, [r7, #16]
 8003cf8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f003 0303 	and.w	r3, r3, #3
 8003d02:	2b03      	cmp	r3, #3
 8003d04:	d118      	bne.n	8003d38 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	fa02 f303 	lsl.w	r3, r2, r3
 8003d14:	43db      	mvns	r3, r3
 8003d16:	693a      	ldr	r2, [r7, #16]
 8003d18:	4013      	ands	r3, r2
 8003d1a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	08db      	lsrs	r3, r3, #3
 8003d22:	f003 0201 	and.w	r2, r3, #1
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2c:	693a      	ldr	r2, [r7, #16]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	693a      	ldr	r2, [r7, #16]
 8003d36:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f003 0303 	and.w	r3, r3, #3
 8003d40:	2b03      	cmp	r3, #3
 8003d42:	d017      	beq.n	8003d74 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	005b      	lsls	r3, r3, #1
 8003d4e:	2203      	movs	r2, #3
 8003d50:	fa02 f303 	lsl.w	r3, r2, r3
 8003d54:	43db      	mvns	r3, r3
 8003d56:	693a      	ldr	r2, [r7, #16]
 8003d58:	4013      	ands	r3, r2
 8003d5a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	689a      	ldr	r2, [r3, #8]
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	005b      	lsls	r3, r3, #1
 8003d64:	fa02 f303 	lsl.w	r3, r2, r3
 8003d68:	693a      	ldr	r2, [r7, #16]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	693a      	ldr	r2, [r7, #16]
 8003d72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f003 0303 	and.w	r3, r3, #3
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d123      	bne.n	8003dc8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	08da      	lsrs	r2, r3, #3
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	3208      	adds	r2, #8
 8003d88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	f003 0307 	and.w	r3, r3, #7
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	220f      	movs	r2, #15
 8003d98:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9c:	43db      	mvns	r3, r3
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	4013      	ands	r3, r2
 8003da2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	691a      	ldr	r2, [r3, #16]
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	f003 0307 	and.w	r3, r3, #7
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	fa02 f303 	lsl.w	r3, r2, r3
 8003db4:	693a      	ldr	r2, [r7, #16]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	08da      	lsrs	r2, r3, #3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	3208      	adds	r2, #8
 8003dc2:	6939      	ldr	r1, [r7, #16]
 8003dc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	005b      	lsls	r3, r3, #1
 8003dd2:	2203      	movs	r2, #3
 8003dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd8:	43db      	mvns	r3, r3
 8003dda:	693a      	ldr	r2, [r7, #16]
 8003ddc:	4013      	ands	r3, r2
 8003dde:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f003 0203 	and.w	r2, r3, #3
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	005b      	lsls	r3, r3, #1
 8003dec:	fa02 f303 	lsl.w	r3, r2, r3
 8003df0:	693a      	ldr	r2, [r7, #16]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	693a      	ldr	r2, [r7, #16]
 8003dfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	f000 80ac 	beq.w	8003f62 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e0a:	4b5f      	ldr	r3, [pc, #380]	@ (8003f88 <HAL_GPIO_Init+0x330>)
 8003e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e0e:	4a5e      	ldr	r2, [pc, #376]	@ (8003f88 <HAL_GPIO_Init+0x330>)
 8003e10:	f043 0301 	orr.w	r3, r3, #1
 8003e14:	6613      	str	r3, [r2, #96]	@ 0x60
 8003e16:	4b5c      	ldr	r3, [pc, #368]	@ (8003f88 <HAL_GPIO_Init+0x330>)
 8003e18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	60bb      	str	r3, [r7, #8]
 8003e20:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003e22:	4a5a      	ldr	r2, [pc, #360]	@ (8003f8c <HAL_GPIO_Init+0x334>)
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	089b      	lsrs	r3, r3, #2
 8003e28:	3302      	adds	r3, #2
 8003e2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	f003 0303 	and.w	r3, r3, #3
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	220f      	movs	r2, #15
 8003e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3e:	43db      	mvns	r3, r3
 8003e40:	693a      	ldr	r2, [r7, #16]
 8003e42:	4013      	ands	r3, r2
 8003e44:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003e4c:	d025      	beq.n	8003e9a <HAL_GPIO_Init+0x242>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a4f      	ldr	r2, [pc, #316]	@ (8003f90 <HAL_GPIO_Init+0x338>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d01f      	beq.n	8003e96 <HAL_GPIO_Init+0x23e>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4a4e      	ldr	r2, [pc, #312]	@ (8003f94 <HAL_GPIO_Init+0x33c>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d019      	beq.n	8003e92 <HAL_GPIO_Init+0x23a>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4a4d      	ldr	r2, [pc, #308]	@ (8003f98 <HAL_GPIO_Init+0x340>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d013      	beq.n	8003e8e <HAL_GPIO_Init+0x236>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4a4c      	ldr	r2, [pc, #304]	@ (8003f9c <HAL_GPIO_Init+0x344>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d00d      	beq.n	8003e8a <HAL_GPIO_Init+0x232>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	4a4b      	ldr	r2, [pc, #300]	@ (8003fa0 <HAL_GPIO_Init+0x348>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d007      	beq.n	8003e86 <HAL_GPIO_Init+0x22e>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a4a      	ldr	r2, [pc, #296]	@ (8003fa4 <HAL_GPIO_Init+0x34c>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d101      	bne.n	8003e82 <HAL_GPIO_Init+0x22a>
 8003e7e:	2306      	movs	r3, #6
 8003e80:	e00c      	b.n	8003e9c <HAL_GPIO_Init+0x244>
 8003e82:	2307      	movs	r3, #7
 8003e84:	e00a      	b.n	8003e9c <HAL_GPIO_Init+0x244>
 8003e86:	2305      	movs	r3, #5
 8003e88:	e008      	b.n	8003e9c <HAL_GPIO_Init+0x244>
 8003e8a:	2304      	movs	r3, #4
 8003e8c:	e006      	b.n	8003e9c <HAL_GPIO_Init+0x244>
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e004      	b.n	8003e9c <HAL_GPIO_Init+0x244>
 8003e92:	2302      	movs	r3, #2
 8003e94:	e002      	b.n	8003e9c <HAL_GPIO_Init+0x244>
 8003e96:	2301      	movs	r3, #1
 8003e98:	e000      	b.n	8003e9c <HAL_GPIO_Init+0x244>
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	697a      	ldr	r2, [r7, #20]
 8003e9e:	f002 0203 	and.w	r2, r2, #3
 8003ea2:	0092      	lsls	r2, r2, #2
 8003ea4:	4093      	lsls	r3, r2
 8003ea6:	693a      	ldr	r2, [r7, #16]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003eac:	4937      	ldr	r1, [pc, #220]	@ (8003f8c <HAL_GPIO_Init+0x334>)
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	089b      	lsrs	r3, r3, #2
 8003eb2:	3302      	adds	r3, #2
 8003eb4:	693a      	ldr	r2, [r7, #16]
 8003eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003eba:	4b3b      	ldr	r3, [pc, #236]	@ (8003fa8 <HAL_GPIO_Init+0x350>)
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	43db      	mvns	r3, r3
 8003ec4:	693a      	ldr	r2, [r7, #16]
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d003      	beq.n	8003ede <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003ed6:	693a      	ldr	r2, [r7, #16]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003ede:	4a32      	ldr	r2, [pc, #200]	@ (8003fa8 <HAL_GPIO_Init+0x350>)
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003ee4:	4b30      	ldr	r3, [pc, #192]	@ (8003fa8 <HAL_GPIO_Init+0x350>)
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	43db      	mvns	r3, r3
 8003eee:	693a      	ldr	r2, [r7, #16]
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d003      	beq.n	8003f08 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003f00:	693a      	ldr	r2, [r7, #16]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003f08:	4a27      	ldr	r2, [pc, #156]	@ (8003fa8 <HAL_GPIO_Init+0x350>)
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003f0e:	4b26      	ldr	r3, [pc, #152]	@ (8003fa8 <HAL_GPIO_Init+0x350>)
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	43db      	mvns	r3, r3
 8003f18:	693a      	ldr	r2, [r7, #16]
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d003      	beq.n	8003f32 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003f2a:	693a      	ldr	r2, [r7, #16]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003f32:	4a1d      	ldr	r2, [pc, #116]	@ (8003fa8 <HAL_GPIO_Init+0x350>)
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003f38:	4b1b      	ldr	r3, [pc, #108]	@ (8003fa8 <HAL_GPIO_Init+0x350>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	43db      	mvns	r3, r3
 8003f42:	693a      	ldr	r2, [r7, #16]
 8003f44:	4013      	ands	r3, r2
 8003f46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d003      	beq.n	8003f5c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003f54:	693a      	ldr	r2, [r7, #16]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003f5c:	4a12      	ldr	r2, [pc, #72]	@ (8003fa8 <HAL_GPIO_Init+0x350>)
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	3301      	adds	r3, #1
 8003f66:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	fa22 f303 	lsr.w	r3, r2, r3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	f47f ae78 	bne.w	8003c68 <HAL_GPIO_Init+0x10>
  }
}
 8003f78:	bf00      	nop
 8003f7a:	bf00      	nop
 8003f7c:	371c      	adds	r7, #28
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
 8003f86:	bf00      	nop
 8003f88:	40021000 	.word	0x40021000
 8003f8c:	40010000 	.word	0x40010000
 8003f90:	48000400 	.word	0x48000400
 8003f94:	48000800 	.word	0x48000800
 8003f98:	48000c00 	.word	0x48000c00
 8003f9c:	48001000 	.word	0x48001000
 8003fa0:	48001400 	.word	0x48001400
 8003fa4:	48001800 	.word	0x48001800
 8003fa8:	40010400 	.word	0x40010400

08003fac <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b087      	sub	sp, #28
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003fba:	e0cd      	b.n	8004158 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc4:	683a      	ldr	r2, [r7, #0]
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	f000 80c0 	beq.w	8004152 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003fd2:	4a68      	ldr	r2, [pc, #416]	@ (8004174 <HAL_GPIO_DeInit+0x1c8>)
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	089b      	lsrs	r3, r3, #2
 8003fd8:	3302      	adds	r3, #2
 8003fda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fde:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	f003 0303 	and.w	r3, r3, #3
 8003fe6:	009b      	lsls	r3, r3, #2
 8003fe8:	220f      	movs	r2, #15
 8003fea:	fa02 f303 	lsl.w	r3, r2, r3
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003ffa:	d025      	beq.n	8004048 <HAL_GPIO_DeInit+0x9c>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	4a5e      	ldr	r2, [pc, #376]	@ (8004178 <HAL_GPIO_DeInit+0x1cc>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d01f      	beq.n	8004044 <HAL_GPIO_DeInit+0x98>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	4a5d      	ldr	r2, [pc, #372]	@ (800417c <HAL_GPIO_DeInit+0x1d0>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d019      	beq.n	8004040 <HAL_GPIO_DeInit+0x94>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	4a5c      	ldr	r2, [pc, #368]	@ (8004180 <HAL_GPIO_DeInit+0x1d4>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d013      	beq.n	800403c <HAL_GPIO_DeInit+0x90>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a5b      	ldr	r2, [pc, #364]	@ (8004184 <HAL_GPIO_DeInit+0x1d8>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d00d      	beq.n	8004038 <HAL_GPIO_DeInit+0x8c>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	4a5a      	ldr	r2, [pc, #360]	@ (8004188 <HAL_GPIO_DeInit+0x1dc>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d007      	beq.n	8004034 <HAL_GPIO_DeInit+0x88>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a59      	ldr	r2, [pc, #356]	@ (800418c <HAL_GPIO_DeInit+0x1e0>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d101      	bne.n	8004030 <HAL_GPIO_DeInit+0x84>
 800402c:	2306      	movs	r3, #6
 800402e:	e00c      	b.n	800404a <HAL_GPIO_DeInit+0x9e>
 8004030:	2307      	movs	r3, #7
 8004032:	e00a      	b.n	800404a <HAL_GPIO_DeInit+0x9e>
 8004034:	2305      	movs	r3, #5
 8004036:	e008      	b.n	800404a <HAL_GPIO_DeInit+0x9e>
 8004038:	2304      	movs	r3, #4
 800403a:	e006      	b.n	800404a <HAL_GPIO_DeInit+0x9e>
 800403c:	2303      	movs	r3, #3
 800403e:	e004      	b.n	800404a <HAL_GPIO_DeInit+0x9e>
 8004040:	2302      	movs	r3, #2
 8004042:	e002      	b.n	800404a <HAL_GPIO_DeInit+0x9e>
 8004044:	2301      	movs	r3, #1
 8004046:	e000      	b.n	800404a <HAL_GPIO_DeInit+0x9e>
 8004048:	2300      	movs	r3, #0
 800404a:	697a      	ldr	r2, [r7, #20]
 800404c:	f002 0203 	and.w	r2, r2, #3
 8004050:	0092      	lsls	r2, r2, #2
 8004052:	4093      	lsls	r3, r2
 8004054:	68fa      	ldr	r2, [r7, #12]
 8004056:	429a      	cmp	r2, r3
 8004058:	d132      	bne.n	80040c0 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800405a:	4b4d      	ldr	r3, [pc, #308]	@ (8004190 <HAL_GPIO_DeInit+0x1e4>)
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	43db      	mvns	r3, r3
 8004062:	494b      	ldr	r1, [pc, #300]	@ (8004190 <HAL_GPIO_DeInit+0x1e4>)
 8004064:	4013      	ands	r3, r2
 8004066:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8004068:	4b49      	ldr	r3, [pc, #292]	@ (8004190 <HAL_GPIO_DeInit+0x1e4>)
 800406a:	685a      	ldr	r2, [r3, #4]
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	43db      	mvns	r3, r3
 8004070:	4947      	ldr	r1, [pc, #284]	@ (8004190 <HAL_GPIO_DeInit+0x1e4>)
 8004072:	4013      	ands	r3, r2
 8004074:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8004076:	4b46      	ldr	r3, [pc, #280]	@ (8004190 <HAL_GPIO_DeInit+0x1e4>)
 8004078:	68da      	ldr	r2, [r3, #12]
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	43db      	mvns	r3, r3
 800407e:	4944      	ldr	r1, [pc, #272]	@ (8004190 <HAL_GPIO_DeInit+0x1e4>)
 8004080:	4013      	ands	r3, r2
 8004082:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8004084:	4b42      	ldr	r3, [pc, #264]	@ (8004190 <HAL_GPIO_DeInit+0x1e4>)
 8004086:	689a      	ldr	r2, [r3, #8]
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	43db      	mvns	r3, r3
 800408c:	4940      	ldr	r1, [pc, #256]	@ (8004190 <HAL_GPIO_DeInit+0x1e4>)
 800408e:	4013      	ands	r3, r2
 8004090:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	f003 0303 	and.w	r3, r3, #3
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	220f      	movs	r2, #15
 800409c:	fa02 f303 	lsl.w	r3, r2, r3
 80040a0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80040a2:	4a34      	ldr	r2, [pc, #208]	@ (8004174 <HAL_GPIO_DeInit+0x1c8>)
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	089b      	lsrs	r3, r3, #2
 80040a8:	3302      	adds	r3, #2
 80040aa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	43da      	mvns	r2, r3
 80040b2:	4830      	ldr	r0, [pc, #192]	@ (8004174 <HAL_GPIO_DeInit+0x1c8>)
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	089b      	lsrs	r3, r3, #2
 80040b8:	400a      	ands	r2, r1
 80040ba:	3302      	adds	r3, #2
 80040bc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	005b      	lsls	r3, r3, #1
 80040c8:	2103      	movs	r1, #3
 80040ca:	fa01 f303 	lsl.w	r3, r1, r3
 80040ce:	431a      	orrs	r2, r3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFul << ((position & 0x07u) * 4u)) ;
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	08da      	lsrs	r2, r3, #3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	3208      	adds	r2, #8
 80040dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	f003 0307 	and.w	r3, r3, #7
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	220f      	movs	r2, #15
 80040ea:	fa02 f303 	lsl.w	r3, r2, r3
 80040ee:	43db      	mvns	r3, r3
 80040f0:	697a      	ldr	r2, [r7, #20]
 80040f2:	08d2      	lsrs	r2, r2, #3
 80040f4:	4019      	ands	r1, r3
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	3208      	adds	r2, #8
 80040fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	689a      	ldr	r2, [r3, #8]
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	005b      	lsls	r3, r3, #1
 8004106:	2103      	movs	r1, #3
 8004108:	fa01 f303 	lsl.w	r3, r1, r3
 800410c:	43db      	mvns	r3, r3
 800410e:	401a      	ands	r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	685a      	ldr	r2, [r3, #4]
 8004118:	2101      	movs	r1, #1
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	fa01 f303 	lsl.w	r3, r1, r3
 8004120:	43db      	mvns	r3, r3
 8004122:	401a      	ands	r2, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	68da      	ldr	r2, [r3, #12]
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	005b      	lsls	r3, r3, #1
 8004130:	2103      	movs	r1, #3
 8004132:	fa01 f303 	lsl.w	r3, r1, r3
 8004136:	43db      	mvns	r3, r3
 8004138:	401a      	ands	r2, r3
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004142:	2101      	movs	r1, #1
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	fa01 f303 	lsl.w	r3, r1, r3
 800414a:	43db      	mvns	r3, r3
 800414c:	401a      	ands	r2, r3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	3301      	adds	r3, #1
 8004156:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004158:	683a      	ldr	r2, [r7, #0]
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	fa22 f303 	lsr.w	r3, r2, r3
 8004160:	2b00      	cmp	r3, #0
 8004162:	f47f af2b 	bne.w	8003fbc <HAL_GPIO_DeInit+0x10>
  }
}
 8004166:	bf00      	nop
 8004168:	bf00      	nop
 800416a:	371c      	adds	r7, #28
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr
 8004174:	40010000 	.word	0x40010000
 8004178:	48000400 	.word	0x48000400
 800417c:	48000800 	.word	0x48000800
 8004180:	48000c00 	.word	0x48000c00
 8004184:	48001000 	.word	0x48001000
 8004188:	48001400 	.word	0x48001400
 800418c:	48001800 	.word	0x48001800
 8004190:	40010400 	.word	0x40010400

08004194 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004194:	b480      	push	{r7}
 8004196:	b085      	sub	sp, #20
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	460b      	mov	r3, r1
 800419e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	691a      	ldr	r2, [r3, #16]
 80041a4:	887b      	ldrh	r3, [r7, #2]
 80041a6:	4013      	ands	r3, r2
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d002      	beq.n	80041b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80041ac:	2301      	movs	r3, #1
 80041ae:	73fb      	strb	r3, [r7, #15]
 80041b0:	e001      	b.n	80041b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80041b2:	2300      	movs	r3, #0
 80041b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80041b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3714      	adds	r7, #20
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	460b      	mov	r3, r1
 80041ce:	807b      	strh	r3, [r7, #2]
 80041d0:	4613      	mov	r3, r2
 80041d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80041d4:	787b      	ldrb	r3, [r7, #1]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d003      	beq.n	80041e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80041da:	887a      	ldrh	r2, [r7, #2]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80041e0:	e002      	b.n	80041e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80041e2:	887a      	ldrh	r2, [r7, #2]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80041e8:	bf00      	nop
 80041ea:	370c      	adds	r7, #12
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr

080041f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b082      	sub	sp, #8
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	4603      	mov	r3, r0
 80041fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80041fe:	4b08      	ldr	r3, [pc, #32]	@ (8004220 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004200:	695a      	ldr	r2, [r3, #20]
 8004202:	88fb      	ldrh	r3, [r7, #6]
 8004204:	4013      	ands	r3, r2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d006      	beq.n	8004218 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800420a:	4a05      	ldr	r2, [pc, #20]	@ (8004220 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800420c:	88fb      	ldrh	r3, [r7, #6]
 800420e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004210:	88fb      	ldrh	r3, [r7, #6]
 8004212:	4618      	mov	r0, r3
 8004214:	f7fc fec4 	bl	8000fa0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004218:	bf00      	nop
 800421a:	3708      	adds	r7, #8
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}
 8004220:	40010400 	.word	0x40010400

08004224 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b082      	sub	sp, #8
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d101      	bne.n	8004236 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e08d      	b.n	8004352 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800423c:	b2db      	uxtb	r3, r3
 800423e:	2b00      	cmp	r3, #0
 8004240:	d106      	bne.n	8004250 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f7fd fa22 	bl	8001694 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2224      	movs	r2, #36	@ 0x24
 8004254:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f022 0201 	bic.w	r2, r2, #1
 8004266:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685a      	ldr	r2, [r3, #4]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004274:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	689a      	ldr	r2, [r3, #8]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004284:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	2b01      	cmp	r3, #1
 800428c:	d107      	bne.n	800429e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	689a      	ldr	r2, [r3, #8]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800429a:	609a      	str	r2, [r3, #8]
 800429c:	e006      	b.n	80042ac <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	689a      	ldr	r2, [r3, #8]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80042aa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	d108      	bne.n	80042c6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	685a      	ldr	r2, [r3, #4]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80042c2:	605a      	str	r2, [r3, #4]
 80042c4:	e007      	b.n	80042d6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	685a      	ldr	r2, [r3, #4]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042d4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	6812      	ldr	r2, [r2, #0]
 80042e0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80042e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042e8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68da      	ldr	r2, [r3, #12]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80042f8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	691a      	ldr	r2, [r3, #16]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	699b      	ldr	r3, [r3, #24]
 800430a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	430a      	orrs	r2, r1
 8004312:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	69d9      	ldr	r1, [r3, #28]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a1a      	ldr	r2, [r3, #32]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	430a      	orrs	r2, r1
 8004322:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f042 0201 	orr.w	r2, r2, #1
 8004332:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2200      	movs	r2, #0
 8004338:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2220      	movs	r2, #32
 800433e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004350:	2300      	movs	r3, #0
}
 8004352:	4618      	mov	r0, r3
 8004354:	3708      	adds	r7, #8
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}

0800435a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800435a:	b480      	push	{r7}
 800435c:	b083      	sub	sp, #12
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
 8004362:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800436a:	b2db      	uxtb	r3, r3
 800436c:	2b20      	cmp	r3, #32
 800436e:	d138      	bne.n	80043e2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004376:	2b01      	cmp	r3, #1
 8004378:	d101      	bne.n	800437e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800437a:	2302      	movs	r3, #2
 800437c:	e032      	b.n	80043e4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2224      	movs	r2, #36	@ 0x24
 800438a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f022 0201 	bic.w	r2, r2, #1
 800439c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80043ac:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	6819      	ldr	r1, [r3, #0]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	683a      	ldr	r2, [r7, #0]
 80043ba:	430a      	orrs	r2, r1
 80043bc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f042 0201 	orr.w	r2, r2, #1
 80043cc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2220      	movs	r2, #32
 80043d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80043de:	2300      	movs	r3, #0
 80043e0:	e000      	b.n	80043e4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80043e2:	2302      	movs	r3, #2
  }
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	370c      	adds	r7, #12
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b085      	sub	sp, #20
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004400:	b2db      	uxtb	r3, r3
 8004402:	2b20      	cmp	r3, #32
 8004404:	d139      	bne.n	800447a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800440c:	2b01      	cmp	r3, #1
 800440e:	d101      	bne.n	8004414 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004410:	2302      	movs	r3, #2
 8004412:	e033      	b.n	800447c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2224      	movs	r2, #36	@ 0x24
 8004420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f022 0201 	bic.w	r2, r2, #1
 8004432:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004442:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	021b      	lsls	r3, r3, #8
 8004448:	68fa      	ldr	r2, [r7, #12]
 800444a:	4313      	orrs	r3, r2
 800444c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	68fa      	ldr	r2, [r7, #12]
 8004454:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f042 0201 	orr.w	r2, r2, #1
 8004464:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2220      	movs	r2, #32
 800446a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004476:	2300      	movs	r3, #0
 8004478:	e000      	b.n	800447c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800447a:	2302      	movs	r3, #2
  }
}
 800447c:	4618      	mov	r0, r3
 800447e:	3714      	adds	r7, #20
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr

08004488 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b086      	sub	sp, #24
 800448c:	af02      	add	r7, sp, #8
 800448e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d101      	bne.n	800449a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e101      	b.n	800469e <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d106      	bne.n	80044b4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	f7fd faa4 	bl	80019fc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2203      	movs	r2, #3
 80044b8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4618      	mov	r0, r3
 80044c8:	f004 f890 	bl	80085ec <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6818      	ldr	r0, [r3, #0]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	7c1a      	ldrb	r2, [r3, #16]
 80044d4:	f88d 2000 	strb.w	r2, [sp]
 80044d8:	3304      	adds	r3, #4
 80044da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80044dc:	f004 f859 	bl	8008592 <USB_CoreInit>
 80044e0:	4603      	mov	r3, r0
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d005      	beq.n	80044f2 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2202      	movs	r2, #2
 80044ea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e0d5      	b.n	800469e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2100      	movs	r1, #0
 80044f8:	4618      	mov	r0, r3
 80044fa:	f004 f888 	bl	800860e <USB_SetCurrentMode>
 80044fe:	4603      	mov	r3, r0
 8004500:	2b00      	cmp	r3, #0
 8004502:	d005      	beq.n	8004510 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2202      	movs	r2, #2
 8004508:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e0c6      	b.n	800469e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004510:	2300      	movs	r3, #0
 8004512:	73fb      	strb	r3, [r7, #15]
 8004514:	e04a      	b.n	80045ac <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004516:	7bfa      	ldrb	r2, [r7, #15]
 8004518:	6879      	ldr	r1, [r7, #4]
 800451a:	4613      	mov	r3, r2
 800451c:	00db      	lsls	r3, r3, #3
 800451e:	4413      	add	r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	440b      	add	r3, r1
 8004524:	3315      	adds	r3, #21
 8004526:	2201      	movs	r2, #1
 8004528:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800452a:	7bfa      	ldrb	r2, [r7, #15]
 800452c:	6879      	ldr	r1, [r7, #4]
 800452e:	4613      	mov	r3, r2
 8004530:	00db      	lsls	r3, r3, #3
 8004532:	4413      	add	r3, r2
 8004534:	009b      	lsls	r3, r3, #2
 8004536:	440b      	add	r3, r1
 8004538:	3314      	adds	r3, #20
 800453a:	7bfa      	ldrb	r2, [r7, #15]
 800453c:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 800453e:	7bfa      	ldrb	r2, [r7, #15]
 8004540:	7bfb      	ldrb	r3, [r7, #15]
 8004542:	b298      	uxth	r0, r3
 8004544:	6879      	ldr	r1, [r7, #4]
 8004546:	4613      	mov	r3, r2
 8004548:	00db      	lsls	r3, r3, #3
 800454a:	4413      	add	r3, r2
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	440b      	add	r3, r1
 8004550:	332e      	adds	r3, #46	@ 0x2e
 8004552:	4602      	mov	r2, r0
 8004554:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004556:	7bfa      	ldrb	r2, [r7, #15]
 8004558:	6879      	ldr	r1, [r7, #4]
 800455a:	4613      	mov	r3, r2
 800455c:	00db      	lsls	r3, r3, #3
 800455e:	4413      	add	r3, r2
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	440b      	add	r3, r1
 8004564:	3318      	adds	r3, #24
 8004566:	2200      	movs	r2, #0
 8004568:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800456a:	7bfa      	ldrb	r2, [r7, #15]
 800456c:	6879      	ldr	r1, [r7, #4]
 800456e:	4613      	mov	r3, r2
 8004570:	00db      	lsls	r3, r3, #3
 8004572:	4413      	add	r3, r2
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	440b      	add	r3, r1
 8004578:	331c      	adds	r3, #28
 800457a:	2200      	movs	r2, #0
 800457c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800457e:	7bfa      	ldrb	r2, [r7, #15]
 8004580:	6879      	ldr	r1, [r7, #4]
 8004582:	4613      	mov	r3, r2
 8004584:	00db      	lsls	r3, r3, #3
 8004586:	4413      	add	r3, r2
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	440b      	add	r3, r1
 800458c:	3320      	adds	r3, #32
 800458e:	2200      	movs	r2, #0
 8004590:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004592:	7bfa      	ldrb	r2, [r7, #15]
 8004594:	6879      	ldr	r1, [r7, #4]
 8004596:	4613      	mov	r3, r2
 8004598:	00db      	lsls	r3, r3, #3
 800459a:	4413      	add	r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	440b      	add	r3, r1
 80045a0:	3324      	adds	r3, #36	@ 0x24
 80045a2:	2200      	movs	r2, #0
 80045a4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045a6:	7bfb      	ldrb	r3, [r7, #15]
 80045a8:	3301      	adds	r3, #1
 80045aa:	73fb      	strb	r3, [r7, #15]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	791b      	ldrb	r3, [r3, #4]
 80045b0:	7bfa      	ldrb	r2, [r7, #15]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d3af      	bcc.n	8004516 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045b6:	2300      	movs	r3, #0
 80045b8:	73fb      	strb	r3, [r7, #15]
 80045ba:	e044      	b.n	8004646 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80045bc:	7bfa      	ldrb	r2, [r7, #15]
 80045be:	6879      	ldr	r1, [r7, #4]
 80045c0:	4613      	mov	r3, r2
 80045c2:	00db      	lsls	r3, r3, #3
 80045c4:	4413      	add	r3, r2
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	440b      	add	r3, r1
 80045ca:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80045ce:	2200      	movs	r2, #0
 80045d0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80045d2:	7bfa      	ldrb	r2, [r7, #15]
 80045d4:	6879      	ldr	r1, [r7, #4]
 80045d6:	4613      	mov	r3, r2
 80045d8:	00db      	lsls	r3, r3, #3
 80045da:	4413      	add	r3, r2
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	440b      	add	r3, r1
 80045e0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80045e4:	7bfa      	ldrb	r2, [r7, #15]
 80045e6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80045e8:	7bfa      	ldrb	r2, [r7, #15]
 80045ea:	6879      	ldr	r1, [r7, #4]
 80045ec:	4613      	mov	r3, r2
 80045ee:	00db      	lsls	r3, r3, #3
 80045f0:	4413      	add	r3, r2
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	440b      	add	r3, r1
 80045f6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80045fa:	2200      	movs	r2, #0
 80045fc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80045fe:	7bfa      	ldrb	r2, [r7, #15]
 8004600:	6879      	ldr	r1, [r7, #4]
 8004602:	4613      	mov	r3, r2
 8004604:	00db      	lsls	r3, r3, #3
 8004606:	4413      	add	r3, r2
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	440b      	add	r3, r1
 800460c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004610:	2200      	movs	r2, #0
 8004612:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004614:	7bfa      	ldrb	r2, [r7, #15]
 8004616:	6879      	ldr	r1, [r7, #4]
 8004618:	4613      	mov	r3, r2
 800461a:	00db      	lsls	r3, r3, #3
 800461c:	4413      	add	r3, r2
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	440b      	add	r3, r1
 8004622:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004626:	2200      	movs	r2, #0
 8004628:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800462a:	7bfa      	ldrb	r2, [r7, #15]
 800462c:	6879      	ldr	r1, [r7, #4]
 800462e:	4613      	mov	r3, r2
 8004630:	00db      	lsls	r3, r3, #3
 8004632:	4413      	add	r3, r2
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	440b      	add	r3, r1
 8004638:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800463c:	2200      	movs	r2, #0
 800463e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004640:	7bfb      	ldrb	r3, [r7, #15]
 8004642:	3301      	adds	r3, #1
 8004644:	73fb      	strb	r3, [r7, #15]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	791b      	ldrb	r3, [r3, #4]
 800464a:	7bfa      	ldrb	r2, [r7, #15]
 800464c:	429a      	cmp	r2, r3
 800464e:	d3b5      	bcc.n	80045bc <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6818      	ldr	r0, [r3, #0]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	7c1a      	ldrb	r2, [r3, #16]
 8004658:	f88d 2000 	strb.w	r2, [sp]
 800465c:	3304      	adds	r3, #4
 800465e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004660:	f004 f822 	bl	80086a8 <USB_DevInit>
 8004664:	4603      	mov	r3, r0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d005      	beq.n	8004676 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2202      	movs	r2, #2
 800466e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e013      	b.n	800469e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	7b1b      	ldrb	r3, [r3, #12]
 8004688:	2b01      	cmp	r3, #1
 800468a:	d102      	bne.n	8004692 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f000 f80a 	bl	80046a6 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4618      	mov	r0, r3
 8004698:	f004 f9c7 	bl	8008a2a <USB_DevDisconnect>

  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3710      	adds	r7, #16
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}

080046a6 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80046a6:	b480      	push	{r7}
 80046a8:	b085      	sub	sp, #20
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	699b      	ldr	r3, [r3, #24]
 80046c8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046d8:	f043 0303 	orr.w	r3, r3, #3
 80046dc:	68fa      	ldr	r2, [r7, #12]
 80046de:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3714      	adds	r7, #20
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
	...

080046f0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80046f0:	b480      	push	{r7}
 80046f2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046f4:	4b05      	ldr	r3, [pc, #20]	@ (800470c <HAL_PWR_EnableBkUpAccess+0x1c>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a04      	ldr	r2, [pc, #16]	@ (800470c <HAL_PWR_EnableBkUpAccess+0x1c>)
 80046fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046fe:	6013      	str	r3, [r2, #0]
}
 8004700:	bf00      	nop
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop
 800470c:	40007000 	.word	0x40007000

08004710 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004710:	b480      	push	{r7}
 8004712:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004714:	4b04      	ldr	r3, [pc, #16]	@ (8004728 <HAL_PWREx_GetVoltageRange+0x18>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800471c:	4618      	mov	r0, r3
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr
 8004726:	bf00      	nop
 8004728:	40007000 	.word	0x40007000

0800472c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800472c:	b480      	push	{r7}
 800472e:	b085      	sub	sp, #20
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800473a:	d130      	bne.n	800479e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800473c:	4b23      	ldr	r3, [pc, #140]	@ (80047cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004744:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004748:	d038      	beq.n	80047bc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800474a:	4b20      	ldr	r3, [pc, #128]	@ (80047cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004752:	4a1e      	ldr	r2, [pc, #120]	@ (80047cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004754:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004758:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800475a:	4b1d      	ldr	r3, [pc, #116]	@ (80047d0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	2232      	movs	r2, #50	@ 0x32
 8004760:	fb02 f303 	mul.w	r3, r2, r3
 8004764:	4a1b      	ldr	r2, [pc, #108]	@ (80047d4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004766:	fba2 2303 	umull	r2, r3, r2, r3
 800476a:	0c9b      	lsrs	r3, r3, #18
 800476c:	3301      	adds	r3, #1
 800476e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004770:	e002      	b.n	8004778 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	3b01      	subs	r3, #1
 8004776:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004778:	4b14      	ldr	r3, [pc, #80]	@ (80047cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800477a:	695b      	ldr	r3, [r3, #20]
 800477c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004780:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004784:	d102      	bne.n	800478c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d1f2      	bne.n	8004772 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800478c:	4b0f      	ldr	r3, [pc, #60]	@ (80047cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800478e:	695b      	ldr	r3, [r3, #20]
 8004790:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004794:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004798:	d110      	bne.n	80047bc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800479a:	2303      	movs	r3, #3
 800479c:	e00f      	b.n	80047be <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800479e:	4b0b      	ldr	r3, [pc, #44]	@ (80047cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80047a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047aa:	d007      	beq.n	80047bc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80047ac:	4b07      	ldr	r3, [pc, #28]	@ (80047cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80047b4:	4a05      	ldr	r2, [pc, #20]	@ (80047cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80047ba:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80047bc:	2300      	movs	r3, #0
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3714      	adds	r7, #20
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr
 80047ca:	bf00      	nop
 80047cc:	40007000 	.word	0x40007000
 80047d0:	2000000c 	.word	0x2000000c
 80047d4:	431bde83 	.word	0x431bde83

080047d8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80047d8:	b480      	push	{r7}
 80047da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80047dc:	4b05      	ldr	r3, [pc, #20]	@ (80047f4 <HAL_PWREx_EnableVddUSB+0x1c>)
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	4a04      	ldr	r2, [pc, #16]	@ (80047f4 <HAL_PWREx_EnableVddUSB+0x1c>)
 80047e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80047e6:	6053      	str	r3, [r2, #4]
}
 80047e8:	bf00      	nop
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr
 80047f2:	bf00      	nop
 80047f4:	40007000 	.word	0x40007000

080047f8 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b086      	sub	sp, #24
 80047fc:	af02      	add	r7, sp, #8
 80047fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004800:	f7fe ff98 	bl	8003734 <HAL_GetTick>
 8004804:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d101      	bne.n	8004810 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e063      	b.n	80048d8 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004816:	b2db      	uxtb	r3, r3
 8004818:	2b00      	cmp	r3, #0
 800481a:	d10b      	bne.n	8004834 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	f7fc ff93 	bl	8001750 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800482a:	f241 3188 	movw	r1, #5000	@ 0x1388
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f000 f858 	bl	80048e4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	3b01      	subs	r3, #1
 8004844:	021a      	lsls	r2, r3, #8
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	430a      	orrs	r2, r1
 800484c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004852:	9300      	str	r3, [sp, #0]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2200      	movs	r2, #0
 8004858:	2120      	movs	r1, #32
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f000 f850 	bl	8004900 <QSPI_WaitFlagStateUntilTimeout>
 8004860:	4603      	mov	r3, r0
 8004862:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004864:	7afb      	ldrb	r3, [r7, #11]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d131      	bne.n	80048ce <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004874:	f023 0310 	bic.w	r3, r3, #16
 8004878:	687a      	ldr	r2, [r7, #4]
 800487a:	6852      	ldr	r2, [r2, #4]
 800487c:	0611      	lsls	r1, r2, #24
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	68d2      	ldr	r2, [r2, #12]
 8004882:	4311      	orrs	r1, r2
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	6812      	ldr	r2, [r2, #0]
 8004888:	430b      	orrs	r3, r1
 800488a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	685a      	ldr	r2, [r3, #4]
 8004892:	4b13      	ldr	r3, [pc, #76]	@ (80048e0 <HAL_QSPI_Init+0xe8>)
 8004894:	4013      	ands	r3, r2
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	6912      	ldr	r2, [r2, #16]
 800489a:	0411      	lsls	r1, r2, #16
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	6952      	ldr	r2, [r2, #20]
 80048a0:	4311      	orrs	r1, r2
 80048a2:	687a      	ldr	r2, [r7, #4]
 80048a4:	6992      	ldr	r2, [r2, #24]
 80048a6:	4311      	orrs	r1, r2
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	6812      	ldr	r2, [r2, #0]
 80048ac:	430b      	orrs	r3, r1
 80048ae:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f042 0201 	orr.w	r2, r2, #1
 80048be:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2201      	movs	r2, #1
 80048ca:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 80048d6:	7afb      	ldrb	r3, [r7, #11]
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3710      	adds	r7, #16
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	ffe0f8fe 	.word	0xffe0f8fe

080048e4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	683a      	ldr	r2, [r7, #0]
 80048f2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80048f4:	bf00      	nop
 80048f6:	370c      	adds	r7, #12
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b084      	sub	sp, #16
 8004904:	af00      	add	r7, sp, #0
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	60b9      	str	r1, [r7, #8]
 800490a:	603b      	str	r3, [r7, #0]
 800490c:	4613      	mov	r3, r2
 800490e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004910:	e01a      	b.n	8004948 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004918:	d016      	beq.n	8004948 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800491a:	f7fe ff0b 	bl	8003734 <HAL_GetTick>
 800491e:	4602      	mov	r2, r0
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	1ad3      	subs	r3, r2, r3
 8004924:	69ba      	ldr	r2, [r7, #24]
 8004926:	429a      	cmp	r2, r3
 8004928:	d302      	bcc.n	8004930 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800492a:	69bb      	ldr	r3, [r7, #24]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d10b      	bne.n	8004948 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2204      	movs	r2, #4
 8004934:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800493c:	f043 0201 	orr.w	r2, r3, #1
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e00e      	b.n	8004966 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	689a      	ldr	r2, [r3, #8]
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	4013      	ands	r3, r2
 8004952:	2b00      	cmp	r3, #0
 8004954:	bf14      	ite	ne
 8004956:	2301      	movne	r3, #1
 8004958:	2300      	moveq	r3, #0
 800495a:	b2db      	uxtb	r3, r3
 800495c:	461a      	mov	r2, r3
 800495e:	79fb      	ldrb	r3, [r7, #7]
 8004960:	429a      	cmp	r2, r3
 8004962:	d1d6      	bne.n	8004912 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004964:	2300      	movs	r3, #0
}
 8004966:	4618      	mov	r0, r3
 8004968:	3710      	adds	r7, #16
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
	...

08004970 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b088      	sub	sp, #32
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d101      	bne.n	8004982 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e3ca      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004982:	4b97      	ldr	r3, [pc, #604]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	f003 030c 	and.w	r3, r3, #12
 800498a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800498c:	4b94      	ldr	r3, [pc, #592]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	f003 0303 	and.w	r3, r3, #3
 8004994:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0310 	and.w	r3, r3, #16
 800499e:	2b00      	cmp	r3, #0
 80049a0:	f000 80e4 	beq.w	8004b6c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d007      	beq.n	80049ba <HAL_RCC_OscConfig+0x4a>
 80049aa:	69bb      	ldr	r3, [r7, #24]
 80049ac:	2b0c      	cmp	r3, #12
 80049ae:	f040 808b 	bne.w	8004ac8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	f040 8087 	bne.w	8004ac8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80049ba:	4b89      	ldr	r3, [pc, #548]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f003 0302 	and.w	r3, r3, #2
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d005      	beq.n	80049d2 <HAL_RCC_OscConfig+0x62>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	699b      	ldr	r3, [r3, #24]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d101      	bne.n	80049d2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e3a2      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6a1a      	ldr	r2, [r3, #32]
 80049d6:	4b82      	ldr	r3, [pc, #520]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0308 	and.w	r3, r3, #8
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d004      	beq.n	80049ec <HAL_RCC_OscConfig+0x7c>
 80049e2:	4b7f      	ldr	r3, [pc, #508]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80049ea:	e005      	b.n	80049f8 <HAL_RCC_OscConfig+0x88>
 80049ec:	4b7c      	ldr	r3, [pc, #496]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 80049ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049f2:	091b      	lsrs	r3, r3, #4
 80049f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d223      	bcs.n	8004a44 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a1b      	ldr	r3, [r3, #32]
 8004a00:	4618      	mov	r0, r3
 8004a02:	f000 fd87 	bl	8005514 <RCC_SetFlashLatencyFromMSIRange>
 8004a06:	4603      	mov	r3, r0
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d001      	beq.n	8004a10 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e383      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a10:	4b73      	ldr	r3, [pc, #460]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a72      	ldr	r2, [pc, #456]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004a16:	f043 0308 	orr.w	r3, r3, #8
 8004a1a:	6013      	str	r3, [r2, #0]
 8004a1c:	4b70      	ldr	r3, [pc, #448]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a1b      	ldr	r3, [r3, #32]
 8004a28:	496d      	ldr	r1, [pc, #436]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a2e:	4b6c      	ldr	r3, [pc, #432]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	69db      	ldr	r3, [r3, #28]
 8004a3a:	021b      	lsls	r3, r3, #8
 8004a3c:	4968      	ldr	r1, [pc, #416]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	604b      	str	r3, [r1, #4]
 8004a42:	e025      	b.n	8004a90 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a44:	4b66      	ldr	r3, [pc, #408]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a65      	ldr	r2, [pc, #404]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004a4a:	f043 0308 	orr.w	r3, r3, #8
 8004a4e:	6013      	str	r3, [r2, #0]
 8004a50:	4b63      	ldr	r3, [pc, #396]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6a1b      	ldr	r3, [r3, #32]
 8004a5c:	4960      	ldr	r1, [pc, #384]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a62:	4b5f      	ldr	r3, [pc, #380]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	69db      	ldr	r3, [r3, #28]
 8004a6e:	021b      	lsls	r3, r3, #8
 8004a70:	495b      	ldr	r1, [pc, #364]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004a72:	4313      	orrs	r3, r2
 8004a74:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004a76:	69bb      	ldr	r3, [r7, #24]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d109      	bne.n	8004a90 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6a1b      	ldr	r3, [r3, #32]
 8004a80:	4618      	mov	r0, r3
 8004a82:	f000 fd47 	bl	8005514 <RCC_SetFlashLatencyFromMSIRange>
 8004a86:	4603      	mov	r3, r0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d001      	beq.n	8004a90 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e343      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a90:	f000 fc4a 	bl	8005328 <HAL_RCC_GetSysClockFreq>
 8004a94:	4602      	mov	r2, r0
 8004a96:	4b52      	ldr	r3, [pc, #328]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	091b      	lsrs	r3, r3, #4
 8004a9c:	f003 030f 	and.w	r3, r3, #15
 8004aa0:	4950      	ldr	r1, [pc, #320]	@ (8004be4 <HAL_RCC_OscConfig+0x274>)
 8004aa2:	5ccb      	ldrb	r3, [r1, r3]
 8004aa4:	f003 031f 	and.w	r3, r3, #31
 8004aa8:	fa22 f303 	lsr.w	r3, r2, r3
 8004aac:	4a4e      	ldr	r2, [pc, #312]	@ (8004be8 <HAL_RCC_OscConfig+0x278>)
 8004aae:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004ab0:	4b4e      	ldr	r3, [pc, #312]	@ (8004bec <HAL_RCC_OscConfig+0x27c>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f7fd f83d 	bl	8001b34 <HAL_InitTick>
 8004aba:	4603      	mov	r3, r0
 8004abc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004abe:	7bfb      	ldrb	r3, [r7, #15]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d052      	beq.n	8004b6a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004ac4:	7bfb      	ldrb	r3, [r7, #15]
 8004ac6:	e327      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	699b      	ldr	r3, [r3, #24]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d032      	beq.n	8004b36 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004ad0:	4b43      	ldr	r3, [pc, #268]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a42      	ldr	r2, [pc, #264]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004ad6:	f043 0301 	orr.w	r3, r3, #1
 8004ada:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004adc:	f7fe fe2a 	bl	8003734 <HAL_GetTick>
 8004ae0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004ae2:	e008      	b.n	8004af6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ae4:	f7fe fe26 	bl	8003734 <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d901      	bls.n	8004af6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004af2:	2303      	movs	r3, #3
 8004af4:	e310      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004af6:	4b3a      	ldr	r3, [pc, #232]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 0302 	and.w	r3, r3, #2
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d0f0      	beq.n	8004ae4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b02:	4b37      	ldr	r3, [pc, #220]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a36      	ldr	r2, [pc, #216]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004b08:	f043 0308 	orr.w	r3, r3, #8
 8004b0c:	6013      	str	r3, [r2, #0]
 8004b0e:	4b34      	ldr	r3, [pc, #208]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a1b      	ldr	r3, [r3, #32]
 8004b1a:	4931      	ldr	r1, [pc, #196]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b20:	4b2f      	ldr	r3, [pc, #188]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	69db      	ldr	r3, [r3, #28]
 8004b2c:	021b      	lsls	r3, r3, #8
 8004b2e:	492c      	ldr	r1, [pc, #176]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004b30:	4313      	orrs	r3, r2
 8004b32:	604b      	str	r3, [r1, #4]
 8004b34:	e01a      	b.n	8004b6c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004b36:	4b2a      	ldr	r3, [pc, #168]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a29      	ldr	r2, [pc, #164]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004b3c:	f023 0301 	bic.w	r3, r3, #1
 8004b40:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004b42:	f7fe fdf7 	bl	8003734 <HAL_GetTick>
 8004b46:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004b48:	e008      	b.n	8004b5c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b4a:	f7fe fdf3 	bl	8003734 <HAL_GetTick>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	d901      	bls.n	8004b5c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004b58:	2303      	movs	r3, #3
 8004b5a:	e2dd      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004b5c:	4b20      	ldr	r3, [pc, #128]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0302 	and.w	r3, r3, #2
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d1f0      	bne.n	8004b4a <HAL_RCC_OscConfig+0x1da>
 8004b68:	e000      	b.n	8004b6c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004b6a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 0301 	and.w	r3, r3, #1
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d074      	beq.n	8004c62 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004b78:	69bb      	ldr	r3, [r7, #24]
 8004b7a:	2b08      	cmp	r3, #8
 8004b7c:	d005      	beq.n	8004b8a <HAL_RCC_OscConfig+0x21a>
 8004b7e:	69bb      	ldr	r3, [r7, #24]
 8004b80:	2b0c      	cmp	r3, #12
 8004b82:	d10e      	bne.n	8004ba2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	2b03      	cmp	r3, #3
 8004b88:	d10b      	bne.n	8004ba2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b8a:	4b15      	ldr	r3, [pc, #84]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d064      	beq.n	8004c60 <HAL_RCC_OscConfig+0x2f0>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d160      	bne.n	8004c60 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e2ba      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004baa:	d106      	bne.n	8004bba <HAL_RCC_OscConfig+0x24a>
 8004bac:	4b0c      	ldr	r3, [pc, #48]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a0b      	ldr	r2, [pc, #44]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004bb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bb6:	6013      	str	r3, [r2, #0]
 8004bb8:	e026      	b.n	8004c08 <HAL_RCC_OscConfig+0x298>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004bc2:	d115      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x280>
 8004bc4:	4b06      	ldr	r3, [pc, #24]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a05      	ldr	r2, [pc, #20]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004bca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004bce:	6013      	str	r3, [r2, #0]
 8004bd0:	4b03      	ldr	r3, [pc, #12]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a02      	ldr	r2, [pc, #8]	@ (8004be0 <HAL_RCC_OscConfig+0x270>)
 8004bd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bda:	6013      	str	r3, [r2, #0]
 8004bdc:	e014      	b.n	8004c08 <HAL_RCC_OscConfig+0x298>
 8004bde:	bf00      	nop
 8004be0:	40021000 	.word	0x40021000
 8004be4:	080122d0 	.word	0x080122d0
 8004be8:	2000000c 	.word	0x2000000c
 8004bec:	20000010 	.word	0x20000010
 8004bf0:	4ba0      	ldr	r3, [pc, #640]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a9f      	ldr	r2, [pc, #636]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004bf6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bfa:	6013      	str	r3, [r2, #0]
 8004bfc:	4b9d      	ldr	r3, [pc, #628]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a9c      	ldr	r2, [pc, #624]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004c02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d013      	beq.n	8004c38 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c10:	f7fe fd90 	bl	8003734 <HAL_GetTick>
 8004c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c16:	e008      	b.n	8004c2a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c18:	f7fe fd8c 	bl	8003734 <HAL_GetTick>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	1ad3      	subs	r3, r2, r3
 8004c22:	2b64      	cmp	r3, #100	@ 0x64
 8004c24:	d901      	bls.n	8004c2a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004c26:	2303      	movs	r3, #3
 8004c28:	e276      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c2a:	4b92      	ldr	r3, [pc, #584]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d0f0      	beq.n	8004c18 <HAL_RCC_OscConfig+0x2a8>
 8004c36:	e014      	b.n	8004c62 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c38:	f7fe fd7c 	bl	8003734 <HAL_GetTick>
 8004c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c3e:	e008      	b.n	8004c52 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c40:	f7fe fd78 	bl	8003734 <HAL_GetTick>
 8004c44:	4602      	mov	r2, r0
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	2b64      	cmp	r3, #100	@ 0x64
 8004c4c:	d901      	bls.n	8004c52 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e262      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c52:	4b88      	ldr	r3, [pc, #544]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d1f0      	bne.n	8004c40 <HAL_RCC_OscConfig+0x2d0>
 8004c5e:	e000      	b.n	8004c62 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 0302 	and.w	r3, r3, #2
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d060      	beq.n	8004d30 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	2b04      	cmp	r3, #4
 8004c72:	d005      	beq.n	8004c80 <HAL_RCC_OscConfig+0x310>
 8004c74:	69bb      	ldr	r3, [r7, #24]
 8004c76:	2b0c      	cmp	r3, #12
 8004c78:	d119      	bne.n	8004cae <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d116      	bne.n	8004cae <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c80:	4b7c      	ldr	r3, [pc, #496]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d005      	beq.n	8004c98 <HAL_RCC_OscConfig+0x328>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d101      	bne.n	8004c98 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e23f      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c98:	4b76      	ldr	r3, [pc, #472]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	691b      	ldr	r3, [r3, #16]
 8004ca4:	061b      	lsls	r3, r3, #24
 8004ca6:	4973      	ldr	r1, [pc, #460]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004cac:	e040      	b.n	8004d30 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d023      	beq.n	8004cfe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004cb6:	4b6f      	ldr	r3, [pc, #444]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a6e      	ldr	r2, [pc, #440]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004cbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cc2:	f7fe fd37 	bl	8003734 <HAL_GetTick>
 8004cc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cc8:	e008      	b.n	8004cdc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cca:	f7fe fd33 	bl	8003734 <HAL_GetTick>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	1ad3      	subs	r3, r2, r3
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d901      	bls.n	8004cdc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004cd8:	2303      	movs	r3, #3
 8004cda:	e21d      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cdc:	4b65      	ldr	r3, [pc, #404]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d0f0      	beq.n	8004cca <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ce8:	4b62      	ldr	r3, [pc, #392]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	691b      	ldr	r3, [r3, #16]
 8004cf4:	061b      	lsls	r3, r3, #24
 8004cf6:	495f      	ldr	r1, [pc, #380]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	604b      	str	r3, [r1, #4]
 8004cfc:	e018      	b.n	8004d30 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004cfe:	4b5d      	ldr	r3, [pc, #372]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a5c      	ldr	r2, [pc, #368]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004d04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d0a:	f7fe fd13 	bl	8003734 <HAL_GetTick>
 8004d0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d10:	e008      	b.n	8004d24 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d12:	f7fe fd0f 	bl	8003734 <HAL_GetTick>
 8004d16:	4602      	mov	r2, r0
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	2b02      	cmp	r3, #2
 8004d1e:	d901      	bls.n	8004d24 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004d20:	2303      	movs	r3, #3
 8004d22:	e1f9      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d24:	4b53      	ldr	r3, [pc, #332]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d1f0      	bne.n	8004d12 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 0308 	and.w	r3, r3, #8
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d03c      	beq.n	8004db6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	695b      	ldr	r3, [r3, #20]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d01c      	beq.n	8004d7e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d44:	4b4b      	ldr	r3, [pc, #300]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004d46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d4a:	4a4a      	ldr	r2, [pc, #296]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004d4c:	f043 0301 	orr.w	r3, r3, #1
 8004d50:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d54:	f7fe fcee 	bl	8003734 <HAL_GetTick>
 8004d58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d5a:	e008      	b.n	8004d6e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d5c:	f7fe fcea 	bl	8003734 <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	2b02      	cmp	r3, #2
 8004d68:	d901      	bls.n	8004d6e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e1d4      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d6e:	4b41      	ldr	r3, [pc, #260]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004d70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d74:	f003 0302 	and.w	r3, r3, #2
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d0ef      	beq.n	8004d5c <HAL_RCC_OscConfig+0x3ec>
 8004d7c:	e01b      	b.n	8004db6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d7e:	4b3d      	ldr	r3, [pc, #244]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004d80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d84:	4a3b      	ldr	r2, [pc, #236]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004d86:	f023 0301 	bic.w	r3, r3, #1
 8004d8a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d8e:	f7fe fcd1 	bl	8003734 <HAL_GetTick>
 8004d92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d94:	e008      	b.n	8004da8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d96:	f7fe fccd 	bl	8003734 <HAL_GetTick>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	2b02      	cmp	r3, #2
 8004da2:	d901      	bls.n	8004da8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004da4:	2303      	movs	r3, #3
 8004da6:	e1b7      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004da8:	4b32      	ldr	r3, [pc, #200]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004daa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004dae:	f003 0302 	and.w	r3, r3, #2
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d1ef      	bne.n	8004d96 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0304 	and.w	r3, r3, #4
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	f000 80a6 	beq.w	8004f10 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004dc8:	4b2a      	ldr	r3, [pc, #168]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004dca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d10d      	bne.n	8004df0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dd4:	4b27      	ldr	r3, [pc, #156]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004dd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dd8:	4a26      	ldr	r2, [pc, #152]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004dda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004dde:	6593      	str	r3, [r2, #88]	@ 0x58
 8004de0:	4b24      	ldr	r3, [pc, #144]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004de2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004de4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004de8:	60bb      	str	r3, [r7, #8]
 8004dea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004dec:	2301      	movs	r3, #1
 8004dee:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004df0:	4b21      	ldr	r3, [pc, #132]	@ (8004e78 <HAL_RCC_OscConfig+0x508>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d118      	bne.n	8004e2e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004dfc:	4b1e      	ldr	r3, [pc, #120]	@ (8004e78 <HAL_RCC_OscConfig+0x508>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a1d      	ldr	r2, [pc, #116]	@ (8004e78 <HAL_RCC_OscConfig+0x508>)
 8004e02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e06:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e08:	f7fe fc94 	bl	8003734 <HAL_GetTick>
 8004e0c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e0e:	e008      	b.n	8004e22 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e10:	f7fe fc90 	bl	8003734 <HAL_GetTick>
 8004e14:	4602      	mov	r2, r0
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	2b02      	cmp	r3, #2
 8004e1c:	d901      	bls.n	8004e22 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004e1e:	2303      	movs	r3, #3
 8004e20:	e17a      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e22:	4b15      	ldr	r3, [pc, #84]	@ (8004e78 <HAL_RCC_OscConfig+0x508>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d0f0      	beq.n	8004e10 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d108      	bne.n	8004e48 <HAL_RCC_OscConfig+0x4d8>
 8004e36:	4b0f      	ldr	r3, [pc, #60]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e3c:	4a0d      	ldr	r2, [pc, #52]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004e3e:	f043 0301 	orr.w	r3, r3, #1
 8004e42:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e46:	e029      	b.n	8004e9c <HAL_RCC_OscConfig+0x52c>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	2b05      	cmp	r3, #5
 8004e4e:	d115      	bne.n	8004e7c <HAL_RCC_OscConfig+0x50c>
 8004e50:	4b08      	ldr	r3, [pc, #32]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e56:	4a07      	ldr	r2, [pc, #28]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004e58:	f043 0304 	orr.w	r3, r3, #4
 8004e5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e60:	4b04      	ldr	r3, [pc, #16]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e66:	4a03      	ldr	r2, [pc, #12]	@ (8004e74 <HAL_RCC_OscConfig+0x504>)
 8004e68:	f043 0301 	orr.w	r3, r3, #1
 8004e6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e70:	e014      	b.n	8004e9c <HAL_RCC_OscConfig+0x52c>
 8004e72:	bf00      	nop
 8004e74:	40021000 	.word	0x40021000
 8004e78:	40007000 	.word	0x40007000
 8004e7c:	4b9c      	ldr	r3, [pc, #624]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8004e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e82:	4a9b      	ldr	r2, [pc, #620]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8004e84:	f023 0301 	bic.w	r3, r3, #1
 8004e88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e8c:	4b98      	ldr	r3, [pc, #608]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8004e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e92:	4a97      	ldr	r2, [pc, #604]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8004e94:	f023 0304 	bic.w	r3, r3, #4
 8004e98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d016      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ea4:	f7fe fc46 	bl	8003734 <HAL_GetTick>
 8004ea8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004eaa:	e00a      	b.n	8004ec2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eac:	f7fe fc42 	bl	8003734 <HAL_GetTick>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	1ad3      	subs	r3, r2, r3
 8004eb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d901      	bls.n	8004ec2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e12a      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ec2:	4b8b      	ldr	r3, [pc, #556]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8004ec4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ec8:	f003 0302 	and.w	r3, r3, #2
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d0ed      	beq.n	8004eac <HAL_RCC_OscConfig+0x53c>
 8004ed0:	e015      	b.n	8004efe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ed2:	f7fe fc2f 	bl	8003734 <HAL_GetTick>
 8004ed6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ed8:	e00a      	b.n	8004ef0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eda:	f7fe fc2b 	bl	8003734 <HAL_GetTick>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	1ad3      	subs	r3, r2, r3
 8004ee4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d901      	bls.n	8004ef0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004eec:	2303      	movs	r3, #3
 8004eee:	e113      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ef0:	4b7f      	ldr	r3, [pc, #508]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8004ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ef6:	f003 0302 	and.w	r3, r3, #2
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d1ed      	bne.n	8004eda <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004efe:	7ffb      	ldrb	r3, [r7, #31]
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d105      	bne.n	8004f10 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f04:	4b7a      	ldr	r3, [pc, #488]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8004f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f08:	4a79      	ldr	r2, [pc, #484]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8004f0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f0e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	f000 80fe 	beq.w	8005116 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	f040 80d0 	bne.w	80050c4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004f24:	4b72      	ldr	r3, [pc, #456]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	f003 0203 	and.w	r2, r3, #3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d130      	bne.n	8004f9a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f42:	3b01      	subs	r3, #1
 8004f44:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d127      	bne.n	8004f9a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f54:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f56:	429a      	cmp	r2, r3
 8004f58:	d11f      	bne.n	8004f9a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f60:	687a      	ldr	r2, [r7, #4]
 8004f62:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004f64:	2a07      	cmp	r2, #7
 8004f66:	bf14      	ite	ne
 8004f68:	2201      	movne	r2, #1
 8004f6a:	2200      	moveq	r2, #0
 8004f6c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d113      	bne.n	8004f9a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f7c:	085b      	lsrs	r3, r3, #1
 8004f7e:	3b01      	subs	r3, #1
 8004f80:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d109      	bne.n	8004f9a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f90:	085b      	lsrs	r3, r3, #1
 8004f92:	3b01      	subs	r3, #1
 8004f94:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d06e      	beq.n	8005078 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f9a:	69bb      	ldr	r3, [r7, #24]
 8004f9c:	2b0c      	cmp	r3, #12
 8004f9e:	d069      	beq.n	8005074 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004fa0:	4b53      	ldr	r3, [pc, #332]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d105      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004fac:	4b50      	ldr	r3, [pc, #320]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d001      	beq.n	8004fbc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	e0ad      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004fbc:	4b4c      	ldr	r3, [pc, #304]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a4b      	ldr	r2, [pc, #300]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8004fc2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004fc6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004fc8:	f7fe fbb4 	bl	8003734 <HAL_GetTick>
 8004fcc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fce:	e008      	b.n	8004fe2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fd0:	f7fe fbb0 	bl	8003734 <HAL_GetTick>
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	1ad3      	subs	r3, r2, r3
 8004fda:	2b02      	cmp	r3, #2
 8004fdc:	d901      	bls.n	8004fe2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004fde:	2303      	movs	r3, #3
 8004fe0:	e09a      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fe2:	4b43      	ldr	r3, [pc, #268]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d1f0      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004fee:	4b40      	ldr	r3, [pc, #256]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8004ff0:	68da      	ldr	r2, [r3, #12]
 8004ff2:	4b40      	ldr	r3, [pc, #256]	@ (80050f4 <HAL_RCC_OscConfig+0x784>)
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004ffe:	3a01      	subs	r2, #1
 8005000:	0112      	lsls	r2, r2, #4
 8005002:	4311      	orrs	r1, r2
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005008:	0212      	lsls	r2, r2, #8
 800500a:	4311      	orrs	r1, r2
 800500c:	687a      	ldr	r2, [r7, #4]
 800500e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005010:	0852      	lsrs	r2, r2, #1
 8005012:	3a01      	subs	r2, #1
 8005014:	0552      	lsls	r2, r2, #21
 8005016:	4311      	orrs	r1, r2
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800501c:	0852      	lsrs	r2, r2, #1
 800501e:	3a01      	subs	r2, #1
 8005020:	0652      	lsls	r2, r2, #25
 8005022:	4311      	orrs	r1, r2
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005028:	0912      	lsrs	r2, r2, #4
 800502a:	0452      	lsls	r2, r2, #17
 800502c:	430a      	orrs	r2, r1
 800502e:	4930      	ldr	r1, [pc, #192]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8005030:	4313      	orrs	r3, r2
 8005032:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005034:	4b2e      	ldr	r3, [pc, #184]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a2d      	ldr	r2, [pc, #180]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 800503a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800503e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005040:	4b2b      	ldr	r3, [pc, #172]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8005042:	68db      	ldr	r3, [r3, #12]
 8005044:	4a2a      	ldr	r2, [pc, #168]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8005046:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800504a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800504c:	f7fe fb72 	bl	8003734 <HAL_GetTick>
 8005050:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005052:	e008      	b.n	8005066 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005054:	f7fe fb6e 	bl	8003734 <HAL_GetTick>
 8005058:	4602      	mov	r2, r0
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	1ad3      	subs	r3, r2, r3
 800505e:	2b02      	cmp	r3, #2
 8005060:	d901      	bls.n	8005066 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e058      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005066:	4b22      	ldr	r3, [pc, #136]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d0f0      	beq.n	8005054 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005072:	e050      	b.n	8005116 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e04f      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005078:	4b1d      	ldr	r3, [pc, #116]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005080:	2b00      	cmp	r3, #0
 8005082:	d148      	bne.n	8005116 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005084:	4b1a      	ldr	r3, [pc, #104]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a19      	ldr	r2, [pc, #100]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 800508a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800508e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005090:	4b17      	ldr	r3, [pc, #92]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	4a16      	ldr	r2, [pc, #88]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 8005096:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800509a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800509c:	f7fe fb4a 	bl	8003734 <HAL_GetTick>
 80050a0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050a2:	e008      	b.n	80050b6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050a4:	f7fe fb46 	bl	8003734 <HAL_GetTick>
 80050a8:	4602      	mov	r2, r0
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	1ad3      	subs	r3, r2, r3
 80050ae:	2b02      	cmp	r3, #2
 80050b0:	d901      	bls.n	80050b6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80050b2:	2303      	movs	r3, #3
 80050b4:	e030      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050b6:	4b0e      	ldr	r3, [pc, #56]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d0f0      	beq.n	80050a4 <HAL_RCC_OscConfig+0x734>
 80050c2:	e028      	b.n	8005116 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80050c4:	69bb      	ldr	r3, [r7, #24]
 80050c6:	2b0c      	cmp	r3, #12
 80050c8:	d023      	beq.n	8005112 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050ca:	4b09      	ldr	r3, [pc, #36]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a08      	ldr	r2, [pc, #32]	@ (80050f0 <HAL_RCC_OscConfig+0x780>)
 80050d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050d6:	f7fe fb2d 	bl	8003734 <HAL_GetTick>
 80050da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050dc:	e00c      	b.n	80050f8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050de:	f7fe fb29 	bl	8003734 <HAL_GetTick>
 80050e2:	4602      	mov	r2, r0
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	1ad3      	subs	r3, r2, r3
 80050e8:	2b02      	cmp	r3, #2
 80050ea:	d905      	bls.n	80050f8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80050ec:	2303      	movs	r3, #3
 80050ee:	e013      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
 80050f0:	40021000 	.word	0x40021000
 80050f4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050f8:	4b09      	ldr	r3, [pc, #36]	@ (8005120 <HAL_RCC_OscConfig+0x7b0>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005100:	2b00      	cmp	r3, #0
 8005102:	d1ec      	bne.n	80050de <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005104:	4b06      	ldr	r3, [pc, #24]	@ (8005120 <HAL_RCC_OscConfig+0x7b0>)
 8005106:	68da      	ldr	r2, [r3, #12]
 8005108:	4905      	ldr	r1, [pc, #20]	@ (8005120 <HAL_RCC_OscConfig+0x7b0>)
 800510a:	4b06      	ldr	r3, [pc, #24]	@ (8005124 <HAL_RCC_OscConfig+0x7b4>)
 800510c:	4013      	ands	r3, r2
 800510e:	60cb      	str	r3, [r1, #12]
 8005110:	e001      	b.n	8005116 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e000      	b.n	8005118 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005116:	2300      	movs	r3, #0
}
 8005118:	4618      	mov	r0, r3
 800511a:	3720      	adds	r7, #32
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}
 8005120:	40021000 	.word	0x40021000
 8005124:	feeefffc 	.word	0xfeeefffc

08005128 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d101      	bne.n	800513c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	e0e7      	b.n	800530c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800513c:	4b75      	ldr	r3, [pc, #468]	@ (8005314 <HAL_RCC_ClockConfig+0x1ec>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f003 0307 	and.w	r3, r3, #7
 8005144:	683a      	ldr	r2, [r7, #0]
 8005146:	429a      	cmp	r2, r3
 8005148:	d910      	bls.n	800516c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800514a:	4b72      	ldr	r3, [pc, #456]	@ (8005314 <HAL_RCC_ClockConfig+0x1ec>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f023 0207 	bic.w	r2, r3, #7
 8005152:	4970      	ldr	r1, [pc, #448]	@ (8005314 <HAL_RCC_ClockConfig+0x1ec>)
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	4313      	orrs	r3, r2
 8005158:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800515a:	4b6e      	ldr	r3, [pc, #440]	@ (8005314 <HAL_RCC_ClockConfig+0x1ec>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 0307 	and.w	r3, r3, #7
 8005162:	683a      	ldr	r2, [r7, #0]
 8005164:	429a      	cmp	r2, r3
 8005166:	d001      	beq.n	800516c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	e0cf      	b.n	800530c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 0302 	and.w	r3, r3, #2
 8005174:	2b00      	cmp	r3, #0
 8005176:	d010      	beq.n	800519a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	689a      	ldr	r2, [r3, #8]
 800517c:	4b66      	ldr	r3, [pc, #408]	@ (8005318 <HAL_RCC_ClockConfig+0x1f0>)
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005184:	429a      	cmp	r2, r3
 8005186:	d908      	bls.n	800519a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005188:	4b63      	ldr	r3, [pc, #396]	@ (8005318 <HAL_RCC_ClockConfig+0x1f0>)
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	4960      	ldr	r1, [pc, #384]	@ (8005318 <HAL_RCC_ClockConfig+0x1f0>)
 8005196:	4313      	orrs	r3, r2
 8005198:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 0301 	and.w	r3, r3, #1
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d04c      	beq.n	8005240 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	2b03      	cmp	r3, #3
 80051ac:	d107      	bne.n	80051be <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051ae:	4b5a      	ldr	r3, [pc, #360]	@ (8005318 <HAL_RCC_ClockConfig+0x1f0>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d121      	bne.n	80051fe <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e0a6      	b.n	800530c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	2b02      	cmp	r3, #2
 80051c4:	d107      	bne.n	80051d6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80051c6:	4b54      	ldr	r3, [pc, #336]	@ (8005318 <HAL_RCC_ClockConfig+0x1f0>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d115      	bne.n	80051fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	e09a      	b.n	800530c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d107      	bne.n	80051ee <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80051de:	4b4e      	ldr	r3, [pc, #312]	@ (8005318 <HAL_RCC_ClockConfig+0x1f0>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f003 0302 	and.w	r3, r3, #2
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d109      	bne.n	80051fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e08e      	b.n	800530c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051ee:	4b4a      	ldr	r3, [pc, #296]	@ (8005318 <HAL_RCC_ClockConfig+0x1f0>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d101      	bne.n	80051fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	e086      	b.n	800530c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80051fe:	4b46      	ldr	r3, [pc, #280]	@ (8005318 <HAL_RCC_ClockConfig+0x1f0>)
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	f023 0203 	bic.w	r2, r3, #3
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	4943      	ldr	r1, [pc, #268]	@ (8005318 <HAL_RCC_ClockConfig+0x1f0>)
 800520c:	4313      	orrs	r3, r2
 800520e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005210:	f7fe fa90 	bl	8003734 <HAL_GetTick>
 8005214:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005216:	e00a      	b.n	800522e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005218:	f7fe fa8c 	bl	8003734 <HAL_GetTick>
 800521c:	4602      	mov	r2, r0
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	1ad3      	subs	r3, r2, r3
 8005222:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005226:	4293      	cmp	r3, r2
 8005228:	d901      	bls.n	800522e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800522a:	2303      	movs	r3, #3
 800522c:	e06e      	b.n	800530c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800522e:	4b3a      	ldr	r3, [pc, #232]	@ (8005318 <HAL_RCC_ClockConfig+0x1f0>)
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	f003 020c 	and.w	r2, r3, #12
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	429a      	cmp	r2, r3
 800523e:	d1eb      	bne.n	8005218 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0302 	and.w	r3, r3, #2
 8005248:	2b00      	cmp	r3, #0
 800524a:	d010      	beq.n	800526e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	689a      	ldr	r2, [r3, #8]
 8005250:	4b31      	ldr	r3, [pc, #196]	@ (8005318 <HAL_RCC_ClockConfig+0x1f0>)
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005258:	429a      	cmp	r2, r3
 800525a:	d208      	bcs.n	800526e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800525c:	4b2e      	ldr	r3, [pc, #184]	@ (8005318 <HAL_RCC_ClockConfig+0x1f0>)
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	492b      	ldr	r1, [pc, #172]	@ (8005318 <HAL_RCC_ClockConfig+0x1f0>)
 800526a:	4313      	orrs	r3, r2
 800526c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800526e:	4b29      	ldr	r3, [pc, #164]	@ (8005314 <HAL_RCC_ClockConfig+0x1ec>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 0307 	and.w	r3, r3, #7
 8005276:	683a      	ldr	r2, [r7, #0]
 8005278:	429a      	cmp	r2, r3
 800527a:	d210      	bcs.n	800529e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800527c:	4b25      	ldr	r3, [pc, #148]	@ (8005314 <HAL_RCC_ClockConfig+0x1ec>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f023 0207 	bic.w	r2, r3, #7
 8005284:	4923      	ldr	r1, [pc, #140]	@ (8005314 <HAL_RCC_ClockConfig+0x1ec>)
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	4313      	orrs	r3, r2
 800528a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800528c:	4b21      	ldr	r3, [pc, #132]	@ (8005314 <HAL_RCC_ClockConfig+0x1ec>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 0307 	and.w	r3, r3, #7
 8005294:	683a      	ldr	r2, [r7, #0]
 8005296:	429a      	cmp	r2, r3
 8005298:	d001      	beq.n	800529e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e036      	b.n	800530c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 0304 	and.w	r3, r3, #4
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d008      	beq.n	80052bc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052aa:	4b1b      	ldr	r3, [pc, #108]	@ (8005318 <HAL_RCC_ClockConfig+0x1f0>)
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	4918      	ldr	r1, [pc, #96]	@ (8005318 <HAL_RCC_ClockConfig+0x1f0>)
 80052b8:	4313      	orrs	r3, r2
 80052ba:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0308 	and.w	r3, r3, #8
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d009      	beq.n	80052dc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80052c8:	4b13      	ldr	r3, [pc, #76]	@ (8005318 <HAL_RCC_ClockConfig+0x1f0>)
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	691b      	ldr	r3, [r3, #16]
 80052d4:	00db      	lsls	r3, r3, #3
 80052d6:	4910      	ldr	r1, [pc, #64]	@ (8005318 <HAL_RCC_ClockConfig+0x1f0>)
 80052d8:	4313      	orrs	r3, r2
 80052da:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80052dc:	f000 f824 	bl	8005328 <HAL_RCC_GetSysClockFreq>
 80052e0:	4602      	mov	r2, r0
 80052e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005318 <HAL_RCC_ClockConfig+0x1f0>)
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	091b      	lsrs	r3, r3, #4
 80052e8:	f003 030f 	and.w	r3, r3, #15
 80052ec:	490b      	ldr	r1, [pc, #44]	@ (800531c <HAL_RCC_ClockConfig+0x1f4>)
 80052ee:	5ccb      	ldrb	r3, [r1, r3]
 80052f0:	f003 031f 	and.w	r3, r3, #31
 80052f4:	fa22 f303 	lsr.w	r3, r2, r3
 80052f8:	4a09      	ldr	r2, [pc, #36]	@ (8005320 <HAL_RCC_ClockConfig+0x1f8>)
 80052fa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80052fc:	4b09      	ldr	r3, [pc, #36]	@ (8005324 <HAL_RCC_ClockConfig+0x1fc>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4618      	mov	r0, r3
 8005302:	f7fc fc17 	bl	8001b34 <HAL_InitTick>
 8005306:	4603      	mov	r3, r0
 8005308:	72fb      	strb	r3, [r7, #11]

  return status;
 800530a:	7afb      	ldrb	r3, [r7, #11]
}
 800530c:	4618      	mov	r0, r3
 800530e:	3710      	adds	r7, #16
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}
 8005314:	40022000 	.word	0x40022000
 8005318:	40021000 	.word	0x40021000
 800531c:	080122d0 	.word	0x080122d0
 8005320:	2000000c 	.word	0x2000000c
 8005324:	20000010 	.word	0x20000010

08005328 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005328:	b480      	push	{r7}
 800532a:	b089      	sub	sp, #36	@ 0x24
 800532c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800532e:	2300      	movs	r3, #0
 8005330:	61fb      	str	r3, [r7, #28]
 8005332:	2300      	movs	r3, #0
 8005334:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005336:	4b3e      	ldr	r3, [pc, #248]	@ (8005430 <HAL_RCC_GetSysClockFreq+0x108>)
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	f003 030c 	and.w	r3, r3, #12
 800533e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005340:	4b3b      	ldr	r3, [pc, #236]	@ (8005430 <HAL_RCC_GetSysClockFreq+0x108>)
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	f003 0303 	and.w	r3, r3, #3
 8005348:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d005      	beq.n	800535c <HAL_RCC_GetSysClockFreq+0x34>
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	2b0c      	cmp	r3, #12
 8005354:	d121      	bne.n	800539a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2b01      	cmp	r3, #1
 800535a:	d11e      	bne.n	800539a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800535c:	4b34      	ldr	r3, [pc, #208]	@ (8005430 <HAL_RCC_GetSysClockFreq+0x108>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f003 0308 	and.w	r3, r3, #8
 8005364:	2b00      	cmp	r3, #0
 8005366:	d107      	bne.n	8005378 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005368:	4b31      	ldr	r3, [pc, #196]	@ (8005430 <HAL_RCC_GetSysClockFreq+0x108>)
 800536a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800536e:	0a1b      	lsrs	r3, r3, #8
 8005370:	f003 030f 	and.w	r3, r3, #15
 8005374:	61fb      	str	r3, [r7, #28]
 8005376:	e005      	b.n	8005384 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005378:	4b2d      	ldr	r3, [pc, #180]	@ (8005430 <HAL_RCC_GetSysClockFreq+0x108>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	091b      	lsrs	r3, r3, #4
 800537e:	f003 030f 	and.w	r3, r3, #15
 8005382:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005384:	4a2b      	ldr	r2, [pc, #172]	@ (8005434 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800538c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d10d      	bne.n	80053b0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005394:	69fb      	ldr	r3, [r7, #28]
 8005396:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005398:	e00a      	b.n	80053b0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	2b04      	cmp	r3, #4
 800539e:	d102      	bne.n	80053a6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80053a0:	4b25      	ldr	r3, [pc, #148]	@ (8005438 <HAL_RCC_GetSysClockFreq+0x110>)
 80053a2:	61bb      	str	r3, [r7, #24]
 80053a4:	e004      	b.n	80053b0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	2b08      	cmp	r3, #8
 80053aa:	d101      	bne.n	80053b0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80053ac:	4b23      	ldr	r3, [pc, #140]	@ (800543c <HAL_RCC_GetSysClockFreq+0x114>)
 80053ae:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	2b0c      	cmp	r3, #12
 80053b4:	d134      	bne.n	8005420 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80053b6:	4b1e      	ldr	r3, [pc, #120]	@ (8005430 <HAL_RCC_GetSysClockFreq+0x108>)
 80053b8:	68db      	ldr	r3, [r3, #12]
 80053ba:	f003 0303 	and.w	r3, r3, #3
 80053be:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	2b02      	cmp	r3, #2
 80053c4:	d003      	beq.n	80053ce <HAL_RCC_GetSysClockFreq+0xa6>
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	2b03      	cmp	r3, #3
 80053ca:	d003      	beq.n	80053d4 <HAL_RCC_GetSysClockFreq+0xac>
 80053cc:	e005      	b.n	80053da <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80053ce:	4b1a      	ldr	r3, [pc, #104]	@ (8005438 <HAL_RCC_GetSysClockFreq+0x110>)
 80053d0:	617b      	str	r3, [r7, #20]
      break;
 80053d2:	e005      	b.n	80053e0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80053d4:	4b19      	ldr	r3, [pc, #100]	@ (800543c <HAL_RCC_GetSysClockFreq+0x114>)
 80053d6:	617b      	str	r3, [r7, #20]
      break;
 80053d8:	e002      	b.n	80053e0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80053da:	69fb      	ldr	r3, [r7, #28]
 80053dc:	617b      	str	r3, [r7, #20]
      break;
 80053de:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80053e0:	4b13      	ldr	r3, [pc, #76]	@ (8005430 <HAL_RCC_GetSysClockFreq+0x108>)
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	091b      	lsrs	r3, r3, #4
 80053e6:	f003 0307 	and.w	r3, r3, #7
 80053ea:	3301      	adds	r3, #1
 80053ec:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80053ee:	4b10      	ldr	r3, [pc, #64]	@ (8005430 <HAL_RCC_GetSysClockFreq+0x108>)
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	0a1b      	lsrs	r3, r3, #8
 80053f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80053f8:	697a      	ldr	r2, [r7, #20]
 80053fa:	fb03 f202 	mul.w	r2, r3, r2
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	fbb2 f3f3 	udiv	r3, r2, r3
 8005404:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005406:	4b0a      	ldr	r3, [pc, #40]	@ (8005430 <HAL_RCC_GetSysClockFreq+0x108>)
 8005408:	68db      	ldr	r3, [r3, #12]
 800540a:	0e5b      	lsrs	r3, r3, #25
 800540c:	f003 0303 	and.w	r3, r3, #3
 8005410:	3301      	adds	r3, #1
 8005412:	005b      	lsls	r3, r3, #1
 8005414:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005416:	697a      	ldr	r2, [r7, #20]
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	fbb2 f3f3 	udiv	r3, r2, r3
 800541e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005420:	69bb      	ldr	r3, [r7, #24]
}
 8005422:	4618      	mov	r0, r3
 8005424:	3724      	adds	r7, #36	@ 0x24
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr
 800542e:	bf00      	nop
 8005430:	40021000 	.word	0x40021000
 8005434:	080122e8 	.word	0x080122e8
 8005438:	00f42400 	.word	0x00f42400
 800543c:	007a1200 	.word	0x007a1200

08005440 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005440:	b480      	push	{r7}
 8005442:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005444:	4b03      	ldr	r3, [pc, #12]	@ (8005454 <HAL_RCC_GetHCLKFreq+0x14>)
 8005446:	681b      	ldr	r3, [r3, #0]
}
 8005448:	4618      	mov	r0, r3
 800544a:	46bd      	mov	sp, r7
 800544c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005450:	4770      	bx	lr
 8005452:	bf00      	nop
 8005454:	2000000c 	.word	0x2000000c

08005458 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800545c:	f7ff fff0 	bl	8005440 <HAL_RCC_GetHCLKFreq>
 8005460:	4602      	mov	r2, r0
 8005462:	4b06      	ldr	r3, [pc, #24]	@ (800547c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	0a1b      	lsrs	r3, r3, #8
 8005468:	f003 0307 	and.w	r3, r3, #7
 800546c:	4904      	ldr	r1, [pc, #16]	@ (8005480 <HAL_RCC_GetPCLK1Freq+0x28>)
 800546e:	5ccb      	ldrb	r3, [r1, r3]
 8005470:	f003 031f 	and.w	r3, r3, #31
 8005474:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005478:	4618      	mov	r0, r3
 800547a:	bd80      	pop	{r7, pc}
 800547c:	40021000 	.word	0x40021000
 8005480:	080122e0 	.word	0x080122e0

08005484 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005488:	f7ff ffda 	bl	8005440 <HAL_RCC_GetHCLKFreq>
 800548c:	4602      	mov	r2, r0
 800548e:	4b06      	ldr	r3, [pc, #24]	@ (80054a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	0adb      	lsrs	r3, r3, #11
 8005494:	f003 0307 	and.w	r3, r3, #7
 8005498:	4904      	ldr	r1, [pc, #16]	@ (80054ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800549a:	5ccb      	ldrb	r3, [r1, r3]
 800549c:	f003 031f 	and.w	r3, r3, #31
 80054a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	bd80      	pop	{r7, pc}
 80054a8:	40021000 	.word	0x40021000
 80054ac:	080122e0 	.word	0x080122e0

080054b0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b083      	sub	sp, #12
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	220f      	movs	r2, #15
 80054be:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80054c0:	4b12      	ldr	r3, [pc, #72]	@ (800550c <HAL_RCC_GetClockConfig+0x5c>)
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	f003 0203 	and.w	r2, r3, #3
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80054cc:	4b0f      	ldr	r3, [pc, #60]	@ (800550c <HAL_RCC_GetClockConfig+0x5c>)
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80054d8:	4b0c      	ldr	r3, [pc, #48]	@ (800550c <HAL_RCC_GetClockConfig+0x5c>)
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80054e4:	4b09      	ldr	r3, [pc, #36]	@ (800550c <HAL_RCC_GetClockConfig+0x5c>)
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	08db      	lsrs	r3, r3, #3
 80054ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80054f2:	4b07      	ldr	r3, [pc, #28]	@ (8005510 <HAL_RCC_GetClockConfig+0x60>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0207 	and.w	r2, r3, #7
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	601a      	str	r2, [r3, #0]
}
 80054fe:	bf00      	nop
 8005500:	370c      	adds	r7, #12
 8005502:	46bd      	mov	sp, r7
 8005504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005508:	4770      	bx	lr
 800550a:	bf00      	nop
 800550c:	40021000 	.word	0x40021000
 8005510:	40022000 	.word	0x40022000

08005514 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b086      	sub	sp, #24
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800551c:	2300      	movs	r3, #0
 800551e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005520:	4b2a      	ldr	r3, [pc, #168]	@ (80055cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005524:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005528:	2b00      	cmp	r3, #0
 800552a:	d003      	beq.n	8005534 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800552c:	f7ff f8f0 	bl	8004710 <HAL_PWREx_GetVoltageRange>
 8005530:	6178      	str	r0, [r7, #20]
 8005532:	e014      	b.n	800555e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005534:	4b25      	ldr	r3, [pc, #148]	@ (80055cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005538:	4a24      	ldr	r2, [pc, #144]	@ (80055cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800553a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800553e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005540:	4b22      	ldr	r3, [pc, #136]	@ (80055cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005544:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005548:	60fb      	str	r3, [r7, #12]
 800554a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800554c:	f7ff f8e0 	bl	8004710 <HAL_PWREx_GetVoltageRange>
 8005550:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005552:	4b1e      	ldr	r3, [pc, #120]	@ (80055cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005556:	4a1d      	ldr	r2, [pc, #116]	@ (80055cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005558:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800555c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005564:	d10b      	bne.n	800557e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2b80      	cmp	r3, #128	@ 0x80
 800556a:	d919      	bls.n	80055a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2ba0      	cmp	r3, #160	@ 0xa0
 8005570:	d902      	bls.n	8005578 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005572:	2302      	movs	r3, #2
 8005574:	613b      	str	r3, [r7, #16]
 8005576:	e013      	b.n	80055a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005578:	2301      	movs	r3, #1
 800557a:	613b      	str	r3, [r7, #16]
 800557c:	e010      	b.n	80055a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2b80      	cmp	r3, #128	@ 0x80
 8005582:	d902      	bls.n	800558a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005584:	2303      	movs	r3, #3
 8005586:	613b      	str	r3, [r7, #16]
 8005588:	e00a      	b.n	80055a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2b80      	cmp	r3, #128	@ 0x80
 800558e:	d102      	bne.n	8005596 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005590:	2302      	movs	r3, #2
 8005592:	613b      	str	r3, [r7, #16]
 8005594:	e004      	b.n	80055a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2b70      	cmp	r3, #112	@ 0x70
 800559a:	d101      	bne.n	80055a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800559c:	2301      	movs	r3, #1
 800559e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80055a0:	4b0b      	ldr	r3, [pc, #44]	@ (80055d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f023 0207 	bic.w	r2, r3, #7
 80055a8:	4909      	ldr	r1, [pc, #36]	@ (80055d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80055b0:	4b07      	ldr	r3, [pc, #28]	@ (80055d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f003 0307 	and.w	r3, r3, #7
 80055b8:	693a      	ldr	r2, [r7, #16]
 80055ba:	429a      	cmp	r2, r3
 80055bc:	d001      	beq.n	80055c2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	e000      	b.n	80055c4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80055c2:	2300      	movs	r3, #0
}
 80055c4:	4618      	mov	r0, r3
 80055c6:	3718      	adds	r7, #24
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}
 80055cc:	40021000 	.word	0x40021000
 80055d0:	40022000 	.word	0x40022000

080055d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b086      	sub	sp, #24
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80055dc:	2300      	movs	r3, #0
 80055de:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80055e0:	2300      	movs	r3, #0
 80055e2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d041      	beq.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055f4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80055f8:	d02a      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80055fa:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80055fe:	d824      	bhi.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005600:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005604:	d008      	beq.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005606:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800560a:	d81e      	bhi.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800560c:	2b00      	cmp	r3, #0
 800560e:	d00a      	beq.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005610:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005614:	d010      	beq.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005616:	e018      	b.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005618:	4b86      	ldr	r3, [pc, #536]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800561a:	68db      	ldr	r3, [r3, #12]
 800561c:	4a85      	ldr	r2, [pc, #532]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800561e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005622:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005624:	e015      	b.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	3304      	adds	r3, #4
 800562a:	2100      	movs	r1, #0
 800562c:	4618      	mov	r0, r3
 800562e:	f000 facb 	bl	8005bc8 <RCCEx_PLLSAI1_Config>
 8005632:	4603      	mov	r3, r0
 8005634:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005636:	e00c      	b.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	3320      	adds	r3, #32
 800563c:	2100      	movs	r1, #0
 800563e:	4618      	mov	r0, r3
 8005640:	f000 fbb6 	bl	8005db0 <RCCEx_PLLSAI2_Config>
 8005644:	4603      	mov	r3, r0
 8005646:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005648:	e003      	b.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	74fb      	strb	r3, [r7, #19]
      break;
 800564e:	e000      	b.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005650:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005652:	7cfb      	ldrb	r3, [r7, #19]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d10b      	bne.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005658:	4b76      	ldr	r3, [pc, #472]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800565a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800565e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005666:	4973      	ldr	r1, [pc, #460]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005668:	4313      	orrs	r3, r2
 800566a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800566e:	e001      	b.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005670:	7cfb      	ldrb	r3, [r7, #19]
 8005672:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800567c:	2b00      	cmp	r3, #0
 800567e:	d041      	beq.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005684:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005688:	d02a      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800568a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800568e:	d824      	bhi.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005690:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005694:	d008      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005696:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800569a:	d81e      	bhi.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x106>
 800569c:	2b00      	cmp	r3, #0
 800569e:	d00a      	beq.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80056a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056a4:	d010      	beq.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80056a6:	e018      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80056a8:	4b62      	ldr	r3, [pc, #392]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	4a61      	ldr	r2, [pc, #388]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056b2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80056b4:	e015      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	3304      	adds	r3, #4
 80056ba:	2100      	movs	r1, #0
 80056bc:	4618      	mov	r0, r3
 80056be:	f000 fa83 	bl	8005bc8 <RCCEx_PLLSAI1_Config>
 80056c2:	4603      	mov	r3, r0
 80056c4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80056c6:	e00c      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	3320      	adds	r3, #32
 80056cc:	2100      	movs	r1, #0
 80056ce:	4618      	mov	r0, r3
 80056d0:	f000 fb6e 	bl	8005db0 <RCCEx_PLLSAI2_Config>
 80056d4:	4603      	mov	r3, r0
 80056d6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80056d8:	e003      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	74fb      	strb	r3, [r7, #19]
      break;
 80056de:	e000      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80056e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80056e2:	7cfb      	ldrb	r3, [r7, #19]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d10b      	bne.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80056e8:	4b52      	ldr	r3, [pc, #328]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056ee:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80056f6:	494f      	ldr	r1, [pc, #316]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056f8:	4313      	orrs	r3, r2
 80056fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80056fe:	e001      	b.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005700:	7cfb      	ldrb	r3, [r7, #19]
 8005702:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800570c:	2b00      	cmp	r3, #0
 800570e:	f000 80a0 	beq.w	8005852 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005712:	2300      	movs	r3, #0
 8005714:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005716:	4b47      	ldr	r3, [pc, #284]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800571a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800571e:	2b00      	cmp	r3, #0
 8005720:	d101      	bne.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005722:	2301      	movs	r3, #1
 8005724:	e000      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005726:	2300      	movs	r3, #0
 8005728:	2b00      	cmp	r3, #0
 800572a:	d00d      	beq.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800572c:	4b41      	ldr	r3, [pc, #260]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800572e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005730:	4a40      	ldr	r2, [pc, #256]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005732:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005736:	6593      	str	r3, [r2, #88]	@ 0x58
 8005738:	4b3e      	ldr	r3, [pc, #248]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800573a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800573c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005740:	60bb      	str	r3, [r7, #8]
 8005742:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005744:	2301      	movs	r3, #1
 8005746:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005748:	4b3b      	ldr	r3, [pc, #236]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a3a      	ldr	r2, [pc, #232]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800574e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005752:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005754:	f7fd ffee 	bl	8003734 <HAL_GetTick>
 8005758:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800575a:	e009      	b.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800575c:	f7fd ffea 	bl	8003734 <HAL_GetTick>
 8005760:	4602      	mov	r2, r0
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	1ad3      	subs	r3, r2, r3
 8005766:	2b02      	cmp	r3, #2
 8005768:	d902      	bls.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800576a:	2303      	movs	r3, #3
 800576c:	74fb      	strb	r3, [r7, #19]
        break;
 800576e:	e005      	b.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005770:	4b31      	ldr	r3, [pc, #196]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005778:	2b00      	cmp	r3, #0
 800577a:	d0ef      	beq.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800577c:	7cfb      	ldrb	r3, [r7, #19]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d15c      	bne.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005782:	4b2c      	ldr	r3, [pc, #176]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005784:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005788:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800578c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d01f      	beq.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800579a:	697a      	ldr	r2, [r7, #20]
 800579c:	429a      	cmp	r2, r3
 800579e:	d019      	beq.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80057a0:	4b24      	ldr	r3, [pc, #144]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057aa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80057ac:	4b21      	ldr	r3, [pc, #132]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057b2:	4a20      	ldr	r2, [pc, #128]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80057bc:	4b1d      	ldr	r3, [pc, #116]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057c2:	4a1c      	ldr	r2, [pc, #112]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80057cc:	4a19      	ldr	r2, [pc, #100]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	f003 0301 	and.w	r3, r3, #1
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d016      	beq.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057de:	f7fd ffa9 	bl	8003734 <HAL_GetTick>
 80057e2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057e4:	e00b      	b.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057e6:	f7fd ffa5 	bl	8003734 <HAL_GetTick>
 80057ea:	4602      	mov	r2, r0
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	1ad3      	subs	r3, r2, r3
 80057f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d902      	bls.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80057f8:	2303      	movs	r3, #3
 80057fa:	74fb      	strb	r3, [r7, #19]
            break;
 80057fc:	e006      	b.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005800:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005804:	f003 0302 	and.w	r3, r3, #2
 8005808:	2b00      	cmp	r3, #0
 800580a:	d0ec      	beq.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800580c:	7cfb      	ldrb	r3, [r7, #19]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d10c      	bne.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005812:	4b08      	ldr	r3, [pc, #32]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005814:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005818:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005822:	4904      	ldr	r1, [pc, #16]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005824:	4313      	orrs	r3, r2
 8005826:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800582a:	e009      	b.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800582c:	7cfb      	ldrb	r3, [r7, #19]
 800582e:	74bb      	strb	r3, [r7, #18]
 8005830:	e006      	b.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005832:	bf00      	nop
 8005834:	40021000 	.word	0x40021000
 8005838:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800583c:	7cfb      	ldrb	r3, [r7, #19]
 800583e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005840:	7c7b      	ldrb	r3, [r7, #17]
 8005842:	2b01      	cmp	r3, #1
 8005844:	d105      	bne.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005846:	4b9e      	ldr	r3, [pc, #632]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800584a:	4a9d      	ldr	r2, [pc, #628]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800584c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005850:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 0301 	and.w	r3, r3, #1
 800585a:	2b00      	cmp	r3, #0
 800585c:	d00a      	beq.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800585e:	4b98      	ldr	r3, [pc, #608]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005860:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005864:	f023 0203 	bic.w	r2, r3, #3
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800586c:	4994      	ldr	r1, [pc, #592]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800586e:	4313      	orrs	r3, r2
 8005870:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 0302 	and.w	r3, r3, #2
 800587c:	2b00      	cmp	r3, #0
 800587e:	d00a      	beq.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005880:	4b8f      	ldr	r3, [pc, #572]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005882:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005886:	f023 020c 	bic.w	r2, r3, #12
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800588e:	498c      	ldr	r1, [pc, #560]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005890:	4313      	orrs	r3, r2
 8005892:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f003 0304 	and.w	r3, r3, #4
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d00a      	beq.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80058a2:	4b87      	ldr	r3, [pc, #540]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058a8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058b0:	4983      	ldr	r1, [pc, #524]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058b2:	4313      	orrs	r3, r2
 80058b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f003 0308 	and.w	r3, r3, #8
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d00a      	beq.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80058c4:	4b7e      	ldr	r3, [pc, #504]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058ca:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058d2:	497b      	ldr	r1, [pc, #492]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058d4:	4313      	orrs	r3, r2
 80058d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f003 0310 	and.w	r3, r3, #16
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00a      	beq.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80058e6:	4b76      	ldr	r3, [pc, #472]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058f4:	4972      	ldr	r1, [pc, #456]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058f6:	4313      	orrs	r3, r2
 80058f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 0320 	and.w	r3, r3, #32
 8005904:	2b00      	cmp	r3, #0
 8005906:	d00a      	beq.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005908:	4b6d      	ldr	r3, [pc, #436]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800590a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800590e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005916:	496a      	ldr	r1, [pc, #424]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005918:	4313      	orrs	r3, r2
 800591a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005926:	2b00      	cmp	r3, #0
 8005928:	d00a      	beq.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800592a:	4b65      	ldr	r3, [pc, #404]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800592c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005930:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005938:	4961      	ldr	r1, [pc, #388]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800593a:	4313      	orrs	r3, r2
 800593c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005948:	2b00      	cmp	r3, #0
 800594a:	d00a      	beq.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800594c:	4b5c      	ldr	r3, [pc, #368]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800594e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005952:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800595a:	4959      	ldr	r1, [pc, #356]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800595c:	4313      	orrs	r3, r2
 800595e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800596a:	2b00      	cmp	r3, #0
 800596c:	d00a      	beq.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800596e:	4b54      	ldr	r3, [pc, #336]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005970:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005974:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800597c:	4950      	ldr	r1, [pc, #320]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800597e:	4313      	orrs	r3, r2
 8005980:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800598c:	2b00      	cmp	r3, #0
 800598e:	d00a      	beq.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005990:	4b4b      	ldr	r3, [pc, #300]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005992:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005996:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800599e:	4948      	ldr	r1, [pc, #288]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059a0:	4313      	orrs	r3, r2
 80059a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d00a      	beq.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80059b2:	4b43      	ldr	r3, [pc, #268]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059b8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059c0:	493f      	ldr	r1, [pc, #252]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059c2:	4313      	orrs	r3, r2
 80059c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d028      	beq.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80059d4:	4b3a      	ldr	r3, [pc, #232]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059da:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059e2:	4937      	ldr	r1, [pc, #220]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059e4:	4313      	orrs	r3, r2
 80059e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059f2:	d106      	bne.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059f4:	4b32      	ldr	r3, [pc, #200]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	4a31      	ldr	r2, [pc, #196]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059fe:	60d3      	str	r3, [r2, #12]
 8005a00:	e011      	b.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a06:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a0a:	d10c      	bne.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	3304      	adds	r3, #4
 8005a10:	2101      	movs	r1, #1
 8005a12:	4618      	mov	r0, r3
 8005a14:	f000 f8d8 	bl	8005bc8 <RCCEx_PLLSAI1_Config>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005a1c:	7cfb      	ldrb	r3, [r7, #19]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d001      	beq.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005a22:	7cfb      	ldrb	r3, [r7, #19]
 8005a24:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d028      	beq.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005a32:	4b23      	ldr	r3, [pc, #140]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a38:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a40:	491f      	ldr	r1, [pc, #124]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a42:	4313      	orrs	r3, r2
 8005a44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a4c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a50:	d106      	bne.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a52:	4b1b      	ldr	r3, [pc, #108]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a54:	68db      	ldr	r3, [r3, #12]
 8005a56:	4a1a      	ldr	r2, [pc, #104]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a58:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a5c:	60d3      	str	r3, [r2, #12]
 8005a5e:	e011      	b.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a64:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a68:	d10c      	bne.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	3304      	adds	r3, #4
 8005a6e:	2101      	movs	r1, #1
 8005a70:	4618      	mov	r0, r3
 8005a72:	f000 f8a9 	bl	8005bc8 <RCCEx_PLLSAI1_Config>
 8005a76:	4603      	mov	r3, r0
 8005a78:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a7a:	7cfb      	ldrb	r3, [r7, #19]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d001      	beq.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005a80:	7cfb      	ldrb	r3, [r7, #19]
 8005a82:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d02b      	beq.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005a90:	4b0b      	ldr	r3, [pc, #44]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a96:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a9e:	4908      	ldr	r1, [pc, #32]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005aaa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005aae:	d109      	bne.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ab0:	4b03      	ldr	r3, [pc, #12]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ab2:	68db      	ldr	r3, [r3, #12]
 8005ab4:	4a02      	ldr	r2, [pc, #8]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ab6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005aba:	60d3      	str	r3, [r2, #12]
 8005abc:	e014      	b.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005abe:	bf00      	nop
 8005ac0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ac8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005acc:	d10c      	bne.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	3304      	adds	r3, #4
 8005ad2:	2101      	movs	r1, #1
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f000 f877 	bl	8005bc8 <RCCEx_PLLSAI1_Config>
 8005ada:	4603      	mov	r3, r0
 8005adc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ade:	7cfb      	ldrb	r3, [r7, #19]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d001      	beq.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005ae4:	7cfb      	ldrb	r3, [r7, #19]
 8005ae6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d02f      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005af4:	4b2b      	ldr	r3, [pc, #172]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005afa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b02:	4928      	ldr	r1, [pc, #160]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b04:	4313      	orrs	r3, r2
 8005b06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b12:	d10d      	bne.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	3304      	adds	r3, #4
 8005b18:	2102      	movs	r1, #2
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f000 f854 	bl	8005bc8 <RCCEx_PLLSAI1_Config>
 8005b20:	4603      	mov	r3, r0
 8005b22:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b24:	7cfb      	ldrb	r3, [r7, #19]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d014      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005b2a:	7cfb      	ldrb	r3, [r7, #19]
 8005b2c:	74bb      	strb	r3, [r7, #18]
 8005b2e:	e011      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b38:	d10c      	bne.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	3320      	adds	r3, #32
 8005b3e:	2102      	movs	r1, #2
 8005b40:	4618      	mov	r0, r3
 8005b42:	f000 f935 	bl	8005db0 <RCCEx_PLLSAI2_Config>
 8005b46:	4603      	mov	r3, r0
 8005b48:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b4a:	7cfb      	ldrb	r3, [r7, #19]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d001      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005b50:	7cfb      	ldrb	r3, [r7, #19]
 8005b52:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d00a      	beq.n	8005b76 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005b60:	4b10      	ldr	r3, [pc, #64]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b66:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b6e:	490d      	ldr	r1, [pc, #52]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b70:	4313      	orrs	r3, r2
 8005b72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d00b      	beq.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005b82:	4b08      	ldr	r3, [pc, #32]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b88:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b92:	4904      	ldr	r1, [pc, #16]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b94:	4313      	orrs	r3, r2
 8005b96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005b9a:	7cbb      	ldrb	r3, [r7, #18]
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	3718      	adds	r7, #24
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}
 8005ba4:	40021000 	.word	0x40021000

08005ba8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005bac:	4b05      	ldr	r3, [pc, #20]	@ (8005bc4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a04      	ldr	r2, [pc, #16]	@ (8005bc4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005bb2:	f043 0304 	orr.w	r3, r3, #4
 8005bb6:	6013      	str	r3, [r2, #0]
}
 8005bb8:	bf00      	nop
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr
 8005bc2:	bf00      	nop
 8005bc4:	40021000 	.word	0x40021000

08005bc8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b084      	sub	sp, #16
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005bd6:	4b75      	ldr	r3, [pc, #468]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	f003 0303 	and.w	r3, r3, #3
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d018      	beq.n	8005c14 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005be2:	4b72      	ldr	r3, [pc, #456]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	f003 0203 	and.w	r2, r3, #3
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d10d      	bne.n	8005c0e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
       ||
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d009      	beq.n	8005c0e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005bfa:	4b6c      	ldr	r3, [pc, #432]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bfc:	68db      	ldr	r3, [r3, #12]
 8005bfe:	091b      	lsrs	r3, r3, #4
 8005c00:	f003 0307 	and.w	r3, r3, #7
 8005c04:	1c5a      	adds	r2, r3, #1
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	685b      	ldr	r3, [r3, #4]
       ||
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d047      	beq.n	8005c9e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	73fb      	strb	r3, [r7, #15]
 8005c12:	e044      	b.n	8005c9e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	2b03      	cmp	r3, #3
 8005c1a:	d018      	beq.n	8005c4e <RCCEx_PLLSAI1_Config+0x86>
 8005c1c:	2b03      	cmp	r3, #3
 8005c1e:	d825      	bhi.n	8005c6c <RCCEx_PLLSAI1_Config+0xa4>
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d002      	beq.n	8005c2a <RCCEx_PLLSAI1_Config+0x62>
 8005c24:	2b02      	cmp	r3, #2
 8005c26:	d009      	beq.n	8005c3c <RCCEx_PLLSAI1_Config+0x74>
 8005c28:	e020      	b.n	8005c6c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005c2a:	4b60      	ldr	r3, [pc, #384]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 0302 	and.w	r3, r3, #2
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d11d      	bne.n	8005c72 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c3a:	e01a      	b.n	8005c72 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005c3c:	4b5b      	ldr	r3, [pc, #364]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d116      	bne.n	8005c76 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c4c:	e013      	b.n	8005c76 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005c4e:	4b57      	ldr	r3, [pc, #348]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d10f      	bne.n	8005c7a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005c5a:	4b54      	ldr	r3, [pc, #336]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d109      	bne.n	8005c7a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005c6a:	e006      	b.n	8005c7a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	73fb      	strb	r3, [r7, #15]
      break;
 8005c70:	e004      	b.n	8005c7c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005c72:	bf00      	nop
 8005c74:	e002      	b.n	8005c7c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005c76:	bf00      	nop
 8005c78:	e000      	b.n	8005c7c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005c7a:	bf00      	nop
    }

    if(status == HAL_OK)
 8005c7c:	7bfb      	ldrb	r3, [r7, #15]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d10d      	bne.n	8005c9e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005c82:	4b4a      	ldr	r3, [pc, #296]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6819      	ldr	r1, [r3, #0]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	3b01      	subs	r3, #1
 8005c94:	011b      	lsls	r3, r3, #4
 8005c96:	430b      	orrs	r3, r1
 8005c98:	4944      	ldr	r1, [pc, #272]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005c9e:	7bfb      	ldrb	r3, [r7, #15]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d17d      	bne.n	8005da0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005ca4:	4b41      	ldr	r3, [pc, #260]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a40      	ldr	r2, [pc, #256]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005caa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005cae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cb0:	f7fd fd40 	bl	8003734 <HAL_GetTick>
 8005cb4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005cb6:	e009      	b.n	8005ccc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005cb8:	f7fd fd3c 	bl	8003734 <HAL_GetTick>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	2b02      	cmp	r3, #2
 8005cc4:	d902      	bls.n	8005ccc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	73fb      	strb	r3, [r7, #15]
        break;
 8005cca:	e005      	b.n	8005cd8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005ccc:	4b37      	ldr	r3, [pc, #220]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d1ef      	bne.n	8005cb8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005cd8:	7bfb      	ldrb	r3, [r7, #15]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d160      	bne.n	8005da0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d111      	bne.n	8005d08 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005ce4:	4b31      	ldr	r3, [pc, #196]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ce6:	691b      	ldr	r3, [r3, #16]
 8005ce8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005cec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cf0:	687a      	ldr	r2, [r7, #4]
 8005cf2:	6892      	ldr	r2, [r2, #8]
 8005cf4:	0211      	lsls	r1, r2, #8
 8005cf6:	687a      	ldr	r2, [r7, #4]
 8005cf8:	68d2      	ldr	r2, [r2, #12]
 8005cfa:	0912      	lsrs	r2, r2, #4
 8005cfc:	0452      	lsls	r2, r2, #17
 8005cfe:	430a      	orrs	r2, r1
 8005d00:	492a      	ldr	r1, [pc, #168]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d02:	4313      	orrs	r3, r2
 8005d04:	610b      	str	r3, [r1, #16]
 8005d06:	e027      	b.n	8005d58 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d112      	bne.n	8005d34 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d0e:	4b27      	ldr	r3, [pc, #156]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d10:	691b      	ldr	r3, [r3, #16]
 8005d12:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005d16:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005d1a:	687a      	ldr	r2, [r7, #4]
 8005d1c:	6892      	ldr	r2, [r2, #8]
 8005d1e:	0211      	lsls	r1, r2, #8
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	6912      	ldr	r2, [r2, #16]
 8005d24:	0852      	lsrs	r2, r2, #1
 8005d26:	3a01      	subs	r2, #1
 8005d28:	0552      	lsls	r2, r2, #21
 8005d2a:	430a      	orrs	r2, r1
 8005d2c:	491f      	ldr	r1, [pc, #124]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	610b      	str	r3, [r1, #16]
 8005d32:	e011      	b.n	8005d58 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d34:	4b1d      	ldr	r3, [pc, #116]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d36:	691b      	ldr	r3, [r3, #16]
 8005d38:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005d3c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	6892      	ldr	r2, [r2, #8]
 8005d44:	0211      	lsls	r1, r2, #8
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	6952      	ldr	r2, [r2, #20]
 8005d4a:	0852      	lsrs	r2, r2, #1
 8005d4c:	3a01      	subs	r2, #1
 8005d4e:	0652      	lsls	r2, r2, #25
 8005d50:	430a      	orrs	r2, r1
 8005d52:	4916      	ldr	r1, [pc, #88]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d54:	4313      	orrs	r3, r2
 8005d56:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005d58:	4b14      	ldr	r3, [pc, #80]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a13      	ldr	r2, [pc, #76]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d5e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005d62:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d64:	f7fd fce6 	bl	8003734 <HAL_GetTick>
 8005d68:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005d6a:	e009      	b.n	8005d80 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005d6c:	f7fd fce2 	bl	8003734 <HAL_GetTick>
 8005d70:	4602      	mov	r2, r0
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	1ad3      	subs	r3, r2, r3
 8005d76:	2b02      	cmp	r3, #2
 8005d78:	d902      	bls.n	8005d80 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005d7a:	2303      	movs	r3, #3
 8005d7c:	73fb      	strb	r3, [r7, #15]
          break;
 8005d7e:	e005      	b.n	8005d8c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005d80:	4b0a      	ldr	r3, [pc, #40]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d0ef      	beq.n	8005d6c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005d8c:	7bfb      	ldrb	r3, [r7, #15]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d106      	bne.n	8005da0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005d92:	4b06      	ldr	r3, [pc, #24]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d94:	691a      	ldr	r2, [r3, #16]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	699b      	ldr	r3, [r3, #24]
 8005d9a:	4904      	ldr	r1, [pc, #16]	@ (8005dac <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3710      	adds	r7, #16
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}
 8005daa:	bf00      	nop
 8005dac:	40021000 	.word	0x40021000

08005db0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b084      	sub	sp, #16
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
 8005db8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005dbe:	4b6a      	ldr	r3, [pc, #424]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dc0:	68db      	ldr	r3, [r3, #12]
 8005dc2:	f003 0303 	and.w	r3, r3, #3
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d018      	beq.n	8005dfc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005dca:	4b67      	ldr	r3, [pc, #412]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dcc:	68db      	ldr	r3, [r3, #12]
 8005dce:	f003 0203 	and.w	r2, r3, #3
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d10d      	bne.n	8005df6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
       ||
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d009      	beq.n	8005df6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005de2:	4b61      	ldr	r3, [pc, #388]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	091b      	lsrs	r3, r3, #4
 8005de8:	f003 0307 	and.w	r3, r3, #7
 8005dec:	1c5a      	adds	r2, r3, #1
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	685b      	ldr	r3, [r3, #4]
       ||
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d047      	beq.n	8005e86 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	73fb      	strb	r3, [r7, #15]
 8005dfa:	e044      	b.n	8005e86 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	2b03      	cmp	r3, #3
 8005e02:	d018      	beq.n	8005e36 <RCCEx_PLLSAI2_Config+0x86>
 8005e04:	2b03      	cmp	r3, #3
 8005e06:	d825      	bhi.n	8005e54 <RCCEx_PLLSAI2_Config+0xa4>
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d002      	beq.n	8005e12 <RCCEx_PLLSAI2_Config+0x62>
 8005e0c:	2b02      	cmp	r3, #2
 8005e0e:	d009      	beq.n	8005e24 <RCCEx_PLLSAI2_Config+0x74>
 8005e10:	e020      	b.n	8005e54 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005e12:	4b55      	ldr	r3, [pc, #340]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 0302 	and.w	r3, r3, #2
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d11d      	bne.n	8005e5a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e22:	e01a      	b.n	8005e5a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005e24:	4b50      	ldr	r3, [pc, #320]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d116      	bne.n	8005e5e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005e30:	2301      	movs	r3, #1
 8005e32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e34:	e013      	b.n	8005e5e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005e36:	4b4c      	ldr	r3, [pc, #304]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d10f      	bne.n	8005e62 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005e42:	4b49      	ldr	r3, [pc, #292]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d109      	bne.n	8005e62 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005e52:	e006      	b.n	8005e62 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	73fb      	strb	r3, [r7, #15]
      break;
 8005e58:	e004      	b.n	8005e64 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005e5a:	bf00      	nop
 8005e5c:	e002      	b.n	8005e64 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005e5e:	bf00      	nop
 8005e60:	e000      	b.n	8005e64 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005e62:	bf00      	nop
    }

    if(status == HAL_OK)
 8005e64:	7bfb      	ldrb	r3, [r7, #15]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d10d      	bne.n	8005e86 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005e6a:	4b3f      	ldr	r3, [pc, #252]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e6c:	68db      	ldr	r3, [r3, #12]
 8005e6e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6819      	ldr	r1, [r3, #0]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	3b01      	subs	r3, #1
 8005e7c:	011b      	lsls	r3, r3, #4
 8005e7e:	430b      	orrs	r3, r1
 8005e80:	4939      	ldr	r1, [pc, #228]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e82:	4313      	orrs	r3, r2
 8005e84:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005e86:	7bfb      	ldrb	r3, [r7, #15]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d167      	bne.n	8005f5c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005e8c:	4b36      	ldr	r3, [pc, #216]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a35      	ldr	r2, [pc, #212]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e98:	f7fd fc4c 	bl	8003734 <HAL_GetTick>
 8005e9c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005e9e:	e009      	b.n	8005eb4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005ea0:	f7fd fc48 	bl	8003734 <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d902      	bls.n	8005eb4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	73fb      	strb	r3, [r7, #15]
        break;
 8005eb2:	e005      	b.n	8005ec0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005eb4:	4b2c      	ldr	r3, [pc, #176]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d1ef      	bne.n	8005ea0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005ec0:	7bfb      	ldrb	r3, [r7, #15]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d14a      	bne.n	8005f5c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d111      	bne.n	8005ef0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005ecc:	4b26      	ldr	r3, [pc, #152]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ece:	695b      	ldr	r3, [r3, #20]
 8005ed0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005ed4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ed8:	687a      	ldr	r2, [r7, #4]
 8005eda:	6892      	ldr	r2, [r2, #8]
 8005edc:	0211      	lsls	r1, r2, #8
 8005ede:	687a      	ldr	r2, [r7, #4]
 8005ee0:	68d2      	ldr	r2, [r2, #12]
 8005ee2:	0912      	lsrs	r2, r2, #4
 8005ee4:	0452      	lsls	r2, r2, #17
 8005ee6:	430a      	orrs	r2, r1
 8005ee8:	491f      	ldr	r1, [pc, #124]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eea:	4313      	orrs	r3, r2
 8005eec:	614b      	str	r3, [r1, #20]
 8005eee:	e011      	b.n	8005f14 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ef2:	695b      	ldr	r3, [r3, #20]
 8005ef4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005ef8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005efc:	687a      	ldr	r2, [r7, #4]
 8005efe:	6892      	ldr	r2, [r2, #8]
 8005f00:	0211      	lsls	r1, r2, #8
 8005f02:	687a      	ldr	r2, [r7, #4]
 8005f04:	6912      	ldr	r2, [r2, #16]
 8005f06:	0852      	lsrs	r2, r2, #1
 8005f08:	3a01      	subs	r2, #1
 8005f0a:	0652      	lsls	r2, r2, #25
 8005f0c:	430a      	orrs	r2, r1
 8005f0e:	4916      	ldr	r1, [pc, #88]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f10:	4313      	orrs	r3, r2
 8005f12:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005f14:	4b14      	ldr	r3, [pc, #80]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a13      	ldr	r2, [pc, #76]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f1e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f20:	f7fd fc08 	bl	8003734 <HAL_GetTick>
 8005f24:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005f26:	e009      	b.n	8005f3c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005f28:	f7fd fc04 	bl	8003734 <HAL_GetTick>
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	1ad3      	subs	r3, r2, r3
 8005f32:	2b02      	cmp	r3, #2
 8005f34:	d902      	bls.n	8005f3c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005f36:	2303      	movs	r3, #3
 8005f38:	73fb      	strb	r3, [r7, #15]
          break;
 8005f3a:	e005      	b.n	8005f48 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d0ef      	beq.n	8005f28 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005f48:	7bfb      	ldrb	r3, [r7, #15]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d106      	bne.n	8005f5c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005f4e:	4b06      	ldr	r3, [pc, #24]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f50:	695a      	ldr	r2, [r3, #20]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	4904      	ldr	r1, [pc, #16]	@ (8005f68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	3710      	adds	r7, #16
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd80      	pop	{r7, pc}
 8005f66:	bf00      	nop
 8005f68:	40021000 	.word	0x40021000

08005f6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b084      	sub	sp, #16
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d101      	bne.n	8005f7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e095      	b.n	80060aa <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d108      	bne.n	8005f98 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f8e:	d009      	beq.n	8005fa4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2200      	movs	r2, #0
 8005f94:	61da      	str	r2, [r3, #28]
 8005f96:	e005      	b.n	8005fa4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d106      	bne.n	8005fc4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f7fb fc0a 	bl	80017d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2202      	movs	r2, #2
 8005fc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fda:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	68db      	ldr	r3, [r3, #12]
 8005fe0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005fe4:	d902      	bls.n	8005fec <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	60fb      	str	r3, [r7, #12]
 8005fea:	e002      	b.n	8005ff2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005fec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ff0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	68db      	ldr	r3, [r3, #12]
 8005ff6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005ffa:	d007      	beq.n	800600c <HAL_SPI_Init+0xa0>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	68db      	ldr	r3, [r3, #12]
 8006000:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006004:	d002      	beq.n	800600c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2200      	movs	r2, #0
 800600a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800601c:	431a      	orrs	r2, r3
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	691b      	ldr	r3, [r3, #16]
 8006022:	f003 0302 	and.w	r3, r3, #2
 8006026:	431a      	orrs	r2, r3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	695b      	ldr	r3, [r3, #20]
 800602c:	f003 0301 	and.w	r3, r3, #1
 8006030:	431a      	orrs	r2, r3
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	699b      	ldr	r3, [r3, #24]
 8006036:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800603a:	431a      	orrs	r2, r3
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	69db      	ldr	r3, [r3, #28]
 8006040:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006044:	431a      	orrs	r2, r3
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a1b      	ldr	r3, [r3, #32]
 800604a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800604e:	ea42 0103 	orr.w	r1, r2, r3
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006056:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	430a      	orrs	r2, r1
 8006060:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	699b      	ldr	r3, [r3, #24]
 8006066:	0c1b      	lsrs	r3, r3, #16
 8006068:	f003 0204 	and.w	r2, r3, #4
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006070:	f003 0310 	and.w	r3, r3, #16
 8006074:	431a      	orrs	r2, r3
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800607a:	f003 0308 	and.w	r3, r3, #8
 800607e:	431a      	orrs	r2, r3
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	68db      	ldr	r3, [r3, #12]
 8006084:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006088:	ea42 0103 	orr.w	r1, r2, r3
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	430a      	orrs	r2, r1
 8006098:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2200      	movs	r2, #0
 800609e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80060a8:	2300      	movs	r3, #0
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3710      	adds	r7, #16
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}

080060b2 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80060b2:	b580      	push	{r7, lr}
 80060b4:	b082      	sub	sp, #8
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d101      	bne.n	80060c4 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	e01a      	b.n	80060fa <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2202      	movs	r2, #2
 80060c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681a      	ldr	r2, [r3, #0]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060da:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	f7fb fbc7 	bl	8001870 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 80060f8:	2300      	movs	r3, #0
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3708      	adds	r7, #8
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}

08006102 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006102:	b580      	push	{r7, lr}
 8006104:	b088      	sub	sp, #32
 8006106:	af02      	add	r7, sp, #8
 8006108:	60f8      	str	r0, [r7, #12]
 800610a:	60b9      	str	r1, [r7, #8]
 800610c:	603b      	str	r3, [r7, #0]
 800610e:	4613      	mov	r3, r2
 8006110:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006118:	b2db      	uxtb	r3, r3
 800611a:	2b01      	cmp	r3, #1
 800611c:	d001      	beq.n	8006122 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800611e:	2302      	movs	r3, #2
 8006120:	e123      	b.n	800636a <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d002      	beq.n	800612e <HAL_SPI_Receive+0x2c>
 8006128:	88fb      	ldrh	r3, [r7, #6]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d101      	bne.n	8006132 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e11b      	b.n	800636a <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800613a:	d112      	bne.n	8006162 <HAL_SPI_Receive+0x60>
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d10e      	bne.n	8006162 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2204      	movs	r2, #4
 8006148:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800614c:	88fa      	ldrh	r2, [r7, #6]
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	9300      	str	r3, [sp, #0]
 8006152:	4613      	mov	r3, r2
 8006154:	68ba      	ldr	r2, [r7, #8]
 8006156:	68b9      	ldr	r1, [r7, #8]
 8006158:	68f8      	ldr	r0, [r7, #12]
 800615a:	f000 f90a 	bl	8006372 <HAL_SPI_TransmitReceive>
 800615e:	4603      	mov	r3, r0
 8006160:	e103      	b.n	800636a <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006162:	f7fd fae7 	bl	8003734 <HAL_GetTick>
 8006166:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800616e:	2b01      	cmp	r3, #1
 8006170:	d101      	bne.n	8006176 <HAL_SPI_Receive+0x74>
 8006172:	2302      	movs	r3, #2
 8006174:	e0f9      	b.n	800636a <HAL_SPI_Receive+0x268>
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2201      	movs	r2, #1
 800617a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2204      	movs	r2, #4
 8006182:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2200      	movs	r2, #0
 800618a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	68ba      	ldr	r2, [r7, #8]
 8006190:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	88fa      	ldrh	r2, [r7, #6]
 8006196:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	88fa      	ldrh	r2, [r7, #6]
 800619e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2200      	movs	r2, #0
 80061a6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2200      	movs	r2, #0
 80061ac:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2200      	movs	r2, #0
 80061b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2200      	movs	r2, #0
 80061b8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2200      	movs	r2, #0
 80061be:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	68db      	ldr	r3, [r3, #12]
 80061c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80061c8:	d908      	bls.n	80061dc <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	685a      	ldr	r2, [r3, #4]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80061d8:	605a      	str	r2, [r3, #4]
 80061da:	e007      	b.n	80061ec <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	685a      	ldr	r2, [r3, #4]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80061ea:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061f4:	d10f      	bne.n	8006216 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006204:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006214:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006220:	2b40      	cmp	r3, #64	@ 0x40
 8006222:	d007      	beq.n	8006234 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006232:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	68db      	ldr	r3, [r3, #12]
 8006238:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800623c:	d875      	bhi.n	800632a <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800623e:	e037      	b.n	80062b0 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	f003 0301 	and.w	r3, r3, #1
 800624a:	2b01      	cmp	r3, #1
 800624c:	d117      	bne.n	800627e <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f103 020c 	add.w	r2, r3, #12
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800625a:	7812      	ldrb	r2, [r2, #0]
 800625c:	b2d2      	uxtb	r2, r2
 800625e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006264:	1c5a      	adds	r2, r3, #1
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006270:	b29b      	uxth	r3, r3
 8006272:	3b01      	subs	r3, #1
 8006274:	b29a      	uxth	r2, r3
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800627c:	e018      	b.n	80062b0 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800627e:	f7fd fa59 	bl	8003734 <HAL_GetTick>
 8006282:	4602      	mov	r2, r0
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	1ad3      	subs	r3, r2, r3
 8006288:	683a      	ldr	r2, [r7, #0]
 800628a:	429a      	cmp	r2, r3
 800628c:	d803      	bhi.n	8006296 <HAL_SPI_Receive+0x194>
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006294:	d102      	bne.n	800629c <HAL_SPI_Receive+0x19a>
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d109      	bne.n	80062b0 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2201      	movs	r2, #1
 80062a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2200      	movs	r2, #0
 80062a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80062ac:	2303      	movs	r3, #3
 80062ae:	e05c      	b.n	800636a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80062b6:	b29b      	uxth	r3, r3
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d1c1      	bne.n	8006240 <HAL_SPI_Receive+0x13e>
 80062bc:	e03b      	b.n	8006336 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	f003 0301 	and.w	r3, r3, #1
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d115      	bne.n	80062f8 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68da      	ldr	r2, [r3, #12]
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062d6:	b292      	uxth	r2, r2
 80062d8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062de:	1c9a      	adds	r2, r3, #2
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	3b01      	subs	r3, #1
 80062ee:	b29a      	uxth	r2, r3
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80062f6:	e018      	b.n	800632a <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062f8:	f7fd fa1c 	bl	8003734 <HAL_GetTick>
 80062fc:	4602      	mov	r2, r0
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	1ad3      	subs	r3, r2, r3
 8006302:	683a      	ldr	r2, [r7, #0]
 8006304:	429a      	cmp	r2, r3
 8006306:	d803      	bhi.n	8006310 <HAL_SPI_Receive+0x20e>
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800630e:	d102      	bne.n	8006316 <HAL_SPI_Receive+0x214>
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d109      	bne.n	800632a <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2201      	movs	r2, #1
 800631a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2200      	movs	r2, #0
 8006322:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006326:	2303      	movs	r3, #3
 8006328:	e01f      	b.n	800636a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006330:	b29b      	uxth	r3, r3
 8006332:	2b00      	cmp	r3, #0
 8006334:	d1c3      	bne.n	80062be <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006336:	697a      	ldr	r2, [r7, #20]
 8006338:	6839      	ldr	r1, [r7, #0]
 800633a:	68f8      	ldr	r0, [r7, #12]
 800633c:	f000 fffa 	bl	8007334 <SPI_EndRxTransaction>
 8006340:	4603      	mov	r3, r0
 8006342:	2b00      	cmp	r3, #0
 8006344:	d002      	beq.n	800634c <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2220      	movs	r2, #32
 800634a:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2201      	movs	r2, #1
 8006350:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2200      	movs	r2, #0
 8006358:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006360:	2b00      	cmp	r3, #0
 8006362:	d001      	beq.n	8006368 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8006364:	2301      	movs	r3, #1
 8006366:	e000      	b.n	800636a <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8006368:	2300      	movs	r3, #0
  }
}
 800636a:	4618      	mov	r0, r3
 800636c:	3718      	adds	r7, #24
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}

08006372 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006372:	b580      	push	{r7, lr}
 8006374:	b08a      	sub	sp, #40	@ 0x28
 8006376:	af00      	add	r7, sp, #0
 8006378:	60f8      	str	r0, [r7, #12]
 800637a:	60b9      	str	r1, [r7, #8]
 800637c:	607a      	str	r2, [r7, #4]
 800637e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006380:	2301      	movs	r3, #1
 8006382:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006384:	f7fd f9d6 	bl	8003734 <HAL_GetTick>
 8006388:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006390:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006398:	887b      	ldrh	r3, [r7, #2]
 800639a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800639c:	887b      	ldrh	r3, [r7, #2]
 800639e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80063a0:	7ffb      	ldrb	r3, [r7, #31]
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d00c      	beq.n	80063c0 <HAL_SPI_TransmitReceive+0x4e>
 80063a6:	69bb      	ldr	r3, [r7, #24]
 80063a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80063ac:	d106      	bne.n	80063bc <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d102      	bne.n	80063bc <HAL_SPI_TransmitReceive+0x4a>
 80063b6:	7ffb      	ldrb	r3, [r7, #31]
 80063b8:	2b04      	cmp	r3, #4
 80063ba:	d001      	beq.n	80063c0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80063bc:	2302      	movs	r3, #2
 80063be:	e1f3      	b.n	80067a8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d005      	beq.n	80063d2 <HAL_SPI_TransmitReceive+0x60>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d002      	beq.n	80063d2 <HAL_SPI_TransmitReceive+0x60>
 80063cc:	887b      	ldrh	r3, [r7, #2]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d101      	bne.n	80063d6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e1e8      	b.n	80067a8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d101      	bne.n	80063e4 <HAL_SPI_TransmitReceive+0x72>
 80063e0:	2302      	movs	r3, #2
 80063e2:	e1e1      	b.n	80067a8 <HAL_SPI_TransmitReceive+0x436>
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	2b04      	cmp	r3, #4
 80063f6:	d003      	beq.n	8006400 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2205      	movs	r2, #5
 80063fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2200      	movs	r2, #0
 8006404:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	887a      	ldrh	r2, [r7, #2]
 8006410:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	887a      	ldrh	r2, [r7, #2]
 8006418:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	68ba      	ldr	r2, [r7, #8]
 8006420:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	887a      	ldrh	r2, [r7, #2]
 8006426:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	887a      	ldrh	r2, [r7, #2]
 800642c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2200      	movs	r2, #0
 8006432:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2200      	movs	r2, #0
 8006438:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	68db      	ldr	r3, [r3, #12]
 800643e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006442:	d802      	bhi.n	800644a <HAL_SPI_TransmitReceive+0xd8>
 8006444:	8abb      	ldrh	r3, [r7, #20]
 8006446:	2b01      	cmp	r3, #1
 8006448:	d908      	bls.n	800645c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	685a      	ldr	r2, [r3, #4]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006458:	605a      	str	r2, [r3, #4]
 800645a:	e007      	b.n	800646c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	685a      	ldr	r2, [r3, #4]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800646a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006476:	2b40      	cmp	r3, #64	@ 0x40
 8006478:	d007      	beq.n	800648a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006488:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	68db      	ldr	r3, [r3, #12]
 800648e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006492:	f240 8083 	bls.w	800659c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d002      	beq.n	80064a4 <HAL_SPI_TransmitReceive+0x132>
 800649e:	8afb      	ldrh	r3, [r7, #22]
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d16f      	bne.n	8006584 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064a8:	881a      	ldrh	r2, [r3, #0]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064b4:	1c9a      	adds	r2, r3, #2
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064be:	b29b      	uxth	r3, r3
 80064c0:	3b01      	subs	r3, #1
 80064c2:	b29a      	uxth	r2, r3
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80064c8:	e05c      	b.n	8006584 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	f003 0302 	and.w	r3, r3, #2
 80064d4:	2b02      	cmp	r3, #2
 80064d6:	d11b      	bne.n	8006510 <HAL_SPI_TransmitReceive+0x19e>
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064dc:	b29b      	uxth	r3, r3
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d016      	beq.n	8006510 <HAL_SPI_TransmitReceive+0x19e>
 80064e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d113      	bne.n	8006510 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064ec:	881a      	ldrh	r2, [r3, #0]
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064f8:	1c9a      	adds	r2, r3, #2
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006502:	b29b      	uxth	r3, r3
 8006504:	3b01      	subs	r3, #1
 8006506:	b29a      	uxth	r2, r3
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800650c:	2300      	movs	r3, #0
 800650e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	f003 0301 	and.w	r3, r3, #1
 800651a:	2b01      	cmp	r3, #1
 800651c:	d11c      	bne.n	8006558 <HAL_SPI_TransmitReceive+0x1e6>
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006524:	b29b      	uxth	r3, r3
 8006526:	2b00      	cmp	r3, #0
 8006528:	d016      	beq.n	8006558 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	68da      	ldr	r2, [r3, #12]
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006534:	b292      	uxth	r2, r2
 8006536:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800653c:	1c9a      	adds	r2, r3, #2
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006548:	b29b      	uxth	r3, r3
 800654a:	3b01      	subs	r3, #1
 800654c:	b29a      	uxth	r2, r3
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006554:	2301      	movs	r3, #1
 8006556:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006558:	f7fd f8ec 	bl	8003734 <HAL_GetTick>
 800655c:	4602      	mov	r2, r0
 800655e:	6a3b      	ldr	r3, [r7, #32]
 8006560:	1ad3      	subs	r3, r2, r3
 8006562:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006564:	429a      	cmp	r2, r3
 8006566:	d80d      	bhi.n	8006584 <HAL_SPI_TransmitReceive+0x212>
 8006568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800656a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800656e:	d009      	beq.n	8006584 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2201      	movs	r2, #1
 8006574:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2200      	movs	r2, #0
 800657c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006580:	2303      	movs	r3, #3
 8006582:	e111      	b.n	80067a8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006588:	b29b      	uxth	r3, r3
 800658a:	2b00      	cmp	r3, #0
 800658c:	d19d      	bne.n	80064ca <HAL_SPI_TransmitReceive+0x158>
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006594:	b29b      	uxth	r3, r3
 8006596:	2b00      	cmp	r3, #0
 8006598:	d197      	bne.n	80064ca <HAL_SPI_TransmitReceive+0x158>
 800659a:	e0e5      	b.n	8006768 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d003      	beq.n	80065ac <HAL_SPI_TransmitReceive+0x23a>
 80065a4:	8afb      	ldrh	r3, [r7, #22]
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	f040 80d1 	bne.w	800674e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065b0:	b29b      	uxth	r3, r3
 80065b2:	2b01      	cmp	r3, #1
 80065b4:	d912      	bls.n	80065dc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065ba:	881a      	ldrh	r2, [r3, #0]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065c6:	1c9a      	adds	r2, r3, #2
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	3b02      	subs	r3, #2
 80065d4:	b29a      	uxth	r2, r3
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80065da:	e0b8      	b.n	800674e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	330c      	adds	r3, #12
 80065e6:	7812      	ldrb	r2, [r2, #0]
 80065e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065ee:	1c5a      	adds	r2, r3, #1
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	3b01      	subs	r3, #1
 80065fc:	b29a      	uxth	r2, r3
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006602:	e0a4      	b.n	800674e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	689b      	ldr	r3, [r3, #8]
 800660a:	f003 0302 	and.w	r3, r3, #2
 800660e:	2b02      	cmp	r3, #2
 8006610:	d134      	bne.n	800667c <HAL_SPI_TransmitReceive+0x30a>
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006616:	b29b      	uxth	r3, r3
 8006618:	2b00      	cmp	r3, #0
 800661a:	d02f      	beq.n	800667c <HAL_SPI_TransmitReceive+0x30a>
 800661c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800661e:	2b01      	cmp	r3, #1
 8006620:	d12c      	bne.n	800667c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006626:	b29b      	uxth	r3, r3
 8006628:	2b01      	cmp	r3, #1
 800662a:	d912      	bls.n	8006652 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006630:	881a      	ldrh	r2, [r3, #0]
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800663c:	1c9a      	adds	r2, r3, #2
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006646:	b29b      	uxth	r3, r3
 8006648:	3b02      	subs	r3, #2
 800664a:	b29a      	uxth	r2, r3
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006650:	e012      	b.n	8006678 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	330c      	adds	r3, #12
 800665c:	7812      	ldrb	r2, [r2, #0]
 800665e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006664:	1c5a      	adds	r2, r3, #1
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800666e:	b29b      	uxth	r3, r3
 8006670:	3b01      	subs	r3, #1
 8006672:	b29a      	uxth	r2, r3
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006678:	2300      	movs	r3, #0
 800667a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	f003 0301 	and.w	r3, r3, #1
 8006686:	2b01      	cmp	r3, #1
 8006688:	d148      	bne.n	800671c <HAL_SPI_TransmitReceive+0x3aa>
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006690:	b29b      	uxth	r3, r3
 8006692:	2b00      	cmp	r3, #0
 8006694:	d042      	beq.n	800671c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800669c:	b29b      	uxth	r3, r3
 800669e:	2b01      	cmp	r3, #1
 80066a0:	d923      	bls.n	80066ea <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	68da      	ldr	r2, [r3, #12]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ac:	b292      	uxth	r2, r2
 80066ae:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066b4:	1c9a      	adds	r2, r3, #2
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	3b02      	subs	r3, #2
 80066c4:	b29a      	uxth	r2, r3
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80066d2:	b29b      	uxth	r3, r3
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	d81f      	bhi.n	8006718 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	685a      	ldr	r2, [r3, #4]
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80066e6:	605a      	str	r2, [r3, #4]
 80066e8:	e016      	b.n	8006718 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f103 020c 	add.w	r2, r3, #12
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066f6:	7812      	ldrb	r2, [r2, #0]
 80066f8:	b2d2      	uxtb	r2, r2
 80066fa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006700:	1c5a      	adds	r2, r3, #1
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800670c:	b29b      	uxth	r3, r3
 800670e:	3b01      	subs	r3, #1
 8006710:	b29a      	uxth	r2, r3
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006718:	2301      	movs	r3, #1
 800671a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800671c:	f7fd f80a 	bl	8003734 <HAL_GetTick>
 8006720:	4602      	mov	r2, r0
 8006722:	6a3b      	ldr	r3, [r7, #32]
 8006724:	1ad3      	subs	r3, r2, r3
 8006726:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006728:	429a      	cmp	r2, r3
 800672a:	d803      	bhi.n	8006734 <HAL_SPI_TransmitReceive+0x3c2>
 800672c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800672e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006732:	d102      	bne.n	800673a <HAL_SPI_TransmitReceive+0x3c8>
 8006734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006736:	2b00      	cmp	r3, #0
 8006738:	d109      	bne.n	800674e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2201      	movs	r2, #1
 800673e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2200      	movs	r2, #0
 8006746:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800674a:	2303      	movs	r3, #3
 800674c:	e02c      	b.n	80067a8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006752:	b29b      	uxth	r3, r3
 8006754:	2b00      	cmp	r3, #0
 8006756:	f47f af55 	bne.w	8006604 <HAL_SPI_TransmitReceive+0x292>
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006760:	b29b      	uxth	r3, r3
 8006762:	2b00      	cmp	r3, #0
 8006764:	f47f af4e 	bne.w	8006604 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006768:	6a3a      	ldr	r2, [r7, #32]
 800676a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800676c:	68f8      	ldr	r0, [r7, #12]
 800676e:	f000 fe39 	bl	80073e4 <SPI_EndRxTxTransaction>
 8006772:	4603      	mov	r3, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	d008      	beq.n	800678a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2220      	movs	r2, #32
 800677c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2200      	movs	r2, #0
 8006782:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e00e      	b.n	80067a8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2201      	movs	r2, #1
 800678e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d001      	beq.n	80067a6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	e000      	b.n	80067a8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80067a6:	2300      	movs	r3, #0
  }
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	3728      	adds	r7, #40	@ 0x28
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}

080067b0 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b085      	sub	sp, #20
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	60f8      	str	r0, [r7, #12]
 80067b8:	60b9      	str	r1, [r7, #8]
 80067ba:	4613      	mov	r3, r2
 80067bc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d002      	beq.n	80067ca <HAL_SPI_Transmit_IT+0x1a>
 80067c4:	88fb      	ldrh	r3, [r7, #6]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d101      	bne.n	80067ce <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	e06d      	b.n	80068aa <HAL_SPI_Transmit_IT+0xfa>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	2b01      	cmp	r3, #1
 80067d8:	d001      	beq.n	80067de <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 80067da:	2302      	movs	r3, #2
 80067dc:	e065      	b.n	80068aa <HAL_SPI_Transmit_IT+0xfa>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80067e4:	2b01      	cmp	r3, #1
 80067e6:	d101      	bne.n	80067ec <HAL_SPI_Transmit_IT+0x3c>
 80067e8:	2302      	movs	r3, #2
 80067ea:	e05e      	b.n	80068aa <HAL_SPI_Transmit_IT+0xfa>
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2201      	movs	r2, #1
 80067f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2203      	movs	r2, #3
 80067f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2200      	movs	r2, #0
 8006800:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	68ba      	ldr	r2, [r7, #8]
 8006806:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	88fa      	ldrh	r2, [r7, #6]
 800680c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	88fa      	ldrh	r2, [r7, #6]
 8006812:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2200      	movs	r2, #0
 8006818:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2200      	movs	r2, #0
 800681e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2200      	movs	r2, #0
 8006826:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2200      	movs	r2, #0
 800682e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006838:	d903      	bls.n	8006842 <HAL_SPI_Transmit_IT+0x92>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	4a1e      	ldr	r2, [pc, #120]	@ (80068b8 <HAL_SPI_Transmit_IT+0x108>)
 800683e:	651a      	str	r2, [r3, #80]	@ 0x50
 8006840:	e002      	b.n	8006848 <HAL_SPI_Transmit_IT+0x98>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	4a1d      	ldr	r2, [pc, #116]	@ (80068bc <HAL_SPI_Transmit_IT+0x10c>)
 8006846:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006850:	d10f      	bne.n	8006872 <HAL_SPI_Transmit_IT+0xc2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006860:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006870:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800687c:	2b40      	cmp	r3, #64	@ 0x40
 800687e:	d007      	beq.n	8006890 <HAL_SPI_Transmit_IT+0xe0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800688e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2200      	movs	r2, #0
 8006894:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	685a      	ldr	r2, [r3, #4]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 80068a6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80068a8:	2300      	movs	r3, #0
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3714      	adds	r7, #20
 80068ae:	46bd      	mov	sp, r7
 80068b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b4:	4770      	bx	lr
 80068b6:	bf00      	nop
 80068b8:	080070b3 	.word	0x080070b3
 80068bc:	0800706d 	.word	0x0800706d

080068c0 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b084      	sub	sp, #16
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	60b9      	str	r1, [r7, #8]
 80068ca:	4613      	mov	r3, r2
 80068cc:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80068d4:	b2db      	uxtb	r3, r3
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d001      	beq.n	80068de <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 80068da:	2302      	movs	r3, #2
 80068dc:	e092      	b.n	8006a04 <HAL_SPI_Receive_IT+0x144>
  }

  if ((pData == NULL) || (Size == 0U))
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d002      	beq.n	80068ea <HAL_SPI_Receive_IT+0x2a>
 80068e4:	88fb      	ldrh	r3, [r7, #6]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d101      	bne.n	80068ee <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	e08a      	b.n	8006a04 <HAL_SPI_Receive_IT+0x144>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d110      	bne.n	8006918 <HAL_SPI_Receive_IT+0x58>
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80068fe:	d10b      	bne.n	8006918 <HAL_SPI_Receive_IT+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2204      	movs	r2, #4
 8006904:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8006908:	88fb      	ldrh	r3, [r7, #6]
 800690a:	68ba      	ldr	r2, [r7, #8]
 800690c:	68b9      	ldr	r1, [r7, #8]
 800690e:	68f8      	ldr	r0, [r7, #12]
 8006910:	f000 f880 	bl	8006a14 <HAL_SPI_TransmitReceive_IT>
 8006914:	4603      	mov	r3, r0
 8006916:	e075      	b.n	8006a04 <HAL_SPI_Receive_IT+0x144>
  }


  /* Process Locked */
  __HAL_LOCK(hspi);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800691e:	2b01      	cmp	r3, #1
 8006920:	d101      	bne.n	8006926 <HAL_SPI_Receive_IT+0x66>
 8006922:	2302      	movs	r3, #2
 8006924:	e06e      	b.n	8006a04 <HAL_SPI_Receive_IT+0x144>
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	2201      	movs	r2, #1
 800692a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	2204      	movs	r2, #4
 8006932:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2200      	movs	r2, #0
 800693a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	68ba      	ldr	r2, [r7, #8]
 8006940:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	88fa      	ldrh	r2, [r7, #6]
 8006946:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	88fa      	ldrh	r2, [r7, #6]
 800694e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	2200      	movs	r2, #0
 8006956:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2200      	movs	r2, #0
 800695c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	2200      	movs	r2, #0
 8006962:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2200      	movs	r2, #0
 8006968:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	68db      	ldr	r3, [r3, #12]
 800696e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006972:	d90b      	bls.n	800698c <HAL_SPI_Receive_IT+0xcc>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	685a      	ldr	r2, [r3, #4]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006982:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	4a21      	ldr	r2, [pc, #132]	@ (8006a0c <HAL_SPI_Receive_IT+0x14c>)
 8006988:	64da      	str	r2, [r3, #76]	@ 0x4c
 800698a:	e00a      	b.n	80069a2 <HAL_SPI_Receive_IT+0xe2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	685a      	ldr	r2, [r3, #4]
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800699a:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	4a1c      	ldr	r2, [pc, #112]	@ (8006a10 <HAL_SPI_Receive_IT+0x150>)
 80069a0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069aa:	d10f      	bne.n	80069cc <HAL_SPI_Receive_IT+0x10c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069ba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80069ca:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069d6:	2b40      	cmp	r3, #64	@ 0x40
 80069d8:	d007      	beq.n	80069ea <HAL_SPI_Receive_IT+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	681a      	ldr	r2, [r3, #0]
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80069e8:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2200      	movs	r2, #0
 80069ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	685a      	ldr	r2, [r3, #4]
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8006a00:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006a02:	2300      	movs	r3, #0
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	3710      	adds	r7, #16
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bd80      	pop	{r7, pc}
 8006a0c:	08007021 	.word	0x08007021
 8006a10:	08006fd1 	.word	0x08006fd1

08006a14 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b087      	sub	sp, #28
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	60f8      	str	r0, [r7, #12]
 8006a1c:	60b9      	str	r1, [r7, #8]
 8006a1e:	607a      	str	r2, [r7, #4]
 8006a20:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006a28:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006a30:	7dfb      	ldrb	r3, [r7, #23]
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d00c      	beq.n	8006a50 <HAL_SPI_TransmitReceive_IT+0x3c>
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a3c:	d106      	bne.n	8006a4c <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d102      	bne.n	8006a4c <HAL_SPI_TransmitReceive_IT+0x38>
 8006a46:	7dfb      	ldrb	r3, [r7, #23]
 8006a48:	2b04      	cmp	r3, #4
 8006a4a:	d001      	beq.n	8006a50 <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006a4c:	2302      	movs	r3, #2
 8006a4e:	e07d      	b.n	8006b4c <HAL_SPI_TransmitReceive_IT+0x138>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d005      	beq.n	8006a62 <HAL_SPI_TransmitReceive_IT+0x4e>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d002      	beq.n	8006a62 <HAL_SPI_TransmitReceive_IT+0x4e>
 8006a5c:	887b      	ldrh	r3, [r7, #2]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d101      	bne.n	8006a66 <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	e072      	b.n	8006b4c <HAL_SPI_TransmitReceive_IT+0x138>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d101      	bne.n	8006a74 <HAL_SPI_TransmitReceive_IT+0x60>
 8006a70:	2302      	movs	r3, #2
 8006a72:	e06b      	b.n	8006b4c <HAL_SPI_TransmitReceive_IT+0x138>
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2201      	movs	r2, #1
 8006a78:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006a82:	b2db      	uxtb	r3, r3
 8006a84:	2b04      	cmp	r3, #4
 8006a86:	d003      	beq.n	8006a90 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2205      	movs	r2, #5
 8006a8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2200      	movs	r2, #0
 8006a94:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	68ba      	ldr	r2, [r7, #8]
 8006a9a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	887a      	ldrh	r2, [r7, #2]
 8006aa0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	887a      	ldrh	r2, [r7, #2]
 8006aa6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	687a      	ldr	r2, [r7, #4]
 8006aac:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	887a      	ldrh	r2, [r7, #2]
 8006ab2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	887a      	ldrh	r2, [r7, #2]
 8006aba:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	68db      	ldr	r3, [r3, #12]
 8006ac2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006ac6:	d906      	bls.n	8006ad6 <HAL_SPI_TransmitReceive_IT+0xc2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	4a23      	ldr	r2, [pc, #140]	@ (8006b58 <HAL_SPI_TransmitReceive_IT+0x144>)
 8006acc:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	4a22      	ldr	r2, [pc, #136]	@ (8006b5c <HAL_SPI_TransmitReceive_IT+0x148>)
 8006ad2:	651a      	str	r2, [r3, #80]	@ 0x50
 8006ad4:	e005      	b.n	8006ae2 <HAL_SPI_TransmitReceive_IT+0xce>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	4a21      	ldr	r2, [pc, #132]	@ (8006b60 <HAL_SPI_TransmitReceive_IT+0x14c>)
 8006ada:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	4a21      	ldr	r2, [pc, #132]	@ (8006b64 <HAL_SPI_TransmitReceive_IT+0x150>)
 8006ae0:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	68db      	ldr	r3, [r3, #12]
 8006ae6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006aea:	d802      	bhi.n	8006af2 <HAL_SPI_TransmitReceive_IT+0xde>
 8006aec:	887b      	ldrh	r3, [r7, #2]
 8006aee:	2b01      	cmp	r3, #1
 8006af0:	d908      	bls.n	8006b04 <HAL_SPI_TransmitReceive_IT+0xf0>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	685a      	ldr	r2, [r3, #4]
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006b00:	605a      	str	r2, [r3, #4]
 8006b02:	e007      	b.n	8006b14 <HAL_SPI_TransmitReceive_IT+0x100>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	685a      	ldr	r2, [r3, #4]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006b12:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b1e:	2b40      	cmp	r3, #64	@ 0x40
 8006b20:	d007      	beq.n	8006b32 <HAL_SPI_TransmitReceive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b30:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2200      	movs	r2, #0
 8006b36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	685a      	ldr	r2, [r3, #4]
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8006b48:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006b4a:	2300      	movs	r3, #0
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	371c      	adds	r7, #28
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr
 8006b58:	08006f0b 	.word	0x08006f0b
 8006b5c:	08006f71 	.word	0x08006f71
 8006b60:	08006dbb 	.word	0x08006dbb
 8006b64:	08006e79 	.word	0x08006e79

08006b68 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b088      	sub	sp, #32
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006b80:	69bb      	ldr	r3, [r7, #24]
 8006b82:	099b      	lsrs	r3, r3, #6
 8006b84:	f003 0301 	and.w	r3, r3, #1
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d10f      	bne.n	8006bac <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006b8c:	69bb      	ldr	r3, [r7, #24]
 8006b8e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d00a      	beq.n	8006bac <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	099b      	lsrs	r3, r3, #6
 8006b9a:	f003 0301 	and.w	r3, r3, #1
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d004      	beq.n	8006bac <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	4798      	blx	r3
    return;
 8006baa:	e0d7      	b.n	8006d5c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006bac:	69bb      	ldr	r3, [r7, #24]
 8006bae:	085b      	lsrs	r3, r3, #1
 8006bb0:	f003 0301 	and.w	r3, r3, #1
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d00a      	beq.n	8006bce <HAL_SPI_IRQHandler+0x66>
 8006bb8:	69fb      	ldr	r3, [r7, #28]
 8006bba:	09db      	lsrs	r3, r3, #7
 8006bbc:	f003 0301 	and.w	r3, r3, #1
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d004      	beq.n	8006bce <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	4798      	blx	r3
    return;
 8006bcc:	e0c6      	b.n	8006d5c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006bce:	69bb      	ldr	r3, [r7, #24]
 8006bd0:	095b      	lsrs	r3, r3, #5
 8006bd2:	f003 0301 	and.w	r3, r3, #1
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d10c      	bne.n	8006bf4 <HAL_SPI_IRQHandler+0x8c>
 8006bda:	69bb      	ldr	r3, [r7, #24]
 8006bdc:	099b      	lsrs	r3, r3, #6
 8006bde:	f003 0301 	and.w	r3, r3, #1
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d106      	bne.n	8006bf4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006be6:	69bb      	ldr	r3, [r7, #24]
 8006be8:	0a1b      	lsrs	r3, r3, #8
 8006bea:	f003 0301 	and.w	r3, r3, #1
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	f000 80b4 	beq.w	8006d5c <HAL_SPI_IRQHandler+0x1f4>
 8006bf4:	69fb      	ldr	r3, [r7, #28]
 8006bf6:	095b      	lsrs	r3, r3, #5
 8006bf8:	f003 0301 	and.w	r3, r3, #1
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	f000 80ad 	beq.w	8006d5c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006c02:	69bb      	ldr	r3, [r7, #24]
 8006c04:	099b      	lsrs	r3, r3, #6
 8006c06:	f003 0301 	and.w	r3, r3, #1
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d023      	beq.n	8006c56 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	2b03      	cmp	r3, #3
 8006c18:	d011      	beq.n	8006c3e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c1e:	f043 0204 	orr.w	r2, r3, #4
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c26:	2300      	movs	r3, #0
 8006c28:	617b      	str	r3, [r7, #20]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	68db      	ldr	r3, [r3, #12]
 8006c30:	617b      	str	r3, [r7, #20]
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	617b      	str	r3, [r7, #20]
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	e00b      	b.n	8006c56 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c3e:	2300      	movs	r3, #0
 8006c40:	613b      	str	r3, [r7, #16]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	68db      	ldr	r3, [r3, #12]
 8006c48:	613b      	str	r3, [r7, #16]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	689b      	ldr	r3, [r3, #8]
 8006c50:	613b      	str	r3, [r7, #16]
 8006c52:	693b      	ldr	r3, [r7, #16]
        return;
 8006c54:	e082      	b.n	8006d5c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006c56:	69bb      	ldr	r3, [r7, #24]
 8006c58:	095b      	lsrs	r3, r3, #5
 8006c5a:	f003 0301 	and.w	r3, r3, #1
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d014      	beq.n	8006c8c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c66:	f043 0201 	orr.w	r2, r3, #1
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006c6e:	2300      	movs	r3, #0
 8006c70:	60fb      	str	r3, [r7, #12]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	60fb      	str	r3, [r7, #12]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c88:	601a      	str	r2, [r3, #0]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006c8c:	69bb      	ldr	r3, [r7, #24]
 8006c8e:	0a1b      	lsrs	r3, r3, #8
 8006c90:	f003 0301 	and.w	r3, r3, #1
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00c      	beq.n	8006cb2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c9c:	f043 0208 	orr.w	r2, r3, #8
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	60bb      	str	r3, [r7, #8]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	60bb      	str	r3, [r7, #8]
 8006cb0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d04f      	beq.n	8006d5a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	685a      	ldr	r2, [r3, #4]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006cc8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2201      	movs	r2, #1
 8006cce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006cd2:	69fb      	ldr	r3, [r7, #28]
 8006cd4:	f003 0302 	and.w	r3, r3, #2
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d104      	bne.n	8006ce6 <HAL_SPI_IRQHandler+0x17e>
 8006cdc:	69fb      	ldr	r3, [r7, #28]
 8006cde:	f003 0301 	and.w	r3, r3, #1
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d034      	beq.n	8006d50 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	685a      	ldr	r2, [r3, #4]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f022 0203 	bic.w	r2, r2, #3
 8006cf4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d011      	beq.n	8006d22 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d02:	4a18      	ldr	r2, [pc, #96]	@ (8006d64 <HAL_SPI_IRQHandler+0x1fc>)
 8006d04:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f7fc ff62 	bl	8003bd4 <HAL_DMA_Abort_IT>
 8006d10:	4603      	mov	r3, r0
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d005      	beq.n	8006d22 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d1a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d016      	beq.n	8006d58 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d2e:	4a0d      	ldr	r2, [pc, #52]	@ (8006d64 <HAL_SPI_IRQHandler+0x1fc>)
 8006d30:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d36:	4618      	mov	r0, r3
 8006d38:	f7fc ff4c 	bl	8003bd4 <HAL_DMA_Abort_IT>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d00a      	beq.n	8006d58 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d46:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8006d4e:	e003      	b.n	8006d58 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 f813 	bl	8006d7c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006d56:	e000      	b.n	8006d5a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006d58:	bf00      	nop
    return;
 8006d5a:	bf00      	nop
  }
}
 8006d5c:	3720      	adds	r7, #32
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}
 8006d62:	bf00      	nop
 8006d64:	08006d91 	.word	0x08006d91

08006d68 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b083      	sub	sp, #12
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006d70:	bf00      	nop
 8006d72:	370c      	adds	r7, #12
 8006d74:	46bd      	mov	sp, r7
 8006d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7a:	4770      	bx	lr

08006d7c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b083      	sub	sp, #12
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006d84:	bf00      	nop
 8006d86:	370c      	adds	r7, #12
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr

08006d90 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b084      	sub	sp, #16
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d9c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2200      	movs	r2, #0
 8006da2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2200      	movs	r2, #0
 8006daa:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006dac:	68f8      	ldr	r0, [r7, #12]
 8006dae:	f7ff ffe5 	bl	8006d7c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006db2:	bf00      	nop
 8006db4:	3710      	adds	r7, #16
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}

08006dba <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006dba:	b580      	push	{r7, lr}
 8006dbc:	b082      	sub	sp, #8
 8006dbe:	af00      	add	r7, sp, #0
 8006dc0:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006dc8:	b29b      	uxth	r3, r3
 8006dca:	2b01      	cmp	r3, #1
 8006dcc:	d923      	bls.n	8006e16 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	68da      	ldr	r2, [r3, #12]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dd8:	b292      	uxth	r2, r2
 8006dda:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006de0:	1c9a      	adds	r2, r3, #2
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006dec:	b29b      	uxth	r3, r3
 8006dee:	3b02      	subs	r3, #2
 8006df0:	b29a      	uxth	r2, r3
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    if (hspi->RxXferCount == 1U)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006dfe:	b29b      	uxth	r3, r3
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	d11f      	bne.n	8006e44 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	685a      	ldr	r2, [r3, #4]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006e12:	605a      	str	r2, [r3, #4]
 8006e14:	e016      	b.n	8006e44 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f103 020c 	add.w	r2, r3, #12
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e22:	7812      	ldrb	r2, [r2, #0]
 8006e24:	b2d2      	uxtb	r2, r2
 8006e26:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e2c:	1c5a      	adds	r2, r3, #1
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e38:	b29b      	uxth	r3, r3
 8006e3a:	3b01      	subs	r3, #1
 8006e3c:	b29a      	uxth	r2, r3
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d10f      	bne.n	8006e70 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	685a      	ldr	r2, [r3, #4]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006e5e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e64:	b29b      	uxth	r3, r3
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d102      	bne.n	8006e70 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f000 fb00 	bl	8007470 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006e70:	bf00      	nop
 8006e72:	3708      	adds	r7, #8
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}

08006e78 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b082      	sub	sp, #8
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e84:	b29b      	uxth	r3, r3
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	d912      	bls.n	8006eb0 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e8e:	881a      	ldrh	r2, [r3, #0]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e9a:	1c9a      	adds	r2, r3, #2
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	3b02      	subs	r3, #2
 8006ea8:	b29a      	uxth	r2, r3
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006eae:	e012      	b.n	8006ed6 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	330c      	adds	r3, #12
 8006eba:	7812      	ldrb	r2, [r2, #0]
 8006ebc:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ec2:	1c5a      	adds	r2, r3, #1
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ecc:	b29b      	uxth	r3, r3
 8006ece:	3b01      	subs	r3, #1
 8006ed0:	b29a      	uxth	r2, r3
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d110      	bne.n	8006f02 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	685a      	ldr	r2, [r3, #4]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006eee:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d102      	bne.n	8006f02 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f000 fab7 	bl	8007470 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006f02:	bf00      	nop
 8006f04:	3708      	adds	r7, #8
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}

08006f0a <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006f0a:	b580      	push	{r7, lr}
 8006f0c:	b082      	sub	sp, #8
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	68da      	ldr	r2, [r3, #12]
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f1c:	b292      	uxth	r2, r2
 8006f1e:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f24:	1c9a      	adds	r2, r3, #2
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	3b01      	subs	r3, #1
 8006f34:	b29a      	uxth	r2, r3
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  if (hspi->RxXferCount == 0U)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d10f      	bne.n	8006f68 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	685a      	ldr	r2, [r3, #4]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f56:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f5c:	b29b      	uxth	r3, r3
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d102      	bne.n	8006f68 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f000 fa84 	bl	8007470 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006f68:	bf00      	nop
 8006f6a:	3708      	adds	r7, #8
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}

08006f70 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b082      	sub	sp, #8
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f7c:	881a      	ldrh	r2, [r3, #0]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f88:	1c9a      	adds	r2, r3, #2
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	3b01      	subs	r3, #1
 8006f96:	b29a      	uxth	r2, r3
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fa0:	b29b      	uxth	r3, r3
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d110      	bne.n	8006fc8 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	685a      	ldr	r2, [r3, #4]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006fb4:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d102      	bne.n	8006fc8 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f000 fa54 	bl	8007470 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006fc8:	bf00      	nop
 8006fca:	3708      	adds	r7, #8
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}

08006fd0 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b082      	sub	sp, #8
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f103 020c 	add.w	r2, r3, #12
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fe4:	7812      	ldrb	r2, [r2, #0]
 8006fe6:	b2d2      	uxtb	r2, r2
 8006fe8:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fee:	1c5a      	adds	r2, r3, #1
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ffa:	b29b      	uxth	r3, r3
 8006ffc:	3b01      	subs	r3, #1
 8006ffe:	b29a      	uxth	r2, r3
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800700c:	b29b      	uxth	r3, r3
 800700e:	2b00      	cmp	r3, #0
 8007010:	d102      	bne.n	8007018 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 fa6e 	bl	80074f4 <SPI_CloseRx_ISR>
  }
}
 8007018:	bf00      	nop
 800701a:	3708      	adds	r7, #8
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}

08007020 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b082      	sub	sp, #8
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	68da      	ldr	r2, [r3, #12]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007032:	b292      	uxth	r2, r2
 8007034:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800703a:	1c9a      	adds	r2, r3, #2
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007046:	b29b      	uxth	r3, r3
 8007048:	3b01      	subs	r3, #1
 800704a:	b29a      	uxth	r2, r3
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007058:	b29b      	uxth	r3, r3
 800705a:	2b00      	cmp	r3, #0
 800705c:	d102      	bne.n	8007064 <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 fa48 	bl	80074f4 <SPI_CloseRx_ISR>
  }
}
 8007064:	bf00      	nop
 8007066:	3708      	adds	r7, #8
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}

0800706c <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b082      	sub	sp, #8
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	330c      	adds	r3, #12
 800707e:	7812      	ldrb	r2, [r2, #0]
 8007080:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007086:	1c5a      	adds	r2, r3, #1
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007090:	b29b      	uxth	r3, r3
 8007092:	3b01      	subs	r3, #1
 8007094:	b29a      	uxth	r2, r3
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800709e:	b29b      	uxth	r3, r3
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d102      	bne.n	80070aa <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f000 fa55 	bl	8007554 <SPI_CloseTx_ISR>
  }
}
 80070aa:	bf00      	nop
 80070ac:	3708      	adds	r7, #8
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}

080070b2 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80070b2:	b580      	push	{r7, lr}
 80070b4:	b082      	sub	sp, #8
 80070b6:	af00      	add	r7, sp, #0
 80070b8:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070be:	881a      	ldrh	r2, [r3, #0]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070ca:	1c9a      	adds	r2, r3, #2
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070d4:	b29b      	uxth	r3, r3
 80070d6:	3b01      	subs	r3, #1
 80070d8:	b29a      	uxth	r2, r3
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070e2:	b29b      	uxth	r3, r3
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d102      	bne.n	80070ee <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80070e8:	6878      	ldr	r0, [r7, #4]
 80070ea:	f000 fa33 	bl	8007554 <SPI_CloseTx_ISR>
  }
}
 80070ee:	bf00      	nop
 80070f0:	3708      	adds	r7, #8
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
	...

080070f8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b088      	sub	sp, #32
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	60f8      	str	r0, [r7, #12]
 8007100:	60b9      	str	r1, [r7, #8]
 8007102:	603b      	str	r3, [r7, #0]
 8007104:	4613      	mov	r3, r2
 8007106:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007108:	f7fc fb14 	bl	8003734 <HAL_GetTick>
 800710c:	4602      	mov	r2, r0
 800710e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007110:	1a9b      	subs	r3, r3, r2
 8007112:	683a      	ldr	r2, [r7, #0]
 8007114:	4413      	add	r3, r2
 8007116:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007118:	f7fc fb0c 	bl	8003734 <HAL_GetTick>
 800711c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800711e:	4b39      	ldr	r3, [pc, #228]	@ (8007204 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	015b      	lsls	r3, r3, #5
 8007124:	0d1b      	lsrs	r3, r3, #20
 8007126:	69fa      	ldr	r2, [r7, #28]
 8007128:	fb02 f303 	mul.w	r3, r2, r3
 800712c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800712e:	e055      	b.n	80071dc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007136:	d051      	beq.n	80071dc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007138:	f7fc fafc 	bl	8003734 <HAL_GetTick>
 800713c:	4602      	mov	r2, r0
 800713e:	69bb      	ldr	r3, [r7, #24]
 8007140:	1ad3      	subs	r3, r2, r3
 8007142:	69fa      	ldr	r2, [r7, #28]
 8007144:	429a      	cmp	r2, r3
 8007146:	d902      	bls.n	800714e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007148:	69fb      	ldr	r3, [r7, #28]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d13d      	bne.n	80071ca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	685a      	ldr	r2, [r3, #4]
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800715c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007166:	d111      	bne.n	800718c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007170:	d004      	beq.n	800717c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800717a:	d107      	bne.n	800718c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	681a      	ldr	r2, [r3, #0]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800718a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007190:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007194:	d10f      	bne.n	80071b6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	681a      	ldr	r2, [r3, #0]
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80071a4:	601a      	str	r2, [r3, #0]
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	681a      	ldr	r2, [r3, #0]
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80071b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2201      	movs	r2, #1
 80071ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	2200      	movs	r2, #0
 80071c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80071c6:	2303      	movs	r3, #3
 80071c8:	e018      	b.n	80071fc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d102      	bne.n	80071d6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80071d0:	2300      	movs	r3, #0
 80071d2:	61fb      	str	r3, [r7, #28]
 80071d4:	e002      	b.n	80071dc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	3b01      	subs	r3, #1
 80071da:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	689a      	ldr	r2, [r3, #8]
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	4013      	ands	r3, r2
 80071e6:	68ba      	ldr	r2, [r7, #8]
 80071e8:	429a      	cmp	r2, r3
 80071ea:	bf0c      	ite	eq
 80071ec:	2301      	moveq	r3, #1
 80071ee:	2300      	movne	r3, #0
 80071f0:	b2db      	uxtb	r3, r3
 80071f2:	461a      	mov	r2, r3
 80071f4:	79fb      	ldrb	r3, [r7, #7]
 80071f6:	429a      	cmp	r2, r3
 80071f8:	d19a      	bne.n	8007130 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80071fa:	2300      	movs	r3, #0
}
 80071fc:	4618      	mov	r0, r3
 80071fe:	3720      	adds	r7, #32
 8007200:	46bd      	mov	sp, r7
 8007202:	bd80      	pop	{r7, pc}
 8007204:	2000000c 	.word	0x2000000c

08007208 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b08a      	sub	sp, #40	@ 0x28
 800720c:	af00      	add	r7, sp, #0
 800720e:	60f8      	str	r0, [r7, #12]
 8007210:	60b9      	str	r1, [r7, #8]
 8007212:	607a      	str	r2, [r7, #4]
 8007214:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007216:	2300      	movs	r3, #0
 8007218:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800721a:	f7fc fa8b 	bl	8003734 <HAL_GetTick>
 800721e:	4602      	mov	r2, r0
 8007220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007222:	1a9b      	subs	r3, r3, r2
 8007224:	683a      	ldr	r2, [r7, #0]
 8007226:	4413      	add	r3, r2
 8007228:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800722a:	f7fc fa83 	bl	8003734 <HAL_GetTick>
 800722e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	330c      	adds	r3, #12
 8007236:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007238:	4b3d      	ldr	r3, [pc, #244]	@ (8007330 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800723a:	681a      	ldr	r2, [r3, #0]
 800723c:	4613      	mov	r3, r2
 800723e:	009b      	lsls	r3, r3, #2
 8007240:	4413      	add	r3, r2
 8007242:	00da      	lsls	r2, r3, #3
 8007244:	1ad3      	subs	r3, r2, r3
 8007246:	0d1b      	lsrs	r3, r3, #20
 8007248:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800724a:	fb02 f303 	mul.w	r3, r2, r3
 800724e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007250:	e061      	b.n	8007316 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007258:	d107      	bne.n	800726a <SPI_WaitFifoStateUntilTimeout+0x62>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d104      	bne.n	800726a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007260:	69fb      	ldr	r3, [r7, #28]
 8007262:	781b      	ldrb	r3, [r3, #0]
 8007264:	b2db      	uxtb	r3, r3
 8007266:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007268:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007270:	d051      	beq.n	8007316 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007272:	f7fc fa5f 	bl	8003734 <HAL_GetTick>
 8007276:	4602      	mov	r2, r0
 8007278:	6a3b      	ldr	r3, [r7, #32]
 800727a:	1ad3      	subs	r3, r2, r3
 800727c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800727e:	429a      	cmp	r2, r3
 8007280:	d902      	bls.n	8007288 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007284:	2b00      	cmp	r3, #0
 8007286:	d13d      	bne.n	8007304 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	685a      	ldr	r2, [r3, #4]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007296:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	685b      	ldr	r3, [r3, #4]
 800729c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80072a0:	d111      	bne.n	80072c6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072aa:	d004      	beq.n	80072b6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	689b      	ldr	r3, [r3, #8]
 80072b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072b4:	d107      	bne.n	80072c6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80072c4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072ce:	d10f      	bne.n	80072f0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	681a      	ldr	r2, [r3, #0]
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80072de:	601a      	str	r2, [r3, #0]
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	681a      	ldr	r2, [r3, #0]
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80072ee:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2201      	movs	r2, #1
 80072f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	2200      	movs	r2, #0
 80072fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007300:	2303      	movs	r3, #3
 8007302:	e011      	b.n	8007328 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007304:	69bb      	ldr	r3, [r7, #24]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d102      	bne.n	8007310 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800730a:	2300      	movs	r3, #0
 800730c:	627b      	str	r3, [r7, #36]	@ 0x24
 800730e:	e002      	b.n	8007316 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8007310:	69bb      	ldr	r3, [r7, #24]
 8007312:	3b01      	subs	r3, #1
 8007314:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	689a      	ldr	r2, [r3, #8]
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	4013      	ands	r3, r2
 8007320:	687a      	ldr	r2, [r7, #4]
 8007322:	429a      	cmp	r2, r3
 8007324:	d195      	bne.n	8007252 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8007326:	2300      	movs	r3, #0
}
 8007328:	4618      	mov	r0, r3
 800732a:	3728      	adds	r7, #40	@ 0x28
 800732c:	46bd      	mov	sp, r7
 800732e:	bd80      	pop	{r7, pc}
 8007330:	2000000c 	.word	0x2000000c

08007334 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b086      	sub	sp, #24
 8007338:	af02      	add	r7, sp, #8
 800733a:	60f8      	str	r0, [r7, #12]
 800733c:	60b9      	str	r1, [r7, #8]
 800733e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007348:	d111      	bne.n	800736e <SPI_EndRxTransaction+0x3a>
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	689b      	ldr	r3, [r3, #8]
 800734e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007352:	d004      	beq.n	800735e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	689b      	ldr	r3, [r3, #8]
 8007358:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800735c:	d107      	bne.n	800736e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	681a      	ldr	r2, [r3, #0]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800736c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	9300      	str	r3, [sp, #0]
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	2200      	movs	r2, #0
 8007376:	2180      	movs	r1, #128	@ 0x80
 8007378:	68f8      	ldr	r0, [r7, #12]
 800737a:	f7ff febd 	bl	80070f8 <SPI_WaitFlagStateUntilTimeout>
 800737e:	4603      	mov	r3, r0
 8007380:	2b00      	cmp	r3, #0
 8007382:	d007      	beq.n	8007394 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007388:	f043 0220 	orr.w	r2, r3, #32
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007390:	2303      	movs	r3, #3
 8007392:	e023      	b.n	80073dc <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800739c:	d11d      	bne.n	80073da <SPI_EndRxTransaction+0xa6>
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	689b      	ldr	r3, [r3, #8]
 80073a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073a6:	d004      	beq.n	80073b2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073b0:	d113      	bne.n	80073da <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	9300      	str	r3, [sp, #0]
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	2200      	movs	r2, #0
 80073ba:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80073be:	68f8      	ldr	r0, [r7, #12]
 80073c0:	f7ff ff22 	bl	8007208 <SPI_WaitFifoStateUntilTimeout>
 80073c4:	4603      	mov	r3, r0
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d007      	beq.n	80073da <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073ce:	f043 0220 	orr.w	r2, r3, #32
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80073d6:	2303      	movs	r3, #3
 80073d8:	e000      	b.n	80073dc <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80073da:	2300      	movs	r3, #0
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3710      	adds	r7, #16
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}

080073e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b086      	sub	sp, #24
 80073e8:	af02      	add	r7, sp, #8
 80073ea:	60f8      	str	r0, [r7, #12]
 80073ec:	60b9      	str	r1, [r7, #8]
 80073ee:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	9300      	str	r3, [sp, #0]
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	2200      	movs	r2, #0
 80073f8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80073fc:	68f8      	ldr	r0, [r7, #12]
 80073fe:	f7ff ff03 	bl	8007208 <SPI_WaitFifoStateUntilTimeout>
 8007402:	4603      	mov	r3, r0
 8007404:	2b00      	cmp	r3, #0
 8007406:	d007      	beq.n	8007418 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800740c:	f043 0220 	orr.w	r2, r3, #32
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007414:	2303      	movs	r3, #3
 8007416:	e027      	b.n	8007468 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	9300      	str	r3, [sp, #0]
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	2200      	movs	r2, #0
 8007420:	2180      	movs	r1, #128	@ 0x80
 8007422:	68f8      	ldr	r0, [r7, #12]
 8007424:	f7ff fe68 	bl	80070f8 <SPI_WaitFlagStateUntilTimeout>
 8007428:	4603      	mov	r3, r0
 800742a:	2b00      	cmp	r3, #0
 800742c:	d007      	beq.n	800743e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007432:	f043 0220 	orr.w	r2, r3, #32
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800743a:	2303      	movs	r3, #3
 800743c:	e014      	b.n	8007468 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	9300      	str	r3, [sp, #0]
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	2200      	movs	r2, #0
 8007446:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800744a:	68f8      	ldr	r0, [r7, #12]
 800744c:	f7ff fedc 	bl	8007208 <SPI_WaitFifoStateUntilTimeout>
 8007450:	4603      	mov	r3, r0
 8007452:	2b00      	cmp	r3, #0
 8007454:	d007      	beq.n	8007466 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800745a:	f043 0220 	orr.w	r2, r3, #32
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007462:	2303      	movs	r3, #3
 8007464:	e000      	b.n	8007468 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007466:	2300      	movs	r3, #0
}
 8007468:	4618      	mov	r0, r3
 800746a:	3710      	adds	r7, #16
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}

08007470 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b084      	sub	sp, #16
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007478:	f7fc f95c 	bl	8003734 <HAL_GetTick>
 800747c:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	685a      	ldr	r2, [r3, #4]
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f022 0220 	bic.w	r2, r2, #32
 800748c:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800748e:	68fa      	ldr	r2, [r7, #12]
 8007490:	2164      	movs	r1, #100	@ 0x64
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f7ff ffa6 	bl	80073e4 <SPI_EndRxTxTransaction>
 8007498:	4603      	mov	r3, r0
 800749a:	2b00      	cmp	r3, #0
 800749c:	d005      	beq.n	80074aa <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074a2:	f043 0220 	orr.w	r2, r3, #32
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d115      	bne.n	80074de <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80074b8:	b2db      	uxtb	r3, r3
 80074ba:	2b04      	cmp	r3, #4
 80074bc:	d107      	bne.n	80074ce <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2201      	movs	r2, #1
 80074c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f7fb fffa 	bl	80034c0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80074cc:	e00e      	b.n	80074ec <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2201      	movs	r2, #1
 80074d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f7ff fc46 	bl	8006d68 <HAL_SPI_TxRxCpltCallback>
}
 80074dc:	e006      	b.n	80074ec <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2201      	movs	r2, #1
 80074e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      HAL_SPI_ErrorCallback(hspi);
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f7ff fc48 	bl	8006d7c <HAL_SPI_ErrorCallback>
}
 80074ec:	bf00      	nop
 80074ee:	3710      	adds	r7, #16
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}

080074f4 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b082      	sub	sp, #8
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	685a      	ldr	r2, [r3, #4]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800750a:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800750c:	f7fc f912 	bl	8003734 <HAL_GetTick>
 8007510:	4603      	mov	r3, r0
 8007512:	461a      	mov	r2, r3
 8007514:	2164      	movs	r1, #100	@ 0x64
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f7ff ff0c 	bl	8007334 <SPI_EndRxTransaction>
 800751c:	4603      	mov	r3, r0
 800751e:	2b00      	cmp	r3, #0
 8007520:	d005      	beq.n	800752e <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007526:	f043 0220 	orr.w	r2, r3, #32
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2201      	movs	r2, #1
 8007532:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800753a:	2b00      	cmp	r3, #0
 800753c:	d103      	bne.n	8007546 <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800753e:	6878      	ldr	r0, [r7, #4]
 8007540:	f7fb ffbe 	bl	80034c0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8007544:	e002      	b.n	800754c <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f7ff fc18 	bl	8006d7c <HAL_SPI_ErrorCallback>
}
 800754c:	bf00      	nop
 800754e:	3708      	adds	r7, #8
 8007550:	46bd      	mov	sp, r7
 8007552:	bd80      	pop	{r7, pc}

08007554 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b084      	sub	sp, #16
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800755c:	f7fc f8ea 	bl	8003734 <HAL_GetTick>
 8007560:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	685a      	ldr	r2, [r3, #4]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007570:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007572:	68fa      	ldr	r2, [r7, #12]
 8007574:	2164      	movs	r1, #100	@ 0x64
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f7ff ff34 	bl	80073e4 <SPI_EndRxTxTransaction>
 800757c:	4603      	mov	r3, r0
 800757e:	2b00      	cmp	r3, #0
 8007580:	d005      	beq.n	800758e <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007586:	f043 0220 	orr.w	r2, r3, #32
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	689b      	ldr	r3, [r3, #8]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d10a      	bne.n	80075ac <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007596:	2300      	movs	r3, #0
 8007598:	60bb      	str	r3, [r7, #8]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	68db      	ldr	r3, [r3, #12]
 80075a0:	60bb      	str	r3, [r7, #8]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	689b      	ldr	r3, [r3, #8]
 80075a8:	60bb      	str	r3, [r7, #8]
 80075aa:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2201      	movs	r2, #1
 80075b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d003      	beq.n	80075c4 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80075bc:	6878      	ldr	r0, [r7, #4]
 80075be:	f7ff fbdd 	bl	8006d7c <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 80075c2:	e002      	b.n	80075ca <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 80075c4:	6878      	ldr	r0, [r7, #4]
 80075c6:	f7fb ff8f 	bl	80034e8 <HAL_SPI_TxCpltCallback>
}
 80075ca:	bf00      	nop
 80075cc:	3710      	adds	r7, #16
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}

080075d2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80075d2:	b580      	push	{r7, lr}
 80075d4:	b082      	sub	sp, #8
 80075d6:	af00      	add	r7, sp, #0
 80075d8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d101      	bne.n	80075e4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80075e0:	2301      	movs	r3, #1
 80075e2:	e049      	b.n	8007678 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d106      	bne.n	80075fe <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2200      	movs	r2, #0
 80075f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	f000 f841 	bl	8007680 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2202      	movs	r2, #2
 8007602:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	3304      	adds	r3, #4
 800760e:	4619      	mov	r1, r3
 8007610:	4610      	mov	r0, r2
 8007612:	f000 f9df 	bl	80079d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2201      	movs	r2, #1
 800761a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2201      	movs	r2, #1
 8007622:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2201      	movs	r2, #1
 800762a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2201      	movs	r2, #1
 8007632:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2201      	movs	r2, #1
 800763a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2201      	movs	r2, #1
 8007642:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2201      	movs	r2, #1
 800764a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2201      	movs	r2, #1
 8007652:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2201      	movs	r2, #1
 800765a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2201      	movs	r2, #1
 8007662:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2201      	movs	r2, #1
 800766a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2201      	movs	r2, #1
 8007672:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007676:	2300      	movs	r3, #0
}
 8007678:	4618      	mov	r0, r3
 800767a:	3708      	adds	r7, #8
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}

08007680 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007680:	b480      	push	{r7}
 8007682:	b083      	sub	sp, #12
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007688:	bf00      	nop
 800768a:	370c      	adds	r7, #12
 800768c:	46bd      	mov	sp, r7
 800768e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007692:	4770      	bx	lr

08007694 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007694:	b480      	push	{r7}
 8007696:	b085      	sub	sp, #20
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	2b01      	cmp	r3, #1
 80076a6:	d001      	beq.n	80076ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80076a8:	2301      	movs	r3, #1
 80076aa:	e04f      	b.n	800774c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2202      	movs	r2, #2
 80076b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	68da      	ldr	r2, [r3, #12]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f042 0201 	orr.w	r2, r2, #1
 80076c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4a23      	ldr	r2, [pc, #140]	@ (8007758 <HAL_TIM_Base_Start_IT+0xc4>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d01d      	beq.n	800770a <HAL_TIM_Base_Start_IT+0x76>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076d6:	d018      	beq.n	800770a <HAL_TIM_Base_Start_IT+0x76>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4a1f      	ldr	r2, [pc, #124]	@ (800775c <HAL_TIM_Base_Start_IT+0xc8>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d013      	beq.n	800770a <HAL_TIM_Base_Start_IT+0x76>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4a1e      	ldr	r2, [pc, #120]	@ (8007760 <HAL_TIM_Base_Start_IT+0xcc>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d00e      	beq.n	800770a <HAL_TIM_Base_Start_IT+0x76>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4a1c      	ldr	r2, [pc, #112]	@ (8007764 <HAL_TIM_Base_Start_IT+0xd0>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d009      	beq.n	800770a <HAL_TIM_Base_Start_IT+0x76>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	4a1b      	ldr	r2, [pc, #108]	@ (8007768 <HAL_TIM_Base_Start_IT+0xd4>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d004      	beq.n	800770a <HAL_TIM_Base_Start_IT+0x76>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4a19      	ldr	r2, [pc, #100]	@ (800776c <HAL_TIM_Base_Start_IT+0xd8>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d115      	bne.n	8007736 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	689a      	ldr	r2, [r3, #8]
 8007710:	4b17      	ldr	r3, [pc, #92]	@ (8007770 <HAL_TIM_Base_Start_IT+0xdc>)
 8007712:	4013      	ands	r3, r2
 8007714:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2b06      	cmp	r3, #6
 800771a:	d015      	beq.n	8007748 <HAL_TIM_Base_Start_IT+0xb4>
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007722:	d011      	beq.n	8007748 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	681a      	ldr	r2, [r3, #0]
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f042 0201 	orr.w	r2, r2, #1
 8007732:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007734:	e008      	b.n	8007748 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	681a      	ldr	r2, [r3, #0]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f042 0201 	orr.w	r2, r2, #1
 8007744:	601a      	str	r2, [r3, #0]
 8007746:	e000      	b.n	800774a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007748:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800774a:	2300      	movs	r3, #0
}
 800774c:	4618      	mov	r0, r3
 800774e:	3714      	adds	r7, #20
 8007750:	46bd      	mov	sp, r7
 8007752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007756:	4770      	bx	lr
 8007758:	40012c00 	.word	0x40012c00
 800775c:	40000400 	.word	0x40000400
 8007760:	40000800 	.word	0x40000800
 8007764:	40000c00 	.word	0x40000c00
 8007768:	40013400 	.word	0x40013400
 800776c:	40014000 	.word	0x40014000
 8007770:	00010007 	.word	0x00010007

08007774 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b084      	sub	sp, #16
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	68db      	ldr	r3, [r3, #12]
 8007782:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	691b      	ldr	r3, [r3, #16]
 800778a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	f003 0302 	and.w	r3, r3, #2
 8007792:	2b00      	cmp	r3, #0
 8007794:	d020      	beq.n	80077d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	f003 0302 	and.w	r3, r3, #2
 800779c:	2b00      	cmp	r3, #0
 800779e:	d01b      	beq.n	80077d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f06f 0202 	mvn.w	r2, #2
 80077a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2201      	movs	r2, #1
 80077ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	699b      	ldr	r3, [r3, #24]
 80077b6:	f003 0303 	and.w	r3, r3, #3
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d003      	beq.n	80077c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f000 f8e9 	bl	8007996 <HAL_TIM_IC_CaptureCallback>
 80077c4:	e005      	b.n	80077d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 f8db 	bl	8007982 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 f8ec 	bl	80079aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2200      	movs	r2, #0
 80077d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	f003 0304 	and.w	r3, r3, #4
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d020      	beq.n	8007824 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	f003 0304 	and.w	r3, r3, #4
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d01b      	beq.n	8007824 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f06f 0204 	mvn.w	r2, #4
 80077f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2202      	movs	r2, #2
 80077fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	699b      	ldr	r3, [r3, #24]
 8007802:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007806:	2b00      	cmp	r3, #0
 8007808:	d003      	beq.n	8007812 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f000 f8c3 	bl	8007996 <HAL_TIM_IC_CaptureCallback>
 8007810:	e005      	b.n	800781e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f000 f8b5 	bl	8007982 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f000 f8c6 	bl	80079aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2200      	movs	r2, #0
 8007822:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	f003 0308 	and.w	r3, r3, #8
 800782a:	2b00      	cmp	r3, #0
 800782c:	d020      	beq.n	8007870 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	f003 0308 	and.w	r3, r3, #8
 8007834:	2b00      	cmp	r3, #0
 8007836:	d01b      	beq.n	8007870 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f06f 0208 	mvn.w	r2, #8
 8007840:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2204      	movs	r2, #4
 8007846:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	69db      	ldr	r3, [r3, #28]
 800784e:	f003 0303 	and.w	r3, r3, #3
 8007852:	2b00      	cmp	r3, #0
 8007854:	d003      	beq.n	800785e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f000 f89d 	bl	8007996 <HAL_TIM_IC_CaptureCallback>
 800785c:	e005      	b.n	800786a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	f000 f88f 	bl	8007982 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f000 f8a0 	bl	80079aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2200      	movs	r2, #0
 800786e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	f003 0310 	and.w	r3, r3, #16
 8007876:	2b00      	cmp	r3, #0
 8007878:	d020      	beq.n	80078bc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	f003 0310 	and.w	r3, r3, #16
 8007880:	2b00      	cmp	r3, #0
 8007882:	d01b      	beq.n	80078bc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f06f 0210 	mvn.w	r2, #16
 800788c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2208      	movs	r2, #8
 8007892:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	69db      	ldr	r3, [r3, #28]
 800789a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d003      	beq.n	80078aa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 f877 	bl	8007996 <HAL_TIM_IC_CaptureCallback>
 80078a8:	e005      	b.n	80078b6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	f000 f869 	bl	8007982 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f000 f87a 	bl	80079aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2200      	movs	r2, #0
 80078ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	f003 0301 	and.w	r3, r3, #1
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d00c      	beq.n	80078e0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	f003 0301 	and.w	r3, r3, #1
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d007      	beq.n	80078e0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f06f 0201 	mvn.w	r2, #1
 80078d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f7f9 fca0 	bl	8001220 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d104      	bne.n	80078f4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d00c      	beq.n	800790e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d007      	beq.n	800790e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007906:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	f000 f90d 	bl	8007b28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007914:	2b00      	cmp	r3, #0
 8007916:	d00c      	beq.n	8007932 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800791e:	2b00      	cmp	r3, #0
 8007920:	d007      	beq.n	8007932 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800792a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800792c:	6878      	ldr	r0, [r7, #4]
 800792e:	f000 f905 	bl	8007b3c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007938:	2b00      	cmp	r3, #0
 800793a:	d00c      	beq.n	8007956 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007942:	2b00      	cmp	r3, #0
 8007944:	d007      	beq.n	8007956 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800794e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f000 f834 	bl	80079be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	f003 0320 	and.w	r3, r3, #32
 800795c:	2b00      	cmp	r3, #0
 800795e:	d00c      	beq.n	800797a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f003 0320 	and.w	r3, r3, #32
 8007966:	2b00      	cmp	r3, #0
 8007968:	d007      	beq.n	800797a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f06f 0220 	mvn.w	r2, #32
 8007972:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f000 f8cd 	bl	8007b14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800797a:	bf00      	nop
 800797c:	3710      	adds	r7, #16
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}

08007982 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007982:	b480      	push	{r7}
 8007984:	b083      	sub	sp, #12
 8007986:	af00      	add	r7, sp, #0
 8007988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800798a:	bf00      	nop
 800798c:	370c      	adds	r7, #12
 800798e:	46bd      	mov	sp, r7
 8007990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007994:	4770      	bx	lr

08007996 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007996:	b480      	push	{r7}
 8007998:	b083      	sub	sp, #12
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800799e:	bf00      	nop
 80079a0:	370c      	adds	r7, #12
 80079a2:	46bd      	mov	sp, r7
 80079a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a8:	4770      	bx	lr

080079aa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80079aa:	b480      	push	{r7}
 80079ac:	b083      	sub	sp, #12
 80079ae:	af00      	add	r7, sp, #0
 80079b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80079b2:	bf00      	nop
 80079b4:	370c      	adds	r7, #12
 80079b6:	46bd      	mov	sp, r7
 80079b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079bc:	4770      	bx	lr

080079be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80079be:	b480      	push	{r7}
 80079c0:	b083      	sub	sp, #12
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80079c6:	bf00      	nop
 80079c8:	370c      	adds	r7, #12
 80079ca:	46bd      	mov	sp, r7
 80079cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d0:	4770      	bx	lr
	...

080079d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b085      	sub	sp, #20
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
 80079dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	4a43      	ldr	r2, [pc, #268]	@ (8007af4 <TIM_Base_SetConfig+0x120>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d013      	beq.n	8007a14 <TIM_Base_SetConfig+0x40>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079f2:	d00f      	beq.n	8007a14 <TIM_Base_SetConfig+0x40>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	4a40      	ldr	r2, [pc, #256]	@ (8007af8 <TIM_Base_SetConfig+0x124>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d00b      	beq.n	8007a14 <TIM_Base_SetConfig+0x40>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	4a3f      	ldr	r2, [pc, #252]	@ (8007afc <TIM_Base_SetConfig+0x128>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d007      	beq.n	8007a14 <TIM_Base_SetConfig+0x40>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	4a3e      	ldr	r2, [pc, #248]	@ (8007b00 <TIM_Base_SetConfig+0x12c>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d003      	beq.n	8007a14 <TIM_Base_SetConfig+0x40>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	4a3d      	ldr	r2, [pc, #244]	@ (8007b04 <TIM_Base_SetConfig+0x130>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d108      	bne.n	8007a26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	68fa      	ldr	r2, [r7, #12]
 8007a22:	4313      	orrs	r3, r2
 8007a24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	4a32      	ldr	r2, [pc, #200]	@ (8007af4 <TIM_Base_SetConfig+0x120>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d01f      	beq.n	8007a6e <TIM_Base_SetConfig+0x9a>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a34:	d01b      	beq.n	8007a6e <TIM_Base_SetConfig+0x9a>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	4a2f      	ldr	r2, [pc, #188]	@ (8007af8 <TIM_Base_SetConfig+0x124>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d017      	beq.n	8007a6e <TIM_Base_SetConfig+0x9a>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4a2e      	ldr	r2, [pc, #184]	@ (8007afc <TIM_Base_SetConfig+0x128>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d013      	beq.n	8007a6e <TIM_Base_SetConfig+0x9a>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	4a2d      	ldr	r2, [pc, #180]	@ (8007b00 <TIM_Base_SetConfig+0x12c>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d00f      	beq.n	8007a6e <TIM_Base_SetConfig+0x9a>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	4a2c      	ldr	r2, [pc, #176]	@ (8007b04 <TIM_Base_SetConfig+0x130>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d00b      	beq.n	8007a6e <TIM_Base_SetConfig+0x9a>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	4a2b      	ldr	r2, [pc, #172]	@ (8007b08 <TIM_Base_SetConfig+0x134>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d007      	beq.n	8007a6e <TIM_Base_SetConfig+0x9a>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	4a2a      	ldr	r2, [pc, #168]	@ (8007b0c <TIM_Base_SetConfig+0x138>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d003      	beq.n	8007a6e <TIM_Base_SetConfig+0x9a>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	4a29      	ldr	r2, [pc, #164]	@ (8007b10 <TIM_Base_SetConfig+0x13c>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d108      	bne.n	8007a80 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	68db      	ldr	r3, [r3, #12]
 8007a7a:	68fa      	ldr	r2, [r7, #12]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	695b      	ldr	r3, [r3, #20]
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	689a      	ldr	r2, [r3, #8]
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	681a      	ldr	r2, [r3, #0]
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	4a14      	ldr	r2, [pc, #80]	@ (8007af4 <TIM_Base_SetConfig+0x120>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d00f      	beq.n	8007ac6 <TIM_Base_SetConfig+0xf2>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	4a16      	ldr	r2, [pc, #88]	@ (8007b04 <TIM_Base_SetConfig+0x130>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d00b      	beq.n	8007ac6 <TIM_Base_SetConfig+0xf2>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	4a15      	ldr	r2, [pc, #84]	@ (8007b08 <TIM_Base_SetConfig+0x134>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d007      	beq.n	8007ac6 <TIM_Base_SetConfig+0xf2>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	4a14      	ldr	r2, [pc, #80]	@ (8007b0c <TIM_Base_SetConfig+0x138>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d003      	beq.n	8007ac6 <TIM_Base_SetConfig+0xf2>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	4a13      	ldr	r2, [pc, #76]	@ (8007b10 <TIM_Base_SetConfig+0x13c>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d103      	bne.n	8007ace <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	691a      	ldr	r2, [r3, #16]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f043 0204 	orr.w	r2, r3, #4
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2201      	movs	r2, #1
 8007ade:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	68fa      	ldr	r2, [r7, #12]
 8007ae4:	601a      	str	r2, [r3, #0]
}
 8007ae6:	bf00      	nop
 8007ae8:	3714      	adds	r7, #20
 8007aea:	46bd      	mov	sp, r7
 8007aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af0:	4770      	bx	lr
 8007af2:	bf00      	nop
 8007af4:	40012c00 	.word	0x40012c00
 8007af8:	40000400 	.word	0x40000400
 8007afc:	40000800 	.word	0x40000800
 8007b00:	40000c00 	.word	0x40000c00
 8007b04:	40013400 	.word	0x40013400
 8007b08:	40014000 	.word	0x40014000
 8007b0c:	40014400 	.word	0x40014400
 8007b10:	40014800 	.word	0x40014800

08007b14 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b083      	sub	sp, #12
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007b1c:	bf00      	nop
 8007b1e:	370c      	adds	r7, #12
 8007b20:	46bd      	mov	sp, r7
 8007b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b26:	4770      	bx	lr

08007b28 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b083      	sub	sp, #12
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b30:	bf00      	nop
 8007b32:	370c      	adds	r7, #12
 8007b34:	46bd      	mov	sp, r7
 8007b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3a:	4770      	bx	lr

08007b3c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b083      	sub	sp, #12
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007b44:	bf00      	nop
 8007b46:	370c      	adds	r7, #12
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr

08007b50 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b082      	sub	sp, #8
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d101      	bne.n	8007b62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	e040      	b.n	8007be4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d106      	bne.n	8007b78 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f7f9 fe9e 	bl	80018b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2224      	movs	r2, #36	@ 0x24
 8007b7c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	681a      	ldr	r2, [r3, #0]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f022 0201 	bic.w	r2, r2, #1
 8007b8c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d002      	beq.n	8007b9c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f000 fae0 	bl	800815c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f000 f825 	bl	8007bec <UART_SetConfig>
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	d101      	bne.n	8007bac <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	e01b      	b.n	8007be4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	685a      	ldr	r2, [r3, #4]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007bba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	689a      	ldr	r2, [r3, #8]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007bca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	681a      	ldr	r2, [r3, #0]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f042 0201 	orr.w	r2, r2, #1
 8007bda:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007bdc:	6878      	ldr	r0, [r7, #4]
 8007bde:	f000 fb5f 	bl	80082a0 <UART_CheckIdleState>
 8007be2:	4603      	mov	r3, r0
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	3708      	adds	r7, #8
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}

08007bec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007bec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007bf0:	b08a      	sub	sp, #40	@ 0x28
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	689a      	ldr	r2, [r3, #8]
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	691b      	ldr	r3, [r3, #16]
 8007c04:	431a      	orrs	r2, r3
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	695b      	ldr	r3, [r3, #20]
 8007c0a:	431a      	orrs	r2, r3
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	69db      	ldr	r3, [r3, #28]
 8007c10:	4313      	orrs	r3, r2
 8007c12:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	4ba4      	ldr	r3, [pc, #656]	@ (8007eac <UART_SetConfig+0x2c0>)
 8007c1c:	4013      	ands	r3, r2
 8007c1e:	68fa      	ldr	r2, [r7, #12]
 8007c20:	6812      	ldr	r2, [r2, #0]
 8007c22:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007c24:	430b      	orrs	r3, r1
 8007c26:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	68da      	ldr	r2, [r3, #12]
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	430a      	orrs	r2, r1
 8007c3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	699b      	ldr	r3, [r3, #24]
 8007c42:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a99      	ldr	r2, [pc, #612]	@ (8007eb0 <UART_SetConfig+0x2c4>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d004      	beq.n	8007c58 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	6a1b      	ldr	r3, [r3, #32]
 8007c52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c54:	4313      	orrs	r3, r2
 8007c56:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	689b      	ldr	r3, [r3, #8]
 8007c5e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c68:	430a      	orrs	r2, r1
 8007c6a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a90      	ldr	r2, [pc, #576]	@ (8007eb4 <UART_SetConfig+0x2c8>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d126      	bne.n	8007cc4 <UART_SetConfig+0xd8>
 8007c76:	4b90      	ldr	r3, [pc, #576]	@ (8007eb8 <UART_SetConfig+0x2cc>)
 8007c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c7c:	f003 0303 	and.w	r3, r3, #3
 8007c80:	2b03      	cmp	r3, #3
 8007c82:	d81b      	bhi.n	8007cbc <UART_SetConfig+0xd0>
 8007c84:	a201      	add	r2, pc, #4	@ (adr r2, 8007c8c <UART_SetConfig+0xa0>)
 8007c86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c8a:	bf00      	nop
 8007c8c:	08007c9d 	.word	0x08007c9d
 8007c90:	08007cad 	.word	0x08007cad
 8007c94:	08007ca5 	.word	0x08007ca5
 8007c98:	08007cb5 	.word	0x08007cb5
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ca2:	e116      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007ca4:	2302      	movs	r3, #2
 8007ca6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007caa:	e112      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007cac:	2304      	movs	r3, #4
 8007cae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cb2:	e10e      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007cb4:	2308      	movs	r3, #8
 8007cb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cba:	e10a      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007cbc:	2310      	movs	r3, #16
 8007cbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cc2:	e106      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	4a7c      	ldr	r2, [pc, #496]	@ (8007ebc <UART_SetConfig+0x2d0>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d138      	bne.n	8007d40 <UART_SetConfig+0x154>
 8007cce:	4b7a      	ldr	r3, [pc, #488]	@ (8007eb8 <UART_SetConfig+0x2cc>)
 8007cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cd4:	f003 030c 	and.w	r3, r3, #12
 8007cd8:	2b0c      	cmp	r3, #12
 8007cda:	d82d      	bhi.n	8007d38 <UART_SetConfig+0x14c>
 8007cdc:	a201      	add	r2, pc, #4	@ (adr r2, 8007ce4 <UART_SetConfig+0xf8>)
 8007cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ce2:	bf00      	nop
 8007ce4:	08007d19 	.word	0x08007d19
 8007ce8:	08007d39 	.word	0x08007d39
 8007cec:	08007d39 	.word	0x08007d39
 8007cf0:	08007d39 	.word	0x08007d39
 8007cf4:	08007d29 	.word	0x08007d29
 8007cf8:	08007d39 	.word	0x08007d39
 8007cfc:	08007d39 	.word	0x08007d39
 8007d00:	08007d39 	.word	0x08007d39
 8007d04:	08007d21 	.word	0x08007d21
 8007d08:	08007d39 	.word	0x08007d39
 8007d0c:	08007d39 	.word	0x08007d39
 8007d10:	08007d39 	.word	0x08007d39
 8007d14:	08007d31 	.word	0x08007d31
 8007d18:	2300      	movs	r3, #0
 8007d1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d1e:	e0d8      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007d20:	2302      	movs	r3, #2
 8007d22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d26:	e0d4      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007d28:	2304      	movs	r3, #4
 8007d2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d2e:	e0d0      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007d30:	2308      	movs	r3, #8
 8007d32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d36:	e0cc      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007d38:	2310      	movs	r3, #16
 8007d3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d3e:	e0c8      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a5e      	ldr	r2, [pc, #376]	@ (8007ec0 <UART_SetConfig+0x2d4>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d125      	bne.n	8007d96 <UART_SetConfig+0x1aa>
 8007d4a:	4b5b      	ldr	r3, [pc, #364]	@ (8007eb8 <UART_SetConfig+0x2cc>)
 8007d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d50:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007d54:	2b30      	cmp	r3, #48	@ 0x30
 8007d56:	d016      	beq.n	8007d86 <UART_SetConfig+0x19a>
 8007d58:	2b30      	cmp	r3, #48	@ 0x30
 8007d5a:	d818      	bhi.n	8007d8e <UART_SetConfig+0x1a2>
 8007d5c:	2b20      	cmp	r3, #32
 8007d5e:	d00a      	beq.n	8007d76 <UART_SetConfig+0x18a>
 8007d60:	2b20      	cmp	r3, #32
 8007d62:	d814      	bhi.n	8007d8e <UART_SetConfig+0x1a2>
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d002      	beq.n	8007d6e <UART_SetConfig+0x182>
 8007d68:	2b10      	cmp	r3, #16
 8007d6a:	d008      	beq.n	8007d7e <UART_SetConfig+0x192>
 8007d6c:	e00f      	b.n	8007d8e <UART_SetConfig+0x1a2>
 8007d6e:	2300      	movs	r3, #0
 8007d70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d74:	e0ad      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007d76:	2302      	movs	r3, #2
 8007d78:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d7c:	e0a9      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007d7e:	2304      	movs	r3, #4
 8007d80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d84:	e0a5      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007d86:	2308      	movs	r3, #8
 8007d88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d8c:	e0a1      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007d8e:	2310      	movs	r3, #16
 8007d90:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d94:	e09d      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4a4a      	ldr	r2, [pc, #296]	@ (8007ec4 <UART_SetConfig+0x2d8>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d125      	bne.n	8007dec <UART_SetConfig+0x200>
 8007da0:	4b45      	ldr	r3, [pc, #276]	@ (8007eb8 <UART_SetConfig+0x2cc>)
 8007da2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007da6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007daa:	2bc0      	cmp	r3, #192	@ 0xc0
 8007dac:	d016      	beq.n	8007ddc <UART_SetConfig+0x1f0>
 8007dae:	2bc0      	cmp	r3, #192	@ 0xc0
 8007db0:	d818      	bhi.n	8007de4 <UART_SetConfig+0x1f8>
 8007db2:	2b80      	cmp	r3, #128	@ 0x80
 8007db4:	d00a      	beq.n	8007dcc <UART_SetConfig+0x1e0>
 8007db6:	2b80      	cmp	r3, #128	@ 0x80
 8007db8:	d814      	bhi.n	8007de4 <UART_SetConfig+0x1f8>
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d002      	beq.n	8007dc4 <UART_SetConfig+0x1d8>
 8007dbe:	2b40      	cmp	r3, #64	@ 0x40
 8007dc0:	d008      	beq.n	8007dd4 <UART_SetConfig+0x1e8>
 8007dc2:	e00f      	b.n	8007de4 <UART_SetConfig+0x1f8>
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dca:	e082      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007dcc:	2302      	movs	r3, #2
 8007dce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dd2:	e07e      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007dd4:	2304      	movs	r3, #4
 8007dd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dda:	e07a      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007ddc:	2308      	movs	r3, #8
 8007dde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007de2:	e076      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007de4:	2310      	movs	r3, #16
 8007de6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dea:	e072      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a35      	ldr	r2, [pc, #212]	@ (8007ec8 <UART_SetConfig+0x2dc>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d12a      	bne.n	8007e4c <UART_SetConfig+0x260>
 8007df6:	4b30      	ldr	r3, [pc, #192]	@ (8007eb8 <UART_SetConfig+0x2cc>)
 8007df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dfc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e04:	d01a      	beq.n	8007e3c <UART_SetConfig+0x250>
 8007e06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e0a:	d81b      	bhi.n	8007e44 <UART_SetConfig+0x258>
 8007e0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e10:	d00c      	beq.n	8007e2c <UART_SetConfig+0x240>
 8007e12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e16:	d815      	bhi.n	8007e44 <UART_SetConfig+0x258>
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d003      	beq.n	8007e24 <UART_SetConfig+0x238>
 8007e1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e20:	d008      	beq.n	8007e34 <UART_SetConfig+0x248>
 8007e22:	e00f      	b.n	8007e44 <UART_SetConfig+0x258>
 8007e24:	2300      	movs	r3, #0
 8007e26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e2a:	e052      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007e2c:	2302      	movs	r3, #2
 8007e2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e32:	e04e      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007e34:	2304      	movs	r3, #4
 8007e36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e3a:	e04a      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007e3c:	2308      	movs	r3, #8
 8007e3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e42:	e046      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007e44:	2310      	movs	r3, #16
 8007e46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e4a:	e042      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	4a17      	ldr	r2, [pc, #92]	@ (8007eb0 <UART_SetConfig+0x2c4>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d13a      	bne.n	8007ecc <UART_SetConfig+0x2e0>
 8007e56:	4b18      	ldr	r3, [pc, #96]	@ (8007eb8 <UART_SetConfig+0x2cc>)
 8007e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e5c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007e60:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007e64:	d01a      	beq.n	8007e9c <UART_SetConfig+0x2b0>
 8007e66:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007e6a:	d81b      	bhi.n	8007ea4 <UART_SetConfig+0x2b8>
 8007e6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e70:	d00c      	beq.n	8007e8c <UART_SetConfig+0x2a0>
 8007e72:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e76:	d815      	bhi.n	8007ea4 <UART_SetConfig+0x2b8>
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d003      	beq.n	8007e84 <UART_SetConfig+0x298>
 8007e7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e80:	d008      	beq.n	8007e94 <UART_SetConfig+0x2a8>
 8007e82:	e00f      	b.n	8007ea4 <UART_SetConfig+0x2b8>
 8007e84:	2300      	movs	r3, #0
 8007e86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e8a:	e022      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007e8c:	2302      	movs	r3, #2
 8007e8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e92:	e01e      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007e94:	2304      	movs	r3, #4
 8007e96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e9a:	e01a      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007e9c:	2308      	movs	r3, #8
 8007e9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ea2:	e016      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007ea4:	2310      	movs	r3, #16
 8007ea6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007eaa:	e012      	b.n	8007ed2 <UART_SetConfig+0x2e6>
 8007eac:	efff69f3 	.word	0xefff69f3
 8007eb0:	40008000 	.word	0x40008000
 8007eb4:	40013800 	.word	0x40013800
 8007eb8:	40021000 	.word	0x40021000
 8007ebc:	40004400 	.word	0x40004400
 8007ec0:	40004800 	.word	0x40004800
 8007ec4:	40004c00 	.word	0x40004c00
 8007ec8:	40005000 	.word	0x40005000
 8007ecc:	2310      	movs	r3, #16
 8007ece:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4a9f      	ldr	r2, [pc, #636]	@ (8008154 <UART_SetConfig+0x568>)
 8007ed8:	4293      	cmp	r3, r2
 8007eda:	d17a      	bne.n	8007fd2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007edc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007ee0:	2b08      	cmp	r3, #8
 8007ee2:	d824      	bhi.n	8007f2e <UART_SetConfig+0x342>
 8007ee4:	a201      	add	r2, pc, #4	@ (adr r2, 8007eec <UART_SetConfig+0x300>)
 8007ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eea:	bf00      	nop
 8007eec:	08007f11 	.word	0x08007f11
 8007ef0:	08007f2f 	.word	0x08007f2f
 8007ef4:	08007f19 	.word	0x08007f19
 8007ef8:	08007f2f 	.word	0x08007f2f
 8007efc:	08007f1f 	.word	0x08007f1f
 8007f00:	08007f2f 	.word	0x08007f2f
 8007f04:	08007f2f 	.word	0x08007f2f
 8007f08:	08007f2f 	.word	0x08007f2f
 8007f0c:	08007f27 	.word	0x08007f27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f10:	f7fd faa2 	bl	8005458 <HAL_RCC_GetPCLK1Freq>
 8007f14:	61f8      	str	r0, [r7, #28]
        break;
 8007f16:	e010      	b.n	8007f3a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f18:	4b8f      	ldr	r3, [pc, #572]	@ (8008158 <UART_SetConfig+0x56c>)
 8007f1a:	61fb      	str	r3, [r7, #28]
        break;
 8007f1c:	e00d      	b.n	8007f3a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f1e:	f7fd fa03 	bl	8005328 <HAL_RCC_GetSysClockFreq>
 8007f22:	61f8      	str	r0, [r7, #28]
        break;
 8007f24:	e009      	b.n	8007f3a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f2a:	61fb      	str	r3, [r7, #28]
        break;
 8007f2c:	e005      	b.n	8007f3a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007f38:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007f3a:	69fb      	ldr	r3, [r7, #28]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	f000 80fb 	beq.w	8008138 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	685a      	ldr	r2, [r3, #4]
 8007f46:	4613      	mov	r3, r2
 8007f48:	005b      	lsls	r3, r3, #1
 8007f4a:	4413      	add	r3, r2
 8007f4c:	69fa      	ldr	r2, [r7, #28]
 8007f4e:	429a      	cmp	r2, r3
 8007f50:	d305      	bcc.n	8007f5e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007f58:	69fa      	ldr	r2, [r7, #28]
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d903      	bls.n	8007f66 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007f64:	e0e8      	b.n	8008138 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007f66:	69fb      	ldr	r3, [r7, #28]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	461c      	mov	r4, r3
 8007f6c:	4615      	mov	r5, r2
 8007f6e:	f04f 0200 	mov.w	r2, #0
 8007f72:	f04f 0300 	mov.w	r3, #0
 8007f76:	022b      	lsls	r3, r5, #8
 8007f78:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007f7c:	0222      	lsls	r2, r4, #8
 8007f7e:	68f9      	ldr	r1, [r7, #12]
 8007f80:	6849      	ldr	r1, [r1, #4]
 8007f82:	0849      	lsrs	r1, r1, #1
 8007f84:	2000      	movs	r0, #0
 8007f86:	4688      	mov	r8, r1
 8007f88:	4681      	mov	r9, r0
 8007f8a:	eb12 0a08 	adds.w	sl, r2, r8
 8007f8e:	eb43 0b09 	adc.w	fp, r3, r9
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	2200      	movs	r2, #0
 8007f98:	603b      	str	r3, [r7, #0]
 8007f9a:	607a      	str	r2, [r7, #4]
 8007f9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007fa0:	4650      	mov	r0, sl
 8007fa2:	4659      	mov	r1, fp
 8007fa4:	f7f8 f96c 	bl	8000280 <__aeabi_uldivmod>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	460b      	mov	r3, r1
 8007fac:	4613      	mov	r3, r2
 8007fae:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007fb0:	69bb      	ldr	r3, [r7, #24]
 8007fb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007fb6:	d308      	bcc.n	8007fca <UART_SetConfig+0x3de>
 8007fb8:	69bb      	ldr	r3, [r7, #24]
 8007fba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007fbe:	d204      	bcs.n	8007fca <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	69ba      	ldr	r2, [r7, #24]
 8007fc6:	60da      	str	r2, [r3, #12]
 8007fc8:	e0b6      	b.n	8008138 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007fca:	2301      	movs	r3, #1
 8007fcc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007fd0:	e0b2      	b.n	8008138 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	69db      	ldr	r3, [r3, #28]
 8007fd6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fda:	d15e      	bne.n	800809a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007fdc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007fe0:	2b08      	cmp	r3, #8
 8007fe2:	d828      	bhi.n	8008036 <UART_SetConfig+0x44a>
 8007fe4:	a201      	add	r2, pc, #4	@ (adr r2, 8007fec <UART_SetConfig+0x400>)
 8007fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fea:	bf00      	nop
 8007fec:	08008011 	.word	0x08008011
 8007ff0:	08008019 	.word	0x08008019
 8007ff4:	08008021 	.word	0x08008021
 8007ff8:	08008037 	.word	0x08008037
 8007ffc:	08008027 	.word	0x08008027
 8008000:	08008037 	.word	0x08008037
 8008004:	08008037 	.word	0x08008037
 8008008:	08008037 	.word	0x08008037
 800800c:	0800802f 	.word	0x0800802f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008010:	f7fd fa22 	bl	8005458 <HAL_RCC_GetPCLK1Freq>
 8008014:	61f8      	str	r0, [r7, #28]
        break;
 8008016:	e014      	b.n	8008042 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008018:	f7fd fa34 	bl	8005484 <HAL_RCC_GetPCLK2Freq>
 800801c:	61f8      	str	r0, [r7, #28]
        break;
 800801e:	e010      	b.n	8008042 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008020:	4b4d      	ldr	r3, [pc, #308]	@ (8008158 <UART_SetConfig+0x56c>)
 8008022:	61fb      	str	r3, [r7, #28]
        break;
 8008024:	e00d      	b.n	8008042 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008026:	f7fd f97f 	bl	8005328 <HAL_RCC_GetSysClockFreq>
 800802a:	61f8      	str	r0, [r7, #28]
        break;
 800802c:	e009      	b.n	8008042 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800802e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008032:	61fb      	str	r3, [r7, #28]
        break;
 8008034:	e005      	b.n	8008042 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8008036:	2300      	movs	r3, #0
 8008038:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800803a:	2301      	movs	r3, #1
 800803c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008040:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008042:	69fb      	ldr	r3, [r7, #28]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d077      	beq.n	8008138 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008048:	69fb      	ldr	r3, [r7, #28]
 800804a:	005a      	lsls	r2, r3, #1
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	085b      	lsrs	r3, r3, #1
 8008052:	441a      	add	r2, r3
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	685b      	ldr	r3, [r3, #4]
 8008058:	fbb2 f3f3 	udiv	r3, r2, r3
 800805c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800805e:	69bb      	ldr	r3, [r7, #24]
 8008060:	2b0f      	cmp	r3, #15
 8008062:	d916      	bls.n	8008092 <UART_SetConfig+0x4a6>
 8008064:	69bb      	ldr	r3, [r7, #24]
 8008066:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800806a:	d212      	bcs.n	8008092 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800806c:	69bb      	ldr	r3, [r7, #24]
 800806e:	b29b      	uxth	r3, r3
 8008070:	f023 030f 	bic.w	r3, r3, #15
 8008074:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008076:	69bb      	ldr	r3, [r7, #24]
 8008078:	085b      	lsrs	r3, r3, #1
 800807a:	b29b      	uxth	r3, r3
 800807c:	f003 0307 	and.w	r3, r3, #7
 8008080:	b29a      	uxth	r2, r3
 8008082:	8afb      	ldrh	r3, [r7, #22]
 8008084:	4313      	orrs	r3, r2
 8008086:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	8afa      	ldrh	r2, [r7, #22]
 800808e:	60da      	str	r2, [r3, #12]
 8008090:	e052      	b.n	8008138 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008092:	2301      	movs	r3, #1
 8008094:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008098:	e04e      	b.n	8008138 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800809a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800809e:	2b08      	cmp	r3, #8
 80080a0:	d827      	bhi.n	80080f2 <UART_SetConfig+0x506>
 80080a2:	a201      	add	r2, pc, #4	@ (adr r2, 80080a8 <UART_SetConfig+0x4bc>)
 80080a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080a8:	080080cd 	.word	0x080080cd
 80080ac:	080080d5 	.word	0x080080d5
 80080b0:	080080dd 	.word	0x080080dd
 80080b4:	080080f3 	.word	0x080080f3
 80080b8:	080080e3 	.word	0x080080e3
 80080bc:	080080f3 	.word	0x080080f3
 80080c0:	080080f3 	.word	0x080080f3
 80080c4:	080080f3 	.word	0x080080f3
 80080c8:	080080eb 	.word	0x080080eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080cc:	f7fd f9c4 	bl	8005458 <HAL_RCC_GetPCLK1Freq>
 80080d0:	61f8      	str	r0, [r7, #28]
        break;
 80080d2:	e014      	b.n	80080fe <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080d4:	f7fd f9d6 	bl	8005484 <HAL_RCC_GetPCLK2Freq>
 80080d8:	61f8      	str	r0, [r7, #28]
        break;
 80080da:	e010      	b.n	80080fe <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080dc:	4b1e      	ldr	r3, [pc, #120]	@ (8008158 <UART_SetConfig+0x56c>)
 80080de:	61fb      	str	r3, [r7, #28]
        break;
 80080e0:	e00d      	b.n	80080fe <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080e2:	f7fd f921 	bl	8005328 <HAL_RCC_GetSysClockFreq>
 80080e6:	61f8      	str	r0, [r7, #28]
        break;
 80080e8:	e009      	b.n	80080fe <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080ee:	61fb      	str	r3, [r7, #28]
        break;
 80080f0:	e005      	b.n	80080fe <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80080f2:	2300      	movs	r3, #0
 80080f4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80080f6:	2301      	movs	r3, #1
 80080f8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80080fc:	bf00      	nop
    }

    if (pclk != 0U)
 80080fe:	69fb      	ldr	r3, [r7, #28]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d019      	beq.n	8008138 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	085a      	lsrs	r2, r3, #1
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	441a      	add	r2, r3
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	fbb2 f3f3 	udiv	r3, r2, r3
 8008116:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008118:	69bb      	ldr	r3, [r7, #24]
 800811a:	2b0f      	cmp	r3, #15
 800811c:	d909      	bls.n	8008132 <UART_SetConfig+0x546>
 800811e:	69bb      	ldr	r3, [r7, #24]
 8008120:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008124:	d205      	bcs.n	8008132 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008126:	69bb      	ldr	r3, [r7, #24]
 8008128:	b29a      	uxth	r2, r3
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	60da      	str	r2, [r3, #12]
 8008130:	e002      	b.n	8008138 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008132:	2301      	movs	r3, #1
 8008134:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	2200      	movs	r2, #0
 800813c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	2200      	movs	r2, #0
 8008142:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008144:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8008148:	4618      	mov	r0, r3
 800814a:	3728      	adds	r7, #40	@ 0x28
 800814c:	46bd      	mov	sp, r7
 800814e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008152:	bf00      	nop
 8008154:	40008000 	.word	0x40008000
 8008158:	00f42400 	.word	0x00f42400

0800815c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800815c:	b480      	push	{r7}
 800815e:	b083      	sub	sp, #12
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008168:	f003 0308 	and.w	r3, r3, #8
 800816c:	2b00      	cmp	r3, #0
 800816e:	d00a      	beq.n	8008186 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	685b      	ldr	r3, [r3, #4]
 8008176:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	430a      	orrs	r2, r1
 8008184:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800818a:	f003 0301 	and.w	r3, r3, #1
 800818e:	2b00      	cmp	r3, #0
 8008190:	d00a      	beq.n	80081a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	685b      	ldr	r3, [r3, #4]
 8008198:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	430a      	orrs	r2, r1
 80081a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081ac:	f003 0302 	and.w	r3, r3, #2
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d00a      	beq.n	80081ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	685b      	ldr	r3, [r3, #4]
 80081ba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	430a      	orrs	r2, r1
 80081c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081ce:	f003 0304 	and.w	r3, r3, #4
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d00a      	beq.n	80081ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	685b      	ldr	r3, [r3, #4]
 80081dc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	430a      	orrs	r2, r1
 80081ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081f0:	f003 0310 	and.w	r3, r3, #16
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d00a      	beq.n	800820e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	689b      	ldr	r3, [r3, #8]
 80081fe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	430a      	orrs	r2, r1
 800820c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008212:	f003 0320 	and.w	r3, r3, #32
 8008216:	2b00      	cmp	r3, #0
 8008218:	d00a      	beq.n	8008230 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	689b      	ldr	r3, [r3, #8]
 8008220:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	430a      	orrs	r2, r1
 800822e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008234:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008238:	2b00      	cmp	r3, #0
 800823a:	d01a      	beq.n	8008272 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	685b      	ldr	r3, [r3, #4]
 8008242:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	430a      	orrs	r2, r1
 8008250:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008256:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800825a:	d10a      	bne.n	8008272 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	685b      	ldr	r3, [r3, #4]
 8008262:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	430a      	orrs	r2, r1
 8008270:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008276:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800827a:	2b00      	cmp	r3, #0
 800827c:	d00a      	beq.n	8008294 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	430a      	orrs	r2, r1
 8008292:	605a      	str	r2, [r3, #4]
  }
}
 8008294:	bf00      	nop
 8008296:	370c      	adds	r7, #12
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b098      	sub	sp, #96	@ 0x60
 80082a4:	af02      	add	r7, sp, #8
 80082a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2200      	movs	r2, #0
 80082ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80082b0:	f7fb fa40 	bl	8003734 <HAL_GetTick>
 80082b4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f003 0308 	and.w	r3, r3, #8
 80082c0:	2b08      	cmp	r3, #8
 80082c2:	d12e      	bne.n	8008322 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80082c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80082c8:	9300      	str	r3, [sp, #0]
 80082ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082cc:	2200      	movs	r2, #0
 80082ce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f000 f88c 	bl	80083f0 <UART_WaitOnFlagUntilTimeout>
 80082d8:	4603      	mov	r3, r0
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d021      	beq.n	8008322 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082e6:	e853 3f00 	ldrex	r3, [r3]
 80082ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80082ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80082f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	461a      	mov	r2, r3
 80082fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80082fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80082fe:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008300:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008302:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008304:	e841 2300 	strex	r3, r2, [r1]
 8008308:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800830a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800830c:	2b00      	cmp	r3, #0
 800830e:	d1e6      	bne.n	80082de <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2220      	movs	r2, #32
 8008314:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2200      	movs	r2, #0
 800831a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800831e:	2303      	movs	r3, #3
 8008320:	e062      	b.n	80083e8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f003 0304 	and.w	r3, r3, #4
 800832c:	2b04      	cmp	r3, #4
 800832e:	d149      	bne.n	80083c4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008330:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008334:	9300      	str	r3, [sp, #0]
 8008336:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008338:	2200      	movs	r2, #0
 800833a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f000 f856 	bl	80083f0 <UART_WaitOnFlagUntilTimeout>
 8008344:	4603      	mov	r3, r0
 8008346:	2b00      	cmp	r3, #0
 8008348:	d03c      	beq.n	80083c4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008352:	e853 3f00 	ldrex	r3, [r3]
 8008356:	623b      	str	r3, [r7, #32]
   return(result);
 8008358:	6a3b      	ldr	r3, [r7, #32]
 800835a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800835e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	461a      	mov	r2, r3
 8008366:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008368:	633b      	str	r3, [r7, #48]	@ 0x30
 800836a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800836c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800836e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008370:	e841 2300 	strex	r3, r2, [r1]
 8008374:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008378:	2b00      	cmp	r3, #0
 800837a:	d1e6      	bne.n	800834a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	3308      	adds	r3, #8
 8008382:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	e853 3f00 	ldrex	r3, [r3]
 800838a:	60fb      	str	r3, [r7, #12]
   return(result);
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f023 0301 	bic.w	r3, r3, #1
 8008392:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	3308      	adds	r3, #8
 800839a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800839c:	61fa      	str	r2, [r7, #28]
 800839e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a0:	69b9      	ldr	r1, [r7, #24]
 80083a2:	69fa      	ldr	r2, [r7, #28]
 80083a4:	e841 2300 	strex	r3, r2, [r1]
 80083a8:	617b      	str	r3, [r7, #20]
   return(result);
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d1e5      	bne.n	800837c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2220      	movs	r2, #32
 80083b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2200      	movs	r2, #0
 80083bc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80083c0:	2303      	movs	r3, #3
 80083c2:	e011      	b.n	80083e8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2220      	movs	r2, #32
 80083c8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2220      	movs	r2, #32
 80083ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2200      	movs	r2, #0
 80083d6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2200      	movs	r2, #0
 80083dc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2200      	movs	r2, #0
 80083e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80083e6:	2300      	movs	r3, #0
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3758      	adds	r7, #88	@ 0x58
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}

080083f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b084      	sub	sp, #16
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	60f8      	str	r0, [r7, #12]
 80083f8:	60b9      	str	r1, [r7, #8]
 80083fa:	603b      	str	r3, [r7, #0]
 80083fc:	4613      	mov	r3, r2
 80083fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008400:	e04f      	b.n	80084a2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008402:	69bb      	ldr	r3, [r7, #24]
 8008404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008408:	d04b      	beq.n	80084a2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800840a:	f7fb f993 	bl	8003734 <HAL_GetTick>
 800840e:	4602      	mov	r2, r0
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	1ad3      	subs	r3, r2, r3
 8008414:	69ba      	ldr	r2, [r7, #24]
 8008416:	429a      	cmp	r2, r3
 8008418:	d302      	bcc.n	8008420 <UART_WaitOnFlagUntilTimeout+0x30>
 800841a:	69bb      	ldr	r3, [r7, #24]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d101      	bne.n	8008424 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008420:	2303      	movs	r3, #3
 8008422:	e04e      	b.n	80084c2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 0304 	and.w	r3, r3, #4
 800842e:	2b00      	cmp	r3, #0
 8008430:	d037      	beq.n	80084a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	2b80      	cmp	r3, #128	@ 0x80
 8008436:	d034      	beq.n	80084a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008438:	68bb      	ldr	r3, [r7, #8]
 800843a:	2b40      	cmp	r3, #64	@ 0x40
 800843c:	d031      	beq.n	80084a2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	69db      	ldr	r3, [r3, #28]
 8008444:	f003 0308 	and.w	r3, r3, #8
 8008448:	2b08      	cmp	r3, #8
 800844a:	d110      	bne.n	800846e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	2208      	movs	r2, #8
 8008452:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008454:	68f8      	ldr	r0, [r7, #12]
 8008456:	f000 f838 	bl	80084ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2208      	movs	r2, #8
 800845e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2200      	movs	r2, #0
 8008466:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800846a:	2301      	movs	r3, #1
 800846c:	e029      	b.n	80084c2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	69db      	ldr	r3, [r3, #28]
 8008474:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008478:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800847c:	d111      	bne.n	80084a2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008486:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008488:	68f8      	ldr	r0, [r7, #12]
 800848a:	f000 f81e 	bl	80084ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	2220      	movs	r2, #32
 8008492:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	2200      	movs	r2, #0
 800849a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800849e:	2303      	movs	r3, #3
 80084a0:	e00f      	b.n	80084c2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	69da      	ldr	r2, [r3, #28]
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	4013      	ands	r3, r2
 80084ac:	68ba      	ldr	r2, [r7, #8]
 80084ae:	429a      	cmp	r2, r3
 80084b0:	bf0c      	ite	eq
 80084b2:	2301      	moveq	r3, #1
 80084b4:	2300      	movne	r3, #0
 80084b6:	b2db      	uxtb	r3, r3
 80084b8:	461a      	mov	r2, r3
 80084ba:	79fb      	ldrb	r3, [r7, #7]
 80084bc:	429a      	cmp	r2, r3
 80084be:	d0a0      	beq.n	8008402 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80084c0:	2300      	movs	r3, #0
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3710      	adds	r7, #16
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}

080084ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80084ca:	b480      	push	{r7}
 80084cc:	b095      	sub	sp, #84	@ 0x54
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084da:	e853 3f00 	ldrex	r3, [r3]
 80084de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80084e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	461a      	mov	r2, r3
 80084ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80084f2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80084f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80084f8:	e841 2300 	strex	r3, r2, [r1]
 80084fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80084fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008500:	2b00      	cmp	r3, #0
 8008502:	d1e6      	bne.n	80084d2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	3308      	adds	r3, #8
 800850a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850c:	6a3b      	ldr	r3, [r7, #32]
 800850e:	e853 3f00 	ldrex	r3, [r3]
 8008512:	61fb      	str	r3, [r7, #28]
   return(result);
 8008514:	69fb      	ldr	r3, [r7, #28]
 8008516:	f023 0301 	bic.w	r3, r3, #1
 800851a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	3308      	adds	r3, #8
 8008522:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008524:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008526:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008528:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800852a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800852c:	e841 2300 	strex	r3, r2, [r1]
 8008530:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008534:	2b00      	cmp	r3, #0
 8008536:	d1e5      	bne.n	8008504 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800853c:	2b01      	cmp	r3, #1
 800853e:	d118      	bne.n	8008572 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	e853 3f00 	ldrex	r3, [r3]
 800854c:	60bb      	str	r3, [r7, #8]
   return(result);
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	f023 0310 	bic.w	r3, r3, #16
 8008554:	647b      	str	r3, [r7, #68]	@ 0x44
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	461a      	mov	r2, r3
 800855c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800855e:	61bb      	str	r3, [r7, #24]
 8008560:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008562:	6979      	ldr	r1, [r7, #20]
 8008564:	69ba      	ldr	r2, [r7, #24]
 8008566:	e841 2300 	strex	r3, r2, [r1]
 800856a:	613b      	str	r3, [r7, #16]
   return(result);
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d1e6      	bne.n	8008540 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2220      	movs	r2, #32
 8008576:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2200      	movs	r2, #0
 800857e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2200      	movs	r2, #0
 8008584:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008586:	bf00      	nop
 8008588:	3754      	adds	r7, #84	@ 0x54
 800858a:	46bd      	mov	sp, r7
 800858c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008590:	4770      	bx	lr

08008592 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008592:	b084      	sub	sp, #16
 8008594:	b580      	push	{r7, lr}
 8008596:	b084      	sub	sp, #16
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
 800859c:	f107 001c 	add.w	r0, r7, #28
 80085a0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	68db      	ldr	r3, [r3, #12]
 80085a8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f000 fa69 	bl	8008a88 <USB_CoreReset>
 80085b6:	4603      	mov	r3, r0
 80085b8:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80085ba:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d106      	bne.n	80085d0 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085c6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	639a      	str	r2, [r3, #56]	@ 0x38
 80085ce:	e005      	b.n	80085dc <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085d4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 80085dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80085de:	4618      	mov	r0, r3
 80085e0:	3710      	adds	r7, #16
 80085e2:	46bd      	mov	sp, r7
 80085e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80085e8:	b004      	add	sp, #16
 80085ea:	4770      	bx	lr

080085ec <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80085ec:	b480      	push	{r7}
 80085ee:	b083      	sub	sp, #12
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	689b      	ldr	r3, [r3, #8]
 80085f8:	f023 0201 	bic.w	r2, r3, #1
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008600:	2300      	movs	r3, #0
}
 8008602:	4618      	mov	r0, r3
 8008604:	370c      	adds	r7, #12
 8008606:	46bd      	mov	sp, r7
 8008608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860c:	4770      	bx	lr

0800860e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800860e:	b580      	push	{r7, lr}
 8008610:	b084      	sub	sp, #16
 8008612:	af00      	add	r7, sp, #0
 8008614:	6078      	str	r0, [r7, #4]
 8008616:	460b      	mov	r3, r1
 8008618:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800861a:	2300      	movs	r3, #0
 800861c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	68db      	ldr	r3, [r3, #12]
 8008622:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800862a:	78fb      	ldrb	r3, [r7, #3]
 800862c:	2b01      	cmp	r3, #1
 800862e:	d115      	bne.n	800865c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	68db      	ldr	r3, [r3, #12]
 8008634:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800863c:	200a      	movs	r0, #10
 800863e:	f7fb f885 	bl	800374c <HAL_Delay>
      ms += 10U;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	330a      	adds	r3, #10
 8008646:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f000 fa0f 	bl	8008a6c <USB_GetMode>
 800864e:	4603      	mov	r3, r0
 8008650:	2b01      	cmp	r3, #1
 8008652:	d01e      	beq.n	8008692 <USB_SetCurrentMode+0x84>
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	2bc7      	cmp	r3, #199	@ 0xc7
 8008658:	d9f0      	bls.n	800863c <USB_SetCurrentMode+0x2e>
 800865a:	e01a      	b.n	8008692 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800865c:	78fb      	ldrb	r3, [r7, #3]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d115      	bne.n	800868e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	68db      	ldr	r3, [r3, #12]
 8008666:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800866e:	200a      	movs	r0, #10
 8008670:	f7fb f86c 	bl	800374c <HAL_Delay>
      ms += 10U;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	330a      	adds	r3, #10
 8008678:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f000 f9f6 	bl	8008a6c <USB_GetMode>
 8008680:	4603      	mov	r3, r0
 8008682:	2b00      	cmp	r3, #0
 8008684:	d005      	beq.n	8008692 <USB_SetCurrentMode+0x84>
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	2bc7      	cmp	r3, #199	@ 0xc7
 800868a:	d9f0      	bls.n	800866e <USB_SetCurrentMode+0x60>
 800868c:	e001      	b.n	8008692 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800868e:	2301      	movs	r3, #1
 8008690:	e005      	b.n	800869e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	2bc8      	cmp	r3, #200	@ 0xc8
 8008696:	d101      	bne.n	800869c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008698:	2301      	movs	r3, #1
 800869a:	e000      	b.n	800869e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800869c:	2300      	movs	r3, #0
}
 800869e:	4618      	mov	r0, r3
 80086a0:	3710      	adds	r7, #16
 80086a2:	46bd      	mov	sp, r7
 80086a4:	bd80      	pop	{r7, pc}
	...

080086a8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80086a8:	b084      	sub	sp, #16
 80086aa:	b580      	push	{r7, lr}
 80086ac:	b086      	sub	sp, #24
 80086ae:	af00      	add	r7, sp, #0
 80086b0:	6078      	str	r0, [r7, #4]
 80086b2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80086b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80086ba:	2300      	movs	r3, #0
 80086bc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80086c2:	2300      	movs	r3, #0
 80086c4:	613b      	str	r3, [r7, #16]
 80086c6:	e009      	b.n	80086dc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80086c8:	687a      	ldr	r2, [r7, #4]
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	3340      	adds	r3, #64	@ 0x40
 80086ce:	009b      	lsls	r3, r3, #2
 80086d0:	4413      	add	r3, r2
 80086d2:	2200      	movs	r2, #0
 80086d4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80086d6:	693b      	ldr	r3, [r7, #16]
 80086d8:	3301      	adds	r3, #1
 80086da:	613b      	str	r3, [r7, #16]
 80086dc:	693b      	ldr	r3, [r7, #16]
 80086de:	2b0e      	cmp	r3, #14
 80086e0:	d9f2      	bls.n	80086c8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80086e2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d11c      	bne.n	8008724 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086f0:	685b      	ldr	r3, [r3, #4]
 80086f2:	68fa      	ldr	r2, [r7, #12]
 80086f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80086f8:	f043 0302 	orr.w	r3, r3, #2
 80086fc:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008702:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	601a      	str	r2, [r3, #0]
 8008722:	e005      	b.n	8008730 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008728:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008736:	461a      	mov	r2, r3
 8008738:	2300      	movs	r3, #0
 800873a:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800873c:	2103      	movs	r1, #3
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f000 f95a 	bl	80089f8 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008744:	2110      	movs	r1, #16
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f000 f8f6 	bl	8008938 <USB_FlushTxFifo>
 800874c:	4603      	mov	r3, r0
 800874e:	2b00      	cmp	r3, #0
 8008750:	d001      	beq.n	8008756 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8008752:	2301      	movs	r3, #1
 8008754:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f000 f920 	bl	800899c <USB_FlushRxFifo>
 800875c:	4603      	mov	r3, r0
 800875e:	2b00      	cmp	r3, #0
 8008760:	d001      	beq.n	8008766 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8008762:	2301      	movs	r3, #1
 8008764:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800876c:	461a      	mov	r2, r3
 800876e:	2300      	movs	r3, #0
 8008770:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008778:	461a      	mov	r2, r3
 800877a:	2300      	movs	r3, #0
 800877c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008784:	461a      	mov	r2, r3
 8008786:	2300      	movs	r3, #0
 8008788:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800878a:	2300      	movs	r3, #0
 800878c:	613b      	str	r3, [r7, #16]
 800878e:	e043      	b.n	8008818 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	015a      	lsls	r2, r3, #5
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	4413      	add	r3, r2
 8008798:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80087a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80087a6:	d118      	bne.n	80087da <USB_DevInit+0x132>
    {
      if (i == 0U)
 80087a8:	693b      	ldr	r3, [r7, #16]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d10a      	bne.n	80087c4 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	015a      	lsls	r2, r3, #5
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	4413      	add	r3, r2
 80087b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087ba:	461a      	mov	r2, r3
 80087bc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80087c0:	6013      	str	r3, [r2, #0]
 80087c2:	e013      	b.n	80087ec <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80087c4:	693b      	ldr	r3, [r7, #16]
 80087c6:	015a      	lsls	r2, r3, #5
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	4413      	add	r3, r2
 80087cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087d0:	461a      	mov	r2, r3
 80087d2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80087d6:	6013      	str	r3, [r2, #0]
 80087d8:	e008      	b.n	80087ec <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	015a      	lsls	r2, r3, #5
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	4413      	add	r3, r2
 80087e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087e6:	461a      	mov	r2, r3
 80087e8:	2300      	movs	r3, #0
 80087ea:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80087ec:	693b      	ldr	r3, [r7, #16]
 80087ee:	015a      	lsls	r2, r3, #5
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	4413      	add	r3, r2
 80087f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087f8:	461a      	mov	r2, r3
 80087fa:	2300      	movs	r3, #0
 80087fc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	015a      	lsls	r2, r3, #5
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	4413      	add	r3, r2
 8008806:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800880a:	461a      	mov	r2, r3
 800880c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008810:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008812:	693b      	ldr	r3, [r7, #16]
 8008814:	3301      	adds	r3, #1
 8008816:	613b      	str	r3, [r7, #16]
 8008818:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800881c:	461a      	mov	r2, r3
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	4293      	cmp	r3, r2
 8008822:	d3b5      	bcc.n	8008790 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008824:	2300      	movs	r3, #0
 8008826:	613b      	str	r3, [r7, #16]
 8008828:	e043      	b.n	80088b2 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	015a      	lsls	r2, r3, #5
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	4413      	add	r3, r2
 8008832:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800883c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008840:	d118      	bne.n	8008874 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8008842:	693b      	ldr	r3, [r7, #16]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d10a      	bne.n	800885e <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008848:	693b      	ldr	r3, [r7, #16]
 800884a:	015a      	lsls	r2, r3, #5
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	4413      	add	r3, r2
 8008850:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008854:	461a      	mov	r2, r3
 8008856:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800885a:	6013      	str	r3, [r2, #0]
 800885c:	e013      	b.n	8008886 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800885e:	693b      	ldr	r3, [r7, #16]
 8008860:	015a      	lsls	r2, r3, #5
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	4413      	add	r3, r2
 8008866:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800886a:	461a      	mov	r2, r3
 800886c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008870:	6013      	str	r3, [r2, #0]
 8008872:	e008      	b.n	8008886 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	015a      	lsls	r2, r3, #5
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	4413      	add	r3, r2
 800887c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008880:	461a      	mov	r2, r3
 8008882:	2300      	movs	r3, #0
 8008884:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	015a      	lsls	r2, r3, #5
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	4413      	add	r3, r2
 800888e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008892:	461a      	mov	r2, r3
 8008894:	2300      	movs	r3, #0
 8008896:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008898:	693b      	ldr	r3, [r7, #16]
 800889a:	015a      	lsls	r2, r3, #5
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	4413      	add	r3, r2
 80088a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088a4:	461a      	mov	r2, r3
 80088a6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80088aa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80088ac:	693b      	ldr	r3, [r7, #16]
 80088ae:	3301      	adds	r3, #1
 80088b0:	613b      	str	r3, [r7, #16]
 80088b2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80088b6:	461a      	mov	r2, r3
 80088b8:	693b      	ldr	r3, [r7, #16]
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d3b5      	bcc.n	800882a <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088c4:	691b      	ldr	r3, [r3, #16]
 80088c6:	68fa      	ldr	r2, [r7, #12]
 80088c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80088cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80088d0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2200      	movs	r2, #0
 80088d6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80088de:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	699b      	ldr	r3, [r3, #24]
 80088e4:	f043 0210 	orr.w	r2, r3, #16
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	699a      	ldr	r2, [r3, #24]
 80088f0:	4b10      	ldr	r3, [pc, #64]	@ (8008934 <USB_DevInit+0x28c>)
 80088f2:	4313      	orrs	r3, r2
 80088f4:	687a      	ldr	r2, [r7, #4]
 80088f6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80088f8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d005      	beq.n	800890c <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	699b      	ldr	r3, [r3, #24]
 8008904:	f043 0208 	orr.w	r2, r3, #8
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800890c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008910:	2b01      	cmp	r3, #1
 8008912:	d107      	bne.n	8008924 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	699b      	ldr	r3, [r3, #24]
 8008918:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800891c:	f043 0304 	orr.w	r3, r3, #4
 8008920:	687a      	ldr	r2, [r7, #4]
 8008922:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008924:	7dfb      	ldrb	r3, [r7, #23]
}
 8008926:	4618      	mov	r0, r3
 8008928:	3718      	adds	r7, #24
 800892a:	46bd      	mov	sp, r7
 800892c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008930:	b004      	add	sp, #16
 8008932:	4770      	bx	lr
 8008934:	803c3800 	.word	0x803c3800

08008938 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008938:	b480      	push	{r7}
 800893a:	b085      	sub	sp, #20
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
 8008940:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008942:	2300      	movs	r3, #0
 8008944:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	3301      	adds	r3, #1
 800894a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008952:	d901      	bls.n	8008958 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008954:	2303      	movs	r3, #3
 8008956:	e01b      	b.n	8008990 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	691b      	ldr	r3, [r3, #16]
 800895c:	2b00      	cmp	r3, #0
 800895e:	daf2      	bge.n	8008946 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008960:	2300      	movs	r3, #0
 8008962:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	019b      	lsls	r3, r3, #6
 8008968:	f043 0220 	orr.w	r2, r3, #32
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	3301      	adds	r3, #1
 8008974:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800897c:	d901      	bls.n	8008982 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800897e:	2303      	movs	r3, #3
 8008980:	e006      	b.n	8008990 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	691b      	ldr	r3, [r3, #16]
 8008986:	f003 0320 	and.w	r3, r3, #32
 800898a:	2b20      	cmp	r3, #32
 800898c:	d0f0      	beq.n	8008970 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800898e:	2300      	movs	r3, #0
}
 8008990:	4618      	mov	r0, r3
 8008992:	3714      	adds	r7, #20
 8008994:	46bd      	mov	sp, r7
 8008996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899a:	4770      	bx	lr

0800899c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800899c:	b480      	push	{r7}
 800899e:	b085      	sub	sp, #20
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80089a4:	2300      	movs	r3, #0
 80089a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	3301      	adds	r3, #1
 80089ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80089b4:	d901      	bls.n	80089ba <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80089b6:	2303      	movs	r3, #3
 80089b8:	e018      	b.n	80089ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	691b      	ldr	r3, [r3, #16]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	daf2      	bge.n	80089a8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80089c2:	2300      	movs	r3, #0
 80089c4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2210      	movs	r2, #16
 80089ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	3301      	adds	r3, #1
 80089d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80089d8:	d901      	bls.n	80089de <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80089da:	2303      	movs	r3, #3
 80089dc:	e006      	b.n	80089ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	691b      	ldr	r3, [r3, #16]
 80089e2:	f003 0310 	and.w	r3, r3, #16
 80089e6:	2b10      	cmp	r3, #16
 80089e8:	d0f0      	beq.n	80089cc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80089ea:	2300      	movs	r3, #0
}
 80089ec:	4618      	mov	r0, r3
 80089ee:	3714      	adds	r7, #20
 80089f0:	46bd      	mov	sp, r7
 80089f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f6:	4770      	bx	lr

080089f8 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80089f8:	b480      	push	{r7}
 80089fa:	b085      	sub	sp, #20
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
 8008a00:	460b      	mov	r3, r1
 8008a02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a0e:	681a      	ldr	r2, [r3, #0]
 8008a10:	78fb      	ldrb	r3, [r7, #3]
 8008a12:	68f9      	ldr	r1, [r7, #12]
 8008a14:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008a18:	4313      	orrs	r3, r2
 8008a1a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008a1c:	2300      	movs	r3, #0
}
 8008a1e:	4618      	mov	r0, r3
 8008a20:	3714      	adds	r7, #20
 8008a22:	46bd      	mov	sp, r7
 8008a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a28:	4770      	bx	lr

08008a2a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008a2a:	b480      	push	{r7}
 8008a2c:	b085      	sub	sp, #20
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	68fa      	ldr	r2, [r7, #12]
 8008a40:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008a44:	f023 0303 	bic.w	r3, r3, #3
 8008a48:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a50:	685b      	ldr	r3, [r3, #4]
 8008a52:	68fa      	ldr	r2, [r7, #12]
 8008a54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008a58:	f043 0302 	orr.w	r3, r3, #2
 8008a5c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008a5e:	2300      	movs	r3, #0
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	3714      	adds	r7, #20
 8008a64:	46bd      	mov	sp, r7
 8008a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6a:	4770      	bx	lr

08008a6c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b083      	sub	sp, #12
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	695b      	ldr	r3, [r3, #20]
 8008a78:	f003 0301 	and.w	r3, r3, #1
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	370c      	adds	r7, #12
 8008a80:	46bd      	mov	sp, r7
 8008a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a86:	4770      	bx	lr

08008a88 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008a88:	b480      	push	{r7}
 8008a8a:	b085      	sub	sp, #20
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008a90:	2300      	movs	r3, #0
 8008a92:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	3301      	adds	r3, #1
 8008a98:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008aa0:	d901      	bls.n	8008aa6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008aa2:	2303      	movs	r3, #3
 8008aa4:	e022      	b.n	8008aec <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	691b      	ldr	r3, [r3, #16]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	daf2      	bge.n	8008a94 <USB_CoreReset+0xc>

  count = 10U;
 8008aae:	230a      	movs	r3, #10
 8008ab0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008ab2:	e002      	b.n	8008aba <USB_CoreReset+0x32>
  {
    count--;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	3b01      	subs	r3, #1
 8008ab8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d1f9      	bne.n	8008ab4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	691b      	ldr	r3, [r3, #16]
 8008ac4:	f043 0201 	orr.w	r2, r3, #1
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	3301      	adds	r3, #1
 8008ad0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008ad8:	d901      	bls.n	8008ade <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008ada:	2303      	movs	r3, #3
 8008adc:	e006      	b.n	8008aec <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	691b      	ldr	r3, [r3, #16]
 8008ae2:	f003 0301 	and.w	r3, r3, #1
 8008ae6:	2b01      	cmp	r3, #1
 8008ae8:	d0f0      	beq.n	8008acc <USB_CoreReset+0x44>

  return HAL_OK;
 8008aea:	2300      	movs	r3, #0
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	3714      	adds	r7, #20
 8008af0:	46bd      	mov	sp, r7
 8008af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af6:	4770      	bx	lr

08008af8 <sendMessageVector>:
/*-----------------------------------------------------------*/

static int32_t sendMessageVector( MQTTContext_t * pContext,
                                  TransportOutVector_t * pIoVec,
                                  size_t ioVecCount )
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b08a      	sub	sp, #40	@ 0x28
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	60f8      	str	r0, [r7, #12]
 8008b00:	60b9      	str	r1, [r7, #8]
 8008b02:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t startTime;
    TransportOutVector_t * pIoVectIterator;
    size_t vectorsToBeSent = ioVecCount;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	61fb      	str	r3, [r7, #28]
    size_t bytesToSend = 0U;
 8008b08:	2300      	movs	r3, #0
 8008b0a:	61bb      	str	r3, [r7, #24]
    int32_t bytesSentOrError = 0;
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	617b      	str	r3, [r7, #20]

    assert( pContext != NULL );
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d106      	bne.n	8008b24 <sendMessageVector+0x2c>
 8008b16:	4b6a      	ldr	r3, [pc, #424]	@ (8008cc0 <sendMessageVector+0x1c8>)
 8008b18:	4a6a      	ldr	r2, [pc, #424]	@ (8008cc4 <sendMessageVector+0x1cc>)
 8008b1a:	f240 3116 	movw	r1, #790	@ 0x316
 8008b1e:	486a      	ldr	r0, [pc, #424]	@ (8008cc8 <sendMessageVector+0x1d0>)
 8008b20:	f006 fd62 	bl	800f5e8 <__assert_func>
    assert( pIoVec != NULL );
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d106      	bne.n	8008b38 <sendMessageVector+0x40>
 8008b2a:	4b68      	ldr	r3, [pc, #416]	@ (8008ccc <sendMessageVector+0x1d4>)
 8008b2c:	4a65      	ldr	r2, [pc, #404]	@ (8008cc4 <sendMessageVector+0x1cc>)
 8008b2e:	f240 3117 	movw	r1, #791	@ 0x317
 8008b32:	4865      	ldr	r0, [pc, #404]	@ (8008cc8 <sendMessageVector+0x1d0>)
 8008b34:	f006 fd58 	bl	800f5e8 <__assert_func>
    assert( pContext->getTime != NULL );
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d106      	bne.n	8008b4e <sendMessageVector+0x56>
 8008b40:	4b63      	ldr	r3, [pc, #396]	@ (8008cd0 <sendMessageVector+0x1d8>)
 8008b42:	4a60      	ldr	r2, [pc, #384]	@ (8008cc4 <sendMessageVector+0x1cc>)
 8008b44:	f44f 7146 	mov.w	r1, #792	@ 0x318
 8008b48:	485f      	ldr	r0, [pc, #380]	@ (8008cc8 <sendMessageVector+0x1d0>)
 8008b4a:	f006 fd4d 	bl	800f5e8 <__assert_func>
    /* Send must always be defined */
    assert( pContext->transportInterface.send != NULL );
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	695b      	ldr	r3, [r3, #20]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d106      	bne.n	8008b64 <sendMessageVector+0x6c>
 8008b56:	4b5f      	ldr	r3, [pc, #380]	@ (8008cd4 <sendMessageVector+0x1dc>)
 8008b58:	4a5a      	ldr	r2, [pc, #360]	@ (8008cc4 <sendMessageVector+0x1cc>)
 8008b5a:	f240 311a 	movw	r1, #794	@ 0x31a
 8008b5e:	485a      	ldr	r0, [pc, #360]	@ (8008cc8 <sendMessageVector+0x1d0>)
 8008b60:	f006 fd42 	bl	800f5e8 <__assert_func>

    /* Count the total number of bytes to be sent as outlined in the vector. */
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	623b      	str	r3, [r7, #32]
 8008b68:	e007      	b.n	8008b7a <sendMessageVector+0x82>
    {
        bytesToSend += pIoVectIterator->iov_len;
 8008b6a:	6a3b      	ldr	r3, [r7, #32]
 8008b6c:	685b      	ldr	r3, [r3, #4]
 8008b6e:	69ba      	ldr	r2, [r7, #24]
 8008b70:	4413      	add	r3, r2
 8008b72:	61bb      	str	r3, [r7, #24]
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 8008b74:	6a3b      	ldr	r3, [r7, #32]
 8008b76:	3308      	adds	r3, #8
 8008b78:	623b      	str	r3, [r7, #32]
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8008b80:	3b01      	subs	r3, #1
 8008b82:	00db      	lsls	r3, r3, #3
 8008b84:	68ba      	ldr	r2, [r7, #8]
 8008b86:	4413      	add	r3, r2
 8008b88:	6a3a      	ldr	r2, [r7, #32]
 8008b8a:	429a      	cmp	r2, r3
 8008b8c:	d9ed      	bls.n	8008b6a <sendMessageVector+0x72>
    }

    /* Reset the iterator to point to the first entry in the array. */
    pIoVectIterator = pIoVec;
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	623b      	str	r3, [r7, #32]

    /* Note the start time. */
    startTime = pContext->getTime();
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b96:	4798      	blx	r3
 8008b98:	6138      	str	r0, [r7, #16]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 8008b9a:	e082      	b.n	8008ca2 <sendMessageVector+0x1aa>
    {
        if( pContext->transportInterface.writev != NULL )
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	699b      	ldr	r3, [r3, #24]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d008      	beq.n	8008bb6 <sendMessageVector+0xbe>
        {
            sendResult = pContext->transportInterface.writev( pContext->transportInterface.pNetworkContext,
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	699b      	ldr	r3, [r3, #24]
 8008ba8:	68fa      	ldr	r2, [r7, #12]
 8008baa:	69d0      	ldr	r0, [r2, #28]
 8008bac:	69fa      	ldr	r2, [r7, #28]
 8008bae:	6a39      	ldr	r1, [r7, #32]
 8008bb0:	4798      	blx	r3
 8008bb2:	6278      	str	r0, [r7, #36]	@ 0x24
 8008bb4:	e009      	b.n	8008bca <sendMessageVector+0xd2>
                                                              pIoVectIterator,
                                                              vectorsToBeSent );
        }
        else
        {
            sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	695b      	ldr	r3, [r3, #20]
 8008bba:	68fa      	ldr	r2, [r7, #12]
 8008bbc:	69d0      	ldr	r0, [r2, #28]
 8008bbe:	6a3a      	ldr	r2, [r7, #32]
 8008bc0:	6811      	ldr	r1, [r2, #0]
 8008bc2:	6a3a      	ldr	r2, [r7, #32]
 8008bc4:	6852      	ldr	r2, [r2, #4]
 8008bc6:	4798      	blx	r3
 8008bc8:	6278      	str	r0, [r7, #36]	@ 0x24
                                                            pIoVectIterator->iov_base,
                                                            pIoVectIterator->iov_len );
        }

        if( sendResult > 0 )
 8008bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	dd17      	ble.n	8008c00 <sendMessageVector+0x108>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 8008bd0:	69ba      	ldr	r2, [r7, #24]
 8008bd2:	697b      	ldr	r3, [r7, #20]
 8008bd4:	1ad3      	subs	r3, r2, r3
 8008bd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bd8:	429a      	cmp	r2, r3
 8008bda:	dd06      	ble.n	8008bea <sendMessageVector+0xf2>
 8008bdc:	4b3e      	ldr	r3, [pc, #248]	@ (8008cd8 <sendMessageVector+0x1e0>)
 8008bde:	4a39      	ldr	r2, [pc, #228]	@ (8008cc4 <sendMessageVector+0x1cc>)
 8008be0:	f240 313b 	movw	r1, #827	@ 0x33b
 8008be4:	4838      	ldr	r0, [pc, #224]	@ (8008cc8 <sendMessageVector+0x1d0>)
 8008be6:	f006 fcff 	bl	800f5e8 <__assert_func>

            bytesSentOrError += sendResult;
 8008bea:	697a      	ldr	r2, [r7, #20]
 8008bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bee:	4413      	add	r3, r2
 8008bf0:	617b      	str	r3, [r7, #20]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bf6:	4798      	blx	r3
 8008bf8:	4602      	mov	r2, r0
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	635a      	str	r2, [r3, #52]	@ 0x34
 8008bfe:	e00d      	b.n	8008c1c <sendMessageVector+0x124>

            LogDebug( ( "sendMessageVector: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 8008c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	da0a      	bge.n	8008c1c <sendMessageVector+0x124>
        {
            bytesSentOrError = sendResult;
 8008c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c08:	617b      	str	r3, [r7, #20]
            LogError( ( "sendMessageVector: Unable to send packet: Network Error." ) );

            if( pContext->connectStatus == MQTTConnected )
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8008c10:	2b01      	cmp	r3, #1
 8008c12:	d103      	bne.n	8008c1c <sendMessageVector+0x124>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	2202      	movs	r2, #2
 8008c18:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( calculateElapsedTime( pContext->getTime(), startTime ) > MQTT_SEND_TIMEOUT_MS )
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c20:	4798      	blx	r3
 8008c22:	4603      	mov	r3, r0
 8008c24:	6939      	ldr	r1, [r7, #16]
 8008c26:	4618      	mov	r0, r3
 8008c28:	f000 f8f2 	bl	8008e10 <calculateElapsedTime>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d83e      	bhi.n	8008cb4 <sendMessageVector+0x1bc>
            LogError( ( "sendMessageVector: Unable to send packet: Timed out." ) );
            break;
        }

        /* Update the send pointer to the correct vector and offset. */
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 8008c36:	e00b      	b.n	8008c50 <sendMessageVector+0x158>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
        {
            sendResult -= ( int32_t ) pIoVectIterator->iov_len;
 8008c38:	6a3b      	ldr	r3, [r7, #32]
 8008c3a:	685b      	ldr	r3, [r3, #4]
 8008c3c:	461a      	mov	r2, r3
 8008c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c40:	1a9b      	subs	r3, r3, r2
 8008c42:	627b      	str	r3, [r7, #36]	@ 0x24
            pIoVectIterator++;
 8008c44:	6a3b      	ldr	r3, [r7, #32]
 8008c46:	3308      	adds	r3, #8
 8008c48:	623b      	str	r3, [r7, #32]
            /* Update the number of vector which are yet to be sent. */
            vectorsToBeSent--;
 8008c4a:	69fb      	ldr	r3, [r7, #28]
 8008c4c:	3b01      	subs	r3, #1
 8008c4e:	61fb      	str	r3, [r7, #28]
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8008c56:	3b01      	subs	r3, #1
 8008c58:	00db      	lsls	r3, r3, #3
 8008c5a:	68ba      	ldr	r2, [r7, #8]
 8008c5c:	4413      	add	r3, r2
 8008c5e:	6a3a      	ldr	r2, [r7, #32]
 8008c60:	429a      	cmp	r2, r3
 8008c62:	d805      	bhi.n	8008c70 <sendMessageVector+0x178>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
 8008c64:	6a3b      	ldr	r3, [r7, #32]
 8008c66:	685b      	ldr	r3, [r3, #4]
 8008c68:	461a      	mov	r2, r3
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 8008c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	dae3      	bge.n	8008c38 <sendMessageVector+0x140>
         * condition logically cannot be reached as the iterator would always be
         * bounded if the sendResult is positive. If it were not then the assert
         * above in the function will be triggered and the flow will never reach
         * here. Hence for that sake the branches on this condition are excluded
         * from coverage analysis */
        if( ( sendResult > 0 ) &&
 8008c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	dd15      	ble.n	8008ca2 <sendMessageVector+0x1aa>
            ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) ) /* LCOV_EXCL_BR_LINE */
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8008c7c:	3b01      	subs	r3, #1
 8008c7e:	00db      	lsls	r3, r3, #3
 8008c80:	68ba      	ldr	r2, [r7, #8]
 8008c82:	4413      	add	r3, r2
        if( ( sendResult > 0 ) &&
 8008c84:	6a3a      	ldr	r2, [r7, #32]
 8008c86:	429a      	cmp	r2, r3
 8008c88:	d80b      	bhi.n	8008ca2 <sendMessageVector+0x1aa>
        {
            pIoVectIterator->iov_base = ( const void * ) &( ( ( const uint8_t * ) pIoVectIterator->iov_base )[ sendResult ] );
 8008c8a:	6a3b      	ldr	r3, [r7, #32]
 8008c8c:	681a      	ldr	r2, [r3, #0]
 8008c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c90:	441a      	add	r2, r3
 8008c92:	6a3b      	ldr	r3, [r7, #32]
 8008c94:	601a      	str	r2, [r3, #0]
            pIoVectIterator->iov_len -= ( size_t ) sendResult;
 8008c96:	6a3b      	ldr	r3, [r7, #32]
 8008c98:	685a      	ldr	r2, [r3, #4]
 8008c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c9c:	1ad2      	subs	r2, r2, r3
 8008c9e:	6a3b      	ldr	r3, [r7, #32]
 8008ca0:	605a      	str	r2, [r3, #4]
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 8008ca2:	69bb      	ldr	r3, [r7, #24]
 8008ca4:	697a      	ldr	r2, [r7, #20]
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	da05      	bge.n	8008cb6 <sendMessageVector+0x1be>
 8008caa:	697b      	ldr	r3, [r7, #20]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	f6bf af75 	bge.w	8008b9c <sendMessageVector+0xa4>
 8008cb2:	e000      	b.n	8008cb6 <sendMessageVector+0x1be>
            break;
 8008cb4:	bf00      	nop
        }
    }

    return bytesSentOrError;
 8008cb6:	697b      	ldr	r3, [r7, #20]
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	3728      	adds	r7, #40	@ 0x28
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	bd80      	pop	{r7, pc}
 8008cc0:	08011790 	.word	0x08011790
 8008cc4:	08012318 	.word	0x08012318
 8008cc8:	080116b4 	.word	0x080116b4
 8008ccc:	080117a4 	.word	0x080117a4
 8008cd0:	080117b4 	.word	0x080117b4
 8008cd4:	080117d0 	.word	0x080117d0
 8008cd8:	080117fc 	.word	0x080117fc

08008cdc <sendBuffer>:

static int32_t sendBuffer( MQTTContext_t * pContext,
                           const uint8_t * pBufferToSend,
                           size_t bytesToSend )
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b088      	sub	sp, #32
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	60f8      	str	r0, [r7, #12]
 8008ce4:	60b9      	str	r1, [r7, #8]
 8008ce6:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t startTime;
    int32_t bytesSentOrError = 0;
 8008ce8:	2300      	movs	r3, #0
 8008cea:	61fb      	str	r3, [r7, #28]
    const uint8_t * pIndex = pBufferToSend;
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	61bb      	str	r3, [r7, #24]

    assert( pContext != NULL );
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d106      	bne.n	8008d04 <sendBuffer+0x28>
 8008cf6:	4b3f      	ldr	r3, [pc, #252]	@ (8008df4 <sendBuffer+0x118>)
 8008cf8:	4a3f      	ldr	r2, [pc, #252]	@ (8008df8 <sendBuffer+0x11c>)
 8008cfa:	f240 3181 	movw	r1, #897	@ 0x381
 8008cfe:	483f      	ldr	r0, [pc, #252]	@ (8008dfc <sendBuffer+0x120>)
 8008d00:	f006 fc72 	bl	800f5e8 <__assert_func>
    assert( pContext->getTime != NULL );
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d106      	bne.n	8008d1a <sendBuffer+0x3e>
 8008d0c:	4b3c      	ldr	r3, [pc, #240]	@ (8008e00 <sendBuffer+0x124>)
 8008d0e:	4a3a      	ldr	r2, [pc, #232]	@ (8008df8 <sendBuffer+0x11c>)
 8008d10:	f240 3182 	movw	r1, #898	@ 0x382
 8008d14:	4839      	ldr	r0, [pc, #228]	@ (8008dfc <sendBuffer+0x120>)
 8008d16:	f006 fc67 	bl	800f5e8 <__assert_func>
    assert( pContext->transportInterface.send != NULL );
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	695b      	ldr	r3, [r3, #20]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d106      	bne.n	8008d30 <sendBuffer+0x54>
 8008d22:	4b38      	ldr	r3, [pc, #224]	@ (8008e04 <sendBuffer+0x128>)
 8008d24:	4a34      	ldr	r2, [pc, #208]	@ (8008df8 <sendBuffer+0x11c>)
 8008d26:	f240 3183 	movw	r1, #899	@ 0x383
 8008d2a:	4834      	ldr	r0, [pc, #208]	@ (8008dfc <sendBuffer+0x120>)
 8008d2c:	f006 fc5c 	bl	800f5e8 <__assert_func>
    assert( pIndex != NULL );
 8008d30:	69bb      	ldr	r3, [r7, #24]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d106      	bne.n	8008d44 <sendBuffer+0x68>
 8008d36:	4b34      	ldr	r3, [pc, #208]	@ (8008e08 <sendBuffer+0x12c>)
 8008d38:	4a2f      	ldr	r2, [pc, #188]	@ (8008df8 <sendBuffer+0x11c>)
 8008d3a:	f44f 7161 	mov.w	r1, #900	@ 0x384
 8008d3e:	482f      	ldr	r0, [pc, #188]	@ (8008dfc <sendBuffer+0x120>)
 8008d40:	f006 fc52 	bl	800f5e8 <__assert_func>

    /* Set the timeout. */
    startTime = pContext->getTime();
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d48:	4798      	blx	r3
 8008d4a:	6178      	str	r0, [r7, #20]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 8008d4c:	e043      	b.n	8008dd6 <sendBuffer+0xfa>
    {
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	695b      	ldr	r3, [r3, #20]
 8008d52:	68fa      	ldr	r2, [r7, #12]
 8008d54:	69d0      	ldr	r0, [r2, #28]
                                                        pIndex,
                                                        bytesToSend - ( size_t ) bytesSentOrError );
 8008d56:	69fa      	ldr	r2, [r7, #28]
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 8008d58:	6879      	ldr	r1, [r7, #4]
 8008d5a:	1a8a      	subs	r2, r1, r2
 8008d5c:	69b9      	ldr	r1, [r7, #24]
 8008d5e:	4798      	blx	r3
 8008d60:	6138      	str	r0, [r7, #16]

        if( sendResult > 0 )
 8008d62:	693b      	ldr	r3, [r7, #16]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	dd1b      	ble.n	8008da0 <sendBuffer+0xc4>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 8008d68:	687a      	ldr	r2, [r7, #4]
 8008d6a:	69fb      	ldr	r3, [r7, #28]
 8008d6c:	1ad3      	subs	r3, r2, r3
 8008d6e:	693a      	ldr	r2, [r7, #16]
 8008d70:	429a      	cmp	r2, r3
 8008d72:	dd06      	ble.n	8008d82 <sendBuffer+0xa6>
 8008d74:	4b25      	ldr	r3, [pc, #148]	@ (8008e0c <sendBuffer+0x130>)
 8008d76:	4a20      	ldr	r2, [pc, #128]	@ (8008df8 <sendBuffer+0x11c>)
 8008d78:	f240 3193 	movw	r1, #915	@ 0x393
 8008d7c:	481f      	ldr	r0, [pc, #124]	@ (8008dfc <sendBuffer+0x120>)
 8008d7e:	f006 fc33 	bl	800f5e8 <__assert_func>

            bytesSentOrError += sendResult;
 8008d82:	69fa      	ldr	r2, [r7, #28]
 8008d84:	693b      	ldr	r3, [r7, #16]
 8008d86:	4413      	add	r3, r2
 8008d88:	61fb      	str	r3, [r7, #28]
            pIndex = &pIndex[ sendResult ];
 8008d8a:	693b      	ldr	r3, [r7, #16]
 8008d8c:	69ba      	ldr	r2, [r7, #24]
 8008d8e:	4413      	add	r3, r2
 8008d90:	61bb      	str	r3, [r7, #24]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d96:	4798      	blx	r3
 8008d98:	4602      	mov	r2, r0
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	635a      	str	r2, [r3, #52]	@ 0x34
 8008d9e:	e00d      	b.n	8008dbc <sendBuffer+0xe0>

            LogDebug( ( "sendBuffer: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 8008da0:	693b      	ldr	r3, [r7, #16]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	da0a      	bge.n	8008dbc <sendBuffer+0xe0>
        {
            bytesSentOrError = sendResult;
 8008da6:	693b      	ldr	r3, [r7, #16]
 8008da8:	61fb      	str	r3, [r7, #28]
            LogError( ( "sendBuffer: Unable to send packet: Network Error." ) );

            if( pContext->connectStatus == MQTTConnected )
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8008db0:	2b01      	cmp	r3, #1
 8008db2:	d103      	bne.n	8008dbc <sendBuffer+0xe0>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	2202      	movs	r2, #2
 8008db8:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( calculateElapsedTime( pContext->getTime(), startTime ) >= ( MQTT_SEND_TIMEOUT_MS ) )
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dc0:	4798      	blx	r3
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	6979      	ldr	r1, [r7, #20]
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	f000 f822 	bl	8008e10 <calculateElapsedTime>
 8008dcc:	4603      	mov	r3, r0
 8008dce:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d807      	bhi.n	8008de6 <sendBuffer+0x10a>
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	69fa      	ldr	r2, [r7, #28]
 8008dda:	429a      	cmp	r2, r3
 8008ddc:	da04      	bge.n	8008de8 <sendBuffer+0x10c>
 8008dde:	69fb      	ldr	r3, [r7, #28]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	dab4      	bge.n	8008d4e <sendBuffer+0x72>
 8008de4:	e000      	b.n	8008de8 <sendBuffer+0x10c>
        {
            LogError( ( "sendBuffer: Unable to send packet: Timed out." ) );
            break;
 8008de6:	bf00      	nop
        }
    }

    return bytesSentOrError;
 8008de8:	69fb      	ldr	r3, [r7, #28]
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	3720      	adds	r7, #32
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bd80      	pop	{r7, pc}
 8008df2:	bf00      	nop
 8008df4:	08011790 	.word	0x08011790
 8008df8:	0801232c 	.word	0x0801232c
 8008dfc:	080116b4 	.word	0x080116b4
 8008e00:	080117b4 	.word	0x080117b4
 8008e04:	080117d0 	.word	0x080117d0
 8008e08:	0801183c 	.word	0x0801183c
 8008e0c:	080117fc 	.word	0x080117fc

08008e10 <calculateElapsedTime>:

/*-----------------------------------------------------------*/

static uint32_t calculateElapsedTime( uint32_t later,
                                      uint32_t start )
{
 8008e10:	b480      	push	{r7}
 8008e12:	b083      	sub	sp, #12
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
 8008e18:	6039      	str	r1, [r7, #0]
    return later - start;
 8008e1a:	687a      	ldr	r2, [r7, #4]
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	1ad3      	subs	r3, r2, r3
}
 8008e20:	4618      	mov	r0, r3
 8008e22:	370c      	adds	r7, #12
 8008e24:	46bd      	mov	sp, r7
 8008e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2a:	4770      	bx	lr

08008e2c <getAckFromPacketType>:

/*-----------------------------------------------------------*/

static MQTTPubAckType_t getAckFromPacketType( uint8_t packetType )
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b084      	sub	sp, #16
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	4603      	mov	r3, r0
 8008e34:	71fb      	strb	r3, [r7, #7]
    MQTTPubAckType_t ackType = MQTTPuback;
 8008e36:	2300      	movs	r3, #0
 8008e38:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 8008e3a:	79fb      	ldrb	r3, [r7, #7]
 8008e3c:	2b62      	cmp	r3, #98	@ 0x62
 8008e3e:	d00c      	beq.n	8008e5a <getAckFromPacketType+0x2e>
 8008e40:	2b62      	cmp	r3, #98	@ 0x62
 8008e42:	dc0d      	bgt.n	8008e60 <getAckFromPacketType+0x34>
 8008e44:	2b40      	cmp	r3, #64	@ 0x40
 8008e46:	d002      	beq.n	8008e4e <getAckFromPacketType+0x22>
 8008e48:	2b50      	cmp	r3, #80	@ 0x50
 8008e4a:	d003      	beq.n	8008e54 <getAckFromPacketType+0x28>
 8008e4c:	e008      	b.n	8008e60 <getAckFromPacketType+0x34>
    {
        case MQTT_PACKET_TYPE_PUBACK:
            ackType = MQTTPuback;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	73fb      	strb	r3, [r7, #15]
            break;
 8008e52:	e012      	b.n	8008e7a <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREC:
            ackType = MQTTPubrec;
 8008e54:	2301      	movs	r3, #1
 8008e56:	73fb      	strb	r3, [r7, #15]
            break;
 8008e58:	e00f      	b.n	8008e7a <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREL:
            ackType = MQTTPubrel;
 8008e5a:	2302      	movs	r3, #2
 8008e5c:	73fb      	strb	r3, [r7, #15]
            break;
 8008e5e:	e00c      	b.n	8008e7a <getAckFromPacketType+0x4e>

        default:

            /* This function is only called after checking the type is one of
             * the above four values, so packet type must be PUBCOMP here. */
            assert( packetType == MQTT_PACKET_TYPE_PUBCOMP );
 8008e60:	79fb      	ldrb	r3, [r7, #7]
 8008e62:	2b70      	cmp	r3, #112	@ 0x70
 8008e64:	d006      	beq.n	8008e74 <getAckFromPacketType+0x48>
 8008e66:	4b07      	ldr	r3, [pc, #28]	@ (8008e84 <getAckFromPacketType+0x58>)
 8008e68:	4a07      	ldr	r2, [pc, #28]	@ (8008e88 <getAckFromPacketType+0x5c>)
 8008e6a:	f240 31d9 	movw	r1, #985	@ 0x3d9
 8008e6e:	4807      	ldr	r0, [pc, #28]	@ (8008e8c <getAckFromPacketType+0x60>)
 8008e70:	f006 fbba 	bl	800f5e8 <__assert_func>
            ackType = MQTTPubcomp;
 8008e74:	2303      	movs	r3, #3
 8008e76:	73fb      	strb	r3, [r7, #15]
            break;
 8008e78:	bf00      	nop
    }

    return ackType;
 8008e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	3710      	adds	r7, #16
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}
 8008e84:	0801184c 	.word	0x0801184c
 8008e88:	08012338 	.word	0x08012338
 8008e8c:	080116b4 	.word	0x080116b4

08008e90 <recvExact>:

/*-----------------------------------------------------------*/

static int32_t recvExact( MQTTContext_t * pContext,
                          size_t bytesToRecv )
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b08c      	sub	sp, #48	@ 0x30
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
 8008e98:	6039      	str	r1, [r7, #0]
    uint8_t * pIndex = NULL;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t bytesRemaining = bytesToRecv;
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
    int32_t totalBytesRecvd = 0, bytesRecvd;
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t lastDataRecvTimeMs = 0U, timeSinceLastRecvMs = 0U;
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	623b      	str	r3, [r7, #32]
 8008eaa:	2300      	movs	r3, #0
 8008eac:	61bb      	str	r3, [r7, #24]
    TransportRecv_t recvFunc = NULL;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	77fb      	strb	r3, [r7, #31]

    assert( pContext != NULL );
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d106      	bne.n	8008ece <recvExact+0x3e>
 8008ec0:	4b48      	ldr	r3, [pc, #288]	@ (8008fe4 <recvExact+0x154>)
 8008ec2:	4a49      	ldr	r2, [pc, #292]	@ (8008fe8 <recvExact+0x158>)
 8008ec4:	f240 31ee 	movw	r1, #1006	@ 0x3ee
 8008ec8:	4848      	ldr	r0, [pc, #288]	@ (8008fec <recvExact+0x15c>)
 8008eca:	f006 fb8d 	bl	800f5e8 <__assert_func>
    assert( bytesToRecv <= pContext->networkBuffer.size );
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ed2:	683a      	ldr	r2, [r7, #0]
 8008ed4:	429a      	cmp	r2, r3
 8008ed6:	d906      	bls.n	8008ee6 <recvExact+0x56>
 8008ed8:	4b45      	ldr	r3, [pc, #276]	@ (8008ff0 <recvExact+0x160>)
 8008eda:	4a43      	ldr	r2, [pc, #268]	@ (8008fe8 <recvExact+0x158>)
 8008edc:	f240 31ef 	movw	r1, #1007	@ 0x3ef
 8008ee0:	4842      	ldr	r0, [pc, #264]	@ (8008fec <recvExact+0x15c>)
 8008ee2:	f006 fb81 	bl	800f5e8 <__assert_func>
    assert( pContext->getTime != NULL );
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d106      	bne.n	8008efc <recvExact+0x6c>
 8008eee:	4b41      	ldr	r3, [pc, #260]	@ (8008ff4 <recvExact+0x164>)
 8008ef0:	4a3d      	ldr	r2, [pc, #244]	@ (8008fe8 <recvExact+0x158>)
 8008ef2:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 8008ef6:	483d      	ldr	r0, [pc, #244]	@ (8008fec <recvExact+0x15c>)
 8008ef8:	f006 fb76 	bl	800f5e8 <__assert_func>
    assert( pContext->transportInterface.recv != NULL );
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	691b      	ldr	r3, [r3, #16]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d106      	bne.n	8008f12 <recvExact+0x82>
 8008f04:	4b3c      	ldr	r3, [pc, #240]	@ (8008ff8 <recvExact+0x168>)
 8008f06:	4a38      	ldr	r2, [pc, #224]	@ (8008fe8 <recvExact+0x158>)
 8008f08:	f240 31f1 	movw	r1, #1009	@ 0x3f1
 8008f0c:	4837      	ldr	r0, [pc, #220]	@ (8008fec <recvExact+0x15c>)
 8008f0e:	f006 fb6b 	bl	800f5e8 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6a1b      	ldr	r3, [r3, #32]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d106      	bne.n	8008f28 <recvExact+0x98>
 8008f1a:	4b38      	ldr	r3, [pc, #224]	@ (8008ffc <recvExact+0x16c>)
 8008f1c:	4a32      	ldr	r2, [pc, #200]	@ (8008fe8 <recvExact+0x158>)
 8008f1e:	f240 31f2 	movw	r1, #1010	@ 0x3f2
 8008f22:	4832      	ldr	r0, [pc, #200]	@ (8008fec <recvExact+0x15c>)
 8008f24:	f006 fb60 	bl	800f5e8 <__assert_func>

    pIndex = pContext->networkBuffer.pBuffer;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6a1b      	ldr	r3, [r3, #32]
 8008f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    recvFunc = pContext->transportInterface.recv;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	691b      	ldr	r3, [r3, #16]
 8008f32:	617b      	str	r3, [r7, #20]
    getTimeStampMs = pContext->getTime;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f38:	613b      	str	r3, [r7, #16]

    /* Part of the MQTT packet has been read before calling this function. */
    lastDataRecvTimeMs = getTimeStampMs();
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	4798      	blx	r3
 8008f3e:	6238      	str	r0, [r7, #32]

    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 8008f40:	e042      	b.n	8008fc8 <recvExact+0x138>
    {
        bytesRecvd = recvFunc( pContext->transportInterface.pNetworkContext,
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	69d8      	ldr	r0, [r3, #28]
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f4c:	4798      	blx	r3
 8008f4e:	60f8      	str	r0, [r7, #12]
                               pIndex,
                               bytesRemaining );

        if( bytesRecvd < 0 )
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	da0d      	bge.n	8008f72 <recvExact+0xe2>
        {
            LogError( ( "Network error while receiving packet: ReturnCode=%ld.",
                        ( long int ) bytesRecvd ) );
            totalBytesRecvd = bytesRecvd;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	627b      	str	r3, [r7, #36]	@ 0x24
            receiveError = true;
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	77fb      	strb	r3, [r7, #31]

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            if( pContext->connectStatus == MQTTConnected )
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8008f64:	2b01      	cmp	r3, #1
 8008f66:	d12f      	bne.n	8008fc8 <recvExact+0x138>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2202      	movs	r2, #2
 8008f6c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 8008f70:	e02a      	b.n	8008fc8 <recvExact+0x138>
            }

            MQTT_POST_STATE_UPDATE_HOOK( pContext );
        }
        else if( bytesRecvd > 0 )
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	dd1a      	ble.n	8008fae <recvExact+0x11e>
        {
            /* Reset the starting time as we have received some data from the network. */
            lastDataRecvTimeMs = getTimeStampMs();
 8008f78:	693b      	ldr	r3, [r7, #16]
 8008f7a:	4798      	blx	r3
 8008f7c:	6238      	str	r0, [r7, #32]
            /* It is a bug in the application's transport receive implementation
             * if more bytes than expected are received. To avoid a possible
             * overflow in converting bytesRemaining from unsigned to signed,
             * this assert must exist after the check for bytesRecvd being
             * negative. */
            assert( ( size_t ) bytesRecvd <= bytesRemaining );
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f82:	429a      	cmp	r2, r3
 8008f84:	d206      	bcs.n	8008f94 <recvExact+0x104>
 8008f86:	4b1e      	ldr	r3, [pc, #120]	@ (8009000 <recvExact+0x170>)
 8008f88:	4a17      	ldr	r2, [pc, #92]	@ (8008fe8 <recvExact+0x158>)
 8008f8a:	f240 411b 	movw	r1, #1051	@ 0x41b
 8008f8e:	4817      	ldr	r0, [pc, #92]	@ (8008fec <recvExact+0x15c>)
 8008f90:	f006 fb2a 	bl	800f5e8 <__assert_func>

            bytesRemaining -= ( size_t ) bytesRecvd;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f98:	1ad3      	subs	r3, r2, r3
 8008f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
            totalBytesRecvd += ( int32_t ) bytesRecvd;
 8008f9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	4413      	add	r3, r2
 8008fa2:	627b      	str	r3, [r7, #36]	@ 0x24
            /* Increment the index. */
            pIndex = &pIndex[ bytesRecvd ];
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008fa8:	4413      	add	r3, r2
 8008faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008fac:	e00c      	b.n	8008fc8 <recvExact+0x138>
                        ( long int ) totalBytesRecvd ) );
        }
        else
        {
            /* No bytes were read from the network. */
            timeSinceLastRecvMs = calculateElapsedTime( getTimeStampMs(), lastDataRecvTimeMs );
 8008fae:	693b      	ldr	r3, [r7, #16]
 8008fb0:	4798      	blx	r3
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	6a39      	ldr	r1, [r7, #32]
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f7ff ff2a 	bl	8008e10 <calculateElapsedTime>
 8008fbc:	61b8      	str	r0, [r7, #24]

            /* Check for timeout if we have been waiting to receive any byte on the network. */
            if( timeSinceLastRecvMs >= MQTT_RECV_POLLING_TIMEOUT_MS )
 8008fbe:	69bb      	ldr	r3, [r7, #24]
 8008fc0:	2b09      	cmp	r3, #9
 8008fc2:	d901      	bls.n	8008fc8 <recvExact+0x138>
            {
                LogError( ( "Unable to receive packet: Timed out in transport recv." ) );
                receiveError = true;
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	77fb      	strb	r3, [r7, #31]
    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 8008fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d005      	beq.n	8008fda <recvExact+0x14a>
 8008fce:	7ffb      	ldrb	r3, [r7, #31]
 8008fd0:	f083 0301 	eor.w	r3, r3, #1
 8008fd4:	b2db      	uxtb	r3, r3
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d1b3      	bne.n	8008f42 <recvExact+0xb2>
            }
        }
    }

    return totalBytesRecvd;
 8008fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3730      	adds	r7, #48	@ 0x30
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}
 8008fe4:	08011790 	.word	0x08011790
 8008fe8:	08012350 	.word	0x08012350
 8008fec:	080116b4 	.word	0x080116b4
 8008ff0:	08011874 	.word	0x08011874
 8008ff4:	080117b4 	.word	0x080117b4
 8008ff8:	080118a0 	.word	0x080118a0
 8008ffc:	080118cc 	.word	0x080118cc
 8009000:	080118f4 	.word	0x080118f4

08009004 <discardPacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t discardPacket( MQTTContext_t * pContext,
                                   size_t remainingLength,
                                   uint32_t timeoutMs )
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b08c      	sub	sp, #48	@ 0x30
 8009008:	af00      	add	r7, sp, #0
 800900a:	60f8      	str	r0, [r7, #12]
 800900c:	60b9      	str	r1, [r7, #8]
 800900e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTRecvFailed;
 8009010:	2304      	movs	r3, #4
 8009012:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int32_t bytesReceived = 0;
 8009016:	2300      	movs	r3, #0
 8009018:	61fb      	str	r3, [r7, #28]
    size_t bytesToReceive = 0U;
 800901a:	2300      	movs	r3, #0
 800901c:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t totalBytesReceived = 0U;
 800901e:	2300      	movs	r3, #0
 8009020:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t entryTimeMs = 0U;
 8009022:	2300      	movs	r3, #0
 8009024:	61bb      	str	r3, [r7, #24]
    uint32_t elapsedTimeMs = 0U;
 8009026:	2300      	movs	r3, #0
 8009028:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800902a:	2300      	movs	r3, #0
 800902c:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800902e:	2300      	movs	r3, #0
 8009030:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    assert( pContext != NULL );
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d106      	bne.n	8009048 <discardPacket+0x44>
 800903a:	4b2f      	ldr	r3, [pc, #188]	@ (80090f8 <discardPacket+0xf4>)
 800903c:	4a2f      	ldr	r2, [pc, #188]	@ (80090fc <discardPacket+0xf8>)
 800903e:	f240 4146 	movw	r1, #1094	@ 0x446
 8009042:	482f      	ldr	r0, [pc, #188]	@ (8009100 <discardPacket+0xfc>)
 8009044:	f006 fad0 	bl	800f5e8 <__assert_func>
    assert( pContext->getTime != NULL );
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800904c:	2b00      	cmp	r3, #0
 800904e:	d106      	bne.n	800905e <discardPacket+0x5a>
 8009050:	4b2c      	ldr	r3, [pc, #176]	@ (8009104 <discardPacket+0x100>)
 8009052:	4a2a      	ldr	r2, [pc, #168]	@ (80090fc <discardPacket+0xf8>)
 8009054:	f240 4147 	movw	r1, #1095	@ 0x447
 8009058:	4829      	ldr	r0, [pc, #164]	@ (8009100 <discardPacket+0xfc>)
 800905a:	f006 fac5 	bl	800f5e8 <__assert_func>

    bytesToReceive = pContext->networkBuffer.size;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009062:	62bb      	str	r3, [r7, #40]	@ 0x28
    getTimeStampMs = pContext->getTime;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009068:	613b      	str	r3, [r7, #16]

    entryTimeMs = getTimeStampMs();
 800906a:	693b      	ldr	r3, [r7, #16]
 800906c:	4798      	blx	r3
 800906e:	61b8      	str	r0, [r7, #24]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 8009070:	e029      	b.n	80090c6 <discardPacket+0xc2>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 8009072:	68ba      	ldr	r2, [r7, #8]
 8009074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009076:	1ad3      	subs	r3, r2, r3
 8009078:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800907a:	429a      	cmp	r2, r3
 800907c:	d903      	bls.n	8009086 <discardPacket+0x82>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800907e:	68ba      	ldr	r2, [r7, #8]
 8009080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009082:	1ad3      	subs	r3, r2, r3
 8009084:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 8009086:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009088:	68f8      	ldr	r0, [r7, #12]
 800908a:	f7ff ff01 	bl	8008e90 <recvExact>
 800908e:	61f8      	str	r0, [r7, #28]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 8009090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009092:	69fa      	ldr	r2, [r7, #28]
 8009094:	429a      	cmp	r2, r3
 8009096:	d003      	beq.n	80090a0 <discardPacket+0x9c>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 8009098:	2301      	movs	r3, #1
 800909a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800909e:	e012      	b.n	80090c6 <discardPacket+0xc2>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 80090a0:	69fb      	ldr	r3, [r7, #28]
 80090a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090a4:	4413      	add	r3, r2
 80090a6:	627b      	str	r3, [r7, #36]	@ 0x24

            elapsedTimeMs = calculateElapsedTime( getTimeStampMs(), entryTimeMs );
 80090a8:	693b      	ldr	r3, [r7, #16]
 80090aa:	4798      	blx	r3
 80090ac:	4603      	mov	r3, r0
 80090ae:	69b9      	ldr	r1, [r7, #24]
 80090b0:	4618      	mov	r0, r3
 80090b2:	f7ff fead 	bl	8008e10 <calculateElapsedTime>
 80090b6:	6178      	str	r0, [r7, #20]

            /* Check for timeout. */
            if( elapsedTimeMs >= timeoutMs )
 80090b8:	697a      	ldr	r2, [r7, #20]
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	429a      	cmp	r2, r3
 80090be:	d302      	bcc.n	80090c6 <discardPacket+0xc2>
            {
                LogError( ( "Time expired while discarding packet." ) );
                receiveError = true;
 80090c0:	2301      	movs	r3, #1
 80090c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 80090c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090c8:	68bb      	ldr	r3, [r7, #8]
 80090ca:	429a      	cmp	r2, r3
 80090cc:	d206      	bcs.n	80090dc <discardPacket+0xd8>
 80090ce:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80090d2:	f083 0301 	eor.w	r3, r3, #1
 80090d6:	b2db      	uxtb	r3, r3
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d1ca      	bne.n	8009072 <discardPacket+0x6e>
            }
        }
    }

    if( totalBytesReceived == remainingLength )
 80090dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	429a      	cmp	r2, r3
 80090e2:	d102      	bne.n	80090ea <discardPacket+0xe6>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 80090e4:	2307      	movs	r3, #7
 80090e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80090ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80090ee:	4618      	mov	r0, r3
 80090f0:	3730      	adds	r7, #48	@ 0x30
 80090f2:	46bd      	mov	sp, r7
 80090f4:	bd80      	pop	{r7, pc}
 80090f6:	bf00      	nop
 80090f8:	08011790 	.word	0x08011790
 80090fc:	0801235c 	.word	0x0801235c
 8009100:	080116b4 	.word	0x080116b4
 8009104:	080117b4 	.word	0x080117b4

08009108 <discardStoredPacket>:

/*-----------------------------------------------------------*/

static MQTTStatus_t discardStoredPacket( MQTTContext_t * pContext,
                                         const MQTTPacketInfo_t * pPacketInfo )
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b08a      	sub	sp, #40	@ 0x28
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
 8009110:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTRecvFailed;
 8009112:	2304      	movs	r3, #4
 8009114:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    int32_t bytesReceived = 0;
 8009118:	2300      	movs	r3, #0
 800911a:	617b      	str	r3, [r7, #20]
    size_t bytesToReceive = 0U;
 800911c:	2300      	movs	r3, #0
 800911e:	623b      	str	r3, [r7, #32]
    uint32_t totalBytesReceived = 0U;
 8009120:	2300      	movs	r3, #0
 8009122:	61fb      	str	r3, [r7, #28]
    bool receiveError = false;
 8009124:	2300      	movs	r3, #0
 8009126:	76fb      	strb	r3, [r7, #27]
    size_t mqttPacketSize = 0;
 8009128:	2300      	movs	r3, #0
 800912a:	613b      	str	r3, [r7, #16]
    size_t remainingLength;

    assert( pContext != NULL );
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d106      	bne.n	8009140 <discardStoredPacket+0x38>
 8009132:	4b34      	ldr	r3, [pc, #208]	@ (8009204 <discardStoredPacket+0xfc>)
 8009134:	4a34      	ldr	r2, [pc, #208]	@ (8009208 <discardStoredPacket+0x100>)
 8009136:	f240 4186 	movw	r1, #1158	@ 0x486
 800913a:	4834      	ldr	r0, [pc, #208]	@ (800920c <discardStoredPacket+0x104>)
 800913c:	f006 fa54 	bl	800f5e8 <__assert_func>
    assert( pPacketInfo != NULL );
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d106      	bne.n	8009154 <discardStoredPacket+0x4c>
 8009146:	4b32      	ldr	r3, [pc, #200]	@ (8009210 <discardStoredPacket+0x108>)
 8009148:	4a2f      	ldr	r2, [pc, #188]	@ (8009208 <discardStoredPacket+0x100>)
 800914a:	f240 4187 	movw	r1, #1159	@ 0x487
 800914e:	482f      	ldr	r0, [pc, #188]	@ (800920c <discardStoredPacket+0x104>)
 8009150:	f006 fa4a 	bl	800f5e8 <__assert_func>

    mqttPacketSize = pPacketInfo->remainingLength + pPacketInfo->headerLength;
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	689a      	ldr	r2, [r3, #8]
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	68db      	ldr	r3, [r3, #12]
 800915c:	4413      	add	r3, r2
 800915e:	613b      	str	r3, [r7, #16]

    /* Assert that the packet being discarded is bigger than the
     * receive buffer. */
    assert( mqttPacketSize > pContext->networkBuffer.size );
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009164:	693a      	ldr	r2, [r7, #16]
 8009166:	429a      	cmp	r2, r3
 8009168:	d806      	bhi.n	8009178 <discardStoredPacket+0x70>
 800916a:	4b2a      	ldr	r3, [pc, #168]	@ (8009214 <discardStoredPacket+0x10c>)
 800916c:	4a26      	ldr	r2, [pc, #152]	@ (8009208 <discardStoredPacket+0x100>)
 800916e:	f240 418d 	movw	r1, #1165	@ 0x48d
 8009172:	4826      	ldr	r0, [pc, #152]	@ (800920c <discardStoredPacket+0x104>)
 8009174:	f006 fa38 	bl	800f5e8 <__assert_func>

    /* Discard these many bytes at a time. */
    bytesToReceive = pContext->networkBuffer.size;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800917c:	623b      	str	r3, [r7, #32]

    /* Number of bytes depicted by 'index' have already been received. */
    remainingLength = mqttPacketSize - pContext->index;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009182:	693a      	ldr	r2, [r7, #16]
 8009184:	1ad3      	subs	r3, r2, r3
 8009186:	60fb      	str	r3, [r7, #12]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 8009188:	e019      	b.n	80091be <discardStoredPacket+0xb6>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800918a:	68fa      	ldr	r2, [r7, #12]
 800918c:	69fb      	ldr	r3, [r7, #28]
 800918e:	1ad3      	subs	r3, r2, r3
 8009190:	6a3a      	ldr	r2, [r7, #32]
 8009192:	429a      	cmp	r2, r3
 8009194:	d903      	bls.n	800919e <discardStoredPacket+0x96>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 8009196:	68fa      	ldr	r2, [r7, #12]
 8009198:	69fb      	ldr	r3, [r7, #28]
 800919a:	1ad3      	subs	r3, r2, r3
 800919c:	623b      	str	r3, [r7, #32]
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800919e:	6a39      	ldr	r1, [r7, #32]
 80091a0:	6878      	ldr	r0, [r7, #4]
 80091a2:	f7ff fe75 	bl	8008e90 <recvExact>
 80091a6:	6178      	str	r0, [r7, #20]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 80091a8:	6a3b      	ldr	r3, [r7, #32]
 80091aa:	697a      	ldr	r2, [r7, #20]
 80091ac:	429a      	cmp	r2, r3
 80091ae:	d002      	beq.n	80091b6 <discardStoredPacket+0xae>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 80091b0:	2301      	movs	r3, #1
 80091b2:	76fb      	strb	r3, [r7, #27]
 80091b4:	e003      	b.n	80091be <discardStoredPacket+0xb6>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	69fa      	ldr	r2, [r7, #28]
 80091ba:	4413      	add	r3, r2
 80091bc:	61fb      	str	r3, [r7, #28]
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 80091be:	69fa      	ldr	r2, [r7, #28]
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d205      	bcs.n	80091d2 <discardStoredPacket+0xca>
 80091c6:	7efb      	ldrb	r3, [r7, #27]
 80091c8:	f083 0301 	eor.w	r3, r3, #1
 80091cc:	b2db      	uxtb	r3, r3
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d1db      	bne.n	800918a <discardStoredPacket+0x82>
        }
    }

    if( totalBytesReceived == remainingLength )
 80091d2:	69fa      	ldr	r2, [r7, #28]
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	429a      	cmp	r2, r3
 80091d8:	d102      	bne.n	80091e0 <discardStoredPacket+0xd8>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 80091da:	2307      	movs	r3, #7
 80091dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Clear the buffer */
    ( void ) memset( pContext->networkBuffer.pBuffer,
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	6a18      	ldr	r0, [r3, #32]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091e8:	461a      	mov	r2, r3
 80091ea:	2100      	movs	r1, #0
 80091ec:	f006 fc82 	bl	800faf4 <memset>
                     0,
                     pContext->networkBuffer.size );

    /* Reset the index. */
    pContext->index = 0;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2200      	movs	r2, #0
 80091f4:	641a      	str	r2, [r3, #64]	@ 0x40

    return status;
 80091f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3728      	adds	r7, #40	@ 0x28
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}
 8009202:	bf00      	nop
 8009204:	08011790 	.word	0x08011790
 8009208:	0801236c 	.word	0x0801236c
 800920c:	080116b4 	.word	0x080116b4
 8009210:	0801191c 	.word	0x0801191c
 8009214:	08011930 	.word	0x08011930

08009218 <receivePacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receivePacket( MQTTContext_t * pContext,
                                   MQTTPacketInfo_t incomingPacket,
                                   uint32_t remainingTimeMs )
{
 8009218:	b084      	sub	sp, #16
 800921a:	b580      	push	{r7, lr}
 800921c:	b086      	sub	sp, #24
 800921e:	af00      	add	r7, sp, #0
 8009220:	6078      	str	r0, [r7, #4]
 8009222:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009226:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    MQTTStatus_t status = MQTTSuccess;
 800922a:	2300      	movs	r3, #0
 800922c:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800922e:	2300      	movs	r3, #0
 8009230:	613b      	str	r3, [r7, #16]
    size_t bytesToReceive = 0U;
 8009232:	2300      	movs	r3, #0
 8009234:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d106      	bne.n	800924a <receivePacket+0x32>
 800923c:	4b1a      	ldr	r3, [pc, #104]	@ (80092a8 <receivePacket+0x90>)
 800923e:	4a1b      	ldr	r2, [pc, #108]	@ (80092ac <receivePacket+0x94>)
 8009240:	f240 41c9 	movw	r1, #1225	@ 0x4c9
 8009244:	481a      	ldr	r0, [pc, #104]	@ (80092b0 <receivePacket+0x98>)
 8009246:	f006 f9cf 	bl	800f5e8 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6a1b      	ldr	r3, [r3, #32]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d106      	bne.n	8009260 <receivePacket+0x48>
 8009252:	4b18      	ldr	r3, [pc, #96]	@ (80092b4 <receivePacket+0x9c>)
 8009254:	4a15      	ldr	r2, [pc, #84]	@ (80092ac <receivePacket+0x94>)
 8009256:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 800925a:	4815      	ldr	r0, [pc, #84]	@ (80092b0 <receivePacket+0x98>)
 800925c:	f006 f9c4 	bl	800f5e8 <__assert_func>

    if( incomingPacket.remainingLength > pContext->networkBuffer.size )
 8009260:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009266:	429a      	cmp	r2, r3
 8009268:	d908      	bls.n	800927c <receivePacket+0x64>
        LogError( ( "Incoming packet will be dumped: "
                    "Packet length exceeds network buffer size."
                    "PacketSize=%lu, NetworkBufferSize=%lu.",
                    ( unsigned long ) incomingPacket.remainingLength,
                    ( unsigned long ) pContext->networkBuffer.size ) );
        status = discardPacket( pContext,
 800926a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800926c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800926e:	4619      	mov	r1, r3
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f7ff fec7 	bl	8009004 <discardPacket>
 8009276:	4603      	mov	r3, r0
 8009278:	75fb      	strb	r3, [r7, #23]
 800927a:	e00c      	b.n	8009296 <receivePacket+0x7e>
                                incomingPacket.remainingLength,
                                remainingTimeMs );
    }
    else
    {
        bytesToReceive = incomingPacket.remainingLength;
 800927c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800927e:	60fb      	str	r3, [r7, #12]
        bytesReceived = recvExact( pContext, bytesToReceive );
 8009280:	68f9      	ldr	r1, [r7, #12]
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f7ff fe04 	bl	8008e90 <recvExact>
 8009288:	6138      	str	r0, [r7, #16]

        if( bytesReceived == ( int32_t ) bytesToReceive )
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	693a      	ldr	r2, [r7, #16]
 800928e:	429a      	cmp	r2, r3
 8009290:	d001      	beq.n	8009296 <receivePacket+0x7e>
        {
            LogError( ( "Packet reception failed. ReceivedBytes=%ld, "
                        "ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            status = MQTTRecvFailed;
 8009292:	2304      	movs	r3, #4
 8009294:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 8009296:	7dfb      	ldrb	r3, [r7, #23]
}
 8009298:	4618      	mov	r0, r3
 800929a:	3718      	adds	r7, #24
 800929c:	46bd      	mov	sp, r7
 800929e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80092a2:	b004      	add	sp, #16
 80092a4:	4770      	bx	lr
 80092a6:	bf00      	nop
 80092a8:	08011790 	.word	0x08011790
 80092ac:	08012380 	.word	0x08012380
 80092b0:	080116b4 	.word	0x080116b4
 80092b4:	080118cc 	.word	0x080118cc

080092b8 <getAckTypeToSend>:

/*-----------------------------------------------------------*/

static uint8_t getAckTypeToSend( MQTTPublishState_t state )
{
 80092b8:	b480      	push	{r7}
 80092ba:	b085      	sub	sp, #20
 80092bc:	af00      	add	r7, sp, #0
 80092be:	4603      	mov	r3, r0
 80092c0:	71fb      	strb	r3, [r7, #7]
    uint8_t packetTypeByte = 0U;
 80092c2:	2300      	movs	r3, #0
 80092c4:	73fb      	strb	r3, [r7, #15]

    switch( state )
 80092c6:	79fb      	ldrb	r3, [r7, #7]
 80092c8:	3b02      	subs	r3, #2
 80092ca:	2b03      	cmp	r3, #3
 80092cc:	d816      	bhi.n	80092fc <getAckTypeToSend+0x44>
 80092ce:	a201      	add	r2, pc, #4	@ (adr r2, 80092d4 <getAckTypeToSend+0x1c>)
 80092d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092d4:	080092e5 	.word	0x080092e5
 80092d8:	080092eb 	.word	0x080092eb
 80092dc:	080092f1 	.word	0x080092f1
 80092e0:	080092f7 	.word	0x080092f7
    {
        case MQTTPubAckSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBACK;
 80092e4:	2340      	movs	r3, #64	@ 0x40
 80092e6:	73fb      	strb	r3, [r7, #15]
            break;
 80092e8:	e009      	b.n	80092fe <getAckTypeToSend+0x46>

        case MQTTPubRecSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREC;
 80092ea:	2350      	movs	r3, #80	@ 0x50
 80092ec:	73fb      	strb	r3, [r7, #15]
            break;
 80092ee:	e006      	b.n	80092fe <getAckTypeToSend+0x46>

        case MQTTPubRelSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREL;
 80092f0:	2362      	movs	r3, #98	@ 0x62
 80092f2:	73fb      	strb	r3, [r7, #15]
            break;
 80092f4:	e003      	b.n	80092fe <getAckTypeToSend+0x46>

        case MQTTPubCompSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBCOMP;
 80092f6:	2370      	movs	r3, #112	@ 0x70
 80092f8:	73fb      	strb	r3, [r7, #15]
            break;
 80092fa:	e000      	b.n	80092fe <getAckTypeToSend+0x46>

        default:
            /* Take no action for states that do not require sending an ack. */
            break;
 80092fc:	bf00      	nop
    }

    return packetTypeByte;
 80092fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009300:	4618      	mov	r0, r3
 8009302:	3714      	adds	r7, #20
 8009304:	46bd      	mov	sp, r7
 8009306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930a:	4770      	bx	lr

0800930c <sendPublishAcks>:
/*-----------------------------------------------------------*/

static MQTTStatus_t sendPublishAcks( MQTTContext_t * pContext,
                                     uint16_t packetId,
                                     MQTTPublishState_t publishState )
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b08a      	sub	sp, #40	@ 0x28
 8009310:	af02      	add	r7, sp, #8
 8009312:	6078      	str	r0, [r7, #4]
 8009314:	460b      	mov	r3, r1
 8009316:	807b      	strh	r3, [r7, #2]
 8009318:	4613      	mov	r3, r2
 800931a:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800931c:	2300      	movs	r3, #0
 800931e:	77fb      	strb	r3, [r7, #31]
    MQTTPublishState_t newState = MQTTStateNull;
 8009320:	2300      	movs	r3, #0
 8009322:	753b      	strb	r3, [r7, #20]
    int32_t sendResult = 0;
 8009324:	2300      	movs	r3, #0
 8009326:	61bb      	str	r3, [r7, #24]
    uint8_t packetTypeByte = 0U;
 8009328:	2300      	movs	r3, #0
 800932a:	75fb      	strb	r3, [r7, #23]
    MQTTPubAckType_t packetType;
    MQTTFixedBuffer_t localBuffer;
    MQTTConnectionStatus_t connectStatus;
    uint8_t pubAckPacket[ MQTT_PUBLISH_ACK_PACKET_SIZE ];

    localBuffer.pBuffer = pubAckPacket;
 800932c:	f107 0308 	add.w	r3, r7, #8
 8009330:	60fb      	str	r3, [r7, #12]
    localBuffer.size = MQTT_PUBLISH_ACK_PACKET_SIZE;
 8009332:	2304      	movs	r3, #4
 8009334:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d106      	bne.n	800934a <sendPublishAcks+0x3e>
 800933c:	4b2a      	ldr	r3, [pc, #168]	@ (80093e8 <sendPublishAcks+0xdc>)
 800933e:	4a2b      	ldr	r2, [pc, #172]	@ (80093ec <sendPublishAcks+0xe0>)
 8009340:	f240 5121 	movw	r1, #1313	@ 0x521
 8009344:	482a      	ldr	r0, [pc, #168]	@ (80093f0 <sendPublishAcks+0xe4>)
 8009346:	f006 f94f 	bl	800f5e8 <__assert_func>

    packetTypeByte = getAckTypeToSend( publishState );
 800934a:	787b      	ldrb	r3, [r7, #1]
 800934c:	4618      	mov	r0, r3
 800934e:	f7ff ffb3 	bl	80092b8 <getAckTypeToSend>
 8009352:	4603      	mov	r3, r0
 8009354:	75fb      	strb	r3, [r7, #23]

    if( packetTypeByte != 0U )
 8009356:	7dfb      	ldrb	r3, [r7, #23]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d040      	beq.n	80093de <sendPublishAcks+0xd2>
    {
        packetType = getAckFromPacketType( packetTypeByte );
 800935c:	7dfb      	ldrb	r3, [r7, #23]
 800935e:	4618      	mov	r0, r3
 8009360:	f7ff fd64 	bl	8008e2c <getAckFromPacketType>
 8009364:	4603      	mov	r3, r0
 8009366:	75bb      	strb	r3, [r7, #22]

        status = MQTT_SerializeAck( &localBuffer,
 8009368:	887a      	ldrh	r2, [r7, #2]
 800936a:	7df9      	ldrb	r1, [r7, #23]
 800936c:	f107 030c 	add.w	r3, r7, #12
 8009370:	4618      	mov	r0, r3
 8009372:	f002 f830 	bl	800b3d6 <MQTT_SerializeAck>
 8009376:	4603      	mov	r3, r0
 8009378:	77fb      	strb	r3, [r7, #31]
                                    packetTypeByte,
                                    packetId );

        if( status == MQTTSuccess )
 800937a:	7ffb      	ldrb	r3, [r7, #31]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d11c      	bne.n	80093ba <sendPublishAcks+0xae>
        {
            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            connectStatus = pContext->connectStatus;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8009386:	757b      	strb	r3, [r7, #21]

            if( connectStatus != MQTTConnected )
 8009388:	7d7b      	ldrb	r3, [r7, #21]
 800938a:	2b01      	cmp	r3, #1
 800938c:	d006      	beq.n	800939c <sendPublishAcks+0x90>
            {
                status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800938e:	7d7b      	ldrb	r3, [r7, #21]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d101      	bne.n	8009398 <sendPublishAcks+0x8c>
 8009394:	230d      	movs	r3, #13
 8009396:	e000      	b.n	800939a <sendPublishAcks+0x8e>
 8009398:	230e      	movs	r3, #14
 800939a:	77fb      	strb	r3, [r7, #31]
            }

            if( status == MQTTSuccess )
 800939c:	7ffb      	ldrb	r3, [r7, #31]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d10b      	bne.n	80093ba <sendPublishAcks+0xae>
            {
                /* Here, we are not using the vector approach for efficiency. There is just one buffer
                 * to be sent which can be achieved with a normal send call. */
                sendResult = sendBuffer( pContext,
                                         localBuffer.pBuffer,
 80093a2:	68fb      	ldr	r3, [r7, #12]
                sendResult = sendBuffer( pContext,
 80093a4:	2204      	movs	r2, #4
 80093a6:	4619      	mov	r1, r3
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f7ff fc97 	bl	8008cdc <sendBuffer>
 80093ae:	61b8      	str	r0, [r7, #24]
                                         MQTT_PUBLISH_ACK_PACKET_SIZE );

                if( sendResult < ( int32_t ) MQTT_PUBLISH_ACK_PACKET_SIZE )
 80093b0:	69bb      	ldr	r3, [r7, #24]
 80093b2:	2b03      	cmp	r3, #3
 80093b4:	dc01      	bgt.n	80093ba <sendPublishAcks+0xae>
                {
                    status = MQTTSendFailed;
 80093b6:	2303      	movs	r3, #3
 80093b8:	77fb      	strb	r3, [r7, #31]
            }

            MQTT_POST_STATE_UPDATE_HOOK( pContext );
        }

        if( status == MQTTSuccess )
 80093ba:	7ffb      	ldrb	r3, [r7, #31]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d10e      	bne.n	80093de <sendPublishAcks+0xd2>
        {
            pContext->controlPacketSent = true;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	2201      	movs	r2, #1
 80093c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            status = MQTT_UpdateStateAck( pContext,
 80093c8:	7dba      	ldrb	r2, [r7, #22]
 80093ca:	8879      	ldrh	r1, [r7, #2]
 80093cc:	f107 0314 	add.w	r3, r7, #20
 80093d0:	9300      	str	r3, [sp, #0]
 80093d2:	2300      	movs	r3, #0
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f002 fef9 	bl	800c1cc <MQTT_UpdateStateAck>
 80093da:	4603      	mov	r3, r0
 80093dc:	77fb      	strb	r3, [r7, #31]
                        ( unsigned int ) packetTypeByte, ( long int ) sendResult,
                        MQTT_PUBLISH_ACK_PACKET_SIZE ) );
        }
    }

    return status;
 80093de:	7ffb      	ldrb	r3, [r7, #31]
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	3720      	adds	r7, #32
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd80      	pop	{r7, pc}
 80093e8:	08011790 	.word	0x08011790
 80093ec:	08012390 	.word	0x08012390
 80093f0:	080116b4 	.word	0x080116b4

080093f4 <handleKeepAlive>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleKeepAlive( MQTTContext_t * pContext )
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b088      	sub	sp, #32
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 80093fc:	2300      	movs	r3, #0
 80093fe:	77fb      	strb	r3, [r7, #31]
    uint32_t now = 0U;
 8009400:	2300      	movs	r3, #0
 8009402:	617b      	str	r3, [r7, #20]
    uint32_t packetTxTimeoutMs = 0U;
 8009404:	2300      	movs	r3, #0
 8009406:	61bb      	str	r3, [r7, #24]
    uint32_t lastPacketTxTime = 0U;
 8009408:	2300      	movs	r3, #0
 800940a:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d106      	bne.n	8009420 <handleKeepAlive+0x2c>
 8009412:	4b33      	ldr	r3, [pc, #204]	@ (80094e0 <handleKeepAlive+0xec>)
 8009414:	4a33      	ldr	r2, [pc, #204]	@ (80094e4 <handleKeepAlive+0xf0>)
 8009416:	f240 5172 	movw	r1, #1394	@ 0x572
 800941a:	4833      	ldr	r0, [pc, #204]	@ (80094e8 <handleKeepAlive+0xf4>)
 800941c:	f006 f8e4 	bl	800f5e8 <__assert_func>
    assert( pContext->getTime != NULL );
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009424:	2b00      	cmp	r3, #0
 8009426:	d106      	bne.n	8009436 <handleKeepAlive+0x42>
 8009428:	4b30      	ldr	r3, [pc, #192]	@ (80094ec <handleKeepAlive+0xf8>)
 800942a:	4a2e      	ldr	r2, [pc, #184]	@ (80094e4 <handleKeepAlive+0xf0>)
 800942c:	f240 5173 	movw	r1, #1395	@ 0x573
 8009430:	482d      	ldr	r0, [pc, #180]	@ (80094e8 <handleKeepAlive+0xf4>)
 8009432:	f006 f8d9 	bl	800f5e8 <__assert_func>

    now = pContext->getTime();
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800943a:	4798      	blx	r3
 800943c:	6178      	str	r0, [r7, #20]

    packetTxTimeoutMs = 1000U * ( uint32_t ) pContext->keepAliveIntervalSec;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009444:	461a      	mov	r2, r3
 8009446:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800944a:	fb02 f303 	mul.w	r3, r2, r3
 800944e:	61bb      	str	r3, [r7, #24]

    if( PACKET_TX_TIMEOUT_MS < packetTxTimeoutMs )
 8009450:	69bb      	ldr	r3, [r7, #24]
 8009452:	f247 5230 	movw	r2, #30000	@ 0x7530
 8009456:	4293      	cmp	r3, r2
 8009458:	d902      	bls.n	8009460 <handleKeepAlive+0x6c>
    {
        packetTxTimeoutMs = PACKET_TX_TIMEOUT_MS;
 800945a:	f247 5330 	movw	r3, #30000	@ 0x7530
 800945e:	61bb      	str	r3, [r7, #24]
    }

    /* If keep alive interval is 0, it is disabled. */
    if( pContext->waitingForPingResp == true )
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009466:	2b00      	cmp	r3, #0
 8009468:	d00d      	beq.n	8009486 <handleKeepAlive+0x92>
    {
        /* Has time expired? */
        if( calculateElapsedTime( now, pContext->pingReqSendTimeMs ) >
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800946e:	4619      	mov	r1, r3
 8009470:	6978      	ldr	r0, [r7, #20]
 8009472:	f7ff fccd 	bl	8008e10 <calculateElapsedTime>
 8009476:	4603      	mov	r3, r0
 8009478:	f241 3288 	movw	r2, #5000	@ 0x1388
 800947c:	4293      	cmp	r3, r2
 800947e:	d92a      	bls.n	80094d6 <handleKeepAlive+0xe2>
            MQTT_PINGRESP_TIMEOUT_MS )
        {
            status = MQTTKeepAliveTimeout;
 8009480:	230a      	movs	r3, #10
 8009482:	77fb      	strb	r3, [r7, #31]
 8009484:	e027      	b.n	80094d6 <handleKeepAlive+0xe2>
        }
    }
    else
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );
        lastPacketTxTime = pContext->lastPacketTxTime;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800948a:	613b      	str	r3, [r7, #16]
        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( ( packetTxTimeoutMs != 0U ) && ( calculateElapsedTime( now, lastPacketTxTime ) >= packetTxTimeoutMs ) )
 800948c:	69bb      	ldr	r3, [r7, #24]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d00d      	beq.n	80094ae <handleKeepAlive+0xba>
 8009492:	6939      	ldr	r1, [r7, #16]
 8009494:	6978      	ldr	r0, [r7, #20]
 8009496:	f7ff fcbb 	bl	8008e10 <calculateElapsedTime>
 800949a:	4602      	mov	r2, r0
 800949c:	69bb      	ldr	r3, [r7, #24]
 800949e:	4293      	cmp	r3, r2
 80094a0:	d805      	bhi.n	80094ae <handleKeepAlive+0xba>
        {
            status = MQTT_Ping( pContext );
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	f001 f8aa 	bl	800a5fc <MQTT_Ping>
 80094a8:	4603      	mov	r3, r0
 80094aa:	77fb      	strb	r3, [r7, #31]
 80094ac:	e013      	b.n	80094d6 <handleKeepAlive+0xe2>
        }
        else
        {
            const uint32_t timeElapsed = calculateElapsedTime( now, pContext->lastPacketRxTime );
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094b2:	4619      	mov	r1, r3
 80094b4:	6978      	ldr	r0, [r7, #20]
 80094b6:	f7ff fcab 	bl	8008e10 <calculateElapsedTime>
 80094ba:	60f8      	str	r0, [r7, #12]

            if( ( timeElapsed != 0U ) && ( timeElapsed >= PACKET_RX_TIMEOUT_MS ) )
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d009      	beq.n	80094d6 <handleKeepAlive+0xe2>
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	f247 522f 	movw	r2, #29999	@ 0x752f
 80094c8:	4293      	cmp	r3, r2
 80094ca:	d904      	bls.n	80094d6 <handleKeepAlive+0xe2>
            {
                status = MQTT_Ping( pContext );
 80094cc:	6878      	ldr	r0, [r7, #4]
 80094ce:	f001 f895 	bl	800a5fc <MQTT_Ping>
 80094d2:	4603      	mov	r3, r0
 80094d4:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    return status;
 80094d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80094d8:	4618      	mov	r0, r3
 80094da:	3720      	adds	r7, #32
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd80      	pop	{r7, pc}
 80094e0:	08011790 	.word	0x08011790
 80094e4:	080123a0 	.word	0x080123a0
 80094e8:	080116b4 	.word	0x080116b4
 80094ec:	080117b4 	.word	0x080117b4

080094f0 <handleIncomingPublish>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingPublish( MQTTContext_t * pContext,
                                           MQTTPacketInfo_t * pIncomingPacket )
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b08e      	sub	sp, #56	@ 0x38
 80094f4:	af02      	add	r7, sp, #8
 80094f6:	6078      	str	r0, [r7, #4]
 80094f8:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status;
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 80094fa:	2300      	movs	r3, #0
 80094fc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint16_t packetIdentifier = 0U;
 8009500:	2300      	movs	r3, #0
 8009502:	857b      	strh	r3, [r7, #42]	@ 0x2a
    MQTTPublishInfo_t publishInfo;
    MQTTDeserializedInfo_t deserializedInfo;
    bool duplicatePublish = false;
 8009504:	2300      	movs	r3, #0
 8009506:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    assert( pContext != NULL );
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d106      	bne.n	800951e <handleIncomingPublish+0x2e>
 8009510:	4b42      	ldr	r3, [pc, #264]	@ (800961c <handleIncomingPublish+0x12c>)
 8009512:	4a43      	ldr	r2, [pc, #268]	@ (8009620 <handleIncomingPublish+0x130>)
 8009514:	f240 51ac 	movw	r1, #1452	@ 0x5ac
 8009518:	4842      	ldr	r0, [pc, #264]	@ (8009624 <handleIncomingPublish+0x134>)
 800951a:	f006 f865 	bl	800f5e8 <__assert_func>
    assert( pIncomingPacket != NULL );
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d106      	bne.n	8009532 <handleIncomingPublish+0x42>
 8009524:	4b40      	ldr	r3, [pc, #256]	@ (8009628 <handleIncomingPublish+0x138>)
 8009526:	4a3e      	ldr	r2, [pc, #248]	@ (8009620 <handleIncomingPublish+0x130>)
 8009528:	f240 51ad 	movw	r1, #1453	@ 0x5ad
 800952c:	483d      	ldr	r0, [pc, #244]	@ (8009624 <handleIncomingPublish+0x134>)
 800952e:	f006 f85b 	bl	800f5e8 <__assert_func>
    assert( pContext->appCallback != NULL );
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009536:	2b00      	cmp	r3, #0
 8009538:	d106      	bne.n	8009548 <handleIncomingPublish+0x58>
 800953a:	4b3c      	ldr	r3, [pc, #240]	@ (800962c <handleIncomingPublish+0x13c>)
 800953c:	4a38      	ldr	r2, [pc, #224]	@ (8009620 <handleIncomingPublish+0x130>)
 800953e:	f240 51ae 	movw	r1, #1454	@ 0x5ae
 8009542:	4838      	ldr	r0, [pc, #224]	@ (8009624 <handleIncomingPublish+0x134>)
 8009544:	f006 f850 	bl	800f5e8 <__assert_func>

    status = MQTT_DeserializePublish( pIncomingPacket, &packetIdentifier, &publishInfo );
 8009548:	f107 0214 	add.w	r2, r7, #20
 800954c:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 8009550:	4619      	mov	r1, r3
 8009552:	6838      	ldr	r0, [r7, #0]
 8009554:	f001 ffd6 	bl	800b504 <MQTT_DeserializePublish>
 8009558:	4603      	mov	r3, r0
 800955a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    LogInfo( ( "De-serialized incoming PUBLISH packet: DeserializerResult=%s.",
               MQTT_Status_strerror( status ) ) );

    if( ( status == MQTTSuccess ) &&
 800955e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009562:	2b00      	cmp	r3, #0
 8009564:	d109      	bne.n	800957a <handleIncomingPublish+0x8a>
        ( pContext->incomingPublishRecords == NULL ) &&
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	685b      	ldr	r3, [r3, #4]
    if( ( status == MQTTSuccess ) &&
 800956a:	2b00      	cmp	r3, #0
 800956c:	d105      	bne.n	800957a <handleIncomingPublish+0x8a>
        ( publishInfo.qos > MQTTQoS0 ) )
 800956e:	7d3b      	ldrb	r3, [r7, #20]
        ( pContext->incomingPublishRecords == NULL ) &&
 8009570:	2b00      	cmp	r3, #0
 8009572:	d002      	beq.n	800957a <handleIncomingPublish+0x8a>
    {
        LogError( ( "Incoming publish has QoS > MQTTQoS0 but incoming "
                    "publish records have not been initialized. Dropping the "
                    "incoming publish. Please call MQTT_InitStatefulQoS to enable "
                    "use of QoS1 and QoS2 publishes." ) );
        status = MQTTRecvFailed;
 8009574:	2304      	movs	r3, #4
 8009576:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800957a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800957e:	2b00      	cmp	r3, #0
 8009580:	d122      	bne.n	80095c8 <handleIncomingPublish+0xd8>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStatePublish( pContext,
 8009582:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8009584:	7d3a      	ldrb	r2, [r7, #20]
 8009586:	f107 032d 	add.w	r3, r7, #45	@ 0x2d
 800958a:	9300      	str	r3, [sp, #0]
 800958c:	4613      	mov	r3, r2
 800958e:	2201      	movs	r2, #1
 8009590:	6878      	ldr	r0, [r7, #4]
 8009592:	f002 fda8 	bl	800c0e6 <MQTT_UpdateStatePublish>
 8009596:	4603      	mov	r3, r0
 8009598:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                          publishInfo.qos,
                                          &publishRecordState );

        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( status == MQTTSuccess )
 800959c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d011      	beq.n	80095c8 <handleIncomingPublish+0xd8>
         *       sending out a duplicate publish with dup flag set, when a
         *       session is reestablished. It can result in a collision in
         *       state engine. This will be handled by ignoring the
         *       #MQTTStateCollision status from the state engine. The publish
         *       data is not passed to the application. */
        else if( status == MQTTStateCollision )
 80095a4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80095a8:	2b09      	cmp	r3, #9
 80095aa:	d10d      	bne.n	80095c8 <handleIncomingPublish+0xd8>
        {
            status = MQTTSuccess;
 80095ac:	2300      	movs	r3, #0
 80095ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            duplicatePublish = true;
 80095b2:	2301      	movs	r3, #1
 80095b4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

            /* Calculate the state for the ack packet that needs to be sent out
             * for the duplicate incoming publish. */
            publishRecordState = MQTT_CalculateStatePublish( MQTT_RECEIVE,
 80095b8:	7d3b      	ldrb	r3, [r7, #20]
 80095ba:	4619      	mov	r1, r3
 80095bc:	2001      	movs	r0, #1
 80095be:	f002 fd63 	bl	800c088 <MQTT_CalculateStatePublish>
 80095c2:	4603      	mov	r3, r0
 80095c4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( status == MQTTSuccess )
 80095c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d11f      	bne.n	8009610 <handleIncomingPublish+0x120>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 80095d0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80095d2:	813b      	strh	r3, [r7, #8]
        deserializedInfo.pPublishInfo = &publishInfo;
 80095d4:	f107 0314 	add.w	r3, r7, #20
 80095d8:	60fb      	str	r3, [r7, #12]
        deserializedInfo.deserializationResult = status;
 80095da:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80095de:	743b      	strb	r3, [r7, #16]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks.
         * Application callback will be invoked for all publishes, except for
         * duplicate incoming publishes. */
        if( duplicatePublish == false )
 80095e0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80095e4:	f083 0301 	eor.w	r3, r3, #1
 80095e8:	b2db      	uxtb	r3, r3
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d006      	beq.n	80095fc <handleIncomingPublish+0x10c>
        {
            pContext->appCallback( pContext,
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095f2:	f107 0208 	add.w	r2, r7, #8
 80095f6:	6839      	ldr	r1, [r7, #0]
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	4798      	blx	r3
                                   pIncomingPacket,
                                   &deserializedInfo );
        }

        /* Send PUBACK or PUBREC if necessary. */
        status = sendPublishAcks( pContext,
 80095fc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80095fe:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8009602:	4619      	mov	r1, r3
 8009604:	6878      	ldr	r0, [r7, #4]
 8009606:	f7ff fe81 	bl	800930c <sendPublishAcks>
 800960a:	4603      	mov	r3, r0
 800960c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 8009610:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009614:	4618      	mov	r0, r3
 8009616:	3730      	adds	r7, #48	@ 0x30
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}
 800961c:	08011790 	.word	0x08011790
 8009620:	080123b0 	.word	0x080123b0
 8009624:	080116b4 	.word	0x080116b4
 8009628:	08011960 	.word	0x08011960
 800962c:	08011978 	.word	0x08011978

08009630 <handlePublishAcks>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handlePublishAcks( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket )
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b08a      	sub	sp, #40	@ 0x28
 8009634:	af02      	add	r7, sp, #8
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status;
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800963a:	2300      	movs	r3, #0
 800963c:	75bb      	strb	r3, [r7, #22]
    uint16_t packetIdentifier;
    MQTTPubAckType_t ackType;
    MQTTEventCallback_t appCallback;
    MQTTDeserializedInfo_t deserializedInfo;

    assert( pContext != NULL );
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d106      	bne.n	8009652 <handlePublishAcks+0x22>
 8009644:	4b35      	ldr	r3, [pc, #212]	@ (800971c <handlePublishAcks+0xec>)
 8009646:	4a36      	ldr	r2, [pc, #216]	@ (8009720 <handlePublishAcks+0xf0>)
 8009648:	f240 612d 	movw	r1, #1581	@ 0x62d
 800964c:	4835      	ldr	r0, [pc, #212]	@ (8009724 <handlePublishAcks+0xf4>)
 800964e:	f005 ffcb 	bl	800f5e8 <__assert_func>
    assert( pIncomingPacket != NULL );
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d106      	bne.n	8009666 <handlePublishAcks+0x36>
 8009658:	4b33      	ldr	r3, [pc, #204]	@ (8009728 <handlePublishAcks+0xf8>)
 800965a:	4a31      	ldr	r2, [pc, #196]	@ (8009720 <handlePublishAcks+0xf0>)
 800965c:	f240 612e 	movw	r1, #1582	@ 0x62e
 8009660:	4830      	ldr	r0, [pc, #192]	@ (8009724 <handlePublishAcks+0xf4>)
 8009662:	f005 ffc1 	bl	800f5e8 <__assert_func>
    assert( pContext->appCallback != NULL );
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800966a:	2b00      	cmp	r3, #0
 800966c:	d106      	bne.n	800967c <handlePublishAcks+0x4c>
 800966e:	4b2f      	ldr	r3, [pc, #188]	@ (800972c <handlePublishAcks+0xfc>)
 8009670:	4a2b      	ldr	r2, [pc, #172]	@ (8009720 <handlePublishAcks+0xf0>)
 8009672:	f240 612f 	movw	r1, #1583	@ 0x62f
 8009676:	482b      	ldr	r0, [pc, #172]	@ (8009724 <handlePublishAcks+0xf4>)
 8009678:	f005 ffb6 	bl	800f5e8 <__assert_func>

    appCallback = pContext->appCallback;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009680:	61bb      	str	r3, [r7, #24]

    ackType = getAckFromPacketType( pIncomingPacket->type );
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	781b      	ldrb	r3, [r3, #0]
 8009686:	4618      	mov	r0, r3
 8009688:	f7ff fbd0 	bl	8008e2c <getAckFromPacketType>
 800968c:	4603      	mov	r3, r0
 800968e:	75fb      	strb	r3, [r7, #23]
    status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 8009690:	f107 0314 	add.w	r3, r7, #20
 8009694:	2200      	movs	r2, #0
 8009696:	4619      	mov	r1, r3
 8009698:	6838      	ldr	r0, [r7, #0]
 800969a:	f001 ff63 	bl	800b564 <MQTT_DeserializeAck>
 800969e:	4603      	mov	r3, r0
 80096a0:	77fb      	strb	r3, [r7, #31]
    LogInfo( ( "Ack packet deserialized with result: %s.",
               MQTT_Status_strerror( status ) ) );

    if( status == MQTTSuccess )
 80096a2:	7ffb      	ldrb	r3, [r7, #31]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d10a      	bne.n	80096be <handlePublishAcks+0x8e>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStateAck( pContext,
 80096a8:	8ab9      	ldrh	r1, [r7, #20]
 80096aa:	7dfa      	ldrb	r2, [r7, #23]
 80096ac:	f107 0316 	add.w	r3, r7, #22
 80096b0:	9300      	str	r3, [sp, #0]
 80096b2:	2301      	movs	r3, #1
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f002 fd89 	bl	800c1cc <MQTT_UpdateStateAck>
 80096ba:	4603      	mov	r3, r0
 80096bc:	77fb      	strb	r3, [r7, #31]
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( ( ackType == MQTTPuback ) || ( ackType == MQTTPubrec ) )
 80096be:	7dfb      	ldrb	r3, [r7, #23]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d002      	beq.n	80096ca <handlePublishAcks+0x9a>
 80096c4:	7dfb      	ldrb	r3, [r7, #23]
 80096c6:	2b01      	cmp	r3, #1
 80096c8:	d10c      	bne.n	80096e4 <handlePublishAcks+0xb4>
    {
        if( ( status == MQTTSuccess ) &&
 80096ca:	7ffb      	ldrb	r3, [r7, #31]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d109      	bne.n	80096e4 <handlePublishAcks+0xb4>
            ( pContext->clearFunction != NULL ) )
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
        if( ( status == MQTTSuccess ) &&
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d005      	beq.n	80096e4 <handlePublishAcks+0xb4>
        {
            pContext->clearFunction( pContext, packetIdentifier );
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096dc:	8aba      	ldrh	r2, [r7, #20]
 80096de:	4611      	mov	r1, r2
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	4798      	blx	r3
        }
    }

    if( status == MQTTSuccess )
 80096e4:	7ffb      	ldrb	r3, [r7, #31]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d113      	bne.n	8009712 <handlePublishAcks+0xe2>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 80096ea:	8abb      	ldrh	r3, [r7, #20]
 80096ec:	813b      	strh	r3, [r7, #8]
        deserializedInfo.deserializationResult = status;
 80096ee:	7ffb      	ldrb	r3, [r7, #31]
 80096f0:	743b      	strb	r3, [r7, #16]
        deserializedInfo.pPublishInfo = NULL;
 80096f2:	2300      	movs	r3, #0
 80096f4:	60fb      	str	r3, [r7, #12]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks. */
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 80096f6:	f107 0208 	add.w	r2, r7, #8
 80096fa:	69bb      	ldr	r3, [r7, #24]
 80096fc:	6839      	ldr	r1, [r7, #0]
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	4798      	blx	r3

        /* Send PUBREL or PUBCOMP if necessary. */
        status = sendPublishAcks( pContext,
 8009702:	8abb      	ldrh	r3, [r7, #20]
 8009704:	7dba      	ldrb	r2, [r7, #22]
 8009706:	4619      	mov	r1, r3
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	f7ff fdff 	bl	800930c <sendPublishAcks>
 800970e:	4603      	mov	r3, r0
 8009710:	77fb      	strb	r3, [r7, #31]
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 8009712:	7ffb      	ldrb	r3, [r7, #31]
}
 8009714:	4618      	mov	r0, r3
 8009716:	3720      	adds	r7, #32
 8009718:	46bd      	mov	sp, r7
 800971a:	bd80      	pop	{r7, pc}
 800971c:	08011790 	.word	0x08011790
 8009720:	080123c8 	.word	0x080123c8
 8009724:	080116b4 	.word	0x080116b4
 8009728:	08011960 	.word	0x08011960
 800972c:	08011978 	.word	0x08011978

08009730 <handleIncomingAck>:
/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingAck( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket,
                                       bool manageKeepAlive )
{
 8009730:	b580      	push	{r7, lr}
 8009732:	b08a      	sub	sp, #40	@ 0x28
 8009734:	af00      	add	r7, sp, #0
 8009736:	60f8      	str	r0, [r7, #12]
 8009738:	60b9      	str	r1, [r7, #8]
 800973a:	4613      	mov	r3, r2
 800973c:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTBadResponse;
 800973e:	2305      	movs	r3, #5
 8009740:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint16_t packetIdentifier = MQTT_PACKET_ID_INVALID;
 8009744:	2300      	movs	r3, #0
 8009746:	83fb      	strh	r3, [r7, #30]
    /* We should always invoke the app callback unless we receive a PINGRESP
     * and are managing keep alive, or if we receive an unknown packet. We
     * initialize this to false since the callback must be invoked before
     * sending any PUBREL or PUBCOMP. However, for other cases, we invoke it
     * at the end to reduce the complexity of this function. */
    bool invokeAppCallback = false;
 8009748:	2300      	movs	r3, #0
 800974a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    MQTTEventCallback_t appCallback = NULL;
 800974e:	2300      	movs	r3, #0
 8009750:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d106      	bne.n	8009766 <handleIncomingAck+0x36>
 8009758:	4b54      	ldr	r3, [pc, #336]	@ (80098ac <handleIncomingAck+0x17c>)
 800975a:	4a55      	ldr	r2, [pc, #340]	@ (80098b0 <handleIncomingAck+0x180>)
 800975c:	f240 6181 	movw	r1, #1665	@ 0x681
 8009760:	4854      	ldr	r0, [pc, #336]	@ (80098b4 <handleIncomingAck+0x184>)
 8009762:	f005 ff41 	bl	800f5e8 <__assert_func>
    assert( pIncomingPacket != NULL );
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d106      	bne.n	800977a <handleIncomingAck+0x4a>
 800976c:	4b52      	ldr	r3, [pc, #328]	@ (80098b8 <handleIncomingAck+0x188>)
 800976e:	4a50      	ldr	r2, [pc, #320]	@ (80098b0 <handleIncomingAck+0x180>)
 8009770:	f240 6182 	movw	r1, #1666	@ 0x682
 8009774:	484f      	ldr	r0, [pc, #316]	@ (80098b4 <handleIncomingAck+0x184>)
 8009776:	f005 ff37 	bl	800f5e8 <__assert_func>
    assert( pContext->appCallback != NULL );
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800977e:	2b00      	cmp	r3, #0
 8009780:	d106      	bne.n	8009790 <handleIncomingAck+0x60>
 8009782:	4b4e      	ldr	r3, [pc, #312]	@ (80098bc <handleIncomingAck+0x18c>)
 8009784:	4a4a      	ldr	r2, [pc, #296]	@ (80098b0 <handleIncomingAck+0x180>)
 8009786:	f240 6183 	movw	r1, #1667	@ 0x683
 800978a:	484a      	ldr	r0, [pc, #296]	@ (80098b4 <handleIncomingAck+0x184>)
 800978c:	f005 ff2c 	bl	800f5e8 <__assert_func>

    appCallback = pContext->appCallback;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009794:	623b      	str	r3, [r7, #32]

    LogDebug( ( "Received packet of type %02x.",
                ( unsigned int ) pIncomingPacket->type ) );

    switch( pIncomingPacket->type )
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	781b      	ldrb	r3, [r3, #0]
 800979a:	2bd0      	cmp	r3, #208	@ 0xd0
 800979c:	d01d      	beq.n	80097da <handleIncomingAck+0xaa>
 800979e:	2bd0      	cmp	r3, #208	@ 0xd0
 80097a0:	dc64      	bgt.n	800986c <handleIncomingAck+0x13c>
 80097a2:	2bb0      	cmp	r3, #176	@ 0xb0
 80097a4:	d044      	beq.n	8009830 <handleIncomingAck+0x100>
 80097a6:	2bb0      	cmp	r3, #176	@ 0xb0
 80097a8:	dc60      	bgt.n	800986c <handleIncomingAck+0x13c>
 80097aa:	2b90      	cmp	r3, #144	@ 0x90
 80097ac:	d040      	beq.n	8009830 <handleIncomingAck+0x100>
 80097ae:	2b90      	cmp	r3, #144	@ 0x90
 80097b0:	dc5c      	bgt.n	800986c <handleIncomingAck+0x13c>
 80097b2:	2b70      	cmp	r3, #112	@ 0x70
 80097b4:	d009      	beq.n	80097ca <handleIncomingAck+0x9a>
 80097b6:	2b70      	cmp	r3, #112	@ 0x70
 80097b8:	dc58      	bgt.n	800986c <handleIncomingAck+0x13c>
 80097ba:	2b62      	cmp	r3, #98	@ 0x62
 80097bc:	d005      	beq.n	80097ca <handleIncomingAck+0x9a>
 80097be:	2b62      	cmp	r3, #98	@ 0x62
 80097c0:	dc54      	bgt.n	800986c <handleIncomingAck+0x13c>
 80097c2:	2b40      	cmp	r3, #64	@ 0x40
 80097c4:	d001      	beq.n	80097ca <handleIncomingAck+0x9a>
 80097c6:	2b50      	cmp	r3, #80	@ 0x50
 80097c8:	d150      	bne.n	800986c <handleIncomingAck+0x13c>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBREL:
        case MQTT_PACKET_TYPE_PUBCOMP:

            /* Handle all the publish acks. The app callback is invoked here. */
            status = handlePublishAcks( pContext, pIncomingPacket );
 80097ca:	68b9      	ldr	r1, [r7, #8]
 80097cc:	68f8      	ldr	r0, [r7, #12]
 80097ce:	f7ff ff2f 	bl	8009630 <handlePublishAcks>
 80097d2:	4603      	mov	r3, r0
 80097d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            break;
 80097d8:	e04d      	b.n	8009876 <handleIncomingAck+0x146>

        case MQTT_PACKET_TYPE_PINGRESP:
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 80097da:	f107 031e 	add.w	r3, r7, #30
 80097de:	2200      	movs	r2, #0
 80097e0:	4619      	mov	r1, r3
 80097e2:	68b8      	ldr	r0, [r7, #8]
 80097e4:	f001 febe 	bl	800b564 <MQTT_DeserializeAck>
 80097e8:	4603      	mov	r3, r0
 80097ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            invokeAppCallback = ( status == MQTTSuccess ) && !manageKeepAlive;
 80097ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d107      	bne.n	8009806 <handleIncomingAck+0xd6>
 80097f6:	79fb      	ldrb	r3, [r7, #7]
 80097f8:	f083 0301 	eor.w	r3, r3, #1
 80097fc:	b2db      	uxtb	r3, r3
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d001      	beq.n	8009806 <handleIncomingAck+0xd6>
 8009802:	2301      	movs	r3, #1
 8009804:	e000      	b.n	8009808 <handleIncomingAck+0xd8>
 8009806:	2300      	movs	r3, #0
 8009808:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800980c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009810:	f003 0301 	and.w	r3, r3, #1
 8009814:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

            if( ( status == MQTTSuccess ) && ( manageKeepAlive == true ) )
 8009818:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800981c:	2b00      	cmp	r3, #0
 800981e:	d129      	bne.n	8009874 <handleIncomingAck+0x144>
 8009820:	79fb      	ldrb	r3, [r7, #7]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d026      	beq.n	8009874 <handleIncomingAck+0x144>
            {
                pContext->waitingForPingResp = false;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	2200      	movs	r2, #0
 800982a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            }

            break;
 800982e:	e021      	b.n	8009874 <handleIncomingAck+0x144>

        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
            /* Deserialize and give these to the app provided callback. */
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 8009830:	f107 031e 	add.w	r3, r7, #30
 8009834:	2200      	movs	r2, #0
 8009836:	4619      	mov	r1, r3
 8009838:	68b8      	ldr	r0, [r7, #8]
 800983a:	f001 fe93 	bl	800b564 <MQTT_DeserializeAck>
 800983e:	4603      	mov	r3, r0
 8009840:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            invokeAppCallback = ( status == MQTTSuccess ) || ( status == MQTTServerRefused );
 8009844:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009848:	2b00      	cmp	r3, #0
 800984a:	d003      	beq.n	8009854 <handleIncomingAck+0x124>
 800984c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009850:	2b06      	cmp	r3, #6
 8009852:	d101      	bne.n	8009858 <handleIncomingAck+0x128>
 8009854:	2301      	movs	r3, #1
 8009856:	e000      	b.n	800985a <handleIncomingAck+0x12a>
 8009858:	2300      	movs	r3, #0
 800985a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800985e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009862:	f003 0301 	and.w	r3, r3, #1
 8009866:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            break;
 800986a:	e004      	b.n	8009876 <handleIncomingAck+0x146>

        default:
            /* Bad response from the server. */
            LogError( ( "Unexpected packet type from server: PacketType=%02x.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800986c:	2305      	movs	r3, #5
 800986e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8009872:	e000      	b.n	8009876 <handleIncomingAck+0x146>
            break;
 8009874:	bf00      	nop
    }

    if( invokeAppCallback == true )
 8009876:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800987a:	2b00      	cmp	r3, #0
 800987c:	d00f      	beq.n	800989e <handleIncomingAck+0x16e>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800987e:	8bfb      	ldrh	r3, [r7, #30]
 8009880:	823b      	strh	r3, [r7, #16]
        deserializedInfo.deserializationResult = status;
 8009882:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009886:	763b      	strb	r3, [r7, #24]
        deserializedInfo.pPublishInfo = NULL;
 8009888:	2300      	movs	r3, #0
 800988a:	617b      	str	r3, [r7, #20]
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800988c:	f107 0210 	add.w	r2, r7, #16
 8009890:	6a3b      	ldr	r3, [r7, #32]
 8009892:	68b9      	ldr	r1, [r7, #8]
 8009894:	68f8      	ldr	r0, [r7, #12]
 8009896:	4798      	blx	r3
        /* In case a SUBACK indicated refusal, reset the status to continue the loop. */
        status = MQTTSuccess;
 8009898:	2300      	movs	r3, #0
 800989a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return status;
 800989e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80098a2:	4618      	mov	r0, r3
 80098a4:	3728      	adds	r7, #40	@ 0x28
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}
 80098aa:	bf00      	nop
 80098ac:	08011790 	.word	0x08011790
 80098b0:	080123dc 	.word	0x080123dc
 80098b4:	080116b4 	.word	0x080116b4
 80098b8:	08011960 	.word	0x08011960
 80098bc:	08011978 	.word	0x08011978

080098c0 <receiveSingleIteration>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receiveSingleIteration( MQTTContext_t * pContext,
                                            bool manageKeepAlive )
{
 80098c0:	b590      	push	{r4, r7, lr}
 80098c2:	b08b      	sub	sp, #44	@ 0x2c
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
 80098c8:	460b      	mov	r3, r1
 80098ca:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 80098cc:	2300      	movs	r3, #0
 80098ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MQTTPacketInfo_t incomingPacket = { 0 };
 80098d2:	f107 0308 	add.w	r3, r7, #8
 80098d6:	2200      	movs	r2, #0
 80098d8:	601a      	str	r2, [r3, #0]
 80098da:	605a      	str	r2, [r3, #4]
 80098dc:	609a      	str	r2, [r3, #8]
 80098de:	60da      	str	r2, [r3, #12]
    int32_t recvBytes;
    size_t totalMQTTPacketLength = 0;
 80098e0:	2300      	movs	r3, #0
 80098e2:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d106      	bne.n	80098f8 <receiveSingleIteration+0x38>
 80098ea:	4b6b      	ldr	r3, [pc, #428]	@ (8009a98 <receiveSingleIteration+0x1d8>)
 80098ec:	4a6b      	ldr	r2, [pc, #428]	@ (8009a9c <receiveSingleIteration+0x1dc>)
 80098ee:	f240 61c7 	movw	r1, #1735	@ 0x6c7
 80098f2:	486b      	ldr	r0, [pc, #428]	@ (8009aa0 <receiveSingleIteration+0x1e0>)
 80098f4:	f005 fe78 	bl	800f5e8 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	6a1b      	ldr	r3, [r3, #32]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d106      	bne.n	800990e <receiveSingleIteration+0x4e>
 8009900:	4b68      	ldr	r3, [pc, #416]	@ (8009aa4 <receiveSingleIteration+0x1e4>)
 8009902:	4a66      	ldr	r2, [pc, #408]	@ (8009a9c <receiveSingleIteration+0x1dc>)
 8009904:	f44f 61d9 	mov.w	r1, #1736	@ 0x6c8
 8009908:	4865      	ldr	r0, [pc, #404]	@ (8009aa0 <receiveSingleIteration+0x1e0>)
 800990a:	f005 fe6d 	bl	800f5e8 <__assert_func>

    /* Read as many bytes as possible into the network buffer. */
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	691b      	ldr	r3, [r3, #16]
 8009912:	687a      	ldr	r2, [r7, #4]
 8009914:	69d0      	ldr	r0, [r2, #28]
                                                   &( pContext->networkBuffer.pBuffer[ pContext->index ] ),
 8009916:	687a      	ldr	r2, [r7, #4]
 8009918:	6a11      	ldr	r1, [r2, #32]
 800991a:	687a      	ldr	r2, [r7, #4]
 800991c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800991e:	188c      	adds	r4, r1, r2
                                                   pContext->networkBuffer.size - pContext->index );
 8009920:	687a      	ldr	r2, [r7, #4]
 8009922:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 8009924:	687a      	ldr	r2, [r7, #4]
 8009926:	6c12      	ldr	r2, [r2, #64]	@ 0x40
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 8009928:	1a8a      	subs	r2, r1, r2
 800992a:	4621      	mov	r1, r4
 800992c:	4798      	blx	r3
 800992e:	61f8      	str	r0, [r7, #28]

    if( recvBytes < 0 )
 8009930:	69fb      	ldr	r3, [r7, #28]
 8009932:	2b00      	cmp	r3, #0
 8009934:	da0c      	bge.n	8009950 <receiveSingleIteration+0x90>
    {
        /* The receive function has failed. Bubble up the error up to the user. */
        status = MQTTRecvFailed;
 8009936:	2304      	movs	r3, #4
 8009938:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        if( pContext->connectStatus == MQTTConnected )
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8009942:	2b01      	cmp	r3, #1
 8009944:	d125      	bne.n	8009992 <receiveSingleIteration+0xd2>
        {
            pContext->connectStatus = MQTTDisconnectPending;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2202      	movs	r2, #2
 800994a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 800994e:	e020      	b.n	8009992 <receiveSingleIteration+0xd2>
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }
    else if( ( recvBytes == 0 ) && ( pContext->index == 0U ) )
 8009950:	69fb      	ldr	r3, [r7, #28]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d107      	bne.n	8009966 <receiveSingleIteration+0xa6>
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800995a:	2b00      	cmp	r3, #0
 800995c:	d103      	bne.n	8009966 <receiveSingleIteration+0xa6>
    {
        /* No more bytes available since the last read and neither is anything in
         * the buffer. */
        status = MQTTNoDataAvailable;
 800995e:	2307      	movs	r3, #7
 8009960:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009964:	e015      	b.n	8009992 <receiveSingleIteration+0xd2>
    /* Either something was received, or there is still data to be processed in the
     * buffer, or both. */
    else
    {
        /* Update the number of bytes in the MQTT fixed buffer. */
        pContext->index += ( size_t ) recvBytes;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800996a:	69fb      	ldr	r3, [r7, #28]
 800996c:	441a      	add	r2, r3
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	641a      	str	r2, [r3, #64]	@ 0x40

        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6a18      	ldr	r0, [r3, #32]
                                                          &( pContext->index ),
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	3340      	adds	r3, #64	@ 0x40
        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800997a:	f107 0208 	add.w	r2, r7, #8
 800997e:	4619      	mov	r1, r3
 8009980:	f001 fed9 	bl	800b736 <MQTT_ProcessIncomingPacketTypeAndLength>
 8009984:	4603      	mov	r3, r0
 8009986:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                                          &incomingPacket );

        totalMQTTPacketLength = incomingPacket.remainingLength + incomingPacket.headerLength;
 800998a:	693a      	ldr	r2, [r7, #16]
 800998c:	697b      	ldr	r3, [r7, #20]
 800998e:	4413      	add	r3, r2
 8009990:	623b      	str	r3, [r7, #32]
    }

    /* No data was received, check for keep alive timeout. */
    if( recvBytes == 0 )
 8009992:	69fb      	ldr	r3, [r7, #28]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d112      	bne.n	80099be <receiveSingleIteration+0xfe>
    {
        if( manageKeepAlive == true )
 8009998:	78fb      	ldrb	r3, [r7, #3]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d00f      	beq.n	80099be <receiveSingleIteration+0xfe>
        {
            /* Keep the copy of the status to be reset later. */
            MQTTStatus_t statusCopy = status;
 800999e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80099a2:	76fb      	strb	r3, [r7, #27]

            /* Assign status so an error can be bubbled up to application,
             * but reset it on success. */
            status = handleKeepAlive( pContext );
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f7ff fd25 	bl	80093f4 <handleKeepAlive>
 80099aa:	4603      	mov	r3, r0
 80099ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if( status == MQTTSuccess )
 80099b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d102      	bne.n	80099be <receiveSingleIteration+0xfe>
            {
                /* Reset the status. */
                status = statusCopy;
 80099b8:	7efb      	ldrb	r3, [r7, #27]
 80099ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }
    }

    /* Check whether there is data available before processing the packet further. */
    if( ( status == MQTTNeedMoreBytes ) || ( status == MQTTNoDataAvailable ) )
 80099be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80099c2:	2b0b      	cmp	r3, #11
 80099c4:	d01e      	beq.n	8009a04 <receiveSingleIteration+0x144>
 80099c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80099ca:	2b07      	cmp	r3, #7
 80099cc:	d01a      	beq.n	8009a04 <receiveSingleIteration+0x144>
    {
        /* Do nothing as there is nothing to be processed right now. The proper
         * error code will be bubbled up to the user. */
    }
    /* Any other error code. */
    else if( status != MQTTSuccess )
 80099ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d116      	bne.n	8009a04 <receiveSingleIteration+0x144>
    {
        LogError( ( "Call to receiveSingleIteration failed. Status=%s",
                    MQTT_Status_strerror( status ) ) );
    }
    /* If the MQTT Packet size is bigger than the buffer itself. */
    else if( totalMQTTPacketLength > pContext->networkBuffer.size )
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099da:	6a3a      	ldr	r2, [r7, #32]
 80099dc:	429a      	cmp	r2, r3
 80099de:	d909      	bls.n	80099f4 <receiveSingleIteration+0x134>
    {
        /* Discard the packet from the receive buffer and drain the pending
         * data from the socket buffer. */
        status = discardStoredPacket( pContext,
 80099e0:	f107 0308 	add.w	r3, r7, #8
 80099e4:	4619      	mov	r1, r3
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	f7ff fb8e 	bl	8009108 <discardStoredPacket>
 80099ec:	4603      	mov	r3, r0
 80099ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80099f2:	e007      	b.n	8009a04 <receiveSingleIteration+0x144>
                                      &incomingPacket );
    }
    /* If the total packet is of more length than the bytes we have available. */
    else if( totalMQTTPacketLength > pContext->index )
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099f8:	6a3a      	ldr	r2, [r7, #32]
 80099fa:	429a      	cmp	r2, r3
 80099fc:	d902      	bls.n	8009a04 <receiveSingleIteration+0x144>
    {
        status = MQTTNeedMoreBytes;
 80099fe:	230b      	movs	r3, #11
 8009a00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        /* MISRA else. */
    }

    /* Handle received packet. If incomplete data was read then this will not execute. */
    if( status == MQTTSuccess )
 8009a04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d138      	bne.n	8009a7e <receiveSingleIteration+0x1be>
    {
        incomingPacket.pRemainingData = &pContext->networkBuffer.pBuffer[ incomingPacket.headerLength ];
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6a1a      	ldr	r2, [r3, #32]
 8009a10:	697b      	ldr	r3, [r7, #20]
 8009a12:	4413      	add	r3, r2
 8009a14:	60fb      	str	r3, [r7, #12]

        /* PUBLISH packets allow flags in the lower four bits. For other
         * packet types, they are reserved. */
        if( ( incomingPacket.type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 8009a16:	7a3b      	ldrb	r3, [r7, #8]
 8009a18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009a1c:	2b30      	cmp	r3, #48	@ 0x30
 8009a1e:	d109      	bne.n	8009a34 <receiveSingleIteration+0x174>
        {
            status = handleIncomingPublish( pContext, &incomingPacket );
 8009a20:	f107 0308 	add.w	r3, r7, #8
 8009a24:	4619      	mov	r1, r3
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f7ff fd62 	bl	80094f0 <handleIncomingPublish>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009a32:	e009      	b.n	8009a48 <receiveSingleIteration+0x188>
        }
        else
        {
            status = handleIncomingAck( pContext, &incomingPacket, manageKeepAlive );
 8009a34:	78fa      	ldrb	r2, [r7, #3]
 8009a36:	f107 0308 	add.w	r3, r7, #8
 8009a3a:	4619      	mov	r1, r3
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	f7ff fe77 	bl	8009730 <handleIncomingAck>
 8009a42:	4603      	mov	r3, r0
 8009a44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        /* Update the index to reflect the remaining bytes in the buffer.  */
        pContext->index -= totalMQTTPacketLength;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009a4c:	6a3b      	ldr	r3, [r7, #32]
 8009a4e:	1ad2      	subs	r2, r2, r3
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Move the remaining bytes to the front of the buffer. */
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	6a18      	ldr	r0, [r3, #32]
                          &( pContext->networkBuffer.pBuffer[ totalMQTTPacketLength ] ),
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6a1a      	ldr	r2, [r3, #32]
 8009a5c:	6a3b      	ldr	r3, [r7, #32]
 8009a5e:	18d1      	adds	r1, r2, r3
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a64:	461a      	mov	r2, r3
 8009a66:	f006 f82b 	bl	800fac0 <memmove>
                          pContext->index );

        if( status == MQTTSuccess )
 8009a6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d105      	bne.n	8009a7e <receiveSingleIteration+0x1be>
        {
            pContext->lastPacketRxTime = pContext->getTime();
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a76:	4798      	blx	r3
 8009a78:	4602      	mov	r2, r0
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	639a      	str	r2, [r3, #56]	@ 0x38
        }
    }

    if( status == MQTTNoDataAvailable )
 8009a7e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009a82:	2b07      	cmp	r3, #7
 8009a84:	d102      	bne.n	8009a8c <receiveSingleIteration+0x1cc>
    {
        /* No data available is not an error. Reset to MQTTSuccess so the
         * return code will indicate success. */
        status = MQTTSuccess;
 8009a86:	2300      	movs	r3, #0
 8009a88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return status;
 8009a8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009a90:	4618      	mov	r0, r3
 8009a92:	372c      	adds	r7, #44	@ 0x2c
 8009a94:	46bd      	mov	sp, r7
 8009a96:	bd90      	pop	{r4, r7, pc}
 8009a98:	08011790 	.word	0x08011790
 8009a9c:	080123f0 	.word	0x080123f0
 8009aa0:	080116b4 	.word	0x080116b4
 8009aa4:	080118cc 	.word	0x080118cc

08009aa8 <addEncodedStringToVector>:
static size_t addEncodedStringToVector( uint8_t serializedLength[ CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES ],
                                        const char * const string,
                                        uint16_t length,
                                        TransportOutVector_t * iterator,
                                        size_t * updatedLength )
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b088      	sub	sp, #32
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	60f8      	str	r0, [r7, #12]
 8009ab0:	60b9      	str	r1, [r7, #8]
 8009ab2:	603b      	str	r3, [r7, #0]
 8009ab4:	4613      	mov	r3, r2
 8009ab6:	80fb      	strh	r3, [r7, #6]
    size_t packetLength = 0U;
 8009ab8:	2300      	movs	r3, #0
 8009aba:	61fb      	str	r3, [r7, #28]
    TransportOutVector_t * pLocalIterator = iterator;
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	617b      	str	r3, [r7, #20]
    size_t vectorsAdded = 0U;
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	61bb      	str	r3, [r7, #24]

    /* When length is non-zero, the string must be non-NULL. */
    assert( ( length != 0U ) ? ( string != NULL ) : true );
 8009ac4:	88fb      	ldrh	r3, [r7, #6]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d009      	beq.n	8009ade <addEncodedStringToVector+0x36>
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d106      	bne.n	8009ade <addEncodedStringToVector+0x36>
 8009ad0:	4b1e      	ldr	r3, [pc, #120]	@ (8009b4c <addEncodedStringToVector+0xa4>)
 8009ad2:	4a1f      	ldr	r2, [pc, #124]	@ (8009b50 <addEncodedStringToVector+0xa8>)
 8009ad4:	f240 7191 	movw	r1, #1937	@ 0x791
 8009ad8:	481e      	ldr	r0, [pc, #120]	@ (8009b54 <addEncodedStringToVector+0xac>)
 8009ada:	f005 fd85 	bl	800f5e8 <__assert_func>

    serializedLength[ 0 ] = ( ( uint8_t ) ( ( length ) >> 8 ) );
 8009ade:	88fb      	ldrh	r3, [r7, #6]
 8009ae0:	0a1b      	lsrs	r3, r3, #8
 8009ae2:	b29b      	uxth	r3, r3
 8009ae4:	b2da      	uxtb	r2, r3
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	701a      	strb	r2, [r3, #0]
    serializedLength[ 1 ] = ( ( uint8_t ) ( ( length ) & 0x00ffU ) );
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	3301      	adds	r3, #1
 8009aee:	88fa      	ldrh	r2, [r7, #6]
 8009af0:	b2d2      	uxtb	r2, r2
 8009af2:	701a      	strb	r2, [r3, #0]

    /* Add the serialized length of the string first. */
    pLocalIterator[ 0 ].iov_base = serializedLength;
 8009af4:	697b      	ldr	r3, [r7, #20]
 8009af6:	68fa      	ldr	r2, [r7, #12]
 8009af8:	601a      	str	r2, [r3, #0]
    pLocalIterator[ 0 ].iov_len = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	2202      	movs	r2, #2
 8009afe:	605a      	str	r2, [r3, #4]
    vectorsAdded++;
 8009b00:	69bb      	ldr	r3, [r7, #24]
 8009b02:	3301      	adds	r3, #1
 8009b04:	61bb      	str	r3, [r7, #24]
    packetLength = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 8009b06:	2302      	movs	r3, #2
 8009b08:	61fb      	str	r3, [r7, #28]

    /* Sometimes the string can be NULL that is, of 0 length. In that case,
     * only the length field should be encoded in the vector. */
    if( ( string != NULL ) && ( length != 0U ) )
 8009b0a:	68bb      	ldr	r3, [r7, #8]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d011      	beq.n	8009b34 <addEncodedStringToVector+0x8c>
 8009b10:	88fb      	ldrh	r3, [r7, #6]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d00e      	beq.n	8009b34 <addEncodedStringToVector+0x8c>
    {
        /* Then add the pointer to the string itself. */
        pLocalIterator[ 1 ].iov_base = string;
 8009b16:	697b      	ldr	r3, [r7, #20]
 8009b18:	3308      	adds	r3, #8
 8009b1a:	68ba      	ldr	r2, [r7, #8]
 8009b1c:	601a      	str	r2, [r3, #0]
        pLocalIterator[ 1 ].iov_len = length;
 8009b1e:	697b      	ldr	r3, [r7, #20]
 8009b20:	3308      	adds	r3, #8
 8009b22:	88fa      	ldrh	r2, [r7, #6]
 8009b24:	605a      	str	r2, [r3, #4]
        vectorsAdded++;
 8009b26:	69bb      	ldr	r3, [r7, #24]
 8009b28:	3301      	adds	r3, #1
 8009b2a:	61bb      	str	r3, [r7, #24]
        packetLength += length;
 8009b2c:	88fb      	ldrh	r3, [r7, #6]
 8009b2e:	69fa      	ldr	r2, [r7, #28]
 8009b30:	4413      	add	r3, r2
 8009b32:	61fb      	str	r3, [r7, #28]
    }

    ( *updatedLength ) = ( *updatedLength ) + packetLength;
 8009b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b36:	681a      	ldr	r2, [r3, #0]
 8009b38:	69fb      	ldr	r3, [r7, #28]
 8009b3a:	441a      	add	r2, r3
 8009b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b3e:	601a      	str	r2, [r3, #0]

    return vectorsAdded;
 8009b40:	69bb      	ldr	r3, [r7, #24]
}
 8009b42:	4618      	mov	r0, r3
 8009b44:	3720      	adds	r7, #32
 8009b46:	46bd      	mov	sp, r7
 8009b48:	bd80      	pop	{r7, pc}
 8009b4a:	bf00      	nop
 8009b4c:	08011998 	.word	0x08011998
 8009b50:	08012408 	.word	0x08012408
 8009b54:	080116b4 	.word	0x080116b4

08009b58 <sendPublishWithoutCopy>:
static MQTTStatus_t sendPublishWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTPublishInfo_t * pPublishInfo,
                                            uint8_t * pMqttHeader,
                                            size_t headerSize,
                                            uint16_t packetId )
{
 8009b58:	b580      	push	{r7, lr}
 8009b5a:	b092      	sub	sp, #72	@ 0x48
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	60f8      	str	r0, [r7, #12]
 8009b60:	60b9      	str	r1, [r7, #8]
 8009b62:	607a      	str	r2, [r7, #4]
 8009b64:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 8009b66:	2300      	movs	r3, #0
 8009b68:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    size_t ioVectorLength;
    size_t totalMessageLength;
    bool dupFlagChanged = false;
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
     * Packet ID (only when QoS > QoS0)                    + 1 = 3
     * Payload                                             + 1 = 4  */
    TransportOutVector_t pIoVector[ 4U ];

    /* The header is sent first. */
    pIoVector[ 0U ].iov_base = pMqttHeader;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	61bb      	str	r3, [r7, #24]
    pIoVector[ 0U ].iov_len = headerSize;
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	61fb      	str	r3, [r7, #28]
    totalMessageLength = headerSize;
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Then the topic name has to be sent. */
    pIoVector[ 1U ].iov_base = pPublishInfo->pTopicName;
 8009b7e:	68bb      	ldr	r3, [r7, #8]
 8009b80:	685b      	ldr	r3, [r3, #4]
 8009b82:	623b      	str	r3, [r7, #32]
    pIoVector[ 1U ].iov_len = pPublishInfo->topicNameLength;
 8009b84:	68bb      	ldr	r3, [r7, #8]
 8009b86:	891b      	ldrh	r3, [r3, #8]
 8009b88:	627b      	str	r3, [r7, #36]	@ 0x24
    totalMessageLength += pPublishInfo->topicNameLength;
 8009b8a:	68bb      	ldr	r3, [r7, #8]
 8009b8c:	891b      	ldrh	r3, [r3, #8]
 8009b8e:	461a      	mov	r2, r3
 8009b90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b92:	4413      	add	r3, r2
 8009b94:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* The next field's index should be 2 as the first two fields
     * have been filled in. */
    ioVectorLength = 2U;
 8009b96:	2302      	movs	r3, #2
 8009b98:	643b      	str	r3, [r7, #64]	@ 0x40

    if( pPublishInfo->qos > MQTTQoS0 )
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	781b      	ldrb	r3, [r3, #0]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d020      	beq.n	8009be4 <sendPublishWithoutCopy+0x8c>
    {
        /* Encode the packet ID. */
        serializedPacketID[ 0 ] = ( ( uint8_t ) ( ( packetId ) >> 8 ) );
 8009ba2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8009ba6:	0a1b      	lsrs	r3, r3, #8
 8009ba8:	b29b      	uxth	r3, r3
 8009baa:	b2db      	uxtb	r3, r3
 8009bac:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        serializedPacketID[ 1 ] = ( ( uint8_t ) ( ( packetId ) & 0x00ffU ) );
 8009bb0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8009bb4:	b2db      	uxtb	r3, r3
 8009bb6:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

        pIoVector[ ioVectorLength ].iov_base = serializedPacketID;
 8009bba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009bbc:	00db      	lsls	r3, r3, #3
 8009bbe:	3348      	adds	r3, #72	@ 0x48
 8009bc0:	443b      	add	r3, r7
 8009bc2:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8009bc6:	f843 2c30 	str.w	r2, [r3, #-48]
        pIoVector[ ioVectorLength ].iov_len = sizeof( serializedPacketID );
 8009bca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009bcc:	00db      	lsls	r3, r3, #3
 8009bce:	3348      	adds	r3, #72	@ 0x48
 8009bd0:	443b      	add	r3, r7
 8009bd2:	2202      	movs	r2, #2
 8009bd4:	f843 2c2c 	str.w	r2, [r3, #-44]

        ioVectorLength++;
 8009bd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009bda:	3301      	adds	r3, #1
 8009bdc:	643b      	str	r3, [r7, #64]	@ 0x40
        totalMessageLength += sizeof( serializedPacketID );
 8009bde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009be0:	3302      	adds	r3, #2
 8009be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Publish packets are allowed to contain no payload. */
    if( pPublishInfo->payloadLength > 0U )
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	691b      	ldr	r3, [r3, #16]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d017      	beq.n	8009c1c <sendPublishWithoutCopy+0xc4>
    {
        pIoVector[ ioVectorLength ].iov_base = pPublishInfo->pPayload;
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	68da      	ldr	r2, [r3, #12]
 8009bf0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009bf2:	00db      	lsls	r3, r3, #3
 8009bf4:	3348      	adds	r3, #72	@ 0x48
 8009bf6:	443b      	add	r3, r7
 8009bf8:	f843 2c30 	str.w	r2, [r3, #-48]
        pIoVector[ ioVectorLength ].iov_len = pPublishInfo->payloadLength;
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	691a      	ldr	r2, [r3, #16]
 8009c00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c02:	00db      	lsls	r3, r3, #3
 8009c04:	3348      	adds	r3, #72	@ 0x48
 8009c06:	443b      	add	r3, r7
 8009c08:	f843 2c2c 	str.w	r2, [r3, #-44]

        ioVectorLength++;
 8009c0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c0e:	3301      	adds	r3, #1
 8009c10:	643b      	str	r3, [r7, #64]	@ 0x40
        totalMessageLength += pPublishInfo->payloadLength;
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	691b      	ldr	r3, [r3, #16]
 8009c16:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009c18:	4413      	add	r3, r2
 8009c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* store a copy of the publish for retransmission purposes */
    if( ( pPublishInfo->qos > MQTTQoS0 ) &&
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	781b      	ldrb	r3, [r3, #0]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d042      	beq.n	8009caa <sendPublishWithoutCopy+0x152>
        ( pContext->storeFunction != NULL ) )
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
    if( ( pPublishInfo->qos > MQTTQoS0 ) &&
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d03e      	beq.n	8009caa <sendPublishWithoutCopy+0x152>
    {
        /* If not already set, set the dup flag before storing a copy of the publish
         * this is because on retrieving back this copy we will get it in the form of an
         * array of TransportOutVector_t that holds the data in a const pointer which cannot be
         * changed after retrieving. */
        if( pPublishInfo->dup != true )
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	789b      	ldrb	r3, [r3, #2]
 8009c30:	f083 0301 	eor.w	r3, r3, #1
 8009c34:	b2db      	uxtb	r3, r3
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d00e      	beq.n	8009c58 <sendPublishWithoutCopy+0x100>
        {
            status = MQTT_UpdateDuplicatePublishFlag( pMqttHeader, true );
 8009c3a:	2101      	movs	r1, #1
 8009c3c:	6878      	ldr	r0, [r7, #4]
 8009c3e:	f001 fd4a 	bl	800b6d6 <MQTT_UpdateDuplicatePublishFlag>
 8009c42:	4603      	mov	r3, r0
 8009c44:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

            dupFlagChanged = ( status == MQTTSuccess );
 8009c48:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	bf0c      	ite	eq
 8009c50:	2301      	moveq	r3, #1
 8009c52:	2300      	movne	r3, #0
 8009c54:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        }

        if( status == MQTTSuccess )
 8009c58:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d115      	bne.n	8009c8c <sendPublishWithoutCopy+0x134>
        {
            MQTTVec_t mqttVec;

            mqttVec.pVector = pIoVector;
 8009c60:	f107 0318 	add.w	r3, r7, #24
 8009c64:	613b      	str	r3, [r7, #16]
            mqttVec.vectorLen = ioVectorLength;
 8009c66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c68:	617b      	str	r3, [r7, #20]

            if( pContext->storeFunction( pContext, packetId, &mqttVec ) != true )
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c6e:	f107 0210 	add.w	r2, r7, #16
 8009c72:	f8b7 1050 	ldrh.w	r1, [r7, #80]	@ 0x50
 8009c76:	68f8      	ldr	r0, [r7, #12]
 8009c78:	4798      	blx	r3
 8009c7a:	4603      	mov	r3, r0
 8009c7c:	f083 0301 	eor.w	r3, r3, #1
 8009c80:	b2db      	uxtb	r3, r3
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d002      	beq.n	8009c8c <sendPublishWithoutCopy+0x134>
            {
                status = MQTTPublishStoreFailed;
 8009c86:	230f      	movs	r3, #15
 8009c88:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }
        }

        /* change the value of the dup flag to its original, if it was changed */
        if( ( status == MQTTSuccess ) && ( dupFlagChanged == true ) )
 8009c8c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d10a      	bne.n	8009caa <sendPublishWithoutCopy+0x152>
 8009c94:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d006      	beq.n	8009caa <sendPublishWithoutCopy+0x152>
        {
            status = MQTT_UpdateDuplicatePublishFlag( pMqttHeader, false );
 8009c9c:	2100      	movs	r1, #0
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f001 fd19 	bl	800b6d6 <MQTT_UpdateDuplicatePublishFlag>
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        }
    }

    if( ( status == MQTTSuccess ) &&
 8009caa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d10d      	bne.n	8009cce <sendPublishWithoutCopy+0x176>
        ( sendMessageVector( pContext, pIoVector, ioVectorLength ) != ( int32_t ) totalMessageLength ) )
 8009cb2:	f107 0318 	add.w	r3, r7, #24
 8009cb6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009cb8:	4619      	mov	r1, r3
 8009cba:	68f8      	ldr	r0, [r7, #12]
 8009cbc:	f7fe ff1c 	bl	8008af8 <sendMessageVector>
 8009cc0:	4602      	mov	r2, r0
 8009cc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    if( ( status == MQTTSuccess ) &&
 8009cc4:	429a      	cmp	r2, r3
 8009cc6:	d002      	beq.n	8009cce <sendPublishWithoutCopy+0x176>
    {
        status = MQTTSendFailed;
 8009cc8:	2303      	movs	r3, #3
 8009cca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return status;
 8009cce:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	3748      	adds	r7, #72	@ 0x48
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bd80      	pop	{r7, pc}
	...

08009cdc <sendConnectWithoutCopy>:

static MQTTStatus_t sendConnectWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b0ac      	sub	sp, #176	@ 0xb0
 8009ce0:	af02      	add	r7, sp, #8
 8009ce2:	60f8      	str	r0, [r7, #12]
 8009ce4:	60b9      	str	r1, [r7, #8]
 8009ce6:	607a      	str	r2, [r7, #4]
 8009ce8:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 8009cea:	2300      	movs	r3, #0
 8009cec:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    TransportOutVector_t * iterator;
    size_t ioVectorLength = 0U;
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    size_t totalMessageLength = 0U;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
     * Will payload        + 2 = 7
     * Username            + 2 = 9
     * Password            + 2 = 11 */
    TransportOutVector_t pIoVector[ 11U ];

    iterator = pIoVector;
 8009cfc:	f107 0310 	add.w	r3, r7, #16
 8009d00:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    pIndex = connectPacketHeader;
 8009d04:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8009d08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

    /* Validate arguments. */
    if( ( pWillInfo != NULL ) && ( pWillInfo->pTopicName == NULL ) )
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d007      	beq.n	8009d22 <sendConnectWithoutCopy+0x46>
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	685b      	ldr	r3, [r3, #4]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d103      	bne.n	8009d22 <sendConnectWithoutCopy+0x46>
    {
        LogError( ( "pWillInfo->pTopicName cannot be NULL if Will is present." ) );
        status = MQTTBadParameter;
 8009d1a:	2301      	movs	r3, #1
 8009d1c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 8009d20:	e0e4      	b.n	8009eec <sendConnectWithoutCopy+0x210>
    }
    else
    {
        pIndex = MQTT_SerializeConnectFixedHeader( pIndex,
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	687a      	ldr	r2, [r7, #4]
 8009d26:	68b9      	ldr	r1, [r7, #8]
 8009d28:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8009d2c:	f001 fa1e 	bl	800b16c <MQTT_SerializeConnectFixedHeader>
 8009d30:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
                                                   pConnectInfo,
                                                   pWillInfo,
                                                   remainingLength );

        assert( ( ( size_t ) ( pIndex - connectPacketHeader ) ) <= sizeof( connectPacketHeader ) );
 8009d34:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8009d38:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009d3c:	1ad3      	subs	r3, r2, r3
 8009d3e:	2b0f      	cmp	r3, #15
 8009d40:	d906      	bls.n	8009d50 <sendConnectWithoutCopy+0x74>
 8009d42:	4b6d      	ldr	r3, [pc, #436]	@ (8009ef8 <sendConnectWithoutCopy+0x21c>)
 8009d44:	4a6d      	ldr	r2, [pc, #436]	@ (8009efc <sendConnectWithoutCopy+0x220>)
 8009d46:	f640 1112 	movw	r1, #2322	@ 0x912
 8009d4a:	486d      	ldr	r0, [pc, #436]	@ (8009f00 <sendConnectWithoutCopy+0x224>)
 8009d4c:	f005 fc4c 	bl	800f5e8 <__assert_func>

        /* The header gets sent first. */
        iterator->iov_base = connectPacketHeader;
 8009d50:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009d54:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8009d58:	601a      	str	r2, [r3, #0]
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-182 */
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-108 */
        /* coverity[misra_c_2012_rule_18_2_violation] */
        /* coverity[misra_c_2012_rule_10_8_violation] */
        iterator->iov_len = ( size_t ) ( pIndex - connectPacketHeader );
 8009d5a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8009d5e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009d62:	1ad3      	subs	r3, r2, r3
 8009d64:	461a      	mov	r2, r3
 8009d66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009d6a:	605a      	str	r2, [r3, #4]
        totalMessageLength += iterator->iov_len;
 8009d6c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009d70:	685a      	ldr	r2, [r3, #4]
 8009d72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009d76:	4413      	add	r3, r2
 8009d78:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        iterator++;
 8009d7c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009d80:	3308      	adds	r3, #8
 8009d82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        ioVectorLength++;
 8009d86:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009d8a:	3301      	adds	r3, #1
 8009d8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        /* Serialize the client ID. */
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
                                                 pConnectInfo->pClientIdentifier,
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	6859      	ldr	r1, [r3, #4]
                                                 pConnectInfo->clientIdentifierLength,
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	891a      	ldrh	r2, [r3, #8]
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
 8009d98:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 8009d9c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8009da0:	9300      	str	r3, [sp, #0]
 8009da2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009da6:	f7ff fe7f 	bl	8009aa8 <addEncodedStringToVector>
 8009daa:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                 iterator,
                                                 &totalMessageLength );

        /* Update the iterator to point to the next empty slot. */
        iterator = &iterator[ vectorsAdded ];
 8009dae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009db2:	00db      	lsls	r3, r3, #3
 8009db4:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8009db8:	4413      	add	r3, r2
 8009dba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        ioVectorLength += vectorsAdded;
 8009dbe:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8009dc2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009dc6:	4413      	add	r3, r2
 8009dc8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        if( pWillInfo != NULL )
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d03c      	beq.n	8009e4c <sendConnectWithoutCopy+0x170>
        {
            /* Serialize the topic. */
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
                                                     pWillInfo->pTopicName,
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6859      	ldr	r1, [r3, #4]
                                                     pWillInfo->topicNameLength,
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	891a      	ldrh	r2, [r3, #8]
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
 8009dda:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 8009dde:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8009de2:	9300      	str	r3, [sp, #0]
 8009de4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009de8:	f7ff fe5e 	bl	8009aa8 <addEncodedStringToVector>
 8009dec:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 8009df0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009df4:	00db      	lsls	r3, r3, #3
 8009df6:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8009dfa:	4413      	add	r3, r2
 8009dfc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 8009e00:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8009e04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009e08:	4413      	add	r3, r2
 8009e0a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c


            /* Serialize the payload. Payload of last will and testament can be NULL. */
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
                                                     pWillInfo->pPayload,
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	68d9      	ldr	r1, [r3, #12]
                                                     ( uint16_t ) pWillInfo->payloadLength,
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	691b      	ldr	r3, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
 8009e16:	b29a      	uxth	r2, r3
 8009e18:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 8009e1c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8009e20:	9300      	str	r3, [sp, #0]
 8009e22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e26:	f7ff fe3f 	bl	8009aa8 <addEncodedStringToVector>
 8009e2a:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 8009e2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009e32:	00db      	lsls	r3, r3, #3
 8009e34:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8009e38:	4413      	add	r3, r2
 8009e3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 8009e3e:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8009e42:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009e46:	4413      	add	r3, r2
 8009e48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        /* Encode the user name if provided. */
        if( pConnectInfo->pUserName != NULL )
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	68db      	ldr	r3, [r3, #12]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d01d      	beq.n	8009e90 <sendConnectWithoutCopy+0x1b4>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
                                                     pConnectInfo->pUserName,
 8009e54:	68bb      	ldr	r3, [r7, #8]
 8009e56:	68d9      	ldr	r1, [r3, #12]
                                                     pConnectInfo->userNameLength,
 8009e58:	68bb      	ldr	r3, [r7, #8]
 8009e5a:	8a1a      	ldrh	r2, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
 8009e5c:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 8009e60:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8009e64:	9300      	str	r3, [sp, #0]
 8009e66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e6a:	f7ff fe1d 	bl	8009aa8 <addEncodedStringToVector>
 8009e6e:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 8009e72:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009e76:	00db      	lsls	r3, r3, #3
 8009e78:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8009e7c:	4413      	add	r3, r2
 8009e7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 8009e82:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8009e86:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009e8a:	4413      	add	r3, r2
 8009e8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        /* Encode the password if provided. */
        if( pConnectInfo->pPassword != NULL )
 8009e90:	68bb      	ldr	r3, [r7, #8]
 8009e92:	695b      	ldr	r3, [r3, #20]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d015      	beq.n	8009ec4 <sendConnectWithoutCopy+0x1e8>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
                                                     pConnectInfo->pPassword,
 8009e98:	68bb      	ldr	r3, [r7, #8]
 8009e9a:	6959      	ldr	r1, [r3, #20]
                                                     pConnectInfo->passwordLength,
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	8b1a      	ldrh	r2, [r3, #24]
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
 8009ea0:	f107 0078 	add.w	r0, r7, #120	@ 0x78
 8009ea4:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8009ea8:	9300      	str	r3, [sp, #0]
 8009eaa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009eae:	f7ff fdfb 	bl	8009aa8 <addEncodedStringToVector>
 8009eb2:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );
            /* Update the iterator to point to the next empty slot. */
            ioVectorLength += vectorsAdded;
 8009eb6:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8009eba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009ebe:	4413      	add	r3, r2
 8009ec0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        bytesSentOrError = sendMessageVector( pContext, pIoVector, ioVectorLength );
 8009ec4:	f107 0310 	add.w	r3, r7, #16
 8009ec8:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8009ecc:	4619      	mov	r1, r3
 8009ece:	68f8      	ldr	r0, [r7, #12]
 8009ed0:	f7fe fe12 	bl	8008af8 <sendMessageVector>
 8009ed4:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90

        if( bytesSentOrError != ( int32_t ) totalMessageLength )
 8009ed8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009edc:	461a      	mov	r2, r3
 8009ede:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009ee2:	4293      	cmp	r3, r2
 8009ee4:	d002      	beq.n	8009eec <sendConnectWithoutCopy+0x210>
        {
            status = MQTTSendFailed;
 8009ee6:	2303      	movs	r3, #3
 8009ee8:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        }
    }

    return status;
 8009eec:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
}
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	37a8      	adds	r7, #168	@ 0xa8
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	bd80      	pop	{r7, pc}
 8009ef8:	080119c8 	.word	0x080119c8
 8009efc:	08012424 	.word	0x08012424
 8009f00:	080116b4 	.word	0x080116b4

08009f04 <receiveConnack>:
static MQTTStatus_t receiveConnack( MQTTContext_t * pContext,
                                    uint32_t timeoutMs,
                                    bool cleanSession,
                                    MQTTPacketInfo_t * pIncomingPacket,
                                    bool * pSessionPresent )
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b08c      	sub	sp, #48	@ 0x30
 8009f08:	af02      	add	r7, sp, #8
 8009f0a:	60f8      	str	r0, [r7, #12]
 8009f0c:	60b9      	str	r1, [r7, #8]
 8009f0e:	603b      	str	r3, [r7, #0]
 8009f10:	4613      	mov	r3, r2
 8009f12:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 8009f14:	2300      	movs	r3, #0
 8009f16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MQTTGetCurrentTimeFunc_t getTimeStamp = NULL;
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	61bb      	str	r3, [r7, #24]
    uint32_t entryTimeMs = 0U, remainingTimeMs = 0U, timeTakenMs = 0U;
 8009f1e:	2300      	movs	r3, #0
 8009f20:	617b      	str	r3, [r7, #20]
 8009f22:	2300      	movs	r3, #0
 8009f24:	623b      	str	r3, [r7, #32]
 8009f26:	2300      	movs	r3, #0
 8009f28:	613b      	str	r3, [r7, #16]
    bool breakFromLoop = false;
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	77fb      	strb	r3, [r7, #31]
    uint16_t loopCount = 0U;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	83bb      	strh	r3, [r7, #28]

    assert( pContext != NULL );
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d106      	bne.n	8009f46 <receiveConnack+0x42>
 8009f38:	4b4e      	ldr	r3, [pc, #312]	@ (800a074 <receiveConnack+0x170>)
 8009f3a:	4a4f      	ldr	r2, [pc, #316]	@ (800a078 <receiveConnack+0x174>)
 8009f3c:	f640 1179 	movw	r1, #2425	@ 0x979
 8009f40:	484e      	ldr	r0, [pc, #312]	@ (800a07c <receiveConnack+0x178>)
 8009f42:	f005 fb51 	bl	800f5e8 <__assert_func>
    assert( pIncomingPacket != NULL );
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d106      	bne.n	8009f5a <receiveConnack+0x56>
 8009f4c:	4b4c      	ldr	r3, [pc, #304]	@ (800a080 <receiveConnack+0x17c>)
 8009f4e:	4a4a      	ldr	r2, [pc, #296]	@ (800a078 <receiveConnack+0x174>)
 8009f50:	f640 117a 	movw	r1, #2426	@ 0x97a
 8009f54:	4849      	ldr	r0, [pc, #292]	@ (800a07c <receiveConnack+0x178>)
 8009f56:	f005 fb47 	bl	800f5e8 <__assert_func>
    assert( pContext->getTime != NULL );
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d106      	bne.n	8009f70 <receiveConnack+0x6c>
 8009f62:	4b48      	ldr	r3, [pc, #288]	@ (800a084 <receiveConnack+0x180>)
 8009f64:	4a44      	ldr	r2, [pc, #272]	@ (800a078 <receiveConnack+0x174>)
 8009f66:	f640 117b 	movw	r1, #2427	@ 0x97b
 8009f6a:	4844      	ldr	r0, [pc, #272]	@ (800a07c <receiveConnack+0x178>)
 8009f6c:	f005 fb3c 	bl	800f5e8 <__assert_func>

    getTimeStamp = pContext->getTime;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f74:	61bb      	str	r3, [r7, #24]

    /* Get the entry time for the function. */
    entryTimeMs = getTimeStamp();
 8009f76:	69bb      	ldr	r3, [r7, #24]
 8009f78:	4798      	blx	r3
 8009f7a:	6178      	str	r0, [r7, #20]
    {
        /* Transport read for incoming CONNACK packet type and length.
         * MQTT_GetIncomingPacketTypeAndLength is a blocking call and it is
         * returned after a transport receive timeout, an error, or a successful
         * receive of packet type and length. */
        status = MQTT_GetIncomingPacketTypeAndLength( pContext->transportInterface.recv,
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	6918      	ldr	r0, [r3, #16]
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	69db      	ldr	r3, [r3, #28]
 8009f84:	683a      	ldr	r2, [r7, #0]
 8009f86:	4619      	mov	r1, r3
 8009f88:	f001 fb5f 	bl	800b64a <MQTT_GetIncomingPacketTypeAndLength>
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
         * 2. If timeoutMs is 0:
         *    Loop times out based on the maximum number of retries config
         *    MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT. This config will control
         *    maximum the number of retry attempts to read the CONNACK packet.
         *    A value of 0 for the config will try once to read CONNACK. */
        if( timeoutMs > 0U )
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d00e      	beq.n	8009fb6 <receiveConnack+0xb2>
        {
            breakFromLoop = calculateElapsedTime( getTimeStamp(), entryTimeMs ) >= timeoutMs;
 8009f98:	69bb      	ldr	r3, [r7, #24]
 8009f9a:	4798      	blx	r3
 8009f9c:	4603      	mov	r3, r0
 8009f9e:	6979      	ldr	r1, [r7, #20]
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	f7fe ff35 	bl	8008e10 <calculateElapsedTime>
 8009fa6:	4602      	mov	r2, r0
 8009fa8:	68bb      	ldr	r3, [r7, #8]
 8009faa:	4293      	cmp	r3, r2
 8009fac:	bf94      	ite	ls
 8009fae:	2301      	movls	r3, #1
 8009fb0:	2300      	movhi	r3, #0
 8009fb2:	77fb      	strb	r3, [r7, #31]
 8009fb4:	e008      	b.n	8009fc8 <receiveConnack+0xc4>
        }
        else
        {
            breakFromLoop = loopCount >= MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT;
 8009fb6:	8bbb      	ldrh	r3, [r7, #28]
 8009fb8:	2b04      	cmp	r3, #4
 8009fba:	bf8c      	ite	hi
 8009fbc:	2301      	movhi	r3, #1
 8009fbe:	2300      	movls	r3, #0
 8009fc0:	77fb      	strb	r3, [r7, #31]
            loopCount++;
 8009fc2:	8bbb      	ldrh	r3, [r7, #28]
 8009fc4:	3301      	adds	r3, #1
 8009fc6:	83bb      	strh	r3, [r7, #28]
        }

        /* Loop until there is data to read or if we have exceeded the timeout/retries. */
    } while( ( status == MQTTNoDataAvailable ) && ( breakFromLoop == false ) );
 8009fc8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009fcc:	2b07      	cmp	r3, #7
 8009fce:	d105      	bne.n	8009fdc <receiveConnack+0xd8>
 8009fd0:	7ffb      	ldrb	r3, [r7, #31]
 8009fd2:	f083 0301 	eor.w	r3, r3, #1
 8009fd6:	b2db      	uxtb	r3, r3
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d1cf      	bne.n	8009f7c <receiveConnack+0x78>

    if( status == MQTTSuccess )
 8009fdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d123      	bne.n	800a02c <receiveConnack+0x128>
    {
        /* Time taken in this function so far. */
        timeTakenMs = calculateElapsedTime( getTimeStamp(), entryTimeMs );
 8009fe4:	69bb      	ldr	r3, [r7, #24]
 8009fe6:	4798      	blx	r3
 8009fe8:	4603      	mov	r3, r0
 8009fea:	6979      	ldr	r1, [r7, #20]
 8009fec:	4618      	mov	r0, r3
 8009fee:	f7fe ff0f 	bl	8008e10 <calculateElapsedTime>
 8009ff2:	6138      	str	r0, [r7, #16]

        if( timeTakenMs < timeoutMs )
 8009ff4:	693a      	ldr	r2, [r7, #16]
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	429a      	cmp	r2, r3
 8009ffa:	d203      	bcs.n	800a004 <receiveConnack+0x100>
        {
            /* Calculate remaining time for receiving the remainder of
             * the packet. */
            remainingTimeMs = timeoutMs - timeTakenMs;
 8009ffc:	68ba      	ldr	r2, [r7, #8]
 8009ffe:	693b      	ldr	r3, [r7, #16]
 800a000:	1ad3      	subs	r3, r2, r3
 800a002:	623b      	str	r3, [r7, #32]
         * Invoking receivePacket with remainingTime as 0 would attempt to
         * recv from network once. If using retries, the remainder of the
         * CONNACK packet is tried to be read only once. Reading once would be
         * good as the packet type and remaining length was already read. Hence,
         * the probability of the remaining 2 bytes available to read is very high. */
        if( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK )
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	781b      	ldrb	r3, [r3, #0]
 800a008:	2b20      	cmp	r3, #32
 800a00a:	d10c      	bne.n	800a026 <receiveConnack+0x122>
        {
            status = receivePacket( pContext,
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	6a3a      	ldr	r2, [r7, #32]
 800a010:	9201      	str	r2, [sp, #4]
 800a012:	68da      	ldr	r2, [r3, #12]
 800a014:	9200      	str	r2, [sp, #0]
 800a016:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a018:	68f8      	ldr	r0, [r7, #12]
 800a01a:	f7ff f8fd 	bl	8009218 <receivePacket>
 800a01e:	4603      	mov	r3, r0
 800a020:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a024:	e002      	b.n	800a02c <receiveConnack+0x128>
        {
            LogError( ( "Incorrect packet type %X received while expecting"
                        " CONNACK(%X).",
                        ( unsigned int ) pIncomingPacket->type,
                        MQTT_PACKET_TYPE_CONNACK ) );
            status = MQTTBadResponse;
 800a026:	2305      	movs	r3, #5
 800a028:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }
    }

    if( status == MQTTSuccess )
 800a02c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a030:	2b00      	cmp	r3, #0
 800a032:	d10b      	bne.n	800a04c <receiveConnack+0x148>
    {
        /* Update the packet info pointer to the buffer read. */
        pIncomingPacket->pRemainingData = pContext->networkBuffer.pBuffer;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	6a1a      	ldr	r2, [r3, #32]
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	605a      	str	r2, [r3, #4]

        /* Deserialize CONNACK. */
        status = MQTT_DeserializeAck( pIncomingPacket, NULL, pSessionPresent );
 800a03c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a03e:	2100      	movs	r1, #0
 800a040:	6838      	ldr	r0, [r7, #0]
 800a042:	f001 fa8f 	bl	800b564 <MQTT_DeserializeAck>
 800a046:	4603      	mov	r3, r0
 800a048:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If a clean session is requested, a session present should not be set by
     * broker. */
    if( status == MQTTSuccess )
 800a04c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a050:	2b00      	cmp	r3, #0
 800a052:	d109      	bne.n	800a068 <receiveConnack+0x164>
    {
        if( ( cleanSession == true ) && ( *pSessionPresent == true ) )
 800a054:	79fb      	ldrb	r3, [r7, #7]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d006      	beq.n	800a068 <receiveConnack+0x164>
 800a05a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a05c:	781b      	ldrb	r3, [r3, #0]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d002      	beq.n	800a068 <receiveConnack+0x164>
        {
            LogError( ( "Unexpected session present flag in CONNACK response from broker."
                        " CONNECT request with clean session was made with broker." ) );
            status = MQTTBadResponse;
 800a062:	2305      	movs	r3, #5
 800a064:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        LogError( ( "CONNACK recv failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800a068:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a06c:	4618      	mov	r0, r3
 800a06e:	3728      	adds	r7, #40	@ 0x28
 800a070:	46bd      	mov	sp, r7
 800a072:	bd80      	pop	{r7, pc}
 800a074:	08011790 	.word	0x08011790
 800a078:	0801243c 	.word	0x0801243c
 800a07c:	080116b4 	.word	0x080116b4
 800a080:	08011960 	.word	0x08011960
 800a084:	080117b4 	.word	0x080117b4

0800a088 <handleUncleanSessionResumption>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleUncleanSessionResumption( MQTTContext_t * pContext )
{
 800a088:	b590      	push	{r4, r7, lr}
 800a08a:	b089      	sub	sp, #36	@ 0x24
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800a090:	2300      	movs	r3, #0
 800a092:	77fb      	strb	r3, [r7, #31]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800a094:	2300      	movs	r3, #0
 800a096:	61bb      	str	r3, [r7, #24]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800a098:	2300      	movs	r3, #0
 800a09a:	83bb      	strh	r3, [r7, #28]
    MQTTPublishState_t state = MQTTStateNull;
 800a09c:	2300      	movs	r3, #0
 800a09e:	75fb      	strb	r3, [r7, #23]
    size_t totalMessageLength = 0;
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	613b      	str	r3, [r7, #16]
    uint8_t * pMqttPacket = NULL;
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d106      	bne.n	800a0bc <handleUncleanSessionResumption+0x34>
 800a0ae:	4b33      	ldr	r3, [pc, #204]	@ (800a17c <handleUncleanSessionResumption+0xf4>)
 800a0b0:	4a33      	ldr	r2, [pc, #204]	@ (800a180 <handleUncleanSessionResumption+0xf8>)
 800a0b2:	f640 11f2 	movw	r1, #2546	@ 0x9f2
 800a0b6:	4833      	ldr	r0, [pc, #204]	@ (800a184 <handleUncleanSessionResumption+0xfc>)
 800a0b8:	f005 fa96 	bl	800f5e8 <__assert_func>

    /* Get the next packet ID for which a PUBREL need to be resent. */
    packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800a0bc:	f107 0217 	add.w	r2, r7, #23
 800a0c0:	f107 0318 	add.w	r3, r7, #24
 800a0c4:	4619      	mov	r1, r3
 800a0c6:	6878      	ldr	r0, [r7, #4]
 800a0c8:	f002 f8fb 	bl	800c2c2 <MQTT_PubrelToResend>
 800a0cc:	4603      	mov	r3, r0
 800a0ce:	83bb      	strh	r3, [r7, #28]

    /* Resend all the PUBREL acks after session is reestablished. */
    while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800a0d0:	e011      	b.n	800a0f6 <handleUncleanSessionResumption+0x6e>
           ( status == MQTTSuccess ) )
    {
        status = sendPublishAcks( pContext, packetId, state );
 800a0d2:	7dfa      	ldrb	r2, [r7, #23]
 800a0d4:	8bbb      	ldrh	r3, [r7, #28]
 800a0d6:	4619      	mov	r1, r3
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	f7ff f917 	bl	800930c <sendPublishAcks>
 800a0de:	4603      	mov	r3, r0
 800a0e0:	77fb      	strb	r3, [r7, #31]

        packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800a0e2:	f107 0217 	add.w	r2, r7, #23
 800a0e6:	f107 0318 	add.w	r3, r7, #24
 800a0ea:	4619      	mov	r1, r3
 800a0ec:	6878      	ldr	r0, [r7, #4]
 800a0ee:	f002 f8e8 	bl	800c2c2 <MQTT_PubrelToResend>
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	83bb      	strh	r3, [r7, #28]
    while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800a0f6:	8bbb      	ldrh	r3, [r7, #28]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d002      	beq.n	800a102 <handleUncleanSessionResumption+0x7a>
 800a0fc:	7ffb      	ldrb	r3, [r7, #31]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d0e7      	beq.n	800a0d2 <handleUncleanSessionResumption+0x4a>
    }

    if( ( status == MQTTSuccess ) &&
 800a102:	7ffb      	ldrb	r3, [r7, #31]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d134      	bne.n	800a172 <handleUncleanSessionResumption+0xea>
        ( pContext->retrieveFunction != NULL ) )
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
    if( ( status == MQTTSuccess ) &&
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d030      	beq.n	800a172 <handleUncleanSessionResumption+0xea>
    {
        cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800a110:	2300      	movs	r3, #0
 800a112:	61bb      	str	r3, [r7, #24]

        /* Resend all the PUBLISH for which PUBACK/PUBREC is not received
         * after session is reestablished. */
        do
        {
            packetId = MQTT_PublishToResend( pContext, &cursor );
 800a114:	f107 0318 	add.w	r3, r7, #24
 800a118:	4619      	mov	r1, r3
 800a11a:	6878      	ldr	r0, [r7, #4]
 800a11c:	f002 f8ff 	bl	800c31e <MQTT_PublishToResend>
 800a120:	4603      	mov	r3, r0
 800a122:	83bb      	strh	r3, [r7, #28]

            if( packetId != MQTT_PACKET_ID_INVALID )
 800a124:	8bbb      	ldrh	r3, [r7, #28]
 800a126:	2b00      	cmp	r3, #0
 800a128:	d01d      	beq.n	800a166 <handleUncleanSessionResumption+0xde>
            {
                if( pContext->retrieveFunction( pContext, packetId, &pMqttPacket, &totalMessageLength ) != true )
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 800a12e:	f107 0310 	add.w	r3, r7, #16
 800a132:	f107 020c 	add.w	r2, r7, #12
 800a136:	8bb9      	ldrh	r1, [r7, #28]
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	47a0      	blx	r4
 800a13c:	4603      	mov	r3, r0
 800a13e:	f083 0301 	eor.w	r3, r3, #1
 800a142:	b2db      	uxtb	r3, r3
 800a144:	2b00      	cmp	r3, #0
 800a146:	d002      	beq.n	800a14e <handleUncleanSessionResumption+0xc6>
                {
                    status = MQTTPublishRetrieveFailed;
 800a148:	2310      	movs	r3, #16
 800a14a:	77fb      	strb	r3, [r7, #31]
                    break;
 800a14c:	e011      	b.n	800a172 <handleUncleanSessionResumption+0xea>
                }

                MQTT_PRE_STATE_UPDATE_HOOK( pContext );

                if( sendBuffer( pContext, pMqttPacket, totalMessageLength ) != ( int32_t ) totalMessageLength )
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	693a      	ldr	r2, [r7, #16]
 800a152:	4619      	mov	r1, r3
 800a154:	6878      	ldr	r0, [r7, #4]
 800a156:	f7fe fdc1 	bl	8008cdc <sendBuffer>
 800a15a:	4603      	mov	r3, r0
 800a15c:	693a      	ldr	r2, [r7, #16]
 800a15e:	4293      	cmp	r3, r2
 800a160:	d001      	beq.n	800a166 <handleUncleanSessionResumption+0xde>
                {
                    status = MQTTSendFailed;
 800a162:	2303      	movs	r3, #3
 800a164:	77fb      	strb	r3, [r7, #31]
                }

                MQTT_POST_STATE_UPDATE_HOOK( pContext );
            }
        } while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800a166:	8bbb      	ldrh	r3, [r7, #28]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d002      	beq.n	800a172 <handleUncleanSessionResumption+0xea>
 800a16c:	7ffb      	ldrb	r3, [r7, #31]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d0d0      	beq.n	800a114 <handleUncleanSessionResumption+0x8c>
                 ( status == MQTTSuccess ) );
    }

    return status;
 800a172:	7ffb      	ldrb	r3, [r7, #31]
}
 800a174:	4618      	mov	r0, r3
 800a176:	3724      	adds	r7, #36	@ 0x24
 800a178:	46bd      	mov	sp, r7
 800a17a:	bd90      	pop	{r4, r7, pc}
 800a17c:	08011790 	.word	0x08011790
 800a180:	0801244c 	.word	0x0801244c
 800a184:	080116b4 	.word	0x080116b4

0800a188 <handleCleanSession>:

static MQTTStatus_t handleCleanSession( MQTTContext_t * pContext )
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b084      	sub	sp, #16
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800a190:	2300      	movs	r3, #0
 800a192:	73fb      	strb	r3, [r7, #15]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800a194:	2300      	movs	r3, #0
 800a196:	60bb      	str	r3, [r7, #8]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800a198:	2300      	movs	r3, #0
 800a19a:	81bb      	strh	r3, [r7, #12]

    assert( pContext != NULL );
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d106      	bne.n	800a1b0 <handleCleanSession+0x28>
 800a1a2:	4b25      	ldr	r3, [pc, #148]	@ (800a238 <handleCleanSession+0xb0>)
 800a1a4:	4a25      	ldr	r2, [pc, #148]	@ (800a23c <handleCleanSession+0xb4>)
 800a1a6:	f640 2129 	movw	r1, #2601	@ 0xa29
 800a1aa:	4825      	ldr	r0, [pc, #148]	@ (800a240 <handleCleanSession+0xb8>)
 800a1ac:	f005 fa1c 	bl	800f5e8 <__assert_func>

    /* Reset the index and clear the buffer when a new session is established. */
    pContext->index = 0;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) memset( pContext->networkBuffer.pBuffer, 0, pContext->networkBuffer.size );
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	6a18      	ldr	r0, [r3, #32]
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1be:	461a      	mov	r2, r3
 800a1c0:	2100      	movs	r1, #0
 800a1c2:	f005 fc97 	bl	800faf4 <memset>

    if( pContext->clearFunction != NULL )
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d015      	beq.n	800a1fa <handleCleanSession+0x72>
    {
        cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	60bb      	str	r3, [r7, #8]

        /* Resend all the PUBLISH for which PUBACK/PUBREC is not received
         * after session is reestablished. */
        do
        {
            packetId = MQTT_PublishToResend( pContext, &cursor );
 800a1d2:	f107 0308 	add.w	r3, r7, #8
 800a1d6:	4619      	mov	r1, r3
 800a1d8:	6878      	ldr	r0, [r7, #4]
 800a1da:	f002 f8a0 	bl	800c31e <MQTT_PublishToResend>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	81bb      	strh	r3, [r7, #12]

            if( packetId != MQTT_PACKET_ID_INVALID )
 800a1e2:	89bb      	ldrh	r3, [r7, #12]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d005      	beq.n	800a1f4 <handleCleanSession+0x6c>
            {
                pContext->clearFunction( pContext, packetId );
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1ec:	89ba      	ldrh	r2, [r7, #12]
 800a1ee:	4611      	mov	r1, r2
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	4798      	blx	r3
            }
        } while( packetId != MQTT_PACKET_ID_INVALID );
 800a1f4:	89bb      	ldrh	r3, [r7, #12]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d1eb      	bne.n	800a1d2 <handleCleanSession+0x4a>
    }

    if( pContext->outgoingPublishRecordMaxCount > 0U )
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	689b      	ldr	r3, [r3, #8]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d008      	beq.n	800a214 <handleCleanSession+0x8c>
    {
        /* Clear any existing records if a new session is established. */
        ( void ) memset( pContext->outgoingPublishRecords,
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	6818      	ldr	r0, [r3, #0]
                         0x00,
                         pContext->outgoingPublishRecordMaxCount * sizeof( *pContext->outgoingPublishRecords ) );
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	689b      	ldr	r3, [r3, #8]
        ( void ) memset( pContext->outgoingPublishRecords,
 800a20a:	009b      	lsls	r3, r3, #2
 800a20c:	461a      	mov	r2, r3
 800a20e:	2100      	movs	r1, #0
 800a210:	f005 fc70 	bl	800faf4 <memset>
    }

    if( pContext->incomingPublishRecordMaxCount > 0U )
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	68db      	ldr	r3, [r3, #12]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d008      	beq.n	800a22e <handleCleanSession+0xa6>
    {
        ( void ) memset( pContext->incomingPublishRecords,
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	6858      	ldr	r0, [r3, #4]
                         0x00,
                         pContext->incomingPublishRecordMaxCount * sizeof( *pContext->incomingPublishRecords ) );
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	68db      	ldr	r3, [r3, #12]
        ( void ) memset( pContext->incomingPublishRecords,
 800a224:	009b      	lsls	r3, r3, #2
 800a226:	461a      	mov	r2, r3
 800a228:	2100      	movs	r1, #0
 800a22a:	f005 fc63 	bl	800faf4 <memset>
    }

    return status;
 800a22e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a230:	4618      	mov	r0, r3
 800a232:	3710      	adds	r7, #16
 800a234:	46bd      	mov	sp, r7
 800a236:	bd80      	pop	{r7, pc}
 800a238:	08011790 	.word	0x08011790
 800a23c:	0801246c 	.word	0x0801246c
 800a240:	080116b4 	.word	0x080116b4

0800a244 <validatePublishParams>:

static MQTTStatus_t validatePublishParams( const MQTTContext_t * pContext,
                                           const MQTTPublishInfo_t * pPublishInfo,
                                           uint16_t packetId )
{
 800a244:	b480      	push	{r7}
 800a246:	b087      	sub	sp, #28
 800a248:	af00      	add	r7, sp, #0
 800a24a:	60f8      	str	r0, [r7, #12]
 800a24c:	60b9      	str	r1, [r7, #8]
 800a24e:	4613      	mov	r3, r2
 800a250:	80fb      	strh	r3, [r7, #6]
    MQTTStatus_t status = MQTTSuccess;
 800a252:	2300      	movs	r3, #0
 800a254:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pPublishInfo == NULL ) )
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d002      	beq.n	800a262 <validatePublishParams+0x1e>
 800a25c:	68bb      	ldr	r3, [r7, #8]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d102      	bne.n	800a268 <validatePublishParams+0x24>
    {
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pPublishInfo=%p.",
                    ( void * ) pContext,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800a262:	2301      	movs	r3, #1
 800a264:	75fb      	strb	r3, [r7, #23]
 800a266:	e01e      	b.n	800a2a6 <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->qos != MQTTQoS0 ) && ( packetId == 0U ) )
 800a268:	68bb      	ldr	r3, [r7, #8]
 800a26a:	781b      	ldrb	r3, [r3, #0]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d005      	beq.n	800a27c <validatePublishParams+0x38>
 800a270:	88fb      	ldrh	r3, [r7, #6]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d102      	bne.n	800a27c <validatePublishParams+0x38>
    {
        LogError( ( "Packet Id is 0 for PUBLISH with QoS=%u.",
                    ( unsigned int ) pPublishInfo->qos ) );
        status = MQTTBadParameter;
 800a276:	2301      	movs	r3, #1
 800a278:	75fb      	strb	r3, [r7, #23]
 800a27a:	e014      	b.n	800a2a6 <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->payloadLength > 0U ) && ( pPublishInfo->pPayload == NULL ) )
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	691b      	ldr	r3, [r3, #16]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d006      	beq.n	800a292 <validatePublishParams+0x4e>
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	68db      	ldr	r3, [r3, #12]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d102      	bne.n	800a292 <validatePublishParams+0x4e>
    {
        LogError( ( "A nonzero payload length requires a non-NULL payload: "
                    "payloadLength=%lu, pPayload=%p.",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    pPublishInfo->pPayload ) );
        status = MQTTBadParameter;
 800a28c:	2301      	movs	r3, #1
 800a28e:	75fb      	strb	r3, [r7, #23]
 800a290:	e009      	b.n	800a2a6 <validatePublishParams+0x62>
    }
    else if( ( pContext->outgoingPublishRecords == NULL ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d105      	bne.n	800a2a6 <validatePublishParams+0x62>
 800a29a:	68bb      	ldr	r3, [r7, #8]
 800a29c:	781b      	ldrb	r3, [r3, #0]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d001      	beq.n	800a2a6 <validatePublishParams+0x62>
    {
        LogError( ( "Trying to publish a QoS > MQTTQoS0 packet when outgoing publishes "
                    "for QoS1/QoS2 have not been enabled. Please, call MQTT_InitStatefulQoS "
                    "to initialize and enable the use of QoS1/QoS2 publishes." ) );
        status = MQTTBadParameter;
 800a2a2:	2301      	movs	r3, #1
 800a2a4:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* MISRA else */
    }

    return status;
 800a2a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	371c      	adds	r7, #28
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b2:	4770      	bx	lr

0800a2b4 <MQTT_Init>:
MQTTStatus_t MQTT_Init( MQTTContext_t * pContext,
                        const TransportInterface_t * pTransportInterface,
                        MQTTGetCurrentTimeFunc_t getTimeFunction,
                        MQTTEventCallback_t userCallback,
                        const MQTTFixedBuffer_t * pNetworkBuffer )
{
 800a2b4:	b590      	push	{r4, r7, lr}
 800a2b6:	b087      	sub	sp, #28
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	60f8      	str	r0, [r7, #12]
 800a2bc:	60b9      	str	r1, [r7, #8]
 800a2be:	607a      	str	r2, [r7, #4]
 800a2c0:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pTransportInterface == NULL ) ||
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d005      	beq.n	800a2d8 <MQTT_Init+0x24>
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d002      	beq.n	800a2d8 <MQTT_Init+0x24>
 800a2d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d102      	bne.n	800a2de <MQTT_Init+0x2a>
                    "pTransportInterface=%p, "
                    "pNetworkBuffer=%p",
                    ( void * ) pContext,
                    ( void * ) pTransportInterface,
                    ( void * ) pNetworkBuffer ) );
        status = MQTTBadParameter;
 800a2d8:	2301      	movs	r3, #1
 800a2da:	75fb      	strb	r3, [r7, #23]
 800a2dc:	e03a      	b.n	800a354 <MQTT_Init+0xa0>
    }
    else if( getTimeFunction == NULL )
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d102      	bne.n	800a2ea <MQTT_Init+0x36>
    {
        LogError( ( "Invalid parameter: getTimeFunction is NULL" ) );
        status = MQTTBadParameter;
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	75fb      	strb	r3, [r7, #23]
 800a2e8:	e034      	b.n	800a354 <MQTT_Init+0xa0>
    }
    else if( userCallback == NULL )
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d102      	bne.n	800a2f6 <MQTT_Init+0x42>
    {
        LogError( ( "Invalid parameter: userCallback is NULL" ) );
        status = MQTTBadParameter;
 800a2f0:	2301      	movs	r3, #1
 800a2f2:	75fb      	strb	r3, [r7, #23]
 800a2f4:	e02e      	b.n	800a354 <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->recv == NULL )
 800a2f6:	68bb      	ldr	r3, [r7, #8]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d102      	bne.n	800a304 <MQTT_Init+0x50>
    {
        LogError( ( "Invalid parameter: pTransportInterface->recv is NULL" ) );
        status = MQTTBadParameter;
 800a2fe:	2301      	movs	r3, #1
 800a300:	75fb      	strb	r3, [r7, #23]
 800a302:	e027      	b.n	800a354 <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->send == NULL )
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	685b      	ldr	r3, [r3, #4]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d102      	bne.n	800a312 <MQTT_Init+0x5e>
    {
        LogError( ( "Invalid parameter: pTransportInterface->send is NULL" ) );
        status = MQTTBadParameter;
 800a30c:	2301      	movs	r3, #1
 800a30e:	75fb      	strb	r3, [r7, #23]
 800a310:	e020      	b.n	800a354 <MQTT_Init+0xa0>
    }
    else
    {
        ( void ) memset( pContext, 0x00, sizeof( MQTTContext_t ) );
 800a312:	225c      	movs	r2, #92	@ 0x5c
 800a314:	2100      	movs	r1, #0
 800a316:	68f8      	ldr	r0, [r7, #12]
 800a318:	f005 fbec 	bl	800faf4 <memset>

        pContext->connectStatus = MQTTNotConnected;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	2200      	movs	r2, #0
 800a320:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        pContext->transportInterface = *pTransportInterface;
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	68ba      	ldr	r2, [r7, #8]
 800a328:	f103 0410 	add.w	r4, r3, #16
 800a32c:	4613      	mov	r3, r2
 800a32e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a330:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        pContext->getTime = getTimeFunction;
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	687a      	ldr	r2, [r7, #4]
 800a338:	62da      	str	r2, [r3, #44]	@ 0x2c
        pContext->appCallback = userCallback;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	683a      	ldr	r2, [r7, #0]
 800a33e:	631a      	str	r2, [r3, #48]	@ 0x30
        pContext->networkBuffer = *pNetworkBuffer;
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a344:	3320      	adds	r3, #32
 800a346:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a34a:	e883 0003 	stmia.w	r3, {r0, r1}

        /* Zero is not a valid packet ID per MQTT spec. Start from 1. */
        pContext->nextPacketId = 1;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	2201      	movs	r2, #1
 800a352:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    return status;
 800a354:	7dfb      	ldrb	r3, [r7, #23]
}
 800a356:	4618      	mov	r0, r3
 800a358:	371c      	adds	r7, #28
 800a35a:	46bd      	mov	sp, r7
 800a35c:	bd90      	pop	{r4, r7, pc}

0800a35e <MQTT_Connect>:
MQTTStatus_t MQTT_Connect( MQTTContext_t * pContext,
                           const MQTTConnectInfo_t * pConnectInfo,
                           const MQTTPublishInfo_t * pWillInfo,
                           uint32_t timeoutMs,
                           bool * pSessionPresent )
{
 800a35e:	b580      	push	{r7, lr}
 800a360:	b08e      	sub	sp, #56	@ 0x38
 800a362:	af02      	add	r7, sp, #8
 800a364:	60f8      	str	r0, [r7, #12]
 800a366:	60b9      	str	r1, [r7, #8]
 800a368:	607a      	str	r2, [r7, #4]
 800a36a:	603b      	str	r3, [r7, #0]
    size_t remainingLength = 0UL, packetSize = 0UL;
 800a36c:	2300      	movs	r3, #0
 800a36e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a370:	2300      	movs	r3, #0
 800a372:	627b      	str	r3, [r7, #36]	@ 0x24
    MQTTStatus_t status = MQTTSuccess;
 800a374:	2300      	movs	r3, #0
 800a376:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    MQTTPacketInfo_t incomingPacket = { 0 };
 800a37a:	f107 0314 	add.w	r3, r7, #20
 800a37e:	2200      	movs	r2, #0
 800a380:	601a      	str	r2, [r3, #0]
 800a382:	605a      	str	r2, [r3, #4]
 800a384:	609a      	str	r2, [r3, #8]
 800a386:	60da      	str	r2, [r3, #12]
    MQTTConnectionStatus_t connectStatus;

    incomingPacket.type = ( uint8_t ) 0;
 800a388:	2300      	movs	r3, #0
 800a38a:	753b      	strb	r3, [r7, #20]

    if( ( pContext == NULL ) || ( pConnectInfo == NULL ) || ( pSessionPresent == NULL ) )
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d005      	beq.n	800a39e <MQTT_Connect+0x40>
 800a392:	68bb      	ldr	r3, [r7, #8]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d002      	beq.n	800a39e <MQTT_Connect+0x40>
 800a398:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d102      	bne.n	800a3a4 <MQTT_Connect+0x46>
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pConnectInfo=%p, pSessionPresent=%p.",
                    ( void * ) pContext,
                    ( void * ) pConnectInfo,
                    ( void * ) pSessionPresent ) );
        status = MQTTBadParameter;
 800a39e:	2301      	movs	r3, #1
 800a3a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800a3a4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d10a      	bne.n	800a3c2 <MQTT_Connect+0x64>
    {
        /* Get MQTT connect packet size and remaining length. */
        status = MQTT_GetConnectPacketSize( pConnectInfo,
 800a3ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a3b0:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800a3b4:	6879      	ldr	r1, [r7, #4]
 800a3b6:	68b8      	ldr	r0, [r7, #8]
 800a3b8:	f000 ff50 	bl	800b25c <MQTT_GetConnectPacketSize>
 800a3bc:	4603      	mov	r3, r0
 800a3be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        LogDebug( ( "CONNECT packet size is %lu and remaining length is %lu.",
                    ( unsigned long ) packetSize,
                    ( unsigned long ) remainingLength ) );
    }

    if( status == MQTTSuccess )
 800a3c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d155      	bne.n	800a476 <MQTT_Connect+0x118>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800a3d0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        if( connectStatus != MQTTNotConnected )
 800a3d4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d008      	beq.n	800a3ee <MQTT_Connect+0x90>
        {
            status = ( connectStatus == MQTTConnected ) ? MQTTStatusConnected : MQTTStatusDisconnectPending;
 800a3dc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a3e0:	2b01      	cmp	r3, #1
 800a3e2:	d101      	bne.n	800a3e8 <MQTT_Connect+0x8a>
 800a3e4:	230c      	movs	r3, #12
 800a3e6:	e000      	b.n	800a3ea <MQTT_Connect+0x8c>
 800a3e8:	230e      	movs	r3, #14
 800a3ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if( status == MQTTSuccess )
 800a3ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d108      	bne.n	800a408 <MQTT_Connect+0xaa>
        {
            status = sendConnectWithoutCopy( pContext,
 800a3f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3f8:	687a      	ldr	r2, [r7, #4]
 800a3fa:	68b9      	ldr	r1, [r7, #8]
 800a3fc:	68f8      	ldr	r0, [r7, #12]
 800a3fe:	f7ff fc6d 	bl	8009cdc <sendConnectWithoutCopy>
 800a402:	4603      	mov	r3, r0
 800a404:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                             pWillInfo,
                                             remainingLength );
        }

        /* Read CONNACK from transport layer. */
        if( status == MQTTSuccess )
 800a408:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d10d      	bne.n	800a42c <MQTT_Connect+0xce>
        {
            status = receiveConnack( pContext,
                                     timeoutMs,
                                     pConnectInfo->cleanSession,
 800a410:	68bb      	ldr	r3, [r7, #8]
 800a412:	781a      	ldrb	r2, [r3, #0]
            status = receiveConnack( pContext,
 800a414:	f107 0114 	add.w	r1, r7, #20
 800a418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a41a:	9300      	str	r3, [sp, #0]
 800a41c:	460b      	mov	r3, r1
 800a41e:	6839      	ldr	r1, [r7, #0]
 800a420:	68f8      	ldr	r0, [r7, #12]
 800a422:	f7ff fd6f 	bl	8009f04 <receiveConnack>
 800a426:	4603      	mov	r3, r0
 800a428:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                     &incomingPacket,
                                     pSessionPresent );
        }

        if( ( status == MQTTSuccess ) && ( *pSessionPresent != true ) )
 800a42c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a430:	2b00      	cmp	r3, #0
 800a432:	d10c      	bne.n	800a44e <MQTT_Connect+0xf0>
 800a434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a436:	781b      	ldrb	r3, [r3, #0]
 800a438:	f083 0301 	eor.w	r3, r3, #1
 800a43c:	b2db      	uxtb	r3, r3
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d005      	beq.n	800a44e <MQTT_Connect+0xf0>
        {
            status = handleCleanSession( pContext );
 800a442:	68f8      	ldr	r0, [r7, #12]
 800a444:	f7ff fea0 	bl	800a188 <handleCleanSession>
 800a448:	4603      	mov	r3, r0
 800a44a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if( status == MQTTSuccess )
 800a44e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a452:	2b00      	cmp	r3, #0
 800a454:	d10f      	bne.n	800a476 <MQTT_Connect+0x118>
        {
            pContext->connectStatus = MQTTConnected;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	2201      	movs	r2, #1
 800a45a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
            /* Initialize keep-alive fields after a successful connection. */
            pContext->keepAliveIntervalSec = pConnectInfo->keepAliveSeconds;
 800a45e:	68bb      	ldr	r3, [r7, #8]
 800a460:	885a      	ldrh	r2, [r3, #2]
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
            pContext->waitingForPingResp = false;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	2200      	movs	r2, #0
 800a46c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            pContext->pingReqSendTimeMs = 0U;
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	2200      	movs	r2, #0
 800a474:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    if( ( status == MQTTSuccess ) && ( *pSessionPresent == true ) )
 800a476:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d109      	bne.n	800a492 <MQTT_Connect+0x134>
 800a47e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a480:	781b      	ldrb	r3, [r3, #0]
 800a482:	2b00      	cmp	r3, #0
 800a484:	d005      	beq.n	800a492 <MQTT_Connect+0x134>
    {
        /* Resend PUBRELs and PUBLISHES when reestablishing a session */
        status = handleUncleanSessionResumption( pContext );
 800a486:	68f8      	ldr	r0, [r7, #12]
 800a488:	f7ff fdfe 	bl	800a088 <handleUncleanSessionResumption>
 800a48c:	4603      	mov	r3, r0
 800a48e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800a492:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a496:	2b00      	cmp	r3, #0
 800a498:	d013      	beq.n	800a4c2 <MQTT_Connect+0x164>
    {
        LogInfo( ( "MQTT connection established with the broker." ) );
    }
    else if( ( status == MQTTStatusConnected ) || ( status == MQTTStatusDisconnectPending ) )
 800a49a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a49e:	2b0c      	cmp	r3, #12
 800a4a0:	d00f      	beq.n	800a4c2 <MQTT_Connect+0x164>
 800a4a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a4a6:	2b0e      	cmp	r3, #14
 800a4a8:	d00b      	beq.n	800a4c2 <MQTT_Connect+0x164>
    {
        LogInfo( ( "MQTT Connection is either already established or a disconnect is pending, return status = %s.",
                   MQTT_Status_strerror( status ) ) );
    }
    else if( pContext == NULL )
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d008      	beq.n	800a4c2 <MQTT_Connect+0x164>
        LogError( ( "MQTT connection failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        if( pContext->connectStatus == MQTTConnected )
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800a4b6:	2b01      	cmp	r3, #1
 800a4b8:	d103      	bne.n	800a4c2 <MQTT_Connect+0x164>
             * the retransmits fail for some reason on an unclean session
             * connection. In this case we need to retry the re-transmits
             * which can only be done using the connect API and that can only
             * be done once we are disconnected, hence we ask the user to
             * call disconnect here */
            pContext->connectStatus = MQTTDisconnectPending;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	2202      	movs	r2, #2
 800a4be:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return status;
 800a4c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	3730      	adds	r7, #48	@ 0x30
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	bd80      	pop	{r7, pc}

0800a4ce <MQTT_Publish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Publish( MQTTContext_t * pContext,
                           const MQTTPublishInfo_t * pPublishInfo,
                           uint16_t packetId )
{
 800a4ce:	b580      	push	{r7, lr}
 800a4d0:	b08c      	sub	sp, #48	@ 0x30
 800a4d2:	af02      	add	r7, sp, #8
 800a4d4:	60f8      	str	r0, [r7, #12]
 800a4d6:	60b9      	str	r1, [r7, #8]
 800a4d8:	4613      	mov	r3, r2
 800a4da:	80fb      	strh	r3, [r7, #6]
    size_t headerSize = 0UL;
 800a4dc:	2300      	movs	r3, #0
 800a4de:	623b      	str	r3, [r7, #32]
    size_t remainingLength = 0UL;
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	61fb      	str	r3, [r7, #28]
    size_t packetSize = 0UL;
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	61bb      	str	r3, [r7, #24]
    MQTTPublishState_t publishStatus = MQTTStateNull;
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	75fb      	strb	r3, [r7, #23]
     * an extra call to 'send' (in case writev is not defined) to send the
     * topic length.    */
    uint8_t mqttHeader[ 7U ];

    /* Validate arguments. */
    MQTTStatus_t status = validatePublishParams( pContext, pPublishInfo, packetId );
 800a4ec:	88fb      	ldrh	r3, [r7, #6]
 800a4ee:	461a      	mov	r2, r3
 800a4f0:	68b9      	ldr	r1, [r7, #8]
 800a4f2:	68f8      	ldr	r0, [r7, #12]
 800a4f4:	f7ff fea6 	bl	800a244 <validatePublishParams>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if( status == MQTTSuccess )
 800a4fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a502:	2b00      	cmp	r3, #0
 800a504:	d10a      	bne.n	800a51c <MQTT_Publish+0x4e>
    {
        /* Get the remaining length and packet size.*/
        status = MQTT_GetPublishPacketSize( pPublishInfo,
 800a506:	f107 0218 	add.w	r2, r7, #24
 800a50a:	f107 031c 	add.w	r3, r7, #28
 800a50e:	4619      	mov	r1, r3
 800a510:	68b8      	ldr	r0, [r7, #8]
 800a512:	f000 ff2f 	bl	800b374 <MQTT_GetPublishPacketSize>
 800a516:	4603      	mov	r3, r0
 800a518:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                            &remainingLength,
                                            &packetSize );
    }

    if( status == MQTTSuccess )
 800a51c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a520:	2b00      	cmp	r3, #0
 800a522:	d10a      	bne.n	800a53a <MQTT_Publish+0x6c>
    {
        status = MQTT_SerializePublishHeaderWithoutTopic( pPublishInfo,
 800a524:	69f9      	ldr	r1, [r7, #28]
 800a526:	f107 0320 	add.w	r3, r7, #32
 800a52a:	f107 0210 	add.w	r2, r7, #16
 800a52e:	68b8      	ldr	r0, [r7, #8]
 800a530:	f000 fa0c 	bl	800a94c <MQTT_SerializePublishHeaderWithoutTopic>
 800a534:	4603      	mov	r3, r0
 800a536:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                                          remainingLength,
                                                          mqttHeader,
                                                          &headerSize );
    }

    if( status == MQTTSuccess )
 800a53a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d155      	bne.n	800a5ee <MQTT_Publish+0x120>
    {
        /* Take the mutex as multiple send calls are required for sending this
         * packet. */
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800a548:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

        if( connectStatus != MQTTConnected )
 800a54c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a550:	2b01      	cmp	r3, #1
 800a552:	d008      	beq.n	800a566 <MQTT_Publish+0x98>
        {
            status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800a554:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d101      	bne.n	800a560 <MQTT_Publish+0x92>
 800a55c:	230d      	movs	r3, #13
 800a55e:	e000      	b.n	800a562 <MQTT_Publish+0x94>
 800a560:	230e      	movs	r3, #14
 800a562:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if( ( status == MQTTSuccess ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 800a566:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d118      	bne.n	800a5a0 <MQTT_Publish+0xd2>
 800a56e:	68bb      	ldr	r3, [r7, #8]
 800a570:	781b      	ldrb	r3, [r3, #0]
 800a572:	2b00      	cmp	r3, #0
 800a574:	d014      	beq.n	800a5a0 <MQTT_Publish+0xd2>
        {
            /* Set the flag so that the corresponding hook can be called later. */

            status = MQTT_ReserveState( pContext,
                                        packetId,
                                        pPublishInfo->qos );
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	781a      	ldrb	r2, [r3, #0]
            status = MQTT_ReserveState( pContext,
 800a57a:	88fb      	ldrh	r3, [r7, #6]
 800a57c:	4619      	mov	r1, r3
 800a57e:	68f8      	ldr	r0, [r7, #12]
 800a580:	f001 fd58 	bl	800c034 <MQTT_ReserveState>
 800a584:	4603      	mov	r3, r0
 800a586:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            /* State already exists for a duplicate packet.
             * If a state doesn't exist, it will be handled as a new publish in
             * state engine. */
            if( ( status == MQTTStateCollision ) && ( pPublishInfo->dup == true ) )
 800a58a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a58e:	2b09      	cmp	r3, #9
 800a590:	d106      	bne.n	800a5a0 <MQTT_Publish+0xd2>
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	789b      	ldrb	r3, [r3, #2]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d002      	beq.n	800a5a0 <MQTT_Publish+0xd2>
            {
                status = MQTTSuccess;
 800a59a:	2300      	movs	r3, #0
 800a59c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }

        if( status == MQTTSuccess )
 800a5a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d10c      	bne.n	800a5c2 <MQTT_Publish+0xf4>
        {
            status = sendPublishWithoutCopy( pContext,
 800a5a8:	6a39      	ldr	r1, [r7, #32]
 800a5aa:	f107 0210 	add.w	r2, r7, #16
 800a5ae:	88fb      	ldrh	r3, [r7, #6]
 800a5b0:	9300      	str	r3, [sp, #0]
 800a5b2:	460b      	mov	r3, r1
 800a5b4:	68b9      	ldr	r1, [r7, #8]
 800a5b6:	68f8      	ldr	r0, [r7, #12]
 800a5b8:	f7ff face 	bl	8009b58 <sendPublishWithoutCopy>
 800a5bc:	4603      	mov	r3, r0
 800a5be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                             mqttHeader,
                                             headerSize,
                                             packetId );
        }

        if( ( status == MQTTSuccess ) &&
 800a5c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d111      	bne.n	800a5ee <MQTT_Publish+0x120>
            ( pPublishInfo->qos > MQTTQoS0 ) )
 800a5ca:	68bb      	ldr	r3, [r7, #8]
 800a5cc:	781b      	ldrb	r3, [r3, #0]
        if( ( status == MQTTSuccess ) &&
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d00d      	beq.n	800a5ee <MQTT_Publish+0x120>
            /* Update state machine after PUBLISH is sent.
             * Only to be done for QoS1 or QoS2. */
            status = MQTT_UpdateStatePublish( pContext,
                                              packetId,
                                              MQTT_SEND,
                                              pPublishInfo->qos,
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	781a      	ldrb	r2, [r3, #0]
            status = MQTT_UpdateStatePublish( pContext,
 800a5d6:	88f9      	ldrh	r1, [r7, #6]
 800a5d8:	f107 0317 	add.w	r3, r7, #23
 800a5dc:	9300      	str	r3, [sp, #0]
 800a5de:	4613      	mov	r3, r2
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	68f8      	ldr	r0, [r7, #12]
 800a5e4:	f001 fd7f 	bl	800c0e6 <MQTT_UpdateStatePublish>
 800a5e8:	4603      	mov	r3, r0
 800a5ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        LogError( ( "MQTT PUBLISH failed with status %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800a5ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3728      	adds	r7, #40	@ 0x28
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}
	...

0800a5fc <MQTT_Ping>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Ping( MQTTContext_t * pContext )
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b08a      	sub	sp, #40	@ 0x28
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
    int32_t sendResult = 0;
 800a604:	2300      	movs	r3, #0
 800a606:	623b      	str	r3, [r7, #32]
    MQTTStatus_t status = MQTTSuccess;
 800a608:	2300      	movs	r3, #0
 800a60a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    size_t packetSize = 0U;
 800a60e:	2300      	movs	r3, #0
 800a610:	61bb      	str	r3, [r7, #24]
    /* MQTT ping packets are of fixed length. */
    uint8_t pingreqPacket[ 2U ];
    MQTTFixedBuffer_t localBuffer;
    MQTTConnectionStatus_t connectStatus;

    localBuffer.pBuffer = pingreqPacket;
 800a612:	f107 0314 	add.w	r3, r7, #20
 800a616:	60fb      	str	r3, [r7, #12]
    localBuffer.size = sizeof( pingreqPacket );
 800a618:	2302      	movs	r3, #2
 800a61a:	613b      	str	r3, [r7, #16]

    if( pContext == NULL )
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d102      	bne.n	800a628 <MQTT_Ping+0x2c>
    {
        LogError( ( "pContext is NULL." ) );
        status = MQTTBadParameter;
 800a622:	2301      	movs	r3, #1
 800a624:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if( status == MQTTSuccess )
 800a628:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d116      	bne.n	800a65e <MQTT_Ping+0x62>
    {
        /* Get MQTT PINGREQ packet size. */
        status = MQTT_GetPingreqPacketSize( &packetSize );
 800a630:	f107 0318 	add.w	r3, r7, #24
 800a634:	4618      	mov	r0, r3
 800a636:	f000 ff21 	bl	800b47c <MQTT_GetPingreqPacketSize>
 800a63a:	4603      	mov	r3, r0
 800a63c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if( status == MQTTSuccess )
 800a640:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a644:	2b00      	cmp	r3, #0
 800a646:	d10a      	bne.n	800a65e <MQTT_Ping+0x62>
        {
            assert( packetSize == localBuffer.size );
 800a648:	693a      	ldr	r2, [r7, #16]
 800a64a:	69bb      	ldr	r3, [r7, #24]
 800a64c:	429a      	cmp	r2, r3
 800a64e:	d006      	beq.n	800a65e <MQTT_Ping+0x62>
 800a650:	4b23      	ldr	r3, [pc, #140]	@ (800a6e0 <MQTT_Ping+0xe4>)
 800a652:	4a24      	ldr	r2, [pc, #144]	@ (800a6e4 <MQTT_Ping+0xe8>)
 800a654:	f640 41af 	movw	r1, #3247	@ 0xcaf
 800a658:	4823      	ldr	r0, [pc, #140]	@ (800a6e8 <MQTT_Ping+0xec>)
 800a65a:	f004 ffc5 	bl	800f5e8 <__assert_func>
        {
            LogError( ( "Failed to get the PINGREQ packet size." ) );
        }
    }

    if( status == MQTTSuccess )
 800a65e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a662:	2b00      	cmp	r3, #0
 800a664:	d107      	bne.n	800a676 <MQTT_Ping+0x7a>
    {
        /* Serialize MQTT PINGREQ. */
        status = MQTT_SerializePingreq( &localBuffer );
 800a666:	f107 030c 	add.w	r3, r7, #12
 800a66a:	4618      	mov	r0, r3
 800a66c:	f000 ff1c 	bl	800b4a8 <MQTT_SerializePingreq>
 800a670:	4603      	mov	r3, r0
 800a672:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if( status == MQTTSuccess )
 800a676:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d12a      	bne.n	800a6d4 <MQTT_Ping+0xd8>
        /* Take the mutex as the send call should not be interrupted in
         * between. */

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800a684:	77fb      	strb	r3, [r7, #31]

        if( connectStatus != MQTTConnected )
 800a686:	7ffb      	ldrb	r3, [r7, #31]
 800a688:	2b01      	cmp	r3, #1
 800a68a:	d007      	beq.n	800a69c <MQTT_Ping+0xa0>
        {
            status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800a68c:	7ffb      	ldrb	r3, [r7, #31]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d101      	bne.n	800a696 <MQTT_Ping+0x9a>
 800a692:	230d      	movs	r3, #13
 800a694:	e000      	b.n	800a698 <MQTT_Ping+0x9c>
 800a696:	230e      	movs	r3, #14
 800a698:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if( status == MQTTSuccess )
 800a69c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d117      	bne.n	800a6d4 <MQTT_Ping+0xd8>
            /* Send the serialized PINGREQ packet to transport layer.
             * Here, we do not use the vectored IO approach for efficiency as the
             * Ping packet does not have numerous fields which need to be copied
             * from the user provided buffers. Thus it can be sent directly. */
            sendResult = sendBuffer( pContext,
                                     localBuffer.pBuffer,
 800a6a4:	68fb      	ldr	r3, [r7, #12]
            sendResult = sendBuffer( pContext,
 800a6a6:	69ba      	ldr	r2, [r7, #24]
 800a6a8:	4619      	mov	r1, r3
 800a6aa:	6878      	ldr	r0, [r7, #4]
 800a6ac:	f7fe fb16 	bl	8008cdc <sendBuffer>
 800a6b0:	6238      	str	r0, [r7, #32]
                                     packetSize );

            /* It is an error to not send the entire PINGREQ packet. */
            if( sendResult < ( int32_t ) packetSize )
 800a6b2:	69bb      	ldr	r3, [r7, #24]
 800a6b4:	461a      	mov	r2, r3
 800a6b6:	6a3b      	ldr	r3, [r7, #32]
 800a6b8:	4293      	cmp	r3, r2
 800a6ba:	da03      	bge.n	800a6c4 <MQTT_Ping+0xc8>
            {
                LogError( ( "Transport send failed for PINGREQ packet." ) );
                status = MQTTSendFailed;
 800a6bc:	2303      	movs	r3, #3
 800a6be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a6c2:	e007      	b.n	800a6d4 <MQTT_Ping+0xd8>
            }
            else
            {
                pContext->pingReqSendTimeMs = pContext->lastPacketTxTime;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	649a      	str	r2, [r3, #72]	@ 0x48
                pContext->waitingForPingResp = true;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2201      	movs	r2, #1
 800a6d0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return status;
 800a6d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	3728      	adds	r7, #40	@ 0x28
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}
 800a6e0:	08011a1c 	.word	0x08011a1c
 800a6e4:	08012480 	.word	0x08012480
 800a6e8:	080116b4 	.word	0x080116b4

0800a6ec <MQTT_ProcessLoop>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessLoop( MQTTContext_t * pContext )
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b084      	sub	sp, #16
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTBadParameter;
 800a6f4:	2301      	movs	r3, #1
 800a6f6:	73fb      	strb	r3, [r7, #15]

    if( pContext == NULL )
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d011      	beq.n	800a722 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context cannot be NULL." ) );
    }
    else if( pContext->getTime == NULL )
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a702:	2b00      	cmp	r3, #0
 800a704:	d00d      	beq.n	800a722 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context must have valid getTime." ) );
    }
    else if( pContext->networkBuffer.pBuffer == NULL )
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6a1b      	ldr	r3, [r3, #32]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d009      	beq.n	800a722 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: The MQTT context's networkBuffer must not be NULL." ) );
    }
    else
    {
        pContext->controlPacketSent = false;
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	2200      	movs	r2, #0
 800a712:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        status = receiveSingleIteration( pContext, true );
 800a716:	2101      	movs	r1, #1
 800a718:	6878      	ldr	r0, [r7, #4]
 800a71a:	f7ff f8d1 	bl	80098c0 <receiveSingleIteration>
 800a71e:	4603      	mov	r3, r0
 800a720:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800a722:	7bfb      	ldrb	r3, [r7, #15]
}
 800a724:	4618      	mov	r0, r3
 800a726:	3710      	adds	r7, #16
 800a728:	46bd      	mov	sp, r7
 800a72a:	bd80      	pop	{r7, pc}

0800a72c <remainingLengthEncodedSize>:
static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp );

/*-----------------------------------------------------------*/

static size_t remainingLengthEncodedSize( size_t length )
{
 800a72c:	b480      	push	{r7}
 800a72e:	b085      	sub	sp, #20
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]

    /* Determine how many bytes are needed to encode length.
     * The values below are taken from the MQTT 3.1.1 spec. */

    /* 1 byte is needed to encode lengths between 0 and 127. */
    if( length < 128U )
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2b7f      	cmp	r3, #127	@ 0x7f
 800a738:	d802      	bhi.n	800a740 <remainingLengthEncodedSize+0x14>
    {
        encodedSize = 1U;
 800a73a:	2301      	movs	r3, #1
 800a73c:	60fb      	str	r3, [r7, #12]
 800a73e:	e00f      	b.n	800a760 <remainingLengthEncodedSize+0x34>
    }
    /* 2 bytes are needed to encode lengths between 128 and 16,383. */
    else if( length < 16384U )
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a746:	d202      	bcs.n	800a74e <remainingLengthEncodedSize+0x22>
    {
        encodedSize = 2U;
 800a748:	2302      	movs	r3, #2
 800a74a:	60fb      	str	r3, [r7, #12]
 800a74c:	e008      	b.n	800a760 <remainingLengthEncodedSize+0x34>
    }
    /* 3 bytes are needed to encode lengths between 16,384 and 2,097,151. */
    else if( length < 2097152U )
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a754:	d202      	bcs.n	800a75c <remainingLengthEncodedSize+0x30>
    {
        encodedSize = 3U;
 800a756:	2303      	movs	r3, #3
 800a758:	60fb      	str	r3, [r7, #12]
 800a75a:	e001      	b.n	800a760 <remainingLengthEncodedSize+0x34>
    }
    /* 4 bytes are needed to encode lengths between 2,097,152 and 268,435,455. */
    else
    {
        encodedSize = 4U;
 800a75c:	2304      	movs	r3, #4
 800a75e:	60fb      	str	r3, [r7, #12]

    LogDebug( ( "Encoded size for length %lu is %lu bytes.",
                ( unsigned long ) length,
                ( unsigned long ) encodedSize ) );

    return encodedSize;
 800a760:	68fb      	ldr	r3, [r7, #12]
}
 800a762:	4618      	mov	r0, r3
 800a764:	3714      	adds	r7, #20
 800a766:	46bd      	mov	sp, r7
 800a768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76c:	4770      	bx	lr
	...

0800a770 <encodeRemainingLength>:

/*-----------------------------------------------------------*/

static uint8_t * encodeRemainingLength( uint8_t * pDestination,
                                        size_t length )
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b086      	sub	sp, #24
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
 800a778:	6039      	str	r1, [r7, #0]
    uint8_t lengthByte;
    uint8_t * pLengthEnd = NULL;
 800a77a:	2300      	movs	r3, #0
 800a77c:	613b      	str	r3, [r7, #16]
    size_t remainingLength = length;
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	60fb      	str	r3, [r7, #12]

    assert( pDestination != NULL );
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d106      	bne.n	800a796 <encodeRemainingLength+0x26>
 800a788:	4b12      	ldr	r3, [pc, #72]	@ (800a7d4 <encodeRemainingLength+0x64>)
 800a78a:	4a13      	ldr	r2, [pc, #76]	@ (800a7d8 <encodeRemainingLength+0x68>)
 800a78c:	f240 11f3 	movw	r1, #499	@ 0x1f3
 800a790:	4812      	ldr	r0, [pc, #72]	@ (800a7dc <encodeRemainingLength+0x6c>)
 800a792:	f004 ff29 	bl	800f5e8 <__assert_func>

    pLengthEnd = pDestination;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	613b      	str	r3, [r7, #16]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        lengthByte = ( uint8_t ) ( remainingLength % 128U );
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	b2db      	uxtb	r3, r3
 800a79e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a7a2:	75fb      	strb	r3, [r7, #23]
        remainingLength = remainingLength / 128U;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	09db      	lsrs	r3, r3, #7
 800a7a8:	60fb      	str	r3, [r7, #12]

        /* Set the high bit of this byte, indicating that there's more data. */
        if( remainingLength > 0U )
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d003      	beq.n	800a7b8 <encodeRemainingLength+0x48>
        {
            UINT8_SET_BIT( lengthByte, 7 );
 800a7b0:	7dfb      	ldrb	r3, [r7, #23]
 800a7b2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a7b6:	75fb      	strb	r3, [r7, #23]
        }

        /* Output a single encoded byte. */
        *pLengthEnd = lengthByte;
 800a7b8:	693b      	ldr	r3, [r7, #16]
 800a7ba:	7dfa      	ldrb	r2, [r7, #23]
 800a7bc:	701a      	strb	r2, [r3, #0]
        pLengthEnd++;
 800a7be:	693b      	ldr	r3, [r7, #16]
 800a7c0:	3301      	adds	r3, #1
 800a7c2:	613b      	str	r3, [r7, #16]
    } while( remainingLength > 0U );
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d1e7      	bne.n	800a79a <encodeRemainingLength+0x2a>

    return pLengthEnd;
 800a7ca:	693b      	ldr	r3, [r7, #16]
}
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	3718      	adds	r7, #24
 800a7d0:	46bd      	mov	sp, r7
 800a7d2:	bd80      	pop	{r7, pc}
 800a7d4:	08011bb0 	.word	0x08011bb0
 800a7d8:	0801248c 	.word	0x0801248c
 800a7dc:	08011bc8 	.word	0x08011bc8

0800a7e0 <encodeString>:
/*-----------------------------------------------------------*/

static uint8_t * encodeString( uint8_t * pDestination,
                               const char * pSource,
                               uint16_t sourceLength )
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b086      	sub	sp, #24
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	60f8      	str	r0, [r7, #12]
 800a7e8:	60b9      	str	r1, [r7, #8]
 800a7ea:	4613      	mov	r3, r2
 800a7ec:	80fb      	strh	r3, [r7, #6]
    uint8_t * pBuffer = NULL;
 800a7ee:	2300      	movs	r3, #0
 800a7f0:	617b      	str	r3, [r7, #20]

    assert( pDestination != NULL );
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d106      	bne.n	800a806 <encodeString+0x26>
 800a7f8:	4b15      	ldr	r3, [pc, #84]	@ (800a850 <encodeString+0x70>)
 800a7fa:	4a16      	ldr	r2, [pc, #88]	@ (800a854 <encodeString+0x74>)
 800a7fc:	f240 2113 	movw	r1, #531	@ 0x213
 800a800:	4815      	ldr	r0, [pc, #84]	@ (800a858 <encodeString+0x78>)
 800a802:	f004 fef1 	bl	800f5e8 <__assert_func>

    pBuffer = pDestination;
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	617b      	str	r3, [r7, #20]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pBuffer = UINT16_HIGH_BYTE( sourceLength );
 800a80a:	88fb      	ldrh	r3, [r7, #6]
 800a80c:	0a1b      	lsrs	r3, r3, #8
 800a80e:	b29b      	uxth	r3, r3
 800a810:	b2da      	uxtb	r2, r3
 800a812:	697b      	ldr	r3, [r7, #20]
 800a814:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800a816:	697b      	ldr	r3, [r7, #20]
 800a818:	3301      	adds	r3, #1
 800a81a:	617b      	str	r3, [r7, #20]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pBuffer = UINT16_LOW_BYTE( sourceLength );
 800a81c:	88fb      	ldrh	r3, [r7, #6]
 800a81e:	b2da      	uxtb	r2, r3
 800a820:	697b      	ldr	r3, [r7, #20]
 800a822:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800a824:	697b      	ldr	r3, [r7, #20]
 800a826:	3301      	adds	r3, #1
 800a828:	617b      	str	r3, [r7, #20]

    /* Copy the string into pBuffer. */
    if( pSource != NULL )
 800a82a:	68bb      	ldr	r3, [r7, #8]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d005      	beq.n	800a83c <encodeString+0x5c>
    {
        ( void ) memcpy( ( void * ) pBuffer, ( const void * ) pSource, sourceLength );
 800a830:	88fb      	ldrh	r3, [r7, #6]
 800a832:	461a      	mov	r2, r3
 800a834:	68b9      	ldr	r1, [r7, #8]
 800a836:	6978      	ldr	r0, [r7, #20]
 800a838:	f005 fabb 	bl	800fdb2 <memcpy>
    }

    /* Return the pointer to the end of the encoded string. */
    pBuffer = &pBuffer[ sourceLength ];
 800a83c:	88fb      	ldrh	r3, [r7, #6]
 800a83e:	697a      	ldr	r2, [r7, #20]
 800a840:	4413      	add	r3, r2
 800a842:	617b      	str	r3, [r7, #20]

    return pBuffer;
 800a844:	697b      	ldr	r3, [r7, #20]
}
 800a846:	4618      	mov	r0, r3
 800a848:	3718      	adds	r7, #24
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}
 800a84e:	bf00      	nop
 800a850:	08011bb0 	.word	0x08011bb0
 800a854:	080124a4 	.word	0x080124a4
 800a858:	08011bc8 	.word	0x08011bc8

0800a85c <calculatePublishPacketSize>:
/*-----------------------------------------------------------*/

static bool calculatePublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b088      	sub	sp, #32
 800a860:	af00      	add	r7, sp, #0
 800a862:	60f8      	str	r0, [r7, #12]
 800a864:	60b9      	str	r1, [r7, #8]
 800a866:	607a      	str	r2, [r7, #4]
    bool status = true;
 800a868:	2301      	movs	r3, #1
 800a86a:	77fb      	strb	r3, [r7, #31]
    size_t packetSize = 0, payloadLimit = 0;
 800a86c:	2300      	movs	r3, #0
 800a86e:	61bb      	str	r3, [r7, #24]
 800a870:	2300      	movs	r3, #0
 800a872:	617b      	str	r3, [r7, #20]

    assert( pPublishInfo != NULL );
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d106      	bne.n	800a888 <calculatePublishPacketSize+0x2c>
 800a87a:	4b2e      	ldr	r3, [pc, #184]	@ (800a934 <calculatePublishPacketSize+0xd8>)
 800a87c:	4a2e      	ldr	r2, [pc, #184]	@ (800a938 <calculatePublishPacketSize+0xdc>)
 800a87e:	f44f 710d 	mov.w	r1, #564	@ 0x234
 800a882:	482e      	ldr	r0, [pc, #184]	@ (800a93c <calculatePublishPacketSize+0xe0>)
 800a884:	f004 feb0 	bl	800f5e8 <__assert_func>
    assert( pRemainingLength != NULL );
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d106      	bne.n	800a89c <calculatePublishPacketSize+0x40>
 800a88e:	4b2c      	ldr	r3, [pc, #176]	@ (800a940 <calculatePublishPacketSize+0xe4>)
 800a890:	4a29      	ldr	r2, [pc, #164]	@ (800a938 <calculatePublishPacketSize+0xdc>)
 800a892:	f240 2135 	movw	r1, #565	@ 0x235
 800a896:	4829      	ldr	r0, [pc, #164]	@ (800a93c <calculatePublishPacketSize+0xe0>)
 800a898:	f004 fea6 	bl	800f5e8 <__assert_func>
    assert( pPacketSize != NULL );
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d106      	bne.n	800a8b0 <calculatePublishPacketSize+0x54>
 800a8a2:	4b28      	ldr	r3, [pc, #160]	@ (800a944 <calculatePublishPacketSize+0xe8>)
 800a8a4:	4a24      	ldr	r2, [pc, #144]	@ (800a938 <calculatePublishPacketSize+0xdc>)
 800a8a6:	f240 2136 	movw	r1, #566	@ 0x236
 800a8aa:	4824      	ldr	r0, [pc, #144]	@ (800a93c <calculatePublishPacketSize+0xe0>)
 800a8ac:	f004 fe9c 	bl	800f5e8 <__assert_func>

    /* The variable header of a PUBLISH packet always contains the topic name.
     * The first 2 bytes of UTF-8 string contains length of the string.
     */
    packetSize += pPublishInfo->topicNameLength + sizeof( uint16_t );
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	891b      	ldrh	r3, [r3, #8]
 800a8b4:	461a      	mov	r2, r3
 800a8b6:	69bb      	ldr	r3, [r7, #24]
 800a8b8:	4413      	add	r3, r2
 800a8ba:	3302      	adds	r3, #2
 800a8bc:	61bb      	str	r3, [r7, #24]

    /* The variable header of a QoS 1 or 2 PUBLISH packet contains a 2-byte
     * packet identifier. */
    if( pPublishInfo->qos > MQTTQoS0 )
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	781b      	ldrb	r3, [r3, #0]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d002      	beq.n	800a8cc <calculatePublishPacketSize+0x70>
    {
        packetSize += sizeof( uint16_t );
 800a8c6:	69bb      	ldr	r3, [r7, #24]
 800a8c8:	3302      	adds	r3, #2
 800a8ca:	61bb      	str	r3, [r7, #24]
    }

    /* Calculate the maximum allowed size of the payload for the given parameters.
     * This calculation excludes the "Remaining length" encoding, whose size is not
     * yet known. */
    payloadLimit = MQTT_MAX_REMAINING_LENGTH - packetSize - 1U;
 800a8cc:	69ba      	ldr	r2, [r7, #24]
 800a8ce:	4b1e      	ldr	r3, [pc, #120]	@ (800a948 <calculatePublishPacketSize+0xec>)
 800a8d0:	1a9b      	subs	r3, r3, r2
 800a8d2:	617b      	str	r3, [r7, #20]

    /* Ensure that the given payload fits within the calculated limit. */
    if( pPublishInfo->payloadLength > payloadLimit )
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	691b      	ldr	r3, [r3, #16]
 800a8d8:	697a      	ldr	r2, [r7, #20]
 800a8da:	429a      	cmp	r2, r3
 800a8dc:	d202      	bcs.n	800a8e4 <calculatePublishPacketSize+0x88>
                    "%lu so as not to exceed the maximum "
                    "remaining length of MQTT 3.1.1 packet( %lu ).",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    ( unsigned long ) payloadLimit,
                    MQTT_MAX_REMAINING_LENGTH ) );
        status = false;
 800a8de:	2300      	movs	r3, #0
 800a8e0:	77fb      	strb	r3, [r7, #31]
 800a8e2:	e021      	b.n	800a928 <calculatePublishPacketSize+0xcc>
    }
    else
    {
        /* Add the length of the PUBLISH payload. At this point, the "Remaining length"
         * has been calculated. */
        packetSize += pPublishInfo->payloadLength;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	691b      	ldr	r3, [r3, #16]
 800a8e8:	69ba      	ldr	r2, [r7, #24]
 800a8ea:	4413      	add	r3, r2
 800a8ec:	61bb      	str	r3, [r7, #24]

        /* Now that the "Remaining length" is known, recalculate the payload limit
         * based on the size of its encoding. */
        payloadLimit -= remainingLengthEncodedSize( packetSize );
 800a8ee:	69b8      	ldr	r0, [r7, #24]
 800a8f0:	f7ff ff1c 	bl	800a72c <remainingLengthEncodedSize>
 800a8f4:	4602      	mov	r2, r0
 800a8f6:	697b      	ldr	r3, [r7, #20]
 800a8f8:	1a9b      	subs	r3, r3, r2
 800a8fa:	617b      	str	r3, [r7, #20]

        /* Check that the given payload fits within the size allowed by MQTT spec. */
        if( pPublishInfo->payloadLength > payloadLimit )
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	691b      	ldr	r3, [r3, #16]
 800a900:	697a      	ldr	r2, [r7, #20]
 800a902:	429a      	cmp	r2, r3
 800a904:	d202      	bcs.n	800a90c <calculatePublishPacketSize+0xb0>
                        "%lu so as not to exceed the maximum "
                        "remaining length of MQTT 3.1.1 packet( %lu ).",
                        ( unsigned long ) pPublishInfo->payloadLength,
                        ( unsigned long ) payloadLimit,
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = false;
 800a906:	2300      	movs	r3, #0
 800a908:	77fb      	strb	r3, [r7, #31]
 800a90a:	e00d      	b.n	800a928 <calculatePublishPacketSize+0xcc>
        }
        else
        {
            /* Set the "Remaining length" output parameter and calculate the full
             * size of the PUBLISH packet. */
            *pRemainingLength = packetSize;
 800a90c:	68bb      	ldr	r3, [r7, #8]
 800a90e:	69ba      	ldr	r2, [r7, #24]
 800a910:	601a      	str	r2, [r3, #0]

            packetSize += 1U + remainingLengthEncodedSize( packetSize );
 800a912:	69b8      	ldr	r0, [r7, #24]
 800a914:	f7ff ff0a 	bl	800a72c <remainingLengthEncodedSize>
 800a918:	4603      	mov	r3, r0
 800a91a:	3301      	adds	r3, #1
 800a91c:	69ba      	ldr	r2, [r7, #24]
 800a91e:	4413      	add	r3, r2
 800a920:	61bb      	str	r3, [r7, #24]
            *pPacketSize = packetSize;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	69ba      	ldr	r2, [r7, #24]
 800a926:	601a      	str	r2, [r3, #0]
    }

    LogDebug( ( "PUBLISH packet remaining length=%lu and packet size=%lu.",
                ( unsigned long ) *pRemainingLength,
                ( unsigned long ) *pPacketSize ) );
    return status;
 800a928:	7ffb      	ldrb	r3, [r7, #31]
}
 800a92a:	4618      	mov	r0, r3
 800a92c:	3720      	adds	r7, #32
 800a92e:	46bd      	mov	sp, r7
 800a930:	bd80      	pop	{r7, pc}
 800a932:	bf00      	nop
 800a934:	08011bfc 	.word	0x08011bfc
 800a938:	080124b4 	.word	0x080124b4
 800a93c:	08011bc8 	.word	0x08011bc8
 800a940:	08011c14 	.word	0x08011c14
 800a944:	08011c30 	.word	0x08011c30
 800a948:	0ffffffe 	.word	0x0ffffffe

0800a94c <MQTT_SerializePublishHeaderWithoutTopic>:

MQTTStatus_t MQTT_SerializePublishHeaderWithoutTopic( const MQTTPublishInfo_t * pPublishInfo,
                                                      size_t remainingLength,
                                                      uint8_t * pBuffer,
                                                      size_t * headerSize )
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b088      	sub	sp, #32
 800a950:	af00      	add	r7, sp, #0
 800a952:	60f8      	str	r0, [r7, #12]
 800a954:	60b9      	str	r1, [r7, #8]
 800a956:	607a      	str	r2, [r7, #4]
 800a958:	603b      	str	r3, [r7, #0]
    size_t headerLength;
    uint8_t * pIndex;
    MQTTStatus_t status = MQTTSuccess;
 800a95a:	2300      	movs	r3, #0
 800a95c:	77bb      	strb	r3, [r7, #30]

    /* The first byte of a PUBLISH packet contains the packet type and flags. */
    uint8_t publishFlags = MQTT_PACKET_TYPE_PUBLISH;
 800a95e:	2330      	movs	r3, #48	@ 0x30
 800a960:	77fb      	strb	r3, [r7, #31]

    /* Get the start address of the buffer. */
    pIndex = pBuffer;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	61bb      	str	r3, [r7, #24]

    /* Length of serialized packet = First byte
     *                               + Length of encoded remaining length
     *                               + Encoded topic length. */
    headerLength = 1U + remainingLengthEncodedSize( remainingLength ) + 2U;
 800a966:	68b8      	ldr	r0, [r7, #8]
 800a968:	f7ff fee0 	bl	800a72c <remainingLengthEncodedSize>
 800a96c:	4603      	mov	r3, r0
 800a96e:	3303      	adds	r3, #3
 800a970:	617b      	str	r3, [r7, #20]

    if( pPublishInfo->qos == MQTTQoS1 )
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	781b      	ldrb	r3, [r3, #0]
 800a976:	2b01      	cmp	r3, #1
 800a978:	d104      	bne.n	800a984 <MQTT_SerializePublishHeaderWithoutTopic+0x38>
    {
        LogDebug( ( "Adding QoS as QoS1 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 );
 800a97a:	7ffb      	ldrb	r3, [r7, #31]
 800a97c:	f043 0302 	orr.w	r3, r3, #2
 800a980:	77fb      	strb	r3, [r7, #31]
 800a982:	e007      	b.n	800a994 <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    }
    else if( pPublishInfo->qos == MQTTQoS2 )
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	781b      	ldrb	r3, [r3, #0]
 800a988:	2b02      	cmp	r3, #2
 800a98a:	d103      	bne.n	800a994 <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    {
        LogDebug( ( "Adding QoS as QoS2 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 );
 800a98c:	7ffb      	ldrb	r3, [r7, #31]
 800a98e:	f043 0304 	orr.w	r3, r3, #4
 800a992:	77fb      	strb	r3, [r7, #31]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( pPublishInfo->retain == true )
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	785b      	ldrb	r3, [r3, #1]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d003      	beq.n	800a9a4 <MQTT_SerializePublishHeaderWithoutTopic+0x58>
    {
        LogDebug( ( "Adding retain bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800a99c:	7ffb      	ldrb	r3, [r7, #31]
 800a99e:	f043 0301 	orr.w	r3, r3, #1
 800a9a2:	77fb      	strb	r3, [r7, #31]
    }

    if( pPublishInfo->dup == true )
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	789b      	ldrb	r3, [r3, #2]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d003      	beq.n	800a9b4 <MQTT_SerializePublishHeaderWithoutTopic+0x68>
    {
        LogDebug( ( "Adding dup bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800a9ac:	7ffb      	ldrb	r3, [r7, #31]
 800a9ae:	f043 0308 	orr.w	r3, r3, #8
 800a9b2:	77fb      	strb	r3, [r7, #31]
    }

    *pIndex = publishFlags;
 800a9b4:	69bb      	ldr	r3, [r7, #24]
 800a9b6:	7ffa      	ldrb	r2, [r7, #31]
 800a9b8:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800a9ba:	69bb      	ldr	r3, [r7, #24]
 800a9bc:	3301      	adds	r3, #1
 800a9be:	61bb      	str	r3, [r7, #24]

    /* The "Remaining length" is encoded from the second byte. */
    pIndex = encodeRemainingLength( pIndex, remainingLength );
 800a9c0:	68b9      	ldr	r1, [r7, #8]
 800a9c2:	69b8      	ldr	r0, [r7, #24]
 800a9c4:	f7ff fed4 	bl	800a770 <encodeRemainingLength>
 800a9c8:	61b8      	str	r0, [r7, #24]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pIndex = UINT16_HIGH_BYTE( pPublishInfo->topicNameLength );
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	891b      	ldrh	r3, [r3, #8]
 800a9ce:	0a1b      	lsrs	r3, r3, #8
 800a9d0:	b29b      	uxth	r3, r3
 800a9d2:	b2da      	uxtb	r2, r3
 800a9d4:	69bb      	ldr	r3, [r7, #24]
 800a9d6:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800a9d8:	69bb      	ldr	r3, [r7, #24]
 800a9da:	3301      	adds	r3, #1
 800a9dc:	61bb      	str	r3, [r7, #24]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pIndex = UINT16_LOW_BYTE( pPublishInfo->topicNameLength );
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	891b      	ldrh	r3, [r3, #8]
 800a9e2:	b2da      	uxtb	r2, r3
 800a9e4:	69bb      	ldr	r3, [r7, #24]
 800a9e6:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800a9e8:	69bb      	ldr	r3, [r7, #24]
 800a9ea:	3301      	adds	r3, #1
 800a9ec:	61bb      	str	r3, [r7, #24]

    *headerSize = headerLength;
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	697a      	ldr	r2, [r7, #20]
 800a9f2:	601a      	str	r2, [r3, #0]

    return status;
 800a9f4:	7fbb      	ldrb	r3, [r7, #30]
}
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	3720      	adds	r7, #32
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	bd80      	pop	{r7, pc}

0800a9fe <getRemainingLength>:
    assert( ( ( size_t ) ( pIndex - pFixedBuffer->pBuffer ) ) <= pFixedBuffer->size );
}

static size_t getRemainingLength( TransportRecv_t recvFunc,
                                  NetworkContext_t * pNetworkContext )
{
 800a9fe:	b580      	push	{r7, lr}
 800aa00:	b088      	sub	sp, #32
 800aa02:	af00      	add	r7, sp, #0
 800aa04:	6078      	str	r0, [r7, #4]
 800aa06:	6039      	str	r1, [r7, #0]
    size_t remainingLength = 0, multiplier = 1, bytesDecoded = 0, expectedSize = 0;
 800aa08:	2300      	movs	r3, #0
 800aa0a:	61fb      	str	r3, [r7, #28]
 800aa0c:	2301      	movs	r3, #1
 800aa0e:	61bb      	str	r3, [r7, #24]
 800aa10:	2300      	movs	r3, #0
 800aa12:	617b      	str	r3, [r7, #20]
 800aa14:	2300      	movs	r3, #0
 800aa16:	613b      	str	r3, [r7, #16]
    uint8_t encodedByte = 0;
 800aa18:	2300      	movs	r3, #0
 800aa1a:	72fb      	strb	r3, [r7, #11]
    int32_t bytesReceived = 0;
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	60fb      	str	r3, [r7, #12]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800aa20:	69bb      	ldr	r3, [r7, #24]
 800aa22:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800aa26:	d903      	bls.n	800aa30 <getRemainingLength+0x32>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800aa28:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800aa2c:	61fb      	str	r3, [r7, #28]
 800aa2e:	e01c      	b.n	800aa6a <getRemainingLength+0x6c>
        }
        else
        {
            bytesReceived = recvFunc( pNetworkContext, &encodedByte, 1U );
 800aa30:	f107 010b 	add.w	r1, r7, #11
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2201      	movs	r2, #1
 800aa38:	6838      	ldr	r0, [r7, #0]
 800aa3a:	4798      	blx	r3
 800aa3c:	60f8      	str	r0, [r7, #12]

            if( bytesReceived == 1 )
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	2b01      	cmp	r3, #1
 800aa42:	d10f      	bne.n	800aa64 <getRemainingLength+0x66>
            {
                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800aa44:	7afb      	ldrb	r3, [r7, #11]
 800aa46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aa4a:	69ba      	ldr	r2, [r7, #24]
 800aa4c:	fb02 f303 	mul.w	r3, r2, r3
 800aa50:	69fa      	ldr	r2, [r7, #28]
 800aa52:	4413      	add	r3, r2
 800aa54:	61fb      	str	r3, [r7, #28]
                multiplier *= 128U;
 800aa56:	69bb      	ldr	r3, [r7, #24]
 800aa58:	01db      	lsls	r3, r3, #7
 800aa5a:	61bb      	str	r3, [r7, #24]
                bytesDecoded++;
 800aa5c:	697b      	ldr	r3, [r7, #20]
 800aa5e:	3301      	adds	r3, #1
 800aa60:	617b      	str	r3, [r7, #20]
 800aa62:	e002      	b.n	800aa6a <getRemainingLength+0x6c>
            }
            else
            {
                remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800aa64:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800aa68:	61fb      	str	r3, [r7, #28]
            }
        }

        if( remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800aa6a:	69fb      	ldr	r3, [r7, #28]
 800aa6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aa70:	d004      	beq.n	800aa7c <getRemainingLength+0x7e>
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800aa72:	7afb      	ldrb	r3, [r7, #11]
 800aa74:	b25b      	sxtb	r3, r3
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	dbd2      	blt.n	800aa20 <getRemainingLength+0x22>
 800aa7a:	e000      	b.n	800aa7e <getRemainingLength+0x80>
            break;
 800aa7c:	bf00      	nop

    /* Check that the decoded remaining length conforms to the MQTT specification. */
    if( remainingLength != MQTT_REMAINING_LENGTH_INVALID )
 800aa7e:	69fb      	ldr	r3, [r7, #28]
 800aa80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aa84:	d00a      	beq.n	800aa9c <getRemainingLength+0x9e>
    {
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800aa86:	69f8      	ldr	r0, [r7, #28]
 800aa88:	f7ff fe50 	bl	800a72c <remainingLengthEncodedSize>
 800aa8c:	6138      	str	r0, [r7, #16]

        if( bytesDecoded != expectedSize )
 800aa8e:	697a      	ldr	r2, [r7, #20]
 800aa90:	693b      	ldr	r3, [r7, #16]
 800aa92:	429a      	cmp	r2, r3
 800aa94:	d002      	beq.n	800aa9c <getRemainingLength+0x9e>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800aa96:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800aa9a:	61fb      	str	r3, [r7, #28]
        }
    }

    return remainingLength;
 800aa9c:	69fb      	ldr	r3, [r7, #28]
}
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	3720      	adds	r7, #32
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	bd80      	pop	{r7, pc}

0800aaa6 <processRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t processRemainingLength( const uint8_t * pBuffer,
                                            const size_t * pIndex,
                                            MQTTPacketInfo_t * pIncomingPacket )
{
 800aaa6:	b580      	push	{r7, lr}
 800aaa8:	b08a      	sub	sp, #40	@ 0x28
 800aaaa:	af00      	add	r7, sp, #0
 800aaac:	60f8      	str	r0, [r7, #12]
 800aaae:	60b9      	str	r1, [r7, #8]
 800aab0:	607a      	str	r2, [r7, #4]
    size_t remainingLength = 0;
 800aab2:	2300      	movs	r3, #0
 800aab4:	627b      	str	r3, [r7, #36]	@ 0x24
    size_t multiplier = 1;
 800aab6:	2301      	movs	r3, #1
 800aab8:	623b      	str	r3, [r7, #32]
    size_t bytesDecoded = 0;
 800aaba:	2300      	movs	r3, #0
 800aabc:	61fb      	str	r3, [r7, #28]
    size_t expectedSize = 0;
 800aabe:	2300      	movs	r3, #0
 800aac0:	617b      	str	r3, [r7, #20]
    uint8_t encodedByte = 0;
 800aac2:	2300      	movs	r3, #0
 800aac4:	76fb      	strb	r3, [r7, #27]
    MQTTStatus_t status = MQTTSuccess;
 800aac6:	2300      	movs	r3, #0
 800aac8:	76bb      	strb	r3, [r7, #26]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800aaca:	6a3b      	ldr	r3, [r7, #32]
 800aacc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800aad0:	d905      	bls.n	800aade <processRemainingLength+0x38>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800aad2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800aad6:	627b      	str	r3, [r7, #36]	@ 0x24

            LogError( ( "Invalid remaining length in the packet.\n" ) );

            status = MQTTBadResponse;
 800aad8:	2305      	movs	r3, #5
 800aada:	76bb      	strb	r3, [r7, #26]
 800aadc:	e01d      	b.n	800ab1a <processRemainingLength+0x74>
        }
        else
        {
            if( *pIndex > ( bytesDecoded + 1U ) )
 800aade:	68bb      	ldr	r3, [r7, #8]
 800aae0:	681a      	ldr	r2, [r3, #0]
 800aae2:	69fb      	ldr	r3, [r7, #28]
 800aae4:	3301      	adds	r3, #1
 800aae6:	429a      	cmp	r2, r3
 800aae8:	d915      	bls.n	800ab16 <processRemainingLength+0x70>
            {
                /* Get the next byte. It is at the next position after the bytes
                 * decoded till now since the header of one byte was read before. */
                encodedByte = pBuffer[ bytesDecoded + 1U ];
 800aaea:	69fb      	ldr	r3, [r7, #28]
 800aaec:	3301      	adds	r3, #1
 800aaee:	68fa      	ldr	r2, [r7, #12]
 800aaf0:	4413      	add	r3, r2
 800aaf2:	781b      	ldrb	r3, [r3, #0]
 800aaf4:	76fb      	strb	r3, [r7, #27]

                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800aaf6:	7efb      	ldrb	r3, [r7, #27]
 800aaf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aafc:	6a3a      	ldr	r2, [r7, #32]
 800aafe:	fb02 f303 	mul.w	r3, r2, r3
 800ab02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab04:	4413      	add	r3, r2
 800ab06:	627b      	str	r3, [r7, #36]	@ 0x24
                multiplier *= 128U;
 800ab08:	6a3b      	ldr	r3, [r7, #32]
 800ab0a:	01db      	lsls	r3, r3, #7
 800ab0c:	623b      	str	r3, [r7, #32]
                bytesDecoded++;
 800ab0e:	69fb      	ldr	r3, [r7, #28]
 800ab10:	3301      	adds	r3, #1
 800ab12:	61fb      	str	r3, [r7, #28]
 800ab14:	e001      	b.n	800ab1a <processRemainingLength+0x74>
            }
            else
            {
                status = MQTTNeedMoreBytes;
 800ab16:	230b      	movs	r3, #11
 800ab18:	76bb      	strb	r3, [r7, #26]
            }
        }

        /* If the response is incorrect, or no more data is available, then
         * break out of the loop. */
        if( ( remainingLength == MQTT_REMAINING_LENGTH_INVALID ) ||
 800ab1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab20:	d006      	beq.n	800ab30 <processRemainingLength+0x8a>
 800ab22:	7ebb      	ldrb	r3, [r7, #26]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d103      	bne.n	800ab30 <processRemainingLength+0x8a>
            ( status != MQTTSuccess ) )
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800ab28:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	dbcc      	blt.n	800aaca <processRemainingLength+0x24>

    if( status == MQTTSuccess )
 800ab30:	7ebb      	ldrb	r3, [r7, #26]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d111      	bne.n	800ab5a <processRemainingLength+0xb4>
    {
        /* Check that the decoded remaining length conforms to the MQTT specification. */
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800ab36:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ab38:	f7ff fdf8 	bl	800a72c <remainingLengthEncodedSize>
 800ab3c:	6178      	str	r0, [r7, #20]

        if( bytesDecoded != expectedSize )
 800ab3e:	69fa      	ldr	r2, [r7, #28]
 800ab40:	697b      	ldr	r3, [r7, #20]
 800ab42:	429a      	cmp	r2, r3
 800ab44:	d002      	beq.n	800ab4c <processRemainingLength+0xa6>
        {
            LogError( ( "Expected and actual length of decoded bytes do not match.\n" ) );
            status = MQTTBadResponse;
 800ab46:	2305      	movs	r3, #5
 800ab48:	76bb      	strb	r3, [r7, #26]
 800ab4a:	e006      	b.n	800ab5a <processRemainingLength+0xb4>
        }
        else
        {
            pIncomingPacket->remainingLength = remainingLength;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab50:	609a      	str	r2, [r3, #8]
            pIncomingPacket->headerLength = bytesDecoded + 1U;
 800ab52:	69fb      	ldr	r3, [r7, #28]
 800ab54:	1c5a      	adds	r2, r3, #1
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	60da      	str	r2, [r3, #12]
        }
    }

    return status;
 800ab5a:	7ebb      	ldrb	r3, [r7, #26]
}
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	3728      	adds	r7, #40	@ 0x28
 800ab60:	46bd      	mov	sp, r7
 800ab62:	bd80      	pop	{r7, pc}

0800ab64 <incomingPacketValid>:

/*-----------------------------------------------------------*/

static bool incomingPacketValid( uint8_t packetType )
{
 800ab64:	b480      	push	{r7}
 800ab66:	b085      	sub	sp, #20
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	71fb      	strb	r3, [r7, #7]
    bool status = false;
 800ab6e:	2300      	movs	r3, #0
 800ab70:	73fb      	strb	r3, [r7, #15]

    /* Check packet type. Mask out lower bits to ignore flags. */
    switch( packetType & 0xF0U )
 800ab72:	79fb      	ldrb	r3, [r7, #7]
 800ab74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ab78:	2bd0      	cmp	r3, #208	@ 0xd0
 800ab7a:	d01d      	beq.n	800abb8 <incomingPacketValid+0x54>
 800ab7c:	2bd0      	cmp	r3, #208	@ 0xd0
 800ab7e:	d826      	bhi.n	800abce <incomingPacketValid+0x6a>
 800ab80:	2bb0      	cmp	r3, #176	@ 0xb0
 800ab82:	d019      	beq.n	800abb8 <incomingPacketValid+0x54>
 800ab84:	2bb0      	cmp	r3, #176	@ 0xb0
 800ab86:	d822      	bhi.n	800abce <incomingPacketValid+0x6a>
 800ab88:	2b90      	cmp	r3, #144	@ 0x90
 800ab8a:	d015      	beq.n	800abb8 <incomingPacketValid+0x54>
 800ab8c:	2b90      	cmp	r3, #144	@ 0x90
 800ab8e:	d81e      	bhi.n	800abce <incomingPacketValid+0x6a>
 800ab90:	2b70      	cmp	r3, #112	@ 0x70
 800ab92:	d011      	beq.n	800abb8 <incomingPacketValid+0x54>
 800ab94:	2b70      	cmp	r3, #112	@ 0x70
 800ab96:	d81a      	bhi.n	800abce <incomingPacketValid+0x6a>
 800ab98:	2b60      	cmp	r3, #96	@ 0x60
 800ab9a:	d010      	beq.n	800abbe <incomingPacketValid+0x5a>
 800ab9c:	2b60      	cmp	r3, #96	@ 0x60
 800ab9e:	d816      	bhi.n	800abce <incomingPacketValid+0x6a>
 800aba0:	2b50      	cmp	r3, #80	@ 0x50
 800aba2:	d009      	beq.n	800abb8 <incomingPacketValid+0x54>
 800aba4:	2b50      	cmp	r3, #80	@ 0x50
 800aba6:	d812      	bhi.n	800abce <incomingPacketValid+0x6a>
 800aba8:	2b40      	cmp	r3, #64	@ 0x40
 800abaa:	d005      	beq.n	800abb8 <incomingPacketValid+0x54>
 800abac:	2b40      	cmp	r3, #64	@ 0x40
 800abae:	d80e      	bhi.n	800abce <incomingPacketValid+0x6a>
 800abb0:	2b20      	cmp	r3, #32
 800abb2:	d001      	beq.n	800abb8 <incomingPacketValid+0x54>
 800abb4:	2b30      	cmp	r3, #48	@ 0x30
 800abb6:	d10a      	bne.n	800abce <incomingPacketValid+0x6a>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBCOMP:
        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
        case MQTT_PACKET_TYPE_PINGRESP:
            status = true;
 800abb8:	2301      	movs	r3, #1
 800abba:	73fb      	strb	r3, [r7, #15]
            break;
 800abbc:	e00a      	b.n	800abd4 <incomingPacketValid+0x70>

        case ( MQTT_PACKET_TYPE_PUBREL & 0xF0U ):

            /* The second bit of a PUBREL must be set. */
            if( ( packetType & 0x02U ) > 0U )
 800abbe:	79fb      	ldrb	r3, [r7, #7]
 800abc0:	f003 0302 	and.w	r3, r3, #2
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d004      	beq.n	800abd2 <incomingPacketValid+0x6e>
            {
                status = true;
 800abc8:	2301      	movs	r3, #1
 800abca:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800abcc:	e001      	b.n	800abd2 <incomingPacketValid+0x6e>

        /* Any other packet type is invalid. */
        default:
            LogWarn( ( "Incoming packet invalid: Packet type=%u.",
                       ( unsigned int ) packetType ) );
            break;
 800abce:	bf00      	nop
 800abd0:	e000      	b.n	800abd4 <incomingPacketValid+0x70>
            break;
 800abd2:	bf00      	nop
    }

    return status;
 800abd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	3714      	adds	r7, #20
 800abda:	46bd      	mov	sp, r7
 800abdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe0:	4770      	bx	lr

0800abe2 <checkPublishRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t checkPublishRemainingLength( size_t remainingLength,
                                                 MQTTQoS_t qos,
                                                 size_t qos0Minimum )
{
 800abe2:	b480      	push	{r7}
 800abe4:	b087      	sub	sp, #28
 800abe6:	af00      	add	r7, sp, #0
 800abe8:	60f8      	str	r0, [r7, #12]
 800abea:	460b      	mov	r3, r1
 800abec:	607a      	str	r2, [r7, #4]
 800abee:	72fb      	strb	r3, [r7, #11]
    MQTTStatus_t status = MQTTSuccess;
 800abf0:	2300      	movs	r3, #0
 800abf2:	75fb      	strb	r3, [r7, #23]

    /* Sanity checks for "Remaining length". */
    if( qos == MQTTQoS0 )
 800abf4:	7afb      	ldrb	r3, [r7, #11]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d106      	bne.n	800ac08 <checkPublishRemainingLength+0x26>
    {
        /* Check that the "Remaining length" is greater than the minimum. */
        if( remainingLength < qos0Minimum )
 800abfa:	68fa      	ldr	r2, [r7, #12]
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	429a      	cmp	r2, r3
 800ac00:	d209      	bcs.n	800ac16 <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 0 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) qos0Minimum ) );

            status = MQTTBadResponse;
 800ac02:	2305      	movs	r3, #5
 800ac04:	75fb      	strb	r3, [r7, #23]
 800ac06:	e006      	b.n	800ac16 <checkPublishRemainingLength+0x34>
    else
    {
        /* Check that the "Remaining length" is greater than the minimum. For
         * QoS 1 or 2, this will be two bytes greater than for QoS 0 due to the
         * packet identifier. */
        if( remainingLength < ( qos0Minimum + 2U ) )
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	3302      	adds	r3, #2
 800ac0c:	68fa      	ldr	r2, [r7, #12]
 800ac0e:	429a      	cmp	r2, r3
 800ac10:	d201      	bcs.n	800ac16 <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 1 or 2 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) ( qos0Minimum + 2U ) ) );

            status = MQTTBadResponse;
 800ac12:	2305      	movs	r3, #5
 800ac14:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800ac16:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac18:	4618      	mov	r0, r3
 800ac1a:	371c      	adds	r7, #28
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac22:	4770      	bx	lr

0800ac24 <processPublishFlags>:

/*-----------------------------------------------------------*/

static MQTTStatus_t processPublishFlags( uint8_t publishFlags,
                                         MQTTPublishInfo_t * pPublishInfo )
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b084      	sub	sp, #16
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	6039      	str	r1, [r7, #0]
 800ac2e:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800ac30:	2300      	movs	r3, #0
 800ac32:	73fb      	strb	r3, [r7, #15]

    assert( pPublishInfo != NULL );
 800ac34:	683b      	ldr	r3, [r7, #0]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d106      	bne.n	800ac48 <processPublishFlags+0x24>
 800ac3a:	4b20      	ldr	r3, [pc, #128]	@ (800acbc <processPublishFlags+0x98>)
 800ac3c:	4a20      	ldr	r2, [pc, #128]	@ (800acc0 <processPublishFlags+0x9c>)
 800ac3e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800ac42:	4820      	ldr	r0, [pc, #128]	@ (800acc4 <processPublishFlags+0xa0>)
 800ac44:	f004 fcd0 	bl	800f5e8 <__assert_func>

    /* Check for QoS 2. */
    if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 ) )
 800ac48:	79fb      	ldrb	r3, [r7, #7]
 800ac4a:	f003 0304 	and.w	r3, r3, #4
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d00b      	beq.n	800ac6a <processPublishFlags+0x46>
    {
        /* PUBLISH packet is invalid if both QoS 1 and QoS 2 bits are set. */
        if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800ac52:	79fb      	ldrb	r3, [r7, #7]
 800ac54:	f003 0302 	and.w	r3, r3, #2
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d002      	beq.n	800ac62 <processPublishFlags+0x3e>
        {
            LogError( ( "Bad QoS: 3." ) );

            status = MQTTBadResponse;
 800ac5c:	2305      	movs	r3, #5
 800ac5e:	73fb      	strb	r3, [r7, #15]
 800ac60:	e00f      	b.n	800ac82 <processPublishFlags+0x5e>
        }
        else
        {
            pPublishInfo->qos = MQTTQoS2;
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	2202      	movs	r2, #2
 800ac66:	701a      	strb	r2, [r3, #0]
 800ac68:	e00b      	b.n	800ac82 <processPublishFlags+0x5e>
        }
    }
    /* Check for QoS 1. */
    else if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800ac6a:	79fb      	ldrb	r3, [r7, #7]
 800ac6c:	f003 0302 	and.w	r3, r3, #2
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d003      	beq.n	800ac7c <processPublishFlags+0x58>
    {
        pPublishInfo->qos = MQTTQoS1;
 800ac74:	683b      	ldr	r3, [r7, #0]
 800ac76:	2201      	movs	r2, #1
 800ac78:	701a      	strb	r2, [r3, #0]
 800ac7a:	e002      	b.n	800ac82 <processPublishFlags+0x5e>
    }
    /* If the PUBLISH isn't QoS 1 or 2, then it's QoS 0. */
    else
    {
        pPublishInfo->qos = MQTTQoS0;
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	2200      	movs	r2, #0
 800ac80:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800ac82:	7bfb      	ldrb	r3, [r7, #15]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d113      	bne.n	800acb0 <processPublishFlags+0x8c>
    {
        LogDebug( ( "QoS is %d.", ( int ) pPublishInfo->qos ) );

        /* Parse the Retain bit. */
        pPublishInfo->retain = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800ac88:	79fb      	ldrb	r3, [r7, #7]
 800ac8a:	f003 0301 	and.w	r3, r3, #1
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	bf14      	ite	ne
 800ac92:	2301      	movne	r3, #1
 800ac94:	2300      	moveq	r3, #0
 800ac96:	b2da      	uxtb	r2, r3
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	705a      	strb	r2, [r3, #1]

        LogDebug( ( "Retain bit is %d.", ( int ) pPublishInfo->retain ) );

        /* Parse the DUP bit. */
        pPublishInfo->dup = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800ac9c:	79fb      	ldrb	r3, [r7, #7]
 800ac9e:	f003 0308 	and.w	r3, r3, #8
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	bf14      	ite	ne
 800aca6:	2301      	movne	r3, #1
 800aca8:	2300      	moveq	r3, #0
 800acaa:	b2da      	uxtb	r2, r3
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	709a      	strb	r2, [r3, #2]

        LogDebug( ( "DUP bit is %d.", ( int ) pPublishInfo->dup ) );
    }

    return status;
 800acb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800acb2:	4618      	mov	r0, r3
 800acb4:	3710      	adds	r7, #16
 800acb6:	46bd      	mov	sp, r7
 800acb8:	bd80      	pop	{r7, pc}
 800acba:	bf00      	nop
 800acbc:	08011bfc 	.word	0x08011bfc
 800acc0:	080124d0 	.word	0x080124d0
 800acc4:	08011bc8 	.word	0x08011bc8

0800acc8 <logConnackResponse>:

/*-----------------------------------------------------------*/

static void logConnackResponse( uint8_t responseCode )
{
 800acc8:	b5b0      	push	{r4, r5, r7, lr}
 800acca:	b088      	sub	sp, #32
 800accc:	af00      	add	r7, sp, #0
 800acce:	4603      	mov	r3, r0
 800acd0:	71fb      	strb	r3, [r7, #7]
    const char * const pConnackResponses[ 6 ] =
 800acd2:	4b0c      	ldr	r3, [pc, #48]	@ (800ad04 <logConnackResponse+0x3c>)
 800acd4:	f107 0408 	add.w	r4, r7, #8
 800acd8:	461d      	mov	r5, r3
 800acda:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800acdc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800acde:	e895 0003 	ldmia.w	r5, {r0, r1}
 800ace2:	e884 0003 	stmia.w	r4, {r0, r1}

    /* Avoid unused parameter warning when assert and logs are disabled. */
    ( void ) responseCode;
    ( void ) pConnackResponses;

    assert( responseCode <= 5U );
 800ace6:	79fb      	ldrb	r3, [r7, #7]
 800ace8:	2b05      	cmp	r3, #5
 800acea:	d906      	bls.n	800acfa <logConnackResponse+0x32>
 800acec:	4b06      	ldr	r3, [pc, #24]	@ (800ad08 <logConnackResponse+0x40>)
 800acee:	4a07      	ldr	r2, [pc, #28]	@ (800ad0c <logConnackResponse+0x44>)
 800acf0:	f44f 6185 	mov.w	r1, #1064	@ 0x428
 800acf4:	4806      	ldr	r0, [pc, #24]	@ (800ad10 <logConnackResponse+0x48>)
 800acf6:	f004 fc77 	bl	800f5e8 <__assert_func>
    else
    {
        /* Log an error based on the CONNACK response code. */
        LogError( ( "%s", pConnackResponses[ responseCode ] ) );
    }
}
 800acfa:	bf00      	nop
 800acfc:	3720      	adds	r7, #32
 800acfe:	46bd      	mov	sp, r7
 800ad00:	bdb0      	pop	{r4, r5, r7, pc}
 800ad02:	bf00      	nop
 800ad04:	08011e50 	.word	0x08011e50
 800ad08:	08011d48 	.word	0x08011d48
 800ad0c:	080124e4 	.word	0x080124e4
 800ad10:	08011bc8 	.word	0x08011bc8

0800ad14 <deserializeConnack>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeConnack( const MQTTPacketInfo_t * pConnack,
                                        bool * pSessionPresent )
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b084      	sub	sp, #16
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
 800ad1c:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800ad1e:	2300      	movs	r3, #0
 800ad20:	73fb      	strb	r3, [r7, #15]
    const uint8_t * pRemainingData = NULL;
 800ad22:	2300      	movs	r3, #0
 800ad24:	60bb      	str	r3, [r7, #8]

    assert( pConnack != NULL );
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d106      	bne.n	800ad3a <deserializeConnack+0x26>
 800ad2c:	4b29      	ldr	r3, [pc, #164]	@ (800add4 <deserializeConnack+0xc0>)
 800ad2e:	4a2a      	ldr	r2, [pc, #168]	@ (800add8 <deserializeConnack+0xc4>)
 800ad30:	f240 413e 	movw	r1, #1086	@ 0x43e
 800ad34:	4829      	ldr	r0, [pc, #164]	@ (800addc <deserializeConnack+0xc8>)
 800ad36:	f004 fc57 	bl	800f5e8 <__assert_func>
    assert( pSessionPresent != NULL );
 800ad3a:	683b      	ldr	r3, [r7, #0]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d106      	bne.n	800ad4e <deserializeConnack+0x3a>
 800ad40:	4b27      	ldr	r3, [pc, #156]	@ (800ade0 <deserializeConnack+0xcc>)
 800ad42:	4a25      	ldr	r2, [pc, #148]	@ (800add8 <deserializeConnack+0xc4>)
 800ad44:	f240 413f 	movw	r1, #1087	@ 0x43f
 800ad48:	4824      	ldr	r0, [pc, #144]	@ (800addc <deserializeConnack+0xc8>)
 800ad4a:	f004 fc4d 	bl	800f5e8 <__assert_func>
    pRemainingData = pConnack->pRemainingData;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	685b      	ldr	r3, [r3, #4]
 800ad52:	60bb      	str	r3, [r7, #8]

    /* According to MQTT 3.1.1, the second byte of CONNACK must specify a
     * "Remaining length" of 2. */
    if( pConnack->remainingLength != MQTT_PACKET_CONNACK_REMAINING_LENGTH )
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	689b      	ldr	r3, [r3, #8]
 800ad58:	2b02      	cmp	r3, #2
 800ad5a:	d002      	beq.n	800ad62 <deserializeConnack+0x4e>
    {
        LogError( ( "CONNACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_CONNACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800ad5c:	2305      	movs	r3, #5
 800ad5e:	73fb      	strb	r3, [r7, #15]
 800ad60:	e01a      	b.n	800ad98 <deserializeConnack+0x84>
    }

    /* Check the reserved bits in CONNACK. The high 7 bits of the third byte
     * in CONNACK must be 0. */
    else if( ( pRemainingData[ 0 ] | 0x01U ) != 0x01U )
 800ad62:	68bb      	ldr	r3, [r7, #8]
 800ad64:	781b      	ldrb	r3, [r3, #0]
 800ad66:	2b01      	cmp	r3, #1
 800ad68:	d902      	bls.n	800ad70 <deserializeConnack+0x5c>
    {
        LogError( ( "Reserved bits in CONNACK incorrect." ) );

        status = MQTTBadResponse;
 800ad6a:	2305      	movs	r3, #5
 800ad6c:	73fb      	strb	r3, [r7, #15]
 800ad6e:	e013      	b.n	800ad98 <deserializeConnack+0x84>
    }
    else
    {
        /* Determine if the "Session Present" bit is set. This is the lowest bit of
         * the third byte in CONNACK. */
        if( ( pRemainingData[ 0 ] & MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	781b      	ldrb	r3, [r3, #0]
 800ad74:	f003 0301 	and.w	r3, r3, #1
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d00a      	beq.n	800ad92 <deserializeConnack+0x7e>
            == MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
        {
            LogDebug( ( "CONNACK session present bit set." ) );
            *pSessionPresent = true;
 800ad7c:	683b      	ldr	r3, [r7, #0]
 800ad7e:	2201      	movs	r2, #1
 800ad80:	701a      	strb	r2, [r3, #0]

            /* MQTT 3.1.1 specifies that the fourth byte in CONNACK must be 0 if the
             * "Session Present" bit is set. */
            if( pRemainingData[ 1 ] != 0U )
 800ad82:	68bb      	ldr	r3, [r7, #8]
 800ad84:	3301      	adds	r3, #1
 800ad86:	781b      	ldrb	r3, [r3, #0]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d005      	beq.n	800ad98 <deserializeConnack+0x84>
            {
                LogError( ( "Session Present bit is set, but connect return code in CONNACK is %u (nonzero).",
                            ( unsigned int ) pRemainingData[ 1 ] ) );
                status = MQTTBadResponse;
 800ad8c:	2305      	movs	r3, #5
 800ad8e:	73fb      	strb	r3, [r7, #15]
 800ad90:	e002      	b.n	800ad98 <deserializeConnack+0x84>
            }
        }
        else
        {
            LogDebug( ( "CONNACK session present bit not set." ) );
            *pSessionPresent = false;
 800ad92:	683b      	ldr	r3, [r7, #0]
 800ad94:	2200      	movs	r2, #0
 800ad96:	701a      	strb	r2, [r3, #0]
        }
    }

    if( status == MQTTSuccess )
 800ad98:	7bfb      	ldrb	r3, [r7, #15]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d114      	bne.n	800adc8 <deserializeConnack+0xb4>
    {
        /* In MQTT 3.1.1, only values 0 through 5 are valid CONNACK response codes. */
        if( pRemainingData[ 1 ] > 5U )
 800ad9e:	68bb      	ldr	r3, [r7, #8]
 800ada0:	3301      	adds	r3, #1
 800ada2:	781b      	ldrb	r3, [r3, #0]
 800ada4:	2b05      	cmp	r3, #5
 800ada6:	d902      	bls.n	800adae <deserializeConnack+0x9a>
        {
            LogError( ( "CONNACK response %u is invalid.",
                        ( unsigned int ) pRemainingData[ 1 ] ) );

            status = MQTTBadResponse;
 800ada8:	2305      	movs	r3, #5
 800adaa:	73fb      	strb	r3, [r7, #15]
 800adac:	e00c      	b.n	800adc8 <deserializeConnack+0xb4>
        }
        else
        {
            /* Print the appropriate message for the CONNACK response code if logs are
             * enabled. */
            logConnackResponse( pRemainingData[ 1 ] );
 800adae:	68bb      	ldr	r3, [r7, #8]
 800adb0:	3301      	adds	r3, #1
 800adb2:	781b      	ldrb	r3, [r3, #0]
 800adb4:	4618      	mov	r0, r3
 800adb6:	f7ff ff87 	bl	800acc8 <logConnackResponse>

            /* A nonzero CONNACK response code means the connection was refused. */
            if( pRemainingData[ 1 ] > 0U )
 800adba:	68bb      	ldr	r3, [r7, #8]
 800adbc:	3301      	adds	r3, #1
 800adbe:	781b      	ldrb	r3, [r3, #0]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d001      	beq.n	800adc8 <deserializeConnack+0xb4>
            {
                status = MQTTServerRefused;
 800adc4:	2306      	movs	r3, #6
 800adc6:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 800adc8:	7bfb      	ldrb	r3, [r7, #15]
}
 800adca:	4618      	mov	r0, r3
 800adcc:	3710      	adds	r7, #16
 800adce:	46bd      	mov	sp, r7
 800add0:	bd80      	pop	{r7, pc}
 800add2:	bf00      	nop
 800add4:	08011e68 	.word	0x08011e68
 800add8:	080124f8 	.word	0x080124f8
 800addc:	08011bc8 	.word	0x08011bc8
 800ade0:	08011e7c 	.word	0x08011e7c

0800ade4 <readSubackStatus>:

/*-----------------------------------------------------------*/

static MQTTStatus_t readSubackStatus( size_t statusCount,
                                      const uint8_t * pStatusStart )
{
 800ade4:	b580      	push	{r7, lr}
 800ade6:	b086      	sub	sp, #24
 800ade8:	af00      	add	r7, sp, #0
 800adea:	6078      	str	r0, [r7, #4]
 800adec:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800adee:	2300      	movs	r3, #0
 800adf0:	75fb      	strb	r3, [r7, #23]
    uint8_t subscriptionStatus = 0;
 800adf2:	2300      	movs	r3, #0
 800adf4:	73fb      	strb	r3, [r7, #15]
    size_t i = 0;
 800adf6:	2300      	movs	r3, #0
 800adf8:	613b      	str	r3, [r7, #16]

    assert( pStatusStart != NULL );
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d106      	bne.n	800ae0e <readSubackStatus+0x2a>
 800ae00:	4b17      	ldr	r3, [pc, #92]	@ (800ae60 <readSubackStatus+0x7c>)
 800ae02:	4a18      	ldr	r2, [pc, #96]	@ (800ae64 <readSubackStatus+0x80>)
 800ae04:	f44f 619c 	mov.w	r1, #1248	@ 0x4e0
 800ae08:	4817      	ldr	r0, [pc, #92]	@ (800ae68 <readSubackStatus+0x84>)
 800ae0a:	f004 fbed 	bl	800f5e8 <__assert_func>

    /* Iterate through each status byte in the SUBACK packet. */
    for( i = 0; i < statusCount; i++ )
 800ae0e:	2300      	movs	r3, #0
 800ae10:	613b      	str	r3, [r7, #16]
 800ae12:	e019      	b.n	800ae48 <readSubackStatus+0x64>
    {
        /* Read a single status byte in SUBACK. */
        subscriptionStatus = pStatusStart[ i ];
 800ae14:	683a      	ldr	r2, [r7, #0]
 800ae16:	693b      	ldr	r3, [r7, #16]
 800ae18:	4413      	add	r3, r2
 800ae1a:	781b      	ldrb	r3, [r3, #0]
 800ae1c:	73fb      	strb	r3, [r7, #15]

        /* MQTT 3.1.1 defines the following values as status codes. */
        switch( subscriptionStatus )
 800ae1e:	7bfb      	ldrb	r3, [r7, #15]
 800ae20:	2b02      	cmp	r3, #2
 800ae22:	dc02      	bgt.n	800ae2a <readSubackStatus+0x46>
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	da08      	bge.n	800ae3a <readSubackStatus+0x56>
 800ae28:	e004      	b.n	800ae34 <readSubackStatus+0x50>
 800ae2a:	2b80      	cmp	r3, #128	@ 0x80
 800ae2c:	d102      	bne.n	800ae34 <readSubackStatus+0x50>
            case 0x80:

                LogWarn( ( "Topic filter %lu refused.", ( unsigned long ) i ) );

                /* Application should remove subscription from the list */
                status = MQTTServerRefused;
 800ae2e:	2306      	movs	r3, #6
 800ae30:	75fb      	strb	r3, [r7, #23]

                break;
 800ae32:	e003      	b.n	800ae3c <readSubackStatus+0x58>

            default:
                LogError( ( "Bad SUBSCRIBE status %u.",
                            ( unsigned int ) subscriptionStatus ) );

                status = MQTTBadResponse;
 800ae34:	2305      	movs	r3, #5
 800ae36:	75fb      	strb	r3, [r7, #23]

                break;
 800ae38:	e000      	b.n	800ae3c <readSubackStatus+0x58>
                break;
 800ae3a:	bf00      	nop
        }

        /* Stop parsing the subscription statuses if a bad response was received. */
        if( status == MQTTBadResponse )
 800ae3c:	7dfb      	ldrb	r3, [r7, #23]
 800ae3e:	2b05      	cmp	r3, #5
 800ae40:	d007      	beq.n	800ae52 <readSubackStatus+0x6e>
    for( i = 0; i < statusCount; i++ )
 800ae42:	693b      	ldr	r3, [r7, #16]
 800ae44:	3301      	adds	r3, #1
 800ae46:	613b      	str	r3, [r7, #16]
 800ae48:	693a      	ldr	r2, [r7, #16]
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	429a      	cmp	r2, r3
 800ae4e:	d3e1      	bcc.n	800ae14 <readSubackStatus+0x30>
 800ae50:	e000      	b.n	800ae54 <readSubackStatus+0x70>
        {
            break;
 800ae52:	bf00      	nop
        }
    }

    return status;
 800ae54:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3718      	adds	r7, #24
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	bf00      	nop
 800ae60:	08011ec8 	.word	0x08011ec8
 800ae64:	0801250c 	.word	0x0801250c
 800ae68:	08011bc8 	.word	0x08011bc8

0800ae6c <deserializeSuback>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSuback( const MQTTPacketInfo_t * pSuback,
                                       uint16_t * pPacketIdentifier )
{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	b086      	sub	sp, #24
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]
 800ae74:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800ae76:	2300      	movs	r3, #0
 800ae78:	75fb      	strb	r3, [r7, #23]
    size_t remainingLength;
    const uint8_t * pVariableHeader = NULL;
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	613b      	str	r3, [r7, #16]

    assert( pSuback != NULL );
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d106      	bne.n	800ae92 <deserializeSuback+0x26>
 800ae84:	4b20      	ldr	r3, [pc, #128]	@ (800af08 <deserializeSuback+0x9c>)
 800ae86:	4a21      	ldr	r2, [pc, #132]	@ (800af0c <deserializeSuback+0xa0>)
 800ae88:	f240 5119 	movw	r1, #1305	@ 0x519
 800ae8c:	4820      	ldr	r0, [pc, #128]	@ (800af10 <deserializeSuback+0xa4>)
 800ae8e:	f004 fbab 	bl	800f5e8 <__assert_func>
    assert( pPacketIdentifier != NULL );
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d106      	bne.n	800aea6 <deserializeSuback+0x3a>
 800ae98:	4b1e      	ldr	r3, [pc, #120]	@ (800af14 <deserializeSuback+0xa8>)
 800ae9a:	4a1c      	ldr	r2, [pc, #112]	@ (800af0c <deserializeSuback+0xa0>)
 800ae9c:	f240 511a 	movw	r1, #1306	@ 0x51a
 800aea0:	481b      	ldr	r0, [pc, #108]	@ (800af10 <deserializeSuback+0xa4>)
 800aea2:	f004 fba1 	bl	800f5e8 <__assert_func>

    remainingLength = pSuback->remainingLength;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	689b      	ldr	r3, [r3, #8]
 800aeaa:	60fb      	str	r3, [r7, #12]
    pVariableHeader = pSuback->pRemainingData;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	685b      	ldr	r3, [r3, #4]
 800aeb0:	613b      	str	r3, [r7, #16]

    /* A SUBACK must have a remaining length of at least 3 to accommodate the
     * packet identifier and at least 1 return code. */
    if( remainingLength < 3U )
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	2b02      	cmp	r3, #2
 800aeb6:	d802      	bhi.n	800aebe <deserializeSuback+0x52>
    {
        LogError( ( "SUBACK cannot have a remaining length less than 3." ) );
        status = MQTTBadResponse;
 800aeb8:	2305      	movs	r3, #5
 800aeba:	75fb      	strb	r3, [r7, #23]
 800aebc:	e01e      	b.n	800aefc <deserializeSuback+0x90>
    }
    else
    {
        /* Extract the packet identifier (first 2 bytes of variable header) from SUBACK. */
        *pPacketIdentifier = UINT16_DECODE( pVariableHeader );
 800aebe:	693b      	ldr	r3, [r7, #16]
 800aec0:	781b      	ldrb	r3, [r3, #0]
 800aec2:	b21b      	sxth	r3, r3
 800aec4:	021b      	lsls	r3, r3, #8
 800aec6:	b21a      	sxth	r2, r3
 800aec8:	693b      	ldr	r3, [r7, #16]
 800aeca:	3301      	adds	r3, #1
 800aecc:	781b      	ldrb	r3, [r3, #0]
 800aece:	b21b      	sxth	r3, r3
 800aed0:	4313      	orrs	r3, r2
 800aed2:	b21b      	sxth	r3, r3
 800aed4:	b29a      	uxth	r2, r3
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        if( *pPacketIdentifier == 0U )
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	881b      	ldrh	r3, [r3, #0]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d102      	bne.n	800aee8 <deserializeSuback+0x7c>
        {
            status = MQTTBadResponse;
 800aee2:	2305      	movs	r3, #5
 800aee4:	75fb      	strb	r3, [r7, #23]
 800aee6:	e009      	b.n	800aefc <deserializeSuback+0x90>
        }
        else
        {
            status = readSubackStatus( remainingLength - sizeof( uint16_t ),
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	1e9a      	subs	r2, r3, #2
 800aeec:	693b      	ldr	r3, [r7, #16]
 800aeee:	3302      	adds	r3, #2
 800aef0:	4619      	mov	r1, r3
 800aef2:	4610      	mov	r0, r2
 800aef4:	f7ff ff76 	bl	800ade4 <readSubackStatus>
 800aef8:	4603      	mov	r3, r0
 800aefa:	75fb      	strb	r3, [r7, #23]
                                       &pVariableHeader[ sizeof( uint16_t ) ] );
        }
    }

    return status;
 800aefc:	7dfb      	ldrb	r3, [r7, #23]
}
 800aefe:	4618      	mov	r0, r3
 800af00:	3718      	adds	r7, #24
 800af02:	46bd      	mov	sp, r7
 800af04:	bd80      	pop	{r7, pc}
 800af06:	bf00      	nop
 800af08:	08011ee0 	.word	0x08011ee0
 800af0c:	08012520 	.word	0x08012520
 800af10:	08011bc8 	.word	0x08011bc8
 800af14:	08011ef0 	.word	0x08011ef0

0800af18 <deserializePublish>:
/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                        uint16_t * pPacketId,
                                        MQTTPublishInfo_t * pPublishInfo )
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b088      	sub	sp, #32
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	60f8      	str	r0, [r7, #12]
 800af20:	60b9      	str	r1, [r7, #8]
 800af22:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800af24:	2300      	movs	r3, #0
 800af26:	77fb      	strb	r3, [r7, #31]
    const uint8_t * pVariableHeader, * pPacketIdentifierHigh = NULL;
 800af28:	2300      	movs	r3, #0
 800af2a:	61bb      	str	r3, [r7, #24]

    assert( pIncomingPacket != NULL );
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d106      	bne.n	800af40 <deserializePublish+0x28>
 800af32:	4b54      	ldr	r3, [pc, #336]	@ (800b084 <deserializePublish+0x16c>)
 800af34:	4a54      	ldr	r2, [pc, #336]	@ (800b088 <deserializePublish+0x170>)
 800af36:	f240 517e 	movw	r1, #1406	@ 0x57e
 800af3a:	4854      	ldr	r0, [pc, #336]	@ (800b08c <deserializePublish+0x174>)
 800af3c:	f004 fb54 	bl	800f5e8 <__assert_func>
    assert( pPacketId != NULL );
 800af40:	68bb      	ldr	r3, [r7, #8]
 800af42:	2b00      	cmp	r3, #0
 800af44:	d106      	bne.n	800af54 <deserializePublish+0x3c>
 800af46:	4b52      	ldr	r3, [pc, #328]	@ (800b090 <deserializePublish+0x178>)
 800af48:	4a4f      	ldr	r2, [pc, #316]	@ (800b088 <deserializePublish+0x170>)
 800af4a:	f240 517f 	movw	r1, #1407	@ 0x57f
 800af4e:	484f      	ldr	r0, [pc, #316]	@ (800b08c <deserializePublish+0x174>)
 800af50:	f004 fb4a 	bl	800f5e8 <__assert_func>
    assert( pPublishInfo != NULL );
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d106      	bne.n	800af68 <deserializePublish+0x50>
 800af5a:	4b4e      	ldr	r3, [pc, #312]	@ (800b094 <deserializePublish+0x17c>)
 800af5c:	4a4a      	ldr	r2, [pc, #296]	@ (800b088 <deserializePublish+0x170>)
 800af5e:	f44f 61b0 	mov.w	r1, #1408	@ 0x580
 800af62:	484a      	ldr	r0, [pc, #296]	@ (800b08c <deserializePublish+0x174>)
 800af64:	f004 fb40 	bl	800f5e8 <__assert_func>
    assert( pIncomingPacket->pRemainingData != NULL );
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	685b      	ldr	r3, [r3, #4]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d106      	bne.n	800af7e <deserializePublish+0x66>
 800af70:	4b49      	ldr	r3, [pc, #292]	@ (800b098 <deserializePublish+0x180>)
 800af72:	4a45      	ldr	r2, [pc, #276]	@ (800b088 <deserializePublish+0x170>)
 800af74:	f240 5181 	movw	r1, #1409	@ 0x581
 800af78:	4844      	ldr	r0, [pc, #272]	@ (800b08c <deserializePublish+0x174>)
 800af7a:	f004 fb35 	bl	800f5e8 <__assert_func>

    pVariableHeader = pIncomingPacket->pRemainingData;
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	685b      	ldr	r3, [r3, #4]
 800af82:	617b      	str	r3, [r7, #20]
    /* The flags are the lower 4 bits of the first byte in PUBLISH. */
    status = processPublishFlags( ( pIncomingPacket->type & 0x0FU ), pPublishInfo );
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	781b      	ldrb	r3, [r3, #0]
 800af88:	f003 030f 	and.w	r3, r3, #15
 800af8c:	b2db      	uxtb	r3, r3
 800af8e:	6879      	ldr	r1, [r7, #4]
 800af90:	4618      	mov	r0, r3
 800af92:	f7ff fe47 	bl	800ac24 <processPublishFlags>
 800af96:	4603      	mov	r3, r0
 800af98:	77fb      	strb	r3, [r7, #31]

    if( status == MQTTSuccess )
 800af9a:	7ffb      	ldrb	r3, [r7, #31]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d109      	bne.n	800afb4 <deserializePublish+0x9c>
        /* Sanity checks for "Remaining length". A QoS 0 PUBLISH  must have a remaining
         * length of at least 3 to accommodate topic name length (2 bytes) and topic
         * name (at least 1 byte). A QoS 1 or 2 PUBLISH must have a remaining length of
         * at least 5 for the packet identifier in addition to the topic name length and
         * topic name. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	6898      	ldr	r0, [r3, #8]
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	781b      	ldrb	r3, [r3, #0]
 800afa8:	2203      	movs	r2, #3
 800afaa:	4619      	mov	r1, r3
 800afac:	f7ff fe19 	bl	800abe2 <checkPublishRemainingLength>
 800afb0:	4603      	mov	r3, r0
 800afb2:	77fb      	strb	r3, [r7, #31]
                                              pPublishInfo->qos,
                                              MQTT_MIN_PUBLISH_REMAINING_LENGTH_QOS0 );
    }

    if( status == MQTTSuccess )
 800afb4:	7ffb      	ldrb	r3, [r7, #31]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d119      	bne.n	800afee <deserializePublish+0xd6>
    {
        /* Extract the topic name starting from the first byte of the variable header.
         * The topic name string starts at byte 3 in the variable header. */
        pPublishInfo->topicNameLength = UINT16_DECODE( pVariableHeader );
 800afba:	697b      	ldr	r3, [r7, #20]
 800afbc:	781b      	ldrb	r3, [r3, #0]
 800afbe:	b21b      	sxth	r3, r3
 800afc0:	021b      	lsls	r3, r3, #8
 800afc2:	b21a      	sxth	r2, r3
 800afc4:	697b      	ldr	r3, [r7, #20]
 800afc6:	3301      	adds	r3, #1
 800afc8:	781b      	ldrb	r3, [r3, #0]
 800afca:	b21b      	sxth	r3, r3
 800afcc:	4313      	orrs	r3, r2
 800afce:	b21b      	sxth	r3, r3
 800afd0:	b29a      	uxth	r2, r3
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	811a      	strh	r2, [r3, #8]

        /* Sanity checks for topic name length and "Remaining length". The remaining
         * length must be at least as large as the variable length header. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	6898      	ldr	r0, [r3, #8]
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	7819      	ldrb	r1, [r3, #0]
                                              pPublishInfo->qos,
                                              pPublishInfo->topicNameLength + sizeof( uint16_t ) );
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	891b      	ldrh	r3, [r3, #8]
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800afe2:	3302      	adds	r3, #2
 800afe4:	461a      	mov	r2, r3
 800afe6:	f7ff fdfc 	bl	800abe2 <checkPublishRemainingLength>
 800afea:	4603      	mov	r3, r0
 800afec:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800afee:	7ffb      	ldrb	r3, [r7, #31]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d124      	bne.n	800b03e <deserializePublish+0x126>
    {
        /* Parse the topic. */
        pPublishInfo->pTopicName = ( const char * ) ( &pVariableHeader[ sizeof( uint16_t ) ] );
 800aff4:	697b      	ldr	r3, [r7, #20]
 800aff6:	1c9a      	adds	r2, r3, #2
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	605a      	str	r2, [r3, #4]
        LogDebug( ( "Topic name length: %hu.", ( unsigned short ) pPublishInfo->topicNameLength ) );

        /* Extract the packet identifier for QoS 1 or 2 PUBLISH packets. Packet
         * identifier starts immediately after the topic name. */
        /* coverity[tainted_scalar] */
        pPacketIdentifierHigh = ( const uint8_t * ) ( &pPublishInfo->pTopicName[ pPublishInfo->topicNameLength ] );
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	685b      	ldr	r3, [r3, #4]
 800b000:	687a      	ldr	r2, [r7, #4]
 800b002:	8912      	ldrh	r2, [r2, #8]
 800b004:	4413      	add	r3, r2
 800b006:	61bb      	str	r3, [r7, #24]

        if( pPublishInfo->qos > MQTTQoS0 )
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	781b      	ldrb	r3, [r3, #0]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d016      	beq.n	800b03e <deserializePublish+0x126>
        {
            *pPacketId = UINT16_DECODE( pPacketIdentifierHigh );
 800b010:	69bb      	ldr	r3, [r7, #24]
 800b012:	781b      	ldrb	r3, [r3, #0]
 800b014:	b21b      	sxth	r3, r3
 800b016:	021b      	lsls	r3, r3, #8
 800b018:	b21a      	sxth	r2, r3
 800b01a:	69bb      	ldr	r3, [r7, #24]
 800b01c:	3301      	adds	r3, #1
 800b01e:	781b      	ldrb	r3, [r3, #0]
 800b020:	b21b      	sxth	r3, r3
 800b022:	4313      	orrs	r3, r2
 800b024:	b21b      	sxth	r3, r3
 800b026:	b29a      	uxth	r2, r3
 800b028:	68bb      	ldr	r3, [r7, #8]
 800b02a:	801a      	strh	r2, [r3, #0]

            LogDebug( ( "Packet identifier %hu.",
                        ( unsigned short ) *pPacketId ) );

            /* Advance pointer two bytes to start of payload as in the QoS 0 case. */
            pPacketIdentifierHigh = &pPacketIdentifierHigh[ sizeof( uint16_t ) ];
 800b02c:	69bb      	ldr	r3, [r7, #24]
 800b02e:	3302      	adds	r3, #2
 800b030:	61bb      	str	r3, [r7, #24]

            /* Packet identifier cannot be 0. */
            if( *pPacketId == 0U )
 800b032:	68bb      	ldr	r3, [r7, #8]
 800b034:	881b      	ldrh	r3, [r3, #0]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d101      	bne.n	800b03e <deserializePublish+0x126>
            {
                LogError( ( "Packet identifier cannot be 0." ) );
                status = MQTTBadResponse;
 800b03a:	2305      	movs	r3, #5
 800b03c:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    if( status == MQTTSuccess )
 800b03e:	7ffb      	ldrb	r3, [r7, #31]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d119      	bne.n	800b078 <deserializePublish+0x160>
    {
        /* Calculate the length of the payload. QoS 1 or 2 PUBLISH packets contain
         * a packet identifier, but QoS 0 PUBLISH packets do not. */
        pPublishInfo->payloadLength = pIncomingPacket->remainingLength - pPublishInfo->topicNameLength - sizeof( uint16_t );
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	689b      	ldr	r3, [r3, #8]
 800b048:	687a      	ldr	r2, [r7, #4]
 800b04a:	8912      	ldrh	r2, [r2, #8]
 800b04c:	1a9b      	subs	r3, r3, r2
 800b04e:	1e9a      	subs	r2, r3, #2
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	611a      	str	r2, [r3, #16]

        if( pPublishInfo->qos != MQTTQoS0 )
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	781b      	ldrb	r3, [r3, #0]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d004      	beq.n	800b066 <deserializePublish+0x14e>
        {
            /* Two more bytes for the packet identifier. */
            pPublishInfo->payloadLength -= sizeof( uint16_t );
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	691b      	ldr	r3, [r3, #16]
 800b060:	1e9a      	subs	r2, r3, #2
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	611a      	str	r2, [r3, #16]
        }

        /* Set payload if it exists. */
        pPublishInfo->pPayload = ( pPublishInfo->payloadLength != 0U ) ? pPacketIdentifierHigh : NULL;
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	691b      	ldr	r3, [r3, #16]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d001      	beq.n	800b072 <deserializePublish+0x15a>
 800b06e:	69bb      	ldr	r3, [r7, #24]
 800b070:	e000      	b.n	800b074 <deserializePublish+0x15c>
 800b072:	2300      	movs	r3, #0
 800b074:	687a      	ldr	r2, [r7, #4]
 800b076:	60d3      	str	r3, [r2, #12]

        LogDebug( ( "Payload length %lu.",
                    ( unsigned long ) pPublishInfo->payloadLength ) );
    }

    return status;
 800b078:	7ffb      	ldrb	r3, [r7, #31]
}
 800b07a:	4618      	mov	r0, r3
 800b07c:	3720      	adds	r7, #32
 800b07e:	46bd      	mov	sp, r7
 800b080:	bd80      	pop	{r7, pc}
 800b082:	bf00      	nop
 800b084:	08011f0c 	.word	0x08011f0c
 800b088:	08012534 	.word	0x08012534
 800b08c:	08011bc8 	.word	0x08011bc8
 800b090:	08011f24 	.word	0x08011f24
 800b094:	08011bfc 	.word	0x08011bfc
 800b098:	08011f38 	.word	0x08011f38

0800b09c <deserializeSimpleAck>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSimpleAck( const MQTTPacketInfo_t * pAck,
                                          uint16_t * pPacketIdentifier )
{
 800b09c:	b580      	push	{r7, lr}
 800b09e:	b084      	sub	sp, #16
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
 800b0a4:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	73fb      	strb	r3, [r7, #15]

    assert( pAck != NULL );
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d106      	bne.n	800b0be <deserializeSimpleAck+0x22>
 800b0b0:	4b19      	ldr	r3, [pc, #100]	@ (800b118 <deserializeSimpleAck+0x7c>)
 800b0b2:	4a1a      	ldr	r2, [pc, #104]	@ (800b11c <deserializeSimpleAck+0x80>)
 800b0b4:	f240 51db 	movw	r1, #1499	@ 0x5db
 800b0b8:	4819      	ldr	r0, [pc, #100]	@ (800b120 <deserializeSimpleAck+0x84>)
 800b0ba:	f004 fa95 	bl	800f5e8 <__assert_func>
    assert( pPacketIdentifier != NULL );
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d106      	bne.n	800b0d2 <deserializeSimpleAck+0x36>
 800b0c4:	4b17      	ldr	r3, [pc, #92]	@ (800b124 <deserializeSimpleAck+0x88>)
 800b0c6:	4a15      	ldr	r2, [pc, #84]	@ (800b11c <deserializeSimpleAck+0x80>)
 800b0c8:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800b0cc:	4814      	ldr	r0, [pc, #80]	@ (800b120 <deserializeSimpleAck+0x84>)
 800b0ce:	f004 fa8b 	bl	800f5e8 <__assert_func>

    /* Check that the "Remaining length" of the received ACK is 2. */
    if( pAck->remainingLength != MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH )
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	689b      	ldr	r3, [r3, #8]
 800b0d6:	2b02      	cmp	r3, #2
 800b0d8:	d002      	beq.n	800b0e0 <deserializeSimpleAck+0x44>
    {
        LogError( ( "ACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800b0da:	2305      	movs	r3, #5
 800b0dc:	73fb      	strb	r3, [r7, #15]
 800b0de:	e015      	b.n	800b10c <deserializeSimpleAck+0x70>
    }
    else
    {
        /* Extract the packet identifier (third and fourth bytes) from ACK. */
        *pPacketIdentifier = UINT16_DECODE( pAck->pRemainingData );
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	685b      	ldr	r3, [r3, #4]
 800b0e4:	781b      	ldrb	r3, [r3, #0]
 800b0e6:	b21b      	sxth	r3, r3
 800b0e8:	021b      	lsls	r3, r3, #8
 800b0ea:	b21a      	sxth	r2, r3
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	685b      	ldr	r3, [r3, #4]
 800b0f0:	3301      	adds	r3, #1
 800b0f2:	781b      	ldrb	r3, [r3, #0]
 800b0f4:	b21b      	sxth	r3, r3
 800b0f6:	4313      	orrs	r3, r2
 800b0f8:	b21b      	sxth	r3, r3
 800b0fa:	b29a      	uxth	r2, r3
 800b0fc:	683b      	ldr	r3, [r7, #0]
 800b0fe:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        /* Packet identifier cannot be 0. */
        if( *pPacketIdentifier == 0U )
 800b100:	683b      	ldr	r3, [r7, #0]
 800b102:	881b      	ldrh	r3, [r3, #0]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d101      	bne.n	800b10c <deserializeSimpleAck+0x70>
        {
            LogError( ( "Packet identifier cannot be 0." ) );
            status = MQTTBadResponse;
 800b108:	2305      	movs	r3, #5
 800b10a:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 800b10c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b10e:	4618      	mov	r0, r3
 800b110:	3710      	adds	r7, #16
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}
 800b116:	bf00      	nop
 800b118:	08011f60 	.word	0x08011f60
 800b11c:	08012548 	.word	0x08012548
 800b120:	08011bc8 	.word	0x08011bc8
 800b124:	08011ef0 	.word	0x08011ef0

0800b128 <deserializePingresp>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp )
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b084      	sub	sp, #16
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b130:	2300      	movs	r3, #0
 800b132:	73fb      	strb	r3, [r7, #15]

    assert( pPingresp != NULL );
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d106      	bne.n	800b148 <deserializePingresp+0x20>
 800b13a:	4b09      	ldr	r3, [pc, #36]	@ (800b160 <deserializePingresp+0x38>)
 800b13c:	4a09      	ldr	r2, [pc, #36]	@ (800b164 <deserializePingresp+0x3c>)
 800b13e:	f240 51ff 	movw	r1, #1535	@ 0x5ff
 800b142:	4809      	ldr	r0, [pc, #36]	@ (800b168 <deserializePingresp+0x40>)
 800b144:	f004 fa50 	bl	800f5e8 <__assert_func>

    /* Check the "Remaining length" (second byte) of the received PINGRESP is 0. */
    if( pPingresp->remainingLength != MQTT_PACKET_PINGRESP_REMAINING_LENGTH )
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	689b      	ldr	r3, [r3, #8]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d001      	beq.n	800b154 <deserializePingresp+0x2c>
    {
        LogError( ( "PINGRESP does not have remaining length of %u.",
                    MQTT_PACKET_PINGRESP_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800b150:	2305      	movs	r3, #5
 800b152:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800b154:	7bfb      	ldrb	r3, [r7, #15]
}
 800b156:	4618      	mov	r0, r3
 800b158:	3710      	adds	r7, #16
 800b15a:	46bd      	mov	sp, r7
 800b15c:	bd80      	pop	{r7, pc}
 800b15e:	bf00      	nop
 800b160:	08011f70 	.word	0x08011f70
 800b164:	08012560 	.word	0x08012560
 800b168:	08011bc8 	.word	0x08011bc8

0800b16c <MQTT_SerializeConnectFixedHeader>:

uint8_t * MQTT_SerializeConnectFixedHeader( uint8_t * pIndex,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b086      	sub	sp, #24
 800b170:	af00      	add	r7, sp, #0
 800b172:	60f8      	str	r0, [r7, #12]
 800b174:	60b9      	str	r1, [r7, #8]
 800b176:	607a      	str	r2, [r7, #4]
 800b178:	603b      	str	r3, [r7, #0]
    uint8_t * pIndexLocal = pIndex;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	613b      	str	r3, [r7, #16]
    uint8_t connectFlags = 0U;
 800b17e:	2300      	movs	r3, #0
 800b180:	75fb      	strb	r3, [r7, #23]

    /* The first byte in the CONNECT packet is the control packet type. */
    *pIndexLocal = MQTT_PACKET_TYPE_CONNECT;
 800b182:	693b      	ldr	r3, [r7, #16]
 800b184:	2210      	movs	r2, #16
 800b186:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800b188:	693b      	ldr	r3, [r7, #16]
 800b18a:	3301      	adds	r3, #1
 800b18c:	613b      	str	r3, [r7, #16]

    /* The remaining length of the CONNECT packet is encoded starting from the
     * second byte. The remaining length does not include the length of the fixed
     * header or the encoding of the remaining length. */
    pIndexLocal = encodeRemainingLength( pIndexLocal, remainingLength );
 800b18e:	6839      	ldr	r1, [r7, #0]
 800b190:	6938      	ldr	r0, [r7, #16]
 800b192:	f7ff faed 	bl	800a770 <encodeRemainingLength>
 800b196:	6138      	str	r0, [r7, #16]

    /* The string "MQTT" is placed at the beginning of the CONNECT packet's variable
     * header. This string is 4 bytes long. */
    pIndexLocal = encodeString( pIndexLocal, "MQTT", 4 );
 800b198:	2204      	movs	r2, #4
 800b19a:	492f      	ldr	r1, [pc, #188]	@ (800b258 <MQTT_SerializeConnectFixedHeader+0xec>)
 800b19c:	6938      	ldr	r0, [r7, #16]
 800b19e:	f7ff fb1f 	bl	800a7e0 <encodeString>
 800b1a2:	6138      	str	r0, [r7, #16]

    /* The MQTT protocol version is the second field of the variable header. */
    *pIndexLocal = MQTT_VERSION_3_1_1;
 800b1a4:	693b      	ldr	r3, [r7, #16]
 800b1a6:	2204      	movs	r2, #4
 800b1a8:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800b1aa:	693b      	ldr	r3, [r7, #16]
 800b1ac:	3301      	adds	r3, #1
 800b1ae:	613b      	str	r3, [r7, #16]

    /* Set the clean session flag if needed. */
    if( pConnectInfo->cleanSession == true )
 800b1b0:	68bb      	ldr	r3, [r7, #8]
 800b1b2:	781b      	ldrb	r3, [r3, #0]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d003      	beq.n	800b1c0 <MQTT_SerializeConnectFixedHeader+0x54>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_CLEAN );
 800b1b8:	7dfb      	ldrb	r3, [r7, #23]
 800b1ba:	f043 0302 	orr.w	r3, r3, #2
 800b1be:	75fb      	strb	r3, [r7, #23]
    }

    /* Set the flags for username and password if provided. */
    if( pConnectInfo->pUserName != NULL )
 800b1c0:	68bb      	ldr	r3, [r7, #8]
 800b1c2:	68db      	ldr	r3, [r3, #12]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d003      	beq.n	800b1d0 <MQTT_SerializeConnectFixedHeader+0x64>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_USERNAME );
 800b1c8:	7dfb      	ldrb	r3, [r7, #23]
 800b1ca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b1ce:	75fb      	strb	r3, [r7, #23]
    }

    if( pConnectInfo->pPassword != NULL )
 800b1d0:	68bb      	ldr	r3, [r7, #8]
 800b1d2:	695b      	ldr	r3, [r3, #20]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d003      	beq.n	800b1e0 <MQTT_SerializeConnectFixedHeader+0x74>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_PASSWORD );
 800b1d8:	7dfb      	ldrb	r3, [r7, #23]
 800b1da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1de:	75fb      	strb	r3, [r7, #23]
    }

    /* Set will flag if a Last Will and Testament is provided. */
    if( pWillInfo != NULL )
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d01c      	beq.n	800b220 <MQTT_SerializeConnectFixedHeader+0xb4>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL );
 800b1e6:	7dfb      	ldrb	r3, [r7, #23]
 800b1e8:	f043 0304 	orr.w	r3, r3, #4
 800b1ec:	75fb      	strb	r3, [r7, #23]

        /* Flags only need to be changed for Will QoS 1 or 2. */
        if( pWillInfo->qos == MQTTQoS1 )
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	781b      	ldrb	r3, [r3, #0]
 800b1f2:	2b01      	cmp	r3, #1
 800b1f4:	d104      	bne.n	800b200 <MQTT_SerializeConnectFixedHeader+0x94>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS1 );
 800b1f6:	7dfb      	ldrb	r3, [r7, #23]
 800b1f8:	f043 0308 	orr.w	r3, r3, #8
 800b1fc:	75fb      	strb	r3, [r7, #23]
 800b1fe:	e007      	b.n	800b210 <MQTT_SerializeConnectFixedHeader+0xa4>
        }
        else if( pWillInfo->qos == MQTTQoS2 )
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	781b      	ldrb	r3, [r3, #0]
 800b204:	2b02      	cmp	r3, #2
 800b206:	d103      	bne.n	800b210 <MQTT_SerializeConnectFixedHeader+0xa4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS2 );
 800b208:	7dfb      	ldrb	r3, [r7, #23]
 800b20a:	f043 0310 	orr.w	r3, r3, #16
 800b20e:	75fb      	strb	r3, [r7, #23]
        else
        {
            /* Empty else MISRA 15.7 */
        }

        if( pWillInfo->retain == true )
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	785b      	ldrb	r3, [r3, #1]
 800b214:	2b00      	cmp	r3, #0
 800b216:	d003      	beq.n	800b220 <MQTT_SerializeConnectFixedHeader+0xb4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_RETAIN );
 800b218:	7dfb      	ldrb	r3, [r7, #23]
 800b21a:	f043 0320 	orr.w	r3, r3, #32
 800b21e:	75fb      	strb	r3, [r7, #23]
        }
    }

    *pIndexLocal = connectFlags;
 800b220:	693b      	ldr	r3, [r7, #16]
 800b222:	7dfa      	ldrb	r2, [r7, #23]
 800b224:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800b226:	693b      	ldr	r3, [r7, #16]
 800b228:	3301      	adds	r3, #1
 800b22a:	613b      	str	r3, [r7, #16]

    /* Write the 2 bytes of the keep alive interval into the CONNECT packet. */
    pIndexLocal[ 0 ] = UINT16_HIGH_BYTE( pConnectInfo->keepAliveSeconds );
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	885b      	ldrh	r3, [r3, #2]
 800b230:	0a1b      	lsrs	r3, r3, #8
 800b232:	b29b      	uxth	r3, r3
 800b234:	b2da      	uxtb	r2, r3
 800b236:	693b      	ldr	r3, [r7, #16]
 800b238:	701a      	strb	r2, [r3, #0]
    pIndexLocal[ 1 ] = UINT16_LOW_BYTE( pConnectInfo->keepAliveSeconds );
 800b23a:	68bb      	ldr	r3, [r7, #8]
 800b23c:	885a      	ldrh	r2, [r3, #2]
 800b23e:	693b      	ldr	r3, [r7, #16]
 800b240:	3301      	adds	r3, #1
 800b242:	b2d2      	uxtb	r2, r2
 800b244:	701a      	strb	r2, [r3, #0]
    pIndexLocal = &pIndexLocal[ 2 ];
 800b246:	693b      	ldr	r3, [r7, #16]
 800b248:	3302      	adds	r3, #2
 800b24a:	613b      	str	r3, [r7, #16]

    return pIndexLocal;
 800b24c:	693b      	ldr	r3, [r7, #16]
}
 800b24e:	4618      	mov	r0, r3
 800b250:	3718      	adds	r7, #24
 800b252:	46bd      	mov	sp, r7
 800b254:	bd80      	pop	{r7, pc}
 800b256:	bf00      	nop
 800b258:	08011f84 	.word	0x08011f84

0800b25c <MQTT_GetConnectPacketSize>:

MQTTStatus_t MQTT_GetConnectPacketSize( const MQTTConnectInfo_t * pConnectInfo,
                                        const MQTTPublishInfo_t * pWillInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800b25c:	b580      	push	{r7, lr}
 800b25e:	b088      	sub	sp, #32
 800b260:	af00      	add	r7, sp, #0
 800b262:	60f8      	str	r0, [r7, #12]
 800b264:	60b9      	str	r1, [r7, #8]
 800b266:	607a      	str	r2, [r7, #4]
 800b268:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800b26a:	2300      	movs	r3, #0
 800b26c:	77fb      	strb	r3, [r7, #31]
    size_t remainingLength;

    /* The CONNECT packet will always include a 10-byte variable header. */
    size_t connectPacketSize = MQTT_PACKET_CONNECT_HEADER_SIZE;
 800b26e:	230a      	movs	r3, #10
 800b270:	61bb      	str	r3, [r7, #24]

    /* Validate arguments. */
    if( ( pConnectInfo == NULL ) || ( pRemainingLength == NULL ) ||
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d005      	beq.n	800b284 <MQTT_GetConnectPacketSize+0x28>
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d002      	beq.n	800b284 <MQTT_GetConnectPacketSize+0x28>
 800b27e:	683b      	ldr	r3, [r7, #0]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d102      	bne.n	800b28a <MQTT_GetConnectPacketSize+0x2e>
        LogError( ( "Argument cannot be NULL: pConnectInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pConnectInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800b284:	2301      	movs	r3, #1
 800b286:	77fb      	strb	r3, [r7, #31]
 800b288:	e06f      	b.n	800b36a <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) ^ ( ( pConnectInfo->pClientIdentifier == NULL ) || ( *( pConnectInfo->pClientIdentifier ) == '\0' ) ) )
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	891b      	ldrh	r3, [r3, #8]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	bf0c      	ite	eq
 800b292:	2301      	moveq	r3, #1
 800b294:	2300      	movne	r3, #0
 800b296:	b2da      	uxtb	r2, r3
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	685b      	ldr	r3, [r3, #4]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d004      	beq.n	800b2aa <MQTT_GetConnectPacketSize+0x4e>
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	685b      	ldr	r3, [r3, #4]
 800b2a4:	781b      	ldrb	r3, [r3, #0]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d101      	bne.n	800b2ae <MQTT_GetConnectPacketSize+0x52>
 800b2aa:	2301      	movs	r3, #1
 800b2ac:	e000      	b.n	800b2b0 <MQTT_GetConnectPacketSize+0x54>
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	f003 0301 	and.w	r3, r3, #1
 800b2b4:	b2db      	uxtb	r3, r3
 800b2b6:	4053      	eors	r3, r2
 800b2b8:	b2db      	uxtb	r3, r3
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d002      	beq.n	800b2c4 <MQTT_GetConnectPacketSize+0x68>
    {
        LogError( ( "Client ID length and value mismatch." ) );
        status = MQTTBadParameter;
 800b2be:	2301      	movs	r3, #1
 800b2c0:	77fb      	strb	r3, [r7, #31]
 800b2c2:	e052      	b.n	800b36a <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) && ( pConnectInfo->cleanSession == false ) )
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	891b      	ldrh	r3, [r3, #8]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d109      	bne.n	800b2e0 <MQTT_GetConnectPacketSize+0x84>
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	781b      	ldrb	r3, [r3, #0]
 800b2d0:	f083 0301 	eor.w	r3, r3, #1
 800b2d4:	b2db      	uxtb	r3, r3
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d002      	beq.n	800b2e0 <MQTT_GetConnectPacketSize+0x84>
    {
        LogError( ( "Zero-length client identifier requires cleanSession=true per MQTT 3.1.1." ) );
        status = MQTTBadParameter;
 800b2da:	2301      	movs	r3, #1
 800b2dc:	77fb      	strb	r3, [r7, #31]
 800b2de:	e044      	b.n	800b36a <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pWillInfo != NULL ) && ( pWillInfo->payloadLength > ( size_t ) UINT16_MAX ) )
 800b2e0:	68bb      	ldr	r3, [r7, #8]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d007      	beq.n	800b2f6 <MQTT_GetConnectPacketSize+0x9a>
 800b2e6:	68bb      	ldr	r3, [r7, #8]
 800b2e8:	691b      	ldr	r3, [r3, #16]
 800b2ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b2ee:	d302      	bcc.n	800b2f6 <MQTT_GetConnectPacketSize+0x9a>
         * packet will never be larger than 327699 bytes. */
        LogError( ( "The Will Message length must not exceed %d. "
                    "pWillInfo->payloadLength=%lu.",
                    UINT16_MAX,
                    ( unsigned long ) pWillInfo->payloadLength ) );
        status = MQTTBadParameter;
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	77fb      	strb	r3, [r7, #31]
 800b2f4:	e039      	b.n	800b36a <MQTT_GetConnectPacketSize+0x10e>
    }
    else
    {
        /* Add the length of the client identifier. */
        connectPacketSize += pConnectInfo->clientIdentifierLength + sizeof( uint16_t );
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	891b      	ldrh	r3, [r3, #8]
 800b2fa:	461a      	mov	r2, r3
 800b2fc:	69bb      	ldr	r3, [r7, #24]
 800b2fe:	4413      	add	r3, r2
 800b300:	3302      	adds	r3, #2
 800b302:	61bb      	str	r3, [r7, #24]

        /* Add the lengths of the will message and topic name if provided. */
        if( pWillInfo != NULL )
 800b304:	68bb      	ldr	r3, [r7, #8]
 800b306:	2b00      	cmp	r3, #0
 800b308:	d009      	beq.n	800b31e <MQTT_GetConnectPacketSize+0xc2>
        {
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800b30a:	68bb      	ldr	r3, [r7, #8]
 800b30c:	891b      	ldrh	r3, [r3, #8]
 800b30e:	461a      	mov	r2, r3
                                 pWillInfo->payloadLength + sizeof( uint16_t );
 800b310:	68bb      	ldr	r3, [r7, #8]
 800b312:	691b      	ldr	r3, [r3, #16]
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800b314:	441a      	add	r2, r3
 800b316:	69bb      	ldr	r3, [r7, #24]
 800b318:	4413      	add	r3, r2
 800b31a:	3304      	adds	r3, #4
 800b31c:	61bb      	str	r3, [r7, #24]
        }

        /* Add the lengths of the user name and password if provided. */
        if( pConnectInfo->pUserName != NULL )
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	68db      	ldr	r3, [r3, #12]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d006      	beq.n	800b334 <MQTT_GetConnectPacketSize+0xd8>
        {
            connectPacketSize += pConnectInfo->userNameLength + sizeof( uint16_t );
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	8a1b      	ldrh	r3, [r3, #16]
 800b32a:	461a      	mov	r2, r3
 800b32c:	69bb      	ldr	r3, [r7, #24]
 800b32e:	4413      	add	r3, r2
 800b330:	3302      	adds	r3, #2
 800b332:	61bb      	str	r3, [r7, #24]
        }

        if( pConnectInfo->pPassword != NULL )
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	695b      	ldr	r3, [r3, #20]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d006      	beq.n	800b34a <MQTT_GetConnectPacketSize+0xee>
        {
            connectPacketSize += pConnectInfo->passwordLength + sizeof( uint16_t );
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	8b1b      	ldrh	r3, [r3, #24]
 800b340:	461a      	mov	r2, r3
 800b342:	69bb      	ldr	r3, [r7, #24]
 800b344:	4413      	add	r3, r2
 800b346:	3302      	adds	r3, #2
 800b348:	61bb      	str	r3, [r7, #24]
        }

        /* At this point, the "Remaining Length" field of the MQTT CONNECT packet has
         * been calculated. */
        remainingLength = connectPacketSize;
 800b34a:	69bb      	ldr	r3, [r7, #24]
 800b34c:	617b      	str	r3, [r7, #20]

        /* Calculate the full size of the MQTT CONNECT packet by adding the size of
         * the "Remaining Length" field plus 1 byte for the "Packet Type" field. */
        connectPacketSize += 1U + remainingLengthEncodedSize( connectPacketSize );
 800b34e:	69b8      	ldr	r0, [r7, #24]
 800b350:	f7ff f9ec 	bl	800a72c <remainingLengthEncodedSize>
 800b354:	4603      	mov	r3, r0
 800b356:	3301      	adds	r3, #1
 800b358:	69ba      	ldr	r2, [r7, #24]
 800b35a:	4413      	add	r3, r2
 800b35c:	61bb      	str	r3, [r7, #24]
         * (maximum username length) 65535 + (encoded length) 2 +
         * (maximum password length) 65535 + (encoded length) 2 +
         * (packet type field length) 1 +
         * (CONNECT packet encoded length) 3 = 327699 */

        *pRemainingLength = remainingLength;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	697a      	ldr	r2, [r7, #20]
 800b362:	601a      	str	r2, [r3, #0]
        *pPacketSize = connectPacketSize;
 800b364:	683b      	ldr	r3, [r7, #0]
 800b366:	69ba      	ldr	r2, [r7, #24]
 800b368:	601a      	str	r2, [r3, #0]
        LogDebug( ( "CONNECT packet remaining length=%lu and packet size=%lu.",
                    ( unsigned long ) *pRemainingLength,
                    ( unsigned long ) *pPacketSize ) );
    }

    return status;
 800b36a:	7ffb      	ldrb	r3, [r7, #31]
}
 800b36c:	4618      	mov	r0, r3
 800b36e:	3720      	adds	r7, #32
 800b370:	46bd      	mov	sp, r7
 800b372:	bd80      	pop	{r7, pc}

0800b374 <MQTT_GetPublishPacketSize>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b086      	sub	sp, #24
 800b378:	af00      	add	r7, sp, #0
 800b37a:	60f8      	str	r0, [r7, #12]
 800b37c:	60b9      	str	r1, [r7, #8]
 800b37e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b380:	2300      	movs	r3, #0
 800b382:	75fb      	strb	r3, [r7, #23]

    if( ( pPublishInfo == NULL ) || ( pRemainingLength == NULL ) || ( pPacketSize == NULL ) )
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	2b00      	cmp	r3, #0
 800b388:	d005      	beq.n	800b396 <MQTT_GetPublishPacketSize+0x22>
 800b38a:	68bb      	ldr	r3, [r7, #8]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d002      	beq.n	800b396 <MQTT_GetPublishPacketSize+0x22>
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d102      	bne.n	800b39c <MQTT_GetPublishPacketSize+0x28>
        LogError( ( "Argument cannot be NULL: pPublishInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pPublishInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800b396:	2301      	movs	r3, #1
 800b398:	75fb      	strb	r3, [r7, #23]
 800b39a:	e017      	b.n	800b3cc <MQTT_GetPublishPacketSize+0x58>
    }
    else if( ( pPublishInfo->pTopicName == NULL ) || ( pPublishInfo->topicNameLength == 0U ) )
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	685b      	ldr	r3, [r3, #4]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d003      	beq.n	800b3ac <MQTT_GetPublishPacketSize+0x38>
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	891b      	ldrh	r3, [r3, #8]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d102      	bne.n	800b3b2 <MQTT_GetPublishPacketSize+0x3e>
    {
        LogError( ( "Invalid topic name for PUBLISH: pTopicName=%p, "
                    "topicNameLength=%hu.",
                    ( void * ) pPublishInfo->pTopicName,
                    ( unsigned short ) pPublishInfo->topicNameLength ) );
        status = MQTTBadParameter;
 800b3ac:	2301      	movs	r3, #1
 800b3ae:	75fb      	strb	r3, [r7, #23]
 800b3b0:	e00c      	b.n	800b3cc <MQTT_GetPublishPacketSize+0x58>
    }
    else
    {
        /* Calculate the "Remaining length" field and total packet size. If it exceeds
         * what is allowed in the MQTT standard, return an error. */
        if( calculatePublishPacketSize( pPublishInfo, pRemainingLength, pPacketSize ) == false )
 800b3b2:	687a      	ldr	r2, [r7, #4]
 800b3b4:	68b9      	ldr	r1, [r7, #8]
 800b3b6:	68f8      	ldr	r0, [r7, #12]
 800b3b8:	f7ff fa50 	bl	800a85c <calculatePublishPacketSize>
 800b3bc:	4603      	mov	r3, r0
 800b3be:	f083 0301 	eor.w	r3, r3, #1
 800b3c2:	b2db      	uxtb	r3, r3
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d001      	beq.n	800b3cc <MQTT_GetPublishPacketSize+0x58>
        {
            LogError( ( "PUBLISH packet remaining length exceeds %lu, which is the "
                        "maximum size allowed by MQTT 3.1.1.",
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = MQTTBadParameter;
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800b3cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	3718      	adds	r7, #24
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	bd80      	pop	{r7, pc}

0800b3d6 <MQTT_SerializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializeAck( const MQTTFixedBuffer_t * pFixedBuffer,
                                uint8_t packetType,
                                uint16_t packetId )
{
 800b3d6:	b480      	push	{r7}
 800b3d8:	b085      	sub	sp, #20
 800b3da:	af00      	add	r7, sp, #0
 800b3dc:	6078      	str	r0, [r7, #4]
 800b3de:	460b      	mov	r3, r1
 800b3e0:	70fb      	strb	r3, [r7, #3]
 800b3e2:	4613      	mov	r3, r2
 800b3e4:	803b      	strh	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d102      	bne.n	800b3f6 <MQTT_SerializeAck+0x20>
    {
        LogError( ( "Provided buffer is NULL." ) );
        status = MQTTBadParameter;
 800b3f0:	2301      	movs	r3, #1
 800b3f2:	73fb      	strb	r3, [r7, #15]
 800b3f4:	e03b      	b.n	800b46e <MQTT_SerializeAck+0x98>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d102      	bne.n	800b404 <MQTT_SerializeAck+0x2e>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800b3fe:	2301      	movs	r3, #1
 800b400:	73fb      	strb	r3, [r7, #15]
 800b402:	e034      	b.n	800b46e <MQTT_SerializeAck+0x98>
    }
    /* The buffer must be able to fit 4 bytes for the packet. */
    else if( pFixedBuffer->size < MQTT_PUBLISH_ACK_PACKET_SIZE )
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	685b      	ldr	r3, [r3, #4]
 800b408:	2b03      	cmp	r3, #3
 800b40a:	d802      	bhi.n	800b412 <MQTT_SerializeAck+0x3c>
    {
        LogError( ( "Insufficient memory for packet." ) );
        status = MQTTNoMemory;
 800b40c:	2302      	movs	r3, #2
 800b40e:	73fb      	strb	r3, [r7, #15]
 800b410:	e02d      	b.n	800b46e <MQTT_SerializeAck+0x98>
    }
    else if( packetId == 0U )
 800b412:	883b      	ldrh	r3, [r7, #0]
 800b414:	2b00      	cmp	r3, #0
 800b416:	d102      	bne.n	800b41e <MQTT_SerializeAck+0x48>
    {
        LogError( ( "Packet ID cannot be 0." ) );
        status = MQTTBadParameter;
 800b418:	2301      	movs	r3, #1
 800b41a:	73fb      	strb	r3, [r7, #15]
 800b41c:	e027      	b.n	800b46e <MQTT_SerializeAck+0x98>
    }
    else
    {
        switch( packetType )
 800b41e:	78fb      	ldrb	r3, [r7, #3]
 800b420:	2b70      	cmp	r3, #112	@ 0x70
 800b422:	d009      	beq.n	800b438 <MQTT_SerializeAck+0x62>
 800b424:	2b70      	cmp	r3, #112	@ 0x70
 800b426:	dc1f      	bgt.n	800b468 <MQTT_SerializeAck+0x92>
 800b428:	2b62      	cmp	r3, #98	@ 0x62
 800b42a:	d005      	beq.n	800b438 <MQTT_SerializeAck+0x62>
 800b42c:	2b62      	cmp	r3, #98	@ 0x62
 800b42e:	dc1b      	bgt.n	800b468 <MQTT_SerializeAck+0x92>
 800b430:	2b40      	cmp	r3, #64	@ 0x40
 800b432:	d001      	beq.n	800b438 <MQTT_SerializeAck+0x62>
 800b434:	2b50      	cmp	r3, #80	@ 0x50
 800b436:	d117      	bne.n	800b468 <MQTT_SerializeAck+0x92>
            /* Only publish acks are serialized by the client. */
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                pFixedBuffer->pBuffer[ 0 ] = packetType;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	78fa      	ldrb	r2, [r7, #3]
 800b43e:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 1 ] = MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	3301      	adds	r3, #1
 800b446:	2202      	movs	r2, #2
 800b448:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 2 ] = UINT16_HIGH_BYTE( packetId );
 800b44a:	883b      	ldrh	r3, [r7, #0]
 800b44c:	0a1b      	lsrs	r3, r3, #8
 800b44e:	b29a      	uxth	r2, r3
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	3302      	adds	r3, #2
 800b456:	b2d2      	uxtb	r2, r2
 800b458:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 3 ] = UINT16_LOW_BYTE( packetId );
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	3303      	adds	r3, #3
 800b460:	883a      	ldrh	r2, [r7, #0]
 800b462:	b2d2      	uxtb	r2, r2
 800b464:	701a      	strb	r2, [r3, #0]
                break;
 800b466:	e002      	b.n	800b46e <MQTT_SerializeAck+0x98>

            default:
                LogError( ( "Packet type is not a publish ACK: Packet type=%02x",
                            ( unsigned int ) packetType ) );
                status = MQTTBadParameter;
 800b468:	2301      	movs	r3, #1
 800b46a:	73fb      	strb	r3, [r7, #15]
                break;
 800b46c:	bf00      	nop
        }
    }

    return status;
 800b46e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b470:	4618      	mov	r0, r3
 800b472:	3714      	adds	r7, #20
 800b474:	46bd      	mov	sp, r7
 800b476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47a:	4770      	bx	lr

0800b47c <MQTT_GetPingreqPacketSize>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPingreqPacketSize( size_t * pPacketSize )
{
 800b47c:	b480      	push	{r7}
 800b47e:	b085      	sub	sp, #20
 800b480:	af00      	add	r7, sp, #0
 800b482:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b484:	2300      	movs	r3, #0
 800b486:	73fb      	strb	r3, [r7, #15]

    if( pPacketSize == NULL )
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d102      	bne.n	800b494 <MQTT_GetPingreqPacketSize+0x18>
    {
        LogError( ( "pPacketSize is NULL." ) );
        status = MQTTBadParameter;
 800b48e:	2301      	movs	r3, #1
 800b490:	73fb      	strb	r3, [r7, #15]
 800b492:	e002      	b.n	800b49a <MQTT_GetPingreqPacketSize+0x1e>
    }
    else
    {
        /* MQTT PINGREQ packets always have the same size. */
        *pPacketSize = MQTT_PACKET_PINGREQ_SIZE;
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	2202      	movs	r2, #2
 800b498:	601a      	str	r2, [r3, #0]
    }

    return status;
 800b49a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b49c:	4618      	mov	r0, r3
 800b49e:	3714      	adds	r7, #20
 800b4a0:	46bd      	mov	sp, r7
 800b4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a6:	4770      	bx	lr

0800b4a8 <MQTT_SerializePingreq>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializePingreq( const MQTTFixedBuffer_t * pFixedBuffer )
{
 800b4a8:	b480      	push	{r7}
 800b4aa:	b085      	sub	sp, #20
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d102      	bne.n	800b4c0 <MQTT_SerializePingreq+0x18>
    {
        LogError( ( "pFixedBuffer is NULL." ) );
        status = MQTTBadParameter;
 800b4ba:	2301      	movs	r3, #1
 800b4bc:	73fb      	strb	r3, [r7, #15]
 800b4be:	e005      	b.n	800b4cc <MQTT_SerializePingreq+0x24>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d101      	bne.n	800b4cc <MQTT_SerializePingreq+0x24>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800b4c8:	2301      	movs	r3, #1
 800b4ca:	73fb      	strb	r3, [r7, #15]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( status == MQTTSuccess )
 800b4cc:	7bfb      	ldrb	r3, [r7, #15]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d105      	bne.n	800b4de <MQTT_SerializePingreq+0x36>
    {
        if( pFixedBuffer->size < MQTT_PACKET_PINGREQ_SIZE )
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	685b      	ldr	r3, [r3, #4]
 800b4d6:	2b01      	cmp	r3, #1
 800b4d8:	d801      	bhi.n	800b4de <MQTT_SerializePingreq+0x36>
        {
            LogError( ( "Buffer size of %lu is not sufficient to hold "
                        "serialized PINGREQ packet of size of %lu.",
                        ( unsigned long ) pFixedBuffer->size,
                        MQTT_PACKET_PINGREQ_SIZE ) );
            status = MQTTNoMemory;
 800b4da:	2302      	movs	r3, #2
 800b4dc:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( status == MQTTSuccess )
 800b4de:	7bfb      	ldrb	r3, [r7, #15]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d108      	bne.n	800b4f6 <MQTT_SerializePingreq+0x4e>
    {
        /* Ping request packets are always the same. */
        pFixedBuffer->pBuffer[ 0 ] = MQTT_PACKET_TYPE_PINGREQ;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	22c0      	movs	r2, #192	@ 0xc0
 800b4ea:	701a      	strb	r2, [r3, #0]
        pFixedBuffer->pBuffer[ 1 ] = 0x00;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	3301      	adds	r3, #1
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800b4f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4f8:	4618      	mov	r0, r3
 800b4fa:	3714      	adds	r7, #20
 800b4fc:	46bd      	mov	sp, r7
 800b4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b502:	4770      	bx	lr

0800b504 <MQTT_DeserializePublish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                      uint16_t * pPacketId,
                                      MQTTPublishInfo_t * pPublishInfo )
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b086      	sub	sp, #24
 800b508:	af00      	add	r7, sp, #0
 800b50a:	60f8      	str	r0, [r7, #12]
 800b50c:	60b9      	str	r1, [r7, #8]
 800b50e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b510:	2300      	movs	r3, #0
 800b512:	75fb      	strb	r3, [r7, #23]

    if( ( pIncomingPacket == NULL ) || ( pPacketId == NULL ) || ( pPublishInfo == NULL ) )
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d005      	beq.n	800b526 <MQTT_DeserializePublish+0x22>
 800b51a:	68bb      	ldr	r3, [r7, #8]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d002      	beq.n	800b526 <MQTT_DeserializePublish+0x22>
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	2b00      	cmp	r3, #0
 800b524:	d102      	bne.n	800b52c <MQTT_DeserializePublish+0x28>
        LogError( ( "Argument cannot be NULL: pIncomingPacket=%p, "
                    "pPacketId=%p, pPublishInfo=%p",
                    ( void * ) pIncomingPacket,
                    ( void * ) pPacketId,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800b526:	2301      	movs	r3, #1
 800b528:	75fb      	strb	r3, [r7, #23]
 800b52a:	e016      	b.n	800b55a <MQTT_DeserializePublish+0x56>
    }
    else if( ( pIncomingPacket->type & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	781b      	ldrb	r3, [r3, #0]
 800b530:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b534:	2b30      	cmp	r3, #48	@ 0x30
 800b536:	d002      	beq.n	800b53e <MQTT_DeserializePublish+0x3a>
    {
        LogError( ( "Packet is not publish. Packet type: %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800b538:	2301      	movs	r3, #1
 800b53a:	75fb      	strb	r3, [r7, #23]
 800b53c:	e00d      	b.n	800b55a <MQTT_DeserializePublish+0x56>
    }
    else if( pIncomingPacket->pRemainingData == NULL )
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	685b      	ldr	r3, [r3, #4]
 800b542:	2b00      	cmp	r3, #0
 800b544:	d102      	bne.n	800b54c <MQTT_DeserializePublish+0x48>
    {
        LogError( ( "Argument cannot be NULL: "
                    "pIncomingPacket->pRemainingData is NULL." ) );
        status = MQTTBadParameter;
 800b546:	2301      	movs	r3, #1
 800b548:	75fb      	strb	r3, [r7, #23]
 800b54a:	e006      	b.n	800b55a <MQTT_DeserializePublish+0x56>
    }
    else
    {
        status = deserializePublish( pIncomingPacket, pPacketId, pPublishInfo );
 800b54c:	687a      	ldr	r2, [r7, #4]
 800b54e:	68b9      	ldr	r1, [r7, #8]
 800b550:	68f8      	ldr	r0, [r7, #12]
 800b552:	f7ff fce1 	bl	800af18 <deserializePublish>
 800b556:	4603      	mov	r3, r0
 800b558:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 800b55a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b55c:	4618      	mov	r0, r3
 800b55e:	3718      	adds	r7, #24
 800b560:	46bd      	mov	sp, r7
 800b562:	bd80      	pop	{r7, pc}

0800b564 <MQTT_DeserializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializeAck( const MQTTPacketInfo_t * pIncomingPacket,
                                  uint16_t * pPacketId,
                                  bool * pSessionPresent )
{
 800b564:	b580      	push	{r7, lr}
 800b566:	b086      	sub	sp, #24
 800b568:	af00      	add	r7, sp, #0
 800b56a:	60f8      	str	r0, [r7, #12]
 800b56c:	60b9      	str	r1, [r7, #8]
 800b56e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b570:	2300      	movs	r3, #0
 800b572:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	2b00      	cmp	r3, #0
 800b578:	d102      	bne.n	800b580 <MQTT_DeserializeAck+0x1c>
    {
        LogError( ( "pIncomingPacket cannot be NULL." ) );
        status = MQTTBadParameter;
 800b57a:	2301      	movs	r3, #1
 800b57c:	75fb      	strb	r3, [r7, #23]
 800b57e:	e05f      	b.n	800b640 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for packet identifier cannot be NULL for packets other than
     * CONNACK and PINGRESP. */
    else if( ( pPacketId == NULL ) &&
 800b580:	68bb      	ldr	r3, [r7, #8]
 800b582:	2b00      	cmp	r3, #0
 800b584:	d10a      	bne.n	800b59c <MQTT_DeserializeAck+0x38>
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	781b      	ldrb	r3, [r3, #0]
    else if( ( pPacketId == NULL ) &&
 800b58a:	2b20      	cmp	r3, #32
 800b58c:	d006      	beq.n	800b59c <MQTT_DeserializeAck+0x38>
               ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) ) )
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	781b      	ldrb	r3, [r3, #0]
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800b592:	2bd0      	cmp	r3, #208	@ 0xd0
 800b594:	d002      	beq.n	800b59c <MQTT_DeserializeAck+0x38>
    {
        LogError( ( "pPacketId cannot be NULL for packet type %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800b596:	2301      	movs	r3, #1
 800b598:	75fb      	strb	r3, [r7, #23]
 800b59a:	e051      	b.n	800b640 <MQTT_DeserializeAck+0xdc>
    }
    /* Pointer for session present cannot be NULL for CONNACK. */
    else if( ( pSessionPresent == NULL ) &&
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d106      	bne.n	800b5b0 <MQTT_DeserializeAck+0x4c>
             ( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK ) )
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	781b      	ldrb	r3, [r3, #0]
    else if( ( pSessionPresent == NULL ) &&
 800b5a6:	2b20      	cmp	r3, #32
 800b5a8:	d102      	bne.n	800b5b0 <MQTT_DeserializeAck+0x4c>
    {
        LogError( ( "pSessionPresent cannot be NULL for CONNACK packet." ) );
        status = MQTTBadParameter;
 800b5aa:	2301      	movs	r3, #1
 800b5ac:	75fb      	strb	r3, [r7, #23]
 800b5ae:	e047      	b.n	800b640 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for remaining data cannot be NULL for packets other
     * than PINGRESP. */
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	685b      	ldr	r3, [r3, #4]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d106      	bne.n	800b5c6 <MQTT_DeserializeAck+0x62>
             ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) )
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	781b      	ldrb	r3, [r3, #0]
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800b5bc:	2bd0      	cmp	r3, #208	@ 0xd0
 800b5be:	d002      	beq.n	800b5c6 <MQTT_DeserializeAck+0x62>
    {
        LogError( ( "Remaining data of incoming packet is NULL." ) );
        status = MQTTBadParameter;
 800b5c0:	2301      	movs	r3, #1
 800b5c2:	75fb      	strb	r3, [r7, #23]
 800b5c4:	e03c      	b.n	800b640 <MQTT_DeserializeAck+0xdc>
    }
    else
    {
        /* Make sure response packet is a valid ack. */
        switch( pIncomingPacket->type )
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	781b      	ldrb	r3, [r3, #0]
 800b5ca:	2bd0      	cmp	r3, #208	@ 0xd0
 800b5cc:	d028      	beq.n	800b620 <MQTT_DeserializeAck+0xbc>
 800b5ce:	2bd0      	cmp	r3, #208	@ 0xd0
 800b5d0:	dc33      	bgt.n	800b63a <MQTT_DeserializeAck+0xd6>
 800b5d2:	2bb0      	cmp	r3, #176	@ 0xb0
 800b5d4:	d02a      	beq.n	800b62c <MQTT_DeserializeAck+0xc8>
 800b5d6:	2bb0      	cmp	r3, #176	@ 0xb0
 800b5d8:	dc2f      	bgt.n	800b63a <MQTT_DeserializeAck+0xd6>
 800b5da:	2b90      	cmp	r3, #144	@ 0x90
 800b5dc:	d019      	beq.n	800b612 <MQTT_DeserializeAck+0xae>
 800b5de:	2b90      	cmp	r3, #144	@ 0x90
 800b5e0:	dc2b      	bgt.n	800b63a <MQTT_DeserializeAck+0xd6>
 800b5e2:	2b70      	cmp	r3, #112	@ 0x70
 800b5e4:	d022      	beq.n	800b62c <MQTT_DeserializeAck+0xc8>
 800b5e6:	2b70      	cmp	r3, #112	@ 0x70
 800b5e8:	dc27      	bgt.n	800b63a <MQTT_DeserializeAck+0xd6>
 800b5ea:	2b62      	cmp	r3, #98	@ 0x62
 800b5ec:	d01e      	beq.n	800b62c <MQTT_DeserializeAck+0xc8>
 800b5ee:	2b62      	cmp	r3, #98	@ 0x62
 800b5f0:	dc23      	bgt.n	800b63a <MQTT_DeserializeAck+0xd6>
 800b5f2:	2b50      	cmp	r3, #80	@ 0x50
 800b5f4:	d01a      	beq.n	800b62c <MQTT_DeserializeAck+0xc8>
 800b5f6:	2b50      	cmp	r3, #80	@ 0x50
 800b5f8:	dc1f      	bgt.n	800b63a <MQTT_DeserializeAck+0xd6>
 800b5fa:	2b20      	cmp	r3, #32
 800b5fc:	d002      	beq.n	800b604 <MQTT_DeserializeAck+0xa0>
 800b5fe:	2b40      	cmp	r3, #64	@ 0x40
 800b600:	d014      	beq.n	800b62c <MQTT_DeserializeAck+0xc8>
 800b602:	e01a      	b.n	800b63a <MQTT_DeserializeAck+0xd6>
        {
            case MQTT_PACKET_TYPE_CONNACK:
                status = deserializeConnack( pIncomingPacket, pSessionPresent );
 800b604:	6879      	ldr	r1, [r7, #4]
 800b606:	68f8      	ldr	r0, [r7, #12]
 800b608:	f7ff fb84 	bl	800ad14 <deserializeConnack>
 800b60c:	4603      	mov	r3, r0
 800b60e:	75fb      	strb	r3, [r7, #23]
                break;
 800b610:	e016      	b.n	800b640 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_SUBACK:
                status = deserializeSuback( pIncomingPacket, pPacketId );
 800b612:	68b9      	ldr	r1, [r7, #8]
 800b614:	68f8      	ldr	r0, [r7, #12]
 800b616:	f7ff fc29 	bl	800ae6c <deserializeSuback>
 800b61a:	4603      	mov	r3, r0
 800b61c:	75fb      	strb	r3, [r7, #23]
                break;
 800b61e:	e00f      	b.n	800b640 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_PINGRESP:
                status = deserializePingresp( pIncomingPacket );
 800b620:	68f8      	ldr	r0, [r7, #12]
 800b622:	f7ff fd81 	bl	800b128 <deserializePingresp>
 800b626:	4603      	mov	r3, r0
 800b628:	75fb      	strb	r3, [r7, #23]
                break;
 800b62a:	e009      	b.n	800b640 <MQTT_DeserializeAck+0xdc>
            case MQTT_PACKET_TYPE_UNSUBACK:
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                status = deserializeSimpleAck( pIncomingPacket, pPacketId );
 800b62c:	68b9      	ldr	r1, [r7, #8]
 800b62e:	68f8      	ldr	r0, [r7, #12]
 800b630:	f7ff fd34 	bl	800b09c <deserializeSimpleAck>
 800b634:	4603      	mov	r3, r0
 800b636:	75fb      	strb	r3, [r7, #23]
                break;
 800b638:	e002      	b.n	800b640 <MQTT_DeserializeAck+0xdc>

            /* Any other packet type is invalid. */
            default:
                LogError( ( "IotMqtt_DeserializeResponse() called with unknown packet type:(%02x).",
                            ( unsigned int ) pIncomingPacket->type ) );
                status = MQTTBadResponse;
 800b63a:	2305      	movs	r3, #5
 800b63c:	75fb      	strb	r3, [r7, #23]
                break;
 800b63e:	bf00      	nop
        }
    }

    return status;
 800b640:	7dfb      	ldrb	r3, [r7, #23]
}
 800b642:	4618      	mov	r0, r3
 800b644:	3718      	adds	r7, #24
 800b646:	46bd      	mov	sp, r7
 800b648:	bd80      	pop	{r7, pc}

0800b64a <MQTT_GetIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetIncomingPacketTypeAndLength( TransportRecv_t readFunc,
                                                  NetworkContext_t * pNetworkContext,
                                                  MQTTPacketInfo_t * pIncomingPacket )
{
 800b64a:	b580      	push	{r7, lr}
 800b64c:	b086      	sub	sp, #24
 800b64e:	af00      	add	r7, sp, #0
 800b650:	60f8      	str	r0, [r7, #12]
 800b652:	60b9      	str	r1, [r7, #8]
 800b654:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b656:	2300      	movs	r3, #0
 800b658:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800b65a:	2300      	movs	r3, #0
 800b65c:	613b      	str	r3, [r7, #16]

    if( pIncomingPacket == NULL )
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d102      	bne.n	800b66a <MQTT_GetIncomingPacketTypeAndLength+0x20>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800b664:	2301      	movs	r3, #1
 800b666:	75fb      	strb	r3, [r7, #23]
 800b668:	e005      	b.n	800b676 <MQTT_GetIncomingPacketTypeAndLength+0x2c>
    }
    else
    {
        /* Read a single byte. */
        bytesReceived = readFunc( pNetworkContext,
                                  &( pIncomingPacket->type ),
 800b66a:	6879      	ldr	r1, [r7, #4]
        bytesReceived = readFunc( pNetworkContext,
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	2201      	movs	r2, #1
 800b670:	68b8      	ldr	r0, [r7, #8]
 800b672:	4798      	blx	r3
 800b674:	6138      	str	r0, [r7, #16]
                                  1U );
    }

    if( bytesReceived == 1 )
 800b676:	693b      	ldr	r3, [r7, #16]
 800b678:	2b01      	cmp	r3, #1
 800b67a:	d119      	bne.n	800b6b0 <MQTT_GetIncomingPacketTypeAndLength+0x66>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	781b      	ldrb	r3, [r3, #0]
 800b680:	4618      	mov	r0, r3
 800b682:	f7ff fa6f 	bl	800ab64 <incomingPacketValid>
 800b686:	4603      	mov	r3, r0
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d00e      	beq.n	800b6aa <MQTT_GetIncomingPacketTypeAndLength+0x60>
        {
            pIncomingPacket->remainingLength = getRemainingLength( readFunc,
 800b68c:	68b9      	ldr	r1, [r7, #8]
 800b68e:	68f8      	ldr	r0, [r7, #12]
 800b690:	f7ff f9b5 	bl	800a9fe <getRemainingLength>
 800b694:	4602      	mov	r2, r0
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	609a      	str	r2, [r3, #8]
                                                                   pNetworkContext );

            if( pIncomingPacket->remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	689b      	ldr	r3, [r3, #8]
 800b69e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b6a2:	d113      	bne.n	800b6cc <MQTT_GetIncomingPacketTypeAndLength+0x82>
            {
                LogError( ( "Incoming packet remaining length invalid." ) );
                status = MQTTBadResponse;
 800b6a4:	2305      	movs	r3, #5
 800b6a6:	75fb      	strb	r3, [r7, #23]
 800b6a8:	e010      	b.n	800b6cc <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800b6aa:	2305      	movs	r3, #5
 800b6ac:	75fb      	strb	r3, [r7, #23]
 800b6ae:	e00d      	b.n	800b6cc <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
    }
    else if( ( status != MQTTBadParameter ) && ( bytesReceived == 0 ) )
 800b6b0:	7dfb      	ldrb	r3, [r7, #23]
 800b6b2:	2b01      	cmp	r3, #1
 800b6b4:	d005      	beq.n	800b6c2 <MQTT_GetIncomingPacketTypeAndLength+0x78>
 800b6b6:	693b      	ldr	r3, [r7, #16]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d102      	bne.n	800b6c2 <MQTT_GetIncomingPacketTypeAndLength+0x78>
    {
        status = MQTTNoDataAvailable;
 800b6bc:	2307      	movs	r3, #7
 800b6be:	75fb      	strb	r3, [r7, #23]
 800b6c0:	e004      	b.n	800b6cc <MQTT_GetIncomingPacketTypeAndLength+0x82>
    }

    /* If the input packet was valid, then any other number of bytes received is
     * a failure. */
    else if( status != MQTTBadParameter )
 800b6c2:	7dfb      	ldrb	r3, [r7, #23]
 800b6c4:	2b01      	cmp	r3, #1
 800b6c6:	d001      	beq.n	800b6cc <MQTT_GetIncomingPacketTypeAndLength+0x82>
    {
        LogError( ( "A single byte was not read from the transport: "
                    "transportStatus=%ld.",
                    ( long int ) bytesReceived ) );
        status = MQTTRecvFailed;
 800b6c8:	2304      	movs	r3, #4
 800b6ca:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    return status;
 800b6cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6ce:	4618      	mov	r0, r3
 800b6d0:	3718      	adds	r7, #24
 800b6d2:	46bd      	mov	sp, r7
 800b6d4:	bd80      	pop	{r7, pc}

0800b6d6 <MQTT_UpdateDuplicatePublishFlag>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_UpdateDuplicatePublishFlag( uint8_t * pHeader,
                                              bool set )
{
 800b6d6:	b480      	push	{r7}
 800b6d8:	b085      	sub	sp, #20
 800b6da:	af00      	add	r7, sp, #0
 800b6dc:	6078      	str	r0, [r7, #4]
 800b6de:	460b      	mov	r3, r1
 800b6e0:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	73fb      	strb	r3, [r7, #15]

    if( pHeader == NULL )
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d102      	bne.n	800b6f2 <MQTT_UpdateDuplicatePublishFlag+0x1c>
    {
        LogError( ( "Header cannot be NULL" ) );
        status = MQTTBadParameter;
 800b6ec:	2301      	movs	r3, #1
 800b6ee:	73fb      	strb	r3, [r7, #15]
 800b6f0:	e01a      	b.n	800b728 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else if( ( ( *pHeader ) & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	781b      	ldrb	r3, [r3, #0]
 800b6f6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b6fa:	2b30      	cmp	r3, #48	@ 0x30
 800b6fc:	d002      	beq.n	800b704 <MQTT_UpdateDuplicatePublishFlag+0x2e>
    {
        LogError( ( "Header is not publish packet header" ) );
        status = MQTTBadParameter;
 800b6fe:	2301      	movs	r3, #1
 800b700:	73fb      	strb	r3, [r7, #15]
 800b702:	e011      	b.n	800b728 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else if( set == true )
 800b704:	78fb      	ldrb	r3, [r7, #3]
 800b706:	2b00      	cmp	r3, #0
 800b708:	d007      	beq.n	800b71a <MQTT_UpdateDuplicatePublishFlag+0x44>
    {
        UINT8_SET_BIT( *pHeader, MQTT_PUBLISH_FLAG_DUP );
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	781b      	ldrb	r3, [r3, #0]
 800b70e:	f043 0308 	orr.w	r3, r3, #8
 800b712:	b2da      	uxtb	r2, r3
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	701a      	strb	r2, [r3, #0]
 800b718:	e006      	b.n	800b728 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else
    {
        UINT8_CLEAR_BIT( *pHeader, MQTT_PUBLISH_FLAG_DUP );
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	781b      	ldrb	r3, [r3, #0]
 800b71e:	f023 0308 	bic.w	r3, r3, #8
 800b722:	b2da      	uxtb	r2, r3
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800b728:	7bfb      	ldrb	r3, [r7, #15]
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3714      	adds	r7, #20
 800b72e:	46bd      	mov	sp, r7
 800b730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b734:	4770      	bx	lr

0800b736 <MQTT_ProcessIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessIncomingPacketTypeAndLength( const uint8_t * pBuffer,
                                                      const size_t * pIndex,
                                                      MQTTPacketInfo_t * pIncomingPacket )
{
 800b736:	b580      	push	{r7, lr}
 800b738:	b086      	sub	sp, #24
 800b73a:	af00      	add	r7, sp, #0
 800b73c:	60f8      	str	r0, [r7, #12]
 800b73e:	60b9      	str	r1, [r7, #8]
 800b740:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b742:	2300      	movs	r3, #0
 800b744:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d102      	bne.n	800b752 <MQTT_ProcessIncomingPacketTypeAndLength+0x1c>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800b74c:	2301      	movs	r3, #1
 800b74e:	75fb      	strb	r3, [r7, #23]
 800b750:	e016      	b.n	800b780 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pIndex == NULL )
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	2b00      	cmp	r3, #0
 800b756:	d102      	bne.n	800b75e <MQTT_ProcessIncomingPacketTypeAndLength+0x28>
    {
        LogError( ( "Invalid parameter: pIndex is NULL." ) );
        status = MQTTBadParameter;
 800b758:	2301      	movs	r3, #1
 800b75a:	75fb      	strb	r3, [r7, #23]
 800b75c:	e010      	b.n	800b780 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pBuffer == NULL )
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	2b00      	cmp	r3, #0
 800b762:	d102      	bne.n	800b76a <MQTT_ProcessIncomingPacketTypeAndLength+0x34>
    {
        LogError( ( "Invalid parameter: pBuffer is NULL." ) );
        status = MQTTBadParameter;
 800b764:	2301      	movs	r3, #1
 800b766:	75fb      	strb	r3, [r7, #23]
 800b768:	e00a      	b.n	800b780 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    /* There should be at least one byte in the buffer */
    else if( *pIndex < 1U )
 800b76a:	68bb      	ldr	r3, [r7, #8]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d102      	bne.n	800b778 <MQTT_ProcessIncomingPacketTypeAndLength+0x42>
    {
        /* No data is available. There are 0 bytes received from the network
         * receive function. */
        status = MQTTNoDataAvailable;
 800b772:	2307      	movs	r3, #7
 800b774:	75fb      	strb	r3, [r7, #23]
 800b776:	e003      	b.n	800b780 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else
    {
        /* At least one byte is present which should be deciphered. */
        pIncomingPacket->type = pBuffer[ 0 ];
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	781a      	ldrb	r2, [r3, #0]
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800b780:	7dfb      	ldrb	r3, [r7, #23]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d111      	bne.n	800b7aa <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	781b      	ldrb	r3, [r3, #0]
 800b78a:	4618      	mov	r0, r3
 800b78c:	f7ff f9ea 	bl	800ab64 <incomingPacketValid>
 800b790:	4603      	mov	r3, r0
 800b792:	2b00      	cmp	r3, #0
 800b794:	d007      	beq.n	800b7a6 <MQTT_ProcessIncomingPacketTypeAndLength+0x70>
        {
            status = processRemainingLength( pBuffer,
 800b796:	687a      	ldr	r2, [r7, #4]
 800b798:	68b9      	ldr	r1, [r7, #8]
 800b79a:	68f8      	ldr	r0, [r7, #12]
 800b79c:	f7ff f983 	bl	800aaa6 <processRemainingLength>
 800b7a0:	4603      	mov	r3, r0
 800b7a2:	75fb      	strb	r3, [r7, #23]
 800b7a4:	e001      	b.n	800b7aa <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800b7a6:	2305      	movs	r3, #5
 800b7a8:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800b7aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	3718      	adds	r7, #24
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	bd80      	pop	{r7, pc}

0800b7b4 <validateTransitionPublish>:

static bool validateTransitionPublish( MQTTPublishState_t currentState,
                                       MQTTPublishState_t newState,
                                       MQTTStateOperation_t opType,
                                       MQTTQoS_t qos )
{
 800b7b4:	b490      	push	{r4, r7}
 800b7b6:	b084      	sub	sp, #16
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	4604      	mov	r4, r0
 800b7bc:	4608      	mov	r0, r1
 800b7be:	4611      	mov	r1, r2
 800b7c0:	461a      	mov	r2, r3
 800b7c2:	4623      	mov	r3, r4
 800b7c4:	71fb      	strb	r3, [r7, #7]
 800b7c6:	4603      	mov	r3, r0
 800b7c8:	71bb      	strb	r3, [r7, #6]
 800b7ca:	460b      	mov	r3, r1
 800b7cc:	717b      	strb	r3, [r7, #5]
 800b7ce:	4613      	mov	r3, r2
 800b7d0:	713b      	strb	r3, [r7, #4]
    bool isValid = false;
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800b7d6:	79fb      	ldrb	r3, [r7, #7]
 800b7d8:	2b07      	cmp	r3, #7
 800b7da:	d848      	bhi.n	800b86e <validateTransitionPublish+0xba>
 800b7dc:	a201      	add	r2, pc, #4	@ (adr r2, 800b7e4 <validateTransitionPublish+0x30>)
 800b7de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7e2:	bf00      	nop
 800b7e4:	0800b805 	.word	0x0800b805
 800b7e8:	0800b829 	.word	0x0800b829
 800b7ec:	0800b86f 	.word	0x0800b86f
 800b7f0:	0800b86f 	.word	0x0800b86f
 800b7f4:	0800b86f 	.word	0x0800b86f
 800b7f8:	0800b86f 	.word	0x0800b86f
 800b7fc:	0800b853 	.word	0x0800b853
 800b800:	0800b861 	.word	0x0800b861
    {
        case MQTTStateNull:

            /* Transitions from null occur when storing a new entry into the record. */
            if( opType == MQTT_RECEIVE )
 800b804:	797b      	ldrb	r3, [r7, #5]
 800b806:	2b01      	cmp	r3, #1
 800b808:	d133      	bne.n	800b872 <validateTransitionPublish+0xbe>
            {
                isValid = ( newState == MQTTPubAckSend ) || ( newState == MQTTPubRecSend );
 800b80a:	79bb      	ldrb	r3, [r7, #6]
 800b80c:	2b02      	cmp	r3, #2
 800b80e:	d002      	beq.n	800b816 <validateTransitionPublish+0x62>
 800b810:	79bb      	ldrb	r3, [r7, #6]
 800b812:	2b03      	cmp	r3, #3
 800b814:	d101      	bne.n	800b81a <validateTransitionPublish+0x66>
 800b816:	2301      	movs	r3, #1
 800b818:	e000      	b.n	800b81c <validateTransitionPublish+0x68>
 800b81a:	2300      	movs	r3, #0
 800b81c:	73fb      	strb	r3, [r7, #15]
 800b81e:	7bfb      	ldrb	r3, [r7, #15]
 800b820:	f003 0301 	and.w	r3, r3, #1
 800b824:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800b826:	e024      	b.n	800b872 <validateTransitionPublish+0xbe>

        case MQTTPublishSend:

            /* Outgoing publish. All such publishes start in this state due to
             * the reserve operation. */
            switch( qos )
 800b828:	793b      	ldrb	r3, [r7, #4]
 800b82a:	2b01      	cmp	r3, #1
 800b82c:	d002      	beq.n	800b834 <validateTransitionPublish+0x80>
 800b82e:	2b02      	cmp	r3, #2
 800b830:	d007      	beq.n	800b842 <validateTransitionPublish+0x8e>
                    isValid = newState == MQTTPubRecPending;
                    break;

                default:
                    /* QoS 0 is checked before calling this function. */
                    break;
 800b832:	e00d      	b.n	800b850 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubAckPending;
 800b834:	79bb      	ldrb	r3, [r7, #6]
 800b836:	2b06      	cmp	r3, #6
 800b838:	bf0c      	ite	eq
 800b83a:	2301      	moveq	r3, #1
 800b83c:	2300      	movne	r3, #0
 800b83e:	73fb      	strb	r3, [r7, #15]
                    break;
 800b840:	e006      	b.n	800b850 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubRecPending;
 800b842:	79bb      	ldrb	r3, [r7, #6]
 800b844:	2b07      	cmp	r3, #7
 800b846:	bf0c      	ite	eq
 800b848:	2301      	moveq	r3, #1
 800b84a:	2300      	movne	r3, #0
 800b84c:	73fb      	strb	r3, [r7, #15]
                    break;
 800b84e:	bf00      	nop
            }

            break;
 800b850:	e010      	b.n	800b874 <validateTransitionPublish+0xc0>
         * reestablished. */
        case MQTTPubAckPending:

            /* When a session is reestablished, outgoing QoS1 publishes in state
             * #MQTTPubAckPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubAckPending;
 800b852:	79bb      	ldrb	r3, [r7, #6]
 800b854:	2b06      	cmp	r3, #6
 800b856:	bf0c      	ite	eq
 800b858:	2301      	moveq	r3, #1
 800b85a:	2300      	movne	r3, #0
 800b85c:	73fb      	strb	r3, [r7, #15]

            break;
 800b85e:	e009      	b.n	800b874 <validateTransitionPublish+0xc0>

        case MQTTPubRecPending:

            /* When a session is reestablished, outgoing QoS2 publishes in state
             * #MQTTPubRecPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubRecPending;
 800b860:	79bb      	ldrb	r3, [r7, #6]
 800b862:	2b07      	cmp	r3, #7
 800b864:	bf0c      	ite	eq
 800b866:	2301      	moveq	r3, #1
 800b868:	2300      	movne	r3, #0
 800b86a:	73fb      	strb	r3, [r7, #15]

            break;
 800b86c:	e002      	b.n	800b874 <validateTransitionPublish+0xc0>

        default:
            /* For a PUBLISH, we should not start from any other state. */
            break;
 800b86e:	bf00      	nop
 800b870:	e000      	b.n	800b874 <validateTransitionPublish+0xc0>
            break;
 800b872:	bf00      	nop
    }

    return isValid;
 800b874:	7bfb      	ldrb	r3, [r7, #15]
}
 800b876:	4618      	mov	r0, r3
 800b878:	3710      	adds	r7, #16
 800b87a:	46bd      	mov	sp, r7
 800b87c:	bc90      	pop	{r4, r7}
 800b87e:	4770      	bx	lr

0800b880 <validateTransitionAck>:

/*-----------------------------------------------------------*/

static bool validateTransitionAck( MQTTPublishState_t currentState,
                                   MQTTPublishState_t newState )
{
 800b880:	b480      	push	{r7}
 800b882:	b085      	sub	sp, #20
 800b884:	af00      	add	r7, sp, #0
 800b886:	4603      	mov	r3, r0
 800b888:	460a      	mov	r2, r1
 800b88a:	71fb      	strb	r3, [r7, #7]
 800b88c:	4613      	mov	r3, r2
 800b88e:	71bb      	strb	r3, [r7, #6]
    bool isValid = false;
 800b890:	2300      	movs	r3, #0
 800b892:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800b894:	79fb      	ldrb	r3, [r7, #7]
 800b896:	3b02      	subs	r3, #2
 800b898:	2b07      	cmp	r3, #7
 800b89a:	d85c      	bhi.n	800b956 <validateTransitionAck+0xd6>
 800b89c:	a201      	add	r2, pc, #4	@ (adr r2, 800b8a4 <validateTransitionAck+0x24>)
 800b89e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8a2:	bf00      	nop
 800b8a4:	0800b8c5 	.word	0x0800b8c5
 800b8a8:	0800b8d3 	.word	0x0800b8d3
 800b8ac:	0800b92b 	.word	0x0800b92b
 800b8b0:	0800b8ff 	.word	0x0800b8ff
 800b8b4:	0800b8c5 	.word	0x0800b8c5
 800b8b8:	0800b91d 	.word	0x0800b91d
 800b8bc:	0800b8e1 	.word	0x0800b8e1
 800b8c0:	0800b939 	.word	0x0800b939
    {
        case MQTTPubAckSend:
        /* Incoming publish, QoS 1. */
        case MQTTPubAckPending:
            /* Outgoing publish, QoS 1. */
            isValid = newState == MQTTPublishDone;
 800b8c4:	79bb      	ldrb	r3, [r7, #6]
 800b8c6:	2b0a      	cmp	r3, #10
 800b8c8:	bf0c      	ite	eq
 800b8ca:	2301      	moveq	r3, #1
 800b8cc:	2300      	movne	r3, #0
 800b8ce:	73fb      	strb	r3, [r7, #15]
            break;
 800b8d0:	e042      	b.n	800b958 <validateTransitionAck+0xd8>

        case MQTTPubRecSend:
            /* Incoming publish, QoS 2. */
            isValid = newState == MQTTPubRelPending;
 800b8d2:	79bb      	ldrb	r3, [r7, #6]
 800b8d4:	2b08      	cmp	r3, #8
 800b8d6:	bf0c      	ite	eq
 800b8d8:	2301      	moveq	r3, #1
 800b8da:	2300      	movne	r3, #0
 800b8dc:	73fb      	strb	r3, [r7, #15]
            break;
 800b8de:	e03b      	b.n	800b958 <validateTransitionAck+0xd8>
             *    5. MQTT broker resent the un-acked publish.
             *    6. Publish is received when publish record state is in
             *       MQTTPubRelPending.
             *    7. Sending out a PUBREC will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPubCompSend ) ||
 800b8e0:	79bb      	ldrb	r3, [r7, #6]
 800b8e2:	2b05      	cmp	r3, #5
 800b8e4:	d002      	beq.n	800b8ec <validateTransitionAck+0x6c>
 800b8e6:	79bb      	ldrb	r3, [r7, #6]
 800b8e8:	2b08      	cmp	r3, #8
 800b8ea:	d101      	bne.n	800b8f0 <validateTransitionAck+0x70>
 800b8ec:	2301      	movs	r3, #1
 800b8ee:	e000      	b.n	800b8f2 <validateTransitionAck+0x72>
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	73fb      	strb	r3, [r7, #15]
 800b8f4:	7bfb      	ldrb	r3, [r7, #15]
 800b8f6:	f003 0301 	and.w	r3, r3, #1
 800b8fa:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubRelPending );
            break;
 800b8fc:	e02c      	b.n	800b958 <validateTransitionAck+0xd8>
             *       for an incoming PUBREL.
             *    2. Reestablished an MQTT session.
             *    3. MQTT broker resent the un-acked PUBREL.
             *    4. Receiving the PUBREL again will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800b8fe:	79bb      	ldrb	r3, [r7, #6]
 800b900:	2b0a      	cmp	r3, #10
 800b902:	d002      	beq.n	800b90a <validateTransitionAck+0x8a>
 800b904:	79bb      	ldrb	r3, [r7, #6]
 800b906:	2b05      	cmp	r3, #5
 800b908:	d101      	bne.n	800b90e <validateTransitionAck+0x8e>
 800b90a:	2301      	movs	r3, #1
 800b90c:	e000      	b.n	800b910 <validateTransitionAck+0x90>
 800b90e:	2300      	movs	r3, #0
 800b910:	73fb      	strb	r3, [r7, #15]
 800b912:	7bfb      	ldrb	r3, [r7, #15]
 800b914:	f003 0301 	and.w	r3, r3, #1
 800b918:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompSend );
            break;
 800b91a:	e01d      	b.n	800b958 <validateTransitionAck+0xd8>

        case MQTTPubRecPending:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubRelSend;
 800b91c:	79bb      	ldrb	r3, [r7, #6]
 800b91e:	2b04      	cmp	r3, #4
 800b920:	bf0c      	ite	eq
 800b922:	2301      	moveq	r3, #1
 800b924:	2300      	movne	r3, #0
 800b926:	73fb      	strb	r3, [r7, #15]
            break;
 800b928:	e016      	b.n	800b958 <validateTransitionAck+0xd8>

        case MQTTPubRelSend:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubCompPending;
 800b92a:	79bb      	ldrb	r3, [r7, #6]
 800b92c:	2b09      	cmp	r3, #9
 800b92e:	bf0c      	ite	eq
 800b930:	2301      	moveq	r3, #1
 800b932:	2300      	movne	r3, #0
 800b934:	73fb      	strb	r3, [r7, #15]
            break;
 800b936:	e00f      	b.n	800b958 <validateTransitionAck+0xd8>
             *    1. A TCP connection failure happened before receiving a PUBCOMP
             *       for an outgoing PUBREL.
             *    2. An MQTT session is reestablished.
             *    3. Resending the un-acked PUBREL results in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800b938:	79bb      	ldrb	r3, [r7, #6]
 800b93a:	2b0a      	cmp	r3, #10
 800b93c:	d002      	beq.n	800b944 <validateTransitionAck+0xc4>
 800b93e:	79bb      	ldrb	r3, [r7, #6]
 800b940:	2b09      	cmp	r3, #9
 800b942:	d101      	bne.n	800b948 <validateTransitionAck+0xc8>
 800b944:	2301      	movs	r3, #1
 800b946:	e000      	b.n	800b94a <validateTransitionAck+0xca>
 800b948:	2300      	movs	r3, #0
 800b94a:	73fb      	strb	r3, [r7, #15]
 800b94c:	7bfb      	ldrb	r3, [r7, #15]
 800b94e:	f003 0301 	and.w	r3, r3, #1
 800b952:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompPending );
            break;
 800b954:	e000      	b.n	800b958 <validateTransitionAck+0xd8>
             *    have been in this state.
             * 3. MQTTStateNull - If an ack was sent/received the record should
             *    exist.
             * 4. Any other state is invalid.
             */
            break;
 800b956:	bf00      	nop
    }

    return isValid;
 800b958:	7bfb      	ldrb	r3, [r7, #15]
}
 800b95a:	4618      	mov	r0, r3
 800b95c:	3714      	adds	r7, #20
 800b95e:	46bd      	mov	sp, r7
 800b960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b964:	4770      	bx	lr
 800b966:	bf00      	nop

0800b968 <isPublishOutgoing>:

/*-----------------------------------------------------------*/

static bool isPublishOutgoing( MQTTPubAckType_t packetType,
                               MQTTStateOperation_t opType )
{
 800b968:	b480      	push	{r7}
 800b96a:	b085      	sub	sp, #20
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	4603      	mov	r3, r0
 800b970:	460a      	mov	r2, r1
 800b972:	71fb      	strb	r3, [r7, #7]
 800b974:	4613      	mov	r3, r2
 800b976:	71bb      	strb	r3, [r7, #6]
    bool isOutgoing = false;
 800b978:	2300      	movs	r3, #0
 800b97a:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800b97c:	79fb      	ldrb	r3, [r7, #7]
 800b97e:	2b03      	cmp	r3, #3
 800b980:	d009      	beq.n	800b996 <isPublishOutgoing+0x2e>
 800b982:	2b03      	cmp	r3, #3
 800b984:	dc15      	bgt.n	800b9b2 <isPublishOutgoing+0x4a>
 800b986:	2b01      	cmp	r3, #1
 800b988:	dc02      	bgt.n	800b990 <isPublishOutgoing+0x28>
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	da03      	bge.n	800b996 <isPublishOutgoing+0x2e>
            isOutgoing = opType == MQTT_SEND;
            break;

        default:
            /* No other ack type. */
            break;
 800b98e:	e010      	b.n	800b9b2 <isPublishOutgoing+0x4a>
    switch( packetType )
 800b990:	2b02      	cmp	r3, #2
 800b992:	d007      	beq.n	800b9a4 <isPublishOutgoing+0x3c>
            break;
 800b994:	e00d      	b.n	800b9b2 <isPublishOutgoing+0x4a>
            isOutgoing = opType == MQTT_RECEIVE;
 800b996:	79bb      	ldrb	r3, [r7, #6]
 800b998:	2b01      	cmp	r3, #1
 800b99a:	bf0c      	ite	eq
 800b99c:	2301      	moveq	r3, #1
 800b99e:	2300      	movne	r3, #0
 800b9a0:	73fb      	strb	r3, [r7, #15]
            break;
 800b9a2:	e007      	b.n	800b9b4 <isPublishOutgoing+0x4c>
            isOutgoing = opType == MQTT_SEND;
 800b9a4:	79bb      	ldrb	r3, [r7, #6]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	bf0c      	ite	eq
 800b9aa:	2301      	moveq	r3, #1
 800b9ac:	2300      	movne	r3, #0
 800b9ae:	73fb      	strb	r3, [r7, #15]
            break;
 800b9b0:	e000      	b.n	800b9b4 <isPublishOutgoing+0x4c>
            break;
 800b9b2:	bf00      	nop
    }

    return isOutgoing;
 800b9b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	3714      	adds	r7, #20
 800b9ba:	46bd      	mov	sp, r7
 800b9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c0:	4770      	bx	lr
	...

0800b9c4 <findInRecord>:
static size_t findInRecord( const MQTTPubAckInfo_t * records,
                            size_t recordCount,
                            uint16_t packetId,
                            MQTTQoS_t * pQos,
                            MQTTPublishState_t * pCurrentState )
{
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	b086      	sub	sp, #24
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	60f8      	str	r0, [r7, #12]
 800b9cc:	60b9      	str	r1, [r7, #8]
 800b9ce:	603b      	str	r3, [r7, #0]
 800b9d0:	4613      	mov	r3, r2
 800b9d2:	80fb      	strh	r3, [r7, #6]
    size_t index = 0;
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	617b      	str	r3, [r7, #20]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800b9d8:	88fb      	ldrh	r3, [r7, #6]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d106      	bne.n	800b9ec <findInRecord+0x28>
 800b9de:	4b1b      	ldr	r3, [pc, #108]	@ (800ba4c <findInRecord+0x88>)
 800b9e0:	4a1b      	ldr	r2, [pc, #108]	@ (800ba50 <findInRecord+0x8c>)
 800b9e2:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 800b9e6:	481b      	ldr	r0, [pc, #108]	@ (800ba54 <findInRecord+0x90>)
 800b9e8:	f003 fdfe 	bl	800f5e8 <__assert_func>

    *pCurrentState = MQTTStateNull;
 800b9ec:	6a3b      	ldr	r3, [r7, #32]
 800b9ee:	2200      	movs	r2, #0
 800b9f0:	701a      	strb	r2, [r3, #0]

    for( index = 0; index < recordCount; index++ )
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	617b      	str	r3, [r7, #20]
 800b9f6:	e019      	b.n	800ba2c <findInRecord+0x68>
    {
        if( records[ index ].packetId == packetId )
 800b9f8:	697b      	ldr	r3, [r7, #20]
 800b9fa:	009b      	lsls	r3, r3, #2
 800b9fc:	68fa      	ldr	r2, [r7, #12]
 800b9fe:	4413      	add	r3, r2
 800ba00:	881b      	ldrh	r3, [r3, #0]
 800ba02:	88fa      	ldrh	r2, [r7, #6]
 800ba04:	429a      	cmp	r2, r3
 800ba06:	d10e      	bne.n	800ba26 <findInRecord+0x62>
        {
            *pQos = records[ index ].qos;
 800ba08:	697b      	ldr	r3, [r7, #20]
 800ba0a:	009b      	lsls	r3, r3, #2
 800ba0c:	68fa      	ldr	r2, [r7, #12]
 800ba0e:	4413      	add	r3, r2
 800ba10:	789a      	ldrb	r2, [r3, #2]
 800ba12:	683b      	ldr	r3, [r7, #0]
 800ba14:	701a      	strb	r2, [r3, #0]
            *pCurrentState = records[ index ].publishState;
 800ba16:	697b      	ldr	r3, [r7, #20]
 800ba18:	009b      	lsls	r3, r3, #2
 800ba1a:	68fa      	ldr	r2, [r7, #12]
 800ba1c:	4413      	add	r3, r2
 800ba1e:	78da      	ldrb	r2, [r3, #3]
 800ba20:	6a3b      	ldr	r3, [r7, #32]
 800ba22:	701a      	strb	r2, [r3, #0]
            break;
 800ba24:	e006      	b.n	800ba34 <findInRecord+0x70>
    for( index = 0; index < recordCount; index++ )
 800ba26:	697b      	ldr	r3, [r7, #20]
 800ba28:	3301      	adds	r3, #1
 800ba2a:	617b      	str	r3, [r7, #20]
 800ba2c:	697a      	ldr	r2, [r7, #20]
 800ba2e:	68bb      	ldr	r3, [r7, #8]
 800ba30:	429a      	cmp	r2, r3
 800ba32:	d3e1      	bcc.n	800b9f8 <findInRecord+0x34>
        }
    }

    if( index == recordCount )
 800ba34:	697a      	ldr	r2, [r7, #20]
 800ba36:	68bb      	ldr	r3, [r7, #8]
 800ba38:	429a      	cmp	r2, r3
 800ba3a:	d102      	bne.n	800ba42 <findInRecord+0x7e>
    {
        index = MQTT_INVALID_STATE_COUNT;
 800ba3c:	2300      	movs	r3, #0
 800ba3e:	43db      	mvns	r3, r3
 800ba40:	617b      	str	r3, [r7, #20]
    }

    return index;
 800ba42:	697b      	ldr	r3, [r7, #20]
}
 800ba44:	4618      	mov	r0, r3
 800ba46:	3718      	adds	r7, #24
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	bd80      	pop	{r7, pc}
 800ba4c:	08011fa4 	.word	0x08011fa4
 800ba50:	08012574 	.word	0x08012574
 800ba54:	08011fc8 	.word	0x08011fc8

0800ba58 <compactRecords>:

/*-----------------------------------------------------------*/

static void compactRecords( MQTTPubAckInfo_t * records,
                            size_t recordCount )
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b084      	sub	sp, #16
 800ba5c:	af00      	add	r7, sp, #0
 800ba5e:	6078      	str	r0, [r7, #4]
 800ba60:	6039      	str	r1, [r7, #0]
    size_t index = 0;
 800ba62:	2300      	movs	r3, #0
 800ba64:	60fb      	str	r3, [r7, #12]
    size_t emptyIndex = MQTT_INVALID_STATE_COUNT;
 800ba66:	2300      	movs	r3, #0
 800ba68:	43db      	mvns	r3, r3
 800ba6a:	60bb      	str	r3, [r7, #8]

    assert( records != NULL );
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d150      	bne.n	800bb14 <compactRecords+0xbc>
 800ba72:	4b2d      	ldr	r3, [pc, #180]	@ (800bb28 <compactRecords+0xd0>)
 800ba74:	4a2d      	ldr	r2, [pc, #180]	@ (800bb2c <compactRecords+0xd4>)
 800ba76:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ba7a:	482d      	ldr	r0, [pc, #180]	@ (800bb30 <compactRecords+0xd8>)
 800ba7c:	f003 fdb4 	bl	800f5e8 <__assert_func>

    /* Find the empty spots and fill those with non empty values. */
    for( ; index < recordCount; index++ )
    {
        /* Find the first empty spot. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	009b      	lsls	r3, r3, #2
 800ba84:	687a      	ldr	r2, [r7, #4]
 800ba86:	4413      	add	r3, r2
 800ba88:	881b      	ldrh	r3, [r3, #0]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d107      	bne.n	800ba9e <compactRecords+0x46>
        {
            if( emptyIndex == MQTT_INVALID_STATE_COUNT )
 800ba8e:	2300      	movs	r3, #0
 800ba90:	43db      	mvns	r3, r3
 800ba92:	68ba      	ldr	r2, [r7, #8]
 800ba94:	429a      	cmp	r2, r3
 800ba96:	d13a      	bne.n	800bb0e <compactRecords+0xb6>
            {
                emptyIndex = index;
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	60bb      	str	r3, [r7, #8]
 800ba9c:	e037      	b.n	800bb0e <compactRecords+0xb6>
            }
        }
        else
        {
            if( emptyIndex != MQTT_INVALID_STATE_COUNT )
 800ba9e:	2300      	movs	r3, #0
 800baa0:	43db      	mvns	r3, r3
 800baa2:	68ba      	ldr	r2, [r7, #8]
 800baa4:	429a      	cmp	r2, r3
 800baa6:	d032      	beq.n	800bb0e <compactRecords+0xb6>
            {
                /* Copy over the contents at non empty index to empty index. */
                records[ emptyIndex ].packetId = records[ index ].packetId;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	009b      	lsls	r3, r3, #2
 800baac:	687a      	ldr	r2, [r7, #4]
 800baae:	441a      	add	r2, r3
 800bab0:	68bb      	ldr	r3, [r7, #8]
 800bab2:	009b      	lsls	r3, r3, #2
 800bab4:	6879      	ldr	r1, [r7, #4]
 800bab6:	440b      	add	r3, r1
 800bab8:	8812      	ldrh	r2, [r2, #0]
 800baba:	801a      	strh	r2, [r3, #0]
                records[ emptyIndex ].qos = records[ index ].qos;
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	009b      	lsls	r3, r3, #2
 800bac0:	687a      	ldr	r2, [r7, #4]
 800bac2:	441a      	add	r2, r3
 800bac4:	68bb      	ldr	r3, [r7, #8]
 800bac6:	009b      	lsls	r3, r3, #2
 800bac8:	6879      	ldr	r1, [r7, #4]
 800baca:	440b      	add	r3, r1
 800bacc:	7892      	ldrb	r2, [r2, #2]
 800bace:	709a      	strb	r2, [r3, #2]
                records[ emptyIndex ].publishState = records[ index ].publishState;
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	009b      	lsls	r3, r3, #2
 800bad4:	687a      	ldr	r2, [r7, #4]
 800bad6:	441a      	add	r2, r3
 800bad8:	68bb      	ldr	r3, [r7, #8]
 800bada:	009b      	lsls	r3, r3, #2
 800badc:	6879      	ldr	r1, [r7, #4]
 800bade:	440b      	add	r3, r1
 800bae0:	78d2      	ldrb	r2, [r2, #3]
 800bae2:	70da      	strb	r2, [r3, #3]

                /* Mark the record at current non empty index as invalid. */
                records[ index ].packetId = MQTT_PACKET_ID_INVALID;
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	009b      	lsls	r3, r3, #2
 800bae8:	687a      	ldr	r2, [r7, #4]
 800baea:	4413      	add	r3, r2
 800baec:	2200      	movs	r2, #0
 800baee:	801a      	strh	r2, [r3, #0]
                records[ index ].qos = MQTTQoS0;
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	009b      	lsls	r3, r3, #2
 800baf4:	687a      	ldr	r2, [r7, #4]
 800baf6:	4413      	add	r3, r2
 800baf8:	2200      	movs	r2, #0
 800bafa:	709a      	strb	r2, [r3, #2]
                records[ index ].publishState = MQTTStateNull;
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	009b      	lsls	r3, r3, #2
 800bb00:	687a      	ldr	r2, [r7, #4]
 800bb02:	4413      	add	r3, r2
 800bb04:	2200      	movs	r2, #0
 800bb06:	70da      	strb	r2, [r3, #3]

                /* Advance the emptyIndex. */
                emptyIndex++;
 800bb08:	68bb      	ldr	r3, [r7, #8]
 800bb0a:	3301      	adds	r3, #1
 800bb0c:	60bb      	str	r3, [r7, #8]
    for( ; index < recordCount; index++ )
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	3301      	adds	r3, #1
 800bb12:	60fb      	str	r3, [r7, #12]
 800bb14:	68fa      	ldr	r2, [r7, #12]
 800bb16:	683b      	ldr	r3, [r7, #0]
 800bb18:	429a      	cmp	r2, r3
 800bb1a:	d3b1      	bcc.n	800ba80 <compactRecords+0x28>
            }
        }
    }
}
 800bb1c:	bf00      	nop
 800bb1e:	bf00      	nop
 800bb20:	3710      	adds	r7, #16
 800bb22:	46bd      	mov	sp, r7
 800bb24:	bd80      	pop	{r7, pc}
 800bb26:	bf00      	nop
 800bb28:	08011ff8 	.word	0x08011ff8
 800bb2c:	08012584 	.word	0x08012584
 800bb30:	08011fc8 	.word	0x08011fc8

0800bb34 <addRecord>:
static MQTTStatus_t addRecord( MQTTPubAckInfo_t * records,
                               size_t recordCount,
                               uint16_t packetId,
                               MQTTQoS_t qos,
                               MQTTPublishState_t publishState )
{
 800bb34:	b580      	push	{r7, lr}
 800bb36:	b088      	sub	sp, #32
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	60f8      	str	r0, [r7, #12]
 800bb3c:	60b9      	str	r1, [r7, #8]
 800bb3e:	4611      	mov	r1, r2
 800bb40:	461a      	mov	r2, r3
 800bb42:	460b      	mov	r3, r1
 800bb44:	80fb      	strh	r3, [r7, #6]
 800bb46:	4613      	mov	r3, r2
 800bb48:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTNoMemory;
 800bb4a:	2302      	movs	r3, #2
 800bb4c:	77fb      	strb	r3, [r7, #31]
    int32_t index = 0;
 800bb4e:	2300      	movs	r3, #0
 800bb50:	61bb      	str	r3, [r7, #24]
    size_t availableIndex = recordCount;
 800bb52:	68bb      	ldr	r3, [r7, #8]
 800bb54:	617b      	str	r3, [r7, #20]
    bool validEntryFound = false;
 800bb56:	2300      	movs	r3, #0
 800bb58:	74fb      	strb	r3, [r7, #19]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800bb5a:	88fb      	ldrh	r3, [r7, #6]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d106      	bne.n	800bb6e <addRecord+0x3a>
 800bb60:	4b32      	ldr	r3, [pc, #200]	@ (800bc2c <addRecord+0xf8>)
 800bb62:	4a33      	ldr	r2, [pc, #204]	@ (800bc30 <addRecord+0xfc>)
 800bb64:	f240 210d 	movw	r1, #525	@ 0x20d
 800bb68:	4832      	ldr	r0, [pc, #200]	@ (800bc34 <addRecord+0x100>)
 800bb6a:	f003 fd3d 	bl	800f5e8 <__assert_func>
    assert( qos != MQTTQoS0 );
 800bb6e:	797b      	ldrb	r3, [r7, #5]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d106      	bne.n	800bb82 <addRecord+0x4e>
 800bb74:	4b30      	ldr	r3, [pc, #192]	@ (800bc38 <addRecord+0x104>)
 800bb76:	4a2e      	ldr	r2, [pc, #184]	@ (800bc30 <addRecord+0xfc>)
 800bb78:	f240 210e 	movw	r1, #526	@ 0x20e
 800bb7c:	482d      	ldr	r0, [pc, #180]	@ (800bc34 <addRecord+0x100>)
 800bb7e:	f003 fd33 	bl	800f5e8 <__assert_func>

    /* Check if we have to compact the records. This is known by checking if
     * the last spot in the array is filled. */
    if( records[ recordCount - 1U ].packetId != MQTT_PACKET_ID_INVALID )
 800bb82:	68bb      	ldr	r3, [r7, #8]
 800bb84:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bb88:	3b01      	subs	r3, #1
 800bb8a:	009b      	lsls	r3, r3, #2
 800bb8c:	68fa      	ldr	r2, [r7, #12]
 800bb8e:	4413      	add	r3, r2
 800bb90:	881b      	ldrh	r3, [r3, #0]
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d003      	beq.n	800bb9e <addRecord+0x6a>
    {
        compactRecords( records, recordCount );
 800bb96:	68b9      	ldr	r1, [r7, #8]
 800bb98:	68f8      	ldr	r0, [r7, #12]
 800bb9a:	f7ff ff5d 	bl	800ba58 <compactRecords>

    /* Start from end so first available index will be populated.
     * Available index is always found after the last element in the records.
     * This is to make sure the relative order of the records in order to meet
     * the message ordering requirement of MQTT spec 3.1.1. */
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800bb9e:	68bb      	ldr	r3, [r7, #8]
 800bba0:	3b01      	subs	r3, #1
 800bba2:	61bb      	str	r3, [r7, #24]
 800bba4:	e021      	b.n	800bbea <addRecord+0xb6>
    {
        /* Available index is only found after packet at the highest index. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800bba6:	69bb      	ldr	r3, [r7, #24]
 800bba8:	009b      	lsls	r3, r3, #2
 800bbaa:	68fa      	ldr	r2, [r7, #12]
 800bbac:	4413      	add	r3, r2
 800bbae:	881b      	ldrh	r3, [r3, #0]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d108      	bne.n	800bbc6 <addRecord+0x92>
        {
            if( validEntryFound == false )
 800bbb4:	7cfb      	ldrb	r3, [r7, #19]
 800bbb6:	f083 0301 	eor.w	r3, r3, #1
 800bbba:	b2db      	uxtb	r3, r3
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d011      	beq.n	800bbe4 <addRecord+0xb0>
            {
                availableIndex = ( size_t ) index;
 800bbc0:	69bb      	ldr	r3, [r7, #24]
 800bbc2:	617b      	str	r3, [r7, #20]
 800bbc4:	e00e      	b.n	800bbe4 <addRecord+0xb0>
            }
        }
        else
        {
            /* A non-empty spot found in the records. */
            validEntryFound = true;
 800bbc6:	2301      	movs	r3, #1
 800bbc8:	74fb      	strb	r3, [r7, #19]

            if( records[ index ].packetId == packetId )
 800bbca:	69bb      	ldr	r3, [r7, #24]
 800bbcc:	009b      	lsls	r3, r3, #2
 800bbce:	68fa      	ldr	r2, [r7, #12]
 800bbd0:	4413      	add	r3, r2
 800bbd2:	881b      	ldrh	r3, [r3, #0]
 800bbd4:	88fa      	ldrh	r2, [r7, #6]
 800bbd6:	429a      	cmp	r2, r3
 800bbd8:	d104      	bne.n	800bbe4 <addRecord+0xb0>
                /* Collision. */
                LogError( ( "Collision when adding PacketID=%u at index=%d.",
                            ( unsigned int ) packetId,
                            ( int ) index ) );

                status = MQTTStateCollision;
 800bbda:	2309      	movs	r3, #9
 800bbdc:	77fb      	strb	r3, [r7, #31]
                availableIndex = recordCount;
 800bbde:	68bb      	ldr	r3, [r7, #8]
 800bbe0:	617b      	str	r3, [r7, #20]
                break;
 800bbe2:	e005      	b.n	800bbf0 <addRecord+0xbc>
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800bbe4:	69bb      	ldr	r3, [r7, #24]
 800bbe6:	3b01      	subs	r3, #1
 800bbe8:	61bb      	str	r3, [r7, #24]
 800bbea:	69bb      	ldr	r3, [r7, #24]
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	dada      	bge.n	800bba6 <addRecord+0x72>
            }
        }
    }

    if( availableIndex < recordCount )
 800bbf0:	697a      	ldr	r2, [r7, #20]
 800bbf2:	68bb      	ldr	r3, [r7, #8]
 800bbf4:	429a      	cmp	r2, r3
 800bbf6:	d214      	bcs.n	800bc22 <addRecord+0xee>
    {
        records[ availableIndex ].packetId = packetId;
 800bbf8:	697b      	ldr	r3, [r7, #20]
 800bbfa:	009b      	lsls	r3, r3, #2
 800bbfc:	68fa      	ldr	r2, [r7, #12]
 800bbfe:	4413      	add	r3, r2
 800bc00:	88fa      	ldrh	r2, [r7, #6]
 800bc02:	801a      	strh	r2, [r3, #0]
        records[ availableIndex ].qos = qos;
 800bc04:	697b      	ldr	r3, [r7, #20]
 800bc06:	009b      	lsls	r3, r3, #2
 800bc08:	68fa      	ldr	r2, [r7, #12]
 800bc0a:	4413      	add	r3, r2
 800bc0c:	797a      	ldrb	r2, [r7, #5]
 800bc0e:	709a      	strb	r2, [r3, #2]
        records[ availableIndex ].publishState = publishState;
 800bc10:	697b      	ldr	r3, [r7, #20]
 800bc12:	009b      	lsls	r3, r3, #2
 800bc14:	68fa      	ldr	r2, [r7, #12]
 800bc16:	4413      	add	r3, r2
 800bc18:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800bc1c:	70da      	strb	r2, [r3, #3]
        status = MQTTSuccess;
 800bc1e:	2300      	movs	r3, #0
 800bc20:	77fb      	strb	r3, [r7, #31]
    }

    return status;
 800bc22:	7ffb      	ldrb	r3, [r7, #31]
}
 800bc24:	4618      	mov	r0, r3
 800bc26:	3720      	adds	r7, #32
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	bd80      	pop	{r7, pc}
 800bc2c:	08011fa4 	.word	0x08011fa4
 800bc30:	08012594 	.word	0x08012594
 800bc34:	08011fc8 	.word	0x08011fc8
 800bc38:	08012008 	.word	0x08012008

0800bc3c <updateRecord>:

static void updateRecord( MQTTPubAckInfo_t * records,
                          size_t recordIndex,
                          MQTTPublishState_t newState,
                          bool shouldDelete )
{
 800bc3c:	b580      	push	{r7, lr}
 800bc3e:	b084      	sub	sp, #16
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	60f8      	str	r0, [r7, #12]
 800bc44:	60b9      	str	r1, [r7, #8]
 800bc46:	4611      	mov	r1, r2
 800bc48:	461a      	mov	r2, r3
 800bc4a:	460b      	mov	r3, r1
 800bc4c:	71fb      	strb	r3, [r7, #7]
 800bc4e:	4613      	mov	r3, r2
 800bc50:	71bb      	strb	r3, [r7, #6]
    assert( records != NULL );
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d106      	bne.n	800bc66 <updateRecord+0x2a>
 800bc58:	4b13      	ldr	r3, [pc, #76]	@ (800bca8 <updateRecord+0x6c>)
 800bc5a:	4a14      	ldr	r2, [pc, #80]	@ (800bcac <updateRecord+0x70>)
 800bc5c:	f240 214a 	movw	r1, #586	@ 0x24a
 800bc60:	4813      	ldr	r0, [pc, #76]	@ (800bcb0 <updateRecord+0x74>)
 800bc62:	f003 fcc1 	bl	800f5e8 <__assert_func>

    if( shouldDelete == true )
 800bc66:	79bb      	ldrb	r3, [r7, #6]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d012      	beq.n	800bc92 <updateRecord+0x56>
    {
        /* Mark the record as invalid. */
        records[ recordIndex ].packetId = MQTT_PACKET_ID_INVALID;
 800bc6c:	68bb      	ldr	r3, [r7, #8]
 800bc6e:	009b      	lsls	r3, r3, #2
 800bc70:	68fa      	ldr	r2, [r7, #12]
 800bc72:	4413      	add	r3, r2
 800bc74:	2200      	movs	r2, #0
 800bc76:	801a      	strh	r2, [r3, #0]
        records[ recordIndex ].qos = MQTTQoS0;
 800bc78:	68bb      	ldr	r3, [r7, #8]
 800bc7a:	009b      	lsls	r3, r3, #2
 800bc7c:	68fa      	ldr	r2, [r7, #12]
 800bc7e:	4413      	add	r3, r2
 800bc80:	2200      	movs	r2, #0
 800bc82:	709a      	strb	r2, [r3, #2]
        records[ recordIndex ].publishState = MQTTStateNull;
 800bc84:	68bb      	ldr	r3, [r7, #8]
 800bc86:	009b      	lsls	r3, r3, #2
 800bc88:	68fa      	ldr	r2, [r7, #12]
 800bc8a:	4413      	add	r3, r2
 800bc8c:	2200      	movs	r2, #0
 800bc8e:	70da      	strb	r2, [r3, #3]
    }
    else
    {
        records[ recordIndex ].publishState = newState;
    }
}
 800bc90:	e005      	b.n	800bc9e <updateRecord+0x62>
        records[ recordIndex ].publishState = newState;
 800bc92:	68bb      	ldr	r3, [r7, #8]
 800bc94:	009b      	lsls	r3, r3, #2
 800bc96:	68fa      	ldr	r2, [r7, #12]
 800bc98:	4413      	add	r3, r2
 800bc9a:	79fa      	ldrb	r2, [r7, #7]
 800bc9c:	70da      	strb	r2, [r3, #3]
}
 800bc9e:	bf00      	nop
 800bca0:	3710      	adds	r7, #16
 800bca2:	46bd      	mov	sp, r7
 800bca4:	bd80      	pop	{r7, pc}
 800bca6:	bf00      	nop
 800bca8:	08011ff8 	.word	0x08011ff8
 800bcac:	080125a0 	.word	0x080125a0
 800bcb0:	08011fc8 	.word	0x08011fc8

0800bcb4 <stateSelect>:
/*-----------------------------------------------------------*/

static uint16_t stateSelect( const MQTTContext_t * pMqttContext,
                             uint16_t searchStates,
                             MQTTStateCursor_t * pCursor )
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b088      	sub	sp, #32
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	60f8      	str	r0, [r7, #12]
 800bcbc:	460b      	mov	r3, r1
 800bcbe:	607a      	str	r2, [r7, #4]
 800bcc0:	817b      	strh	r3, [r7, #10]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	83fb      	strh	r3, [r7, #30]
    uint16_t outgoingStates = 0U;
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	83bb      	strh	r3, [r7, #28]
    const MQTTPubAckInfo_t * records = NULL;
 800bcca:	2300      	movs	r3, #0
 800bccc:	61bb      	str	r3, [r7, #24]
    size_t maxCount;
    bool stateCheck = false;
 800bcce:	2300      	movs	r3, #0
 800bcd0:	75fb      	strb	r3, [r7, #23]

    assert( pMqttContext != NULL );
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d106      	bne.n	800bce6 <stateSelect+0x32>
 800bcd8:	4b43      	ldr	r3, [pc, #268]	@ (800bde8 <stateSelect+0x134>)
 800bcda:	4a44      	ldr	r2, [pc, #272]	@ (800bdec <stateSelect+0x138>)
 800bcdc:	f240 2165 	movw	r1, #613	@ 0x265
 800bce0:	4843      	ldr	r0, [pc, #268]	@ (800bdf0 <stateSelect+0x13c>)
 800bce2:	f003 fc81 	bl	800f5e8 <__assert_func>
    assert( searchStates != 0U );
 800bce6:	897b      	ldrh	r3, [r7, #10]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d106      	bne.n	800bcfa <stateSelect+0x46>
 800bcec:	4b41      	ldr	r3, [pc, #260]	@ (800bdf4 <stateSelect+0x140>)
 800bcee:	4a3f      	ldr	r2, [pc, #252]	@ (800bdec <stateSelect+0x138>)
 800bcf0:	f240 2166 	movw	r1, #614	@ 0x266
 800bcf4:	483e      	ldr	r0, [pc, #248]	@ (800bdf0 <stateSelect+0x13c>)
 800bcf6:	f003 fc77 	bl	800f5e8 <__assert_func>
    assert( pCursor != NULL );
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d106      	bne.n	800bd0e <stateSelect+0x5a>
 800bd00:	4b3d      	ldr	r3, [pc, #244]	@ (800bdf8 <stateSelect+0x144>)
 800bd02:	4a3a      	ldr	r2, [pc, #232]	@ (800bdec <stateSelect+0x138>)
 800bd04:	f240 2167 	movw	r1, #615	@ 0x267
 800bd08:	4839      	ldr	r0, [pc, #228]	@ (800bdf0 <stateSelect+0x13c>)
 800bd0a:	f003 fc6d 	bl	800f5e8 <__assert_func>

    /* Create a bit map with all the outgoing publish states. */
    UINT16_SET_BIT( outgoingStates, MQTTPublishSend );
 800bd0e:	8bbb      	ldrh	r3, [r7, #28]
 800bd10:	f043 0302 	orr.w	r3, r3, #2
 800bd14:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubAckPending );
 800bd16:	8bbb      	ldrh	r3, [r7, #28]
 800bd18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd1c:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRecPending );
 800bd1e:	8bbb      	ldrh	r3, [r7, #28]
 800bd20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd24:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRelSend );
 800bd26:	8bbb      	ldrh	r3, [r7, #28]
 800bd28:	f043 0310 	orr.w	r3, r3, #16
 800bd2c:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubCompPending );
 800bd2e:	8bbb      	ldrh	r3, [r7, #28]
 800bd30:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800bd34:	83bb      	strh	r3, [r7, #28]

    /* Only outgoing publish records need to be searched. */
    assert( ( outgoingStates & searchStates ) > 0U );
 800bd36:	8bba      	ldrh	r2, [r7, #28]
 800bd38:	897b      	ldrh	r3, [r7, #10]
 800bd3a:	4013      	ands	r3, r2
 800bd3c:	b29b      	uxth	r3, r3
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d106      	bne.n	800bd50 <stateSelect+0x9c>
 800bd42:	4b2e      	ldr	r3, [pc, #184]	@ (800bdfc <stateSelect+0x148>)
 800bd44:	4a29      	ldr	r2, [pc, #164]	@ (800bdec <stateSelect+0x138>)
 800bd46:	f240 2171 	movw	r1, #625	@ 0x271
 800bd4a:	4829      	ldr	r0, [pc, #164]	@ (800bdf0 <stateSelect+0x13c>)
 800bd4c:	f003 fc4c 	bl	800f5e8 <__assert_func>
    assert( ( ~outgoingStates & searchStates ) == 0U );
 800bd50:	8bbb      	ldrh	r3, [r7, #28]
 800bd52:	43da      	mvns	r2, r3
 800bd54:	897b      	ldrh	r3, [r7, #10]
 800bd56:	4013      	ands	r3, r2
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d006      	beq.n	800bd6a <stateSelect+0xb6>
 800bd5c:	4b28      	ldr	r3, [pc, #160]	@ (800be00 <stateSelect+0x14c>)
 800bd5e:	4a23      	ldr	r2, [pc, #140]	@ (800bdec <stateSelect+0x138>)
 800bd60:	f240 2172 	movw	r1, #626	@ 0x272
 800bd64:	4822      	ldr	r0, [pc, #136]	@ (800bdf0 <stateSelect+0x13c>)
 800bd66:	f003 fc3f 	bl	800f5e8 <__assert_func>

    records = pMqttContext->outgoingPublishRecords;
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	61bb      	str	r3, [r7, #24]
    maxCount = pMqttContext->outgoingPublishRecordMaxCount;
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	689b      	ldr	r3, [r3, #8]
 800bd74:	613b      	str	r3, [r7, #16]

    while( *pCursor < maxCount )
 800bd76:	e02d      	b.n	800bdd4 <stateSelect+0x120>
    {
        /* Check if any of the search states are present. */
        stateCheck = UINT16_CHECK_BIT( searchStates, records[ *pCursor ].publishState );
 800bd78:	897a      	ldrh	r2, [r7, #10]
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	009b      	lsls	r3, r3, #2
 800bd80:	69b9      	ldr	r1, [r7, #24]
 800bd82:	440b      	add	r3, r1
 800bd84:	78db      	ldrb	r3, [r3, #3]
 800bd86:	4619      	mov	r1, r3
 800bd88:	2301      	movs	r3, #1
 800bd8a:	408b      	lsls	r3, r1
 800bd8c:	401a      	ands	r2, r3
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	009b      	lsls	r3, r3, #2
 800bd94:	69b9      	ldr	r1, [r7, #24]
 800bd96:	440b      	add	r3, r1
 800bd98:	78db      	ldrb	r3, [r3, #3]
 800bd9a:	4619      	mov	r1, r3
 800bd9c:	2301      	movs	r3, #1
 800bd9e:	408b      	lsls	r3, r1
 800bda0:	429a      	cmp	r2, r3
 800bda2:	bf0c      	ite	eq
 800bda4:	2301      	moveq	r3, #1
 800bda6:	2300      	movne	r3, #0
 800bda8:	75fb      	strb	r3, [r7, #23]

        if( stateCheck == true )
 800bdaa:	7dfb      	ldrb	r3, [r7, #23]
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d00c      	beq.n	800bdca <stateSelect+0x116>
        {
            packetId = records[ *pCursor ].packetId;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	009b      	lsls	r3, r3, #2
 800bdb6:	69ba      	ldr	r2, [r7, #24]
 800bdb8:	4413      	add	r3, r2
 800bdba:	881b      	ldrh	r3, [r3, #0]
 800bdbc:	83fb      	strh	r3, [r7, #30]
            ( *pCursor )++;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	1c5a      	adds	r2, r3, #1
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	601a      	str	r2, [r3, #0]
            break;
 800bdc8:	e009      	b.n	800bdde <stateSelect+0x12a>
        }

        ( *pCursor )++;
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	1c5a      	adds	r2, r3, #1
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	601a      	str	r2, [r3, #0]
    while( *pCursor < maxCount )
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	693a      	ldr	r2, [r7, #16]
 800bdda:	429a      	cmp	r2, r3
 800bddc:	d8cc      	bhi.n	800bd78 <stateSelect+0xc4>
    }

    return packetId;
 800bdde:	8bfb      	ldrh	r3, [r7, #30]
}
 800bde0:	4618      	mov	r0, r3
 800bde2:	3720      	adds	r7, #32
 800bde4:	46bd      	mov	sp, r7
 800bde6:	bd80      	pop	{r7, pc}
 800bde8:	08012018 	.word	0x08012018
 800bdec:	080125b0 	.word	0x080125b0
 800bdf0:	08011fc8 	.word	0x08011fc8
 800bdf4:	08012030 	.word	0x08012030
 800bdf8:	08012044 	.word	0x08012044
 800bdfc:	08012054 	.word	0x08012054
 800be00:	0801207c 	.word	0x0801207c

0800be04 <MQTT_CalculateStateAck>:
/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStateAck( MQTTPubAckType_t packetType,
                                           MQTTStateOperation_t opType,
                                           MQTTQoS_t qos )
{
 800be04:	b480      	push	{r7}
 800be06:	b085      	sub	sp, #20
 800be08:	af00      	add	r7, sp, #0
 800be0a:	4603      	mov	r3, r0
 800be0c:	71fb      	strb	r3, [r7, #7]
 800be0e:	460b      	mov	r3, r1
 800be10:	71bb      	strb	r3, [r7, #6]
 800be12:	4613      	mov	r3, r2
 800be14:	717b      	strb	r3, [r7, #5]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800be16:	2300      	movs	r3, #0
 800be18:	73fb      	strb	r3, [r7, #15]
    /* There are more QoS2 cases than QoS1, so initialize to that. */
    bool qosValid = qos == MQTTQoS2;
 800be1a:	797b      	ldrb	r3, [r7, #5]
 800be1c:	2b02      	cmp	r3, #2
 800be1e:	bf0c      	ite	eq
 800be20:	2301      	moveq	r3, #1
 800be22:	2300      	movne	r3, #0
 800be24:	73bb      	strb	r3, [r7, #14]

    switch( packetType )
 800be26:	79fb      	ldrb	r3, [r7, #7]
 800be28:	2b03      	cmp	r3, #3
 800be2a:	d827      	bhi.n	800be7c <MQTT_CalculateStateAck+0x78>
 800be2c:	a201      	add	r2, pc, #4	@ (adr r2, 800be34 <MQTT_CalculateStateAck+0x30>)
 800be2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be32:	bf00      	nop
 800be34:	0800be45 	.word	0x0800be45
 800be38:	0800be57 	.word	0x0800be57
 800be3c:	0800be67 	.word	0x0800be67
 800be40:	0800be77 	.word	0x0800be77
    {
        case MQTTPuback:
            qosValid = qos == MQTTQoS1;
 800be44:	797b      	ldrb	r3, [r7, #5]
 800be46:	2b01      	cmp	r3, #1
 800be48:	bf0c      	ite	eq
 800be4a:	2301      	moveq	r3, #1
 800be4c:	2300      	movne	r3, #0
 800be4e:	73bb      	strb	r3, [r7, #14]
            calculatedState = MQTTPublishDone;
 800be50:	230a      	movs	r3, #10
 800be52:	73fb      	strb	r3, [r7, #15]
            break;
 800be54:	e013      	b.n	800be7e <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrec:

            /* Incoming publish: send PUBREC, PUBREL pending.
             * Outgoing publish: receive PUBREC, send PUBREL. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRelPending : MQTTPubRelSend;
 800be56:	79bb      	ldrb	r3, [r7, #6]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d101      	bne.n	800be60 <MQTT_CalculateStateAck+0x5c>
 800be5c:	2308      	movs	r3, #8
 800be5e:	e000      	b.n	800be62 <MQTT_CalculateStateAck+0x5e>
 800be60:	2304      	movs	r3, #4
 800be62:	73fb      	strb	r3, [r7, #15]
            break;
 800be64:	e00b      	b.n	800be7e <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrel:

            /* Incoming publish: receive PUBREL, send PUBCOMP.
             * Outgoing publish: send PUBREL, PUBCOMP pending. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubCompPending : MQTTPubCompSend;
 800be66:	79bb      	ldrb	r3, [r7, #6]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d101      	bne.n	800be70 <MQTT_CalculateStateAck+0x6c>
 800be6c:	2309      	movs	r3, #9
 800be6e:	e000      	b.n	800be72 <MQTT_CalculateStateAck+0x6e>
 800be70:	2305      	movs	r3, #5
 800be72:	73fb      	strb	r3, [r7, #15]
            break;
 800be74:	e003      	b.n	800be7e <MQTT_CalculateStateAck+0x7a>

        case MQTTPubcomp:
            calculatedState = MQTTPublishDone;
 800be76:	230a      	movs	r3, #10
 800be78:	73fb      	strb	r3, [r7, #15]
            break;
 800be7a:	e000      	b.n	800be7e <MQTT_CalculateStateAck+0x7a>

        default:
            /* No other ack type. */
            break;
 800be7c:	bf00      	nop
    }

    /* Sanity check, make sure ack and QoS agree. */
    if( qosValid == false )
 800be7e:	7bbb      	ldrb	r3, [r7, #14]
 800be80:	f083 0301 	eor.w	r3, r3, #1
 800be84:	b2db      	uxtb	r3, r3
 800be86:	2b00      	cmp	r3, #0
 800be88:	d001      	beq.n	800be8e <MQTT_CalculateStateAck+0x8a>
    {
        calculatedState = MQTTStateNull;
 800be8a:	2300      	movs	r3, #0
 800be8c:	73fb      	strb	r3, [r7, #15]
    }

    return calculatedState;
 800be8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800be90:	4618      	mov	r0, r3
 800be92:	3714      	adds	r7, #20
 800be94:	46bd      	mov	sp, r7
 800be96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9a:	4770      	bx	lr

0800be9c <updateStateAck>:
                                    size_t maxRecordCount,
                                    size_t recordIndex,
                                    uint16_t packetId,
                                    MQTTPublishState_t currentState,
                                    MQTTPublishState_t newState )
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b088      	sub	sp, #32
 800bea0:	af02      	add	r7, sp, #8
 800bea2:	60f8      	str	r0, [r7, #12]
 800bea4:	60b9      	str	r1, [r7, #8]
 800bea6:	607a      	str	r2, [r7, #4]
 800bea8:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTIllegalState;
 800beaa:	2308      	movs	r3, #8
 800beac:	75fb      	strb	r3, [r7, #23]
    bool shouldDeleteRecord = false;
 800beae:	2300      	movs	r3, #0
 800beb0:	75bb      	strb	r3, [r7, #22]
    bool isTransitionValid = false;
 800beb2:	2300      	movs	r3, #0
 800beb4:	757b      	strb	r3, [r7, #21]

    assert( records != NULL );
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d106      	bne.n	800beca <updateStateAck+0x2e>
 800bebc:	4b22      	ldr	r3, [pc, #136]	@ (800bf48 <updateStateAck+0xac>)
 800bebe:	4a23      	ldr	r2, [pc, #140]	@ (800bf4c <updateStateAck+0xb0>)
 800bec0:	f240 21c7 	movw	r1, #711	@ 0x2c7
 800bec4:	4822      	ldr	r0, [pc, #136]	@ (800bf50 <updateStateAck+0xb4>)
 800bec6:	f003 fb8f 	bl	800f5e8 <__assert_func>

    /* Record to be deleted if the state transition is completed or if a PUBREC
     * is received for an outgoing QoS2 publish. When a PUBREC is received,
     * record is deleted and added back to the end of the records to maintain
     * ordering for PUBRELs. */
    shouldDeleteRecord = ( newState == MQTTPublishDone ) || ( newState == MQTTPubRelSend );
 800beca:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bece:	2b0a      	cmp	r3, #10
 800bed0:	d003      	beq.n	800beda <updateStateAck+0x3e>
 800bed2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bed6:	2b04      	cmp	r3, #4
 800bed8:	d101      	bne.n	800bede <updateStateAck+0x42>
 800beda:	2301      	movs	r3, #1
 800bedc:	e000      	b.n	800bee0 <updateStateAck+0x44>
 800bede:	2300      	movs	r3, #0
 800bee0:	75bb      	strb	r3, [r7, #22]
 800bee2:	7dbb      	ldrb	r3, [r7, #22]
 800bee4:	f003 0301 	and.w	r3, r3, #1
 800bee8:	75bb      	strb	r3, [r7, #22]
    isTransitionValid = validateTransitionAck( currentState, newState );
 800beea:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800beee:	f897 3020 	ldrb.w	r3, [r7, #32]
 800bef2:	4611      	mov	r1, r2
 800bef4:	4618      	mov	r0, r3
 800bef6:	f7ff fcc3 	bl	800b880 <validateTransitionAck>
 800befa:	4603      	mov	r3, r0
 800befc:	757b      	strb	r3, [r7, #21]

    if( isTransitionValid == true )
 800befe:	7d7b      	ldrb	r3, [r7, #21]
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d01c      	beq.n	800bf3e <updateStateAck+0xa2>
    {
        status = MQTTSuccess;
 800bf04:	2300      	movs	r3, #0
 800bf06:	75fb      	strb	r3, [r7, #23]

        /* Update record for acks. When sending or receiving acks for packets that
         * are resent during a session reestablishment, the new state and
         * current state can be the same. No update of record required in that case. */
        if( currentState != newState )
 800bf08:	f897 2020 	ldrb.w	r2, [r7, #32]
 800bf0c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bf10:	429a      	cmp	r2, r3
 800bf12:	d014      	beq.n	800bf3e <updateStateAck+0xa2>
        {
            updateRecord( records,
 800bf14:	7dbb      	ldrb	r3, [r7, #22]
 800bf16:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800bf1a:	6879      	ldr	r1, [r7, #4]
 800bf1c:	68f8      	ldr	r0, [r7, #12]
 800bf1e:	f7ff fe8d 	bl	800bc3c <updateRecord>

            /* For QoS2 messages, in order to preserve the message ordering, when
             * a PUBREC is received for an outgoing publish, the record should be
             * moved to the last. This move will help preserve the order in which
             * a PUBREL needs to be resent in case of a session reestablishment. */
            if( newState == MQTTPubRelSend )
 800bf22:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bf26:	2b04      	cmp	r3, #4
 800bf28:	d109      	bne.n	800bf3e <updateStateAck+0xa2>
            {
                status = addRecord( records,
 800bf2a:	887a      	ldrh	r2, [r7, #2]
 800bf2c:	2304      	movs	r3, #4
 800bf2e:	9300      	str	r3, [sp, #0]
 800bf30:	2302      	movs	r3, #2
 800bf32:	68b9      	ldr	r1, [r7, #8]
 800bf34:	68f8      	ldr	r0, [r7, #12]
 800bf36:	f7ff fdfd 	bl	800bb34 <addRecord>
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800bf3e:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf40:	4618      	mov	r0, r3
 800bf42:	3718      	adds	r7, #24
 800bf44:	46bd      	mov	sp, r7
 800bf46:	bd80      	pop	{r7, pc}
 800bf48:	08011ff8 	.word	0x08011ff8
 800bf4c:	080125bc 	.word	0x080125bc
 800bf50:	08011fc8 	.word	0x08011fc8

0800bf54 <updateStatePublish>:
                                        uint16_t packetId,
                                        MQTTStateOperation_t opType,
                                        MQTTQoS_t qos,
                                        MQTTPublishState_t currentState,
                                        MQTTPublishState_t newState )
{
 800bf54:	b590      	push	{r4, r7, lr}
 800bf56:	b089      	sub	sp, #36	@ 0x24
 800bf58:	af02      	add	r7, sp, #8
 800bf5a:	60f8      	str	r0, [r7, #12]
 800bf5c:	60b9      	str	r1, [r7, #8]
 800bf5e:	4611      	mov	r1, r2
 800bf60:	461a      	mov	r2, r3
 800bf62:	460b      	mov	r3, r1
 800bf64:	80fb      	strh	r3, [r7, #6]
 800bf66:	4613      	mov	r3, r2
 800bf68:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTSuccess;
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	75fb      	strb	r3, [r7, #23]
    bool isTransitionValid = false;
 800bf6e:	2300      	movs	r3, #0
 800bf70:	75bb      	strb	r3, [r7, #22]

    assert( pMqttContext != NULL );
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d106      	bne.n	800bf86 <updateStatePublish+0x32>
 800bf78:	4b29      	ldr	r3, [pc, #164]	@ (800c020 <updateStatePublish+0xcc>)
 800bf7a:	4a2a      	ldr	r2, [pc, #168]	@ (800c024 <updateStatePublish+0xd0>)
 800bf7c:	f44f 7141 	mov.w	r1, #772	@ 0x304
 800bf80:	4829      	ldr	r0, [pc, #164]	@ (800c028 <updateStatePublish+0xd4>)
 800bf82:	f003 fb31 	bl	800f5e8 <__assert_func>
    assert( packetId != MQTT_PACKET_ID_INVALID );
 800bf86:	88fb      	ldrh	r3, [r7, #6]
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d106      	bne.n	800bf9a <updateStatePublish+0x46>
 800bf8c:	4b27      	ldr	r3, [pc, #156]	@ (800c02c <updateStatePublish+0xd8>)
 800bf8e:	4a25      	ldr	r2, [pc, #148]	@ (800c024 <updateStatePublish+0xd0>)
 800bf90:	f240 3105 	movw	r1, #773	@ 0x305
 800bf94:	4824      	ldr	r0, [pc, #144]	@ (800c028 <updateStatePublish+0xd4>)
 800bf96:	f003 fb27 	bl	800f5e8 <__assert_func>
    assert( qos != MQTTQoS0 );
 800bf9a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d106      	bne.n	800bfb0 <updateStatePublish+0x5c>
 800bfa2:	4b23      	ldr	r3, [pc, #140]	@ (800c030 <updateStatePublish+0xdc>)
 800bfa4:	4a1f      	ldr	r2, [pc, #124]	@ (800c024 <updateStatePublish+0xd0>)
 800bfa6:	f240 3106 	movw	r1, #774	@ 0x306
 800bfaa:	481f      	ldr	r0, [pc, #124]	@ (800c028 <updateStatePublish+0xd4>)
 800bfac:	f003 fb1c 	bl	800f5e8 <__assert_func>

    /* This will always succeed for an incoming publish. This is due to the fact
     * that the passed in currentState must be MQTTStateNull, since
     * #MQTT_UpdateStatePublish does not perform a lookup for receives. */
    isTransitionValid = validateTransitionPublish( currentState, newState, opType, qos );
 800bfb0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800bfb4:	797a      	ldrb	r2, [r7, #5]
 800bfb6:	f897 1030 	ldrb.w	r1, [r7, #48]	@ 0x30
 800bfba:	f897 002c 	ldrb.w	r0, [r7, #44]	@ 0x2c
 800bfbe:	f7ff fbf9 	bl	800b7b4 <validateTransitionPublish>
 800bfc2:	4603      	mov	r3, r0
 800bfc4:	75bb      	strb	r3, [r7, #22]

    if( isTransitionValid == true )
 800bfc6:	7dbb      	ldrb	r3, [r7, #22]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d021      	beq.n	800c010 <updateStatePublish+0xbc>
    {
        /* addRecord will check for collisions. */
        if( opType == MQTT_RECEIVE )
 800bfcc:	797b      	ldrb	r3, [r7, #5]
 800bfce:	2b01      	cmp	r3, #1
 800bfd0:	d10f      	bne.n	800bff2 <updateStatePublish+0x9e>
        {
            status = addRecord( pMqttContext->incomingPublishRecords,
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	6858      	ldr	r0, [r3, #4]
                                pMqttContext->incomingPublishRecordMaxCount,
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	68d9      	ldr	r1, [r3, #12]
            status = addRecord( pMqttContext->incomingPublishRecords,
 800bfda:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 800bfde:	88fa      	ldrh	r2, [r7, #6]
 800bfe0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bfe4:	9300      	str	r3, [sp, #0]
 800bfe6:	4623      	mov	r3, r4
 800bfe8:	f7ff fda4 	bl	800bb34 <addRecord>
 800bfec:	4603      	mov	r3, r0
 800bfee:	75fb      	strb	r3, [r7, #23]
 800bff0:	e010      	b.n	800c014 <updateStatePublish+0xc0>
        /* Send operation. */
        else
        {
            /* Skip updating record when publish is resend and no state
             * update is required. */
            if( currentState != newState )
 800bff2:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800bff6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bffa:	429a      	cmp	r2, r3
 800bffc:	d00a      	beq.n	800c014 <updateStatePublish+0xc0>
            {
                updateRecord( pMqttContext->outgoingPublishRecords,
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	6818      	ldr	r0, [r3, #0]
 800c002:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800c006:	2300      	movs	r3, #0
 800c008:	68b9      	ldr	r1, [r7, #8]
 800c00a:	f7ff fe17 	bl	800bc3c <updateRecord>
 800c00e:	e001      	b.n	800c014 <updateStatePublish+0xc0>
            }
        }
    }
    else
    {
        status = MQTTIllegalState;
 800c010:	2308      	movs	r3, #8
 800c012:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800c014:	7dfb      	ldrb	r3, [r7, #23]
}
 800c016:	4618      	mov	r0, r3
 800c018:	371c      	adds	r7, #28
 800c01a:	46bd      	mov	sp, r7
 800c01c:	bd90      	pop	{r4, r7, pc}
 800c01e:	bf00      	nop
 800c020:	08012018 	.word	0x08012018
 800c024:	080125cc 	.word	0x080125cc
 800c028:	08011fc8 	.word	0x08011fc8
 800c02c:	08011fa4 	.word	0x08011fa4
 800c030:	08012008 	.word	0x08012008

0800c034 <MQTT_ReserveState>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ReserveState( const MQTTContext_t * pMqttContext,
                                uint16_t packetId,
                                MQTTQoS_t qos )
{
 800c034:	b590      	push	{r4, r7, lr}
 800c036:	b087      	sub	sp, #28
 800c038:	af02      	add	r7, sp, #8
 800c03a:	6078      	str	r0, [r7, #4]
 800c03c:	460b      	mov	r3, r1
 800c03e:	807b      	strh	r3, [r7, #2]
 800c040:	4613      	mov	r3, r2
 800c042:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800c044:	2300      	movs	r3, #0
 800c046:	73fb      	strb	r3, [r7, #15]

    if( qos == MQTTQoS0 )
 800c048:	787b      	ldrb	r3, [r7, #1]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d102      	bne.n	800c054 <MQTT_ReserveState+0x20>
    {
        status = MQTTSuccess;
 800c04e:	2300      	movs	r3, #0
 800c050:	73fb      	strb	r3, [r7, #15]
 800c052:	e014      	b.n	800c07e <MQTT_ReserveState+0x4a>
    }
    else if( ( packetId == MQTT_PACKET_ID_INVALID ) || ( pMqttContext == NULL ) )
 800c054:	887b      	ldrh	r3, [r7, #2]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d002      	beq.n	800c060 <MQTT_ReserveState+0x2c>
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d102      	bne.n	800c066 <MQTT_ReserveState+0x32>
    {
        status = MQTTBadParameter;
 800c060:	2301      	movs	r3, #1
 800c062:	73fb      	strb	r3, [r7, #15]
 800c064:	e00b      	b.n	800c07e <MQTT_ReserveState+0x4a>
    }
    else
    {
        /* Collisions are detected when adding the record. */
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	6818      	ldr	r0, [r3, #0]
                            pMqttContext->outgoingPublishRecordMaxCount,
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	6899      	ldr	r1, [r3, #8]
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800c06e:	787b      	ldrb	r3, [r7, #1]
 800c070:	887a      	ldrh	r2, [r7, #2]
 800c072:	2401      	movs	r4, #1
 800c074:	9400      	str	r4, [sp, #0]
 800c076:	f7ff fd5d 	bl	800bb34 <addRecord>
 800c07a:	4603      	mov	r3, r0
 800c07c:	73fb      	strb	r3, [r7, #15]
                            packetId,
                            qos,
                            MQTTPublishSend );
    }

    return status;
 800c07e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c080:	4618      	mov	r0, r3
 800c082:	3714      	adds	r7, #20
 800c084:	46bd      	mov	sp, r7
 800c086:	bd90      	pop	{r4, r7, pc}

0800c088 <MQTT_CalculateStatePublish>:

/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStatePublish( MQTTStateOperation_t opType,
                                               MQTTQoS_t qos )
{
 800c088:	b480      	push	{r7}
 800c08a:	b085      	sub	sp, #20
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	4603      	mov	r3, r0
 800c090:	460a      	mov	r2, r1
 800c092:	71fb      	strb	r3, [r7, #7]
 800c094:	4613      	mov	r3, r2
 800c096:	71bb      	strb	r3, [r7, #6]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800c098:	2300      	movs	r3, #0
 800c09a:	73fb      	strb	r3, [r7, #15]

    switch( qos )
 800c09c:	79bb      	ldrb	r3, [r7, #6]
 800c09e:	2b02      	cmp	r3, #2
 800c0a0:	d011      	beq.n	800c0c6 <MQTT_CalculateStatePublish+0x3e>
 800c0a2:	2b02      	cmp	r3, #2
 800c0a4:	dc17      	bgt.n	800c0d6 <MQTT_CalculateStatePublish+0x4e>
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d002      	beq.n	800c0b0 <MQTT_CalculateStatePublish+0x28>
 800c0aa:	2b01      	cmp	r3, #1
 800c0ac:	d003      	beq.n	800c0b6 <MQTT_CalculateStatePublish+0x2e>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
            break;

        default:
            /* No other QoS values. */
            break;
 800c0ae:	e012      	b.n	800c0d6 <MQTT_CalculateStatePublish+0x4e>
            calculatedState = MQTTPublishDone;
 800c0b0:	230a      	movs	r3, #10
 800c0b2:	73fb      	strb	r3, [r7, #15]
            break;
 800c0b4:	e010      	b.n	800c0d8 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubAckPending : MQTTPubAckSend;
 800c0b6:	79fb      	ldrb	r3, [r7, #7]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d101      	bne.n	800c0c0 <MQTT_CalculateStatePublish+0x38>
 800c0bc:	2306      	movs	r3, #6
 800c0be:	e000      	b.n	800c0c2 <MQTT_CalculateStatePublish+0x3a>
 800c0c0:	2302      	movs	r3, #2
 800c0c2:	73fb      	strb	r3, [r7, #15]
            break;
 800c0c4:	e008      	b.n	800c0d8 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
 800c0c6:	79fb      	ldrb	r3, [r7, #7]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d101      	bne.n	800c0d0 <MQTT_CalculateStatePublish+0x48>
 800c0cc:	2307      	movs	r3, #7
 800c0ce:	e000      	b.n	800c0d2 <MQTT_CalculateStatePublish+0x4a>
 800c0d0:	2303      	movs	r3, #3
 800c0d2:	73fb      	strb	r3, [r7, #15]
            break;
 800c0d4:	e000      	b.n	800c0d8 <MQTT_CalculateStatePublish+0x50>
            break;
 800c0d6:	bf00      	nop
    }

    return calculatedState;
 800c0d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0da:	4618      	mov	r0, r3
 800c0dc:	3714      	adds	r7, #20
 800c0de:	46bd      	mov	sp, r7
 800c0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e4:	4770      	bx	lr

0800c0e6 <MQTT_UpdateStatePublish>:
MQTTStatus_t MQTT_UpdateStatePublish( const MQTTContext_t * pMqttContext,
                                      uint16_t packetId,
                                      MQTTStateOperation_t opType,
                                      MQTTQoS_t qos,
                                      MQTTPublishState_t * pNewState )
{
 800c0e6:	b590      	push	{r4, r7, lr}
 800c0e8:	b08b      	sub	sp, #44	@ 0x2c
 800c0ea:	af04      	add	r7, sp, #16
 800c0ec:	6078      	str	r0, [r7, #4]
 800c0ee:	4608      	mov	r0, r1
 800c0f0:	4611      	mov	r1, r2
 800c0f2:	461a      	mov	r2, r3
 800c0f4:	4603      	mov	r3, r0
 800c0f6:	807b      	strh	r3, [r7, #2]
 800c0f8:	460b      	mov	r3, r1
 800c0fa:	707b      	strb	r3, [r7, #1]
 800c0fc:	4613      	mov	r3, r2
 800c0fe:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800c100:	2300      	movs	r3, #0
 800c102:	73fb      	strb	r3, [r7, #15]
    MQTTPublishState_t currentState = MQTTStateNull;
 800c104:	2300      	movs	r3, #0
 800c106:	73bb      	strb	r3, [r7, #14]
    MQTTStatus_t mqttStatus = MQTTSuccess;
 800c108:	2300      	movs	r3, #0
 800c10a:	75fb      	strb	r3, [r7, #23]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800c10c:	2300      	movs	r3, #0
 800c10e:	43db      	mvns	r3, r3
 800c110:	613b      	str	r3, [r7, #16]
    MQTTQoS_t foundQoS = MQTTQoS0;
 800c112:	2300      	movs	r3, #0
 800c114:	737b      	strb	r3, [r7, #13]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d002      	beq.n	800c122 <MQTT_UpdateStatePublish+0x3c>
 800c11c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d102      	bne.n	800c128 <MQTT_UpdateStatePublish+0x42>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );

        mqttStatus = MQTTBadParameter;
 800c122:	2301      	movs	r3, #1
 800c124:	75fb      	strb	r3, [r7, #23]
 800c126:	e028      	b.n	800c17a <MQTT_UpdateStatePublish+0x94>
    }
    else if( qos == MQTTQoS0 )
 800c128:	783b      	ldrb	r3, [r7, #0]
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d103      	bne.n	800c136 <MQTT_UpdateStatePublish+0x50>
    {
        /* QoS 0 publish. Do nothing. */
        *pNewState = MQTTPublishDone;
 800c12e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c130:	220a      	movs	r2, #10
 800c132:	701a      	strb	r2, [r3, #0]
 800c134:	e021      	b.n	800c17a <MQTT_UpdateStatePublish+0x94>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800c136:	887b      	ldrh	r3, [r7, #2]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d102      	bne.n	800c142 <MQTT_UpdateStatePublish+0x5c>
    {
        /* Publishes > QoS 0 need a valid packet ID. */
        mqttStatus = MQTTBadParameter;
 800c13c:	2301      	movs	r3, #1
 800c13e:	75fb      	strb	r3, [r7, #23]
 800c140:	e01b      	b.n	800c17a <MQTT_UpdateStatePublish+0x94>
    }
    else if( opType == MQTT_SEND )
 800c142:	787b      	ldrb	r3, [r7, #1]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d118      	bne.n	800c17a <MQTT_UpdateStatePublish+0x94>
    {
        /* Search record for entry so we can check QoS. */
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	6818      	ldr	r0, [r3, #0]
                                    pMqttContext->outgoingPublishRecordMaxCount,
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	6899      	ldr	r1, [r3, #8]
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800c150:	f107 040d 	add.w	r4, r7, #13
 800c154:	887a      	ldrh	r2, [r7, #2]
 800c156:	f107 030e 	add.w	r3, r7, #14
 800c15a:	9300      	str	r3, [sp, #0]
 800c15c:	4623      	mov	r3, r4
 800c15e:	f7ff fc31 	bl	800b9c4 <findInRecord>
 800c162:	6138      	str	r0, [r7, #16]
                                    packetId,
                                    &foundQoS,
                                    &currentState );

        if( ( recordIndex == MQTT_INVALID_STATE_COUNT ) || ( foundQoS != qos ) )
 800c164:	2300      	movs	r3, #0
 800c166:	43db      	mvns	r3, r3
 800c168:	693a      	ldr	r2, [r7, #16]
 800c16a:	429a      	cmp	r2, r3
 800c16c:	d003      	beq.n	800c176 <MQTT_UpdateStatePublish+0x90>
 800c16e:	7b7b      	ldrb	r3, [r7, #13]
 800c170:	783a      	ldrb	r2, [r7, #0]
 800c172:	429a      	cmp	r2, r3
 800c174:	d001      	beq.n	800c17a <MQTT_UpdateStatePublish+0x94>
        {
            /* Entry should match with supplied QoS. */
            mqttStatus = MQTTBadParameter;
 800c176:	2301      	movs	r3, #1
 800c178:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* QoS 1 or 2 receive. Nothing to be done. */
    }

    if( ( qos != MQTTQoS0 ) && ( mqttStatus == MQTTSuccess ) )
 800c17a:	783b      	ldrb	r3, [r7, #0]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d020      	beq.n	800c1c2 <MQTT_UpdateStatePublish+0xdc>
 800c180:	7dfb      	ldrb	r3, [r7, #23]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d11d      	bne.n	800c1c2 <MQTT_UpdateStatePublish+0xdc>
    {
        newState = MQTT_CalculateStatePublish( opType, qos );
 800c186:	783a      	ldrb	r2, [r7, #0]
 800c188:	787b      	ldrb	r3, [r7, #1]
 800c18a:	4611      	mov	r1, r2
 800c18c:	4618      	mov	r0, r3
 800c18e:	f7ff ff7b 	bl	800c088 <MQTT_CalculateStatePublish>
 800c192:	4603      	mov	r3, r0
 800c194:	73fb      	strb	r3, [r7, #15]
        /* Validate state transition and update state records. */
        mqttStatus = updateStatePublish( pMqttContext,
 800c196:	7bbb      	ldrb	r3, [r7, #14]
 800c198:	7878      	ldrb	r0, [r7, #1]
 800c19a:	8879      	ldrh	r1, [r7, #2]
 800c19c:	7bfa      	ldrb	r2, [r7, #15]
 800c19e:	9202      	str	r2, [sp, #8]
 800c1a0:	9301      	str	r3, [sp, #4]
 800c1a2:	783b      	ldrb	r3, [r7, #0]
 800c1a4:	9300      	str	r3, [sp, #0]
 800c1a6:	4603      	mov	r3, r0
 800c1a8:	460a      	mov	r2, r1
 800c1aa:	6939      	ldr	r1, [r7, #16]
 800c1ac:	6878      	ldr	r0, [r7, #4]
 800c1ae:	f7ff fed1 	bl	800bf54 <updateStatePublish>
 800c1b2:	4603      	mov	r3, r0
 800c1b4:	75fb      	strb	r3, [r7, #23]
                                         qos,
                                         currentState,
                                         newState );

        /* Update output parameter on success. */
        if( mqttStatus == MQTTSuccess )
 800c1b6:	7dfb      	ldrb	r3, [r7, #23]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d102      	bne.n	800c1c2 <MQTT_UpdateStatePublish+0xdc>
        {
            *pNewState = newState;
 800c1bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1be:	7bfa      	ldrb	r2, [r7, #15]
 800c1c0:	701a      	strb	r2, [r3, #0]
        }
    }

    return mqttStatus;
 800c1c2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	371c      	adds	r7, #28
 800c1c8:	46bd      	mov	sp, r7
 800c1ca:	bd90      	pop	{r4, r7, pc}

0800c1cc <MQTT_UpdateStateAck>:
MQTTStatus_t MQTT_UpdateStateAck( const MQTTContext_t * pMqttContext,
                                  uint16_t packetId,
                                  MQTTPubAckType_t packetType,
                                  MQTTStateOperation_t opType,
                                  MQTTPublishState_t * pNewState )
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b08a      	sub	sp, #40	@ 0x28
 800c1d0:	af02      	add	r7, sp, #8
 800c1d2:	6078      	str	r0, [r7, #4]
 800c1d4:	4608      	mov	r0, r1
 800c1d6:	4611      	mov	r1, r2
 800c1d8:	461a      	mov	r2, r3
 800c1da:	4603      	mov	r3, r0
 800c1dc:	807b      	strh	r3, [r7, #2]
 800c1de:	460b      	mov	r3, r1
 800c1e0:	707b      	strb	r3, [r7, #1]
 800c1e2:	4613      	mov	r3, r2
 800c1e4:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	74bb      	strb	r3, [r7, #18]
    MQTTPublishState_t currentState = MQTTStateNull;
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	743b      	strb	r3, [r7, #16]
    bool isOutgoingPublish = isPublishOutgoing( packetType, opType );
 800c1ee:	783a      	ldrb	r2, [r7, #0]
 800c1f0:	787b      	ldrb	r3, [r7, #1]
 800c1f2:	4611      	mov	r1, r2
 800c1f4:	4618      	mov	r0, r3
 800c1f6:	f7ff fbb7 	bl	800b968 <isPublishOutgoing>
 800c1fa:	4603      	mov	r3, r0
 800c1fc:	747b      	strb	r3, [r7, #17]
    MQTTQoS_t qos = MQTTQoS0;
 800c1fe:	2300      	movs	r3, #0
 800c200:	73fb      	strb	r3, [r7, #15]
    size_t maxRecordCount = MQTT_INVALID_STATE_COUNT;
 800c202:	2300      	movs	r3, #0
 800c204:	43db      	mvns	r3, r3
 800c206:	61fb      	str	r3, [r7, #28]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800c208:	2300      	movs	r3, #0
 800c20a:	43db      	mvns	r3, r3
 800c20c:	61bb      	str	r3, [r7, #24]

    MQTTPubAckInfo_t * records = NULL;
 800c20e:	2300      	movs	r3, #0
 800c210:	617b      	str	r3, [r7, #20]
    MQTTStatus_t status = MQTTBadResponse;
 800c212:	2305      	movs	r3, #5
 800c214:	74fb      	strb	r3, [r7, #19]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d002      	beq.n	800c222 <MQTT_UpdateStateAck+0x56>
 800c21c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d102      	bne.n	800c228 <MQTT_UpdateStateAck+0x5c>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p.",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );
        status = MQTTBadParameter;
 800c222:	2301      	movs	r3, #1
 800c224:	74fb      	strb	r3, [r7, #19]
 800c226:	e027      	b.n	800c278 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800c228:	887b      	ldrh	r3, [r7, #2]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d102      	bne.n	800c234 <MQTT_UpdateStateAck+0x68>
    {
        LogError( ( "Packet ID must be nonzero." ) );
        status = MQTTBadParameter;
 800c22e:	2301      	movs	r3, #1
 800c230:	74fb      	strb	r3, [r7, #19]
 800c232:	e021      	b.n	800c278 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetType > MQTTPubcomp )
 800c234:	787b      	ldrb	r3, [r7, #1]
 800c236:	2b03      	cmp	r3, #3
 800c238:	d902      	bls.n	800c240 <MQTT_UpdateStateAck+0x74>
    {
        LogError( ( "Invalid packet type %u.", ( unsigned int ) packetType ) );
        status = MQTTBadParameter;
 800c23a:	2301      	movs	r3, #1
 800c23c:	74fb      	strb	r3, [r7, #19]
 800c23e:	e01b      	b.n	800c278 <MQTT_UpdateStateAck+0xac>
    }
    else
    {
        if( isOutgoingPublish == true )
 800c240:	7c7b      	ldrb	r3, [r7, #17]
 800c242:	2b00      	cmp	r3, #0
 800c244:	d006      	beq.n	800c254 <MQTT_UpdateStateAck+0x88>
        {
            records = pMqttContext->outgoingPublishRecords;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->outgoingPublishRecordMaxCount;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	689b      	ldr	r3, [r3, #8]
 800c250:	61fb      	str	r3, [r7, #28]
 800c252:	e005      	b.n	800c260 <MQTT_UpdateStateAck+0x94>
        }
        else
        {
            records = pMqttContext->incomingPublishRecords;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	685b      	ldr	r3, [r3, #4]
 800c258:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->incomingPublishRecordMaxCount;
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	68db      	ldr	r3, [r3, #12]
 800c25e:	61fb      	str	r3, [r7, #28]
        }

        recordIndex = findInRecord( records,
 800c260:	f107 010f 	add.w	r1, r7, #15
 800c264:	887a      	ldrh	r2, [r7, #2]
 800c266:	f107 0310 	add.w	r3, r7, #16
 800c26a:	9300      	str	r3, [sp, #0]
 800c26c:	460b      	mov	r3, r1
 800c26e:	69f9      	ldr	r1, [r7, #28]
 800c270:	6978      	ldr	r0, [r7, #20]
 800c272:	f7ff fba7 	bl	800b9c4 <findInRecord>
 800c276:	61b8      	str	r0, [r7, #24]
                                    packetId,
                                    &qos,
                                    &currentState );
    }

    if( recordIndex != MQTT_INVALID_STATE_COUNT )
 800c278:	2300      	movs	r3, #0
 800c27a:	43db      	mvns	r3, r3
 800c27c:	69ba      	ldr	r2, [r7, #24]
 800c27e:	429a      	cmp	r2, r3
 800c280:	d01a      	beq.n	800c2b8 <MQTT_UpdateStateAck+0xec>
    {
        newState = MQTT_CalculateStateAck( packetType, opType, qos );
 800c282:	7bfa      	ldrb	r2, [r7, #15]
 800c284:	7839      	ldrb	r1, [r7, #0]
 800c286:	787b      	ldrb	r3, [r7, #1]
 800c288:	4618      	mov	r0, r3
 800c28a:	f7ff fdbb 	bl	800be04 <MQTT_CalculateStateAck>
 800c28e:	4603      	mov	r3, r0
 800c290:	74bb      	strb	r3, [r7, #18]

        /* Validate state transition and update state record. */
        status = updateStateAck( records,
 800c292:	7c3b      	ldrb	r3, [r7, #16]
 800c294:	8879      	ldrh	r1, [r7, #2]
 800c296:	7cba      	ldrb	r2, [r7, #18]
 800c298:	9201      	str	r2, [sp, #4]
 800c29a:	9300      	str	r3, [sp, #0]
 800c29c:	460b      	mov	r3, r1
 800c29e:	69ba      	ldr	r2, [r7, #24]
 800c2a0:	69f9      	ldr	r1, [r7, #28]
 800c2a2:	6978      	ldr	r0, [r7, #20]
 800c2a4:	f7ff fdfa 	bl	800be9c <updateStateAck>
 800c2a8:	4603      	mov	r3, r0
 800c2aa:	74fb      	strb	r3, [r7, #19]
                                 packetId,
                                 currentState,
                                 newState );

        /* Update the output parameter. */
        if( status == MQTTSuccess )
 800c2ac:	7cfb      	ldrb	r3, [r7, #19]
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d102      	bne.n	800c2b8 <MQTT_UpdateStateAck+0xec>
        {
            *pNewState = newState;
 800c2b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2b4:	7cba      	ldrb	r2, [r7, #18]
 800c2b6:	701a      	strb	r2, [r3, #0]
    {
        LogError( ( "No matching record found for publish: PacketId=%u.",
                    ( unsigned int ) packetId ) );
    }

    return status;
 800c2b8:	7cfb      	ldrb	r3, [r7, #19]
}
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	3720      	adds	r7, #32
 800c2be:	46bd      	mov	sp, r7
 800c2c0:	bd80      	pop	{r7, pc}

0800c2c2 <MQTT_PubrelToResend>:
/*-----------------------------------------------------------*/

uint16_t MQTT_PubrelToResend( const MQTTContext_t * pMqttContext,
                              MQTTStateCursor_t * pCursor,
                              MQTTPublishState_t * pState )
{
 800c2c2:	b580      	push	{r7, lr}
 800c2c4:	b086      	sub	sp, #24
 800c2c6:	af00      	add	r7, sp, #0
 800c2c8:	60f8      	str	r0, [r7, #12]
 800c2ca:	60b9      	str	r1, [r7, #8]
 800c2cc:	607a      	str	r2, [r7, #4]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800c2ce:	2300      	movs	r3, #0
 800c2d0:	82fb      	strh	r3, [r7, #22]
    uint16_t searchStates = 0U;
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	82bb      	strh	r3, [r7, #20]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) || ( pState == NULL ) )
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d01b      	beq.n	800c314 <MQTT_PubrelToResend+0x52>
 800c2dc:	68bb      	ldr	r3, [r7, #8]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d018      	beq.n	800c314 <MQTT_PubrelToResend+0x52>
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d015      	beq.n	800c314 <MQTT_PubrelToResend+0x52>
    }
    else
    {
        /* PUBREL for packets in state #MQTTPubCompPending and #MQTTPubRelSend
         * would need to be resent when a session is reestablished.*/
        UINT16_SET_BIT( searchStates, MQTTPubCompPending );
 800c2e8:	8abb      	ldrh	r3, [r7, #20]
 800c2ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c2ee:	82bb      	strh	r3, [r7, #20]
        UINT16_SET_BIT( searchStates, MQTTPubRelSend );
 800c2f0:	8abb      	ldrh	r3, [r7, #20]
 800c2f2:	f043 0310 	orr.w	r3, r3, #16
 800c2f6:	82bb      	strh	r3, [r7, #20]
        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 800c2f8:	8abb      	ldrh	r3, [r7, #20]
 800c2fa:	68ba      	ldr	r2, [r7, #8]
 800c2fc:	4619      	mov	r1, r3
 800c2fe:	68f8      	ldr	r0, [r7, #12]
 800c300:	f7ff fcd8 	bl	800bcb4 <stateSelect>
 800c304:	4603      	mov	r3, r0
 800c306:	82fb      	strh	r3, [r7, #22]

        /* The state needs to be in #MQTTPubRelSend for sending PUBREL. */
        if( packetId != MQTT_PACKET_ID_INVALID )
 800c308:	8afb      	ldrh	r3, [r7, #22]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d002      	beq.n	800c314 <MQTT_PubrelToResend+0x52>
        {
            *pState = MQTTPubRelSend;
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	2204      	movs	r2, #4
 800c312:	701a      	strb	r2, [r3, #0]
        }
    }

    return packetId;
 800c314:	8afb      	ldrh	r3, [r7, #22]
}
 800c316:	4618      	mov	r0, r3
 800c318:	3718      	adds	r7, #24
 800c31a:	46bd      	mov	sp, r7
 800c31c:	bd80      	pop	{r7, pc}

0800c31e <MQTT_PublishToResend>:

/*-----------------------------------------------------------*/

uint16_t MQTT_PublishToResend( const MQTTContext_t * pMqttContext,
                               MQTTStateCursor_t * pCursor )
{
 800c31e:	b580      	push	{r7, lr}
 800c320:	b084      	sub	sp, #16
 800c322:	af00      	add	r7, sp, #0
 800c324:	6078      	str	r0, [r7, #4]
 800c326:	6039      	str	r1, [r7, #0]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800c328:	2300      	movs	r3, #0
 800c32a:	81fb      	strh	r3, [r7, #14]
    uint16_t searchStates = 0U;
 800c32c:	2300      	movs	r3, #0
 800c32e:	81bb      	strh	r3, [r7, #12]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) )
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	2b00      	cmp	r3, #0
 800c334:	d016      	beq.n	800c364 <MQTT_PublishToResend+0x46>
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d013      	beq.n	800c364 <MQTT_PublishToResend+0x46>
    else
    {
        /* Packets in state #MQTTPublishSend, #MQTTPubAckPending and
         * #MQTTPubRecPending would need to be resent when a session is
         * reestablished. */
        UINT16_SET_BIT( searchStates, MQTTPublishSend );
 800c33c:	89bb      	ldrh	r3, [r7, #12]
 800c33e:	f043 0302 	orr.w	r3, r3, #2
 800c342:	81bb      	strh	r3, [r7, #12]
        UINT16_SET_BIT( searchStates, MQTTPubAckPending );
 800c344:	89bb      	ldrh	r3, [r7, #12]
 800c346:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c34a:	81bb      	strh	r3, [r7, #12]
        UINT16_SET_BIT( searchStates, MQTTPubRecPending );
 800c34c:	89bb      	ldrh	r3, [r7, #12]
 800c34e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c352:	81bb      	strh	r3, [r7, #12]

        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 800c354:	89bb      	ldrh	r3, [r7, #12]
 800c356:	683a      	ldr	r2, [r7, #0]
 800c358:	4619      	mov	r1, r3
 800c35a:	6878      	ldr	r0, [r7, #4]
 800c35c:	f7ff fcaa 	bl	800bcb4 <stateSelect>
 800c360:	4603      	mov	r3, r0
 800c362:	81fb      	strh	r3, [r7, #14]
    }

    return packetId;
 800c364:	89fb      	ldrh	r3, [r7, #14]
}
 800c366:	4618      	mov	r0, r3
 800c368:	3710      	adds	r7, #16
 800c36a:	46bd      	mov	sp, r7
 800c36c:	bd80      	pop	{r7, pc}
	...

0800c370 <transport_recv>:
#define min(a,b) ((a) < (b) ? (a) : (b))

int32_t transport_recv( NetworkContext_t * pNetworkContext,
                        void * pBuffer,
                        size_t bytesToRecv )
{
 800c370:	b580      	push	{r7, lr}
 800c372:	f5ad 6d87 	sub.w	sp, sp, #1080	@ 0x438
 800c376:	af02      	add	r7, sp, #8
 800c378:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c37c:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c380:	6018      	str	r0, [r3, #0]
 800c382:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c386:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 800c38a:	6019      	str	r1, [r3, #0]
 800c38c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c390:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 800c394:	601a      	str	r2, [r3, #0]
    int32_t socketStatus = 1;
 800c396:	2301      	movs	r3, #1
 800c398:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
    uint16_t recvlen;
	uint8_t recvdata[1024];

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800c39c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c3a0:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	781a      	ldrb	r2, [r3, #0]
 800c3a8:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c3ac:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800c3b0:	705a      	strb	r2, [r3, #1]
	conn.RemotePort = pNetworkContext->remote_port;
 800c3b2:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c3b6:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	88da      	ldrh	r2, [r3, #6]
 800c3be:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c3c2:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800c3c6:	805a      	strh	r2, [r3, #2]
	conn.LocalPort = 0;
 800c3c8:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c3cc:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800c3d0:	2200      	movs	r2, #0
 800c3d2:	809a      	strh	r2, [r3, #4]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800c3d4:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c3d8:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800c3dc:	2200      	movs	r2, #0
 800c3de:	701a      	strb	r2, [r3, #0]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800c3e0:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c3e4:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	789a      	ldrb	r2, [r3, #2]
 800c3ec:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c3f0:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800c3f4:	719a      	strb	r2, [r3, #6]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800c3f6:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c3fa:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	78da      	ldrb	r2, [r3, #3]
 800c402:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c406:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800c40a:	71da      	strb	r2, [r3, #7]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800c40c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c410:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	791a      	ldrb	r2, [r3, #4]
 800c418:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c41c:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800c420:	721a      	strb	r2, [r3, #8]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800c422:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c426:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	795a      	ldrb	r2, [r3, #5]
 800c42e:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c432:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800c436:	725a      	strb	r2, [r3, #9]

    if(!pNetworkContext->socket_open) {
 800c438:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c43c:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	785b      	ldrb	r3, [r3, #1]
 800c444:	2b00      	cmp	r3, #0
 800c446:	d115      	bne.n	800c474 <transport_recv+0x104>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800c448:	f107 0314 	add.w	r3, r7, #20
 800c44c:	4619      	mov	r1, r3
 800c44e:	482a      	ldr	r0, [pc, #168]	@ (800c4f8 <transport_recv+0x188>)
 800c450:	f7f6 fa3a 	bl	80028c8 <ES_WIFI_StartClientConnection>
 800c454:	4603      	mov	r3, r0
 800c456:	f887 342b 	strb.w	r3, [r7, #1067]	@ 0x42b

		if(ret!=ES_WIFI_STATUS_OK) {
 800c45a:	f897 342b 	ldrb.w	r3, [r7, #1067]	@ 0x42b
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d001      	beq.n	800c466 <transport_recv+0xf6>
			return 0;
 800c462:	2300      	movs	r3, #0
 800c464:	e042      	b.n	800c4ec <transport_recv+0x17c>
		} else {
			pNetworkContext->socket_open=1;
 800c466:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c46a:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	2201      	movs	r2, #1
 800c472:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_ReceiveData(&EsWifiObj,pNetworkContext->socket, pBuffer, bytesToRecv, &recvlen, 1000);
 800c474:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c478:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	7819      	ldrb	r1, [r3, #0]
 800c480:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c484:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	b298      	uxth	r0, r3
 800c48c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c490:	f5a3 6285 	sub.w	r2, r3, #1064	@ 0x428
 800c494:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800c498:	9301      	str	r3, [sp, #4]
 800c49a:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 800c49e:	9300      	str	r3, [sp, #0]
 800c4a0:	4603      	mov	r3, r0
 800c4a2:	6812      	ldr	r2, [r2, #0]
 800c4a4:	4814      	ldr	r0, [pc, #80]	@ (800c4f8 <transport_recv+0x188>)
 800c4a6:	f7f6 fbef 	bl	8002c88 <ES_WIFI_ReceiveData>
 800c4aa:	4603      	mov	r3, r0
 800c4ac:	f887 342b 	strb.w	r3, [r7, #1067]	@ 0x42b
	if(ret!=WIFI_STATUS_OK) {
 800c4b0:	f897 342b 	ldrb.w	r3, [r7, #1067]	@ 0x42b
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d00a      	beq.n	800c4ce <transport_recv+0x15e>
		socketStatus=0;
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
		pNetworkContext->socket_open=0;
 800c4be:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c4c2:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	2200      	movs	r2, #0
 800c4ca:	705a      	strb	r2, [r3, #1]
 800c4cc:	e00c      	b.n	800c4e8 <transport_recv+0x178>
	} else {
		//log_transport('R',pBuffer,recvlen);
		recvdata[recvlen]=0;
 800c4ce:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	@ 0x428
 800c4d2:	461a      	mov	r2, r3
 800c4d4:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c4d8:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 800c4dc:	2100      	movs	r1, #0
 800c4de:	5499      	strb	r1, [r3, r2]
		socketStatus=recvlen;
 800c4e0:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	@ 0x428
 800c4e4:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
	}

    return socketStatus;
 800c4e8:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
}
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	f507 6786 	add.w	r7, r7, #1072	@ 0x430
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	bd80      	pop	{r7, pc}
 800c4f6:	bf00      	nop
 800c4f8:	20000c90 	.word	0x20000c90

0800c4fc <transport_send>:

int32_t transport_send( NetworkContext_t * pNetworkContext,
                        const void * pBuffer,
                        size_t bytesToSend )
{
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b08e      	sub	sp, #56	@ 0x38
 800c500:	af02      	add	r7, sp, #8
 800c502:	60f8      	str	r0, [r7, #12]
 800c504:	60b9      	str	r1, [r7, #8]
 800c506:	607a      	str	r2, [r7, #4]
    int32_t socketStatus = 1;
 800c508:	2301      	movs	r3, #1
 800c50a:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t ret;
    uint16_t datasent;
    int retry_count = 0;
 800c50c:	2300      	movs	r3, #0
 800c50e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    ES_WIFI_Conn_t conn;
    conn.Number = pNetworkContext->socket;
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	781b      	ldrb	r3, [r3, #0]
 800c514:	747b      	strb	r3, [r7, #17]
    conn.RemotePort = pNetworkContext->remote_port;
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	88db      	ldrh	r3, [r3, #6]
 800c51a:	827b      	strh	r3, [r7, #18]
    conn.LocalPort = 0;
 800c51c:	2300      	movs	r3, #0
 800c51e:	82bb      	strh	r3, [r7, #20]
    conn.Type = ES_WIFI_TCP_CONNECTION;
 800c520:	2300      	movs	r3, #0
 800c522:	743b      	strb	r3, [r7, #16]
    conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	789b      	ldrb	r3, [r3, #2]
 800c528:	75bb      	strb	r3, [r7, #22]
    conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	78db      	ldrb	r3, [r3, #3]
 800c52e:	75fb      	strb	r3, [r7, #23]
    conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	791b      	ldrb	r3, [r3, #4]
 800c534:	763b      	strb	r3, [r7, #24]
    conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	795b      	ldrb	r3, [r3, #5]
 800c53a:	767b      	strb	r3, [r7, #25]

    if(!pNetworkContext->socket_open) {
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	785b      	ldrb	r3, [r3, #1]
 800c540:	2b00      	cmp	r3, #0
 800c542:	d105      	bne.n	800c550 <transport_send+0x54>
    	printf("ERROR: Socket no abierto en transport_send\n");
 800c544:	4820      	ldr	r0, [pc, #128]	@ (800c5c8 <transport_send+0xcc>)
 800c546:	f003 f9a9 	bl	800f89c <puts>
    	return -1;
 800c54a:	f04f 33ff 	mov.w	r3, #4294967295
 800c54e:	e037      	b.n	800c5c0 <transport_send+0xc4>
    }

    // --- BUCLE DE REINTENTOS (La clave del éxito) ---
    do {
        // Intentamos enviar
        ret = ES_WIFI_SendData(&EsWifiObj, pNetworkContext->socket, (uint8_t*)pBuffer, bytesToSend, &datasent, 5000);
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	7819      	ldrb	r1, [r3, #0]
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	b29a      	uxth	r2, r3
 800c558:	f241 3388 	movw	r3, #5000	@ 0x1388
 800c55c:	9301      	str	r3, [sp, #4]
 800c55e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c562:	9300      	str	r3, [sp, #0]
 800c564:	4613      	mov	r3, r2
 800c566:	68ba      	ldr	r2, [r7, #8]
 800c568:	4818      	ldr	r0, [pc, #96]	@ (800c5cc <transport_send+0xd0>)
 800c56a:	f7f6 fad1 	bl	8002b10 <ES_WIFI_SendData>
 800c56e:	4603      	mov	r3, r0
 800c570:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (ret == ES_WIFI_STATUS_OK) {
 800c574:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d010      	beq.n	800c59e <transport_send+0xa2>
            break; // ¡Éxito! Salimos del bucle
        }

        // Si falla, esperamos un poco y reintentamos
        retry_count++;
 800c57c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c57e:	3301      	adds	r3, #1
 800c580:	62fb      	str	r3, [r7, #44]	@ 0x2c
        printf("WARN: Fallo envio (Error %d). Reintento %d/3...\r\n", ret, retry_count);
 800c582:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c586:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c588:	4619      	mov	r1, r3
 800c58a:	4811      	ldr	r0, [pc, #68]	@ (800c5d0 <transport_send+0xd4>)
 800c58c:	f003 f91e 	bl	800f7cc <iprintf>
        HAL_Delay(50); // Pequeña pausa para que el chip WiFi respire
 800c590:	2032      	movs	r0, #50	@ 0x32
 800c592:	f7f7 f8db 	bl	800374c <HAL_Delay>

    } while (retry_count < 3);
 800c596:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c598:	2b02      	cmp	r3, #2
 800c59a:	ddd9      	ble.n	800c550 <transport_send+0x54>
 800c59c:	e000      	b.n	800c5a0 <transport_send+0xa4>
            break; // ¡Éxito! Salimos del bucle
 800c59e:	bf00      	nop
    // -----------------------------------------------

	if(ret != ES_WIFI_STATUS_OK) {
 800c5a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d008      	beq.n	800c5ba <transport_send+0xbe>
		// Si tras 3 intentos sigue fallando, reportamos error PERO NO CERRAMOS EL SOCKET
		printf("Error in sending data tras reintentos: %d\n", ret);
 800c5a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c5ac:	4619      	mov	r1, r3
 800c5ae:	4809      	ldr	r0, [pc, #36]	@ (800c5d4 <transport_send+0xd8>)
 800c5b0:	f003 f90c 	bl	800f7cc <iprintf>
		return -1;
 800c5b4:	f04f 33ff 	mov.w	r3, #4294967295
 800c5b8:	e002      	b.n	800c5c0 <transport_send+0xc4>
	} else {
		socketStatus = datasent;
 800c5ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c5bc:	62bb      	str	r3, [r7, #40]	@ 0x28
	}

    return socketStatus;
 800c5be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800c5c0:	4618      	mov	r0, r3
 800c5c2:	3730      	adds	r7, #48	@ 0x30
 800c5c4:	46bd      	mov	sp, r7
 800c5c6:	bd80      	pop	{r7, pc}
 800c5c8:	0801217c 	.word	0x0801217c
 800c5cc:	20000c90 	.word	0x20000c90
 800c5d0:	080121a8 	.word	0x080121a8
 800c5d4:	080121dc 	.word	0x080121dc

0800c5d8 <init_transport_from_socket>:

/* Populating the TransportInterface_t structure with the definitions above. */
void init_transport_from_socket( uint8_t tcpSocket, uint8_t socketOpen,
                                 NetworkContext_t * pNetworkContext,
                                 TransportInterface_t * pTransport )
{
 800c5d8:	b480      	push	{r7}
 800c5da:	b085      	sub	sp, #20
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	60ba      	str	r2, [r7, #8]
 800c5e0:	607b      	str	r3, [r7, #4]
 800c5e2:	4603      	mov	r3, r0
 800c5e4:	73fb      	strb	r3, [r7, #15]
 800c5e6:	460b      	mov	r3, r1
 800c5e8:	73bb      	strb	r3, [r7, #14]
    pNetworkContext->socket = tcpSocket;
 800c5ea:	68bb      	ldr	r3, [r7, #8]
 800c5ec:	7bfa      	ldrb	r2, [r7, #15]
 800c5ee:	701a      	strb	r2, [r3, #0]
    pNetworkContext->socket_open=socketOpen;
 800c5f0:	68bb      	ldr	r3, [r7, #8]
 800c5f2:	7bba      	ldrb	r2, [r7, #14]
 800c5f4:	705a      	strb	r2, [r3, #1]
    pTransport->recv = transport_recv;
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	4a08      	ldr	r2, [pc, #32]	@ (800c61c <init_transport_from_socket+0x44>)
 800c5fa:	601a      	str	r2, [r3, #0]
    pTransport->send = transport_send;
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	4a08      	ldr	r2, [pc, #32]	@ (800c620 <init_transport_from_socket+0x48>)
 800c600:	605a      	str	r2, [r3, #4]
    // We don't implement transport vector function
    pTransport->writev=NULL;
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	2200      	movs	r2, #0
 800c606:	609a      	str	r2, [r3, #8]
    pTransport->pNetworkContext = pNetworkContext;
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	68ba      	ldr	r2, [r7, #8]
 800c60c:	60da      	str	r2, [r3, #12]
}
 800c60e:	bf00      	nop
 800c610:	3714      	adds	r7, #20
 800c612:	46bd      	mov	sp, r7
 800c614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c618:	4770      	bx	lr
 800c61a:	bf00      	nop
 800c61c:	0800c371 	.word	0x0800c371
 800c620:	0800c4fd 	.word	0x0800c4fd

0800c624 <__NVIC_SetPriority>:
{
 800c624:	b480      	push	{r7}
 800c626:	b083      	sub	sp, #12
 800c628:	af00      	add	r7, sp, #0
 800c62a:	4603      	mov	r3, r0
 800c62c:	6039      	str	r1, [r7, #0]
 800c62e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c634:	2b00      	cmp	r3, #0
 800c636:	db0a      	blt.n	800c64e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c638:	683b      	ldr	r3, [r7, #0]
 800c63a:	b2da      	uxtb	r2, r3
 800c63c:	490c      	ldr	r1, [pc, #48]	@ (800c670 <__NVIC_SetPriority+0x4c>)
 800c63e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c642:	0112      	lsls	r2, r2, #4
 800c644:	b2d2      	uxtb	r2, r2
 800c646:	440b      	add	r3, r1
 800c648:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800c64c:	e00a      	b.n	800c664 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c64e:	683b      	ldr	r3, [r7, #0]
 800c650:	b2da      	uxtb	r2, r3
 800c652:	4908      	ldr	r1, [pc, #32]	@ (800c674 <__NVIC_SetPriority+0x50>)
 800c654:	79fb      	ldrb	r3, [r7, #7]
 800c656:	f003 030f 	and.w	r3, r3, #15
 800c65a:	3b04      	subs	r3, #4
 800c65c:	0112      	lsls	r2, r2, #4
 800c65e:	b2d2      	uxtb	r2, r2
 800c660:	440b      	add	r3, r1
 800c662:	761a      	strb	r2, [r3, #24]
}
 800c664:	bf00      	nop
 800c666:	370c      	adds	r7, #12
 800c668:	46bd      	mov	sp, r7
 800c66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c66e:	4770      	bx	lr
 800c670:	e000e100 	.word	0xe000e100
 800c674:	e000ed00 	.word	0xe000ed00

0800c678 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c678:	b580      	push	{r7, lr}
 800c67a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c67c:	4b05      	ldr	r3, [pc, #20]	@ (800c694 <SysTick_Handler+0x1c>)
 800c67e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c680:	f001 ff34 	bl	800e4ec <xTaskGetSchedulerState>
 800c684:	4603      	mov	r3, r0
 800c686:	2b01      	cmp	r3, #1
 800c688:	d001      	beq.n	800c68e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c68a:	f002 fd2d 	bl	800f0e8 <xPortSysTickHandler>
  }
}
 800c68e:	bf00      	nop
 800c690:	bd80      	pop	{r7, pc}
 800c692:	bf00      	nop
 800c694:	e000e010 	.word	0xe000e010

0800c698 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c698:	b580      	push	{r7, lr}
 800c69a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c69c:	2100      	movs	r1, #0
 800c69e:	f06f 0004 	mvn.w	r0, #4
 800c6a2:	f7ff ffbf 	bl	800c624 <__NVIC_SetPriority>
#endif
}
 800c6a6:	bf00      	nop
 800c6a8:	bd80      	pop	{r7, pc}
	...

0800c6ac <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c6ac:	b480      	push	{r7}
 800c6ae:	b083      	sub	sp, #12
 800c6b0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c6b2:	f3ef 8305 	mrs	r3, IPSR
 800c6b6:	603b      	str	r3, [r7, #0]
  return(result);
 800c6b8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d003      	beq.n	800c6c6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c6be:	f06f 0305 	mvn.w	r3, #5
 800c6c2:	607b      	str	r3, [r7, #4]
 800c6c4:	e00c      	b.n	800c6e0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c6c6:	4b0a      	ldr	r3, [pc, #40]	@ (800c6f0 <osKernelInitialize+0x44>)
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d105      	bne.n	800c6da <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c6ce:	4b08      	ldr	r3, [pc, #32]	@ (800c6f0 <osKernelInitialize+0x44>)
 800c6d0:	2201      	movs	r2, #1
 800c6d2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	607b      	str	r3, [r7, #4]
 800c6d8:	e002      	b.n	800c6e0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c6da:	f04f 33ff 	mov.w	r3, #4294967295
 800c6de:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c6e0:	687b      	ldr	r3, [r7, #4]
}
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	370c      	adds	r7, #12
 800c6e6:	46bd      	mov	sp, r7
 800c6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ec:	4770      	bx	lr
 800c6ee:	bf00      	nop
 800c6f0:	20001360 	.word	0x20001360

0800c6f4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	b082      	sub	sp, #8
 800c6f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c6fa:	f3ef 8305 	mrs	r3, IPSR
 800c6fe:	603b      	str	r3, [r7, #0]
  return(result);
 800c700:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c702:	2b00      	cmp	r3, #0
 800c704:	d003      	beq.n	800c70e <osKernelStart+0x1a>
    stat = osErrorISR;
 800c706:	f06f 0305 	mvn.w	r3, #5
 800c70a:	607b      	str	r3, [r7, #4]
 800c70c:	e010      	b.n	800c730 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c70e:	4b0b      	ldr	r3, [pc, #44]	@ (800c73c <osKernelStart+0x48>)
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	2b01      	cmp	r3, #1
 800c714:	d109      	bne.n	800c72a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c716:	f7ff ffbf 	bl	800c698 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c71a:	4b08      	ldr	r3, [pc, #32]	@ (800c73c <osKernelStart+0x48>)
 800c71c:	2202      	movs	r2, #2
 800c71e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c720:	f001 fa80 	bl	800dc24 <vTaskStartScheduler>
      stat = osOK;
 800c724:	2300      	movs	r3, #0
 800c726:	607b      	str	r3, [r7, #4]
 800c728:	e002      	b.n	800c730 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c72a:	f04f 33ff 	mov.w	r3, #4294967295
 800c72e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c730:	687b      	ldr	r3, [r7, #4]
}
 800c732:	4618      	mov	r0, r3
 800c734:	3708      	adds	r7, #8
 800c736:	46bd      	mov	sp, r7
 800c738:	bd80      	pop	{r7, pc}
 800c73a:	bf00      	nop
 800c73c:	20001360 	.word	0x20001360

0800c740 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c740:	b580      	push	{r7, lr}
 800c742:	b08e      	sub	sp, #56	@ 0x38
 800c744:	af04      	add	r7, sp, #16
 800c746:	60f8      	str	r0, [r7, #12]
 800c748:	60b9      	str	r1, [r7, #8]
 800c74a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c74c:	2300      	movs	r3, #0
 800c74e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c750:	f3ef 8305 	mrs	r3, IPSR
 800c754:	617b      	str	r3, [r7, #20]
  return(result);
 800c756:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d17e      	bne.n	800c85a <osThreadNew+0x11a>
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d07b      	beq.n	800c85a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c762:	2380      	movs	r3, #128	@ 0x80
 800c764:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c766:	2318      	movs	r3, #24
 800c768:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c76a:	2300      	movs	r3, #0
 800c76c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800c76e:	f04f 33ff 	mov.w	r3, #4294967295
 800c772:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d045      	beq.n	800c806 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d002      	beq.n	800c788 <osThreadNew+0x48>
        name = attr->name;
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	699b      	ldr	r3, [r3, #24]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d002      	beq.n	800c796 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	699b      	ldr	r3, [r3, #24]
 800c794:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c796:	69fb      	ldr	r3, [r7, #28]
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d008      	beq.n	800c7ae <osThreadNew+0x6e>
 800c79c:	69fb      	ldr	r3, [r7, #28]
 800c79e:	2b38      	cmp	r3, #56	@ 0x38
 800c7a0:	d805      	bhi.n	800c7ae <osThreadNew+0x6e>
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	685b      	ldr	r3, [r3, #4]
 800c7a6:	f003 0301 	and.w	r3, r3, #1
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d001      	beq.n	800c7b2 <osThreadNew+0x72>
        return (NULL);
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	e054      	b.n	800c85c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	695b      	ldr	r3, [r3, #20]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d003      	beq.n	800c7c2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	695b      	ldr	r3, [r3, #20]
 800c7be:	089b      	lsrs	r3, r3, #2
 800c7c0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	689b      	ldr	r3, [r3, #8]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d00e      	beq.n	800c7e8 <osThreadNew+0xa8>
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	68db      	ldr	r3, [r3, #12]
 800c7ce:	2ba7      	cmp	r3, #167	@ 0xa7
 800c7d0:	d90a      	bls.n	800c7e8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d006      	beq.n	800c7e8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	695b      	ldr	r3, [r3, #20]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d002      	beq.n	800c7e8 <osThreadNew+0xa8>
        mem = 1;
 800c7e2:	2301      	movs	r3, #1
 800c7e4:	61bb      	str	r3, [r7, #24]
 800c7e6:	e010      	b.n	800c80a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	689b      	ldr	r3, [r3, #8]
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d10c      	bne.n	800c80a <osThreadNew+0xca>
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	68db      	ldr	r3, [r3, #12]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d108      	bne.n	800c80a <osThreadNew+0xca>
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	691b      	ldr	r3, [r3, #16]
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d104      	bne.n	800c80a <osThreadNew+0xca>
          mem = 0;
 800c800:	2300      	movs	r3, #0
 800c802:	61bb      	str	r3, [r7, #24]
 800c804:	e001      	b.n	800c80a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800c806:	2300      	movs	r3, #0
 800c808:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c80a:	69bb      	ldr	r3, [r7, #24]
 800c80c:	2b01      	cmp	r3, #1
 800c80e:	d110      	bne.n	800c832 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c814:	687a      	ldr	r2, [r7, #4]
 800c816:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c818:	9202      	str	r2, [sp, #8]
 800c81a:	9301      	str	r3, [sp, #4]
 800c81c:	69fb      	ldr	r3, [r7, #28]
 800c81e:	9300      	str	r3, [sp, #0]
 800c820:	68bb      	ldr	r3, [r7, #8]
 800c822:	6a3a      	ldr	r2, [r7, #32]
 800c824:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c826:	68f8      	ldr	r0, [r7, #12]
 800c828:	f001 f808 	bl	800d83c <xTaskCreateStatic>
 800c82c:	4603      	mov	r3, r0
 800c82e:	613b      	str	r3, [r7, #16]
 800c830:	e013      	b.n	800c85a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c832:	69bb      	ldr	r3, [r7, #24]
 800c834:	2b00      	cmp	r3, #0
 800c836:	d110      	bne.n	800c85a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c838:	6a3b      	ldr	r3, [r7, #32]
 800c83a:	b29a      	uxth	r2, r3
 800c83c:	f107 0310 	add.w	r3, r7, #16
 800c840:	9301      	str	r3, [sp, #4]
 800c842:	69fb      	ldr	r3, [r7, #28]
 800c844:	9300      	str	r3, [sp, #0]
 800c846:	68bb      	ldr	r3, [r7, #8]
 800c848:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c84a:	68f8      	ldr	r0, [r7, #12]
 800c84c:	f001 f856 	bl	800d8fc <xTaskCreate>
 800c850:	4603      	mov	r3, r0
 800c852:	2b01      	cmp	r3, #1
 800c854:	d001      	beq.n	800c85a <osThreadNew+0x11a>
            hTask = NULL;
 800c856:	2300      	movs	r3, #0
 800c858:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c85a:	693b      	ldr	r3, [r7, #16]
}
 800c85c:	4618      	mov	r0, r3
 800c85e:	3728      	adds	r7, #40	@ 0x28
 800c860:	46bd      	mov	sp, r7
 800c862:	bd80      	pop	{r7, pc}

0800c864 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c864:	b580      	push	{r7, lr}
 800c866:	b084      	sub	sp, #16
 800c868:	af00      	add	r7, sp, #0
 800c86a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c86c:	f3ef 8305 	mrs	r3, IPSR
 800c870:	60bb      	str	r3, [r7, #8]
  return(result);
 800c872:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c874:	2b00      	cmp	r3, #0
 800c876:	d003      	beq.n	800c880 <osDelay+0x1c>
    stat = osErrorISR;
 800c878:	f06f 0305 	mvn.w	r3, #5
 800c87c:	60fb      	str	r3, [r7, #12]
 800c87e:	e007      	b.n	800c890 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c880:	2300      	movs	r3, #0
 800c882:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	2b00      	cmp	r3, #0
 800c888:	d002      	beq.n	800c890 <osDelay+0x2c>
      vTaskDelay(ticks);
 800c88a:	6878      	ldr	r0, [r7, #4]
 800c88c:	f001 f994 	bl	800dbb8 <vTaskDelay>
    }
  }

  return (stat);
 800c890:	68fb      	ldr	r3, [r7, #12]
}
 800c892:	4618      	mov	r0, r3
 800c894:	3710      	adds	r7, #16
 800c896:	46bd      	mov	sp, r7
 800c898:	bd80      	pop	{r7, pc}

0800c89a <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800c89a:	b580      	push	{r7, lr}
 800c89c:	b08a      	sub	sp, #40	@ 0x28
 800c89e:	af02      	add	r7, sp, #8
 800c8a0:	60f8      	str	r0, [r7, #12]
 800c8a2:	60b9      	str	r1, [r7, #8]
 800c8a4:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800c8a6:	2300      	movs	r3, #0
 800c8a8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c8aa:	f3ef 8305 	mrs	r3, IPSR
 800c8ae:	613b      	str	r3, [r7, #16]
  return(result);
 800c8b0:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d15f      	bne.n	800c976 <osMessageQueueNew+0xdc>
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d05c      	beq.n	800c976 <osMessageQueueNew+0xdc>
 800c8bc:	68bb      	ldr	r3, [r7, #8]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d059      	beq.n	800c976 <osMessageQueueNew+0xdc>
    mem = -1;
 800c8c2:	f04f 33ff 	mov.w	r3, #4294967295
 800c8c6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d029      	beq.n	800c922 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	689b      	ldr	r3, [r3, #8]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d012      	beq.n	800c8fc <osMessageQueueNew+0x62>
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	68db      	ldr	r3, [r3, #12]
 800c8da:	2b4f      	cmp	r3, #79	@ 0x4f
 800c8dc:	d90e      	bls.n	800c8fc <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d00a      	beq.n	800c8fc <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	695a      	ldr	r2, [r3, #20]
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	68b9      	ldr	r1, [r7, #8]
 800c8ee:	fb01 f303 	mul.w	r3, r1, r3
 800c8f2:	429a      	cmp	r2, r3
 800c8f4:	d302      	bcc.n	800c8fc <osMessageQueueNew+0x62>
        mem = 1;
 800c8f6:	2301      	movs	r3, #1
 800c8f8:	61bb      	str	r3, [r7, #24]
 800c8fa:	e014      	b.n	800c926 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	689b      	ldr	r3, [r3, #8]
 800c900:	2b00      	cmp	r3, #0
 800c902:	d110      	bne.n	800c926 <osMessageQueueNew+0x8c>
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	68db      	ldr	r3, [r3, #12]
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d10c      	bne.n	800c926 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800c910:	2b00      	cmp	r3, #0
 800c912:	d108      	bne.n	800c926 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	695b      	ldr	r3, [r3, #20]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d104      	bne.n	800c926 <osMessageQueueNew+0x8c>
          mem = 0;
 800c91c:	2300      	movs	r3, #0
 800c91e:	61bb      	str	r3, [r7, #24]
 800c920:	e001      	b.n	800c926 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800c922:	2300      	movs	r3, #0
 800c924:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c926:	69bb      	ldr	r3, [r7, #24]
 800c928:	2b01      	cmp	r3, #1
 800c92a:	d10b      	bne.n	800c944 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	691a      	ldr	r2, [r3, #16]
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	689b      	ldr	r3, [r3, #8]
 800c934:	2100      	movs	r1, #0
 800c936:	9100      	str	r1, [sp, #0]
 800c938:	68b9      	ldr	r1, [r7, #8]
 800c93a:	68f8      	ldr	r0, [r7, #12]
 800c93c:	f000 fa30 	bl	800cda0 <xQueueGenericCreateStatic>
 800c940:	61f8      	str	r0, [r7, #28]
 800c942:	e008      	b.n	800c956 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800c944:	69bb      	ldr	r3, [r7, #24]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d105      	bne.n	800c956 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800c94a:	2200      	movs	r2, #0
 800c94c:	68b9      	ldr	r1, [r7, #8]
 800c94e:	68f8      	ldr	r0, [r7, #12]
 800c950:	f000 faa3 	bl	800ce9a <xQueueGenericCreate>
 800c954:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800c956:	69fb      	ldr	r3, [r7, #28]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d00c      	beq.n	800c976 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d003      	beq.n	800c96a <osMessageQueueNew+0xd0>
        name = attr->name;
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	617b      	str	r3, [r7, #20]
 800c968:	e001      	b.n	800c96e <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800c96a:	2300      	movs	r3, #0
 800c96c:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800c96e:	6979      	ldr	r1, [r7, #20]
 800c970:	69f8      	ldr	r0, [r7, #28]
 800c972:	f000 ff05 	bl	800d780 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800c976:	69fb      	ldr	r3, [r7, #28]
}
 800c978:	4618      	mov	r0, r3
 800c97a:	3720      	adds	r7, #32
 800c97c:	46bd      	mov	sp, r7
 800c97e:	bd80      	pop	{r7, pc}

0800c980 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800c980:	b580      	push	{r7, lr}
 800c982:	b088      	sub	sp, #32
 800c984:	af00      	add	r7, sp, #0
 800c986:	60f8      	str	r0, [r7, #12]
 800c988:	60b9      	str	r1, [r7, #8]
 800c98a:	603b      	str	r3, [r7, #0]
 800c98c:	4613      	mov	r3, r2
 800c98e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800c994:	2300      	movs	r3, #0
 800c996:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c998:	f3ef 8305 	mrs	r3, IPSR
 800c99c:	617b      	str	r3, [r7, #20]
  return(result);
 800c99e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d028      	beq.n	800c9f6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800c9a4:	69bb      	ldr	r3, [r7, #24]
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d005      	beq.n	800c9b6 <osMessageQueuePut+0x36>
 800c9aa:	68bb      	ldr	r3, [r7, #8]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d002      	beq.n	800c9b6 <osMessageQueuePut+0x36>
 800c9b0:	683b      	ldr	r3, [r7, #0]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d003      	beq.n	800c9be <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800c9b6:	f06f 0303 	mvn.w	r3, #3
 800c9ba:	61fb      	str	r3, [r7, #28]
 800c9bc:	e038      	b.n	800ca30 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800c9be:	2300      	movs	r3, #0
 800c9c0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800c9c2:	f107 0210 	add.w	r2, r7, #16
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	68b9      	ldr	r1, [r7, #8]
 800c9ca:	69b8      	ldr	r0, [r7, #24]
 800c9cc:	f000 fbc6 	bl	800d15c <xQueueGenericSendFromISR>
 800c9d0:	4603      	mov	r3, r0
 800c9d2:	2b01      	cmp	r3, #1
 800c9d4:	d003      	beq.n	800c9de <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800c9d6:	f06f 0302 	mvn.w	r3, #2
 800c9da:	61fb      	str	r3, [r7, #28]
 800c9dc:	e028      	b.n	800ca30 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800c9de:	693b      	ldr	r3, [r7, #16]
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d025      	beq.n	800ca30 <osMessageQueuePut+0xb0>
 800c9e4:	4b15      	ldr	r3, [pc, #84]	@ (800ca3c <osMessageQueuePut+0xbc>)
 800c9e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c9ea:	601a      	str	r2, [r3, #0]
 800c9ec:	f3bf 8f4f 	dsb	sy
 800c9f0:	f3bf 8f6f 	isb	sy
 800c9f4:	e01c      	b.n	800ca30 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800c9f6:	69bb      	ldr	r3, [r7, #24]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d002      	beq.n	800ca02 <osMessageQueuePut+0x82>
 800c9fc:	68bb      	ldr	r3, [r7, #8]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d103      	bne.n	800ca0a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800ca02:	f06f 0303 	mvn.w	r3, #3
 800ca06:	61fb      	str	r3, [r7, #28]
 800ca08:	e012      	b.n	800ca30 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	683a      	ldr	r2, [r7, #0]
 800ca0e:	68b9      	ldr	r1, [r7, #8]
 800ca10:	69b8      	ldr	r0, [r7, #24]
 800ca12:	f000 faa1 	bl	800cf58 <xQueueGenericSend>
 800ca16:	4603      	mov	r3, r0
 800ca18:	2b01      	cmp	r3, #1
 800ca1a:	d009      	beq.n	800ca30 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800ca1c:	683b      	ldr	r3, [r7, #0]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d003      	beq.n	800ca2a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800ca22:	f06f 0301 	mvn.w	r3, #1
 800ca26:	61fb      	str	r3, [r7, #28]
 800ca28:	e002      	b.n	800ca30 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800ca2a:	f06f 0302 	mvn.w	r3, #2
 800ca2e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ca30:	69fb      	ldr	r3, [r7, #28]
}
 800ca32:	4618      	mov	r0, r3
 800ca34:	3720      	adds	r7, #32
 800ca36:	46bd      	mov	sp, r7
 800ca38:	bd80      	pop	{r7, pc}
 800ca3a:	bf00      	nop
 800ca3c:	e000ed04 	.word	0xe000ed04

0800ca40 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b088      	sub	sp, #32
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	60f8      	str	r0, [r7, #12]
 800ca48:	60b9      	str	r1, [r7, #8]
 800ca4a:	607a      	str	r2, [r7, #4]
 800ca4c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800ca52:	2300      	movs	r3, #0
 800ca54:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ca56:	f3ef 8305 	mrs	r3, IPSR
 800ca5a:	617b      	str	r3, [r7, #20]
  return(result);
 800ca5c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d028      	beq.n	800cab4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ca62:	69bb      	ldr	r3, [r7, #24]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d005      	beq.n	800ca74 <osMessageQueueGet+0x34>
 800ca68:	68bb      	ldr	r3, [r7, #8]
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d002      	beq.n	800ca74 <osMessageQueueGet+0x34>
 800ca6e:	683b      	ldr	r3, [r7, #0]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d003      	beq.n	800ca7c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800ca74:	f06f 0303 	mvn.w	r3, #3
 800ca78:	61fb      	str	r3, [r7, #28]
 800ca7a:	e037      	b.n	800caec <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800ca80:	f107 0310 	add.w	r3, r7, #16
 800ca84:	461a      	mov	r2, r3
 800ca86:	68b9      	ldr	r1, [r7, #8]
 800ca88:	69b8      	ldr	r0, [r7, #24]
 800ca8a:	f000 fce7 	bl	800d45c <xQueueReceiveFromISR>
 800ca8e:	4603      	mov	r3, r0
 800ca90:	2b01      	cmp	r3, #1
 800ca92:	d003      	beq.n	800ca9c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800ca94:	f06f 0302 	mvn.w	r3, #2
 800ca98:	61fb      	str	r3, [r7, #28]
 800ca9a:	e027      	b.n	800caec <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800ca9c:	693b      	ldr	r3, [r7, #16]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d024      	beq.n	800caec <osMessageQueueGet+0xac>
 800caa2:	4b15      	ldr	r3, [pc, #84]	@ (800caf8 <osMessageQueueGet+0xb8>)
 800caa4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800caa8:	601a      	str	r2, [r3, #0]
 800caaa:	f3bf 8f4f 	dsb	sy
 800caae:	f3bf 8f6f 	isb	sy
 800cab2:	e01b      	b.n	800caec <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800cab4:	69bb      	ldr	r3, [r7, #24]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d002      	beq.n	800cac0 <osMessageQueueGet+0x80>
 800caba:	68bb      	ldr	r3, [r7, #8]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d103      	bne.n	800cac8 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800cac0:	f06f 0303 	mvn.w	r3, #3
 800cac4:	61fb      	str	r3, [r7, #28]
 800cac6:	e011      	b.n	800caec <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800cac8:	683a      	ldr	r2, [r7, #0]
 800caca:	68b9      	ldr	r1, [r7, #8]
 800cacc:	69b8      	ldr	r0, [r7, #24]
 800cace:	f000 fbe3 	bl	800d298 <xQueueReceive>
 800cad2:	4603      	mov	r3, r0
 800cad4:	2b01      	cmp	r3, #1
 800cad6:	d009      	beq.n	800caec <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800cad8:	683b      	ldr	r3, [r7, #0]
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d003      	beq.n	800cae6 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800cade:	f06f 0301 	mvn.w	r3, #1
 800cae2:	61fb      	str	r3, [r7, #28]
 800cae4:	e002      	b.n	800caec <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800cae6:	f06f 0302 	mvn.w	r3, #2
 800caea:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800caec:	69fb      	ldr	r3, [r7, #28]
}
 800caee:	4618      	mov	r0, r3
 800caf0:	3720      	adds	r7, #32
 800caf2:	46bd      	mov	sp, r7
 800caf4:	bd80      	pop	{r7, pc}
 800caf6:	bf00      	nop
 800caf8:	e000ed04 	.word	0xe000ed04

0800cafc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800cafc:	b480      	push	{r7}
 800cafe:	b085      	sub	sp, #20
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	60f8      	str	r0, [r7, #12]
 800cb04:	60b9      	str	r1, [r7, #8]
 800cb06:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	4a07      	ldr	r2, [pc, #28]	@ (800cb28 <vApplicationGetIdleTaskMemory+0x2c>)
 800cb0c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800cb0e:	68bb      	ldr	r3, [r7, #8]
 800cb10:	4a06      	ldr	r2, [pc, #24]	@ (800cb2c <vApplicationGetIdleTaskMemory+0x30>)
 800cb12:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	2280      	movs	r2, #128	@ 0x80
 800cb18:	601a      	str	r2, [r3, #0]
}
 800cb1a:	bf00      	nop
 800cb1c:	3714      	adds	r7, #20
 800cb1e:	46bd      	mov	sp, r7
 800cb20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb24:	4770      	bx	lr
 800cb26:	bf00      	nop
 800cb28:	20001364 	.word	0x20001364
 800cb2c:	2000140c 	.word	0x2000140c

0800cb30 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800cb30:	b480      	push	{r7}
 800cb32:	b085      	sub	sp, #20
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	60f8      	str	r0, [r7, #12]
 800cb38:	60b9      	str	r1, [r7, #8]
 800cb3a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	4a07      	ldr	r2, [pc, #28]	@ (800cb5c <vApplicationGetTimerTaskMemory+0x2c>)
 800cb40:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800cb42:	68bb      	ldr	r3, [r7, #8]
 800cb44:	4a06      	ldr	r2, [pc, #24]	@ (800cb60 <vApplicationGetTimerTaskMemory+0x30>)
 800cb46:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cb4e:	601a      	str	r2, [r3, #0]
}
 800cb50:	bf00      	nop
 800cb52:	3714      	adds	r7, #20
 800cb54:	46bd      	mov	sp, r7
 800cb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb5a:	4770      	bx	lr
 800cb5c:	2000160c 	.word	0x2000160c
 800cb60:	200016b4 	.word	0x200016b4

0800cb64 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800cb64:	b480      	push	{r7}
 800cb66:	b083      	sub	sp, #12
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	f103 0208 	add.w	r2, r3, #8
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	f04f 32ff 	mov.w	r2, #4294967295
 800cb7c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	f103 0208 	add.w	r2, r3, #8
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	f103 0208 	add.w	r2, r3, #8
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	2200      	movs	r2, #0
 800cb96:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800cb98:	bf00      	nop
 800cb9a:	370c      	adds	r7, #12
 800cb9c:	46bd      	mov	sp, r7
 800cb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba2:	4770      	bx	lr

0800cba4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800cba4:	b480      	push	{r7}
 800cba6:	b083      	sub	sp, #12
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	2200      	movs	r2, #0
 800cbb0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800cbb2:	bf00      	nop
 800cbb4:	370c      	adds	r7, #12
 800cbb6:	46bd      	mov	sp, r7
 800cbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbbc:	4770      	bx	lr

0800cbbe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cbbe:	b480      	push	{r7}
 800cbc0:	b085      	sub	sp, #20
 800cbc2:	af00      	add	r7, sp, #0
 800cbc4:	6078      	str	r0, [r7, #4]
 800cbc6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	685b      	ldr	r3, [r3, #4]
 800cbcc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800cbce:	683b      	ldr	r3, [r7, #0]
 800cbd0:	68fa      	ldr	r2, [r7, #12]
 800cbd2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	689a      	ldr	r2, [r3, #8]
 800cbd8:	683b      	ldr	r3, [r7, #0]
 800cbda:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	689b      	ldr	r3, [r3, #8]
 800cbe0:	683a      	ldr	r2, [r7, #0]
 800cbe2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	683a      	ldr	r2, [r7, #0]
 800cbe8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800cbea:	683b      	ldr	r3, [r7, #0]
 800cbec:	687a      	ldr	r2, [r7, #4]
 800cbee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	1c5a      	adds	r2, r3, #1
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	601a      	str	r2, [r3, #0]
}
 800cbfa:	bf00      	nop
 800cbfc:	3714      	adds	r7, #20
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc04:	4770      	bx	lr

0800cc06 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cc06:	b480      	push	{r7}
 800cc08:	b085      	sub	sp, #20
 800cc0a:	af00      	add	r7, sp, #0
 800cc0c:	6078      	str	r0, [r7, #4]
 800cc0e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800cc10:	683b      	ldr	r3, [r7, #0]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800cc16:	68bb      	ldr	r3, [r7, #8]
 800cc18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc1c:	d103      	bne.n	800cc26 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	691b      	ldr	r3, [r3, #16]
 800cc22:	60fb      	str	r3, [r7, #12]
 800cc24:	e00c      	b.n	800cc40 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	3308      	adds	r3, #8
 800cc2a:	60fb      	str	r3, [r7, #12]
 800cc2c:	e002      	b.n	800cc34 <vListInsert+0x2e>
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	685b      	ldr	r3, [r3, #4]
 800cc32:	60fb      	str	r3, [r7, #12]
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	685b      	ldr	r3, [r3, #4]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	68ba      	ldr	r2, [r7, #8]
 800cc3c:	429a      	cmp	r2, r3
 800cc3e:	d2f6      	bcs.n	800cc2e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	685a      	ldr	r2, [r3, #4]
 800cc44:	683b      	ldr	r3, [r7, #0]
 800cc46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800cc48:	683b      	ldr	r3, [r7, #0]
 800cc4a:	685b      	ldr	r3, [r3, #4]
 800cc4c:	683a      	ldr	r2, [r7, #0]
 800cc4e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800cc50:	683b      	ldr	r3, [r7, #0]
 800cc52:	68fa      	ldr	r2, [r7, #12]
 800cc54:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	683a      	ldr	r2, [r7, #0]
 800cc5a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800cc5c:	683b      	ldr	r3, [r7, #0]
 800cc5e:	687a      	ldr	r2, [r7, #4]
 800cc60:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	1c5a      	adds	r2, r3, #1
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	601a      	str	r2, [r3, #0]
}
 800cc6c:	bf00      	nop
 800cc6e:	3714      	adds	r7, #20
 800cc70:	46bd      	mov	sp, r7
 800cc72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc76:	4770      	bx	lr

0800cc78 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800cc78:	b480      	push	{r7}
 800cc7a:	b085      	sub	sp, #20
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	691b      	ldr	r3, [r3, #16]
 800cc84:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	685b      	ldr	r3, [r3, #4]
 800cc8a:	687a      	ldr	r2, [r7, #4]
 800cc8c:	6892      	ldr	r2, [r2, #8]
 800cc8e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	689b      	ldr	r3, [r3, #8]
 800cc94:	687a      	ldr	r2, [r7, #4]
 800cc96:	6852      	ldr	r2, [r2, #4]
 800cc98:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	685b      	ldr	r3, [r3, #4]
 800cc9e:	687a      	ldr	r2, [r7, #4]
 800cca0:	429a      	cmp	r2, r3
 800cca2:	d103      	bne.n	800ccac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	689a      	ldr	r2, [r3, #8]
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	2200      	movs	r2, #0
 800ccb0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	1e5a      	subs	r2, r3, #1
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	681b      	ldr	r3, [r3, #0]
}
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	3714      	adds	r7, #20
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccca:	4770      	bx	lr

0800cccc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800cccc:	b580      	push	{r7, lr}
 800ccce:	b084      	sub	sp, #16
 800ccd0:	af00      	add	r7, sp, #0
 800ccd2:	6078      	str	r0, [r7, #4]
 800ccd4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d10b      	bne.n	800ccf8 <xQueueGenericReset+0x2c>
	__asm volatile
 800cce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cce4:	f383 8811 	msr	BASEPRI, r3
 800cce8:	f3bf 8f6f 	isb	sy
 800ccec:	f3bf 8f4f 	dsb	sy
 800ccf0:	60bb      	str	r3, [r7, #8]
}
 800ccf2:	bf00      	nop
 800ccf4:	bf00      	nop
 800ccf6:	e7fd      	b.n	800ccf4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ccf8:	f002 f966 	bl	800efc8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	681a      	ldr	r2, [r3, #0]
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd04:	68f9      	ldr	r1, [r7, #12]
 800cd06:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800cd08:	fb01 f303 	mul.w	r3, r1, r3
 800cd0c:	441a      	add	r2, r3
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	2200      	movs	r2, #0
 800cd16:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	681a      	ldr	r2, [r3, #0]
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	681a      	ldr	r2, [r3, #0]
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd28:	3b01      	subs	r3, #1
 800cd2a:	68f9      	ldr	r1, [r7, #12]
 800cd2c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800cd2e:	fb01 f303 	mul.w	r3, r1, r3
 800cd32:	441a      	add	r2, r3
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	22ff      	movs	r2, #255	@ 0xff
 800cd3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	22ff      	movs	r2, #255	@ 0xff
 800cd44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800cd48:	683b      	ldr	r3, [r7, #0]
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d114      	bne.n	800cd78 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	691b      	ldr	r3, [r3, #16]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d01a      	beq.n	800cd8c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	3310      	adds	r3, #16
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	f001 fa00 	bl	800e160 <xTaskRemoveFromEventList>
 800cd60:	4603      	mov	r3, r0
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d012      	beq.n	800cd8c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800cd66:	4b0d      	ldr	r3, [pc, #52]	@ (800cd9c <xQueueGenericReset+0xd0>)
 800cd68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cd6c:	601a      	str	r2, [r3, #0]
 800cd6e:	f3bf 8f4f 	dsb	sy
 800cd72:	f3bf 8f6f 	isb	sy
 800cd76:	e009      	b.n	800cd8c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	3310      	adds	r3, #16
 800cd7c:	4618      	mov	r0, r3
 800cd7e:	f7ff fef1 	bl	800cb64 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	3324      	adds	r3, #36	@ 0x24
 800cd86:	4618      	mov	r0, r3
 800cd88:	f7ff feec 	bl	800cb64 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800cd8c:	f002 f94e 	bl	800f02c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800cd90:	2301      	movs	r3, #1
}
 800cd92:	4618      	mov	r0, r3
 800cd94:	3710      	adds	r7, #16
 800cd96:	46bd      	mov	sp, r7
 800cd98:	bd80      	pop	{r7, pc}
 800cd9a:	bf00      	nop
 800cd9c:	e000ed04 	.word	0xe000ed04

0800cda0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b08e      	sub	sp, #56	@ 0x38
 800cda4:	af02      	add	r7, sp, #8
 800cda6:	60f8      	str	r0, [r7, #12]
 800cda8:	60b9      	str	r1, [r7, #8]
 800cdaa:	607a      	str	r2, [r7, #4]
 800cdac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d10b      	bne.n	800cdcc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800cdb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdb8:	f383 8811 	msr	BASEPRI, r3
 800cdbc:	f3bf 8f6f 	isb	sy
 800cdc0:	f3bf 8f4f 	dsb	sy
 800cdc4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800cdc6:	bf00      	nop
 800cdc8:	bf00      	nop
 800cdca:	e7fd      	b.n	800cdc8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800cdcc:	683b      	ldr	r3, [r7, #0]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d10b      	bne.n	800cdea <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800cdd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdd6:	f383 8811 	msr	BASEPRI, r3
 800cdda:	f3bf 8f6f 	isb	sy
 800cdde:	f3bf 8f4f 	dsb	sy
 800cde2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800cde4:	bf00      	nop
 800cde6:	bf00      	nop
 800cde8:	e7fd      	b.n	800cde6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d002      	beq.n	800cdf6 <xQueueGenericCreateStatic+0x56>
 800cdf0:	68bb      	ldr	r3, [r7, #8]
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d001      	beq.n	800cdfa <xQueueGenericCreateStatic+0x5a>
 800cdf6:	2301      	movs	r3, #1
 800cdf8:	e000      	b.n	800cdfc <xQueueGenericCreateStatic+0x5c>
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d10b      	bne.n	800ce18 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800ce00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce04:	f383 8811 	msr	BASEPRI, r3
 800ce08:	f3bf 8f6f 	isb	sy
 800ce0c:	f3bf 8f4f 	dsb	sy
 800ce10:	623b      	str	r3, [r7, #32]
}
 800ce12:	bf00      	nop
 800ce14:	bf00      	nop
 800ce16:	e7fd      	b.n	800ce14 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d102      	bne.n	800ce24 <xQueueGenericCreateStatic+0x84>
 800ce1e:	68bb      	ldr	r3, [r7, #8]
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d101      	bne.n	800ce28 <xQueueGenericCreateStatic+0x88>
 800ce24:	2301      	movs	r3, #1
 800ce26:	e000      	b.n	800ce2a <xQueueGenericCreateStatic+0x8a>
 800ce28:	2300      	movs	r3, #0
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d10b      	bne.n	800ce46 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800ce2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce32:	f383 8811 	msr	BASEPRI, r3
 800ce36:	f3bf 8f6f 	isb	sy
 800ce3a:	f3bf 8f4f 	dsb	sy
 800ce3e:	61fb      	str	r3, [r7, #28]
}
 800ce40:	bf00      	nop
 800ce42:	bf00      	nop
 800ce44:	e7fd      	b.n	800ce42 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ce46:	2350      	movs	r3, #80	@ 0x50
 800ce48:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ce4a:	697b      	ldr	r3, [r7, #20]
 800ce4c:	2b50      	cmp	r3, #80	@ 0x50
 800ce4e:	d00b      	beq.n	800ce68 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800ce50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce54:	f383 8811 	msr	BASEPRI, r3
 800ce58:	f3bf 8f6f 	isb	sy
 800ce5c:	f3bf 8f4f 	dsb	sy
 800ce60:	61bb      	str	r3, [r7, #24]
}
 800ce62:	bf00      	nop
 800ce64:	bf00      	nop
 800ce66:	e7fd      	b.n	800ce64 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ce68:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ce6a:	683b      	ldr	r3, [r7, #0]
 800ce6c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800ce6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d00d      	beq.n	800ce90 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ce74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce76:	2201      	movs	r2, #1
 800ce78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ce7c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800ce80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce82:	9300      	str	r3, [sp, #0]
 800ce84:	4613      	mov	r3, r2
 800ce86:	687a      	ldr	r2, [r7, #4]
 800ce88:	68b9      	ldr	r1, [r7, #8]
 800ce8a:	68f8      	ldr	r0, [r7, #12]
 800ce8c:	f000 f840 	bl	800cf10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ce90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800ce92:	4618      	mov	r0, r3
 800ce94:	3730      	adds	r7, #48	@ 0x30
 800ce96:	46bd      	mov	sp, r7
 800ce98:	bd80      	pop	{r7, pc}

0800ce9a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800ce9a:	b580      	push	{r7, lr}
 800ce9c:	b08a      	sub	sp, #40	@ 0x28
 800ce9e:	af02      	add	r7, sp, #8
 800cea0:	60f8      	str	r0, [r7, #12]
 800cea2:	60b9      	str	r1, [r7, #8]
 800cea4:	4613      	mov	r3, r2
 800cea6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d10b      	bne.n	800cec6 <xQueueGenericCreate+0x2c>
	__asm volatile
 800ceae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ceb2:	f383 8811 	msr	BASEPRI, r3
 800ceb6:	f3bf 8f6f 	isb	sy
 800ceba:	f3bf 8f4f 	dsb	sy
 800cebe:	613b      	str	r3, [r7, #16]
}
 800cec0:	bf00      	nop
 800cec2:	bf00      	nop
 800cec4:	e7fd      	b.n	800cec2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	68ba      	ldr	r2, [r7, #8]
 800ceca:	fb02 f303 	mul.w	r3, r2, r3
 800cece:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ced0:	69fb      	ldr	r3, [r7, #28]
 800ced2:	3350      	adds	r3, #80	@ 0x50
 800ced4:	4618      	mov	r0, r3
 800ced6:	f002 f999 	bl	800f20c <pvPortMalloc>
 800ceda:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800cedc:	69bb      	ldr	r3, [r7, #24]
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d011      	beq.n	800cf06 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800cee2:	69bb      	ldr	r3, [r7, #24]
 800cee4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cee6:	697b      	ldr	r3, [r7, #20]
 800cee8:	3350      	adds	r3, #80	@ 0x50
 800ceea:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ceec:	69bb      	ldr	r3, [r7, #24]
 800ceee:	2200      	movs	r2, #0
 800cef0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cef4:	79fa      	ldrb	r2, [r7, #7]
 800cef6:	69bb      	ldr	r3, [r7, #24]
 800cef8:	9300      	str	r3, [sp, #0]
 800cefa:	4613      	mov	r3, r2
 800cefc:	697a      	ldr	r2, [r7, #20]
 800cefe:	68b9      	ldr	r1, [r7, #8]
 800cf00:	68f8      	ldr	r0, [r7, #12]
 800cf02:	f000 f805 	bl	800cf10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cf06:	69bb      	ldr	r3, [r7, #24]
	}
 800cf08:	4618      	mov	r0, r3
 800cf0a:	3720      	adds	r7, #32
 800cf0c:	46bd      	mov	sp, r7
 800cf0e:	bd80      	pop	{r7, pc}

0800cf10 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800cf10:	b580      	push	{r7, lr}
 800cf12:	b084      	sub	sp, #16
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	60f8      	str	r0, [r7, #12]
 800cf18:	60b9      	str	r1, [r7, #8]
 800cf1a:	607a      	str	r2, [r7, #4]
 800cf1c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800cf1e:	68bb      	ldr	r3, [r7, #8]
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d103      	bne.n	800cf2c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800cf24:	69bb      	ldr	r3, [r7, #24]
 800cf26:	69ba      	ldr	r2, [r7, #24]
 800cf28:	601a      	str	r2, [r3, #0]
 800cf2a:	e002      	b.n	800cf32 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800cf2c:	69bb      	ldr	r3, [r7, #24]
 800cf2e:	687a      	ldr	r2, [r7, #4]
 800cf30:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800cf32:	69bb      	ldr	r3, [r7, #24]
 800cf34:	68fa      	ldr	r2, [r7, #12]
 800cf36:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800cf38:	69bb      	ldr	r3, [r7, #24]
 800cf3a:	68ba      	ldr	r2, [r7, #8]
 800cf3c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800cf3e:	2101      	movs	r1, #1
 800cf40:	69b8      	ldr	r0, [r7, #24]
 800cf42:	f7ff fec3 	bl	800cccc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800cf46:	69bb      	ldr	r3, [r7, #24]
 800cf48:	78fa      	ldrb	r2, [r7, #3]
 800cf4a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800cf4e:	bf00      	nop
 800cf50:	3710      	adds	r7, #16
 800cf52:	46bd      	mov	sp, r7
 800cf54:	bd80      	pop	{r7, pc}
	...

0800cf58 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800cf58:	b580      	push	{r7, lr}
 800cf5a:	b08e      	sub	sp, #56	@ 0x38
 800cf5c:	af00      	add	r7, sp, #0
 800cf5e:	60f8      	str	r0, [r7, #12]
 800cf60:	60b9      	str	r1, [r7, #8]
 800cf62:	607a      	str	r2, [r7, #4]
 800cf64:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800cf66:	2300      	movs	r3, #0
 800cf68:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800cf6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d10b      	bne.n	800cf8c <xQueueGenericSend+0x34>
	__asm volatile
 800cf74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf78:	f383 8811 	msr	BASEPRI, r3
 800cf7c:	f3bf 8f6f 	isb	sy
 800cf80:	f3bf 8f4f 	dsb	sy
 800cf84:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800cf86:	bf00      	nop
 800cf88:	bf00      	nop
 800cf8a:	e7fd      	b.n	800cf88 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cf8c:	68bb      	ldr	r3, [r7, #8]
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d103      	bne.n	800cf9a <xQueueGenericSend+0x42>
 800cf92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d101      	bne.n	800cf9e <xQueueGenericSend+0x46>
 800cf9a:	2301      	movs	r3, #1
 800cf9c:	e000      	b.n	800cfa0 <xQueueGenericSend+0x48>
 800cf9e:	2300      	movs	r3, #0
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d10b      	bne.n	800cfbc <xQueueGenericSend+0x64>
	__asm volatile
 800cfa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfa8:	f383 8811 	msr	BASEPRI, r3
 800cfac:	f3bf 8f6f 	isb	sy
 800cfb0:	f3bf 8f4f 	dsb	sy
 800cfb4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800cfb6:	bf00      	nop
 800cfb8:	bf00      	nop
 800cfba:	e7fd      	b.n	800cfb8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cfbc:	683b      	ldr	r3, [r7, #0]
 800cfbe:	2b02      	cmp	r3, #2
 800cfc0:	d103      	bne.n	800cfca <xQueueGenericSend+0x72>
 800cfc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cfc6:	2b01      	cmp	r3, #1
 800cfc8:	d101      	bne.n	800cfce <xQueueGenericSend+0x76>
 800cfca:	2301      	movs	r3, #1
 800cfcc:	e000      	b.n	800cfd0 <xQueueGenericSend+0x78>
 800cfce:	2300      	movs	r3, #0
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d10b      	bne.n	800cfec <xQueueGenericSend+0x94>
	__asm volatile
 800cfd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfd8:	f383 8811 	msr	BASEPRI, r3
 800cfdc:	f3bf 8f6f 	isb	sy
 800cfe0:	f3bf 8f4f 	dsb	sy
 800cfe4:	623b      	str	r3, [r7, #32]
}
 800cfe6:	bf00      	nop
 800cfe8:	bf00      	nop
 800cfea:	e7fd      	b.n	800cfe8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cfec:	f001 fa7e 	bl	800e4ec <xTaskGetSchedulerState>
 800cff0:	4603      	mov	r3, r0
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d102      	bne.n	800cffc <xQueueGenericSend+0xa4>
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d101      	bne.n	800d000 <xQueueGenericSend+0xa8>
 800cffc:	2301      	movs	r3, #1
 800cffe:	e000      	b.n	800d002 <xQueueGenericSend+0xaa>
 800d000:	2300      	movs	r3, #0
 800d002:	2b00      	cmp	r3, #0
 800d004:	d10b      	bne.n	800d01e <xQueueGenericSend+0xc6>
	__asm volatile
 800d006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d00a:	f383 8811 	msr	BASEPRI, r3
 800d00e:	f3bf 8f6f 	isb	sy
 800d012:	f3bf 8f4f 	dsb	sy
 800d016:	61fb      	str	r3, [r7, #28]
}
 800d018:	bf00      	nop
 800d01a:	bf00      	nop
 800d01c:	e7fd      	b.n	800d01a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d01e:	f001 ffd3 	bl	800efc8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d024:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d028:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d02a:	429a      	cmp	r2, r3
 800d02c:	d302      	bcc.n	800d034 <xQueueGenericSend+0xdc>
 800d02e:	683b      	ldr	r3, [r7, #0]
 800d030:	2b02      	cmp	r3, #2
 800d032:	d129      	bne.n	800d088 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d034:	683a      	ldr	r2, [r7, #0]
 800d036:	68b9      	ldr	r1, [r7, #8]
 800d038:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d03a:	f000 fa91 	bl	800d560 <prvCopyDataToQueue>
 800d03e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d044:	2b00      	cmp	r3, #0
 800d046:	d010      	beq.n	800d06a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d04a:	3324      	adds	r3, #36	@ 0x24
 800d04c:	4618      	mov	r0, r3
 800d04e:	f001 f887 	bl	800e160 <xTaskRemoveFromEventList>
 800d052:	4603      	mov	r3, r0
 800d054:	2b00      	cmp	r3, #0
 800d056:	d013      	beq.n	800d080 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d058:	4b3f      	ldr	r3, [pc, #252]	@ (800d158 <xQueueGenericSend+0x200>)
 800d05a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d05e:	601a      	str	r2, [r3, #0]
 800d060:	f3bf 8f4f 	dsb	sy
 800d064:	f3bf 8f6f 	isb	sy
 800d068:	e00a      	b.n	800d080 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d06a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d007      	beq.n	800d080 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d070:	4b39      	ldr	r3, [pc, #228]	@ (800d158 <xQueueGenericSend+0x200>)
 800d072:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d076:	601a      	str	r2, [r3, #0]
 800d078:	f3bf 8f4f 	dsb	sy
 800d07c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d080:	f001 ffd4 	bl	800f02c <vPortExitCritical>
				return pdPASS;
 800d084:	2301      	movs	r3, #1
 800d086:	e063      	b.n	800d150 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d103      	bne.n	800d096 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d08e:	f001 ffcd 	bl	800f02c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d092:	2300      	movs	r3, #0
 800d094:	e05c      	b.n	800d150 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d096:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d106      	bne.n	800d0aa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d09c:	f107 0314 	add.w	r3, r7, #20
 800d0a0:	4618      	mov	r0, r3
 800d0a2:	f001 f8c1 	bl	800e228 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d0a6:	2301      	movs	r3, #1
 800d0a8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d0aa:	f001 ffbf 	bl	800f02c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d0ae:	f000 fe29 	bl	800dd04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d0b2:	f001 ff89 	bl	800efc8 <vPortEnterCritical>
 800d0b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d0bc:	b25b      	sxtb	r3, r3
 800d0be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0c2:	d103      	bne.n	800d0cc <xQueueGenericSend+0x174>
 800d0c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0c6:	2200      	movs	r2, #0
 800d0c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d0cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0ce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d0d2:	b25b      	sxtb	r3, r3
 800d0d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0d8:	d103      	bne.n	800d0e2 <xQueueGenericSend+0x18a>
 800d0da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0dc:	2200      	movs	r2, #0
 800d0de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d0e2:	f001 ffa3 	bl	800f02c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d0e6:	1d3a      	adds	r2, r7, #4
 800d0e8:	f107 0314 	add.w	r3, r7, #20
 800d0ec:	4611      	mov	r1, r2
 800d0ee:	4618      	mov	r0, r3
 800d0f0:	f001 f8b0 	bl	800e254 <xTaskCheckForTimeOut>
 800d0f4:	4603      	mov	r3, r0
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d124      	bne.n	800d144 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d0fa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d0fc:	f000 fb28 	bl	800d750 <prvIsQueueFull>
 800d100:	4603      	mov	r3, r0
 800d102:	2b00      	cmp	r3, #0
 800d104:	d018      	beq.n	800d138 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d108:	3310      	adds	r3, #16
 800d10a:	687a      	ldr	r2, [r7, #4]
 800d10c:	4611      	mov	r1, r2
 800d10e:	4618      	mov	r0, r3
 800d110:	f000 ffd4 	bl	800e0bc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d114:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d116:	f000 fab3 	bl	800d680 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d11a:	f000 fe01 	bl	800dd20 <xTaskResumeAll>
 800d11e:	4603      	mov	r3, r0
 800d120:	2b00      	cmp	r3, #0
 800d122:	f47f af7c 	bne.w	800d01e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800d126:	4b0c      	ldr	r3, [pc, #48]	@ (800d158 <xQueueGenericSend+0x200>)
 800d128:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d12c:	601a      	str	r2, [r3, #0]
 800d12e:	f3bf 8f4f 	dsb	sy
 800d132:	f3bf 8f6f 	isb	sy
 800d136:	e772      	b.n	800d01e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d138:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d13a:	f000 faa1 	bl	800d680 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d13e:	f000 fdef 	bl	800dd20 <xTaskResumeAll>
 800d142:	e76c      	b.n	800d01e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d144:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d146:	f000 fa9b 	bl	800d680 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d14a:	f000 fde9 	bl	800dd20 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d14e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d150:	4618      	mov	r0, r3
 800d152:	3738      	adds	r7, #56	@ 0x38
 800d154:	46bd      	mov	sp, r7
 800d156:	bd80      	pop	{r7, pc}
 800d158:	e000ed04 	.word	0xe000ed04

0800d15c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d15c:	b580      	push	{r7, lr}
 800d15e:	b090      	sub	sp, #64	@ 0x40
 800d160:	af00      	add	r7, sp, #0
 800d162:	60f8      	str	r0, [r7, #12]
 800d164:	60b9      	str	r1, [r7, #8]
 800d166:	607a      	str	r2, [r7, #4]
 800d168:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800d16e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d170:	2b00      	cmp	r3, #0
 800d172:	d10b      	bne.n	800d18c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800d174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d178:	f383 8811 	msr	BASEPRI, r3
 800d17c:	f3bf 8f6f 	isb	sy
 800d180:	f3bf 8f4f 	dsb	sy
 800d184:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d186:	bf00      	nop
 800d188:	bf00      	nop
 800d18a:	e7fd      	b.n	800d188 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d18c:	68bb      	ldr	r3, [r7, #8]
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d103      	bne.n	800d19a <xQueueGenericSendFromISR+0x3e>
 800d192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d196:	2b00      	cmp	r3, #0
 800d198:	d101      	bne.n	800d19e <xQueueGenericSendFromISR+0x42>
 800d19a:	2301      	movs	r3, #1
 800d19c:	e000      	b.n	800d1a0 <xQueueGenericSendFromISR+0x44>
 800d19e:	2300      	movs	r3, #0
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d10b      	bne.n	800d1bc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800d1a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1a8:	f383 8811 	msr	BASEPRI, r3
 800d1ac:	f3bf 8f6f 	isb	sy
 800d1b0:	f3bf 8f4f 	dsb	sy
 800d1b4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d1b6:	bf00      	nop
 800d1b8:	bf00      	nop
 800d1ba:	e7fd      	b.n	800d1b8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d1bc:	683b      	ldr	r3, [r7, #0]
 800d1be:	2b02      	cmp	r3, #2
 800d1c0:	d103      	bne.n	800d1ca <xQueueGenericSendFromISR+0x6e>
 800d1c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d1c6:	2b01      	cmp	r3, #1
 800d1c8:	d101      	bne.n	800d1ce <xQueueGenericSendFromISR+0x72>
 800d1ca:	2301      	movs	r3, #1
 800d1cc:	e000      	b.n	800d1d0 <xQueueGenericSendFromISR+0x74>
 800d1ce:	2300      	movs	r3, #0
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d10b      	bne.n	800d1ec <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800d1d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1d8:	f383 8811 	msr	BASEPRI, r3
 800d1dc:	f3bf 8f6f 	isb	sy
 800d1e0:	f3bf 8f4f 	dsb	sy
 800d1e4:	623b      	str	r3, [r7, #32]
}
 800d1e6:	bf00      	nop
 800d1e8:	bf00      	nop
 800d1ea:	e7fd      	b.n	800d1e8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d1ec:	f001 ffcc 	bl	800f188 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d1f0:	f3ef 8211 	mrs	r2, BASEPRI
 800d1f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1f8:	f383 8811 	msr	BASEPRI, r3
 800d1fc:	f3bf 8f6f 	isb	sy
 800d200:	f3bf 8f4f 	dsb	sy
 800d204:	61fa      	str	r2, [r7, #28]
 800d206:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d208:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d20a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d20c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d20e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d212:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d214:	429a      	cmp	r2, r3
 800d216:	d302      	bcc.n	800d21e <xQueueGenericSendFromISR+0xc2>
 800d218:	683b      	ldr	r3, [r7, #0]
 800d21a:	2b02      	cmp	r3, #2
 800d21c:	d12f      	bne.n	800d27e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d21e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d220:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d224:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d22a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d22c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d22e:	683a      	ldr	r2, [r7, #0]
 800d230:	68b9      	ldr	r1, [r7, #8]
 800d232:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d234:	f000 f994 	bl	800d560 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d238:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800d23c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d240:	d112      	bne.n	800d268 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d246:	2b00      	cmp	r3, #0
 800d248:	d016      	beq.n	800d278 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d24a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d24c:	3324      	adds	r3, #36	@ 0x24
 800d24e:	4618      	mov	r0, r3
 800d250:	f000 ff86 	bl	800e160 <xTaskRemoveFromEventList>
 800d254:	4603      	mov	r3, r0
 800d256:	2b00      	cmp	r3, #0
 800d258:	d00e      	beq.n	800d278 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d00b      	beq.n	800d278 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	2201      	movs	r2, #1
 800d264:	601a      	str	r2, [r3, #0]
 800d266:	e007      	b.n	800d278 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d268:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d26c:	3301      	adds	r3, #1
 800d26e:	b2db      	uxtb	r3, r3
 800d270:	b25a      	sxtb	r2, r3
 800d272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d274:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d278:	2301      	movs	r3, #1
 800d27a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800d27c:	e001      	b.n	800d282 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d27e:	2300      	movs	r3, #0
 800d280:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d282:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d284:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d286:	697b      	ldr	r3, [r7, #20]
 800d288:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d28c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d28e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d290:	4618      	mov	r0, r3
 800d292:	3740      	adds	r7, #64	@ 0x40
 800d294:	46bd      	mov	sp, r7
 800d296:	bd80      	pop	{r7, pc}

0800d298 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d298:	b580      	push	{r7, lr}
 800d29a:	b08c      	sub	sp, #48	@ 0x30
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	60f8      	str	r0, [r7, #12]
 800d2a0:	60b9      	str	r1, [r7, #8]
 800d2a2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d2ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d10b      	bne.n	800d2ca <xQueueReceive+0x32>
	__asm volatile
 800d2b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2b6:	f383 8811 	msr	BASEPRI, r3
 800d2ba:	f3bf 8f6f 	isb	sy
 800d2be:	f3bf 8f4f 	dsb	sy
 800d2c2:	623b      	str	r3, [r7, #32]
}
 800d2c4:	bf00      	nop
 800d2c6:	bf00      	nop
 800d2c8:	e7fd      	b.n	800d2c6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d2ca:	68bb      	ldr	r3, [r7, #8]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d103      	bne.n	800d2d8 <xQueueReceive+0x40>
 800d2d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d101      	bne.n	800d2dc <xQueueReceive+0x44>
 800d2d8:	2301      	movs	r3, #1
 800d2da:	e000      	b.n	800d2de <xQueueReceive+0x46>
 800d2dc:	2300      	movs	r3, #0
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d10b      	bne.n	800d2fa <xQueueReceive+0x62>
	__asm volatile
 800d2e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2e6:	f383 8811 	msr	BASEPRI, r3
 800d2ea:	f3bf 8f6f 	isb	sy
 800d2ee:	f3bf 8f4f 	dsb	sy
 800d2f2:	61fb      	str	r3, [r7, #28]
}
 800d2f4:	bf00      	nop
 800d2f6:	bf00      	nop
 800d2f8:	e7fd      	b.n	800d2f6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d2fa:	f001 f8f7 	bl	800e4ec <xTaskGetSchedulerState>
 800d2fe:	4603      	mov	r3, r0
 800d300:	2b00      	cmp	r3, #0
 800d302:	d102      	bne.n	800d30a <xQueueReceive+0x72>
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	2b00      	cmp	r3, #0
 800d308:	d101      	bne.n	800d30e <xQueueReceive+0x76>
 800d30a:	2301      	movs	r3, #1
 800d30c:	e000      	b.n	800d310 <xQueueReceive+0x78>
 800d30e:	2300      	movs	r3, #0
 800d310:	2b00      	cmp	r3, #0
 800d312:	d10b      	bne.n	800d32c <xQueueReceive+0x94>
	__asm volatile
 800d314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d318:	f383 8811 	msr	BASEPRI, r3
 800d31c:	f3bf 8f6f 	isb	sy
 800d320:	f3bf 8f4f 	dsb	sy
 800d324:	61bb      	str	r3, [r7, #24]
}
 800d326:	bf00      	nop
 800d328:	bf00      	nop
 800d32a:	e7fd      	b.n	800d328 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d32c:	f001 fe4c 	bl	800efc8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d334:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d01f      	beq.n	800d37c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d33c:	68b9      	ldr	r1, [r7, #8]
 800d33e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d340:	f000 f978 	bl	800d634 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d346:	1e5a      	subs	r2, r3, #1
 800d348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d34a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d34c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d34e:	691b      	ldr	r3, [r3, #16]
 800d350:	2b00      	cmp	r3, #0
 800d352:	d00f      	beq.n	800d374 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d356:	3310      	adds	r3, #16
 800d358:	4618      	mov	r0, r3
 800d35a:	f000 ff01 	bl	800e160 <xTaskRemoveFromEventList>
 800d35e:	4603      	mov	r3, r0
 800d360:	2b00      	cmp	r3, #0
 800d362:	d007      	beq.n	800d374 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d364:	4b3c      	ldr	r3, [pc, #240]	@ (800d458 <xQueueReceive+0x1c0>)
 800d366:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d36a:	601a      	str	r2, [r3, #0]
 800d36c:	f3bf 8f4f 	dsb	sy
 800d370:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d374:	f001 fe5a 	bl	800f02c <vPortExitCritical>
				return pdPASS;
 800d378:	2301      	movs	r3, #1
 800d37a:	e069      	b.n	800d450 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d103      	bne.n	800d38a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d382:	f001 fe53 	bl	800f02c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d386:	2300      	movs	r3, #0
 800d388:	e062      	b.n	800d450 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d38a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d106      	bne.n	800d39e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d390:	f107 0310 	add.w	r3, r7, #16
 800d394:	4618      	mov	r0, r3
 800d396:	f000 ff47 	bl	800e228 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d39a:	2301      	movs	r3, #1
 800d39c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d39e:	f001 fe45 	bl	800f02c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d3a2:	f000 fcaf 	bl	800dd04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d3a6:	f001 fe0f 	bl	800efc8 <vPortEnterCritical>
 800d3aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d3b0:	b25b      	sxtb	r3, r3
 800d3b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3b6:	d103      	bne.n	800d3c0 <xQueueReceive+0x128>
 800d3b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3ba:	2200      	movs	r2, #0
 800d3bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d3c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d3c6:	b25b      	sxtb	r3, r3
 800d3c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3cc:	d103      	bne.n	800d3d6 <xQueueReceive+0x13e>
 800d3ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3d0:	2200      	movs	r2, #0
 800d3d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d3d6:	f001 fe29 	bl	800f02c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d3da:	1d3a      	adds	r2, r7, #4
 800d3dc:	f107 0310 	add.w	r3, r7, #16
 800d3e0:	4611      	mov	r1, r2
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	f000 ff36 	bl	800e254 <xTaskCheckForTimeOut>
 800d3e8:	4603      	mov	r3, r0
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d123      	bne.n	800d436 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d3ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d3f0:	f000 f998 	bl	800d724 <prvIsQueueEmpty>
 800d3f4:	4603      	mov	r3, r0
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d017      	beq.n	800d42a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d3fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3fc:	3324      	adds	r3, #36	@ 0x24
 800d3fe:	687a      	ldr	r2, [r7, #4]
 800d400:	4611      	mov	r1, r2
 800d402:	4618      	mov	r0, r3
 800d404:	f000 fe5a 	bl	800e0bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d408:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d40a:	f000 f939 	bl	800d680 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d40e:	f000 fc87 	bl	800dd20 <xTaskResumeAll>
 800d412:	4603      	mov	r3, r0
 800d414:	2b00      	cmp	r3, #0
 800d416:	d189      	bne.n	800d32c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800d418:	4b0f      	ldr	r3, [pc, #60]	@ (800d458 <xQueueReceive+0x1c0>)
 800d41a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d41e:	601a      	str	r2, [r3, #0]
 800d420:	f3bf 8f4f 	dsb	sy
 800d424:	f3bf 8f6f 	isb	sy
 800d428:	e780      	b.n	800d32c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d42a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d42c:	f000 f928 	bl	800d680 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d430:	f000 fc76 	bl	800dd20 <xTaskResumeAll>
 800d434:	e77a      	b.n	800d32c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d436:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d438:	f000 f922 	bl	800d680 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d43c:	f000 fc70 	bl	800dd20 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d440:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d442:	f000 f96f 	bl	800d724 <prvIsQueueEmpty>
 800d446:	4603      	mov	r3, r0
 800d448:	2b00      	cmp	r3, #0
 800d44a:	f43f af6f 	beq.w	800d32c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d44e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d450:	4618      	mov	r0, r3
 800d452:	3730      	adds	r7, #48	@ 0x30
 800d454:	46bd      	mov	sp, r7
 800d456:	bd80      	pop	{r7, pc}
 800d458:	e000ed04 	.word	0xe000ed04

0800d45c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d45c:	b580      	push	{r7, lr}
 800d45e:	b08e      	sub	sp, #56	@ 0x38
 800d460:	af00      	add	r7, sp, #0
 800d462:	60f8      	str	r0, [r7, #12]
 800d464:	60b9      	str	r1, [r7, #8]
 800d466:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d46c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d10b      	bne.n	800d48a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800d472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d476:	f383 8811 	msr	BASEPRI, r3
 800d47a:	f3bf 8f6f 	isb	sy
 800d47e:	f3bf 8f4f 	dsb	sy
 800d482:	623b      	str	r3, [r7, #32]
}
 800d484:	bf00      	nop
 800d486:	bf00      	nop
 800d488:	e7fd      	b.n	800d486 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d48a:	68bb      	ldr	r3, [r7, #8]
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d103      	bne.n	800d498 <xQueueReceiveFromISR+0x3c>
 800d490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d494:	2b00      	cmp	r3, #0
 800d496:	d101      	bne.n	800d49c <xQueueReceiveFromISR+0x40>
 800d498:	2301      	movs	r3, #1
 800d49a:	e000      	b.n	800d49e <xQueueReceiveFromISR+0x42>
 800d49c:	2300      	movs	r3, #0
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d10b      	bne.n	800d4ba <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800d4a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4a6:	f383 8811 	msr	BASEPRI, r3
 800d4aa:	f3bf 8f6f 	isb	sy
 800d4ae:	f3bf 8f4f 	dsb	sy
 800d4b2:	61fb      	str	r3, [r7, #28]
}
 800d4b4:	bf00      	nop
 800d4b6:	bf00      	nop
 800d4b8:	e7fd      	b.n	800d4b6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d4ba:	f001 fe65 	bl	800f188 <vPortValidateInterruptPriority>
	__asm volatile
 800d4be:	f3ef 8211 	mrs	r2, BASEPRI
 800d4c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4c6:	f383 8811 	msr	BASEPRI, r3
 800d4ca:	f3bf 8f6f 	isb	sy
 800d4ce:	f3bf 8f4f 	dsb	sy
 800d4d2:	61ba      	str	r2, [r7, #24]
 800d4d4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800d4d6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d4d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d4da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4de:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d4e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d02f      	beq.n	800d546 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800d4e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d4ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d4f0:	68b9      	ldr	r1, [r7, #8]
 800d4f2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d4f4:	f000 f89e 	bl	800d634 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d4f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4fa:	1e5a      	subs	r2, r3, #1
 800d4fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4fe:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800d500:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d504:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d508:	d112      	bne.n	800d530 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d50a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d50c:	691b      	ldr	r3, [r3, #16]
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d016      	beq.n	800d540 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d514:	3310      	adds	r3, #16
 800d516:	4618      	mov	r0, r3
 800d518:	f000 fe22 	bl	800e160 <xTaskRemoveFromEventList>
 800d51c:	4603      	mov	r3, r0
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d00e      	beq.n	800d540 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	2b00      	cmp	r3, #0
 800d526:	d00b      	beq.n	800d540 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	2201      	movs	r2, #1
 800d52c:	601a      	str	r2, [r3, #0]
 800d52e:	e007      	b.n	800d540 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800d530:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d534:	3301      	adds	r3, #1
 800d536:	b2db      	uxtb	r3, r3
 800d538:	b25a      	sxtb	r2, r3
 800d53a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d53c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800d540:	2301      	movs	r3, #1
 800d542:	637b      	str	r3, [r7, #52]	@ 0x34
 800d544:	e001      	b.n	800d54a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800d546:	2300      	movs	r3, #0
 800d548:	637b      	str	r3, [r7, #52]	@ 0x34
 800d54a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d54c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800d54e:	693b      	ldr	r3, [r7, #16]
 800d550:	f383 8811 	msr	BASEPRI, r3
}
 800d554:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d556:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d558:	4618      	mov	r0, r3
 800d55a:	3738      	adds	r7, #56	@ 0x38
 800d55c:	46bd      	mov	sp, r7
 800d55e:	bd80      	pop	{r7, pc}

0800d560 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d560:	b580      	push	{r7, lr}
 800d562:	b086      	sub	sp, #24
 800d564:	af00      	add	r7, sp, #0
 800d566:	60f8      	str	r0, [r7, #12]
 800d568:	60b9      	str	r1, [r7, #8]
 800d56a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d56c:	2300      	movs	r3, #0
 800d56e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d574:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d10d      	bne.n	800d59a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	2b00      	cmp	r3, #0
 800d584:	d14d      	bne.n	800d622 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	689b      	ldr	r3, [r3, #8]
 800d58a:	4618      	mov	r0, r3
 800d58c:	f000 ffcc 	bl	800e528 <xTaskPriorityDisinherit>
 800d590:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	2200      	movs	r2, #0
 800d596:	609a      	str	r2, [r3, #8]
 800d598:	e043      	b.n	800d622 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d119      	bne.n	800d5d4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	6858      	ldr	r0, [r3, #4]
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5a8:	461a      	mov	r2, r3
 800d5aa:	68b9      	ldr	r1, [r7, #8]
 800d5ac:	f002 fc01 	bl	800fdb2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	685a      	ldr	r2, [r3, #4]
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5b8:	441a      	add	r2, r3
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	685a      	ldr	r2, [r3, #4]
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	689b      	ldr	r3, [r3, #8]
 800d5c6:	429a      	cmp	r2, r3
 800d5c8:	d32b      	bcc.n	800d622 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	681a      	ldr	r2, [r3, #0]
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	605a      	str	r2, [r3, #4]
 800d5d2:	e026      	b.n	800d622 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	68d8      	ldr	r0, [r3, #12]
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5dc:	461a      	mov	r2, r3
 800d5de:	68b9      	ldr	r1, [r7, #8]
 800d5e0:	f002 fbe7 	bl	800fdb2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	68da      	ldr	r2, [r3, #12]
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5ec:	425b      	negs	r3, r3
 800d5ee:	441a      	add	r2, r3
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	68da      	ldr	r2, [r3, #12]
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	429a      	cmp	r2, r3
 800d5fe:	d207      	bcs.n	800d610 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	689a      	ldr	r2, [r3, #8]
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d608:	425b      	negs	r3, r3
 800d60a:	441a      	add	r2, r3
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	2b02      	cmp	r3, #2
 800d614:	d105      	bne.n	800d622 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d616:	693b      	ldr	r3, [r7, #16]
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d002      	beq.n	800d622 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d61c:	693b      	ldr	r3, [r7, #16]
 800d61e:	3b01      	subs	r3, #1
 800d620:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d622:	693b      	ldr	r3, [r7, #16]
 800d624:	1c5a      	adds	r2, r3, #1
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800d62a:	697b      	ldr	r3, [r7, #20]
}
 800d62c:	4618      	mov	r0, r3
 800d62e:	3718      	adds	r7, #24
 800d630:	46bd      	mov	sp, r7
 800d632:	bd80      	pop	{r7, pc}

0800d634 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d634:	b580      	push	{r7, lr}
 800d636:	b082      	sub	sp, #8
 800d638:	af00      	add	r7, sp, #0
 800d63a:	6078      	str	r0, [r7, #4]
 800d63c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d642:	2b00      	cmp	r3, #0
 800d644:	d018      	beq.n	800d678 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	68da      	ldr	r2, [r3, #12]
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d64e:	441a      	add	r2, r3
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	68da      	ldr	r2, [r3, #12]
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	689b      	ldr	r3, [r3, #8]
 800d65c:	429a      	cmp	r2, r3
 800d65e:	d303      	bcc.n	800d668 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	681a      	ldr	r2, [r3, #0]
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	68d9      	ldr	r1, [r3, #12]
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d670:	461a      	mov	r2, r3
 800d672:	6838      	ldr	r0, [r7, #0]
 800d674:	f002 fb9d 	bl	800fdb2 <memcpy>
	}
}
 800d678:	bf00      	nop
 800d67a:	3708      	adds	r7, #8
 800d67c:	46bd      	mov	sp, r7
 800d67e:	bd80      	pop	{r7, pc}

0800d680 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d680:	b580      	push	{r7, lr}
 800d682:	b084      	sub	sp, #16
 800d684:	af00      	add	r7, sp, #0
 800d686:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d688:	f001 fc9e 	bl	800efc8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d692:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d694:	e011      	b.n	800d6ba <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d012      	beq.n	800d6c4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	3324      	adds	r3, #36	@ 0x24
 800d6a2:	4618      	mov	r0, r3
 800d6a4:	f000 fd5c 	bl	800e160 <xTaskRemoveFromEventList>
 800d6a8:	4603      	mov	r3, r0
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d001      	beq.n	800d6b2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d6ae:	f000 fe35 	bl	800e31c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d6b2:	7bfb      	ldrb	r3, [r7, #15]
 800d6b4:	3b01      	subs	r3, #1
 800d6b6:	b2db      	uxtb	r3, r3
 800d6b8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d6ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	dce9      	bgt.n	800d696 <prvUnlockQueue+0x16>
 800d6c2:	e000      	b.n	800d6c6 <prvUnlockQueue+0x46>
					break;
 800d6c4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	22ff      	movs	r2, #255	@ 0xff
 800d6ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800d6ce:	f001 fcad 	bl	800f02c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d6d2:	f001 fc79 	bl	800efc8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d6dc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d6de:	e011      	b.n	800d704 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	691b      	ldr	r3, [r3, #16]
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d012      	beq.n	800d70e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	3310      	adds	r3, #16
 800d6ec:	4618      	mov	r0, r3
 800d6ee:	f000 fd37 	bl	800e160 <xTaskRemoveFromEventList>
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d001      	beq.n	800d6fc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d6f8:	f000 fe10 	bl	800e31c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d6fc:	7bbb      	ldrb	r3, [r7, #14]
 800d6fe:	3b01      	subs	r3, #1
 800d700:	b2db      	uxtb	r3, r3
 800d702:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d704:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	dce9      	bgt.n	800d6e0 <prvUnlockQueue+0x60>
 800d70c:	e000      	b.n	800d710 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d70e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	22ff      	movs	r2, #255	@ 0xff
 800d714:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800d718:	f001 fc88 	bl	800f02c <vPortExitCritical>
}
 800d71c:	bf00      	nop
 800d71e:	3710      	adds	r7, #16
 800d720:	46bd      	mov	sp, r7
 800d722:	bd80      	pop	{r7, pc}

0800d724 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d724:	b580      	push	{r7, lr}
 800d726:	b084      	sub	sp, #16
 800d728:	af00      	add	r7, sp, #0
 800d72a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d72c:	f001 fc4c 	bl	800efc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d734:	2b00      	cmp	r3, #0
 800d736:	d102      	bne.n	800d73e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d738:	2301      	movs	r3, #1
 800d73a:	60fb      	str	r3, [r7, #12]
 800d73c:	e001      	b.n	800d742 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d73e:	2300      	movs	r3, #0
 800d740:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d742:	f001 fc73 	bl	800f02c <vPortExitCritical>

	return xReturn;
 800d746:	68fb      	ldr	r3, [r7, #12]
}
 800d748:	4618      	mov	r0, r3
 800d74a:	3710      	adds	r7, #16
 800d74c:	46bd      	mov	sp, r7
 800d74e:	bd80      	pop	{r7, pc}

0800d750 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d750:	b580      	push	{r7, lr}
 800d752:	b084      	sub	sp, #16
 800d754:	af00      	add	r7, sp, #0
 800d756:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d758:	f001 fc36 	bl	800efc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d764:	429a      	cmp	r2, r3
 800d766:	d102      	bne.n	800d76e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d768:	2301      	movs	r3, #1
 800d76a:	60fb      	str	r3, [r7, #12]
 800d76c:	e001      	b.n	800d772 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d76e:	2300      	movs	r3, #0
 800d770:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d772:	f001 fc5b 	bl	800f02c <vPortExitCritical>

	return xReturn;
 800d776:	68fb      	ldr	r3, [r7, #12]
}
 800d778:	4618      	mov	r0, r3
 800d77a:	3710      	adds	r7, #16
 800d77c:	46bd      	mov	sp, r7
 800d77e:	bd80      	pop	{r7, pc}

0800d780 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d780:	b480      	push	{r7}
 800d782:	b085      	sub	sp, #20
 800d784:	af00      	add	r7, sp, #0
 800d786:	6078      	str	r0, [r7, #4]
 800d788:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d78a:	2300      	movs	r3, #0
 800d78c:	60fb      	str	r3, [r7, #12]
 800d78e:	e014      	b.n	800d7ba <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d790:	4a0f      	ldr	r2, [pc, #60]	@ (800d7d0 <vQueueAddToRegistry+0x50>)
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d10b      	bne.n	800d7b4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d79c:	490c      	ldr	r1, [pc, #48]	@ (800d7d0 <vQueueAddToRegistry+0x50>)
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	683a      	ldr	r2, [r7, #0]
 800d7a2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d7a6:	4a0a      	ldr	r2, [pc, #40]	@ (800d7d0 <vQueueAddToRegistry+0x50>)
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	00db      	lsls	r3, r3, #3
 800d7ac:	4413      	add	r3, r2
 800d7ae:	687a      	ldr	r2, [r7, #4]
 800d7b0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d7b2:	e006      	b.n	800d7c2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	3301      	adds	r3, #1
 800d7b8:	60fb      	str	r3, [r7, #12]
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	2b07      	cmp	r3, #7
 800d7be:	d9e7      	bls.n	800d790 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d7c0:	bf00      	nop
 800d7c2:	bf00      	nop
 800d7c4:	3714      	adds	r7, #20
 800d7c6:	46bd      	mov	sp, r7
 800d7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7cc:	4770      	bx	lr
 800d7ce:	bf00      	nop
 800d7d0:	20001ab4 	.word	0x20001ab4

0800d7d4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d7d4:	b580      	push	{r7, lr}
 800d7d6:	b086      	sub	sp, #24
 800d7d8:	af00      	add	r7, sp, #0
 800d7da:	60f8      	str	r0, [r7, #12]
 800d7dc:	60b9      	str	r1, [r7, #8]
 800d7de:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800d7e4:	f001 fbf0 	bl	800efc8 <vPortEnterCritical>
 800d7e8:	697b      	ldr	r3, [r7, #20]
 800d7ea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d7ee:	b25b      	sxtb	r3, r3
 800d7f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7f4:	d103      	bne.n	800d7fe <vQueueWaitForMessageRestricted+0x2a>
 800d7f6:	697b      	ldr	r3, [r7, #20]
 800d7f8:	2200      	movs	r2, #0
 800d7fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d7fe:	697b      	ldr	r3, [r7, #20]
 800d800:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d804:	b25b      	sxtb	r3, r3
 800d806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d80a:	d103      	bne.n	800d814 <vQueueWaitForMessageRestricted+0x40>
 800d80c:	697b      	ldr	r3, [r7, #20]
 800d80e:	2200      	movs	r2, #0
 800d810:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d814:	f001 fc0a 	bl	800f02c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800d818:	697b      	ldr	r3, [r7, #20]
 800d81a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d106      	bne.n	800d82e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800d820:	697b      	ldr	r3, [r7, #20]
 800d822:	3324      	adds	r3, #36	@ 0x24
 800d824:	687a      	ldr	r2, [r7, #4]
 800d826:	68b9      	ldr	r1, [r7, #8]
 800d828:	4618      	mov	r0, r3
 800d82a:	f000 fc6d 	bl	800e108 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800d82e:	6978      	ldr	r0, [r7, #20]
 800d830:	f7ff ff26 	bl	800d680 <prvUnlockQueue>
	}
 800d834:	bf00      	nop
 800d836:	3718      	adds	r7, #24
 800d838:	46bd      	mov	sp, r7
 800d83a:	bd80      	pop	{r7, pc}

0800d83c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d83c:	b580      	push	{r7, lr}
 800d83e:	b08e      	sub	sp, #56	@ 0x38
 800d840:	af04      	add	r7, sp, #16
 800d842:	60f8      	str	r0, [r7, #12]
 800d844:	60b9      	str	r1, [r7, #8]
 800d846:	607a      	str	r2, [r7, #4]
 800d848:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d84a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d10b      	bne.n	800d868 <xTaskCreateStatic+0x2c>
	__asm volatile
 800d850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d854:	f383 8811 	msr	BASEPRI, r3
 800d858:	f3bf 8f6f 	isb	sy
 800d85c:	f3bf 8f4f 	dsb	sy
 800d860:	623b      	str	r3, [r7, #32]
}
 800d862:	bf00      	nop
 800d864:	bf00      	nop
 800d866:	e7fd      	b.n	800d864 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d10b      	bne.n	800d886 <xTaskCreateStatic+0x4a>
	__asm volatile
 800d86e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d872:	f383 8811 	msr	BASEPRI, r3
 800d876:	f3bf 8f6f 	isb	sy
 800d87a:	f3bf 8f4f 	dsb	sy
 800d87e:	61fb      	str	r3, [r7, #28]
}
 800d880:	bf00      	nop
 800d882:	bf00      	nop
 800d884:	e7fd      	b.n	800d882 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d886:	23a8      	movs	r3, #168	@ 0xa8
 800d888:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d88a:	693b      	ldr	r3, [r7, #16]
 800d88c:	2ba8      	cmp	r3, #168	@ 0xa8
 800d88e:	d00b      	beq.n	800d8a8 <xTaskCreateStatic+0x6c>
	__asm volatile
 800d890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d894:	f383 8811 	msr	BASEPRI, r3
 800d898:	f3bf 8f6f 	isb	sy
 800d89c:	f3bf 8f4f 	dsb	sy
 800d8a0:	61bb      	str	r3, [r7, #24]
}
 800d8a2:	bf00      	nop
 800d8a4:	bf00      	nop
 800d8a6:	e7fd      	b.n	800d8a4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d8a8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d8aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d01e      	beq.n	800d8ee <xTaskCreateStatic+0xb2>
 800d8b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d01b      	beq.n	800d8ee <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d8b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8b8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d8ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d8be:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d8c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8c2:	2202      	movs	r2, #2
 800d8c4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d8c8:	2300      	movs	r3, #0
 800d8ca:	9303      	str	r3, [sp, #12]
 800d8cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8ce:	9302      	str	r3, [sp, #8]
 800d8d0:	f107 0314 	add.w	r3, r7, #20
 800d8d4:	9301      	str	r3, [sp, #4]
 800d8d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8d8:	9300      	str	r3, [sp, #0]
 800d8da:	683b      	ldr	r3, [r7, #0]
 800d8dc:	687a      	ldr	r2, [r7, #4]
 800d8de:	68b9      	ldr	r1, [r7, #8]
 800d8e0:	68f8      	ldr	r0, [r7, #12]
 800d8e2:	f000 f851 	bl	800d988 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d8e6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d8e8:	f000 f8f6 	bl	800dad8 <prvAddNewTaskToReadyList>
 800d8ec:	e001      	b.n	800d8f2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800d8ee:	2300      	movs	r3, #0
 800d8f0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d8f2:	697b      	ldr	r3, [r7, #20]
	}
 800d8f4:	4618      	mov	r0, r3
 800d8f6:	3728      	adds	r7, #40	@ 0x28
 800d8f8:	46bd      	mov	sp, r7
 800d8fa:	bd80      	pop	{r7, pc}

0800d8fc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d8fc:	b580      	push	{r7, lr}
 800d8fe:	b08c      	sub	sp, #48	@ 0x30
 800d900:	af04      	add	r7, sp, #16
 800d902:	60f8      	str	r0, [r7, #12]
 800d904:	60b9      	str	r1, [r7, #8]
 800d906:	603b      	str	r3, [r7, #0]
 800d908:	4613      	mov	r3, r2
 800d90a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d90c:	88fb      	ldrh	r3, [r7, #6]
 800d90e:	009b      	lsls	r3, r3, #2
 800d910:	4618      	mov	r0, r3
 800d912:	f001 fc7b 	bl	800f20c <pvPortMalloc>
 800d916:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d918:	697b      	ldr	r3, [r7, #20]
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d00e      	beq.n	800d93c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d91e:	20a8      	movs	r0, #168	@ 0xa8
 800d920:	f001 fc74 	bl	800f20c <pvPortMalloc>
 800d924:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d926:	69fb      	ldr	r3, [r7, #28]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d003      	beq.n	800d934 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d92c:	69fb      	ldr	r3, [r7, #28]
 800d92e:	697a      	ldr	r2, [r7, #20]
 800d930:	631a      	str	r2, [r3, #48]	@ 0x30
 800d932:	e005      	b.n	800d940 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d934:	6978      	ldr	r0, [r7, #20]
 800d936:	f001 fd37 	bl	800f3a8 <vPortFree>
 800d93a:	e001      	b.n	800d940 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d93c:	2300      	movs	r3, #0
 800d93e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d940:	69fb      	ldr	r3, [r7, #28]
 800d942:	2b00      	cmp	r3, #0
 800d944:	d017      	beq.n	800d976 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d946:	69fb      	ldr	r3, [r7, #28]
 800d948:	2200      	movs	r2, #0
 800d94a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d94e:	88fa      	ldrh	r2, [r7, #6]
 800d950:	2300      	movs	r3, #0
 800d952:	9303      	str	r3, [sp, #12]
 800d954:	69fb      	ldr	r3, [r7, #28]
 800d956:	9302      	str	r3, [sp, #8]
 800d958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d95a:	9301      	str	r3, [sp, #4]
 800d95c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d95e:	9300      	str	r3, [sp, #0]
 800d960:	683b      	ldr	r3, [r7, #0]
 800d962:	68b9      	ldr	r1, [r7, #8]
 800d964:	68f8      	ldr	r0, [r7, #12]
 800d966:	f000 f80f 	bl	800d988 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d96a:	69f8      	ldr	r0, [r7, #28]
 800d96c:	f000 f8b4 	bl	800dad8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d970:	2301      	movs	r3, #1
 800d972:	61bb      	str	r3, [r7, #24]
 800d974:	e002      	b.n	800d97c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d976:	f04f 33ff 	mov.w	r3, #4294967295
 800d97a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d97c:	69bb      	ldr	r3, [r7, #24]
	}
 800d97e:	4618      	mov	r0, r3
 800d980:	3720      	adds	r7, #32
 800d982:	46bd      	mov	sp, r7
 800d984:	bd80      	pop	{r7, pc}
	...

0800d988 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d988:	b580      	push	{r7, lr}
 800d98a:	b088      	sub	sp, #32
 800d98c:	af00      	add	r7, sp, #0
 800d98e:	60f8      	str	r0, [r7, #12]
 800d990:	60b9      	str	r1, [r7, #8]
 800d992:	607a      	str	r2, [r7, #4]
 800d994:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d998:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	009b      	lsls	r3, r3, #2
 800d99e:	461a      	mov	r2, r3
 800d9a0:	21a5      	movs	r1, #165	@ 0xa5
 800d9a2:	f002 f8a7 	bl	800faf4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d9a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800d9b0:	3b01      	subs	r3, #1
 800d9b2:	009b      	lsls	r3, r3, #2
 800d9b4:	4413      	add	r3, r2
 800d9b6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d9b8:	69bb      	ldr	r3, [r7, #24]
 800d9ba:	f023 0307 	bic.w	r3, r3, #7
 800d9be:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d9c0:	69bb      	ldr	r3, [r7, #24]
 800d9c2:	f003 0307 	and.w	r3, r3, #7
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d00b      	beq.n	800d9e2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800d9ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9ce:	f383 8811 	msr	BASEPRI, r3
 800d9d2:	f3bf 8f6f 	isb	sy
 800d9d6:	f3bf 8f4f 	dsb	sy
 800d9da:	617b      	str	r3, [r7, #20]
}
 800d9dc:	bf00      	nop
 800d9de:	bf00      	nop
 800d9e0:	e7fd      	b.n	800d9de <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d9e2:	68bb      	ldr	r3, [r7, #8]
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d01f      	beq.n	800da28 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	61fb      	str	r3, [r7, #28]
 800d9ec:	e012      	b.n	800da14 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d9ee:	68ba      	ldr	r2, [r7, #8]
 800d9f0:	69fb      	ldr	r3, [r7, #28]
 800d9f2:	4413      	add	r3, r2
 800d9f4:	7819      	ldrb	r1, [r3, #0]
 800d9f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d9f8:	69fb      	ldr	r3, [r7, #28]
 800d9fa:	4413      	add	r3, r2
 800d9fc:	3334      	adds	r3, #52	@ 0x34
 800d9fe:	460a      	mov	r2, r1
 800da00:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800da02:	68ba      	ldr	r2, [r7, #8]
 800da04:	69fb      	ldr	r3, [r7, #28]
 800da06:	4413      	add	r3, r2
 800da08:	781b      	ldrb	r3, [r3, #0]
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d006      	beq.n	800da1c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800da0e:	69fb      	ldr	r3, [r7, #28]
 800da10:	3301      	adds	r3, #1
 800da12:	61fb      	str	r3, [r7, #28]
 800da14:	69fb      	ldr	r3, [r7, #28]
 800da16:	2b0f      	cmp	r3, #15
 800da18:	d9e9      	bls.n	800d9ee <prvInitialiseNewTask+0x66>
 800da1a:	e000      	b.n	800da1e <prvInitialiseNewTask+0x96>
			{
				break;
 800da1c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800da1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da20:	2200      	movs	r2, #0
 800da22:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800da26:	e003      	b.n	800da30 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800da28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da2a:	2200      	movs	r2, #0
 800da2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800da30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da32:	2b37      	cmp	r3, #55	@ 0x37
 800da34:	d901      	bls.n	800da3a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800da36:	2337      	movs	r3, #55	@ 0x37
 800da38:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800da3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800da3e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800da40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800da44:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800da46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da48:	2200      	movs	r2, #0
 800da4a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800da4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da4e:	3304      	adds	r3, #4
 800da50:	4618      	mov	r0, r3
 800da52:	f7ff f8a7 	bl	800cba4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800da56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da58:	3318      	adds	r3, #24
 800da5a:	4618      	mov	r0, r3
 800da5c:	f7ff f8a2 	bl	800cba4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800da60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da64:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800da66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da68:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800da6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da6e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800da70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da74:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800da76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da78:	2200      	movs	r2, #0
 800da7a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800da7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da80:	2200      	movs	r2, #0
 800da82:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800da86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da88:	3354      	adds	r3, #84	@ 0x54
 800da8a:	224c      	movs	r2, #76	@ 0x4c
 800da8c:	2100      	movs	r1, #0
 800da8e:	4618      	mov	r0, r3
 800da90:	f002 f830 	bl	800faf4 <memset>
 800da94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da96:	4a0d      	ldr	r2, [pc, #52]	@ (800dacc <prvInitialiseNewTask+0x144>)
 800da98:	659a      	str	r2, [r3, #88]	@ 0x58
 800da9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da9c:	4a0c      	ldr	r2, [pc, #48]	@ (800dad0 <prvInitialiseNewTask+0x148>)
 800da9e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800daa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daa2:	4a0c      	ldr	r2, [pc, #48]	@ (800dad4 <prvInitialiseNewTask+0x14c>)
 800daa4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800daa6:	683a      	ldr	r2, [r7, #0]
 800daa8:	68f9      	ldr	r1, [r7, #12]
 800daaa:	69b8      	ldr	r0, [r7, #24]
 800daac:	f001 f95a 	bl	800ed64 <pxPortInitialiseStack>
 800dab0:	4602      	mov	r2, r0
 800dab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dab4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800dab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d002      	beq.n	800dac2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800dabc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dabe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dac0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dac2:	bf00      	nop
 800dac4:	3720      	adds	r7, #32
 800dac6:	46bd      	mov	sp, r7
 800dac8:	bd80      	pop	{r7, pc}
 800daca:	bf00      	nop
 800dacc:	20005fc8 	.word	0x20005fc8
 800dad0:	20006030 	.word	0x20006030
 800dad4:	20006098 	.word	0x20006098

0800dad8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800dad8:	b580      	push	{r7, lr}
 800dada:	b082      	sub	sp, #8
 800dadc:	af00      	add	r7, sp, #0
 800dade:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800dae0:	f001 fa72 	bl	800efc8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800dae4:	4b2d      	ldr	r3, [pc, #180]	@ (800db9c <prvAddNewTaskToReadyList+0xc4>)
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	3301      	adds	r3, #1
 800daea:	4a2c      	ldr	r2, [pc, #176]	@ (800db9c <prvAddNewTaskToReadyList+0xc4>)
 800daec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800daee:	4b2c      	ldr	r3, [pc, #176]	@ (800dba0 <prvAddNewTaskToReadyList+0xc8>)
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d109      	bne.n	800db0a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800daf6:	4a2a      	ldr	r2, [pc, #168]	@ (800dba0 <prvAddNewTaskToReadyList+0xc8>)
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800dafc:	4b27      	ldr	r3, [pc, #156]	@ (800db9c <prvAddNewTaskToReadyList+0xc4>)
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	2b01      	cmp	r3, #1
 800db02:	d110      	bne.n	800db26 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800db04:	f000 fc2e 	bl	800e364 <prvInitialiseTaskLists>
 800db08:	e00d      	b.n	800db26 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800db0a:	4b26      	ldr	r3, [pc, #152]	@ (800dba4 <prvAddNewTaskToReadyList+0xcc>)
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d109      	bne.n	800db26 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800db12:	4b23      	ldr	r3, [pc, #140]	@ (800dba0 <prvAddNewTaskToReadyList+0xc8>)
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db1c:	429a      	cmp	r2, r3
 800db1e:	d802      	bhi.n	800db26 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800db20:	4a1f      	ldr	r2, [pc, #124]	@ (800dba0 <prvAddNewTaskToReadyList+0xc8>)
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800db26:	4b20      	ldr	r3, [pc, #128]	@ (800dba8 <prvAddNewTaskToReadyList+0xd0>)
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	3301      	adds	r3, #1
 800db2c:	4a1e      	ldr	r2, [pc, #120]	@ (800dba8 <prvAddNewTaskToReadyList+0xd0>)
 800db2e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800db30:	4b1d      	ldr	r3, [pc, #116]	@ (800dba8 <prvAddNewTaskToReadyList+0xd0>)
 800db32:	681a      	ldr	r2, [r3, #0]
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db3c:	4b1b      	ldr	r3, [pc, #108]	@ (800dbac <prvAddNewTaskToReadyList+0xd4>)
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	429a      	cmp	r2, r3
 800db42:	d903      	bls.n	800db4c <prvAddNewTaskToReadyList+0x74>
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db48:	4a18      	ldr	r2, [pc, #96]	@ (800dbac <prvAddNewTaskToReadyList+0xd4>)
 800db4a:	6013      	str	r3, [r2, #0]
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db50:	4613      	mov	r3, r2
 800db52:	009b      	lsls	r3, r3, #2
 800db54:	4413      	add	r3, r2
 800db56:	009b      	lsls	r3, r3, #2
 800db58:	4a15      	ldr	r2, [pc, #84]	@ (800dbb0 <prvAddNewTaskToReadyList+0xd8>)
 800db5a:	441a      	add	r2, r3
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	3304      	adds	r3, #4
 800db60:	4619      	mov	r1, r3
 800db62:	4610      	mov	r0, r2
 800db64:	f7ff f82b 	bl	800cbbe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800db68:	f001 fa60 	bl	800f02c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800db6c:	4b0d      	ldr	r3, [pc, #52]	@ (800dba4 <prvAddNewTaskToReadyList+0xcc>)
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d00e      	beq.n	800db92 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800db74:	4b0a      	ldr	r3, [pc, #40]	@ (800dba0 <prvAddNewTaskToReadyList+0xc8>)
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db7e:	429a      	cmp	r2, r3
 800db80:	d207      	bcs.n	800db92 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800db82:	4b0c      	ldr	r3, [pc, #48]	@ (800dbb4 <prvAddNewTaskToReadyList+0xdc>)
 800db84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db88:	601a      	str	r2, [r3, #0]
 800db8a:	f3bf 8f4f 	dsb	sy
 800db8e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800db92:	bf00      	nop
 800db94:	3708      	adds	r7, #8
 800db96:	46bd      	mov	sp, r7
 800db98:	bd80      	pop	{r7, pc}
 800db9a:	bf00      	nop
 800db9c:	20001fc8 	.word	0x20001fc8
 800dba0:	20001af4 	.word	0x20001af4
 800dba4:	20001fd4 	.word	0x20001fd4
 800dba8:	20001fe4 	.word	0x20001fe4
 800dbac:	20001fd0 	.word	0x20001fd0
 800dbb0:	20001af8 	.word	0x20001af8
 800dbb4:	e000ed04 	.word	0xe000ed04

0800dbb8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800dbb8:	b580      	push	{r7, lr}
 800dbba:	b084      	sub	sp, #16
 800dbbc:	af00      	add	r7, sp, #0
 800dbbe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800dbc0:	2300      	movs	r3, #0
 800dbc2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d018      	beq.n	800dbfc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800dbca:	4b14      	ldr	r3, [pc, #80]	@ (800dc1c <vTaskDelay+0x64>)
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d00b      	beq.n	800dbea <vTaskDelay+0x32>
	__asm volatile
 800dbd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbd6:	f383 8811 	msr	BASEPRI, r3
 800dbda:	f3bf 8f6f 	isb	sy
 800dbde:	f3bf 8f4f 	dsb	sy
 800dbe2:	60bb      	str	r3, [r7, #8]
}
 800dbe4:	bf00      	nop
 800dbe6:	bf00      	nop
 800dbe8:	e7fd      	b.n	800dbe6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800dbea:	f000 f88b 	bl	800dd04 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800dbee:	2100      	movs	r1, #0
 800dbf0:	6878      	ldr	r0, [r7, #4]
 800dbf2:	f000 fd09 	bl	800e608 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800dbf6:	f000 f893 	bl	800dd20 <xTaskResumeAll>
 800dbfa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d107      	bne.n	800dc12 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800dc02:	4b07      	ldr	r3, [pc, #28]	@ (800dc20 <vTaskDelay+0x68>)
 800dc04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dc08:	601a      	str	r2, [r3, #0]
 800dc0a:	f3bf 8f4f 	dsb	sy
 800dc0e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800dc12:	bf00      	nop
 800dc14:	3710      	adds	r7, #16
 800dc16:	46bd      	mov	sp, r7
 800dc18:	bd80      	pop	{r7, pc}
 800dc1a:	bf00      	nop
 800dc1c:	20001ff0 	.word	0x20001ff0
 800dc20:	e000ed04 	.word	0xe000ed04

0800dc24 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800dc24:	b580      	push	{r7, lr}
 800dc26:	b08a      	sub	sp, #40	@ 0x28
 800dc28:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800dc2a:	2300      	movs	r3, #0
 800dc2c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800dc2e:	2300      	movs	r3, #0
 800dc30:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800dc32:	463a      	mov	r2, r7
 800dc34:	1d39      	adds	r1, r7, #4
 800dc36:	f107 0308 	add.w	r3, r7, #8
 800dc3a:	4618      	mov	r0, r3
 800dc3c:	f7fe ff5e 	bl	800cafc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800dc40:	6839      	ldr	r1, [r7, #0]
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	68ba      	ldr	r2, [r7, #8]
 800dc46:	9202      	str	r2, [sp, #8]
 800dc48:	9301      	str	r3, [sp, #4]
 800dc4a:	2300      	movs	r3, #0
 800dc4c:	9300      	str	r3, [sp, #0]
 800dc4e:	2300      	movs	r3, #0
 800dc50:	460a      	mov	r2, r1
 800dc52:	4924      	ldr	r1, [pc, #144]	@ (800dce4 <vTaskStartScheduler+0xc0>)
 800dc54:	4824      	ldr	r0, [pc, #144]	@ (800dce8 <vTaskStartScheduler+0xc4>)
 800dc56:	f7ff fdf1 	bl	800d83c <xTaskCreateStatic>
 800dc5a:	4603      	mov	r3, r0
 800dc5c:	4a23      	ldr	r2, [pc, #140]	@ (800dcec <vTaskStartScheduler+0xc8>)
 800dc5e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800dc60:	4b22      	ldr	r3, [pc, #136]	@ (800dcec <vTaskStartScheduler+0xc8>)
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d002      	beq.n	800dc6e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800dc68:	2301      	movs	r3, #1
 800dc6a:	617b      	str	r3, [r7, #20]
 800dc6c:	e001      	b.n	800dc72 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800dc6e:	2300      	movs	r3, #0
 800dc70:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800dc72:	697b      	ldr	r3, [r7, #20]
 800dc74:	2b01      	cmp	r3, #1
 800dc76:	d102      	bne.n	800dc7e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800dc78:	f000 fd1a 	bl	800e6b0 <xTimerCreateTimerTask>
 800dc7c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800dc7e:	697b      	ldr	r3, [r7, #20]
 800dc80:	2b01      	cmp	r3, #1
 800dc82:	d11b      	bne.n	800dcbc <vTaskStartScheduler+0x98>
	__asm volatile
 800dc84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc88:	f383 8811 	msr	BASEPRI, r3
 800dc8c:	f3bf 8f6f 	isb	sy
 800dc90:	f3bf 8f4f 	dsb	sy
 800dc94:	613b      	str	r3, [r7, #16]
}
 800dc96:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800dc98:	4b15      	ldr	r3, [pc, #84]	@ (800dcf0 <vTaskStartScheduler+0xcc>)
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	3354      	adds	r3, #84	@ 0x54
 800dc9e:	4a15      	ldr	r2, [pc, #84]	@ (800dcf4 <vTaskStartScheduler+0xd0>)
 800dca0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800dca2:	4b15      	ldr	r3, [pc, #84]	@ (800dcf8 <vTaskStartScheduler+0xd4>)
 800dca4:	f04f 32ff 	mov.w	r2, #4294967295
 800dca8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800dcaa:	4b14      	ldr	r3, [pc, #80]	@ (800dcfc <vTaskStartScheduler+0xd8>)
 800dcac:	2201      	movs	r2, #1
 800dcae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800dcb0:	4b13      	ldr	r3, [pc, #76]	@ (800dd00 <vTaskStartScheduler+0xdc>)
 800dcb2:	2200      	movs	r2, #0
 800dcb4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800dcb6:	f001 f8e3 	bl	800ee80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800dcba:	e00f      	b.n	800dcdc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800dcbc:	697b      	ldr	r3, [r7, #20]
 800dcbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dcc2:	d10b      	bne.n	800dcdc <vTaskStartScheduler+0xb8>
	__asm volatile
 800dcc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dcc8:	f383 8811 	msr	BASEPRI, r3
 800dccc:	f3bf 8f6f 	isb	sy
 800dcd0:	f3bf 8f4f 	dsb	sy
 800dcd4:	60fb      	str	r3, [r7, #12]
}
 800dcd6:	bf00      	nop
 800dcd8:	bf00      	nop
 800dcda:	e7fd      	b.n	800dcd8 <vTaskStartScheduler+0xb4>
}
 800dcdc:	bf00      	nop
 800dcde:	3718      	adds	r7, #24
 800dce0:	46bd      	mov	sp, r7
 800dce2:	bd80      	pop	{r7, pc}
 800dce4:	0801221c 	.word	0x0801221c
 800dce8:	0800e335 	.word	0x0800e335
 800dcec:	20001fec 	.word	0x20001fec
 800dcf0:	20001af4 	.word	0x20001af4
 800dcf4:	20000028 	.word	0x20000028
 800dcf8:	20001fe8 	.word	0x20001fe8
 800dcfc:	20001fd4 	.word	0x20001fd4
 800dd00:	20001fcc 	.word	0x20001fcc

0800dd04 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800dd04:	b480      	push	{r7}
 800dd06:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800dd08:	4b04      	ldr	r3, [pc, #16]	@ (800dd1c <vTaskSuspendAll+0x18>)
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	3301      	adds	r3, #1
 800dd0e:	4a03      	ldr	r2, [pc, #12]	@ (800dd1c <vTaskSuspendAll+0x18>)
 800dd10:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800dd12:	bf00      	nop
 800dd14:	46bd      	mov	sp, r7
 800dd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd1a:	4770      	bx	lr
 800dd1c:	20001ff0 	.word	0x20001ff0

0800dd20 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800dd20:	b580      	push	{r7, lr}
 800dd22:	b084      	sub	sp, #16
 800dd24:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800dd26:	2300      	movs	r3, #0
 800dd28:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800dd2a:	2300      	movs	r3, #0
 800dd2c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800dd2e:	4b42      	ldr	r3, [pc, #264]	@ (800de38 <xTaskResumeAll+0x118>)
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d10b      	bne.n	800dd4e <xTaskResumeAll+0x2e>
	__asm volatile
 800dd36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd3a:	f383 8811 	msr	BASEPRI, r3
 800dd3e:	f3bf 8f6f 	isb	sy
 800dd42:	f3bf 8f4f 	dsb	sy
 800dd46:	603b      	str	r3, [r7, #0]
}
 800dd48:	bf00      	nop
 800dd4a:	bf00      	nop
 800dd4c:	e7fd      	b.n	800dd4a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800dd4e:	f001 f93b 	bl	800efc8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800dd52:	4b39      	ldr	r3, [pc, #228]	@ (800de38 <xTaskResumeAll+0x118>)
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	3b01      	subs	r3, #1
 800dd58:	4a37      	ldr	r2, [pc, #220]	@ (800de38 <xTaskResumeAll+0x118>)
 800dd5a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dd5c:	4b36      	ldr	r3, [pc, #216]	@ (800de38 <xTaskResumeAll+0x118>)
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d162      	bne.n	800de2a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800dd64:	4b35      	ldr	r3, [pc, #212]	@ (800de3c <xTaskResumeAll+0x11c>)
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d05e      	beq.n	800de2a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800dd6c:	e02f      	b.n	800ddce <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dd6e:	4b34      	ldr	r3, [pc, #208]	@ (800de40 <xTaskResumeAll+0x120>)
 800dd70:	68db      	ldr	r3, [r3, #12]
 800dd72:	68db      	ldr	r3, [r3, #12]
 800dd74:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	3318      	adds	r3, #24
 800dd7a:	4618      	mov	r0, r3
 800dd7c:	f7fe ff7c 	bl	800cc78 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	3304      	adds	r3, #4
 800dd84:	4618      	mov	r0, r3
 800dd86:	f7fe ff77 	bl	800cc78 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd8e:	4b2d      	ldr	r3, [pc, #180]	@ (800de44 <xTaskResumeAll+0x124>)
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	429a      	cmp	r2, r3
 800dd94:	d903      	bls.n	800dd9e <xTaskResumeAll+0x7e>
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd9a:	4a2a      	ldr	r2, [pc, #168]	@ (800de44 <xTaskResumeAll+0x124>)
 800dd9c:	6013      	str	r3, [r2, #0]
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dda2:	4613      	mov	r3, r2
 800dda4:	009b      	lsls	r3, r3, #2
 800dda6:	4413      	add	r3, r2
 800dda8:	009b      	lsls	r3, r3, #2
 800ddaa:	4a27      	ldr	r2, [pc, #156]	@ (800de48 <xTaskResumeAll+0x128>)
 800ddac:	441a      	add	r2, r3
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	3304      	adds	r3, #4
 800ddb2:	4619      	mov	r1, r3
 800ddb4:	4610      	mov	r0, r2
 800ddb6:	f7fe ff02 	bl	800cbbe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ddbe:	4b23      	ldr	r3, [pc, #140]	@ (800de4c <xTaskResumeAll+0x12c>)
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddc4:	429a      	cmp	r2, r3
 800ddc6:	d302      	bcc.n	800ddce <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800ddc8:	4b21      	ldr	r3, [pc, #132]	@ (800de50 <xTaskResumeAll+0x130>)
 800ddca:	2201      	movs	r2, #1
 800ddcc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ddce:	4b1c      	ldr	r3, [pc, #112]	@ (800de40 <xTaskResumeAll+0x120>)
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d1cb      	bne.n	800dd6e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d001      	beq.n	800dde0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800dddc:	f000 fb66 	bl	800e4ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800dde0:	4b1c      	ldr	r3, [pc, #112]	@ (800de54 <xTaskResumeAll+0x134>)
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d010      	beq.n	800de0e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ddec:	f000 f846 	bl	800de7c <xTaskIncrementTick>
 800ddf0:	4603      	mov	r3, r0
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d002      	beq.n	800ddfc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800ddf6:	4b16      	ldr	r3, [pc, #88]	@ (800de50 <xTaskResumeAll+0x130>)
 800ddf8:	2201      	movs	r2, #1
 800ddfa:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	3b01      	subs	r3, #1
 800de00:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	2b00      	cmp	r3, #0
 800de06:	d1f1      	bne.n	800ddec <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800de08:	4b12      	ldr	r3, [pc, #72]	@ (800de54 <xTaskResumeAll+0x134>)
 800de0a:	2200      	movs	r2, #0
 800de0c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800de0e:	4b10      	ldr	r3, [pc, #64]	@ (800de50 <xTaskResumeAll+0x130>)
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	2b00      	cmp	r3, #0
 800de14:	d009      	beq.n	800de2a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800de16:	2301      	movs	r3, #1
 800de18:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800de1a:	4b0f      	ldr	r3, [pc, #60]	@ (800de58 <xTaskResumeAll+0x138>)
 800de1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800de20:	601a      	str	r2, [r3, #0]
 800de22:	f3bf 8f4f 	dsb	sy
 800de26:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800de2a:	f001 f8ff 	bl	800f02c <vPortExitCritical>

	return xAlreadyYielded;
 800de2e:	68bb      	ldr	r3, [r7, #8]
}
 800de30:	4618      	mov	r0, r3
 800de32:	3710      	adds	r7, #16
 800de34:	46bd      	mov	sp, r7
 800de36:	bd80      	pop	{r7, pc}
 800de38:	20001ff0 	.word	0x20001ff0
 800de3c:	20001fc8 	.word	0x20001fc8
 800de40:	20001f88 	.word	0x20001f88
 800de44:	20001fd0 	.word	0x20001fd0
 800de48:	20001af8 	.word	0x20001af8
 800de4c:	20001af4 	.word	0x20001af4
 800de50:	20001fdc 	.word	0x20001fdc
 800de54:	20001fd8 	.word	0x20001fd8
 800de58:	e000ed04 	.word	0xe000ed04

0800de5c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800de5c:	b480      	push	{r7}
 800de5e:	b083      	sub	sp, #12
 800de60:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800de62:	4b05      	ldr	r3, [pc, #20]	@ (800de78 <xTaskGetTickCount+0x1c>)
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800de68:	687b      	ldr	r3, [r7, #4]
}
 800de6a:	4618      	mov	r0, r3
 800de6c:	370c      	adds	r7, #12
 800de6e:	46bd      	mov	sp, r7
 800de70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de74:	4770      	bx	lr
 800de76:	bf00      	nop
 800de78:	20001fcc 	.word	0x20001fcc

0800de7c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800de7c:	b580      	push	{r7, lr}
 800de7e:	b086      	sub	sp, #24
 800de80:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800de82:	2300      	movs	r3, #0
 800de84:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800de86:	4b4f      	ldr	r3, [pc, #316]	@ (800dfc4 <xTaskIncrementTick+0x148>)
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	f040 8090 	bne.w	800dfb0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800de90:	4b4d      	ldr	r3, [pc, #308]	@ (800dfc8 <xTaskIncrementTick+0x14c>)
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	3301      	adds	r3, #1
 800de96:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800de98:	4a4b      	ldr	r2, [pc, #300]	@ (800dfc8 <xTaskIncrementTick+0x14c>)
 800de9a:	693b      	ldr	r3, [r7, #16]
 800de9c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800de9e:	693b      	ldr	r3, [r7, #16]
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d121      	bne.n	800dee8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800dea4:	4b49      	ldr	r3, [pc, #292]	@ (800dfcc <xTaskIncrementTick+0x150>)
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	681b      	ldr	r3, [r3, #0]
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d00b      	beq.n	800dec6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800deae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800deb2:	f383 8811 	msr	BASEPRI, r3
 800deb6:	f3bf 8f6f 	isb	sy
 800deba:	f3bf 8f4f 	dsb	sy
 800debe:	603b      	str	r3, [r7, #0]
}
 800dec0:	bf00      	nop
 800dec2:	bf00      	nop
 800dec4:	e7fd      	b.n	800dec2 <xTaskIncrementTick+0x46>
 800dec6:	4b41      	ldr	r3, [pc, #260]	@ (800dfcc <xTaskIncrementTick+0x150>)
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	60fb      	str	r3, [r7, #12]
 800decc:	4b40      	ldr	r3, [pc, #256]	@ (800dfd0 <xTaskIncrementTick+0x154>)
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	4a3e      	ldr	r2, [pc, #248]	@ (800dfcc <xTaskIncrementTick+0x150>)
 800ded2:	6013      	str	r3, [r2, #0]
 800ded4:	4a3e      	ldr	r2, [pc, #248]	@ (800dfd0 <xTaskIncrementTick+0x154>)
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	6013      	str	r3, [r2, #0]
 800deda:	4b3e      	ldr	r3, [pc, #248]	@ (800dfd4 <xTaskIncrementTick+0x158>)
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	3301      	adds	r3, #1
 800dee0:	4a3c      	ldr	r2, [pc, #240]	@ (800dfd4 <xTaskIncrementTick+0x158>)
 800dee2:	6013      	str	r3, [r2, #0]
 800dee4:	f000 fae2 	bl	800e4ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800dee8:	4b3b      	ldr	r3, [pc, #236]	@ (800dfd8 <xTaskIncrementTick+0x15c>)
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	693a      	ldr	r2, [r7, #16]
 800deee:	429a      	cmp	r2, r3
 800def0:	d349      	bcc.n	800df86 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800def2:	4b36      	ldr	r3, [pc, #216]	@ (800dfcc <xTaskIncrementTick+0x150>)
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	2b00      	cmp	r3, #0
 800defa:	d104      	bne.n	800df06 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800defc:	4b36      	ldr	r3, [pc, #216]	@ (800dfd8 <xTaskIncrementTick+0x15c>)
 800defe:	f04f 32ff 	mov.w	r2, #4294967295
 800df02:	601a      	str	r2, [r3, #0]
					break;
 800df04:	e03f      	b.n	800df86 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800df06:	4b31      	ldr	r3, [pc, #196]	@ (800dfcc <xTaskIncrementTick+0x150>)
 800df08:	681b      	ldr	r3, [r3, #0]
 800df0a:	68db      	ldr	r3, [r3, #12]
 800df0c:	68db      	ldr	r3, [r3, #12]
 800df0e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800df10:	68bb      	ldr	r3, [r7, #8]
 800df12:	685b      	ldr	r3, [r3, #4]
 800df14:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800df16:	693a      	ldr	r2, [r7, #16]
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	429a      	cmp	r2, r3
 800df1c:	d203      	bcs.n	800df26 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800df1e:	4a2e      	ldr	r2, [pc, #184]	@ (800dfd8 <xTaskIncrementTick+0x15c>)
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800df24:	e02f      	b.n	800df86 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800df26:	68bb      	ldr	r3, [r7, #8]
 800df28:	3304      	adds	r3, #4
 800df2a:	4618      	mov	r0, r3
 800df2c:	f7fe fea4 	bl	800cc78 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800df30:	68bb      	ldr	r3, [r7, #8]
 800df32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df34:	2b00      	cmp	r3, #0
 800df36:	d004      	beq.n	800df42 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800df38:	68bb      	ldr	r3, [r7, #8]
 800df3a:	3318      	adds	r3, #24
 800df3c:	4618      	mov	r0, r3
 800df3e:	f7fe fe9b 	bl	800cc78 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800df42:	68bb      	ldr	r3, [r7, #8]
 800df44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df46:	4b25      	ldr	r3, [pc, #148]	@ (800dfdc <xTaskIncrementTick+0x160>)
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	429a      	cmp	r2, r3
 800df4c:	d903      	bls.n	800df56 <xTaskIncrementTick+0xda>
 800df4e:	68bb      	ldr	r3, [r7, #8]
 800df50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df52:	4a22      	ldr	r2, [pc, #136]	@ (800dfdc <xTaskIncrementTick+0x160>)
 800df54:	6013      	str	r3, [r2, #0]
 800df56:	68bb      	ldr	r3, [r7, #8]
 800df58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df5a:	4613      	mov	r3, r2
 800df5c:	009b      	lsls	r3, r3, #2
 800df5e:	4413      	add	r3, r2
 800df60:	009b      	lsls	r3, r3, #2
 800df62:	4a1f      	ldr	r2, [pc, #124]	@ (800dfe0 <xTaskIncrementTick+0x164>)
 800df64:	441a      	add	r2, r3
 800df66:	68bb      	ldr	r3, [r7, #8]
 800df68:	3304      	adds	r3, #4
 800df6a:	4619      	mov	r1, r3
 800df6c:	4610      	mov	r0, r2
 800df6e:	f7fe fe26 	bl	800cbbe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800df72:	68bb      	ldr	r3, [r7, #8]
 800df74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df76:	4b1b      	ldr	r3, [pc, #108]	@ (800dfe4 <xTaskIncrementTick+0x168>)
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df7c:	429a      	cmp	r2, r3
 800df7e:	d3b8      	bcc.n	800def2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800df80:	2301      	movs	r3, #1
 800df82:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800df84:	e7b5      	b.n	800def2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800df86:	4b17      	ldr	r3, [pc, #92]	@ (800dfe4 <xTaskIncrementTick+0x168>)
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df8c:	4914      	ldr	r1, [pc, #80]	@ (800dfe0 <xTaskIncrementTick+0x164>)
 800df8e:	4613      	mov	r3, r2
 800df90:	009b      	lsls	r3, r3, #2
 800df92:	4413      	add	r3, r2
 800df94:	009b      	lsls	r3, r3, #2
 800df96:	440b      	add	r3, r1
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	2b01      	cmp	r3, #1
 800df9c:	d901      	bls.n	800dfa2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800df9e:	2301      	movs	r3, #1
 800dfa0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800dfa2:	4b11      	ldr	r3, [pc, #68]	@ (800dfe8 <xTaskIncrementTick+0x16c>)
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d007      	beq.n	800dfba <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800dfaa:	2301      	movs	r3, #1
 800dfac:	617b      	str	r3, [r7, #20]
 800dfae:	e004      	b.n	800dfba <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800dfb0:	4b0e      	ldr	r3, [pc, #56]	@ (800dfec <xTaskIncrementTick+0x170>)
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	3301      	adds	r3, #1
 800dfb6:	4a0d      	ldr	r2, [pc, #52]	@ (800dfec <xTaskIncrementTick+0x170>)
 800dfb8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800dfba:	697b      	ldr	r3, [r7, #20]
}
 800dfbc:	4618      	mov	r0, r3
 800dfbe:	3718      	adds	r7, #24
 800dfc0:	46bd      	mov	sp, r7
 800dfc2:	bd80      	pop	{r7, pc}
 800dfc4:	20001ff0 	.word	0x20001ff0
 800dfc8:	20001fcc 	.word	0x20001fcc
 800dfcc:	20001f80 	.word	0x20001f80
 800dfd0:	20001f84 	.word	0x20001f84
 800dfd4:	20001fe0 	.word	0x20001fe0
 800dfd8:	20001fe8 	.word	0x20001fe8
 800dfdc:	20001fd0 	.word	0x20001fd0
 800dfe0:	20001af8 	.word	0x20001af8
 800dfe4:	20001af4 	.word	0x20001af4
 800dfe8:	20001fdc 	.word	0x20001fdc
 800dfec:	20001fd8 	.word	0x20001fd8

0800dff0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800dff0:	b480      	push	{r7}
 800dff2:	b085      	sub	sp, #20
 800dff4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800dff6:	4b2b      	ldr	r3, [pc, #172]	@ (800e0a4 <vTaskSwitchContext+0xb4>)
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d003      	beq.n	800e006 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800dffe:	4b2a      	ldr	r3, [pc, #168]	@ (800e0a8 <vTaskSwitchContext+0xb8>)
 800e000:	2201      	movs	r2, #1
 800e002:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e004:	e047      	b.n	800e096 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800e006:	4b28      	ldr	r3, [pc, #160]	@ (800e0a8 <vTaskSwitchContext+0xb8>)
 800e008:	2200      	movs	r2, #0
 800e00a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e00c:	4b27      	ldr	r3, [pc, #156]	@ (800e0ac <vTaskSwitchContext+0xbc>)
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	60fb      	str	r3, [r7, #12]
 800e012:	e011      	b.n	800e038 <vTaskSwitchContext+0x48>
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	2b00      	cmp	r3, #0
 800e018:	d10b      	bne.n	800e032 <vTaskSwitchContext+0x42>
	__asm volatile
 800e01a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e01e:	f383 8811 	msr	BASEPRI, r3
 800e022:	f3bf 8f6f 	isb	sy
 800e026:	f3bf 8f4f 	dsb	sy
 800e02a:	607b      	str	r3, [r7, #4]
}
 800e02c:	bf00      	nop
 800e02e:	bf00      	nop
 800e030:	e7fd      	b.n	800e02e <vTaskSwitchContext+0x3e>
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	3b01      	subs	r3, #1
 800e036:	60fb      	str	r3, [r7, #12]
 800e038:	491d      	ldr	r1, [pc, #116]	@ (800e0b0 <vTaskSwitchContext+0xc0>)
 800e03a:	68fa      	ldr	r2, [r7, #12]
 800e03c:	4613      	mov	r3, r2
 800e03e:	009b      	lsls	r3, r3, #2
 800e040:	4413      	add	r3, r2
 800e042:	009b      	lsls	r3, r3, #2
 800e044:	440b      	add	r3, r1
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d0e3      	beq.n	800e014 <vTaskSwitchContext+0x24>
 800e04c:	68fa      	ldr	r2, [r7, #12]
 800e04e:	4613      	mov	r3, r2
 800e050:	009b      	lsls	r3, r3, #2
 800e052:	4413      	add	r3, r2
 800e054:	009b      	lsls	r3, r3, #2
 800e056:	4a16      	ldr	r2, [pc, #88]	@ (800e0b0 <vTaskSwitchContext+0xc0>)
 800e058:	4413      	add	r3, r2
 800e05a:	60bb      	str	r3, [r7, #8]
 800e05c:	68bb      	ldr	r3, [r7, #8]
 800e05e:	685b      	ldr	r3, [r3, #4]
 800e060:	685a      	ldr	r2, [r3, #4]
 800e062:	68bb      	ldr	r3, [r7, #8]
 800e064:	605a      	str	r2, [r3, #4]
 800e066:	68bb      	ldr	r3, [r7, #8]
 800e068:	685a      	ldr	r2, [r3, #4]
 800e06a:	68bb      	ldr	r3, [r7, #8]
 800e06c:	3308      	adds	r3, #8
 800e06e:	429a      	cmp	r2, r3
 800e070:	d104      	bne.n	800e07c <vTaskSwitchContext+0x8c>
 800e072:	68bb      	ldr	r3, [r7, #8]
 800e074:	685b      	ldr	r3, [r3, #4]
 800e076:	685a      	ldr	r2, [r3, #4]
 800e078:	68bb      	ldr	r3, [r7, #8]
 800e07a:	605a      	str	r2, [r3, #4]
 800e07c:	68bb      	ldr	r3, [r7, #8]
 800e07e:	685b      	ldr	r3, [r3, #4]
 800e080:	68db      	ldr	r3, [r3, #12]
 800e082:	4a0c      	ldr	r2, [pc, #48]	@ (800e0b4 <vTaskSwitchContext+0xc4>)
 800e084:	6013      	str	r3, [r2, #0]
 800e086:	4a09      	ldr	r2, [pc, #36]	@ (800e0ac <vTaskSwitchContext+0xbc>)
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e08c:	4b09      	ldr	r3, [pc, #36]	@ (800e0b4 <vTaskSwitchContext+0xc4>)
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	3354      	adds	r3, #84	@ 0x54
 800e092:	4a09      	ldr	r2, [pc, #36]	@ (800e0b8 <vTaskSwitchContext+0xc8>)
 800e094:	6013      	str	r3, [r2, #0]
}
 800e096:	bf00      	nop
 800e098:	3714      	adds	r7, #20
 800e09a:	46bd      	mov	sp, r7
 800e09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0a0:	4770      	bx	lr
 800e0a2:	bf00      	nop
 800e0a4:	20001ff0 	.word	0x20001ff0
 800e0a8:	20001fdc 	.word	0x20001fdc
 800e0ac:	20001fd0 	.word	0x20001fd0
 800e0b0:	20001af8 	.word	0x20001af8
 800e0b4:	20001af4 	.word	0x20001af4
 800e0b8:	20000028 	.word	0x20000028

0800e0bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e0bc:	b580      	push	{r7, lr}
 800e0be:	b084      	sub	sp, #16
 800e0c0:	af00      	add	r7, sp, #0
 800e0c2:	6078      	str	r0, [r7, #4]
 800e0c4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d10b      	bne.n	800e0e4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800e0cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0d0:	f383 8811 	msr	BASEPRI, r3
 800e0d4:	f3bf 8f6f 	isb	sy
 800e0d8:	f3bf 8f4f 	dsb	sy
 800e0dc:	60fb      	str	r3, [r7, #12]
}
 800e0de:	bf00      	nop
 800e0e0:	bf00      	nop
 800e0e2:	e7fd      	b.n	800e0e0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e0e4:	4b07      	ldr	r3, [pc, #28]	@ (800e104 <vTaskPlaceOnEventList+0x48>)
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	3318      	adds	r3, #24
 800e0ea:	4619      	mov	r1, r3
 800e0ec:	6878      	ldr	r0, [r7, #4]
 800e0ee:	f7fe fd8a 	bl	800cc06 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e0f2:	2101      	movs	r1, #1
 800e0f4:	6838      	ldr	r0, [r7, #0]
 800e0f6:	f000 fa87 	bl	800e608 <prvAddCurrentTaskToDelayedList>
}
 800e0fa:	bf00      	nop
 800e0fc:	3710      	adds	r7, #16
 800e0fe:	46bd      	mov	sp, r7
 800e100:	bd80      	pop	{r7, pc}
 800e102:	bf00      	nop
 800e104:	20001af4 	.word	0x20001af4

0800e108 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e108:	b580      	push	{r7, lr}
 800e10a:	b086      	sub	sp, #24
 800e10c:	af00      	add	r7, sp, #0
 800e10e:	60f8      	str	r0, [r7, #12]
 800e110:	60b9      	str	r1, [r7, #8]
 800e112:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	2b00      	cmp	r3, #0
 800e118:	d10b      	bne.n	800e132 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800e11a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e11e:	f383 8811 	msr	BASEPRI, r3
 800e122:	f3bf 8f6f 	isb	sy
 800e126:	f3bf 8f4f 	dsb	sy
 800e12a:	617b      	str	r3, [r7, #20]
}
 800e12c:	bf00      	nop
 800e12e:	bf00      	nop
 800e130:	e7fd      	b.n	800e12e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e132:	4b0a      	ldr	r3, [pc, #40]	@ (800e15c <vTaskPlaceOnEventListRestricted+0x54>)
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	3318      	adds	r3, #24
 800e138:	4619      	mov	r1, r3
 800e13a:	68f8      	ldr	r0, [r7, #12]
 800e13c:	f7fe fd3f 	bl	800cbbe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	2b00      	cmp	r3, #0
 800e144:	d002      	beq.n	800e14c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800e146:	f04f 33ff 	mov.w	r3, #4294967295
 800e14a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e14c:	6879      	ldr	r1, [r7, #4]
 800e14e:	68b8      	ldr	r0, [r7, #8]
 800e150:	f000 fa5a 	bl	800e608 <prvAddCurrentTaskToDelayedList>
	}
 800e154:	bf00      	nop
 800e156:	3718      	adds	r7, #24
 800e158:	46bd      	mov	sp, r7
 800e15a:	bd80      	pop	{r7, pc}
 800e15c:	20001af4 	.word	0x20001af4

0800e160 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e160:	b580      	push	{r7, lr}
 800e162:	b086      	sub	sp, #24
 800e164:	af00      	add	r7, sp, #0
 800e166:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	68db      	ldr	r3, [r3, #12]
 800e16c:	68db      	ldr	r3, [r3, #12]
 800e16e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e170:	693b      	ldr	r3, [r7, #16]
 800e172:	2b00      	cmp	r3, #0
 800e174:	d10b      	bne.n	800e18e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800e176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e17a:	f383 8811 	msr	BASEPRI, r3
 800e17e:	f3bf 8f6f 	isb	sy
 800e182:	f3bf 8f4f 	dsb	sy
 800e186:	60fb      	str	r3, [r7, #12]
}
 800e188:	bf00      	nop
 800e18a:	bf00      	nop
 800e18c:	e7fd      	b.n	800e18a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e18e:	693b      	ldr	r3, [r7, #16]
 800e190:	3318      	adds	r3, #24
 800e192:	4618      	mov	r0, r3
 800e194:	f7fe fd70 	bl	800cc78 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e198:	4b1d      	ldr	r3, [pc, #116]	@ (800e210 <xTaskRemoveFromEventList+0xb0>)
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d11d      	bne.n	800e1dc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e1a0:	693b      	ldr	r3, [r7, #16]
 800e1a2:	3304      	adds	r3, #4
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	f7fe fd67 	bl	800cc78 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e1aa:	693b      	ldr	r3, [r7, #16]
 800e1ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e1ae:	4b19      	ldr	r3, [pc, #100]	@ (800e214 <xTaskRemoveFromEventList+0xb4>)
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	429a      	cmp	r2, r3
 800e1b4:	d903      	bls.n	800e1be <xTaskRemoveFromEventList+0x5e>
 800e1b6:	693b      	ldr	r3, [r7, #16]
 800e1b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1ba:	4a16      	ldr	r2, [pc, #88]	@ (800e214 <xTaskRemoveFromEventList+0xb4>)
 800e1bc:	6013      	str	r3, [r2, #0]
 800e1be:	693b      	ldr	r3, [r7, #16]
 800e1c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e1c2:	4613      	mov	r3, r2
 800e1c4:	009b      	lsls	r3, r3, #2
 800e1c6:	4413      	add	r3, r2
 800e1c8:	009b      	lsls	r3, r3, #2
 800e1ca:	4a13      	ldr	r2, [pc, #76]	@ (800e218 <xTaskRemoveFromEventList+0xb8>)
 800e1cc:	441a      	add	r2, r3
 800e1ce:	693b      	ldr	r3, [r7, #16]
 800e1d0:	3304      	adds	r3, #4
 800e1d2:	4619      	mov	r1, r3
 800e1d4:	4610      	mov	r0, r2
 800e1d6:	f7fe fcf2 	bl	800cbbe <vListInsertEnd>
 800e1da:	e005      	b.n	800e1e8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e1dc:	693b      	ldr	r3, [r7, #16]
 800e1de:	3318      	adds	r3, #24
 800e1e0:	4619      	mov	r1, r3
 800e1e2:	480e      	ldr	r0, [pc, #56]	@ (800e21c <xTaskRemoveFromEventList+0xbc>)
 800e1e4:	f7fe fceb 	bl	800cbbe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e1e8:	693b      	ldr	r3, [r7, #16]
 800e1ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e1ec:	4b0c      	ldr	r3, [pc, #48]	@ (800e220 <xTaskRemoveFromEventList+0xc0>)
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1f2:	429a      	cmp	r2, r3
 800e1f4:	d905      	bls.n	800e202 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e1f6:	2301      	movs	r3, #1
 800e1f8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e1fa:	4b0a      	ldr	r3, [pc, #40]	@ (800e224 <xTaskRemoveFromEventList+0xc4>)
 800e1fc:	2201      	movs	r2, #1
 800e1fe:	601a      	str	r2, [r3, #0]
 800e200:	e001      	b.n	800e206 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800e202:	2300      	movs	r3, #0
 800e204:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e206:	697b      	ldr	r3, [r7, #20]
}
 800e208:	4618      	mov	r0, r3
 800e20a:	3718      	adds	r7, #24
 800e20c:	46bd      	mov	sp, r7
 800e20e:	bd80      	pop	{r7, pc}
 800e210:	20001ff0 	.word	0x20001ff0
 800e214:	20001fd0 	.word	0x20001fd0
 800e218:	20001af8 	.word	0x20001af8
 800e21c:	20001f88 	.word	0x20001f88
 800e220:	20001af4 	.word	0x20001af4
 800e224:	20001fdc 	.word	0x20001fdc

0800e228 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e228:	b480      	push	{r7}
 800e22a:	b083      	sub	sp, #12
 800e22c:	af00      	add	r7, sp, #0
 800e22e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e230:	4b06      	ldr	r3, [pc, #24]	@ (800e24c <vTaskInternalSetTimeOutState+0x24>)
 800e232:	681a      	ldr	r2, [r3, #0]
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e238:	4b05      	ldr	r3, [pc, #20]	@ (800e250 <vTaskInternalSetTimeOutState+0x28>)
 800e23a:	681a      	ldr	r2, [r3, #0]
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	605a      	str	r2, [r3, #4]
}
 800e240:	bf00      	nop
 800e242:	370c      	adds	r7, #12
 800e244:	46bd      	mov	sp, r7
 800e246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e24a:	4770      	bx	lr
 800e24c:	20001fe0 	.word	0x20001fe0
 800e250:	20001fcc 	.word	0x20001fcc

0800e254 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e254:	b580      	push	{r7, lr}
 800e256:	b088      	sub	sp, #32
 800e258:	af00      	add	r7, sp, #0
 800e25a:	6078      	str	r0, [r7, #4]
 800e25c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	2b00      	cmp	r3, #0
 800e262:	d10b      	bne.n	800e27c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800e264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e268:	f383 8811 	msr	BASEPRI, r3
 800e26c:	f3bf 8f6f 	isb	sy
 800e270:	f3bf 8f4f 	dsb	sy
 800e274:	613b      	str	r3, [r7, #16]
}
 800e276:	bf00      	nop
 800e278:	bf00      	nop
 800e27a:	e7fd      	b.n	800e278 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e27c:	683b      	ldr	r3, [r7, #0]
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d10b      	bne.n	800e29a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800e282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e286:	f383 8811 	msr	BASEPRI, r3
 800e28a:	f3bf 8f6f 	isb	sy
 800e28e:	f3bf 8f4f 	dsb	sy
 800e292:	60fb      	str	r3, [r7, #12]
}
 800e294:	bf00      	nop
 800e296:	bf00      	nop
 800e298:	e7fd      	b.n	800e296 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800e29a:	f000 fe95 	bl	800efc8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e29e:	4b1d      	ldr	r3, [pc, #116]	@ (800e314 <xTaskCheckForTimeOut+0xc0>)
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	685b      	ldr	r3, [r3, #4]
 800e2a8:	69ba      	ldr	r2, [r7, #24]
 800e2aa:	1ad3      	subs	r3, r2, r3
 800e2ac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e2ae:	683b      	ldr	r3, [r7, #0]
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2b6:	d102      	bne.n	800e2be <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e2b8:	2300      	movs	r3, #0
 800e2ba:	61fb      	str	r3, [r7, #28]
 800e2bc:	e023      	b.n	800e306 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	681a      	ldr	r2, [r3, #0]
 800e2c2:	4b15      	ldr	r3, [pc, #84]	@ (800e318 <xTaskCheckForTimeOut+0xc4>)
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	429a      	cmp	r2, r3
 800e2c8:	d007      	beq.n	800e2da <xTaskCheckForTimeOut+0x86>
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	685b      	ldr	r3, [r3, #4]
 800e2ce:	69ba      	ldr	r2, [r7, #24]
 800e2d0:	429a      	cmp	r2, r3
 800e2d2:	d302      	bcc.n	800e2da <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e2d4:	2301      	movs	r3, #1
 800e2d6:	61fb      	str	r3, [r7, #28]
 800e2d8:	e015      	b.n	800e306 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e2da:	683b      	ldr	r3, [r7, #0]
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	697a      	ldr	r2, [r7, #20]
 800e2e0:	429a      	cmp	r2, r3
 800e2e2:	d20b      	bcs.n	800e2fc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e2e4:	683b      	ldr	r3, [r7, #0]
 800e2e6:	681a      	ldr	r2, [r3, #0]
 800e2e8:	697b      	ldr	r3, [r7, #20]
 800e2ea:	1ad2      	subs	r2, r2, r3
 800e2ec:	683b      	ldr	r3, [r7, #0]
 800e2ee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e2f0:	6878      	ldr	r0, [r7, #4]
 800e2f2:	f7ff ff99 	bl	800e228 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e2f6:	2300      	movs	r3, #0
 800e2f8:	61fb      	str	r3, [r7, #28]
 800e2fa:	e004      	b.n	800e306 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800e2fc:	683b      	ldr	r3, [r7, #0]
 800e2fe:	2200      	movs	r2, #0
 800e300:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e302:	2301      	movs	r3, #1
 800e304:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e306:	f000 fe91 	bl	800f02c <vPortExitCritical>

	return xReturn;
 800e30a:	69fb      	ldr	r3, [r7, #28]
}
 800e30c:	4618      	mov	r0, r3
 800e30e:	3720      	adds	r7, #32
 800e310:	46bd      	mov	sp, r7
 800e312:	bd80      	pop	{r7, pc}
 800e314:	20001fcc 	.word	0x20001fcc
 800e318:	20001fe0 	.word	0x20001fe0

0800e31c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e31c:	b480      	push	{r7}
 800e31e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e320:	4b03      	ldr	r3, [pc, #12]	@ (800e330 <vTaskMissedYield+0x14>)
 800e322:	2201      	movs	r2, #1
 800e324:	601a      	str	r2, [r3, #0]
}
 800e326:	bf00      	nop
 800e328:	46bd      	mov	sp, r7
 800e32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e32e:	4770      	bx	lr
 800e330:	20001fdc 	.word	0x20001fdc

0800e334 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e334:	b580      	push	{r7, lr}
 800e336:	b082      	sub	sp, #8
 800e338:	af00      	add	r7, sp, #0
 800e33a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e33c:	f000 f852 	bl	800e3e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e340:	4b06      	ldr	r3, [pc, #24]	@ (800e35c <prvIdleTask+0x28>)
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	2b01      	cmp	r3, #1
 800e346:	d9f9      	bls.n	800e33c <prvIdleTask+0x8>
			{
				taskYIELD();
 800e348:	4b05      	ldr	r3, [pc, #20]	@ (800e360 <prvIdleTask+0x2c>)
 800e34a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e34e:	601a      	str	r2, [r3, #0]
 800e350:	f3bf 8f4f 	dsb	sy
 800e354:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e358:	e7f0      	b.n	800e33c <prvIdleTask+0x8>
 800e35a:	bf00      	nop
 800e35c:	20001af8 	.word	0x20001af8
 800e360:	e000ed04 	.word	0xe000ed04

0800e364 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e364:	b580      	push	{r7, lr}
 800e366:	b082      	sub	sp, #8
 800e368:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e36a:	2300      	movs	r3, #0
 800e36c:	607b      	str	r3, [r7, #4]
 800e36e:	e00c      	b.n	800e38a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e370:	687a      	ldr	r2, [r7, #4]
 800e372:	4613      	mov	r3, r2
 800e374:	009b      	lsls	r3, r3, #2
 800e376:	4413      	add	r3, r2
 800e378:	009b      	lsls	r3, r3, #2
 800e37a:	4a12      	ldr	r2, [pc, #72]	@ (800e3c4 <prvInitialiseTaskLists+0x60>)
 800e37c:	4413      	add	r3, r2
 800e37e:	4618      	mov	r0, r3
 800e380:	f7fe fbf0 	bl	800cb64 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	3301      	adds	r3, #1
 800e388:	607b      	str	r3, [r7, #4]
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	2b37      	cmp	r3, #55	@ 0x37
 800e38e:	d9ef      	bls.n	800e370 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e390:	480d      	ldr	r0, [pc, #52]	@ (800e3c8 <prvInitialiseTaskLists+0x64>)
 800e392:	f7fe fbe7 	bl	800cb64 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e396:	480d      	ldr	r0, [pc, #52]	@ (800e3cc <prvInitialiseTaskLists+0x68>)
 800e398:	f7fe fbe4 	bl	800cb64 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e39c:	480c      	ldr	r0, [pc, #48]	@ (800e3d0 <prvInitialiseTaskLists+0x6c>)
 800e39e:	f7fe fbe1 	bl	800cb64 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e3a2:	480c      	ldr	r0, [pc, #48]	@ (800e3d4 <prvInitialiseTaskLists+0x70>)
 800e3a4:	f7fe fbde 	bl	800cb64 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e3a8:	480b      	ldr	r0, [pc, #44]	@ (800e3d8 <prvInitialiseTaskLists+0x74>)
 800e3aa:	f7fe fbdb 	bl	800cb64 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e3ae:	4b0b      	ldr	r3, [pc, #44]	@ (800e3dc <prvInitialiseTaskLists+0x78>)
 800e3b0:	4a05      	ldr	r2, [pc, #20]	@ (800e3c8 <prvInitialiseTaskLists+0x64>)
 800e3b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e3b4:	4b0a      	ldr	r3, [pc, #40]	@ (800e3e0 <prvInitialiseTaskLists+0x7c>)
 800e3b6:	4a05      	ldr	r2, [pc, #20]	@ (800e3cc <prvInitialiseTaskLists+0x68>)
 800e3b8:	601a      	str	r2, [r3, #0]
}
 800e3ba:	bf00      	nop
 800e3bc:	3708      	adds	r7, #8
 800e3be:	46bd      	mov	sp, r7
 800e3c0:	bd80      	pop	{r7, pc}
 800e3c2:	bf00      	nop
 800e3c4:	20001af8 	.word	0x20001af8
 800e3c8:	20001f58 	.word	0x20001f58
 800e3cc:	20001f6c 	.word	0x20001f6c
 800e3d0:	20001f88 	.word	0x20001f88
 800e3d4:	20001f9c 	.word	0x20001f9c
 800e3d8:	20001fb4 	.word	0x20001fb4
 800e3dc:	20001f80 	.word	0x20001f80
 800e3e0:	20001f84 	.word	0x20001f84

0800e3e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e3e4:	b580      	push	{r7, lr}
 800e3e6:	b082      	sub	sp, #8
 800e3e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e3ea:	e019      	b.n	800e420 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e3ec:	f000 fdec 	bl	800efc8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e3f0:	4b10      	ldr	r3, [pc, #64]	@ (800e434 <prvCheckTasksWaitingTermination+0x50>)
 800e3f2:	68db      	ldr	r3, [r3, #12]
 800e3f4:	68db      	ldr	r3, [r3, #12]
 800e3f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	3304      	adds	r3, #4
 800e3fc:	4618      	mov	r0, r3
 800e3fe:	f7fe fc3b 	bl	800cc78 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e402:	4b0d      	ldr	r3, [pc, #52]	@ (800e438 <prvCheckTasksWaitingTermination+0x54>)
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	3b01      	subs	r3, #1
 800e408:	4a0b      	ldr	r2, [pc, #44]	@ (800e438 <prvCheckTasksWaitingTermination+0x54>)
 800e40a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e40c:	4b0b      	ldr	r3, [pc, #44]	@ (800e43c <prvCheckTasksWaitingTermination+0x58>)
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	3b01      	subs	r3, #1
 800e412:	4a0a      	ldr	r2, [pc, #40]	@ (800e43c <prvCheckTasksWaitingTermination+0x58>)
 800e414:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e416:	f000 fe09 	bl	800f02c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e41a:	6878      	ldr	r0, [r7, #4]
 800e41c:	f000 f810 	bl	800e440 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e420:	4b06      	ldr	r3, [pc, #24]	@ (800e43c <prvCheckTasksWaitingTermination+0x58>)
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	2b00      	cmp	r3, #0
 800e426:	d1e1      	bne.n	800e3ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e428:	bf00      	nop
 800e42a:	bf00      	nop
 800e42c:	3708      	adds	r7, #8
 800e42e:	46bd      	mov	sp, r7
 800e430:	bd80      	pop	{r7, pc}
 800e432:	bf00      	nop
 800e434:	20001f9c 	.word	0x20001f9c
 800e438:	20001fc8 	.word	0x20001fc8
 800e43c:	20001fb0 	.word	0x20001fb0

0800e440 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e440:	b580      	push	{r7, lr}
 800e442:	b084      	sub	sp, #16
 800e444:	af00      	add	r7, sp, #0
 800e446:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	3354      	adds	r3, #84	@ 0x54
 800e44c:	4618      	mov	r0, r3
 800e44e:	f001 fbef 	bl	800fc30 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d108      	bne.n	800e46e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e460:	4618      	mov	r0, r3
 800e462:	f000 ffa1 	bl	800f3a8 <vPortFree>
				vPortFree( pxTCB );
 800e466:	6878      	ldr	r0, [r7, #4]
 800e468:	f000 ff9e 	bl	800f3a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e46c:	e019      	b.n	800e4a2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e474:	2b01      	cmp	r3, #1
 800e476:	d103      	bne.n	800e480 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800e478:	6878      	ldr	r0, [r7, #4]
 800e47a:	f000 ff95 	bl	800f3a8 <vPortFree>
	}
 800e47e:	e010      	b.n	800e4a2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e486:	2b02      	cmp	r3, #2
 800e488:	d00b      	beq.n	800e4a2 <prvDeleteTCB+0x62>
	__asm volatile
 800e48a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e48e:	f383 8811 	msr	BASEPRI, r3
 800e492:	f3bf 8f6f 	isb	sy
 800e496:	f3bf 8f4f 	dsb	sy
 800e49a:	60fb      	str	r3, [r7, #12]
}
 800e49c:	bf00      	nop
 800e49e:	bf00      	nop
 800e4a0:	e7fd      	b.n	800e49e <prvDeleteTCB+0x5e>
	}
 800e4a2:	bf00      	nop
 800e4a4:	3710      	adds	r7, #16
 800e4a6:	46bd      	mov	sp, r7
 800e4a8:	bd80      	pop	{r7, pc}
	...

0800e4ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e4ac:	b480      	push	{r7}
 800e4ae:	b083      	sub	sp, #12
 800e4b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e4b2:	4b0c      	ldr	r3, [pc, #48]	@ (800e4e4 <prvResetNextTaskUnblockTime+0x38>)
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d104      	bne.n	800e4c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e4bc:	4b0a      	ldr	r3, [pc, #40]	@ (800e4e8 <prvResetNextTaskUnblockTime+0x3c>)
 800e4be:	f04f 32ff 	mov.w	r2, #4294967295
 800e4c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e4c4:	e008      	b.n	800e4d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e4c6:	4b07      	ldr	r3, [pc, #28]	@ (800e4e4 <prvResetNextTaskUnblockTime+0x38>)
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	68db      	ldr	r3, [r3, #12]
 800e4cc:	68db      	ldr	r3, [r3, #12]
 800e4ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	685b      	ldr	r3, [r3, #4]
 800e4d4:	4a04      	ldr	r2, [pc, #16]	@ (800e4e8 <prvResetNextTaskUnblockTime+0x3c>)
 800e4d6:	6013      	str	r3, [r2, #0]
}
 800e4d8:	bf00      	nop
 800e4da:	370c      	adds	r7, #12
 800e4dc:	46bd      	mov	sp, r7
 800e4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4e2:	4770      	bx	lr
 800e4e4:	20001f80 	.word	0x20001f80
 800e4e8:	20001fe8 	.word	0x20001fe8

0800e4ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e4ec:	b480      	push	{r7}
 800e4ee:	b083      	sub	sp, #12
 800e4f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e4f2:	4b0b      	ldr	r3, [pc, #44]	@ (800e520 <xTaskGetSchedulerState+0x34>)
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d102      	bne.n	800e500 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e4fa:	2301      	movs	r3, #1
 800e4fc:	607b      	str	r3, [r7, #4]
 800e4fe:	e008      	b.n	800e512 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e500:	4b08      	ldr	r3, [pc, #32]	@ (800e524 <xTaskGetSchedulerState+0x38>)
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	2b00      	cmp	r3, #0
 800e506:	d102      	bne.n	800e50e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e508:	2302      	movs	r3, #2
 800e50a:	607b      	str	r3, [r7, #4]
 800e50c:	e001      	b.n	800e512 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e50e:	2300      	movs	r3, #0
 800e510:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e512:	687b      	ldr	r3, [r7, #4]
	}
 800e514:	4618      	mov	r0, r3
 800e516:	370c      	adds	r7, #12
 800e518:	46bd      	mov	sp, r7
 800e51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e51e:	4770      	bx	lr
 800e520:	20001fd4 	.word	0x20001fd4
 800e524:	20001ff0 	.word	0x20001ff0

0800e528 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e528:	b580      	push	{r7, lr}
 800e52a:	b086      	sub	sp, #24
 800e52c:	af00      	add	r7, sp, #0
 800e52e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e534:	2300      	movs	r3, #0
 800e536:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d058      	beq.n	800e5f0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e53e:	4b2f      	ldr	r3, [pc, #188]	@ (800e5fc <xTaskPriorityDisinherit+0xd4>)
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	693a      	ldr	r2, [r7, #16]
 800e544:	429a      	cmp	r2, r3
 800e546:	d00b      	beq.n	800e560 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800e548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e54c:	f383 8811 	msr	BASEPRI, r3
 800e550:	f3bf 8f6f 	isb	sy
 800e554:	f3bf 8f4f 	dsb	sy
 800e558:	60fb      	str	r3, [r7, #12]
}
 800e55a:	bf00      	nop
 800e55c:	bf00      	nop
 800e55e:	e7fd      	b.n	800e55c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e560:	693b      	ldr	r3, [r7, #16]
 800e562:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e564:	2b00      	cmp	r3, #0
 800e566:	d10b      	bne.n	800e580 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800e568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e56c:	f383 8811 	msr	BASEPRI, r3
 800e570:	f3bf 8f6f 	isb	sy
 800e574:	f3bf 8f4f 	dsb	sy
 800e578:	60bb      	str	r3, [r7, #8]
}
 800e57a:	bf00      	nop
 800e57c:	bf00      	nop
 800e57e:	e7fd      	b.n	800e57c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800e580:	693b      	ldr	r3, [r7, #16]
 800e582:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e584:	1e5a      	subs	r2, r3, #1
 800e586:	693b      	ldr	r3, [r7, #16]
 800e588:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e58a:	693b      	ldr	r3, [r7, #16]
 800e58c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e58e:	693b      	ldr	r3, [r7, #16]
 800e590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e592:	429a      	cmp	r2, r3
 800e594:	d02c      	beq.n	800e5f0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e596:	693b      	ldr	r3, [r7, #16]
 800e598:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d128      	bne.n	800e5f0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e59e:	693b      	ldr	r3, [r7, #16]
 800e5a0:	3304      	adds	r3, #4
 800e5a2:	4618      	mov	r0, r3
 800e5a4:	f7fe fb68 	bl	800cc78 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e5a8:	693b      	ldr	r3, [r7, #16]
 800e5aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e5ac:	693b      	ldr	r3, [r7, #16]
 800e5ae:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e5b0:	693b      	ldr	r3, [r7, #16]
 800e5b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5b4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e5b8:	693b      	ldr	r3, [r7, #16]
 800e5ba:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e5bc:	693b      	ldr	r3, [r7, #16]
 800e5be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5c0:	4b0f      	ldr	r3, [pc, #60]	@ (800e600 <xTaskPriorityDisinherit+0xd8>)
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	429a      	cmp	r2, r3
 800e5c6:	d903      	bls.n	800e5d0 <xTaskPriorityDisinherit+0xa8>
 800e5c8:	693b      	ldr	r3, [r7, #16]
 800e5ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5cc:	4a0c      	ldr	r2, [pc, #48]	@ (800e600 <xTaskPriorityDisinherit+0xd8>)
 800e5ce:	6013      	str	r3, [r2, #0]
 800e5d0:	693b      	ldr	r3, [r7, #16]
 800e5d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5d4:	4613      	mov	r3, r2
 800e5d6:	009b      	lsls	r3, r3, #2
 800e5d8:	4413      	add	r3, r2
 800e5da:	009b      	lsls	r3, r3, #2
 800e5dc:	4a09      	ldr	r2, [pc, #36]	@ (800e604 <xTaskPriorityDisinherit+0xdc>)
 800e5de:	441a      	add	r2, r3
 800e5e0:	693b      	ldr	r3, [r7, #16]
 800e5e2:	3304      	adds	r3, #4
 800e5e4:	4619      	mov	r1, r3
 800e5e6:	4610      	mov	r0, r2
 800e5e8:	f7fe fae9 	bl	800cbbe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e5ec:	2301      	movs	r3, #1
 800e5ee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e5f0:	697b      	ldr	r3, [r7, #20]
	}
 800e5f2:	4618      	mov	r0, r3
 800e5f4:	3718      	adds	r7, #24
 800e5f6:	46bd      	mov	sp, r7
 800e5f8:	bd80      	pop	{r7, pc}
 800e5fa:	bf00      	nop
 800e5fc:	20001af4 	.word	0x20001af4
 800e600:	20001fd0 	.word	0x20001fd0
 800e604:	20001af8 	.word	0x20001af8

0800e608 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e608:	b580      	push	{r7, lr}
 800e60a:	b084      	sub	sp, #16
 800e60c:	af00      	add	r7, sp, #0
 800e60e:	6078      	str	r0, [r7, #4]
 800e610:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e612:	4b21      	ldr	r3, [pc, #132]	@ (800e698 <prvAddCurrentTaskToDelayedList+0x90>)
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e618:	4b20      	ldr	r3, [pc, #128]	@ (800e69c <prvAddCurrentTaskToDelayedList+0x94>)
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	3304      	adds	r3, #4
 800e61e:	4618      	mov	r0, r3
 800e620:	f7fe fb2a 	bl	800cc78 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e62a:	d10a      	bne.n	800e642 <prvAddCurrentTaskToDelayedList+0x3a>
 800e62c:	683b      	ldr	r3, [r7, #0]
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d007      	beq.n	800e642 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e632:	4b1a      	ldr	r3, [pc, #104]	@ (800e69c <prvAddCurrentTaskToDelayedList+0x94>)
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	3304      	adds	r3, #4
 800e638:	4619      	mov	r1, r3
 800e63a:	4819      	ldr	r0, [pc, #100]	@ (800e6a0 <prvAddCurrentTaskToDelayedList+0x98>)
 800e63c:	f7fe fabf 	bl	800cbbe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e640:	e026      	b.n	800e690 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e642:	68fa      	ldr	r2, [r7, #12]
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	4413      	add	r3, r2
 800e648:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e64a:	4b14      	ldr	r3, [pc, #80]	@ (800e69c <prvAddCurrentTaskToDelayedList+0x94>)
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	68ba      	ldr	r2, [r7, #8]
 800e650:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e652:	68ba      	ldr	r2, [r7, #8]
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	429a      	cmp	r2, r3
 800e658:	d209      	bcs.n	800e66e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e65a:	4b12      	ldr	r3, [pc, #72]	@ (800e6a4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800e65c:	681a      	ldr	r2, [r3, #0]
 800e65e:	4b0f      	ldr	r3, [pc, #60]	@ (800e69c <prvAddCurrentTaskToDelayedList+0x94>)
 800e660:	681b      	ldr	r3, [r3, #0]
 800e662:	3304      	adds	r3, #4
 800e664:	4619      	mov	r1, r3
 800e666:	4610      	mov	r0, r2
 800e668:	f7fe facd 	bl	800cc06 <vListInsert>
}
 800e66c:	e010      	b.n	800e690 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e66e:	4b0e      	ldr	r3, [pc, #56]	@ (800e6a8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800e670:	681a      	ldr	r2, [r3, #0]
 800e672:	4b0a      	ldr	r3, [pc, #40]	@ (800e69c <prvAddCurrentTaskToDelayedList+0x94>)
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	3304      	adds	r3, #4
 800e678:	4619      	mov	r1, r3
 800e67a:	4610      	mov	r0, r2
 800e67c:	f7fe fac3 	bl	800cc06 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e680:	4b0a      	ldr	r3, [pc, #40]	@ (800e6ac <prvAddCurrentTaskToDelayedList+0xa4>)
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	68ba      	ldr	r2, [r7, #8]
 800e686:	429a      	cmp	r2, r3
 800e688:	d202      	bcs.n	800e690 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800e68a:	4a08      	ldr	r2, [pc, #32]	@ (800e6ac <prvAddCurrentTaskToDelayedList+0xa4>)
 800e68c:	68bb      	ldr	r3, [r7, #8]
 800e68e:	6013      	str	r3, [r2, #0]
}
 800e690:	bf00      	nop
 800e692:	3710      	adds	r7, #16
 800e694:	46bd      	mov	sp, r7
 800e696:	bd80      	pop	{r7, pc}
 800e698:	20001fcc 	.word	0x20001fcc
 800e69c:	20001af4 	.word	0x20001af4
 800e6a0:	20001fb4 	.word	0x20001fb4
 800e6a4:	20001f84 	.word	0x20001f84
 800e6a8:	20001f80 	.word	0x20001f80
 800e6ac:	20001fe8 	.word	0x20001fe8

0800e6b0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e6b0:	b580      	push	{r7, lr}
 800e6b2:	b08a      	sub	sp, #40	@ 0x28
 800e6b4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e6b6:	2300      	movs	r3, #0
 800e6b8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e6ba:	f000 fb13 	bl	800ece4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e6be:	4b1d      	ldr	r3, [pc, #116]	@ (800e734 <xTimerCreateTimerTask+0x84>)
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d021      	beq.n	800e70a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e6c6:	2300      	movs	r3, #0
 800e6c8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e6ca:	2300      	movs	r3, #0
 800e6cc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e6ce:	1d3a      	adds	r2, r7, #4
 800e6d0:	f107 0108 	add.w	r1, r7, #8
 800e6d4:	f107 030c 	add.w	r3, r7, #12
 800e6d8:	4618      	mov	r0, r3
 800e6da:	f7fe fa29 	bl	800cb30 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e6de:	6879      	ldr	r1, [r7, #4]
 800e6e0:	68bb      	ldr	r3, [r7, #8]
 800e6e2:	68fa      	ldr	r2, [r7, #12]
 800e6e4:	9202      	str	r2, [sp, #8]
 800e6e6:	9301      	str	r3, [sp, #4]
 800e6e8:	2302      	movs	r3, #2
 800e6ea:	9300      	str	r3, [sp, #0]
 800e6ec:	2300      	movs	r3, #0
 800e6ee:	460a      	mov	r2, r1
 800e6f0:	4911      	ldr	r1, [pc, #68]	@ (800e738 <xTimerCreateTimerTask+0x88>)
 800e6f2:	4812      	ldr	r0, [pc, #72]	@ (800e73c <xTimerCreateTimerTask+0x8c>)
 800e6f4:	f7ff f8a2 	bl	800d83c <xTaskCreateStatic>
 800e6f8:	4603      	mov	r3, r0
 800e6fa:	4a11      	ldr	r2, [pc, #68]	@ (800e740 <xTimerCreateTimerTask+0x90>)
 800e6fc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e6fe:	4b10      	ldr	r3, [pc, #64]	@ (800e740 <xTimerCreateTimerTask+0x90>)
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	2b00      	cmp	r3, #0
 800e704:	d001      	beq.n	800e70a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e706:	2301      	movs	r3, #1
 800e708:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e70a:	697b      	ldr	r3, [r7, #20]
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d10b      	bne.n	800e728 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800e710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e714:	f383 8811 	msr	BASEPRI, r3
 800e718:	f3bf 8f6f 	isb	sy
 800e71c:	f3bf 8f4f 	dsb	sy
 800e720:	613b      	str	r3, [r7, #16]
}
 800e722:	bf00      	nop
 800e724:	bf00      	nop
 800e726:	e7fd      	b.n	800e724 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e728:	697b      	ldr	r3, [r7, #20]
}
 800e72a:	4618      	mov	r0, r3
 800e72c:	3718      	adds	r7, #24
 800e72e:	46bd      	mov	sp, r7
 800e730:	bd80      	pop	{r7, pc}
 800e732:	bf00      	nop
 800e734:	20002024 	.word	0x20002024
 800e738:	08012224 	.word	0x08012224
 800e73c:	0800e87d 	.word	0x0800e87d
 800e740:	20002028 	.word	0x20002028

0800e744 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e744:	b580      	push	{r7, lr}
 800e746:	b08a      	sub	sp, #40	@ 0x28
 800e748:	af00      	add	r7, sp, #0
 800e74a:	60f8      	str	r0, [r7, #12]
 800e74c:	60b9      	str	r1, [r7, #8]
 800e74e:	607a      	str	r2, [r7, #4]
 800e750:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e752:	2300      	movs	r3, #0
 800e754:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d10b      	bne.n	800e774 <xTimerGenericCommand+0x30>
	__asm volatile
 800e75c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e760:	f383 8811 	msr	BASEPRI, r3
 800e764:	f3bf 8f6f 	isb	sy
 800e768:	f3bf 8f4f 	dsb	sy
 800e76c:	623b      	str	r3, [r7, #32]
}
 800e76e:	bf00      	nop
 800e770:	bf00      	nop
 800e772:	e7fd      	b.n	800e770 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e774:	4b19      	ldr	r3, [pc, #100]	@ (800e7dc <xTimerGenericCommand+0x98>)
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d02a      	beq.n	800e7d2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e77c:	68bb      	ldr	r3, [r7, #8]
 800e77e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e784:	68fb      	ldr	r3, [r7, #12]
 800e786:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e788:	68bb      	ldr	r3, [r7, #8]
 800e78a:	2b05      	cmp	r3, #5
 800e78c:	dc18      	bgt.n	800e7c0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e78e:	f7ff fead 	bl	800e4ec <xTaskGetSchedulerState>
 800e792:	4603      	mov	r3, r0
 800e794:	2b02      	cmp	r3, #2
 800e796:	d109      	bne.n	800e7ac <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e798:	4b10      	ldr	r3, [pc, #64]	@ (800e7dc <xTimerGenericCommand+0x98>)
 800e79a:	6818      	ldr	r0, [r3, #0]
 800e79c:	f107 0110 	add.w	r1, r7, #16
 800e7a0:	2300      	movs	r3, #0
 800e7a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e7a4:	f7fe fbd8 	bl	800cf58 <xQueueGenericSend>
 800e7a8:	6278      	str	r0, [r7, #36]	@ 0x24
 800e7aa:	e012      	b.n	800e7d2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e7ac:	4b0b      	ldr	r3, [pc, #44]	@ (800e7dc <xTimerGenericCommand+0x98>)
 800e7ae:	6818      	ldr	r0, [r3, #0]
 800e7b0:	f107 0110 	add.w	r1, r7, #16
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	2200      	movs	r2, #0
 800e7b8:	f7fe fbce 	bl	800cf58 <xQueueGenericSend>
 800e7bc:	6278      	str	r0, [r7, #36]	@ 0x24
 800e7be:	e008      	b.n	800e7d2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e7c0:	4b06      	ldr	r3, [pc, #24]	@ (800e7dc <xTimerGenericCommand+0x98>)
 800e7c2:	6818      	ldr	r0, [r3, #0]
 800e7c4:	f107 0110 	add.w	r1, r7, #16
 800e7c8:	2300      	movs	r3, #0
 800e7ca:	683a      	ldr	r2, [r7, #0]
 800e7cc:	f7fe fcc6 	bl	800d15c <xQueueGenericSendFromISR>
 800e7d0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e7d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e7d4:	4618      	mov	r0, r3
 800e7d6:	3728      	adds	r7, #40	@ 0x28
 800e7d8:	46bd      	mov	sp, r7
 800e7da:	bd80      	pop	{r7, pc}
 800e7dc:	20002024 	.word	0x20002024

0800e7e0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e7e0:	b580      	push	{r7, lr}
 800e7e2:	b088      	sub	sp, #32
 800e7e4:	af02      	add	r7, sp, #8
 800e7e6:	6078      	str	r0, [r7, #4]
 800e7e8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e7ea:	4b23      	ldr	r3, [pc, #140]	@ (800e878 <prvProcessExpiredTimer+0x98>)
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	68db      	ldr	r3, [r3, #12]
 800e7f0:	68db      	ldr	r3, [r3, #12]
 800e7f2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e7f4:	697b      	ldr	r3, [r7, #20]
 800e7f6:	3304      	adds	r3, #4
 800e7f8:	4618      	mov	r0, r3
 800e7fa:	f7fe fa3d 	bl	800cc78 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e7fe:	697b      	ldr	r3, [r7, #20]
 800e800:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e804:	f003 0304 	and.w	r3, r3, #4
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d023      	beq.n	800e854 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e80c:	697b      	ldr	r3, [r7, #20]
 800e80e:	699a      	ldr	r2, [r3, #24]
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	18d1      	adds	r1, r2, r3
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	683a      	ldr	r2, [r7, #0]
 800e818:	6978      	ldr	r0, [r7, #20]
 800e81a:	f000 f8d5 	bl	800e9c8 <prvInsertTimerInActiveList>
 800e81e:	4603      	mov	r3, r0
 800e820:	2b00      	cmp	r3, #0
 800e822:	d020      	beq.n	800e866 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e824:	2300      	movs	r3, #0
 800e826:	9300      	str	r3, [sp, #0]
 800e828:	2300      	movs	r3, #0
 800e82a:	687a      	ldr	r2, [r7, #4]
 800e82c:	2100      	movs	r1, #0
 800e82e:	6978      	ldr	r0, [r7, #20]
 800e830:	f7ff ff88 	bl	800e744 <xTimerGenericCommand>
 800e834:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800e836:	693b      	ldr	r3, [r7, #16]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d114      	bne.n	800e866 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800e83c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e840:	f383 8811 	msr	BASEPRI, r3
 800e844:	f3bf 8f6f 	isb	sy
 800e848:	f3bf 8f4f 	dsb	sy
 800e84c:	60fb      	str	r3, [r7, #12]
}
 800e84e:	bf00      	nop
 800e850:	bf00      	nop
 800e852:	e7fd      	b.n	800e850 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e854:	697b      	ldr	r3, [r7, #20]
 800e856:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e85a:	f023 0301 	bic.w	r3, r3, #1
 800e85e:	b2da      	uxtb	r2, r3
 800e860:	697b      	ldr	r3, [r7, #20]
 800e862:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e866:	697b      	ldr	r3, [r7, #20]
 800e868:	6a1b      	ldr	r3, [r3, #32]
 800e86a:	6978      	ldr	r0, [r7, #20]
 800e86c:	4798      	blx	r3
}
 800e86e:	bf00      	nop
 800e870:	3718      	adds	r7, #24
 800e872:	46bd      	mov	sp, r7
 800e874:	bd80      	pop	{r7, pc}
 800e876:	bf00      	nop
 800e878:	2000201c 	.word	0x2000201c

0800e87c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800e87c:	b580      	push	{r7, lr}
 800e87e:	b084      	sub	sp, #16
 800e880:	af00      	add	r7, sp, #0
 800e882:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e884:	f107 0308 	add.w	r3, r7, #8
 800e888:	4618      	mov	r0, r3
 800e88a:	f000 f859 	bl	800e940 <prvGetNextExpireTime>
 800e88e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e890:	68bb      	ldr	r3, [r7, #8]
 800e892:	4619      	mov	r1, r3
 800e894:	68f8      	ldr	r0, [r7, #12]
 800e896:	f000 f805 	bl	800e8a4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e89a:	f000 f8d7 	bl	800ea4c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e89e:	bf00      	nop
 800e8a0:	e7f0      	b.n	800e884 <prvTimerTask+0x8>
	...

0800e8a4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e8a4:	b580      	push	{r7, lr}
 800e8a6:	b084      	sub	sp, #16
 800e8a8:	af00      	add	r7, sp, #0
 800e8aa:	6078      	str	r0, [r7, #4]
 800e8ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e8ae:	f7ff fa29 	bl	800dd04 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e8b2:	f107 0308 	add.w	r3, r7, #8
 800e8b6:	4618      	mov	r0, r3
 800e8b8:	f000 f866 	bl	800e988 <prvSampleTimeNow>
 800e8bc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e8be:	68bb      	ldr	r3, [r7, #8]
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d130      	bne.n	800e926 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e8c4:	683b      	ldr	r3, [r7, #0]
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d10a      	bne.n	800e8e0 <prvProcessTimerOrBlockTask+0x3c>
 800e8ca:	687a      	ldr	r2, [r7, #4]
 800e8cc:	68fb      	ldr	r3, [r7, #12]
 800e8ce:	429a      	cmp	r2, r3
 800e8d0:	d806      	bhi.n	800e8e0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e8d2:	f7ff fa25 	bl	800dd20 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e8d6:	68f9      	ldr	r1, [r7, #12]
 800e8d8:	6878      	ldr	r0, [r7, #4]
 800e8da:	f7ff ff81 	bl	800e7e0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e8de:	e024      	b.n	800e92a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d008      	beq.n	800e8f8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e8e6:	4b13      	ldr	r3, [pc, #76]	@ (800e934 <prvProcessTimerOrBlockTask+0x90>)
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d101      	bne.n	800e8f4 <prvProcessTimerOrBlockTask+0x50>
 800e8f0:	2301      	movs	r3, #1
 800e8f2:	e000      	b.n	800e8f6 <prvProcessTimerOrBlockTask+0x52>
 800e8f4:	2300      	movs	r3, #0
 800e8f6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e8f8:	4b0f      	ldr	r3, [pc, #60]	@ (800e938 <prvProcessTimerOrBlockTask+0x94>)
 800e8fa:	6818      	ldr	r0, [r3, #0]
 800e8fc:	687a      	ldr	r2, [r7, #4]
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	1ad3      	subs	r3, r2, r3
 800e902:	683a      	ldr	r2, [r7, #0]
 800e904:	4619      	mov	r1, r3
 800e906:	f7fe ff65 	bl	800d7d4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e90a:	f7ff fa09 	bl	800dd20 <xTaskResumeAll>
 800e90e:	4603      	mov	r3, r0
 800e910:	2b00      	cmp	r3, #0
 800e912:	d10a      	bne.n	800e92a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e914:	4b09      	ldr	r3, [pc, #36]	@ (800e93c <prvProcessTimerOrBlockTask+0x98>)
 800e916:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e91a:	601a      	str	r2, [r3, #0]
 800e91c:	f3bf 8f4f 	dsb	sy
 800e920:	f3bf 8f6f 	isb	sy
}
 800e924:	e001      	b.n	800e92a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e926:	f7ff f9fb 	bl	800dd20 <xTaskResumeAll>
}
 800e92a:	bf00      	nop
 800e92c:	3710      	adds	r7, #16
 800e92e:	46bd      	mov	sp, r7
 800e930:	bd80      	pop	{r7, pc}
 800e932:	bf00      	nop
 800e934:	20002020 	.word	0x20002020
 800e938:	20002024 	.word	0x20002024
 800e93c:	e000ed04 	.word	0xe000ed04

0800e940 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e940:	b480      	push	{r7}
 800e942:	b085      	sub	sp, #20
 800e944:	af00      	add	r7, sp, #0
 800e946:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e948:	4b0e      	ldr	r3, [pc, #56]	@ (800e984 <prvGetNextExpireTime+0x44>)
 800e94a:	681b      	ldr	r3, [r3, #0]
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d101      	bne.n	800e956 <prvGetNextExpireTime+0x16>
 800e952:	2201      	movs	r2, #1
 800e954:	e000      	b.n	800e958 <prvGetNextExpireTime+0x18>
 800e956:	2200      	movs	r2, #0
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	2b00      	cmp	r3, #0
 800e962:	d105      	bne.n	800e970 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e964:	4b07      	ldr	r3, [pc, #28]	@ (800e984 <prvGetNextExpireTime+0x44>)
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	68db      	ldr	r3, [r3, #12]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	60fb      	str	r3, [r7, #12]
 800e96e:	e001      	b.n	800e974 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e970:	2300      	movs	r3, #0
 800e972:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e974:	68fb      	ldr	r3, [r7, #12]
}
 800e976:	4618      	mov	r0, r3
 800e978:	3714      	adds	r7, #20
 800e97a:	46bd      	mov	sp, r7
 800e97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e980:	4770      	bx	lr
 800e982:	bf00      	nop
 800e984:	2000201c 	.word	0x2000201c

0800e988 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e988:	b580      	push	{r7, lr}
 800e98a:	b084      	sub	sp, #16
 800e98c:	af00      	add	r7, sp, #0
 800e98e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e990:	f7ff fa64 	bl	800de5c <xTaskGetTickCount>
 800e994:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e996:	4b0b      	ldr	r3, [pc, #44]	@ (800e9c4 <prvSampleTimeNow+0x3c>)
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	68fa      	ldr	r2, [r7, #12]
 800e99c:	429a      	cmp	r2, r3
 800e99e:	d205      	bcs.n	800e9ac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e9a0:	f000 f93a 	bl	800ec18 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	2201      	movs	r2, #1
 800e9a8:	601a      	str	r2, [r3, #0]
 800e9aa:	e002      	b.n	800e9b2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	2200      	movs	r2, #0
 800e9b0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e9b2:	4a04      	ldr	r2, [pc, #16]	@ (800e9c4 <prvSampleTimeNow+0x3c>)
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e9b8:	68fb      	ldr	r3, [r7, #12]
}
 800e9ba:	4618      	mov	r0, r3
 800e9bc:	3710      	adds	r7, #16
 800e9be:	46bd      	mov	sp, r7
 800e9c0:	bd80      	pop	{r7, pc}
 800e9c2:	bf00      	nop
 800e9c4:	2000202c 	.word	0x2000202c

0800e9c8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e9c8:	b580      	push	{r7, lr}
 800e9ca:	b086      	sub	sp, #24
 800e9cc:	af00      	add	r7, sp, #0
 800e9ce:	60f8      	str	r0, [r7, #12]
 800e9d0:	60b9      	str	r1, [r7, #8]
 800e9d2:	607a      	str	r2, [r7, #4]
 800e9d4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e9d6:	2300      	movs	r3, #0
 800e9d8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e9da:	68fb      	ldr	r3, [r7, #12]
 800e9dc:	68ba      	ldr	r2, [r7, #8]
 800e9de:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	68fa      	ldr	r2, [r7, #12]
 800e9e4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e9e6:	68ba      	ldr	r2, [r7, #8]
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	429a      	cmp	r2, r3
 800e9ec:	d812      	bhi.n	800ea14 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e9ee:	687a      	ldr	r2, [r7, #4]
 800e9f0:	683b      	ldr	r3, [r7, #0]
 800e9f2:	1ad2      	subs	r2, r2, r3
 800e9f4:	68fb      	ldr	r3, [r7, #12]
 800e9f6:	699b      	ldr	r3, [r3, #24]
 800e9f8:	429a      	cmp	r2, r3
 800e9fa:	d302      	bcc.n	800ea02 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e9fc:	2301      	movs	r3, #1
 800e9fe:	617b      	str	r3, [r7, #20]
 800ea00:	e01b      	b.n	800ea3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ea02:	4b10      	ldr	r3, [pc, #64]	@ (800ea44 <prvInsertTimerInActiveList+0x7c>)
 800ea04:	681a      	ldr	r2, [r3, #0]
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	3304      	adds	r3, #4
 800ea0a:	4619      	mov	r1, r3
 800ea0c:	4610      	mov	r0, r2
 800ea0e:	f7fe f8fa 	bl	800cc06 <vListInsert>
 800ea12:	e012      	b.n	800ea3a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ea14:	687a      	ldr	r2, [r7, #4]
 800ea16:	683b      	ldr	r3, [r7, #0]
 800ea18:	429a      	cmp	r2, r3
 800ea1a:	d206      	bcs.n	800ea2a <prvInsertTimerInActiveList+0x62>
 800ea1c:	68ba      	ldr	r2, [r7, #8]
 800ea1e:	683b      	ldr	r3, [r7, #0]
 800ea20:	429a      	cmp	r2, r3
 800ea22:	d302      	bcc.n	800ea2a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ea24:	2301      	movs	r3, #1
 800ea26:	617b      	str	r3, [r7, #20]
 800ea28:	e007      	b.n	800ea3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ea2a:	4b07      	ldr	r3, [pc, #28]	@ (800ea48 <prvInsertTimerInActiveList+0x80>)
 800ea2c:	681a      	ldr	r2, [r3, #0]
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	3304      	adds	r3, #4
 800ea32:	4619      	mov	r1, r3
 800ea34:	4610      	mov	r0, r2
 800ea36:	f7fe f8e6 	bl	800cc06 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ea3a:	697b      	ldr	r3, [r7, #20]
}
 800ea3c:	4618      	mov	r0, r3
 800ea3e:	3718      	adds	r7, #24
 800ea40:	46bd      	mov	sp, r7
 800ea42:	bd80      	pop	{r7, pc}
 800ea44:	20002020 	.word	0x20002020
 800ea48:	2000201c 	.word	0x2000201c

0800ea4c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ea4c:	b580      	push	{r7, lr}
 800ea4e:	b08e      	sub	sp, #56	@ 0x38
 800ea50:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ea52:	e0ce      	b.n	800ebf2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	da19      	bge.n	800ea8e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ea5a:	1d3b      	adds	r3, r7, #4
 800ea5c:	3304      	adds	r3, #4
 800ea5e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ea60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d10b      	bne.n	800ea7e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ea66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea6a:	f383 8811 	msr	BASEPRI, r3
 800ea6e:	f3bf 8f6f 	isb	sy
 800ea72:	f3bf 8f4f 	dsb	sy
 800ea76:	61fb      	str	r3, [r7, #28]
}
 800ea78:	bf00      	nop
 800ea7a:	bf00      	nop
 800ea7c:	e7fd      	b.n	800ea7a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ea7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ea84:	6850      	ldr	r0, [r2, #4]
 800ea86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ea88:	6892      	ldr	r2, [r2, #8]
 800ea8a:	4611      	mov	r1, r2
 800ea8c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	f2c0 80ae 	blt.w	800ebf2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ea9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea9c:	695b      	ldr	r3, [r3, #20]
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d004      	beq.n	800eaac <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800eaa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eaa4:	3304      	adds	r3, #4
 800eaa6:	4618      	mov	r0, r3
 800eaa8:	f7fe f8e6 	bl	800cc78 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800eaac:	463b      	mov	r3, r7
 800eaae:	4618      	mov	r0, r3
 800eab0:	f7ff ff6a 	bl	800e988 <prvSampleTimeNow>
 800eab4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	2b09      	cmp	r3, #9
 800eaba:	f200 8097 	bhi.w	800ebec <prvProcessReceivedCommands+0x1a0>
 800eabe:	a201      	add	r2, pc, #4	@ (adr r2, 800eac4 <prvProcessReceivedCommands+0x78>)
 800eac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eac4:	0800eaed 	.word	0x0800eaed
 800eac8:	0800eaed 	.word	0x0800eaed
 800eacc:	0800eaed 	.word	0x0800eaed
 800ead0:	0800eb63 	.word	0x0800eb63
 800ead4:	0800eb77 	.word	0x0800eb77
 800ead8:	0800ebc3 	.word	0x0800ebc3
 800eadc:	0800eaed 	.word	0x0800eaed
 800eae0:	0800eaed 	.word	0x0800eaed
 800eae4:	0800eb63 	.word	0x0800eb63
 800eae8:	0800eb77 	.word	0x0800eb77
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800eaec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eaee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eaf2:	f043 0301 	orr.w	r3, r3, #1
 800eaf6:	b2da      	uxtb	r2, r3
 800eaf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eafa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800eafe:	68ba      	ldr	r2, [r7, #8]
 800eb00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb02:	699b      	ldr	r3, [r3, #24]
 800eb04:	18d1      	adds	r1, r2, r3
 800eb06:	68bb      	ldr	r3, [r7, #8]
 800eb08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eb0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eb0c:	f7ff ff5c 	bl	800e9c8 <prvInsertTimerInActiveList>
 800eb10:	4603      	mov	r3, r0
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d06c      	beq.n	800ebf0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800eb16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb18:	6a1b      	ldr	r3, [r3, #32]
 800eb1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eb1c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800eb1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eb24:	f003 0304 	and.w	r3, r3, #4
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d061      	beq.n	800ebf0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800eb2c:	68ba      	ldr	r2, [r7, #8]
 800eb2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb30:	699b      	ldr	r3, [r3, #24]
 800eb32:	441a      	add	r2, r3
 800eb34:	2300      	movs	r3, #0
 800eb36:	9300      	str	r3, [sp, #0]
 800eb38:	2300      	movs	r3, #0
 800eb3a:	2100      	movs	r1, #0
 800eb3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eb3e:	f7ff fe01 	bl	800e744 <xTimerGenericCommand>
 800eb42:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800eb44:	6a3b      	ldr	r3, [r7, #32]
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d152      	bne.n	800ebf0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800eb4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb4e:	f383 8811 	msr	BASEPRI, r3
 800eb52:	f3bf 8f6f 	isb	sy
 800eb56:	f3bf 8f4f 	dsb	sy
 800eb5a:	61bb      	str	r3, [r7, #24]
}
 800eb5c:	bf00      	nop
 800eb5e:	bf00      	nop
 800eb60:	e7fd      	b.n	800eb5e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800eb62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eb68:	f023 0301 	bic.w	r3, r3, #1
 800eb6c:	b2da      	uxtb	r2, r3
 800eb6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb70:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800eb74:	e03d      	b.n	800ebf2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800eb76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eb7c:	f043 0301 	orr.w	r3, r3, #1
 800eb80:	b2da      	uxtb	r2, r3
 800eb82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb84:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800eb88:	68ba      	ldr	r2, [r7, #8]
 800eb8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb8c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800eb8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb90:	699b      	ldr	r3, [r3, #24]
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d10b      	bne.n	800ebae <prvProcessReceivedCommands+0x162>
	__asm volatile
 800eb96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb9a:	f383 8811 	msr	BASEPRI, r3
 800eb9e:	f3bf 8f6f 	isb	sy
 800eba2:	f3bf 8f4f 	dsb	sy
 800eba6:	617b      	str	r3, [r7, #20]
}
 800eba8:	bf00      	nop
 800ebaa:	bf00      	nop
 800ebac:	e7fd      	b.n	800ebaa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ebae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebb0:	699a      	ldr	r2, [r3, #24]
 800ebb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebb4:	18d1      	adds	r1, r2, r3
 800ebb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ebba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ebbc:	f7ff ff04 	bl	800e9c8 <prvInsertTimerInActiveList>
					break;
 800ebc0:	e017      	b.n	800ebf2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ebc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebc4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ebc8:	f003 0302 	and.w	r3, r3, #2
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d103      	bne.n	800ebd8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ebd0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ebd2:	f000 fbe9 	bl	800f3a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ebd6:	e00c      	b.n	800ebf2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ebd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebda:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ebde:	f023 0301 	bic.w	r3, r3, #1
 800ebe2:	b2da      	uxtb	r2, r3
 800ebe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebe6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ebea:	e002      	b.n	800ebf2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800ebec:	bf00      	nop
 800ebee:	e000      	b.n	800ebf2 <prvProcessReceivedCommands+0x1a6>
					break;
 800ebf0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ebf2:	4b08      	ldr	r3, [pc, #32]	@ (800ec14 <prvProcessReceivedCommands+0x1c8>)
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	1d39      	adds	r1, r7, #4
 800ebf8:	2200      	movs	r2, #0
 800ebfa:	4618      	mov	r0, r3
 800ebfc:	f7fe fb4c 	bl	800d298 <xQueueReceive>
 800ec00:	4603      	mov	r3, r0
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	f47f af26 	bne.w	800ea54 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ec08:	bf00      	nop
 800ec0a:	bf00      	nop
 800ec0c:	3730      	adds	r7, #48	@ 0x30
 800ec0e:	46bd      	mov	sp, r7
 800ec10:	bd80      	pop	{r7, pc}
 800ec12:	bf00      	nop
 800ec14:	20002024 	.word	0x20002024

0800ec18 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ec18:	b580      	push	{r7, lr}
 800ec1a:	b088      	sub	sp, #32
 800ec1c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ec1e:	e049      	b.n	800ecb4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ec20:	4b2e      	ldr	r3, [pc, #184]	@ (800ecdc <prvSwitchTimerLists+0xc4>)
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	68db      	ldr	r3, [r3, #12]
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ec2a:	4b2c      	ldr	r3, [pc, #176]	@ (800ecdc <prvSwitchTimerLists+0xc4>)
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	68db      	ldr	r3, [r3, #12]
 800ec30:	68db      	ldr	r3, [r3, #12]
 800ec32:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	3304      	adds	r3, #4
 800ec38:	4618      	mov	r0, r3
 800ec3a:	f7fe f81d 	bl	800cc78 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	6a1b      	ldr	r3, [r3, #32]
 800ec42:	68f8      	ldr	r0, [r7, #12]
 800ec44:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ec46:	68fb      	ldr	r3, [r7, #12]
 800ec48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ec4c:	f003 0304 	and.w	r3, r3, #4
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d02f      	beq.n	800ecb4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	699b      	ldr	r3, [r3, #24]
 800ec58:	693a      	ldr	r2, [r7, #16]
 800ec5a:	4413      	add	r3, r2
 800ec5c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ec5e:	68ba      	ldr	r2, [r7, #8]
 800ec60:	693b      	ldr	r3, [r7, #16]
 800ec62:	429a      	cmp	r2, r3
 800ec64:	d90e      	bls.n	800ec84 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	68ba      	ldr	r2, [r7, #8]
 800ec6a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	68fa      	ldr	r2, [r7, #12]
 800ec70:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ec72:	4b1a      	ldr	r3, [pc, #104]	@ (800ecdc <prvSwitchTimerLists+0xc4>)
 800ec74:	681a      	ldr	r2, [r3, #0]
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	3304      	adds	r3, #4
 800ec7a:	4619      	mov	r1, r3
 800ec7c:	4610      	mov	r0, r2
 800ec7e:	f7fd ffc2 	bl	800cc06 <vListInsert>
 800ec82:	e017      	b.n	800ecb4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ec84:	2300      	movs	r3, #0
 800ec86:	9300      	str	r3, [sp, #0]
 800ec88:	2300      	movs	r3, #0
 800ec8a:	693a      	ldr	r2, [r7, #16]
 800ec8c:	2100      	movs	r1, #0
 800ec8e:	68f8      	ldr	r0, [r7, #12]
 800ec90:	f7ff fd58 	bl	800e744 <xTimerGenericCommand>
 800ec94:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d10b      	bne.n	800ecb4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800ec9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eca0:	f383 8811 	msr	BASEPRI, r3
 800eca4:	f3bf 8f6f 	isb	sy
 800eca8:	f3bf 8f4f 	dsb	sy
 800ecac:	603b      	str	r3, [r7, #0]
}
 800ecae:	bf00      	nop
 800ecb0:	bf00      	nop
 800ecb2:	e7fd      	b.n	800ecb0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ecb4:	4b09      	ldr	r3, [pc, #36]	@ (800ecdc <prvSwitchTimerLists+0xc4>)
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d1b0      	bne.n	800ec20 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ecbe:	4b07      	ldr	r3, [pc, #28]	@ (800ecdc <prvSwitchTimerLists+0xc4>)
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ecc4:	4b06      	ldr	r3, [pc, #24]	@ (800ece0 <prvSwitchTimerLists+0xc8>)
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	4a04      	ldr	r2, [pc, #16]	@ (800ecdc <prvSwitchTimerLists+0xc4>)
 800ecca:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800eccc:	4a04      	ldr	r2, [pc, #16]	@ (800ece0 <prvSwitchTimerLists+0xc8>)
 800ecce:	697b      	ldr	r3, [r7, #20]
 800ecd0:	6013      	str	r3, [r2, #0]
}
 800ecd2:	bf00      	nop
 800ecd4:	3718      	adds	r7, #24
 800ecd6:	46bd      	mov	sp, r7
 800ecd8:	bd80      	pop	{r7, pc}
 800ecda:	bf00      	nop
 800ecdc:	2000201c 	.word	0x2000201c
 800ece0:	20002020 	.word	0x20002020

0800ece4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ece4:	b580      	push	{r7, lr}
 800ece6:	b082      	sub	sp, #8
 800ece8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ecea:	f000 f96d 	bl	800efc8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ecee:	4b15      	ldr	r3, [pc, #84]	@ (800ed44 <prvCheckForValidListAndQueue+0x60>)
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d120      	bne.n	800ed38 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ecf6:	4814      	ldr	r0, [pc, #80]	@ (800ed48 <prvCheckForValidListAndQueue+0x64>)
 800ecf8:	f7fd ff34 	bl	800cb64 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ecfc:	4813      	ldr	r0, [pc, #76]	@ (800ed4c <prvCheckForValidListAndQueue+0x68>)
 800ecfe:	f7fd ff31 	bl	800cb64 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ed02:	4b13      	ldr	r3, [pc, #76]	@ (800ed50 <prvCheckForValidListAndQueue+0x6c>)
 800ed04:	4a10      	ldr	r2, [pc, #64]	@ (800ed48 <prvCheckForValidListAndQueue+0x64>)
 800ed06:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ed08:	4b12      	ldr	r3, [pc, #72]	@ (800ed54 <prvCheckForValidListAndQueue+0x70>)
 800ed0a:	4a10      	ldr	r2, [pc, #64]	@ (800ed4c <prvCheckForValidListAndQueue+0x68>)
 800ed0c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ed0e:	2300      	movs	r3, #0
 800ed10:	9300      	str	r3, [sp, #0]
 800ed12:	4b11      	ldr	r3, [pc, #68]	@ (800ed58 <prvCheckForValidListAndQueue+0x74>)
 800ed14:	4a11      	ldr	r2, [pc, #68]	@ (800ed5c <prvCheckForValidListAndQueue+0x78>)
 800ed16:	2110      	movs	r1, #16
 800ed18:	200a      	movs	r0, #10
 800ed1a:	f7fe f841 	bl	800cda0 <xQueueGenericCreateStatic>
 800ed1e:	4603      	mov	r3, r0
 800ed20:	4a08      	ldr	r2, [pc, #32]	@ (800ed44 <prvCheckForValidListAndQueue+0x60>)
 800ed22:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ed24:	4b07      	ldr	r3, [pc, #28]	@ (800ed44 <prvCheckForValidListAndQueue+0x60>)
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d005      	beq.n	800ed38 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ed2c:	4b05      	ldr	r3, [pc, #20]	@ (800ed44 <prvCheckForValidListAndQueue+0x60>)
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	490b      	ldr	r1, [pc, #44]	@ (800ed60 <prvCheckForValidListAndQueue+0x7c>)
 800ed32:	4618      	mov	r0, r3
 800ed34:	f7fe fd24 	bl	800d780 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ed38:	f000 f978 	bl	800f02c <vPortExitCritical>
}
 800ed3c:	bf00      	nop
 800ed3e:	46bd      	mov	sp, r7
 800ed40:	bd80      	pop	{r7, pc}
 800ed42:	bf00      	nop
 800ed44:	20002024 	.word	0x20002024
 800ed48:	20001ff4 	.word	0x20001ff4
 800ed4c:	20002008 	.word	0x20002008
 800ed50:	2000201c 	.word	0x2000201c
 800ed54:	20002020 	.word	0x20002020
 800ed58:	200020d0 	.word	0x200020d0
 800ed5c:	20002030 	.word	0x20002030
 800ed60:	0801222c 	.word	0x0801222c

0800ed64 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ed64:	b480      	push	{r7}
 800ed66:	b085      	sub	sp, #20
 800ed68:	af00      	add	r7, sp, #0
 800ed6a:	60f8      	str	r0, [r7, #12]
 800ed6c:	60b9      	str	r1, [r7, #8]
 800ed6e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	3b04      	subs	r3, #4
 800ed74:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ed7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	3b04      	subs	r3, #4
 800ed82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ed84:	68bb      	ldr	r3, [r7, #8]
 800ed86:	f023 0201 	bic.w	r2, r3, #1
 800ed8a:	68fb      	ldr	r3, [r7, #12]
 800ed8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	3b04      	subs	r3, #4
 800ed92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ed94:	4a0c      	ldr	r2, [pc, #48]	@ (800edc8 <pxPortInitialiseStack+0x64>)
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	3b14      	subs	r3, #20
 800ed9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800eda0:	687a      	ldr	r2, [r7, #4]
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800eda6:	68fb      	ldr	r3, [r7, #12]
 800eda8:	3b04      	subs	r3, #4
 800edaa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	f06f 0202 	mvn.w	r2, #2
 800edb2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800edb4:	68fb      	ldr	r3, [r7, #12]
 800edb6:	3b20      	subs	r3, #32
 800edb8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800edba:	68fb      	ldr	r3, [r7, #12]
}
 800edbc:	4618      	mov	r0, r3
 800edbe:	3714      	adds	r7, #20
 800edc0:	46bd      	mov	sp, r7
 800edc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edc6:	4770      	bx	lr
 800edc8:	0800edcd 	.word	0x0800edcd

0800edcc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800edcc:	b480      	push	{r7}
 800edce:	b085      	sub	sp, #20
 800edd0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800edd2:	2300      	movs	r3, #0
 800edd4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800edd6:	4b13      	ldr	r3, [pc, #76]	@ (800ee24 <prvTaskExitError+0x58>)
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edde:	d00b      	beq.n	800edf8 <prvTaskExitError+0x2c>
	__asm volatile
 800ede0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ede4:	f383 8811 	msr	BASEPRI, r3
 800ede8:	f3bf 8f6f 	isb	sy
 800edec:	f3bf 8f4f 	dsb	sy
 800edf0:	60fb      	str	r3, [r7, #12]
}
 800edf2:	bf00      	nop
 800edf4:	bf00      	nop
 800edf6:	e7fd      	b.n	800edf4 <prvTaskExitError+0x28>
	__asm volatile
 800edf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edfc:	f383 8811 	msr	BASEPRI, r3
 800ee00:	f3bf 8f6f 	isb	sy
 800ee04:	f3bf 8f4f 	dsb	sy
 800ee08:	60bb      	str	r3, [r7, #8]
}
 800ee0a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ee0c:	bf00      	nop
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d0fc      	beq.n	800ee0e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ee14:	bf00      	nop
 800ee16:	bf00      	nop
 800ee18:	3714      	adds	r7, #20
 800ee1a:	46bd      	mov	sp, r7
 800ee1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee20:	4770      	bx	lr
 800ee22:	bf00      	nop
 800ee24:	20000018 	.word	0x20000018
	...

0800ee30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ee30:	4b07      	ldr	r3, [pc, #28]	@ (800ee50 <pxCurrentTCBConst2>)
 800ee32:	6819      	ldr	r1, [r3, #0]
 800ee34:	6808      	ldr	r0, [r1, #0]
 800ee36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee3a:	f380 8809 	msr	PSP, r0
 800ee3e:	f3bf 8f6f 	isb	sy
 800ee42:	f04f 0000 	mov.w	r0, #0
 800ee46:	f380 8811 	msr	BASEPRI, r0
 800ee4a:	4770      	bx	lr
 800ee4c:	f3af 8000 	nop.w

0800ee50 <pxCurrentTCBConst2>:
 800ee50:	20001af4 	.word	0x20001af4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ee54:	bf00      	nop
 800ee56:	bf00      	nop

0800ee58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ee58:	4808      	ldr	r0, [pc, #32]	@ (800ee7c <prvPortStartFirstTask+0x24>)
 800ee5a:	6800      	ldr	r0, [r0, #0]
 800ee5c:	6800      	ldr	r0, [r0, #0]
 800ee5e:	f380 8808 	msr	MSP, r0
 800ee62:	f04f 0000 	mov.w	r0, #0
 800ee66:	f380 8814 	msr	CONTROL, r0
 800ee6a:	b662      	cpsie	i
 800ee6c:	b661      	cpsie	f
 800ee6e:	f3bf 8f4f 	dsb	sy
 800ee72:	f3bf 8f6f 	isb	sy
 800ee76:	df00      	svc	0
 800ee78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ee7a:	bf00      	nop
 800ee7c:	e000ed08 	.word	0xe000ed08

0800ee80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ee80:	b580      	push	{r7, lr}
 800ee82:	b086      	sub	sp, #24
 800ee84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ee86:	4b47      	ldr	r3, [pc, #284]	@ (800efa4 <xPortStartScheduler+0x124>)
 800ee88:	681b      	ldr	r3, [r3, #0]
 800ee8a:	4a47      	ldr	r2, [pc, #284]	@ (800efa8 <xPortStartScheduler+0x128>)
 800ee8c:	4293      	cmp	r3, r2
 800ee8e:	d10b      	bne.n	800eea8 <xPortStartScheduler+0x28>
	__asm volatile
 800ee90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee94:	f383 8811 	msr	BASEPRI, r3
 800ee98:	f3bf 8f6f 	isb	sy
 800ee9c:	f3bf 8f4f 	dsb	sy
 800eea0:	60fb      	str	r3, [r7, #12]
}
 800eea2:	bf00      	nop
 800eea4:	bf00      	nop
 800eea6:	e7fd      	b.n	800eea4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800eea8:	4b3e      	ldr	r3, [pc, #248]	@ (800efa4 <xPortStartScheduler+0x124>)
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	4a3f      	ldr	r2, [pc, #252]	@ (800efac <xPortStartScheduler+0x12c>)
 800eeae:	4293      	cmp	r3, r2
 800eeb0:	d10b      	bne.n	800eeca <xPortStartScheduler+0x4a>
	__asm volatile
 800eeb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eeb6:	f383 8811 	msr	BASEPRI, r3
 800eeba:	f3bf 8f6f 	isb	sy
 800eebe:	f3bf 8f4f 	dsb	sy
 800eec2:	613b      	str	r3, [r7, #16]
}
 800eec4:	bf00      	nop
 800eec6:	bf00      	nop
 800eec8:	e7fd      	b.n	800eec6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800eeca:	4b39      	ldr	r3, [pc, #228]	@ (800efb0 <xPortStartScheduler+0x130>)
 800eecc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800eece:	697b      	ldr	r3, [r7, #20]
 800eed0:	781b      	ldrb	r3, [r3, #0]
 800eed2:	b2db      	uxtb	r3, r3
 800eed4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800eed6:	697b      	ldr	r3, [r7, #20]
 800eed8:	22ff      	movs	r2, #255	@ 0xff
 800eeda:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800eedc:	697b      	ldr	r3, [r7, #20]
 800eede:	781b      	ldrb	r3, [r3, #0]
 800eee0:	b2db      	uxtb	r3, r3
 800eee2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800eee4:	78fb      	ldrb	r3, [r7, #3]
 800eee6:	b2db      	uxtb	r3, r3
 800eee8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800eeec:	b2da      	uxtb	r2, r3
 800eeee:	4b31      	ldr	r3, [pc, #196]	@ (800efb4 <xPortStartScheduler+0x134>)
 800eef0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800eef2:	4b31      	ldr	r3, [pc, #196]	@ (800efb8 <xPortStartScheduler+0x138>)
 800eef4:	2207      	movs	r2, #7
 800eef6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800eef8:	e009      	b.n	800ef0e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800eefa:	4b2f      	ldr	r3, [pc, #188]	@ (800efb8 <xPortStartScheduler+0x138>)
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	3b01      	subs	r3, #1
 800ef00:	4a2d      	ldr	r2, [pc, #180]	@ (800efb8 <xPortStartScheduler+0x138>)
 800ef02:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ef04:	78fb      	ldrb	r3, [r7, #3]
 800ef06:	b2db      	uxtb	r3, r3
 800ef08:	005b      	lsls	r3, r3, #1
 800ef0a:	b2db      	uxtb	r3, r3
 800ef0c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ef0e:	78fb      	ldrb	r3, [r7, #3]
 800ef10:	b2db      	uxtb	r3, r3
 800ef12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ef16:	2b80      	cmp	r3, #128	@ 0x80
 800ef18:	d0ef      	beq.n	800eefa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ef1a:	4b27      	ldr	r3, [pc, #156]	@ (800efb8 <xPortStartScheduler+0x138>)
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	f1c3 0307 	rsb	r3, r3, #7
 800ef22:	2b04      	cmp	r3, #4
 800ef24:	d00b      	beq.n	800ef3e <xPortStartScheduler+0xbe>
	__asm volatile
 800ef26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef2a:	f383 8811 	msr	BASEPRI, r3
 800ef2e:	f3bf 8f6f 	isb	sy
 800ef32:	f3bf 8f4f 	dsb	sy
 800ef36:	60bb      	str	r3, [r7, #8]
}
 800ef38:	bf00      	nop
 800ef3a:	bf00      	nop
 800ef3c:	e7fd      	b.n	800ef3a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ef3e:	4b1e      	ldr	r3, [pc, #120]	@ (800efb8 <xPortStartScheduler+0x138>)
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	021b      	lsls	r3, r3, #8
 800ef44:	4a1c      	ldr	r2, [pc, #112]	@ (800efb8 <xPortStartScheduler+0x138>)
 800ef46:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ef48:	4b1b      	ldr	r3, [pc, #108]	@ (800efb8 <xPortStartScheduler+0x138>)
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ef50:	4a19      	ldr	r2, [pc, #100]	@ (800efb8 <xPortStartScheduler+0x138>)
 800ef52:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	b2da      	uxtb	r2, r3
 800ef58:	697b      	ldr	r3, [r7, #20]
 800ef5a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ef5c:	4b17      	ldr	r3, [pc, #92]	@ (800efbc <xPortStartScheduler+0x13c>)
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	4a16      	ldr	r2, [pc, #88]	@ (800efbc <xPortStartScheduler+0x13c>)
 800ef62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ef66:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ef68:	4b14      	ldr	r3, [pc, #80]	@ (800efbc <xPortStartScheduler+0x13c>)
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	4a13      	ldr	r2, [pc, #76]	@ (800efbc <xPortStartScheduler+0x13c>)
 800ef6e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ef72:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ef74:	f000 f8da 	bl	800f12c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ef78:	4b11      	ldr	r3, [pc, #68]	@ (800efc0 <xPortStartScheduler+0x140>)
 800ef7a:	2200      	movs	r2, #0
 800ef7c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ef7e:	f000 f8f9 	bl	800f174 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ef82:	4b10      	ldr	r3, [pc, #64]	@ (800efc4 <xPortStartScheduler+0x144>)
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	4a0f      	ldr	r2, [pc, #60]	@ (800efc4 <xPortStartScheduler+0x144>)
 800ef88:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ef8c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ef8e:	f7ff ff63 	bl	800ee58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ef92:	f7ff f82d 	bl	800dff0 <vTaskSwitchContext>
	prvTaskExitError();
 800ef96:	f7ff ff19 	bl	800edcc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ef9a:	2300      	movs	r3, #0
}
 800ef9c:	4618      	mov	r0, r3
 800ef9e:	3718      	adds	r7, #24
 800efa0:	46bd      	mov	sp, r7
 800efa2:	bd80      	pop	{r7, pc}
 800efa4:	e000ed00 	.word	0xe000ed00
 800efa8:	410fc271 	.word	0x410fc271
 800efac:	410fc270 	.word	0x410fc270
 800efb0:	e000e400 	.word	0xe000e400
 800efb4:	20002120 	.word	0x20002120
 800efb8:	20002124 	.word	0x20002124
 800efbc:	e000ed20 	.word	0xe000ed20
 800efc0:	20000018 	.word	0x20000018
 800efc4:	e000ef34 	.word	0xe000ef34

0800efc8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800efc8:	b480      	push	{r7}
 800efca:	b083      	sub	sp, #12
 800efcc:	af00      	add	r7, sp, #0
	__asm volatile
 800efce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efd2:	f383 8811 	msr	BASEPRI, r3
 800efd6:	f3bf 8f6f 	isb	sy
 800efda:	f3bf 8f4f 	dsb	sy
 800efde:	607b      	str	r3, [r7, #4]
}
 800efe0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800efe2:	4b10      	ldr	r3, [pc, #64]	@ (800f024 <vPortEnterCritical+0x5c>)
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	3301      	adds	r3, #1
 800efe8:	4a0e      	ldr	r2, [pc, #56]	@ (800f024 <vPortEnterCritical+0x5c>)
 800efea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800efec:	4b0d      	ldr	r3, [pc, #52]	@ (800f024 <vPortEnterCritical+0x5c>)
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	2b01      	cmp	r3, #1
 800eff2:	d110      	bne.n	800f016 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800eff4:	4b0c      	ldr	r3, [pc, #48]	@ (800f028 <vPortEnterCritical+0x60>)
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	b2db      	uxtb	r3, r3
 800effa:	2b00      	cmp	r3, #0
 800effc:	d00b      	beq.n	800f016 <vPortEnterCritical+0x4e>
	__asm volatile
 800effe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f002:	f383 8811 	msr	BASEPRI, r3
 800f006:	f3bf 8f6f 	isb	sy
 800f00a:	f3bf 8f4f 	dsb	sy
 800f00e:	603b      	str	r3, [r7, #0]
}
 800f010:	bf00      	nop
 800f012:	bf00      	nop
 800f014:	e7fd      	b.n	800f012 <vPortEnterCritical+0x4a>
	}
}
 800f016:	bf00      	nop
 800f018:	370c      	adds	r7, #12
 800f01a:	46bd      	mov	sp, r7
 800f01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f020:	4770      	bx	lr
 800f022:	bf00      	nop
 800f024:	20000018 	.word	0x20000018
 800f028:	e000ed04 	.word	0xe000ed04

0800f02c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f02c:	b480      	push	{r7}
 800f02e:	b083      	sub	sp, #12
 800f030:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f032:	4b12      	ldr	r3, [pc, #72]	@ (800f07c <vPortExitCritical+0x50>)
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	2b00      	cmp	r3, #0
 800f038:	d10b      	bne.n	800f052 <vPortExitCritical+0x26>
	__asm volatile
 800f03a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f03e:	f383 8811 	msr	BASEPRI, r3
 800f042:	f3bf 8f6f 	isb	sy
 800f046:	f3bf 8f4f 	dsb	sy
 800f04a:	607b      	str	r3, [r7, #4]
}
 800f04c:	bf00      	nop
 800f04e:	bf00      	nop
 800f050:	e7fd      	b.n	800f04e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f052:	4b0a      	ldr	r3, [pc, #40]	@ (800f07c <vPortExitCritical+0x50>)
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	3b01      	subs	r3, #1
 800f058:	4a08      	ldr	r2, [pc, #32]	@ (800f07c <vPortExitCritical+0x50>)
 800f05a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f05c:	4b07      	ldr	r3, [pc, #28]	@ (800f07c <vPortExitCritical+0x50>)
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	2b00      	cmp	r3, #0
 800f062:	d105      	bne.n	800f070 <vPortExitCritical+0x44>
 800f064:	2300      	movs	r3, #0
 800f066:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f068:	683b      	ldr	r3, [r7, #0]
 800f06a:	f383 8811 	msr	BASEPRI, r3
}
 800f06e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f070:	bf00      	nop
 800f072:	370c      	adds	r7, #12
 800f074:	46bd      	mov	sp, r7
 800f076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f07a:	4770      	bx	lr
 800f07c:	20000018 	.word	0x20000018

0800f080 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f080:	f3ef 8009 	mrs	r0, PSP
 800f084:	f3bf 8f6f 	isb	sy
 800f088:	4b15      	ldr	r3, [pc, #84]	@ (800f0e0 <pxCurrentTCBConst>)
 800f08a:	681a      	ldr	r2, [r3, #0]
 800f08c:	f01e 0f10 	tst.w	lr, #16
 800f090:	bf08      	it	eq
 800f092:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f096:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f09a:	6010      	str	r0, [r2, #0]
 800f09c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f0a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800f0a4:	f380 8811 	msr	BASEPRI, r0
 800f0a8:	f3bf 8f4f 	dsb	sy
 800f0ac:	f3bf 8f6f 	isb	sy
 800f0b0:	f7fe ff9e 	bl	800dff0 <vTaskSwitchContext>
 800f0b4:	f04f 0000 	mov.w	r0, #0
 800f0b8:	f380 8811 	msr	BASEPRI, r0
 800f0bc:	bc09      	pop	{r0, r3}
 800f0be:	6819      	ldr	r1, [r3, #0]
 800f0c0:	6808      	ldr	r0, [r1, #0]
 800f0c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0c6:	f01e 0f10 	tst.w	lr, #16
 800f0ca:	bf08      	it	eq
 800f0cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f0d0:	f380 8809 	msr	PSP, r0
 800f0d4:	f3bf 8f6f 	isb	sy
 800f0d8:	4770      	bx	lr
 800f0da:	bf00      	nop
 800f0dc:	f3af 8000 	nop.w

0800f0e0 <pxCurrentTCBConst>:
 800f0e0:	20001af4 	.word	0x20001af4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f0e4:	bf00      	nop
 800f0e6:	bf00      	nop

0800f0e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f0e8:	b580      	push	{r7, lr}
 800f0ea:	b082      	sub	sp, #8
 800f0ec:	af00      	add	r7, sp, #0
	__asm volatile
 800f0ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0f2:	f383 8811 	msr	BASEPRI, r3
 800f0f6:	f3bf 8f6f 	isb	sy
 800f0fa:	f3bf 8f4f 	dsb	sy
 800f0fe:	607b      	str	r3, [r7, #4]
}
 800f100:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f102:	f7fe febb 	bl	800de7c <xTaskIncrementTick>
 800f106:	4603      	mov	r3, r0
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d003      	beq.n	800f114 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f10c:	4b06      	ldr	r3, [pc, #24]	@ (800f128 <xPortSysTickHandler+0x40>)
 800f10e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f112:	601a      	str	r2, [r3, #0]
 800f114:	2300      	movs	r3, #0
 800f116:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f118:	683b      	ldr	r3, [r7, #0]
 800f11a:	f383 8811 	msr	BASEPRI, r3
}
 800f11e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f120:	bf00      	nop
 800f122:	3708      	adds	r7, #8
 800f124:	46bd      	mov	sp, r7
 800f126:	bd80      	pop	{r7, pc}
 800f128:	e000ed04 	.word	0xe000ed04

0800f12c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f12c:	b480      	push	{r7}
 800f12e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f130:	4b0b      	ldr	r3, [pc, #44]	@ (800f160 <vPortSetupTimerInterrupt+0x34>)
 800f132:	2200      	movs	r2, #0
 800f134:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f136:	4b0b      	ldr	r3, [pc, #44]	@ (800f164 <vPortSetupTimerInterrupt+0x38>)
 800f138:	2200      	movs	r2, #0
 800f13a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f13c:	4b0a      	ldr	r3, [pc, #40]	@ (800f168 <vPortSetupTimerInterrupt+0x3c>)
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	4a0a      	ldr	r2, [pc, #40]	@ (800f16c <vPortSetupTimerInterrupt+0x40>)
 800f142:	fba2 2303 	umull	r2, r3, r2, r3
 800f146:	099b      	lsrs	r3, r3, #6
 800f148:	4a09      	ldr	r2, [pc, #36]	@ (800f170 <vPortSetupTimerInterrupt+0x44>)
 800f14a:	3b01      	subs	r3, #1
 800f14c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f14e:	4b04      	ldr	r3, [pc, #16]	@ (800f160 <vPortSetupTimerInterrupt+0x34>)
 800f150:	2207      	movs	r2, #7
 800f152:	601a      	str	r2, [r3, #0]
}
 800f154:	bf00      	nop
 800f156:	46bd      	mov	sp, r7
 800f158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f15c:	4770      	bx	lr
 800f15e:	bf00      	nop
 800f160:	e000e010 	.word	0xe000e010
 800f164:	e000e018 	.word	0xe000e018
 800f168:	2000000c 	.word	0x2000000c
 800f16c:	10624dd3 	.word	0x10624dd3
 800f170:	e000e014 	.word	0xe000e014

0800f174 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f174:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800f184 <vPortEnableVFP+0x10>
 800f178:	6801      	ldr	r1, [r0, #0]
 800f17a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800f17e:	6001      	str	r1, [r0, #0]
 800f180:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f182:	bf00      	nop
 800f184:	e000ed88 	.word	0xe000ed88

0800f188 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f188:	b480      	push	{r7}
 800f18a:	b085      	sub	sp, #20
 800f18c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f18e:	f3ef 8305 	mrs	r3, IPSR
 800f192:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	2b0f      	cmp	r3, #15
 800f198:	d915      	bls.n	800f1c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f19a:	4a18      	ldr	r2, [pc, #96]	@ (800f1fc <vPortValidateInterruptPriority+0x74>)
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	4413      	add	r3, r2
 800f1a0:	781b      	ldrb	r3, [r3, #0]
 800f1a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f1a4:	4b16      	ldr	r3, [pc, #88]	@ (800f200 <vPortValidateInterruptPriority+0x78>)
 800f1a6:	781b      	ldrb	r3, [r3, #0]
 800f1a8:	7afa      	ldrb	r2, [r7, #11]
 800f1aa:	429a      	cmp	r2, r3
 800f1ac:	d20b      	bcs.n	800f1c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800f1ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1b2:	f383 8811 	msr	BASEPRI, r3
 800f1b6:	f3bf 8f6f 	isb	sy
 800f1ba:	f3bf 8f4f 	dsb	sy
 800f1be:	607b      	str	r3, [r7, #4]
}
 800f1c0:	bf00      	nop
 800f1c2:	bf00      	nop
 800f1c4:	e7fd      	b.n	800f1c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f1c6:	4b0f      	ldr	r3, [pc, #60]	@ (800f204 <vPortValidateInterruptPriority+0x7c>)
 800f1c8:	681b      	ldr	r3, [r3, #0]
 800f1ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f1ce:	4b0e      	ldr	r3, [pc, #56]	@ (800f208 <vPortValidateInterruptPriority+0x80>)
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	429a      	cmp	r2, r3
 800f1d4:	d90b      	bls.n	800f1ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800f1d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1da:	f383 8811 	msr	BASEPRI, r3
 800f1de:	f3bf 8f6f 	isb	sy
 800f1e2:	f3bf 8f4f 	dsb	sy
 800f1e6:	603b      	str	r3, [r7, #0]
}
 800f1e8:	bf00      	nop
 800f1ea:	bf00      	nop
 800f1ec:	e7fd      	b.n	800f1ea <vPortValidateInterruptPriority+0x62>
	}
 800f1ee:	bf00      	nop
 800f1f0:	3714      	adds	r7, #20
 800f1f2:	46bd      	mov	sp, r7
 800f1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1f8:	4770      	bx	lr
 800f1fa:	bf00      	nop
 800f1fc:	e000e3f0 	.word	0xe000e3f0
 800f200:	20002120 	.word	0x20002120
 800f204:	e000ed0c 	.word	0xe000ed0c
 800f208:	20002124 	.word	0x20002124

0800f20c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f20c:	b580      	push	{r7, lr}
 800f20e:	b08a      	sub	sp, #40	@ 0x28
 800f210:	af00      	add	r7, sp, #0
 800f212:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f214:	2300      	movs	r3, #0
 800f216:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f218:	f7fe fd74 	bl	800dd04 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f21c:	4b5c      	ldr	r3, [pc, #368]	@ (800f390 <pvPortMalloc+0x184>)
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	2b00      	cmp	r3, #0
 800f222:	d101      	bne.n	800f228 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f224:	f000 f924 	bl	800f470 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f228:	4b5a      	ldr	r3, [pc, #360]	@ (800f394 <pvPortMalloc+0x188>)
 800f22a:	681a      	ldr	r2, [r3, #0]
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	4013      	ands	r3, r2
 800f230:	2b00      	cmp	r3, #0
 800f232:	f040 8095 	bne.w	800f360 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d01e      	beq.n	800f27a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800f23c:	2208      	movs	r2, #8
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	4413      	add	r3, r2
 800f242:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	f003 0307 	and.w	r3, r3, #7
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d015      	beq.n	800f27a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	f023 0307 	bic.w	r3, r3, #7
 800f254:	3308      	adds	r3, #8
 800f256:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	f003 0307 	and.w	r3, r3, #7
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d00b      	beq.n	800f27a <pvPortMalloc+0x6e>
	__asm volatile
 800f262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f266:	f383 8811 	msr	BASEPRI, r3
 800f26a:	f3bf 8f6f 	isb	sy
 800f26e:	f3bf 8f4f 	dsb	sy
 800f272:	617b      	str	r3, [r7, #20]
}
 800f274:	bf00      	nop
 800f276:	bf00      	nop
 800f278:	e7fd      	b.n	800f276 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d06f      	beq.n	800f360 <pvPortMalloc+0x154>
 800f280:	4b45      	ldr	r3, [pc, #276]	@ (800f398 <pvPortMalloc+0x18c>)
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	687a      	ldr	r2, [r7, #4]
 800f286:	429a      	cmp	r2, r3
 800f288:	d86a      	bhi.n	800f360 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f28a:	4b44      	ldr	r3, [pc, #272]	@ (800f39c <pvPortMalloc+0x190>)
 800f28c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f28e:	4b43      	ldr	r3, [pc, #268]	@ (800f39c <pvPortMalloc+0x190>)
 800f290:	681b      	ldr	r3, [r3, #0]
 800f292:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f294:	e004      	b.n	800f2a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800f296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f298:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f29a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f29c:	681b      	ldr	r3, [r3, #0]
 800f29e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f2a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2a2:	685b      	ldr	r3, [r3, #4]
 800f2a4:	687a      	ldr	r2, [r7, #4]
 800f2a6:	429a      	cmp	r2, r3
 800f2a8:	d903      	bls.n	800f2b2 <pvPortMalloc+0xa6>
 800f2aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d1f1      	bne.n	800f296 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f2b2:	4b37      	ldr	r3, [pc, #220]	@ (800f390 <pvPortMalloc+0x184>)
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f2b8:	429a      	cmp	r2, r3
 800f2ba:	d051      	beq.n	800f360 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f2bc:	6a3b      	ldr	r3, [r7, #32]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	2208      	movs	r2, #8
 800f2c2:	4413      	add	r3, r2
 800f2c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f2c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2c8:	681a      	ldr	r2, [r3, #0]
 800f2ca:	6a3b      	ldr	r3, [r7, #32]
 800f2cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f2ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2d0:	685a      	ldr	r2, [r3, #4]
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	1ad2      	subs	r2, r2, r3
 800f2d6:	2308      	movs	r3, #8
 800f2d8:	005b      	lsls	r3, r3, #1
 800f2da:	429a      	cmp	r2, r3
 800f2dc:	d920      	bls.n	800f320 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f2de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	4413      	add	r3, r2
 800f2e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f2e6:	69bb      	ldr	r3, [r7, #24]
 800f2e8:	f003 0307 	and.w	r3, r3, #7
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d00b      	beq.n	800f308 <pvPortMalloc+0xfc>
	__asm volatile
 800f2f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2f4:	f383 8811 	msr	BASEPRI, r3
 800f2f8:	f3bf 8f6f 	isb	sy
 800f2fc:	f3bf 8f4f 	dsb	sy
 800f300:	613b      	str	r3, [r7, #16]
}
 800f302:	bf00      	nop
 800f304:	bf00      	nop
 800f306:	e7fd      	b.n	800f304 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f30a:	685a      	ldr	r2, [r3, #4]
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	1ad2      	subs	r2, r2, r3
 800f310:	69bb      	ldr	r3, [r7, #24]
 800f312:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f316:	687a      	ldr	r2, [r7, #4]
 800f318:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f31a:	69b8      	ldr	r0, [r7, #24]
 800f31c:	f000 f90a 	bl	800f534 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f320:	4b1d      	ldr	r3, [pc, #116]	@ (800f398 <pvPortMalloc+0x18c>)
 800f322:	681a      	ldr	r2, [r3, #0]
 800f324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f326:	685b      	ldr	r3, [r3, #4]
 800f328:	1ad3      	subs	r3, r2, r3
 800f32a:	4a1b      	ldr	r2, [pc, #108]	@ (800f398 <pvPortMalloc+0x18c>)
 800f32c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f32e:	4b1a      	ldr	r3, [pc, #104]	@ (800f398 <pvPortMalloc+0x18c>)
 800f330:	681a      	ldr	r2, [r3, #0]
 800f332:	4b1b      	ldr	r3, [pc, #108]	@ (800f3a0 <pvPortMalloc+0x194>)
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	429a      	cmp	r2, r3
 800f338:	d203      	bcs.n	800f342 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f33a:	4b17      	ldr	r3, [pc, #92]	@ (800f398 <pvPortMalloc+0x18c>)
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	4a18      	ldr	r2, [pc, #96]	@ (800f3a0 <pvPortMalloc+0x194>)
 800f340:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f344:	685a      	ldr	r2, [r3, #4]
 800f346:	4b13      	ldr	r3, [pc, #76]	@ (800f394 <pvPortMalloc+0x188>)
 800f348:	681b      	ldr	r3, [r3, #0]
 800f34a:	431a      	orrs	r2, r3
 800f34c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f34e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f352:	2200      	movs	r2, #0
 800f354:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f356:	4b13      	ldr	r3, [pc, #76]	@ (800f3a4 <pvPortMalloc+0x198>)
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	3301      	adds	r3, #1
 800f35c:	4a11      	ldr	r2, [pc, #68]	@ (800f3a4 <pvPortMalloc+0x198>)
 800f35e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f360:	f7fe fcde 	bl	800dd20 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f364:	69fb      	ldr	r3, [r7, #28]
 800f366:	f003 0307 	and.w	r3, r3, #7
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d00b      	beq.n	800f386 <pvPortMalloc+0x17a>
	__asm volatile
 800f36e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f372:	f383 8811 	msr	BASEPRI, r3
 800f376:	f3bf 8f6f 	isb	sy
 800f37a:	f3bf 8f4f 	dsb	sy
 800f37e:	60fb      	str	r3, [r7, #12]
}
 800f380:	bf00      	nop
 800f382:	bf00      	nop
 800f384:	e7fd      	b.n	800f382 <pvPortMalloc+0x176>
	return pvReturn;
 800f386:	69fb      	ldr	r3, [r7, #28]
}
 800f388:	4618      	mov	r0, r3
 800f38a:	3728      	adds	r7, #40	@ 0x28
 800f38c:	46bd      	mov	sp, r7
 800f38e:	bd80      	pop	{r7, pc}
 800f390:	20005fb0 	.word	0x20005fb0
 800f394:	20005fc4 	.word	0x20005fc4
 800f398:	20005fb4 	.word	0x20005fb4
 800f39c:	20005fa8 	.word	0x20005fa8
 800f3a0:	20005fb8 	.word	0x20005fb8
 800f3a4:	20005fbc 	.word	0x20005fbc

0800f3a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f3a8:	b580      	push	{r7, lr}
 800f3aa:	b086      	sub	sp, #24
 800f3ac:	af00      	add	r7, sp, #0
 800f3ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d04f      	beq.n	800f45a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f3ba:	2308      	movs	r3, #8
 800f3bc:	425b      	negs	r3, r3
 800f3be:	697a      	ldr	r2, [r7, #20]
 800f3c0:	4413      	add	r3, r2
 800f3c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f3c4:	697b      	ldr	r3, [r7, #20]
 800f3c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f3c8:	693b      	ldr	r3, [r7, #16]
 800f3ca:	685a      	ldr	r2, [r3, #4]
 800f3cc:	4b25      	ldr	r3, [pc, #148]	@ (800f464 <vPortFree+0xbc>)
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	4013      	ands	r3, r2
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d10b      	bne.n	800f3ee <vPortFree+0x46>
	__asm volatile
 800f3d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3da:	f383 8811 	msr	BASEPRI, r3
 800f3de:	f3bf 8f6f 	isb	sy
 800f3e2:	f3bf 8f4f 	dsb	sy
 800f3e6:	60fb      	str	r3, [r7, #12]
}
 800f3e8:	bf00      	nop
 800f3ea:	bf00      	nop
 800f3ec:	e7fd      	b.n	800f3ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f3ee:	693b      	ldr	r3, [r7, #16]
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d00b      	beq.n	800f40e <vPortFree+0x66>
	__asm volatile
 800f3f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3fa:	f383 8811 	msr	BASEPRI, r3
 800f3fe:	f3bf 8f6f 	isb	sy
 800f402:	f3bf 8f4f 	dsb	sy
 800f406:	60bb      	str	r3, [r7, #8]
}
 800f408:	bf00      	nop
 800f40a:	bf00      	nop
 800f40c:	e7fd      	b.n	800f40a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f40e:	693b      	ldr	r3, [r7, #16]
 800f410:	685a      	ldr	r2, [r3, #4]
 800f412:	4b14      	ldr	r3, [pc, #80]	@ (800f464 <vPortFree+0xbc>)
 800f414:	681b      	ldr	r3, [r3, #0]
 800f416:	4013      	ands	r3, r2
 800f418:	2b00      	cmp	r3, #0
 800f41a:	d01e      	beq.n	800f45a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f41c:	693b      	ldr	r3, [r7, #16]
 800f41e:	681b      	ldr	r3, [r3, #0]
 800f420:	2b00      	cmp	r3, #0
 800f422:	d11a      	bne.n	800f45a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f424:	693b      	ldr	r3, [r7, #16]
 800f426:	685a      	ldr	r2, [r3, #4]
 800f428:	4b0e      	ldr	r3, [pc, #56]	@ (800f464 <vPortFree+0xbc>)
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	43db      	mvns	r3, r3
 800f42e:	401a      	ands	r2, r3
 800f430:	693b      	ldr	r3, [r7, #16]
 800f432:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f434:	f7fe fc66 	bl	800dd04 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f438:	693b      	ldr	r3, [r7, #16]
 800f43a:	685a      	ldr	r2, [r3, #4]
 800f43c:	4b0a      	ldr	r3, [pc, #40]	@ (800f468 <vPortFree+0xc0>)
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	4413      	add	r3, r2
 800f442:	4a09      	ldr	r2, [pc, #36]	@ (800f468 <vPortFree+0xc0>)
 800f444:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f446:	6938      	ldr	r0, [r7, #16]
 800f448:	f000 f874 	bl	800f534 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f44c:	4b07      	ldr	r3, [pc, #28]	@ (800f46c <vPortFree+0xc4>)
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	3301      	adds	r3, #1
 800f452:	4a06      	ldr	r2, [pc, #24]	@ (800f46c <vPortFree+0xc4>)
 800f454:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f456:	f7fe fc63 	bl	800dd20 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f45a:	bf00      	nop
 800f45c:	3718      	adds	r7, #24
 800f45e:	46bd      	mov	sp, r7
 800f460:	bd80      	pop	{r7, pc}
 800f462:	bf00      	nop
 800f464:	20005fc4 	.word	0x20005fc4
 800f468:	20005fb4 	.word	0x20005fb4
 800f46c:	20005fc0 	.word	0x20005fc0

0800f470 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f470:	b480      	push	{r7}
 800f472:	b085      	sub	sp, #20
 800f474:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f476:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
 800f47a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f47c:	4b27      	ldr	r3, [pc, #156]	@ (800f51c <prvHeapInit+0xac>)
 800f47e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	f003 0307 	and.w	r3, r3, #7
 800f486:	2b00      	cmp	r3, #0
 800f488:	d00c      	beq.n	800f4a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f48a:	68fb      	ldr	r3, [r7, #12]
 800f48c:	3307      	adds	r3, #7
 800f48e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	f023 0307 	bic.w	r3, r3, #7
 800f496:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f498:	68ba      	ldr	r2, [r7, #8]
 800f49a:	68fb      	ldr	r3, [r7, #12]
 800f49c:	1ad3      	subs	r3, r2, r3
 800f49e:	4a1f      	ldr	r2, [pc, #124]	@ (800f51c <prvHeapInit+0xac>)
 800f4a0:	4413      	add	r3, r2
 800f4a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f4a8:	4a1d      	ldr	r2, [pc, #116]	@ (800f520 <prvHeapInit+0xb0>)
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f4ae:	4b1c      	ldr	r3, [pc, #112]	@ (800f520 <prvHeapInit+0xb0>)
 800f4b0:	2200      	movs	r2, #0
 800f4b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	68ba      	ldr	r2, [r7, #8]
 800f4b8:	4413      	add	r3, r2
 800f4ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f4bc:	2208      	movs	r2, #8
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	1a9b      	subs	r3, r3, r2
 800f4c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f4c4:	68fb      	ldr	r3, [r7, #12]
 800f4c6:	f023 0307 	bic.w	r3, r3, #7
 800f4ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	4a15      	ldr	r2, [pc, #84]	@ (800f524 <prvHeapInit+0xb4>)
 800f4d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f4d2:	4b14      	ldr	r3, [pc, #80]	@ (800f524 <prvHeapInit+0xb4>)
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	2200      	movs	r2, #0
 800f4d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f4da:	4b12      	ldr	r3, [pc, #72]	@ (800f524 <prvHeapInit+0xb4>)
 800f4dc:	681b      	ldr	r3, [r3, #0]
 800f4de:	2200      	movs	r2, #0
 800f4e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f4e6:	683b      	ldr	r3, [r7, #0]
 800f4e8:	68fa      	ldr	r2, [r7, #12]
 800f4ea:	1ad2      	subs	r2, r2, r3
 800f4ec:	683b      	ldr	r3, [r7, #0]
 800f4ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f4f0:	4b0c      	ldr	r3, [pc, #48]	@ (800f524 <prvHeapInit+0xb4>)
 800f4f2:	681a      	ldr	r2, [r3, #0]
 800f4f4:	683b      	ldr	r3, [r7, #0]
 800f4f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f4f8:	683b      	ldr	r3, [r7, #0]
 800f4fa:	685b      	ldr	r3, [r3, #4]
 800f4fc:	4a0a      	ldr	r2, [pc, #40]	@ (800f528 <prvHeapInit+0xb8>)
 800f4fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f500:	683b      	ldr	r3, [r7, #0]
 800f502:	685b      	ldr	r3, [r3, #4]
 800f504:	4a09      	ldr	r2, [pc, #36]	@ (800f52c <prvHeapInit+0xbc>)
 800f506:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f508:	4b09      	ldr	r3, [pc, #36]	@ (800f530 <prvHeapInit+0xc0>)
 800f50a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800f50e:	601a      	str	r2, [r3, #0]
}
 800f510:	bf00      	nop
 800f512:	3714      	adds	r7, #20
 800f514:	46bd      	mov	sp, r7
 800f516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f51a:	4770      	bx	lr
 800f51c:	20002128 	.word	0x20002128
 800f520:	20005fa8 	.word	0x20005fa8
 800f524:	20005fb0 	.word	0x20005fb0
 800f528:	20005fb8 	.word	0x20005fb8
 800f52c:	20005fb4 	.word	0x20005fb4
 800f530:	20005fc4 	.word	0x20005fc4

0800f534 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f534:	b480      	push	{r7}
 800f536:	b085      	sub	sp, #20
 800f538:	af00      	add	r7, sp, #0
 800f53a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f53c:	4b28      	ldr	r3, [pc, #160]	@ (800f5e0 <prvInsertBlockIntoFreeList+0xac>)
 800f53e:	60fb      	str	r3, [r7, #12]
 800f540:	e002      	b.n	800f548 <prvInsertBlockIntoFreeList+0x14>
 800f542:	68fb      	ldr	r3, [r7, #12]
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	60fb      	str	r3, [r7, #12]
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	681b      	ldr	r3, [r3, #0]
 800f54c:	687a      	ldr	r2, [r7, #4]
 800f54e:	429a      	cmp	r2, r3
 800f550:	d8f7      	bhi.n	800f542 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f552:	68fb      	ldr	r3, [r7, #12]
 800f554:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	685b      	ldr	r3, [r3, #4]
 800f55a:	68ba      	ldr	r2, [r7, #8]
 800f55c:	4413      	add	r3, r2
 800f55e:	687a      	ldr	r2, [r7, #4]
 800f560:	429a      	cmp	r2, r3
 800f562:	d108      	bne.n	800f576 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	685a      	ldr	r2, [r3, #4]
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	685b      	ldr	r3, [r3, #4]
 800f56c:	441a      	add	r2, r3
 800f56e:	68fb      	ldr	r3, [r7, #12]
 800f570:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	685b      	ldr	r3, [r3, #4]
 800f57e:	68ba      	ldr	r2, [r7, #8]
 800f580:	441a      	add	r2, r3
 800f582:	68fb      	ldr	r3, [r7, #12]
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	429a      	cmp	r2, r3
 800f588:	d118      	bne.n	800f5bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f58a:	68fb      	ldr	r3, [r7, #12]
 800f58c:	681a      	ldr	r2, [r3, #0]
 800f58e:	4b15      	ldr	r3, [pc, #84]	@ (800f5e4 <prvInsertBlockIntoFreeList+0xb0>)
 800f590:	681b      	ldr	r3, [r3, #0]
 800f592:	429a      	cmp	r2, r3
 800f594:	d00d      	beq.n	800f5b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	685a      	ldr	r2, [r3, #4]
 800f59a:	68fb      	ldr	r3, [r7, #12]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	685b      	ldr	r3, [r3, #4]
 800f5a0:	441a      	add	r2, r3
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	681b      	ldr	r3, [r3, #0]
 800f5aa:	681a      	ldr	r2, [r3, #0]
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	601a      	str	r2, [r3, #0]
 800f5b0:	e008      	b.n	800f5c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f5b2:	4b0c      	ldr	r3, [pc, #48]	@ (800f5e4 <prvInsertBlockIntoFreeList+0xb0>)
 800f5b4:	681a      	ldr	r2, [r3, #0]
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	601a      	str	r2, [r3, #0]
 800f5ba:	e003      	b.n	800f5c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	681a      	ldr	r2, [r3, #0]
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f5c4:	68fa      	ldr	r2, [r7, #12]
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	429a      	cmp	r2, r3
 800f5ca:	d002      	beq.n	800f5d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f5cc:	68fb      	ldr	r3, [r7, #12]
 800f5ce:	687a      	ldr	r2, [r7, #4]
 800f5d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f5d2:	bf00      	nop
 800f5d4:	3714      	adds	r7, #20
 800f5d6:	46bd      	mov	sp, r7
 800f5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5dc:	4770      	bx	lr
 800f5de:	bf00      	nop
 800f5e0:	20005fa8 	.word	0x20005fa8
 800f5e4:	20005fb0 	.word	0x20005fb0

0800f5e8 <__assert_func>:
 800f5e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f5ea:	4614      	mov	r4, r2
 800f5ec:	461a      	mov	r2, r3
 800f5ee:	4b09      	ldr	r3, [pc, #36]	@ (800f614 <__assert_func+0x2c>)
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	4605      	mov	r5, r0
 800f5f4:	68d8      	ldr	r0, [r3, #12]
 800f5f6:	b14c      	cbz	r4, 800f60c <__assert_func+0x24>
 800f5f8:	4b07      	ldr	r3, [pc, #28]	@ (800f618 <__assert_func+0x30>)
 800f5fa:	9100      	str	r1, [sp, #0]
 800f5fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f600:	4906      	ldr	r1, [pc, #24]	@ (800f61c <__assert_func+0x34>)
 800f602:	462b      	mov	r3, r5
 800f604:	f000 f8b2 	bl	800f76c <fiprintf>
 800f608:	f000 fbe1 	bl	800fdce <abort>
 800f60c:	4b04      	ldr	r3, [pc, #16]	@ (800f620 <__assert_func+0x38>)
 800f60e:	461c      	mov	r4, r3
 800f610:	e7f3      	b.n	800f5fa <__assert_func+0x12>
 800f612:	bf00      	nop
 800f614:	20000028 	.word	0x20000028
 800f618:	080125df 	.word	0x080125df
 800f61c:	080125ec 	.word	0x080125ec
 800f620:	0801261a 	.word	0x0801261a

0800f624 <std>:
 800f624:	2300      	movs	r3, #0
 800f626:	b510      	push	{r4, lr}
 800f628:	4604      	mov	r4, r0
 800f62a:	e9c0 3300 	strd	r3, r3, [r0]
 800f62e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f632:	6083      	str	r3, [r0, #8]
 800f634:	8181      	strh	r1, [r0, #12]
 800f636:	6643      	str	r3, [r0, #100]	@ 0x64
 800f638:	81c2      	strh	r2, [r0, #14]
 800f63a:	6183      	str	r3, [r0, #24]
 800f63c:	4619      	mov	r1, r3
 800f63e:	2208      	movs	r2, #8
 800f640:	305c      	adds	r0, #92	@ 0x5c
 800f642:	f000 fa57 	bl	800faf4 <memset>
 800f646:	4b0d      	ldr	r3, [pc, #52]	@ (800f67c <std+0x58>)
 800f648:	6263      	str	r3, [r4, #36]	@ 0x24
 800f64a:	4b0d      	ldr	r3, [pc, #52]	@ (800f680 <std+0x5c>)
 800f64c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f64e:	4b0d      	ldr	r3, [pc, #52]	@ (800f684 <std+0x60>)
 800f650:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f652:	4b0d      	ldr	r3, [pc, #52]	@ (800f688 <std+0x64>)
 800f654:	6323      	str	r3, [r4, #48]	@ 0x30
 800f656:	4b0d      	ldr	r3, [pc, #52]	@ (800f68c <std+0x68>)
 800f658:	6224      	str	r4, [r4, #32]
 800f65a:	429c      	cmp	r4, r3
 800f65c:	d006      	beq.n	800f66c <std+0x48>
 800f65e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f662:	4294      	cmp	r4, r2
 800f664:	d002      	beq.n	800f66c <std+0x48>
 800f666:	33d0      	adds	r3, #208	@ 0xd0
 800f668:	429c      	cmp	r4, r3
 800f66a:	d105      	bne.n	800f678 <std+0x54>
 800f66c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f670:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f674:	f000 bb9a 	b.w	800fdac <__retarget_lock_init_recursive>
 800f678:	bd10      	pop	{r4, pc}
 800f67a:	bf00      	nop
 800f67c:	0800f8f1 	.word	0x0800f8f1
 800f680:	0800f913 	.word	0x0800f913
 800f684:	0800f94b 	.word	0x0800f94b
 800f688:	0800f96f 	.word	0x0800f96f
 800f68c:	20005fc8 	.word	0x20005fc8

0800f690 <stdio_exit_handler>:
 800f690:	4a02      	ldr	r2, [pc, #8]	@ (800f69c <stdio_exit_handler+0xc>)
 800f692:	4903      	ldr	r1, [pc, #12]	@ (800f6a0 <stdio_exit_handler+0x10>)
 800f694:	4803      	ldr	r0, [pc, #12]	@ (800f6a4 <stdio_exit_handler+0x14>)
 800f696:	f000 b87b 	b.w	800f790 <_fwalk_sglue>
 800f69a:	bf00      	nop
 800f69c:	2000001c 	.word	0x2000001c
 800f6a0:	08010931 	.word	0x08010931
 800f6a4:	2000002c 	.word	0x2000002c

0800f6a8 <cleanup_stdio>:
 800f6a8:	6841      	ldr	r1, [r0, #4]
 800f6aa:	4b0c      	ldr	r3, [pc, #48]	@ (800f6dc <cleanup_stdio+0x34>)
 800f6ac:	4299      	cmp	r1, r3
 800f6ae:	b510      	push	{r4, lr}
 800f6b0:	4604      	mov	r4, r0
 800f6b2:	d001      	beq.n	800f6b8 <cleanup_stdio+0x10>
 800f6b4:	f001 f93c 	bl	8010930 <_fflush_r>
 800f6b8:	68a1      	ldr	r1, [r4, #8]
 800f6ba:	4b09      	ldr	r3, [pc, #36]	@ (800f6e0 <cleanup_stdio+0x38>)
 800f6bc:	4299      	cmp	r1, r3
 800f6be:	d002      	beq.n	800f6c6 <cleanup_stdio+0x1e>
 800f6c0:	4620      	mov	r0, r4
 800f6c2:	f001 f935 	bl	8010930 <_fflush_r>
 800f6c6:	68e1      	ldr	r1, [r4, #12]
 800f6c8:	4b06      	ldr	r3, [pc, #24]	@ (800f6e4 <cleanup_stdio+0x3c>)
 800f6ca:	4299      	cmp	r1, r3
 800f6cc:	d004      	beq.n	800f6d8 <cleanup_stdio+0x30>
 800f6ce:	4620      	mov	r0, r4
 800f6d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f6d4:	f001 b92c 	b.w	8010930 <_fflush_r>
 800f6d8:	bd10      	pop	{r4, pc}
 800f6da:	bf00      	nop
 800f6dc:	20005fc8 	.word	0x20005fc8
 800f6e0:	20006030 	.word	0x20006030
 800f6e4:	20006098 	.word	0x20006098

0800f6e8 <global_stdio_init.part.0>:
 800f6e8:	b510      	push	{r4, lr}
 800f6ea:	4b0b      	ldr	r3, [pc, #44]	@ (800f718 <global_stdio_init.part.0+0x30>)
 800f6ec:	4c0b      	ldr	r4, [pc, #44]	@ (800f71c <global_stdio_init.part.0+0x34>)
 800f6ee:	4a0c      	ldr	r2, [pc, #48]	@ (800f720 <global_stdio_init.part.0+0x38>)
 800f6f0:	601a      	str	r2, [r3, #0]
 800f6f2:	4620      	mov	r0, r4
 800f6f4:	2200      	movs	r2, #0
 800f6f6:	2104      	movs	r1, #4
 800f6f8:	f7ff ff94 	bl	800f624 <std>
 800f6fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f700:	2201      	movs	r2, #1
 800f702:	2109      	movs	r1, #9
 800f704:	f7ff ff8e 	bl	800f624 <std>
 800f708:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f70c:	2202      	movs	r2, #2
 800f70e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f712:	2112      	movs	r1, #18
 800f714:	f7ff bf86 	b.w	800f624 <std>
 800f718:	20006100 	.word	0x20006100
 800f71c:	20005fc8 	.word	0x20005fc8
 800f720:	0800f691 	.word	0x0800f691

0800f724 <__sfp_lock_acquire>:
 800f724:	4801      	ldr	r0, [pc, #4]	@ (800f72c <__sfp_lock_acquire+0x8>)
 800f726:	f000 bb42 	b.w	800fdae <__retarget_lock_acquire_recursive>
 800f72a:	bf00      	nop
 800f72c:	20006109 	.word	0x20006109

0800f730 <__sfp_lock_release>:
 800f730:	4801      	ldr	r0, [pc, #4]	@ (800f738 <__sfp_lock_release+0x8>)
 800f732:	f000 bb3d 	b.w	800fdb0 <__retarget_lock_release_recursive>
 800f736:	bf00      	nop
 800f738:	20006109 	.word	0x20006109

0800f73c <__sinit>:
 800f73c:	b510      	push	{r4, lr}
 800f73e:	4604      	mov	r4, r0
 800f740:	f7ff fff0 	bl	800f724 <__sfp_lock_acquire>
 800f744:	6a23      	ldr	r3, [r4, #32]
 800f746:	b11b      	cbz	r3, 800f750 <__sinit+0x14>
 800f748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f74c:	f7ff bff0 	b.w	800f730 <__sfp_lock_release>
 800f750:	4b04      	ldr	r3, [pc, #16]	@ (800f764 <__sinit+0x28>)
 800f752:	6223      	str	r3, [r4, #32]
 800f754:	4b04      	ldr	r3, [pc, #16]	@ (800f768 <__sinit+0x2c>)
 800f756:	681b      	ldr	r3, [r3, #0]
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d1f5      	bne.n	800f748 <__sinit+0xc>
 800f75c:	f7ff ffc4 	bl	800f6e8 <global_stdio_init.part.0>
 800f760:	e7f2      	b.n	800f748 <__sinit+0xc>
 800f762:	bf00      	nop
 800f764:	0800f6a9 	.word	0x0800f6a9
 800f768:	20006100 	.word	0x20006100

0800f76c <fiprintf>:
 800f76c:	b40e      	push	{r1, r2, r3}
 800f76e:	b503      	push	{r0, r1, lr}
 800f770:	4601      	mov	r1, r0
 800f772:	ab03      	add	r3, sp, #12
 800f774:	4805      	ldr	r0, [pc, #20]	@ (800f78c <fiprintf+0x20>)
 800f776:	f853 2b04 	ldr.w	r2, [r3], #4
 800f77a:	6800      	ldr	r0, [r0, #0]
 800f77c:	9301      	str	r3, [sp, #4]
 800f77e:	f000 fdaf 	bl	80102e0 <_vfiprintf_r>
 800f782:	b002      	add	sp, #8
 800f784:	f85d eb04 	ldr.w	lr, [sp], #4
 800f788:	b003      	add	sp, #12
 800f78a:	4770      	bx	lr
 800f78c:	20000028 	.word	0x20000028

0800f790 <_fwalk_sglue>:
 800f790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f794:	4607      	mov	r7, r0
 800f796:	4688      	mov	r8, r1
 800f798:	4614      	mov	r4, r2
 800f79a:	2600      	movs	r6, #0
 800f79c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f7a0:	f1b9 0901 	subs.w	r9, r9, #1
 800f7a4:	d505      	bpl.n	800f7b2 <_fwalk_sglue+0x22>
 800f7a6:	6824      	ldr	r4, [r4, #0]
 800f7a8:	2c00      	cmp	r4, #0
 800f7aa:	d1f7      	bne.n	800f79c <_fwalk_sglue+0xc>
 800f7ac:	4630      	mov	r0, r6
 800f7ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7b2:	89ab      	ldrh	r3, [r5, #12]
 800f7b4:	2b01      	cmp	r3, #1
 800f7b6:	d907      	bls.n	800f7c8 <_fwalk_sglue+0x38>
 800f7b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f7bc:	3301      	adds	r3, #1
 800f7be:	d003      	beq.n	800f7c8 <_fwalk_sglue+0x38>
 800f7c0:	4629      	mov	r1, r5
 800f7c2:	4638      	mov	r0, r7
 800f7c4:	47c0      	blx	r8
 800f7c6:	4306      	orrs	r6, r0
 800f7c8:	3568      	adds	r5, #104	@ 0x68
 800f7ca:	e7e9      	b.n	800f7a0 <_fwalk_sglue+0x10>

0800f7cc <iprintf>:
 800f7cc:	b40f      	push	{r0, r1, r2, r3}
 800f7ce:	b507      	push	{r0, r1, r2, lr}
 800f7d0:	4906      	ldr	r1, [pc, #24]	@ (800f7ec <iprintf+0x20>)
 800f7d2:	ab04      	add	r3, sp, #16
 800f7d4:	6808      	ldr	r0, [r1, #0]
 800f7d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f7da:	6881      	ldr	r1, [r0, #8]
 800f7dc:	9301      	str	r3, [sp, #4]
 800f7de:	f000 fd7f 	bl	80102e0 <_vfiprintf_r>
 800f7e2:	b003      	add	sp, #12
 800f7e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800f7e8:	b004      	add	sp, #16
 800f7ea:	4770      	bx	lr
 800f7ec:	20000028 	.word	0x20000028

0800f7f0 <_puts_r>:
 800f7f0:	6a03      	ldr	r3, [r0, #32]
 800f7f2:	b570      	push	{r4, r5, r6, lr}
 800f7f4:	6884      	ldr	r4, [r0, #8]
 800f7f6:	4605      	mov	r5, r0
 800f7f8:	460e      	mov	r6, r1
 800f7fa:	b90b      	cbnz	r3, 800f800 <_puts_r+0x10>
 800f7fc:	f7ff ff9e 	bl	800f73c <__sinit>
 800f800:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f802:	07db      	lsls	r3, r3, #31
 800f804:	d405      	bmi.n	800f812 <_puts_r+0x22>
 800f806:	89a3      	ldrh	r3, [r4, #12]
 800f808:	0598      	lsls	r0, r3, #22
 800f80a:	d402      	bmi.n	800f812 <_puts_r+0x22>
 800f80c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f80e:	f000 face 	bl	800fdae <__retarget_lock_acquire_recursive>
 800f812:	89a3      	ldrh	r3, [r4, #12]
 800f814:	0719      	lsls	r1, r3, #28
 800f816:	d502      	bpl.n	800f81e <_puts_r+0x2e>
 800f818:	6923      	ldr	r3, [r4, #16]
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d135      	bne.n	800f88a <_puts_r+0x9a>
 800f81e:	4621      	mov	r1, r4
 800f820:	4628      	mov	r0, r5
 800f822:	f000 f8e7 	bl	800f9f4 <__swsetup_r>
 800f826:	b380      	cbz	r0, 800f88a <_puts_r+0x9a>
 800f828:	f04f 35ff 	mov.w	r5, #4294967295
 800f82c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f82e:	07da      	lsls	r2, r3, #31
 800f830:	d405      	bmi.n	800f83e <_puts_r+0x4e>
 800f832:	89a3      	ldrh	r3, [r4, #12]
 800f834:	059b      	lsls	r3, r3, #22
 800f836:	d402      	bmi.n	800f83e <_puts_r+0x4e>
 800f838:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f83a:	f000 fab9 	bl	800fdb0 <__retarget_lock_release_recursive>
 800f83e:	4628      	mov	r0, r5
 800f840:	bd70      	pop	{r4, r5, r6, pc}
 800f842:	2b00      	cmp	r3, #0
 800f844:	da04      	bge.n	800f850 <_puts_r+0x60>
 800f846:	69a2      	ldr	r2, [r4, #24]
 800f848:	429a      	cmp	r2, r3
 800f84a:	dc17      	bgt.n	800f87c <_puts_r+0x8c>
 800f84c:	290a      	cmp	r1, #10
 800f84e:	d015      	beq.n	800f87c <_puts_r+0x8c>
 800f850:	6823      	ldr	r3, [r4, #0]
 800f852:	1c5a      	adds	r2, r3, #1
 800f854:	6022      	str	r2, [r4, #0]
 800f856:	7019      	strb	r1, [r3, #0]
 800f858:	68a3      	ldr	r3, [r4, #8]
 800f85a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f85e:	3b01      	subs	r3, #1
 800f860:	60a3      	str	r3, [r4, #8]
 800f862:	2900      	cmp	r1, #0
 800f864:	d1ed      	bne.n	800f842 <_puts_r+0x52>
 800f866:	2b00      	cmp	r3, #0
 800f868:	da11      	bge.n	800f88e <_puts_r+0x9e>
 800f86a:	4622      	mov	r2, r4
 800f86c:	210a      	movs	r1, #10
 800f86e:	4628      	mov	r0, r5
 800f870:	f000 f881 	bl	800f976 <__swbuf_r>
 800f874:	3001      	adds	r0, #1
 800f876:	d0d7      	beq.n	800f828 <_puts_r+0x38>
 800f878:	250a      	movs	r5, #10
 800f87a:	e7d7      	b.n	800f82c <_puts_r+0x3c>
 800f87c:	4622      	mov	r2, r4
 800f87e:	4628      	mov	r0, r5
 800f880:	f000 f879 	bl	800f976 <__swbuf_r>
 800f884:	3001      	adds	r0, #1
 800f886:	d1e7      	bne.n	800f858 <_puts_r+0x68>
 800f888:	e7ce      	b.n	800f828 <_puts_r+0x38>
 800f88a:	3e01      	subs	r6, #1
 800f88c:	e7e4      	b.n	800f858 <_puts_r+0x68>
 800f88e:	6823      	ldr	r3, [r4, #0]
 800f890:	1c5a      	adds	r2, r3, #1
 800f892:	6022      	str	r2, [r4, #0]
 800f894:	220a      	movs	r2, #10
 800f896:	701a      	strb	r2, [r3, #0]
 800f898:	e7ee      	b.n	800f878 <_puts_r+0x88>
	...

0800f89c <puts>:
 800f89c:	4b02      	ldr	r3, [pc, #8]	@ (800f8a8 <puts+0xc>)
 800f89e:	4601      	mov	r1, r0
 800f8a0:	6818      	ldr	r0, [r3, #0]
 800f8a2:	f7ff bfa5 	b.w	800f7f0 <_puts_r>
 800f8a6:	bf00      	nop
 800f8a8:	20000028 	.word	0x20000028

0800f8ac <siprintf>:
 800f8ac:	b40e      	push	{r1, r2, r3}
 800f8ae:	b510      	push	{r4, lr}
 800f8b0:	b09d      	sub	sp, #116	@ 0x74
 800f8b2:	ab1f      	add	r3, sp, #124	@ 0x7c
 800f8b4:	9002      	str	r0, [sp, #8]
 800f8b6:	9006      	str	r0, [sp, #24]
 800f8b8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f8bc:	480a      	ldr	r0, [pc, #40]	@ (800f8e8 <siprintf+0x3c>)
 800f8be:	9107      	str	r1, [sp, #28]
 800f8c0:	9104      	str	r1, [sp, #16]
 800f8c2:	490a      	ldr	r1, [pc, #40]	@ (800f8ec <siprintf+0x40>)
 800f8c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800f8c8:	9105      	str	r1, [sp, #20]
 800f8ca:	2400      	movs	r4, #0
 800f8cc:	a902      	add	r1, sp, #8
 800f8ce:	6800      	ldr	r0, [r0, #0]
 800f8d0:	9301      	str	r3, [sp, #4]
 800f8d2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800f8d4:	f000 fbde 	bl	8010094 <_svfiprintf_r>
 800f8d8:	9b02      	ldr	r3, [sp, #8]
 800f8da:	701c      	strb	r4, [r3, #0]
 800f8dc:	b01d      	add	sp, #116	@ 0x74
 800f8de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f8e2:	b003      	add	sp, #12
 800f8e4:	4770      	bx	lr
 800f8e6:	bf00      	nop
 800f8e8:	20000028 	.word	0x20000028
 800f8ec:	ffff0208 	.word	0xffff0208

0800f8f0 <__sread>:
 800f8f0:	b510      	push	{r4, lr}
 800f8f2:	460c      	mov	r4, r1
 800f8f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f8f8:	f000 fa0a 	bl	800fd10 <_read_r>
 800f8fc:	2800      	cmp	r0, #0
 800f8fe:	bfab      	itete	ge
 800f900:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f902:	89a3      	ldrhlt	r3, [r4, #12]
 800f904:	181b      	addge	r3, r3, r0
 800f906:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f90a:	bfac      	ite	ge
 800f90c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f90e:	81a3      	strhlt	r3, [r4, #12]
 800f910:	bd10      	pop	{r4, pc}

0800f912 <__swrite>:
 800f912:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f916:	461f      	mov	r7, r3
 800f918:	898b      	ldrh	r3, [r1, #12]
 800f91a:	05db      	lsls	r3, r3, #23
 800f91c:	4605      	mov	r5, r0
 800f91e:	460c      	mov	r4, r1
 800f920:	4616      	mov	r6, r2
 800f922:	d505      	bpl.n	800f930 <__swrite+0x1e>
 800f924:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f928:	2302      	movs	r3, #2
 800f92a:	2200      	movs	r2, #0
 800f92c:	f000 f9de 	bl	800fcec <_lseek_r>
 800f930:	89a3      	ldrh	r3, [r4, #12]
 800f932:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f936:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f93a:	81a3      	strh	r3, [r4, #12]
 800f93c:	4632      	mov	r2, r6
 800f93e:	463b      	mov	r3, r7
 800f940:	4628      	mov	r0, r5
 800f942:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f946:	f000 b9f5 	b.w	800fd34 <_write_r>

0800f94a <__sseek>:
 800f94a:	b510      	push	{r4, lr}
 800f94c:	460c      	mov	r4, r1
 800f94e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f952:	f000 f9cb 	bl	800fcec <_lseek_r>
 800f956:	1c43      	adds	r3, r0, #1
 800f958:	89a3      	ldrh	r3, [r4, #12]
 800f95a:	bf15      	itete	ne
 800f95c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f95e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f962:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f966:	81a3      	strheq	r3, [r4, #12]
 800f968:	bf18      	it	ne
 800f96a:	81a3      	strhne	r3, [r4, #12]
 800f96c:	bd10      	pop	{r4, pc}

0800f96e <__sclose>:
 800f96e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f972:	f000 b94d 	b.w	800fc10 <_close_r>

0800f976 <__swbuf_r>:
 800f976:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f978:	460e      	mov	r6, r1
 800f97a:	4614      	mov	r4, r2
 800f97c:	4605      	mov	r5, r0
 800f97e:	b118      	cbz	r0, 800f988 <__swbuf_r+0x12>
 800f980:	6a03      	ldr	r3, [r0, #32]
 800f982:	b90b      	cbnz	r3, 800f988 <__swbuf_r+0x12>
 800f984:	f7ff feda 	bl	800f73c <__sinit>
 800f988:	69a3      	ldr	r3, [r4, #24]
 800f98a:	60a3      	str	r3, [r4, #8]
 800f98c:	89a3      	ldrh	r3, [r4, #12]
 800f98e:	071a      	lsls	r2, r3, #28
 800f990:	d501      	bpl.n	800f996 <__swbuf_r+0x20>
 800f992:	6923      	ldr	r3, [r4, #16]
 800f994:	b943      	cbnz	r3, 800f9a8 <__swbuf_r+0x32>
 800f996:	4621      	mov	r1, r4
 800f998:	4628      	mov	r0, r5
 800f99a:	f000 f82b 	bl	800f9f4 <__swsetup_r>
 800f99e:	b118      	cbz	r0, 800f9a8 <__swbuf_r+0x32>
 800f9a0:	f04f 37ff 	mov.w	r7, #4294967295
 800f9a4:	4638      	mov	r0, r7
 800f9a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f9a8:	6823      	ldr	r3, [r4, #0]
 800f9aa:	6922      	ldr	r2, [r4, #16]
 800f9ac:	1a98      	subs	r0, r3, r2
 800f9ae:	6963      	ldr	r3, [r4, #20]
 800f9b0:	b2f6      	uxtb	r6, r6
 800f9b2:	4283      	cmp	r3, r0
 800f9b4:	4637      	mov	r7, r6
 800f9b6:	dc05      	bgt.n	800f9c4 <__swbuf_r+0x4e>
 800f9b8:	4621      	mov	r1, r4
 800f9ba:	4628      	mov	r0, r5
 800f9bc:	f000 ffb8 	bl	8010930 <_fflush_r>
 800f9c0:	2800      	cmp	r0, #0
 800f9c2:	d1ed      	bne.n	800f9a0 <__swbuf_r+0x2a>
 800f9c4:	68a3      	ldr	r3, [r4, #8]
 800f9c6:	3b01      	subs	r3, #1
 800f9c8:	60a3      	str	r3, [r4, #8]
 800f9ca:	6823      	ldr	r3, [r4, #0]
 800f9cc:	1c5a      	adds	r2, r3, #1
 800f9ce:	6022      	str	r2, [r4, #0]
 800f9d0:	701e      	strb	r6, [r3, #0]
 800f9d2:	6962      	ldr	r2, [r4, #20]
 800f9d4:	1c43      	adds	r3, r0, #1
 800f9d6:	429a      	cmp	r2, r3
 800f9d8:	d004      	beq.n	800f9e4 <__swbuf_r+0x6e>
 800f9da:	89a3      	ldrh	r3, [r4, #12]
 800f9dc:	07db      	lsls	r3, r3, #31
 800f9de:	d5e1      	bpl.n	800f9a4 <__swbuf_r+0x2e>
 800f9e0:	2e0a      	cmp	r6, #10
 800f9e2:	d1df      	bne.n	800f9a4 <__swbuf_r+0x2e>
 800f9e4:	4621      	mov	r1, r4
 800f9e6:	4628      	mov	r0, r5
 800f9e8:	f000 ffa2 	bl	8010930 <_fflush_r>
 800f9ec:	2800      	cmp	r0, #0
 800f9ee:	d0d9      	beq.n	800f9a4 <__swbuf_r+0x2e>
 800f9f0:	e7d6      	b.n	800f9a0 <__swbuf_r+0x2a>
	...

0800f9f4 <__swsetup_r>:
 800f9f4:	b538      	push	{r3, r4, r5, lr}
 800f9f6:	4b29      	ldr	r3, [pc, #164]	@ (800fa9c <__swsetup_r+0xa8>)
 800f9f8:	4605      	mov	r5, r0
 800f9fa:	6818      	ldr	r0, [r3, #0]
 800f9fc:	460c      	mov	r4, r1
 800f9fe:	b118      	cbz	r0, 800fa08 <__swsetup_r+0x14>
 800fa00:	6a03      	ldr	r3, [r0, #32]
 800fa02:	b90b      	cbnz	r3, 800fa08 <__swsetup_r+0x14>
 800fa04:	f7ff fe9a 	bl	800f73c <__sinit>
 800fa08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa0c:	0719      	lsls	r1, r3, #28
 800fa0e:	d422      	bmi.n	800fa56 <__swsetup_r+0x62>
 800fa10:	06da      	lsls	r2, r3, #27
 800fa12:	d407      	bmi.n	800fa24 <__swsetup_r+0x30>
 800fa14:	2209      	movs	r2, #9
 800fa16:	602a      	str	r2, [r5, #0]
 800fa18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fa1c:	81a3      	strh	r3, [r4, #12]
 800fa1e:	f04f 30ff 	mov.w	r0, #4294967295
 800fa22:	e033      	b.n	800fa8c <__swsetup_r+0x98>
 800fa24:	0758      	lsls	r0, r3, #29
 800fa26:	d512      	bpl.n	800fa4e <__swsetup_r+0x5a>
 800fa28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fa2a:	b141      	cbz	r1, 800fa3e <__swsetup_r+0x4a>
 800fa2c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fa30:	4299      	cmp	r1, r3
 800fa32:	d002      	beq.n	800fa3a <__swsetup_r+0x46>
 800fa34:	4628      	mov	r0, r5
 800fa36:	f000 f9d1 	bl	800fddc <_free_r>
 800fa3a:	2300      	movs	r3, #0
 800fa3c:	6363      	str	r3, [r4, #52]	@ 0x34
 800fa3e:	89a3      	ldrh	r3, [r4, #12]
 800fa40:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fa44:	81a3      	strh	r3, [r4, #12]
 800fa46:	2300      	movs	r3, #0
 800fa48:	6063      	str	r3, [r4, #4]
 800fa4a:	6923      	ldr	r3, [r4, #16]
 800fa4c:	6023      	str	r3, [r4, #0]
 800fa4e:	89a3      	ldrh	r3, [r4, #12]
 800fa50:	f043 0308 	orr.w	r3, r3, #8
 800fa54:	81a3      	strh	r3, [r4, #12]
 800fa56:	6923      	ldr	r3, [r4, #16]
 800fa58:	b94b      	cbnz	r3, 800fa6e <__swsetup_r+0x7a>
 800fa5a:	89a3      	ldrh	r3, [r4, #12]
 800fa5c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fa60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fa64:	d003      	beq.n	800fa6e <__swsetup_r+0x7a>
 800fa66:	4621      	mov	r1, r4
 800fa68:	4628      	mov	r0, r5
 800fa6a:	f000 ffaf 	bl	80109cc <__smakebuf_r>
 800fa6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa72:	f013 0201 	ands.w	r2, r3, #1
 800fa76:	d00a      	beq.n	800fa8e <__swsetup_r+0x9a>
 800fa78:	2200      	movs	r2, #0
 800fa7a:	60a2      	str	r2, [r4, #8]
 800fa7c:	6962      	ldr	r2, [r4, #20]
 800fa7e:	4252      	negs	r2, r2
 800fa80:	61a2      	str	r2, [r4, #24]
 800fa82:	6922      	ldr	r2, [r4, #16]
 800fa84:	b942      	cbnz	r2, 800fa98 <__swsetup_r+0xa4>
 800fa86:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fa8a:	d1c5      	bne.n	800fa18 <__swsetup_r+0x24>
 800fa8c:	bd38      	pop	{r3, r4, r5, pc}
 800fa8e:	0799      	lsls	r1, r3, #30
 800fa90:	bf58      	it	pl
 800fa92:	6962      	ldrpl	r2, [r4, #20]
 800fa94:	60a2      	str	r2, [r4, #8]
 800fa96:	e7f4      	b.n	800fa82 <__swsetup_r+0x8e>
 800fa98:	2000      	movs	r0, #0
 800fa9a:	e7f7      	b.n	800fa8c <__swsetup_r+0x98>
 800fa9c:	20000028 	.word	0x20000028

0800faa0 <memcmp>:
 800faa0:	b510      	push	{r4, lr}
 800faa2:	3901      	subs	r1, #1
 800faa4:	4402      	add	r2, r0
 800faa6:	4290      	cmp	r0, r2
 800faa8:	d101      	bne.n	800faae <memcmp+0xe>
 800faaa:	2000      	movs	r0, #0
 800faac:	e005      	b.n	800faba <memcmp+0x1a>
 800faae:	7803      	ldrb	r3, [r0, #0]
 800fab0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800fab4:	42a3      	cmp	r3, r4
 800fab6:	d001      	beq.n	800fabc <memcmp+0x1c>
 800fab8:	1b18      	subs	r0, r3, r4
 800faba:	bd10      	pop	{r4, pc}
 800fabc:	3001      	adds	r0, #1
 800fabe:	e7f2      	b.n	800faa6 <memcmp+0x6>

0800fac0 <memmove>:
 800fac0:	4288      	cmp	r0, r1
 800fac2:	b510      	push	{r4, lr}
 800fac4:	eb01 0402 	add.w	r4, r1, r2
 800fac8:	d902      	bls.n	800fad0 <memmove+0x10>
 800faca:	4284      	cmp	r4, r0
 800facc:	4623      	mov	r3, r4
 800face:	d807      	bhi.n	800fae0 <memmove+0x20>
 800fad0:	1e43      	subs	r3, r0, #1
 800fad2:	42a1      	cmp	r1, r4
 800fad4:	d008      	beq.n	800fae8 <memmove+0x28>
 800fad6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fada:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fade:	e7f8      	b.n	800fad2 <memmove+0x12>
 800fae0:	4402      	add	r2, r0
 800fae2:	4601      	mov	r1, r0
 800fae4:	428a      	cmp	r2, r1
 800fae6:	d100      	bne.n	800faea <memmove+0x2a>
 800fae8:	bd10      	pop	{r4, pc}
 800faea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800faee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800faf2:	e7f7      	b.n	800fae4 <memmove+0x24>

0800faf4 <memset>:
 800faf4:	4402      	add	r2, r0
 800faf6:	4603      	mov	r3, r0
 800faf8:	4293      	cmp	r3, r2
 800fafa:	d100      	bne.n	800fafe <memset+0xa>
 800fafc:	4770      	bx	lr
 800fafe:	f803 1b01 	strb.w	r1, [r3], #1
 800fb02:	e7f9      	b.n	800faf8 <memset+0x4>

0800fb04 <strncpy>:
 800fb04:	b510      	push	{r4, lr}
 800fb06:	3901      	subs	r1, #1
 800fb08:	4603      	mov	r3, r0
 800fb0a:	b132      	cbz	r2, 800fb1a <strncpy+0x16>
 800fb0c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800fb10:	f803 4b01 	strb.w	r4, [r3], #1
 800fb14:	3a01      	subs	r2, #1
 800fb16:	2c00      	cmp	r4, #0
 800fb18:	d1f7      	bne.n	800fb0a <strncpy+0x6>
 800fb1a:	441a      	add	r2, r3
 800fb1c:	2100      	movs	r1, #0
 800fb1e:	4293      	cmp	r3, r2
 800fb20:	d100      	bne.n	800fb24 <strncpy+0x20>
 800fb22:	bd10      	pop	{r4, pc}
 800fb24:	f803 1b01 	strb.w	r1, [r3], #1
 800fb28:	e7f9      	b.n	800fb1e <strncpy+0x1a>
	...

0800fb2c <strtok>:
 800fb2c:	4b16      	ldr	r3, [pc, #88]	@ (800fb88 <strtok+0x5c>)
 800fb2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb32:	681f      	ldr	r7, [r3, #0]
 800fb34:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800fb36:	4605      	mov	r5, r0
 800fb38:	460e      	mov	r6, r1
 800fb3a:	b9ec      	cbnz	r4, 800fb78 <strtok+0x4c>
 800fb3c:	2050      	movs	r0, #80	@ 0x50
 800fb3e:	f000 f997 	bl	800fe70 <malloc>
 800fb42:	4602      	mov	r2, r0
 800fb44:	6478      	str	r0, [r7, #68]	@ 0x44
 800fb46:	b920      	cbnz	r0, 800fb52 <strtok+0x26>
 800fb48:	4b10      	ldr	r3, [pc, #64]	@ (800fb8c <strtok+0x60>)
 800fb4a:	4811      	ldr	r0, [pc, #68]	@ (800fb90 <strtok+0x64>)
 800fb4c:	215b      	movs	r1, #91	@ 0x5b
 800fb4e:	f7ff fd4b 	bl	800f5e8 <__assert_func>
 800fb52:	e9c0 4400 	strd	r4, r4, [r0]
 800fb56:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800fb5a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800fb5e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800fb62:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800fb66:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800fb6a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800fb6e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800fb72:	6184      	str	r4, [r0, #24]
 800fb74:	7704      	strb	r4, [r0, #28]
 800fb76:	6244      	str	r4, [r0, #36]	@ 0x24
 800fb78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fb7a:	4631      	mov	r1, r6
 800fb7c:	4628      	mov	r0, r5
 800fb7e:	2301      	movs	r3, #1
 800fb80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fb84:	f000 b806 	b.w	800fb94 <__strtok_r>
 800fb88:	20000028 	.word	0x20000028
 800fb8c:	0801261b 	.word	0x0801261b
 800fb90:	08012632 	.word	0x08012632

0800fb94 <__strtok_r>:
 800fb94:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fb96:	4604      	mov	r4, r0
 800fb98:	b908      	cbnz	r0, 800fb9e <__strtok_r+0xa>
 800fb9a:	6814      	ldr	r4, [r2, #0]
 800fb9c:	b144      	cbz	r4, 800fbb0 <__strtok_r+0x1c>
 800fb9e:	4620      	mov	r0, r4
 800fba0:	f814 5b01 	ldrb.w	r5, [r4], #1
 800fba4:	460f      	mov	r7, r1
 800fba6:	f817 6b01 	ldrb.w	r6, [r7], #1
 800fbaa:	b91e      	cbnz	r6, 800fbb4 <__strtok_r+0x20>
 800fbac:	b965      	cbnz	r5, 800fbc8 <__strtok_r+0x34>
 800fbae:	6015      	str	r5, [r2, #0]
 800fbb0:	2000      	movs	r0, #0
 800fbb2:	e005      	b.n	800fbc0 <__strtok_r+0x2c>
 800fbb4:	42b5      	cmp	r5, r6
 800fbb6:	d1f6      	bne.n	800fba6 <__strtok_r+0x12>
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d1f0      	bne.n	800fb9e <__strtok_r+0xa>
 800fbbc:	6014      	str	r4, [r2, #0]
 800fbbe:	7003      	strb	r3, [r0, #0]
 800fbc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fbc2:	461c      	mov	r4, r3
 800fbc4:	e00c      	b.n	800fbe0 <__strtok_r+0x4c>
 800fbc6:	b91d      	cbnz	r5, 800fbd0 <__strtok_r+0x3c>
 800fbc8:	4627      	mov	r7, r4
 800fbca:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fbce:	460e      	mov	r6, r1
 800fbd0:	f816 5b01 	ldrb.w	r5, [r6], #1
 800fbd4:	42ab      	cmp	r3, r5
 800fbd6:	d1f6      	bne.n	800fbc6 <__strtok_r+0x32>
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d0f2      	beq.n	800fbc2 <__strtok_r+0x2e>
 800fbdc:	2300      	movs	r3, #0
 800fbde:	703b      	strb	r3, [r7, #0]
 800fbe0:	6014      	str	r4, [r2, #0]
 800fbe2:	e7ed      	b.n	800fbc0 <__strtok_r+0x2c>

0800fbe4 <strstr>:
 800fbe4:	780a      	ldrb	r2, [r1, #0]
 800fbe6:	b570      	push	{r4, r5, r6, lr}
 800fbe8:	b96a      	cbnz	r2, 800fc06 <strstr+0x22>
 800fbea:	bd70      	pop	{r4, r5, r6, pc}
 800fbec:	429a      	cmp	r2, r3
 800fbee:	d109      	bne.n	800fc04 <strstr+0x20>
 800fbf0:	460c      	mov	r4, r1
 800fbf2:	4605      	mov	r5, r0
 800fbf4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d0f6      	beq.n	800fbea <strstr+0x6>
 800fbfc:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800fc00:	429e      	cmp	r6, r3
 800fc02:	d0f7      	beq.n	800fbf4 <strstr+0x10>
 800fc04:	3001      	adds	r0, #1
 800fc06:	7803      	ldrb	r3, [r0, #0]
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d1ef      	bne.n	800fbec <strstr+0x8>
 800fc0c:	4618      	mov	r0, r3
 800fc0e:	e7ec      	b.n	800fbea <strstr+0x6>

0800fc10 <_close_r>:
 800fc10:	b538      	push	{r3, r4, r5, lr}
 800fc12:	4d06      	ldr	r5, [pc, #24]	@ (800fc2c <_close_r+0x1c>)
 800fc14:	2300      	movs	r3, #0
 800fc16:	4604      	mov	r4, r0
 800fc18:	4608      	mov	r0, r1
 800fc1a:	602b      	str	r3, [r5, #0]
 800fc1c:	f7f2 f89a 	bl	8001d54 <_close>
 800fc20:	1c43      	adds	r3, r0, #1
 800fc22:	d102      	bne.n	800fc2a <_close_r+0x1a>
 800fc24:	682b      	ldr	r3, [r5, #0]
 800fc26:	b103      	cbz	r3, 800fc2a <_close_r+0x1a>
 800fc28:	6023      	str	r3, [r4, #0]
 800fc2a:	bd38      	pop	{r3, r4, r5, pc}
 800fc2c:	20006104 	.word	0x20006104

0800fc30 <_reclaim_reent>:
 800fc30:	4b2d      	ldr	r3, [pc, #180]	@ (800fce8 <_reclaim_reent+0xb8>)
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	4283      	cmp	r3, r0
 800fc36:	b570      	push	{r4, r5, r6, lr}
 800fc38:	4604      	mov	r4, r0
 800fc3a:	d053      	beq.n	800fce4 <_reclaim_reent+0xb4>
 800fc3c:	69c3      	ldr	r3, [r0, #28]
 800fc3e:	b31b      	cbz	r3, 800fc88 <_reclaim_reent+0x58>
 800fc40:	68db      	ldr	r3, [r3, #12]
 800fc42:	b163      	cbz	r3, 800fc5e <_reclaim_reent+0x2e>
 800fc44:	2500      	movs	r5, #0
 800fc46:	69e3      	ldr	r3, [r4, #28]
 800fc48:	68db      	ldr	r3, [r3, #12]
 800fc4a:	5959      	ldr	r1, [r3, r5]
 800fc4c:	b9b1      	cbnz	r1, 800fc7c <_reclaim_reent+0x4c>
 800fc4e:	3504      	adds	r5, #4
 800fc50:	2d80      	cmp	r5, #128	@ 0x80
 800fc52:	d1f8      	bne.n	800fc46 <_reclaim_reent+0x16>
 800fc54:	69e3      	ldr	r3, [r4, #28]
 800fc56:	4620      	mov	r0, r4
 800fc58:	68d9      	ldr	r1, [r3, #12]
 800fc5a:	f000 f8bf 	bl	800fddc <_free_r>
 800fc5e:	69e3      	ldr	r3, [r4, #28]
 800fc60:	6819      	ldr	r1, [r3, #0]
 800fc62:	b111      	cbz	r1, 800fc6a <_reclaim_reent+0x3a>
 800fc64:	4620      	mov	r0, r4
 800fc66:	f000 f8b9 	bl	800fddc <_free_r>
 800fc6a:	69e3      	ldr	r3, [r4, #28]
 800fc6c:	689d      	ldr	r5, [r3, #8]
 800fc6e:	b15d      	cbz	r5, 800fc88 <_reclaim_reent+0x58>
 800fc70:	4629      	mov	r1, r5
 800fc72:	4620      	mov	r0, r4
 800fc74:	682d      	ldr	r5, [r5, #0]
 800fc76:	f000 f8b1 	bl	800fddc <_free_r>
 800fc7a:	e7f8      	b.n	800fc6e <_reclaim_reent+0x3e>
 800fc7c:	680e      	ldr	r6, [r1, #0]
 800fc7e:	4620      	mov	r0, r4
 800fc80:	f000 f8ac 	bl	800fddc <_free_r>
 800fc84:	4631      	mov	r1, r6
 800fc86:	e7e1      	b.n	800fc4c <_reclaim_reent+0x1c>
 800fc88:	6961      	ldr	r1, [r4, #20]
 800fc8a:	b111      	cbz	r1, 800fc92 <_reclaim_reent+0x62>
 800fc8c:	4620      	mov	r0, r4
 800fc8e:	f000 f8a5 	bl	800fddc <_free_r>
 800fc92:	69e1      	ldr	r1, [r4, #28]
 800fc94:	b111      	cbz	r1, 800fc9c <_reclaim_reent+0x6c>
 800fc96:	4620      	mov	r0, r4
 800fc98:	f000 f8a0 	bl	800fddc <_free_r>
 800fc9c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800fc9e:	b111      	cbz	r1, 800fca6 <_reclaim_reent+0x76>
 800fca0:	4620      	mov	r0, r4
 800fca2:	f000 f89b 	bl	800fddc <_free_r>
 800fca6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fca8:	b111      	cbz	r1, 800fcb0 <_reclaim_reent+0x80>
 800fcaa:	4620      	mov	r0, r4
 800fcac:	f000 f896 	bl	800fddc <_free_r>
 800fcb0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800fcb2:	b111      	cbz	r1, 800fcba <_reclaim_reent+0x8a>
 800fcb4:	4620      	mov	r0, r4
 800fcb6:	f000 f891 	bl	800fddc <_free_r>
 800fcba:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800fcbc:	b111      	cbz	r1, 800fcc4 <_reclaim_reent+0x94>
 800fcbe:	4620      	mov	r0, r4
 800fcc0:	f000 f88c 	bl	800fddc <_free_r>
 800fcc4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800fcc6:	b111      	cbz	r1, 800fcce <_reclaim_reent+0x9e>
 800fcc8:	4620      	mov	r0, r4
 800fcca:	f000 f887 	bl	800fddc <_free_r>
 800fcce:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800fcd0:	b111      	cbz	r1, 800fcd8 <_reclaim_reent+0xa8>
 800fcd2:	4620      	mov	r0, r4
 800fcd4:	f000 f882 	bl	800fddc <_free_r>
 800fcd8:	6a23      	ldr	r3, [r4, #32]
 800fcda:	b11b      	cbz	r3, 800fce4 <_reclaim_reent+0xb4>
 800fcdc:	4620      	mov	r0, r4
 800fcde:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fce2:	4718      	bx	r3
 800fce4:	bd70      	pop	{r4, r5, r6, pc}
 800fce6:	bf00      	nop
 800fce8:	20000028 	.word	0x20000028

0800fcec <_lseek_r>:
 800fcec:	b538      	push	{r3, r4, r5, lr}
 800fcee:	4d07      	ldr	r5, [pc, #28]	@ (800fd0c <_lseek_r+0x20>)
 800fcf0:	4604      	mov	r4, r0
 800fcf2:	4608      	mov	r0, r1
 800fcf4:	4611      	mov	r1, r2
 800fcf6:	2200      	movs	r2, #0
 800fcf8:	602a      	str	r2, [r5, #0]
 800fcfa:	461a      	mov	r2, r3
 800fcfc:	f7f2 f851 	bl	8001da2 <_lseek>
 800fd00:	1c43      	adds	r3, r0, #1
 800fd02:	d102      	bne.n	800fd0a <_lseek_r+0x1e>
 800fd04:	682b      	ldr	r3, [r5, #0]
 800fd06:	b103      	cbz	r3, 800fd0a <_lseek_r+0x1e>
 800fd08:	6023      	str	r3, [r4, #0]
 800fd0a:	bd38      	pop	{r3, r4, r5, pc}
 800fd0c:	20006104 	.word	0x20006104

0800fd10 <_read_r>:
 800fd10:	b538      	push	{r3, r4, r5, lr}
 800fd12:	4d07      	ldr	r5, [pc, #28]	@ (800fd30 <_read_r+0x20>)
 800fd14:	4604      	mov	r4, r0
 800fd16:	4608      	mov	r0, r1
 800fd18:	4611      	mov	r1, r2
 800fd1a:	2200      	movs	r2, #0
 800fd1c:	602a      	str	r2, [r5, #0]
 800fd1e:	461a      	mov	r2, r3
 800fd20:	f7f1 fffb 	bl	8001d1a <_read>
 800fd24:	1c43      	adds	r3, r0, #1
 800fd26:	d102      	bne.n	800fd2e <_read_r+0x1e>
 800fd28:	682b      	ldr	r3, [r5, #0]
 800fd2a:	b103      	cbz	r3, 800fd2e <_read_r+0x1e>
 800fd2c:	6023      	str	r3, [r4, #0]
 800fd2e:	bd38      	pop	{r3, r4, r5, pc}
 800fd30:	20006104 	.word	0x20006104

0800fd34 <_write_r>:
 800fd34:	b538      	push	{r3, r4, r5, lr}
 800fd36:	4d07      	ldr	r5, [pc, #28]	@ (800fd54 <_write_r+0x20>)
 800fd38:	4604      	mov	r4, r0
 800fd3a:	4608      	mov	r0, r1
 800fd3c:	4611      	mov	r1, r2
 800fd3e:	2200      	movs	r2, #0
 800fd40:	602a      	str	r2, [r5, #0]
 800fd42:	461a      	mov	r2, r3
 800fd44:	f7f1 f906 	bl	8000f54 <_write>
 800fd48:	1c43      	adds	r3, r0, #1
 800fd4a:	d102      	bne.n	800fd52 <_write_r+0x1e>
 800fd4c:	682b      	ldr	r3, [r5, #0]
 800fd4e:	b103      	cbz	r3, 800fd52 <_write_r+0x1e>
 800fd50:	6023      	str	r3, [r4, #0]
 800fd52:	bd38      	pop	{r3, r4, r5, pc}
 800fd54:	20006104 	.word	0x20006104

0800fd58 <__errno>:
 800fd58:	4b01      	ldr	r3, [pc, #4]	@ (800fd60 <__errno+0x8>)
 800fd5a:	6818      	ldr	r0, [r3, #0]
 800fd5c:	4770      	bx	lr
 800fd5e:	bf00      	nop
 800fd60:	20000028 	.word	0x20000028

0800fd64 <__libc_init_array>:
 800fd64:	b570      	push	{r4, r5, r6, lr}
 800fd66:	4d0d      	ldr	r5, [pc, #52]	@ (800fd9c <__libc_init_array+0x38>)
 800fd68:	4c0d      	ldr	r4, [pc, #52]	@ (800fda0 <__libc_init_array+0x3c>)
 800fd6a:	1b64      	subs	r4, r4, r5
 800fd6c:	10a4      	asrs	r4, r4, #2
 800fd6e:	2600      	movs	r6, #0
 800fd70:	42a6      	cmp	r6, r4
 800fd72:	d109      	bne.n	800fd88 <__libc_init_array+0x24>
 800fd74:	4d0b      	ldr	r5, [pc, #44]	@ (800fda4 <__libc_init_array+0x40>)
 800fd76:	4c0c      	ldr	r4, [pc, #48]	@ (800fda8 <__libc_init_array+0x44>)
 800fd78:	f000 ff10 	bl	8010b9c <_init>
 800fd7c:	1b64      	subs	r4, r4, r5
 800fd7e:	10a4      	asrs	r4, r4, #2
 800fd80:	2600      	movs	r6, #0
 800fd82:	42a6      	cmp	r6, r4
 800fd84:	d105      	bne.n	800fd92 <__libc_init_array+0x2e>
 800fd86:	bd70      	pop	{r4, r5, r6, pc}
 800fd88:	f855 3b04 	ldr.w	r3, [r5], #4
 800fd8c:	4798      	blx	r3
 800fd8e:	3601      	adds	r6, #1
 800fd90:	e7ee      	b.n	800fd70 <__libc_init_array+0xc>
 800fd92:	f855 3b04 	ldr.w	r3, [r5], #4
 800fd96:	4798      	blx	r3
 800fd98:	3601      	adds	r6, #1
 800fd9a:	e7f2      	b.n	800fd82 <__libc_init_array+0x1e>
 800fd9c:	080126c8 	.word	0x080126c8
 800fda0:	080126c8 	.word	0x080126c8
 800fda4:	080126c8 	.word	0x080126c8
 800fda8:	080126cc 	.word	0x080126cc

0800fdac <__retarget_lock_init_recursive>:
 800fdac:	4770      	bx	lr

0800fdae <__retarget_lock_acquire_recursive>:
 800fdae:	4770      	bx	lr

0800fdb0 <__retarget_lock_release_recursive>:
 800fdb0:	4770      	bx	lr

0800fdb2 <memcpy>:
 800fdb2:	440a      	add	r2, r1
 800fdb4:	4291      	cmp	r1, r2
 800fdb6:	f100 33ff 	add.w	r3, r0, #4294967295
 800fdba:	d100      	bne.n	800fdbe <memcpy+0xc>
 800fdbc:	4770      	bx	lr
 800fdbe:	b510      	push	{r4, lr}
 800fdc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fdc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fdc8:	4291      	cmp	r1, r2
 800fdca:	d1f9      	bne.n	800fdc0 <memcpy+0xe>
 800fdcc:	bd10      	pop	{r4, pc}

0800fdce <abort>:
 800fdce:	b508      	push	{r3, lr}
 800fdd0:	2006      	movs	r0, #6
 800fdd2:	f000 fe5f 	bl	8010a94 <raise>
 800fdd6:	2001      	movs	r0, #1
 800fdd8:	f7f1 ff94 	bl	8001d04 <_exit>

0800fddc <_free_r>:
 800fddc:	b538      	push	{r3, r4, r5, lr}
 800fdde:	4605      	mov	r5, r0
 800fde0:	2900      	cmp	r1, #0
 800fde2:	d041      	beq.n	800fe68 <_free_r+0x8c>
 800fde4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fde8:	1f0c      	subs	r4, r1, #4
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	bfb8      	it	lt
 800fdee:	18e4      	addlt	r4, r4, r3
 800fdf0:	f000 f8e8 	bl	800ffc4 <__malloc_lock>
 800fdf4:	4a1d      	ldr	r2, [pc, #116]	@ (800fe6c <_free_r+0x90>)
 800fdf6:	6813      	ldr	r3, [r2, #0]
 800fdf8:	b933      	cbnz	r3, 800fe08 <_free_r+0x2c>
 800fdfa:	6063      	str	r3, [r4, #4]
 800fdfc:	6014      	str	r4, [r2, #0]
 800fdfe:	4628      	mov	r0, r5
 800fe00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fe04:	f000 b8e4 	b.w	800ffd0 <__malloc_unlock>
 800fe08:	42a3      	cmp	r3, r4
 800fe0a:	d908      	bls.n	800fe1e <_free_r+0x42>
 800fe0c:	6820      	ldr	r0, [r4, #0]
 800fe0e:	1821      	adds	r1, r4, r0
 800fe10:	428b      	cmp	r3, r1
 800fe12:	bf01      	itttt	eq
 800fe14:	6819      	ldreq	r1, [r3, #0]
 800fe16:	685b      	ldreq	r3, [r3, #4]
 800fe18:	1809      	addeq	r1, r1, r0
 800fe1a:	6021      	streq	r1, [r4, #0]
 800fe1c:	e7ed      	b.n	800fdfa <_free_r+0x1e>
 800fe1e:	461a      	mov	r2, r3
 800fe20:	685b      	ldr	r3, [r3, #4]
 800fe22:	b10b      	cbz	r3, 800fe28 <_free_r+0x4c>
 800fe24:	42a3      	cmp	r3, r4
 800fe26:	d9fa      	bls.n	800fe1e <_free_r+0x42>
 800fe28:	6811      	ldr	r1, [r2, #0]
 800fe2a:	1850      	adds	r0, r2, r1
 800fe2c:	42a0      	cmp	r0, r4
 800fe2e:	d10b      	bne.n	800fe48 <_free_r+0x6c>
 800fe30:	6820      	ldr	r0, [r4, #0]
 800fe32:	4401      	add	r1, r0
 800fe34:	1850      	adds	r0, r2, r1
 800fe36:	4283      	cmp	r3, r0
 800fe38:	6011      	str	r1, [r2, #0]
 800fe3a:	d1e0      	bne.n	800fdfe <_free_r+0x22>
 800fe3c:	6818      	ldr	r0, [r3, #0]
 800fe3e:	685b      	ldr	r3, [r3, #4]
 800fe40:	6053      	str	r3, [r2, #4]
 800fe42:	4408      	add	r0, r1
 800fe44:	6010      	str	r0, [r2, #0]
 800fe46:	e7da      	b.n	800fdfe <_free_r+0x22>
 800fe48:	d902      	bls.n	800fe50 <_free_r+0x74>
 800fe4a:	230c      	movs	r3, #12
 800fe4c:	602b      	str	r3, [r5, #0]
 800fe4e:	e7d6      	b.n	800fdfe <_free_r+0x22>
 800fe50:	6820      	ldr	r0, [r4, #0]
 800fe52:	1821      	adds	r1, r4, r0
 800fe54:	428b      	cmp	r3, r1
 800fe56:	bf04      	itt	eq
 800fe58:	6819      	ldreq	r1, [r3, #0]
 800fe5a:	685b      	ldreq	r3, [r3, #4]
 800fe5c:	6063      	str	r3, [r4, #4]
 800fe5e:	bf04      	itt	eq
 800fe60:	1809      	addeq	r1, r1, r0
 800fe62:	6021      	streq	r1, [r4, #0]
 800fe64:	6054      	str	r4, [r2, #4]
 800fe66:	e7ca      	b.n	800fdfe <_free_r+0x22>
 800fe68:	bd38      	pop	{r3, r4, r5, pc}
 800fe6a:	bf00      	nop
 800fe6c:	20006110 	.word	0x20006110

0800fe70 <malloc>:
 800fe70:	4b02      	ldr	r3, [pc, #8]	@ (800fe7c <malloc+0xc>)
 800fe72:	4601      	mov	r1, r0
 800fe74:	6818      	ldr	r0, [r3, #0]
 800fe76:	f000 b825 	b.w	800fec4 <_malloc_r>
 800fe7a:	bf00      	nop
 800fe7c:	20000028 	.word	0x20000028

0800fe80 <sbrk_aligned>:
 800fe80:	b570      	push	{r4, r5, r6, lr}
 800fe82:	4e0f      	ldr	r6, [pc, #60]	@ (800fec0 <sbrk_aligned+0x40>)
 800fe84:	460c      	mov	r4, r1
 800fe86:	6831      	ldr	r1, [r6, #0]
 800fe88:	4605      	mov	r5, r0
 800fe8a:	b911      	cbnz	r1, 800fe92 <sbrk_aligned+0x12>
 800fe8c:	f000 fe40 	bl	8010b10 <_sbrk_r>
 800fe90:	6030      	str	r0, [r6, #0]
 800fe92:	4621      	mov	r1, r4
 800fe94:	4628      	mov	r0, r5
 800fe96:	f000 fe3b 	bl	8010b10 <_sbrk_r>
 800fe9a:	1c43      	adds	r3, r0, #1
 800fe9c:	d103      	bne.n	800fea6 <sbrk_aligned+0x26>
 800fe9e:	f04f 34ff 	mov.w	r4, #4294967295
 800fea2:	4620      	mov	r0, r4
 800fea4:	bd70      	pop	{r4, r5, r6, pc}
 800fea6:	1cc4      	adds	r4, r0, #3
 800fea8:	f024 0403 	bic.w	r4, r4, #3
 800feac:	42a0      	cmp	r0, r4
 800feae:	d0f8      	beq.n	800fea2 <sbrk_aligned+0x22>
 800feb0:	1a21      	subs	r1, r4, r0
 800feb2:	4628      	mov	r0, r5
 800feb4:	f000 fe2c 	bl	8010b10 <_sbrk_r>
 800feb8:	3001      	adds	r0, #1
 800feba:	d1f2      	bne.n	800fea2 <sbrk_aligned+0x22>
 800febc:	e7ef      	b.n	800fe9e <sbrk_aligned+0x1e>
 800febe:	bf00      	nop
 800fec0:	2000610c 	.word	0x2000610c

0800fec4 <_malloc_r>:
 800fec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fec8:	1ccd      	adds	r5, r1, #3
 800feca:	f025 0503 	bic.w	r5, r5, #3
 800fece:	3508      	adds	r5, #8
 800fed0:	2d0c      	cmp	r5, #12
 800fed2:	bf38      	it	cc
 800fed4:	250c      	movcc	r5, #12
 800fed6:	2d00      	cmp	r5, #0
 800fed8:	4606      	mov	r6, r0
 800feda:	db01      	blt.n	800fee0 <_malloc_r+0x1c>
 800fedc:	42a9      	cmp	r1, r5
 800fede:	d904      	bls.n	800feea <_malloc_r+0x26>
 800fee0:	230c      	movs	r3, #12
 800fee2:	6033      	str	r3, [r6, #0]
 800fee4:	2000      	movs	r0, #0
 800fee6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800feea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ffc0 <_malloc_r+0xfc>
 800feee:	f000 f869 	bl	800ffc4 <__malloc_lock>
 800fef2:	f8d8 3000 	ldr.w	r3, [r8]
 800fef6:	461c      	mov	r4, r3
 800fef8:	bb44      	cbnz	r4, 800ff4c <_malloc_r+0x88>
 800fefa:	4629      	mov	r1, r5
 800fefc:	4630      	mov	r0, r6
 800fefe:	f7ff ffbf 	bl	800fe80 <sbrk_aligned>
 800ff02:	1c43      	adds	r3, r0, #1
 800ff04:	4604      	mov	r4, r0
 800ff06:	d158      	bne.n	800ffba <_malloc_r+0xf6>
 800ff08:	f8d8 4000 	ldr.w	r4, [r8]
 800ff0c:	4627      	mov	r7, r4
 800ff0e:	2f00      	cmp	r7, #0
 800ff10:	d143      	bne.n	800ff9a <_malloc_r+0xd6>
 800ff12:	2c00      	cmp	r4, #0
 800ff14:	d04b      	beq.n	800ffae <_malloc_r+0xea>
 800ff16:	6823      	ldr	r3, [r4, #0]
 800ff18:	4639      	mov	r1, r7
 800ff1a:	4630      	mov	r0, r6
 800ff1c:	eb04 0903 	add.w	r9, r4, r3
 800ff20:	f000 fdf6 	bl	8010b10 <_sbrk_r>
 800ff24:	4581      	cmp	r9, r0
 800ff26:	d142      	bne.n	800ffae <_malloc_r+0xea>
 800ff28:	6821      	ldr	r1, [r4, #0]
 800ff2a:	1a6d      	subs	r5, r5, r1
 800ff2c:	4629      	mov	r1, r5
 800ff2e:	4630      	mov	r0, r6
 800ff30:	f7ff ffa6 	bl	800fe80 <sbrk_aligned>
 800ff34:	3001      	adds	r0, #1
 800ff36:	d03a      	beq.n	800ffae <_malloc_r+0xea>
 800ff38:	6823      	ldr	r3, [r4, #0]
 800ff3a:	442b      	add	r3, r5
 800ff3c:	6023      	str	r3, [r4, #0]
 800ff3e:	f8d8 3000 	ldr.w	r3, [r8]
 800ff42:	685a      	ldr	r2, [r3, #4]
 800ff44:	bb62      	cbnz	r2, 800ffa0 <_malloc_r+0xdc>
 800ff46:	f8c8 7000 	str.w	r7, [r8]
 800ff4a:	e00f      	b.n	800ff6c <_malloc_r+0xa8>
 800ff4c:	6822      	ldr	r2, [r4, #0]
 800ff4e:	1b52      	subs	r2, r2, r5
 800ff50:	d420      	bmi.n	800ff94 <_malloc_r+0xd0>
 800ff52:	2a0b      	cmp	r2, #11
 800ff54:	d917      	bls.n	800ff86 <_malloc_r+0xc2>
 800ff56:	1961      	adds	r1, r4, r5
 800ff58:	42a3      	cmp	r3, r4
 800ff5a:	6025      	str	r5, [r4, #0]
 800ff5c:	bf18      	it	ne
 800ff5e:	6059      	strne	r1, [r3, #4]
 800ff60:	6863      	ldr	r3, [r4, #4]
 800ff62:	bf08      	it	eq
 800ff64:	f8c8 1000 	streq.w	r1, [r8]
 800ff68:	5162      	str	r2, [r4, r5]
 800ff6a:	604b      	str	r3, [r1, #4]
 800ff6c:	4630      	mov	r0, r6
 800ff6e:	f000 f82f 	bl	800ffd0 <__malloc_unlock>
 800ff72:	f104 000b 	add.w	r0, r4, #11
 800ff76:	1d23      	adds	r3, r4, #4
 800ff78:	f020 0007 	bic.w	r0, r0, #7
 800ff7c:	1ac2      	subs	r2, r0, r3
 800ff7e:	bf1c      	itt	ne
 800ff80:	1a1b      	subne	r3, r3, r0
 800ff82:	50a3      	strne	r3, [r4, r2]
 800ff84:	e7af      	b.n	800fee6 <_malloc_r+0x22>
 800ff86:	6862      	ldr	r2, [r4, #4]
 800ff88:	42a3      	cmp	r3, r4
 800ff8a:	bf0c      	ite	eq
 800ff8c:	f8c8 2000 	streq.w	r2, [r8]
 800ff90:	605a      	strne	r2, [r3, #4]
 800ff92:	e7eb      	b.n	800ff6c <_malloc_r+0xa8>
 800ff94:	4623      	mov	r3, r4
 800ff96:	6864      	ldr	r4, [r4, #4]
 800ff98:	e7ae      	b.n	800fef8 <_malloc_r+0x34>
 800ff9a:	463c      	mov	r4, r7
 800ff9c:	687f      	ldr	r7, [r7, #4]
 800ff9e:	e7b6      	b.n	800ff0e <_malloc_r+0x4a>
 800ffa0:	461a      	mov	r2, r3
 800ffa2:	685b      	ldr	r3, [r3, #4]
 800ffa4:	42a3      	cmp	r3, r4
 800ffa6:	d1fb      	bne.n	800ffa0 <_malloc_r+0xdc>
 800ffa8:	2300      	movs	r3, #0
 800ffaa:	6053      	str	r3, [r2, #4]
 800ffac:	e7de      	b.n	800ff6c <_malloc_r+0xa8>
 800ffae:	230c      	movs	r3, #12
 800ffb0:	6033      	str	r3, [r6, #0]
 800ffb2:	4630      	mov	r0, r6
 800ffb4:	f000 f80c 	bl	800ffd0 <__malloc_unlock>
 800ffb8:	e794      	b.n	800fee4 <_malloc_r+0x20>
 800ffba:	6005      	str	r5, [r0, #0]
 800ffbc:	e7d6      	b.n	800ff6c <_malloc_r+0xa8>
 800ffbe:	bf00      	nop
 800ffc0:	20006110 	.word	0x20006110

0800ffc4 <__malloc_lock>:
 800ffc4:	4801      	ldr	r0, [pc, #4]	@ (800ffcc <__malloc_lock+0x8>)
 800ffc6:	f7ff bef2 	b.w	800fdae <__retarget_lock_acquire_recursive>
 800ffca:	bf00      	nop
 800ffcc:	20006108 	.word	0x20006108

0800ffd0 <__malloc_unlock>:
 800ffd0:	4801      	ldr	r0, [pc, #4]	@ (800ffd8 <__malloc_unlock+0x8>)
 800ffd2:	f7ff beed 	b.w	800fdb0 <__retarget_lock_release_recursive>
 800ffd6:	bf00      	nop
 800ffd8:	20006108 	.word	0x20006108

0800ffdc <__ssputs_r>:
 800ffdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ffe0:	688e      	ldr	r6, [r1, #8]
 800ffe2:	461f      	mov	r7, r3
 800ffe4:	42be      	cmp	r6, r7
 800ffe6:	680b      	ldr	r3, [r1, #0]
 800ffe8:	4682      	mov	sl, r0
 800ffea:	460c      	mov	r4, r1
 800ffec:	4690      	mov	r8, r2
 800ffee:	d82d      	bhi.n	801004c <__ssputs_r+0x70>
 800fff0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fff4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fff8:	d026      	beq.n	8010048 <__ssputs_r+0x6c>
 800fffa:	6965      	ldr	r5, [r4, #20]
 800fffc:	6909      	ldr	r1, [r1, #16]
 800fffe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010002:	eba3 0901 	sub.w	r9, r3, r1
 8010006:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801000a:	1c7b      	adds	r3, r7, #1
 801000c:	444b      	add	r3, r9
 801000e:	106d      	asrs	r5, r5, #1
 8010010:	429d      	cmp	r5, r3
 8010012:	bf38      	it	cc
 8010014:	461d      	movcc	r5, r3
 8010016:	0553      	lsls	r3, r2, #21
 8010018:	d527      	bpl.n	801006a <__ssputs_r+0x8e>
 801001a:	4629      	mov	r1, r5
 801001c:	f7ff ff52 	bl	800fec4 <_malloc_r>
 8010020:	4606      	mov	r6, r0
 8010022:	b360      	cbz	r0, 801007e <__ssputs_r+0xa2>
 8010024:	6921      	ldr	r1, [r4, #16]
 8010026:	464a      	mov	r2, r9
 8010028:	f7ff fec3 	bl	800fdb2 <memcpy>
 801002c:	89a3      	ldrh	r3, [r4, #12]
 801002e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010032:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010036:	81a3      	strh	r3, [r4, #12]
 8010038:	6126      	str	r6, [r4, #16]
 801003a:	6165      	str	r5, [r4, #20]
 801003c:	444e      	add	r6, r9
 801003e:	eba5 0509 	sub.w	r5, r5, r9
 8010042:	6026      	str	r6, [r4, #0]
 8010044:	60a5      	str	r5, [r4, #8]
 8010046:	463e      	mov	r6, r7
 8010048:	42be      	cmp	r6, r7
 801004a:	d900      	bls.n	801004e <__ssputs_r+0x72>
 801004c:	463e      	mov	r6, r7
 801004e:	6820      	ldr	r0, [r4, #0]
 8010050:	4632      	mov	r2, r6
 8010052:	4641      	mov	r1, r8
 8010054:	f7ff fd34 	bl	800fac0 <memmove>
 8010058:	68a3      	ldr	r3, [r4, #8]
 801005a:	1b9b      	subs	r3, r3, r6
 801005c:	60a3      	str	r3, [r4, #8]
 801005e:	6823      	ldr	r3, [r4, #0]
 8010060:	4433      	add	r3, r6
 8010062:	6023      	str	r3, [r4, #0]
 8010064:	2000      	movs	r0, #0
 8010066:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801006a:	462a      	mov	r2, r5
 801006c:	f000 fd60 	bl	8010b30 <_realloc_r>
 8010070:	4606      	mov	r6, r0
 8010072:	2800      	cmp	r0, #0
 8010074:	d1e0      	bne.n	8010038 <__ssputs_r+0x5c>
 8010076:	6921      	ldr	r1, [r4, #16]
 8010078:	4650      	mov	r0, sl
 801007a:	f7ff feaf 	bl	800fddc <_free_r>
 801007e:	230c      	movs	r3, #12
 8010080:	f8ca 3000 	str.w	r3, [sl]
 8010084:	89a3      	ldrh	r3, [r4, #12]
 8010086:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801008a:	81a3      	strh	r3, [r4, #12]
 801008c:	f04f 30ff 	mov.w	r0, #4294967295
 8010090:	e7e9      	b.n	8010066 <__ssputs_r+0x8a>
	...

08010094 <_svfiprintf_r>:
 8010094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010098:	4698      	mov	r8, r3
 801009a:	898b      	ldrh	r3, [r1, #12]
 801009c:	061b      	lsls	r3, r3, #24
 801009e:	b09d      	sub	sp, #116	@ 0x74
 80100a0:	4607      	mov	r7, r0
 80100a2:	460d      	mov	r5, r1
 80100a4:	4614      	mov	r4, r2
 80100a6:	d510      	bpl.n	80100ca <_svfiprintf_r+0x36>
 80100a8:	690b      	ldr	r3, [r1, #16]
 80100aa:	b973      	cbnz	r3, 80100ca <_svfiprintf_r+0x36>
 80100ac:	2140      	movs	r1, #64	@ 0x40
 80100ae:	f7ff ff09 	bl	800fec4 <_malloc_r>
 80100b2:	6028      	str	r0, [r5, #0]
 80100b4:	6128      	str	r0, [r5, #16]
 80100b6:	b930      	cbnz	r0, 80100c6 <_svfiprintf_r+0x32>
 80100b8:	230c      	movs	r3, #12
 80100ba:	603b      	str	r3, [r7, #0]
 80100bc:	f04f 30ff 	mov.w	r0, #4294967295
 80100c0:	b01d      	add	sp, #116	@ 0x74
 80100c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100c6:	2340      	movs	r3, #64	@ 0x40
 80100c8:	616b      	str	r3, [r5, #20]
 80100ca:	2300      	movs	r3, #0
 80100cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80100ce:	2320      	movs	r3, #32
 80100d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80100d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80100d8:	2330      	movs	r3, #48	@ 0x30
 80100da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010278 <_svfiprintf_r+0x1e4>
 80100de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80100e2:	f04f 0901 	mov.w	r9, #1
 80100e6:	4623      	mov	r3, r4
 80100e8:	469a      	mov	sl, r3
 80100ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80100ee:	b10a      	cbz	r2, 80100f4 <_svfiprintf_r+0x60>
 80100f0:	2a25      	cmp	r2, #37	@ 0x25
 80100f2:	d1f9      	bne.n	80100e8 <_svfiprintf_r+0x54>
 80100f4:	ebba 0b04 	subs.w	fp, sl, r4
 80100f8:	d00b      	beq.n	8010112 <_svfiprintf_r+0x7e>
 80100fa:	465b      	mov	r3, fp
 80100fc:	4622      	mov	r2, r4
 80100fe:	4629      	mov	r1, r5
 8010100:	4638      	mov	r0, r7
 8010102:	f7ff ff6b 	bl	800ffdc <__ssputs_r>
 8010106:	3001      	adds	r0, #1
 8010108:	f000 80a7 	beq.w	801025a <_svfiprintf_r+0x1c6>
 801010c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801010e:	445a      	add	r2, fp
 8010110:	9209      	str	r2, [sp, #36]	@ 0x24
 8010112:	f89a 3000 	ldrb.w	r3, [sl]
 8010116:	2b00      	cmp	r3, #0
 8010118:	f000 809f 	beq.w	801025a <_svfiprintf_r+0x1c6>
 801011c:	2300      	movs	r3, #0
 801011e:	f04f 32ff 	mov.w	r2, #4294967295
 8010122:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010126:	f10a 0a01 	add.w	sl, sl, #1
 801012a:	9304      	str	r3, [sp, #16]
 801012c:	9307      	str	r3, [sp, #28]
 801012e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010132:	931a      	str	r3, [sp, #104]	@ 0x68
 8010134:	4654      	mov	r4, sl
 8010136:	2205      	movs	r2, #5
 8010138:	f814 1b01 	ldrb.w	r1, [r4], #1
 801013c:	484e      	ldr	r0, [pc, #312]	@ (8010278 <_svfiprintf_r+0x1e4>)
 801013e:	f7f0 f84f 	bl	80001e0 <memchr>
 8010142:	9a04      	ldr	r2, [sp, #16]
 8010144:	b9d8      	cbnz	r0, 801017e <_svfiprintf_r+0xea>
 8010146:	06d0      	lsls	r0, r2, #27
 8010148:	bf44      	itt	mi
 801014a:	2320      	movmi	r3, #32
 801014c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010150:	0711      	lsls	r1, r2, #28
 8010152:	bf44      	itt	mi
 8010154:	232b      	movmi	r3, #43	@ 0x2b
 8010156:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801015a:	f89a 3000 	ldrb.w	r3, [sl]
 801015e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010160:	d015      	beq.n	801018e <_svfiprintf_r+0xfa>
 8010162:	9a07      	ldr	r2, [sp, #28]
 8010164:	4654      	mov	r4, sl
 8010166:	2000      	movs	r0, #0
 8010168:	f04f 0c0a 	mov.w	ip, #10
 801016c:	4621      	mov	r1, r4
 801016e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010172:	3b30      	subs	r3, #48	@ 0x30
 8010174:	2b09      	cmp	r3, #9
 8010176:	d94b      	bls.n	8010210 <_svfiprintf_r+0x17c>
 8010178:	b1b0      	cbz	r0, 80101a8 <_svfiprintf_r+0x114>
 801017a:	9207      	str	r2, [sp, #28]
 801017c:	e014      	b.n	80101a8 <_svfiprintf_r+0x114>
 801017e:	eba0 0308 	sub.w	r3, r0, r8
 8010182:	fa09 f303 	lsl.w	r3, r9, r3
 8010186:	4313      	orrs	r3, r2
 8010188:	9304      	str	r3, [sp, #16]
 801018a:	46a2      	mov	sl, r4
 801018c:	e7d2      	b.n	8010134 <_svfiprintf_r+0xa0>
 801018e:	9b03      	ldr	r3, [sp, #12]
 8010190:	1d19      	adds	r1, r3, #4
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	9103      	str	r1, [sp, #12]
 8010196:	2b00      	cmp	r3, #0
 8010198:	bfbb      	ittet	lt
 801019a:	425b      	neglt	r3, r3
 801019c:	f042 0202 	orrlt.w	r2, r2, #2
 80101a0:	9307      	strge	r3, [sp, #28]
 80101a2:	9307      	strlt	r3, [sp, #28]
 80101a4:	bfb8      	it	lt
 80101a6:	9204      	strlt	r2, [sp, #16]
 80101a8:	7823      	ldrb	r3, [r4, #0]
 80101aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80101ac:	d10a      	bne.n	80101c4 <_svfiprintf_r+0x130>
 80101ae:	7863      	ldrb	r3, [r4, #1]
 80101b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80101b2:	d132      	bne.n	801021a <_svfiprintf_r+0x186>
 80101b4:	9b03      	ldr	r3, [sp, #12]
 80101b6:	1d1a      	adds	r2, r3, #4
 80101b8:	681b      	ldr	r3, [r3, #0]
 80101ba:	9203      	str	r2, [sp, #12]
 80101bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80101c0:	3402      	adds	r4, #2
 80101c2:	9305      	str	r3, [sp, #20]
 80101c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010288 <_svfiprintf_r+0x1f4>
 80101c8:	7821      	ldrb	r1, [r4, #0]
 80101ca:	2203      	movs	r2, #3
 80101cc:	4650      	mov	r0, sl
 80101ce:	f7f0 f807 	bl	80001e0 <memchr>
 80101d2:	b138      	cbz	r0, 80101e4 <_svfiprintf_r+0x150>
 80101d4:	9b04      	ldr	r3, [sp, #16]
 80101d6:	eba0 000a 	sub.w	r0, r0, sl
 80101da:	2240      	movs	r2, #64	@ 0x40
 80101dc:	4082      	lsls	r2, r0
 80101de:	4313      	orrs	r3, r2
 80101e0:	3401      	adds	r4, #1
 80101e2:	9304      	str	r3, [sp, #16]
 80101e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80101e8:	4824      	ldr	r0, [pc, #144]	@ (801027c <_svfiprintf_r+0x1e8>)
 80101ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80101ee:	2206      	movs	r2, #6
 80101f0:	f7ef fff6 	bl	80001e0 <memchr>
 80101f4:	2800      	cmp	r0, #0
 80101f6:	d036      	beq.n	8010266 <_svfiprintf_r+0x1d2>
 80101f8:	4b21      	ldr	r3, [pc, #132]	@ (8010280 <_svfiprintf_r+0x1ec>)
 80101fa:	bb1b      	cbnz	r3, 8010244 <_svfiprintf_r+0x1b0>
 80101fc:	9b03      	ldr	r3, [sp, #12]
 80101fe:	3307      	adds	r3, #7
 8010200:	f023 0307 	bic.w	r3, r3, #7
 8010204:	3308      	adds	r3, #8
 8010206:	9303      	str	r3, [sp, #12]
 8010208:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801020a:	4433      	add	r3, r6
 801020c:	9309      	str	r3, [sp, #36]	@ 0x24
 801020e:	e76a      	b.n	80100e6 <_svfiprintf_r+0x52>
 8010210:	fb0c 3202 	mla	r2, ip, r2, r3
 8010214:	460c      	mov	r4, r1
 8010216:	2001      	movs	r0, #1
 8010218:	e7a8      	b.n	801016c <_svfiprintf_r+0xd8>
 801021a:	2300      	movs	r3, #0
 801021c:	3401      	adds	r4, #1
 801021e:	9305      	str	r3, [sp, #20]
 8010220:	4619      	mov	r1, r3
 8010222:	f04f 0c0a 	mov.w	ip, #10
 8010226:	4620      	mov	r0, r4
 8010228:	f810 2b01 	ldrb.w	r2, [r0], #1
 801022c:	3a30      	subs	r2, #48	@ 0x30
 801022e:	2a09      	cmp	r2, #9
 8010230:	d903      	bls.n	801023a <_svfiprintf_r+0x1a6>
 8010232:	2b00      	cmp	r3, #0
 8010234:	d0c6      	beq.n	80101c4 <_svfiprintf_r+0x130>
 8010236:	9105      	str	r1, [sp, #20]
 8010238:	e7c4      	b.n	80101c4 <_svfiprintf_r+0x130>
 801023a:	fb0c 2101 	mla	r1, ip, r1, r2
 801023e:	4604      	mov	r4, r0
 8010240:	2301      	movs	r3, #1
 8010242:	e7f0      	b.n	8010226 <_svfiprintf_r+0x192>
 8010244:	ab03      	add	r3, sp, #12
 8010246:	9300      	str	r3, [sp, #0]
 8010248:	462a      	mov	r2, r5
 801024a:	4b0e      	ldr	r3, [pc, #56]	@ (8010284 <_svfiprintf_r+0x1f0>)
 801024c:	a904      	add	r1, sp, #16
 801024e:	4638      	mov	r0, r7
 8010250:	f3af 8000 	nop.w
 8010254:	1c42      	adds	r2, r0, #1
 8010256:	4606      	mov	r6, r0
 8010258:	d1d6      	bne.n	8010208 <_svfiprintf_r+0x174>
 801025a:	89ab      	ldrh	r3, [r5, #12]
 801025c:	065b      	lsls	r3, r3, #25
 801025e:	f53f af2d 	bmi.w	80100bc <_svfiprintf_r+0x28>
 8010262:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010264:	e72c      	b.n	80100c0 <_svfiprintf_r+0x2c>
 8010266:	ab03      	add	r3, sp, #12
 8010268:	9300      	str	r3, [sp, #0]
 801026a:	462a      	mov	r2, r5
 801026c:	4b05      	ldr	r3, [pc, #20]	@ (8010284 <_svfiprintf_r+0x1f0>)
 801026e:	a904      	add	r1, sp, #16
 8010270:	4638      	mov	r0, r7
 8010272:	f000 f9bb 	bl	80105ec <_printf_i>
 8010276:	e7ed      	b.n	8010254 <_svfiprintf_r+0x1c0>
 8010278:	0801268c 	.word	0x0801268c
 801027c:	08012696 	.word	0x08012696
 8010280:	00000000 	.word	0x00000000
 8010284:	0800ffdd 	.word	0x0800ffdd
 8010288:	08012692 	.word	0x08012692

0801028c <__sfputc_r>:
 801028c:	6893      	ldr	r3, [r2, #8]
 801028e:	3b01      	subs	r3, #1
 8010290:	2b00      	cmp	r3, #0
 8010292:	b410      	push	{r4}
 8010294:	6093      	str	r3, [r2, #8]
 8010296:	da08      	bge.n	80102aa <__sfputc_r+0x1e>
 8010298:	6994      	ldr	r4, [r2, #24]
 801029a:	42a3      	cmp	r3, r4
 801029c:	db01      	blt.n	80102a2 <__sfputc_r+0x16>
 801029e:	290a      	cmp	r1, #10
 80102a0:	d103      	bne.n	80102aa <__sfputc_r+0x1e>
 80102a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80102a6:	f7ff bb66 	b.w	800f976 <__swbuf_r>
 80102aa:	6813      	ldr	r3, [r2, #0]
 80102ac:	1c58      	adds	r0, r3, #1
 80102ae:	6010      	str	r0, [r2, #0]
 80102b0:	7019      	strb	r1, [r3, #0]
 80102b2:	4608      	mov	r0, r1
 80102b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80102b8:	4770      	bx	lr

080102ba <__sfputs_r>:
 80102ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102bc:	4606      	mov	r6, r0
 80102be:	460f      	mov	r7, r1
 80102c0:	4614      	mov	r4, r2
 80102c2:	18d5      	adds	r5, r2, r3
 80102c4:	42ac      	cmp	r4, r5
 80102c6:	d101      	bne.n	80102cc <__sfputs_r+0x12>
 80102c8:	2000      	movs	r0, #0
 80102ca:	e007      	b.n	80102dc <__sfputs_r+0x22>
 80102cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80102d0:	463a      	mov	r2, r7
 80102d2:	4630      	mov	r0, r6
 80102d4:	f7ff ffda 	bl	801028c <__sfputc_r>
 80102d8:	1c43      	adds	r3, r0, #1
 80102da:	d1f3      	bne.n	80102c4 <__sfputs_r+0xa>
 80102dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080102e0 <_vfiprintf_r>:
 80102e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102e4:	460d      	mov	r5, r1
 80102e6:	b09d      	sub	sp, #116	@ 0x74
 80102e8:	4614      	mov	r4, r2
 80102ea:	4698      	mov	r8, r3
 80102ec:	4606      	mov	r6, r0
 80102ee:	b118      	cbz	r0, 80102f8 <_vfiprintf_r+0x18>
 80102f0:	6a03      	ldr	r3, [r0, #32]
 80102f2:	b90b      	cbnz	r3, 80102f8 <_vfiprintf_r+0x18>
 80102f4:	f7ff fa22 	bl	800f73c <__sinit>
 80102f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80102fa:	07d9      	lsls	r1, r3, #31
 80102fc:	d405      	bmi.n	801030a <_vfiprintf_r+0x2a>
 80102fe:	89ab      	ldrh	r3, [r5, #12]
 8010300:	059a      	lsls	r2, r3, #22
 8010302:	d402      	bmi.n	801030a <_vfiprintf_r+0x2a>
 8010304:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010306:	f7ff fd52 	bl	800fdae <__retarget_lock_acquire_recursive>
 801030a:	89ab      	ldrh	r3, [r5, #12]
 801030c:	071b      	lsls	r3, r3, #28
 801030e:	d501      	bpl.n	8010314 <_vfiprintf_r+0x34>
 8010310:	692b      	ldr	r3, [r5, #16]
 8010312:	b99b      	cbnz	r3, 801033c <_vfiprintf_r+0x5c>
 8010314:	4629      	mov	r1, r5
 8010316:	4630      	mov	r0, r6
 8010318:	f7ff fb6c 	bl	800f9f4 <__swsetup_r>
 801031c:	b170      	cbz	r0, 801033c <_vfiprintf_r+0x5c>
 801031e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010320:	07dc      	lsls	r4, r3, #31
 8010322:	d504      	bpl.n	801032e <_vfiprintf_r+0x4e>
 8010324:	f04f 30ff 	mov.w	r0, #4294967295
 8010328:	b01d      	add	sp, #116	@ 0x74
 801032a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801032e:	89ab      	ldrh	r3, [r5, #12]
 8010330:	0598      	lsls	r0, r3, #22
 8010332:	d4f7      	bmi.n	8010324 <_vfiprintf_r+0x44>
 8010334:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010336:	f7ff fd3b 	bl	800fdb0 <__retarget_lock_release_recursive>
 801033a:	e7f3      	b.n	8010324 <_vfiprintf_r+0x44>
 801033c:	2300      	movs	r3, #0
 801033e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010340:	2320      	movs	r3, #32
 8010342:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010346:	f8cd 800c 	str.w	r8, [sp, #12]
 801034a:	2330      	movs	r3, #48	@ 0x30
 801034c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80104fc <_vfiprintf_r+0x21c>
 8010350:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010354:	f04f 0901 	mov.w	r9, #1
 8010358:	4623      	mov	r3, r4
 801035a:	469a      	mov	sl, r3
 801035c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010360:	b10a      	cbz	r2, 8010366 <_vfiprintf_r+0x86>
 8010362:	2a25      	cmp	r2, #37	@ 0x25
 8010364:	d1f9      	bne.n	801035a <_vfiprintf_r+0x7a>
 8010366:	ebba 0b04 	subs.w	fp, sl, r4
 801036a:	d00b      	beq.n	8010384 <_vfiprintf_r+0xa4>
 801036c:	465b      	mov	r3, fp
 801036e:	4622      	mov	r2, r4
 8010370:	4629      	mov	r1, r5
 8010372:	4630      	mov	r0, r6
 8010374:	f7ff ffa1 	bl	80102ba <__sfputs_r>
 8010378:	3001      	adds	r0, #1
 801037a:	f000 80a7 	beq.w	80104cc <_vfiprintf_r+0x1ec>
 801037e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010380:	445a      	add	r2, fp
 8010382:	9209      	str	r2, [sp, #36]	@ 0x24
 8010384:	f89a 3000 	ldrb.w	r3, [sl]
 8010388:	2b00      	cmp	r3, #0
 801038a:	f000 809f 	beq.w	80104cc <_vfiprintf_r+0x1ec>
 801038e:	2300      	movs	r3, #0
 8010390:	f04f 32ff 	mov.w	r2, #4294967295
 8010394:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010398:	f10a 0a01 	add.w	sl, sl, #1
 801039c:	9304      	str	r3, [sp, #16]
 801039e:	9307      	str	r3, [sp, #28]
 80103a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80103a4:	931a      	str	r3, [sp, #104]	@ 0x68
 80103a6:	4654      	mov	r4, sl
 80103a8:	2205      	movs	r2, #5
 80103aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80103ae:	4853      	ldr	r0, [pc, #332]	@ (80104fc <_vfiprintf_r+0x21c>)
 80103b0:	f7ef ff16 	bl	80001e0 <memchr>
 80103b4:	9a04      	ldr	r2, [sp, #16]
 80103b6:	b9d8      	cbnz	r0, 80103f0 <_vfiprintf_r+0x110>
 80103b8:	06d1      	lsls	r1, r2, #27
 80103ba:	bf44      	itt	mi
 80103bc:	2320      	movmi	r3, #32
 80103be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80103c2:	0713      	lsls	r3, r2, #28
 80103c4:	bf44      	itt	mi
 80103c6:	232b      	movmi	r3, #43	@ 0x2b
 80103c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80103cc:	f89a 3000 	ldrb.w	r3, [sl]
 80103d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80103d2:	d015      	beq.n	8010400 <_vfiprintf_r+0x120>
 80103d4:	9a07      	ldr	r2, [sp, #28]
 80103d6:	4654      	mov	r4, sl
 80103d8:	2000      	movs	r0, #0
 80103da:	f04f 0c0a 	mov.w	ip, #10
 80103de:	4621      	mov	r1, r4
 80103e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80103e4:	3b30      	subs	r3, #48	@ 0x30
 80103e6:	2b09      	cmp	r3, #9
 80103e8:	d94b      	bls.n	8010482 <_vfiprintf_r+0x1a2>
 80103ea:	b1b0      	cbz	r0, 801041a <_vfiprintf_r+0x13a>
 80103ec:	9207      	str	r2, [sp, #28]
 80103ee:	e014      	b.n	801041a <_vfiprintf_r+0x13a>
 80103f0:	eba0 0308 	sub.w	r3, r0, r8
 80103f4:	fa09 f303 	lsl.w	r3, r9, r3
 80103f8:	4313      	orrs	r3, r2
 80103fa:	9304      	str	r3, [sp, #16]
 80103fc:	46a2      	mov	sl, r4
 80103fe:	e7d2      	b.n	80103a6 <_vfiprintf_r+0xc6>
 8010400:	9b03      	ldr	r3, [sp, #12]
 8010402:	1d19      	adds	r1, r3, #4
 8010404:	681b      	ldr	r3, [r3, #0]
 8010406:	9103      	str	r1, [sp, #12]
 8010408:	2b00      	cmp	r3, #0
 801040a:	bfbb      	ittet	lt
 801040c:	425b      	neglt	r3, r3
 801040e:	f042 0202 	orrlt.w	r2, r2, #2
 8010412:	9307      	strge	r3, [sp, #28]
 8010414:	9307      	strlt	r3, [sp, #28]
 8010416:	bfb8      	it	lt
 8010418:	9204      	strlt	r2, [sp, #16]
 801041a:	7823      	ldrb	r3, [r4, #0]
 801041c:	2b2e      	cmp	r3, #46	@ 0x2e
 801041e:	d10a      	bne.n	8010436 <_vfiprintf_r+0x156>
 8010420:	7863      	ldrb	r3, [r4, #1]
 8010422:	2b2a      	cmp	r3, #42	@ 0x2a
 8010424:	d132      	bne.n	801048c <_vfiprintf_r+0x1ac>
 8010426:	9b03      	ldr	r3, [sp, #12]
 8010428:	1d1a      	adds	r2, r3, #4
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	9203      	str	r2, [sp, #12]
 801042e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010432:	3402      	adds	r4, #2
 8010434:	9305      	str	r3, [sp, #20]
 8010436:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801050c <_vfiprintf_r+0x22c>
 801043a:	7821      	ldrb	r1, [r4, #0]
 801043c:	2203      	movs	r2, #3
 801043e:	4650      	mov	r0, sl
 8010440:	f7ef fece 	bl	80001e0 <memchr>
 8010444:	b138      	cbz	r0, 8010456 <_vfiprintf_r+0x176>
 8010446:	9b04      	ldr	r3, [sp, #16]
 8010448:	eba0 000a 	sub.w	r0, r0, sl
 801044c:	2240      	movs	r2, #64	@ 0x40
 801044e:	4082      	lsls	r2, r0
 8010450:	4313      	orrs	r3, r2
 8010452:	3401      	adds	r4, #1
 8010454:	9304      	str	r3, [sp, #16]
 8010456:	f814 1b01 	ldrb.w	r1, [r4], #1
 801045a:	4829      	ldr	r0, [pc, #164]	@ (8010500 <_vfiprintf_r+0x220>)
 801045c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010460:	2206      	movs	r2, #6
 8010462:	f7ef febd 	bl	80001e0 <memchr>
 8010466:	2800      	cmp	r0, #0
 8010468:	d03f      	beq.n	80104ea <_vfiprintf_r+0x20a>
 801046a:	4b26      	ldr	r3, [pc, #152]	@ (8010504 <_vfiprintf_r+0x224>)
 801046c:	bb1b      	cbnz	r3, 80104b6 <_vfiprintf_r+0x1d6>
 801046e:	9b03      	ldr	r3, [sp, #12]
 8010470:	3307      	adds	r3, #7
 8010472:	f023 0307 	bic.w	r3, r3, #7
 8010476:	3308      	adds	r3, #8
 8010478:	9303      	str	r3, [sp, #12]
 801047a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801047c:	443b      	add	r3, r7
 801047e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010480:	e76a      	b.n	8010358 <_vfiprintf_r+0x78>
 8010482:	fb0c 3202 	mla	r2, ip, r2, r3
 8010486:	460c      	mov	r4, r1
 8010488:	2001      	movs	r0, #1
 801048a:	e7a8      	b.n	80103de <_vfiprintf_r+0xfe>
 801048c:	2300      	movs	r3, #0
 801048e:	3401      	adds	r4, #1
 8010490:	9305      	str	r3, [sp, #20]
 8010492:	4619      	mov	r1, r3
 8010494:	f04f 0c0a 	mov.w	ip, #10
 8010498:	4620      	mov	r0, r4
 801049a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801049e:	3a30      	subs	r2, #48	@ 0x30
 80104a0:	2a09      	cmp	r2, #9
 80104a2:	d903      	bls.n	80104ac <_vfiprintf_r+0x1cc>
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d0c6      	beq.n	8010436 <_vfiprintf_r+0x156>
 80104a8:	9105      	str	r1, [sp, #20]
 80104aa:	e7c4      	b.n	8010436 <_vfiprintf_r+0x156>
 80104ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80104b0:	4604      	mov	r4, r0
 80104b2:	2301      	movs	r3, #1
 80104b4:	e7f0      	b.n	8010498 <_vfiprintf_r+0x1b8>
 80104b6:	ab03      	add	r3, sp, #12
 80104b8:	9300      	str	r3, [sp, #0]
 80104ba:	462a      	mov	r2, r5
 80104bc:	4b12      	ldr	r3, [pc, #72]	@ (8010508 <_vfiprintf_r+0x228>)
 80104be:	a904      	add	r1, sp, #16
 80104c0:	4630      	mov	r0, r6
 80104c2:	f3af 8000 	nop.w
 80104c6:	4607      	mov	r7, r0
 80104c8:	1c78      	adds	r0, r7, #1
 80104ca:	d1d6      	bne.n	801047a <_vfiprintf_r+0x19a>
 80104cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80104ce:	07d9      	lsls	r1, r3, #31
 80104d0:	d405      	bmi.n	80104de <_vfiprintf_r+0x1fe>
 80104d2:	89ab      	ldrh	r3, [r5, #12]
 80104d4:	059a      	lsls	r2, r3, #22
 80104d6:	d402      	bmi.n	80104de <_vfiprintf_r+0x1fe>
 80104d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80104da:	f7ff fc69 	bl	800fdb0 <__retarget_lock_release_recursive>
 80104de:	89ab      	ldrh	r3, [r5, #12]
 80104e0:	065b      	lsls	r3, r3, #25
 80104e2:	f53f af1f 	bmi.w	8010324 <_vfiprintf_r+0x44>
 80104e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80104e8:	e71e      	b.n	8010328 <_vfiprintf_r+0x48>
 80104ea:	ab03      	add	r3, sp, #12
 80104ec:	9300      	str	r3, [sp, #0]
 80104ee:	462a      	mov	r2, r5
 80104f0:	4b05      	ldr	r3, [pc, #20]	@ (8010508 <_vfiprintf_r+0x228>)
 80104f2:	a904      	add	r1, sp, #16
 80104f4:	4630      	mov	r0, r6
 80104f6:	f000 f879 	bl	80105ec <_printf_i>
 80104fa:	e7e4      	b.n	80104c6 <_vfiprintf_r+0x1e6>
 80104fc:	0801268c 	.word	0x0801268c
 8010500:	08012696 	.word	0x08012696
 8010504:	00000000 	.word	0x00000000
 8010508:	080102bb 	.word	0x080102bb
 801050c:	08012692 	.word	0x08012692

08010510 <_printf_common>:
 8010510:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010514:	4616      	mov	r6, r2
 8010516:	4698      	mov	r8, r3
 8010518:	688a      	ldr	r2, [r1, #8]
 801051a:	690b      	ldr	r3, [r1, #16]
 801051c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010520:	4293      	cmp	r3, r2
 8010522:	bfb8      	it	lt
 8010524:	4613      	movlt	r3, r2
 8010526:	6033      	str	r3, [r6, #0]
 8010528:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801052c:	4607      	mov	r7, r0
 801052e:	460c      	mov	r4, r1
 8010530:	b10a      	cbz	r2, 8010536 <_printf_common+0x26>
 8010532:	3301      	adds	r3, #1
 8010534:	6033      	str	r3, [r6, #0]
 8010536:	6823      	ldr	r3, [r4, #0]
 8010538:	0699      	lsls	r1, r3, #26
 801053a:	bf42      	ittt	mi
 801053c:	6833      	ldrmi	r3, [r6, #0]
 801053e:	3302      	addmi	r3, #2
 8010540:	6033      	strmi	r3, [r6, #0]
 8010542:	6825      	ldr	r5, [r4, #0]
 8010544:	f015 0506 	ands.w	r5, r5, #6
 8010548:	d106      	bne.n	8010558 <_printf_common+0x48>
 801054a:	f104 0a19 	add.w	sl, r4, #25
 801054e:	68e3      	ldr	r3, [r4, #12]
 8010550:	6832      	ldr	r2, [r6, #0]
 8010552:	1a9b      	subs	r3, r3, r2
 8010554:	42ab      	cmp	r3, r5
 8010556:	dc26      	bgt.n	80105a6 <_printf_common+0x96>
 8010558:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801055c:	6822      	ldr	r2, [r4, #0]
 801055e:	3b00      	subs	r3, #0
 8010560:	bf18      	it	ne
 8010562:	2301      	movne	r3, #1
 8010564:	0692      	lsls	r2, r2, #26
 8010566:	d42b      	bmi.n	80105c0 <_printf_common+0xb0>
 8010568:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801056c:	4641      	mov	r1, r8
 801056e:	4638      	mov	r0, r7
 8010570:	47c8      	blx	r9
 8010572:	3001      	adds	r0, #1
 8010574:	d01e      	beq.n	80105b4 <_printf_common+0xa4>
 8010576:	6823      	ldr	r3, [r4, #0]
 8010578:	6922      	ldr	r2, [r4, #16]
 801057a:	f003 0306 	and.w	r3, r3, #6
 801057e:	2b04      	cmp	r3, #4
 8010580:	bf02      	ittt	eq
 8010582:	68e5      	ldreq	r5, [r4, #12]
 8010584:	6833      	ldreq	r3, [r6, #0]
 8010586:	1aed      	subeq	r5, r5, r3
 8010588:	68a3      	ldr	r3, [r4, #8]
 801058a:	bf0c      	ite	eq
 801058c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010590:	2500      	movne	r5, #0
 8010592:	4293      	cmp	r3, r2
 8010594:	bfc4      	itt	gt
 8010596:	1a9b      	subgt	r3, r3, r2
 8010598:	18ed      	addgt	r5, r5, r3
 801059a:	2600      	movs	r6, #0
 801059c:	341a      	adds	r4, #26
 801059e:	42b5      	cmp	r5, r6
 80105a0:	d11a      	bne.n	80105d8 <_printf_common+0xc8>
 80105a2:	2000      	movs	r0, #0
 80105a4:	e008      	b.n	80105b8 <_printf_common+0xa8>
 80105a6:	2301      	movs	r3, #1
 80105a8:	4652      	mov	r2, sl
 80105aa:	4641      	mov	r1, r8
 80105ac:	4638      	mov	r0, r7
 80105ae:	47c8      	blx	r9
 80105b0:	3001      	adds	r0, #1
 80105b2:	d103      	bne.n	80105bc <_printf_common+0xac>
 80105b4:	f04f 30ff 	mov.w	r0, #4294967295
 80105b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80105bc:	3501      	adds	r5, #1
 80105be:	e7c6      	b.n	801054e <_printf_common+0x3e>
 80105c0:	18e1      	adds	r1, r4, r3
 80105c2:	1c5a      	adds	r2, r3, #1
 80105c4:	2030      	movs	r0, #48	@ 0x30
 80105c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80105ca:	4422      	add	r2, r4
 80105cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80105d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80105d4:	3302      	adds	r3, #2
 80105d6:	e7c7      	b.n	8010568 <_printf_common+0x58>
 80105d8:	2301      	movs	r3, #1
 80105da:	4622      	mov	r2, r4
 80105dc:	4641      	mov	r1, r8
 80105de:	4638      	mov	r0, r7
 80105e0:	47c8      	blx	r9
 80105e2:	3001      	adds	r0, #1
 80105e4:	d0e6      	beq.n	80105b4 <_printf_common+0xa4>
 80105e6:	3601      	adds	r6, #1
 80105e8:	e7d9      	b.n	801059e <_printf_common+0x8e>
	...

080105ec <_printf_i>:
 80105ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80105f0:	7e0f      	ldrb	r7, [r1, #24]
 80105f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80105f4:	2f78      	cmp	r7, #120	@ 0x78
 80105f6:	4691      	mov	r9, r2
 80105f8:	4680      	mov	r8, r0
 80105fa:	460c      	mov	r4, r1
 80105fc:	469a      	mov	sl, r3
 80105fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010602:	d807      	bhi.n	8010614 <_printf_i+0x28>
 8010604:	2f62      	cmp	r7, #98	@ 0x62
 8010606:	d80a      	bhi.n	801061e <_printf_i+0x32>
 8010608:	2f00      	cmp	r7, #0
 801060a:	f000 80d1 	beq.w	80107b0 <_printf_i+0x1c4>
 801060e:	2f58      	cmp	r7, #88	@ 0x58
 8010610:	f000 80b8 	beq.w	8010784 <_printf_i+0x198>
 8010614:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010618:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801061c:	e03a      	b.n	8010694 <_printf_i+0xa8>
 801061e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010622:	2b15      	cmp	r3, #21
 8010624:	d8f6      	bhi.n	8010614 <_printf_i+0x28>
 8010626:	a101      	add	r1, pc, #4	@ (adr r1, 801062c <_printf_i+0x40>)
 8010628:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801062c:	08010685 	.word	0x08010685
 8010630:	08010699 	.word	0x08010699
 8010634:	08010615 	.word	0x08010615
 8010638:	08010615 	.word	0x08010615
 801063c:	08010615 	.word	0x08010615
 8010640:	08010615 	.word	0x08010615
 8010644:	08010699 	.word	0x08010699
 8010648:	08010615 	.word	0x08010615
 801064c:	08010615 	.word	0x08010615
 8010650:	08010615 	.word	0x08010615
 8010654:	08010615 	.word	0x08010615
 8010658:	08010797 	.word	0x08010797
 801065c:	080106c3 	.word	0x080106c3
 8010660:	08010751 	.word	0x08010751
 8010664:	08010615 	.word	0x08010615
 8010668:	08010615 	.word	0x08010615
 801066c:	080107b9 	.word	0x080107b9
 8010670:	08010615 	.word	0x08010615
 8010674:	080106c3 	.word	0x080106c3
 8010678:	08010615 	.word	0x08010615
 801067c:	08010615 	.word	0x08010615
 8010680:	08010759 	.word	0x08010759
 8010684:	6833      	ldr	r3, [r6, #0]
 8010686:	1d1a      	adds	r2, r3, #4
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	6032      	str	r2, [r6, #0]
 801068c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010690:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010694:	2301      	movs	r3, #1
 8010696:	e09c      	b.n	80107d2 <_printf_i+0x1e6>
 8010698:	6833      	ldr	r3, [r6, #0]
 801069a:	6820      	ldr	r0, [r4, #0]
 801069c:	1d19      	adds	r1, r3, #4
 801069e:	6031      	str	r1, [r6, #0]
 80106a0:	0606      	lsls	r6, r0, #24
 80106a2:	d501      	bpl.n	80106a8 <_printf_i+0xbc>
 80106a4:	681d      	ldr	r5, [r3, #0]
 80106a6:	e003      	b.n	80106b0 <_printf_i+0xc4>
 80106a8:	0645      	lsls	r5, r0, #25
 80106aa:	d5fb      	bpl.n	80106a4 <_printf_i+0xb8>
 80106ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80106b0:	2d00      	cmp	r5, #0
 80106b2:	da03      	bge.n	80106bc <_printf_i+0xd0>
 80106b4:	232d      	movs	r3, #45	@ 0x2d
 80106b6:	426d      	negs	r5, r5
 80106b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80106bc:	4858      	ldr	r0, [pc, #352]	@ (8010820 <_printf_i+0x234>)
 80106be:	230a      	movs	r3, #10
 80106c0:	e011      	b.n	80106e6 <_printf_i+0xfa>
 80106c2:	6821      	ldr	r1, [r4, #0]
 80106c4:	6833      	ldr	r3, [r6, #0]
 80106c6:	0608      	lsls	r0, r1, #24
 80106c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80106cc:	d402      	bmi.n	80106d4 <_printf_i+0xe8>
 80106ce:	0649      	lsls	r1, r1, #25
 80106d0:	bf48      	it	mi
 80106d2:	b2ad      	uxthmi	r5, r5
 80106d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80106d6:	4852      	ldr	r0, [pc, #328]	@ (8010820 <_printf_i+0x234>)
 80106d8:	6033      	str	r3, [r6, #0]
 80106da:	bf14      	ite	ne
 80106dc:	230a      	movne	r3, #10
 80106de:	2308      	moveq	r3, #8
 80106e0:	2100      	movs	r1, #0
 80106e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80106e6:	6866      	ldr	r6, [r4, #4]
 80106e8:	60a6      	str	r6, [r4, #8]
 80106ea:	2e00      	cmp	r6, #0
 80106ec:	db05      	blt.n	80106fa <_printf_i+0x10e>
 80106ee:	6821      	ldr	r1, [r4, #0]
 80106f0:	432e      	orrs	r6, r5
 80106f2:	f021 0104 	bic.w	r1, r1, #4
 80106f6:	6021      	str	r1, [r4, #0]
 80106f8:	d04b      	beq.n	8010792 <_printf_i+0x1a6>
 80106fa:	4616      	mov	r6, r2
 80106fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8010700:	fb03 5711 	mls	r7, r3, r1, r5
 8010704:	5dc7      	ldrb	r7, [r0, r7]
 8010706:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801070a:	462f      	mov	r7, r5
 801070c:	42bb      	cmp	r3, r7
 801070e:	460d      	mov	r5, r1
 8010710:	d9f4      	bls.n	80106fc <_printf_i+0x110>
 8010712:	2b08      	cmp	r3, #8
 8010714:	d10b      	bne.n	801072e <_printf_i+0x142>
 8010716:	6823      	ldr	r3, [r4, #0]
 8010718:	07df      	lsls	r7, r3, #31
 801071a:	d508      	bpl.n	801072e <_printf_i+0x142>
 801071c:	6923      	ldr	r3, [r4, #16]
 801071e:	6861      	ldr	r1, [r4, #4]
 8010720:	4299      	cmp	r1, r3
 8010722:	bfde      	ittt	le
 8010724:	2330      	movle	r3, #48	@ 0x30
 8010726:	f806 3c01 	strble.w	r3, [r6, #-1]
 801072a:	f106 36ff 	addle.w	r6, r6, #4294967295
 801072e:	1b92      	subs	r2, r2, r6
 8010730:	6122      	str	r2, [r4, #16]
 8010732:	f8cd a000 	str.w	sl, [sp]
 8010736:	464b      	mov	r3, r9
 8010738:	aa03      	add	r2, sp, #12
 801073a:	4621      	mov	r1, r4
 801073c:	4640      	mov	r0, r8
 801073e:	f7ff fee7 	bl	8010510 <_printf_common>
 8010742:	3001      	adds	r0, #1
 8010744:	d14a      	bne.n	80107dc <_printf_i+0x1f0>
 8010746:	f04f 30ff 	mov.w	r0, #4294967295
 801074a:	b004      	add	sp, #16
 801074c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010750:	6823      	ldr	r3, [r4, #0]
 8010752:	f043 0320 	orr.w	r3, r3, #32
 8010756:	6023      	str	r3, [r4, #0]
 8010758:	4832      	ldr	r0, [pc, #200]	@ (8010824 <_printf_i+0x238>)
 801075a:	2778      	movs	r7, #120	@ 0x78
 801075c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010760:	6823      	ldr	r3, [r4, #0]
 8010762:	6831      	ldr	r1, [r6, #0]
 8010764:	061f      	lsls	r7, r3, #24
 8010766:	f851 5b04 	ldr.w	r5, [r1], #4
 801076a:	d402      	bmi.n	8010772 <_printf_i+0x186>
 801076c:	065f      	lsls	r7, r3, #25
 801076e:	bf48      	it	mi
 8010770:	b2ad      	uxthmi	r5, r5
 8010772:	6031      	str	r1, [r6, #0]
 8010774:	07d9      	lsls	r1, r3, #31
 8010776:	bf44      	itt	mi
 8010778:	f043 0320 	orrmi.w	r3, r3, #32
 801077c:	6023      	strmi	r3, [r4, #0]
 801077e:	b11d      	cbz	r5, 8010788 <_printf_i+0x19c>
 8010780:	2310      	movs	r3, #16
 8010782:	e7ad      	b.n	80106e0 <_printf_i+0xf4>
 8010784:	4826      	ldr	r0, [pc, #152]	@ (8010820 <_printf_i+0x234>)
 8010786:	e7e9      	b.n	801075c <_printf_i+0x170>
 8010788:	6823      	ldr	r3, [r4, #0]
 801078a:	f023 0320 	bic.w	r3, r3, #32
 801078e:	6023      	str	r3, [r4, #0]
 8010790:	e7f6      	b.n	8010780 <_printf_i+0x194>
 8010792:	4616      	mov	r6, r2
 8010794:	e7bd      	b.n	8010712 <_printf_i+0x126>
 8010796:	6833      	ldr	r3, [r6, #0]
 8010798:	6825      	ldr	r5, [r4, #0]
 801079a:	6961      	ldr	r1, [r4, #20]
 801079c:	1d18      	adds	r0, r3, #4
 801079e:	6030      	str	r0, [r6, #0]
 80107a0:	062e      	lsls	r6, r5, #24
 80107a2:	681b      	ldr	r3, [r3, #0]
 80107a4:	d501      	bpl.n	80107aa <_printf_i+0x1be>
 80107a6:	6019      	str	r1, [r3, #0]
 80107a8:	e002      	b.n	80107b0 <_printf_i+0x1c4>
 80107aa:	0668      	lsls	r0, r5, #25
 80107ac:	d5fb      	bpl.n	80107a6 <_printf_i+0x1ba>
 80107ae:	8019      	strh	r1, [r3, #0]
 80107b0:	2300      	movs	r3, #0
 80107b2:	6123      	str	r3, [r4, #16]
 80107b4:	4616      	mov	r6, r2
 80107b6:	e7bc      	b.n	8010732 <_printf_i+0x146>
 80107b8:	6833      	ldr	r3, [r6, #0]
 80107ba:	1d1a      	adds	r2, r3, #4
 80107bc:	6032      	str	r2, [r6, #0]
 80107be:	681e      	ldr	r6, [r3, #0]
 80107c0:	6862      	ldr	r2, [r4, #4]
 80107c2:	2100      	movs	r1, #0
 80107c4:	4630      	mov	r0, r6
 80107c6:	f7ef fd0b 	bl	80001e0 <memchr>
 80107ca:	b108      	cbz	r0, 80107d0 <_printf_i+0x1e4>
 80107cc:	1b80      	subs	r0, r0, r6
 80107ce:	6060      	str	r0, [r4, #4]
 80107d0:	6863      	ldr	r3, [r4, #4]
 80107d2:	6123      	str	r3, [r4, #16]
 80107d4:	2300      	movs	r3, #0
 80107d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80107da:	e7aa      	b.n	8010732 <_printf_i+0x146>
 80107dc:	6923      	ldr	r3, [r4, #16]
 80107de:	4632      	mov	r2, r6
 80107e0:	4649      	mov	r1, r9
 80107e2:	4640      	mov	r0, r8
 80107e4:	47d0      	blx	sl
 80107e6:	3001      	adds	r0, #1
 80107e8:	d0ad      	beq.n	8010746 <_printf_i+0x15a>
 80107ea:	6823      	ldr	r3, [r4, #0]
 80107ec:	079b      	lsls	r3, r3, #30
 80107ee:	d413      	bmi.n	8010818 <_printf_i+0x22c>
 80107f0:	68e0      	ldr	r0, [r4, #12]
 80107f2:	9b03      	ldr	r3, [sp, #12]
 80107f4:	4298      	cmp	r0, r3
 80107f6:	bfb8      	it	lt
 80107f8:	4618      	movlt	r0, r3
 80107fa:	e7a6      	b.n	801074a <_printf_i+0x15e>
 80107fc:	2301      	movs	r3, #1
 80107fe:	4632      	mov	r2, r6
 8010800:	4649      	mov	r1, r9
 8010802:	4640      	mov	r0, r8
 8010804:	47d0      	blx	sl
 8010806:	3001      	adds	r0, #1
 8010808:	d09d      	beq.n	8010746 <_printf_i+0x15a>
 801080a:	3501      	adds	r5, #1
 801080c:	68e3      	ldr	r3, [r4, #12]
 801080e:	9903      	ldr	r1, [sp, #12]
 8010810:	1a5b      	subs	r3, r3, r1
 8010812:	42ab      	cmp	r3, r5
 8010814:	dcf2      	bgt.n	80107fc <_printf_i+0x210>
 8010816:	e7eb      	b.n	80107f0 <_printf_i+0x204>
 8010818:	2500      	movs	r5, #0
 801081a:	f104 0619 	add.w	r6, r4, #25
 801081e:	e7f5      	b.n	801080c <_printf_i+0x220>
 8010820:	0801269d 	.word	0x0801269d
 8010824:	080126ae 	.word	0x080126ae

08010828 <__sflush_r>:
 8010828:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801082c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010830:	0716      	lsls	r6, r2, #28
 8010832:	4605      	mov	r5, r0
 8010834:	460c      	mov	r4, r1
 8010836:	d454      	bmi.n	80108e2 <__sflush_r+0xba>
 8010838:	684b      	ldr	r3, [r1, #4]
 801083a:	2b00      	cmp	r3, #0
 801083c:	dc02      	bgt.n	8010844 <__sflush_r+0x1c>
 801083e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010840:	2b00      	cmp	r3, #0
 8010842:	dd48      	ble.n	80108d6 <__sflush_r+0xae>
 8010844:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010846:	2e00      	cmp	r6, #0
 8010848:	d045      	beq.n	80108d6 <__sflush_r+0xae>
 801084a:	2300      	movs	r3, #0
 801084c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010850:	682f      	ldr	r7, [r5, #0]
 8010852:	6a21      	ldr	r1, [r4, #32]
 8010854:	602b      	str	r3, [r5, #0]
 8010856:	d030      	beq.n	80108ba <__sflush_r+0x92>
 8010858:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801085a:	89a3      	ldrh	r3, [r4, #12]
 801085c:	0759      	lsls	r1, r3, #29
 801085e:	d505      	bpl.n	801086c <__sflush_r+0x44>
 8010860:	6863      	ldr	r3, [r4, #4]
 8010862:	1ad2      	subs	r2, r2, r3
 8010864:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010866:	b10b      	cbz	r3, 801086c <__sflush_r+0x44>
 8010868:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801086a:	1ad2      	subs	r2, r2, r3
 801086c:	2300      	movs	r3, #0
 801086e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010870:	6a21      	ldr	r1, [r4, #32]
 8010872:	4628      	mov	r0, r5
 8010874:	47b0      	blx	r6
 8010876:	1c43      	adds	r3, r0, #1
 8010878:	89a3      	ldrh	r3, [r4, #12]
 801087a:	d106      	bne.n	801088a <__sflush_r+0x62>
 801087c:	6829      	ldr	r1, [r5, #0]
 801087e:	291d      	cmp	r1, #29
 8010880:	d82b      	bhi.n	80108da <__sflush_r+0xb2>
 8010882:	4a2a      	ldr	r2, [pc, #168]	@ (801092c <__sflush_r+0x104>)
 8010884:	40ca      	lsrs	r2, r1
 8010886:	07d6      	lsls	r6, r2, #31
 8010888:	d527      	bpl.n	80108da <__sflush_r+0xb2>
 801088a:	2200      	movs	r2, #0
 801088c:	6062      	str	r2, [r4, #4]
 801088e:	04d9      	lsls	r1, r3, #19
 8010890:	6922      	ldr	r2, [r4, #16]
 8010892:	6022      	str	r2, [r4, #0]
 8010894:	d504      	bpl.n	80108a0 <__sflush_r+0x78>
 8010896:	1c42      	adds	r2, r0, #1
 8010898:	d101      	bne.n	801089e <__sflush_r+0x76>
 801089a:	682b      	ldr	r3, [r5, #0]
 801089c:	b903      	cbnz	r3, 80108a0 <__sflush_r+0x78>
 801089e:	6560      	str	r0, [r4, #84]	@ 0x54
 80108a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80108a2:	602f      	str	r7, [r5, #0]
 80108a4:	b1b9      	cbz	r1, 80108d6 <__sflush_r+0xae>
 80108a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80108aa:	4299      	cmp	r1, r3
 80108ac:	d002      	beq.n	80108b4 <__sflush_r+0x8c>
 80108ae:	4628      	mov	r0, r5
 80108b0:	f7ff fa94 	bl	800fddc <_free_r>
 80108b4:	2300      	movs	r3, #0
 80108b6:	6363      	str	r3, [r4, #52]	@ 0x34
 80108b8:	e00d      	b.n	80108d6 <__sflush_r+0xae>
 80108ba:	2301      	movs	r3, #1
 80108bc:	4628      	mov	r0, r5
 80108be:	47b0      	blx	r6
 80108c0:	4602      	mov	r2, r0
 80108c2:	1c50      	adds	r0, r2, #1
 80108c4:	d1c9      	bne.n	801085a <__sflush_r+0x32>
 80108c6:	682b      	ldr	r3, [r5, #0]
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d0c6      	beq.n	801085a <__sflush_r+0x32>
 80108cc:	2b1d      	cmp	r3, #29
 80108ce:	d001      	beq.n	80108d4 <__sflush_r+0xac>
 80108d0:	2b16      	cmp	r3, #22
 80108d2:	d11e      	bne.n	8010912 <__sflush_r+0xea>
 80108d4:	602f      	str	r7, [r5, #0]
 80108d6:	2000      	movs	r0, #0
 80108d8:	e022      	b.n	8010920 <__sflush_r+0xf8>
 80108da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80108de:	b21b      	sxth	r3, r3
 80108e0:	e01b      	b.n	801091a <__sflush_r+0xf2>
 80108e2:	690f      	ldr	r7, [r1, #16]
 80108e4:	2f00      	cmp	r7, #0
 80108e6:	d0f6      	beq.n	80108d6 <__sflush_r+0xae>
 80108e8:	0793      	lsls	r3, r2, #30
 80108ea:	680e      	ldr	r6, [r1, #0]
 80108ec:	bf08      	it	eq
 80108ee:	694b      	ldreq	r3, [r1, #20]
 80108f0:	600f      	str	r7, [r1, #0]
 80108f2:	bf18      	it	ne
 80108f4:	2300      	movne	r3, #0
 80108f6:	eba6 0807 	sub.w	r8, r6, r7
 80108fa:	608b      	str	r3, [r1, #8]
 80108fc:	f1b8 0f00 	cmp.w	r8, #0
 8010900:	dde9      	ble.n	80108d6 <__sflush_r+0xae>
 8010902:	6a21      	ldr	r1, [r4, #32]
 8010904:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010906:	4643      	mov	r3, r8
 8010908:	463a      	mov	r2, r7
 801090a:	4628      	mov	r0, r5
 801090c:	47b0      	blx	r6
 801090e:	2800      	cmp	r0, #0
 8010910:	dc08      	bgt.n	8010924 <__sflush_r+0xfc>
 8010912:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010916:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801091a:	81a3      	strh	r3, [r4, #12]
 801091c:	f04f 30ff 	mov.w	r0, #4294967295
 8010920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010924:	4407      	add	r7, r0
 8010926:	eba8 0800 	sub.w	r8, r8, r0
 801092a:	e7e7      	b.n	80108fc <__sflush_r+0xd4>
 801092c:	20400001 	.word	0x20400001

08010930 <_fflush_r>:
 8010930:	b538      	push	{r3, r4, r5, lr}
 8010932:	690b      	ldr	r3, [r1, #16]
 8010934:	4605      	mov	r5, r0
 8010936:	460c      	mov	r4, r1
 8010938:	b913      	cbnz	r3, 8010940 <_fflush_r+0x10>
 801093a:	2500      	movs	r5, #0
 801093c:	4628      	mov	r0, r5
 801093e:	bd38      	pop	{r3, r4, r5, pc}
 8010940:	b118      	cbz	r0, 801094a <_fflush_r+0x1a>
 8010942:	6a03      	ldr	r3, [r0, #32]
 8010944:	b90b      	cbnz	r3, 801094a <_fflush_r+0x1a>
 8010946:	f7fe fef9 	bl	800f73c <__sinit>
 801094a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801094e:	2b00      	cmp	r3, #0
 8010950:	d0f3      	beq.n	801093a <_fflush_r+0xa>
 8010952:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010954:	07d0      	lsls	r0, r2, #31
 8010956:	d404      	bmi.n	8010962 <_fflush_r+0x32>
 8010958:	0599      	lsls	r1, r3, #22
 801095a:	d402      	bmi.n	8010962 <_fflush_r+0x32>
 801095c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801095e:	f7ff fa26 	bl	800fdae <__retarget_lock_acquire_recursive>
 8010962:	4628      	mov	r0, r5
 8010964:	4621      	mov	r1, r4
 8010966:	f7ff ff5f 	bl	8010828 <__sflush_r>
 801096a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801096c:	07da      	lsls	r2, r3, #31
 801096e:	4605      	mov	r5, r0
 8010970:	d4e4      	bmi.n	801093c <_fflush_r+0xc>
 8010972:	89a3      	ldrh	r3, [r4, #12]
 8010974:	059b      	lsls	r3, r3, #22
 8010976:	d4e1      	bmi.n	801093c <_fflush_r+0xc>
 8010978:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801097a:	f7ff fa19 	bl	800fdb0 <__retarget_lock_release_recursive>
 801097e:	e7dd      	b.n	801093c <_fflush_r+0xc>

08010980 <__swhatbuf_r>:
 8010980:	b570      	push	{r4, r5, r6, lr}
 8010982:	460c      	mov	r4, r1
 8010984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010988:	2900      	cmp	r1, #0
 801098a:	b096      	sub	sp, #88	@ 0x58
 801098c:	4615      	mov	r5, r2
 801098e:	461e      	mov	r6, r3
 8010990:	da0d      	bge.n	80109ae <__swhatbuf_r+0x2e>
 8010992:	89a3      	ldrh	r3, [r4, #12]
 8010994:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010998:	f04f 0100 	mov.w	r1, #0
 801099c:	bf14      	ite	ne
 801099e:	2340      	movne	r3, #64	@ 0x40
 80109a0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80109a4:	2000      	movs	r0, #0
 80109a6:	6031      	str	r1, [r6, #0]
 80109a8:	602b      	str	r3, [r5, #0]
 80109aa:	b016      	add	sp, #88	@ 0x58
 80109ac:	bd70      	pop	{r4, r5, r6, pc}
 80109ae:	466a      	mov	r2, sp
 80109b0:	f000 f878 	bl	8010aa4 <_fstat_r>
 80109b4:	2800      	cmp	r0, #0
 80109b6:	dbec      	blt.n	8010992 <__swhatbuf_r+0x12>
 80109b8:	9901      	ldr	r1, [sp, #4]
 80109ba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80109be:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80109c2:	4259      	negs	r1, r3
 80109c4:	4159      	adcs	r1, r3
 80109c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80109ca:	e7eb      	b.n	80109a4 <__swhatbuf_r+0x24>

080109cc <__smakebuf_r>:
 80109cc:	898b      	ldrh	r3, [r1, #12]
 80109ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80109d0:	079d      	lsls	r5, r3, #30
 80109d2:	4606      	mov	r6, r0
 80109d4:	460c      	mov	r4, r1
 80109d6:	d507      	bpl.n	80109e8 <__smakebuf_r+0x1c>
 80109d8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80109dc:	6023      	str	r3, [r4, #0]
 80109de:	6123      	str	r3, [r4, #16]
 80109e0:	2301      	movs	r3, #1
 80109e2:	6163      	str	r3, [r4, #20]
 80109e4:	b003      	add	sp, #12
 80109e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80109e8:	ab01      	add	r3, sp, #4
 80109ea:	466a      	mov	r2, sp
 80109ec:	f7ff ffc8 	bl	8010980 <__swhatbuf_r>
 80109f0:	9f00      	ldr	r7, [sp, #0]
 80109f2:	4605      	mov	r5, r0
 80109f4:	4639      	mov	r1, r7
 80109f6:	4630      	mov	r0, r6
 80109f8:	f7ff fa64 	bl	800fec4 <_malloc_r>
 80109fc:	b948      	cbnz	r0, 8010a12 <__smakebuf_r+0x46>
 80109fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a02:	059a      	lsls	r2, r3, #22
 8010a04:	d4ee      	bmi.n	80109e4 <__smakebuf_r+0x18>
 8010a06:	f023 0303 	bic.w	r3, r3, #3
 8010a0a:	f043 0302 	orr.w	r3, r3, #2
 8010a0e:	81a3      	strh	r3, [r4, #12]
 8010a10:	e7e2      	b.n	80109d8 <__smakebuf_r+0xc>
 8010a12:	89a3      	ldrh	r3, [r4, #12]
 8010a14:	6020      	str	r0, [r4, #0]
 8010a16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010a1a:	81a3      	strh	r3, [r4, #12]
 8010a1c:	9b01      	ldr	r3, [sp, #4]
 8010a1e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010a22:	b15b      	cbz	r3, 8010a3c <__smakebuf_r+0x70>
 8010a24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010a28:	4630      	mov	r0, r6
 8010a2a:	f000 f84d 	bl	8010ac8 <_isatty_r>
 8010a2e:	b128      	cbz	r0, 8010a3c <__smakebuf_r+0x70>
 8010a30:	89a3      	ldrh	r3, [r4, #12]
 8010a32:	f023 0303 	bic.w	r3, r3, #3
 8010a36:	f043 0301 	orr.w	r3, r3, #1
 8010a3a:	81a3      	strh	r3, [r4, #12]
 8010a3c:	89a3      	ldrh	r3, [r4, #12]
 8010a3e:	431d      	orrs	r5, r3
 8010a40:	81a5      	strh	r5, [r4, #12]
 8010a42:	e7cf      	b.n	80109e4 <__smakebuf_r+0x18>

08010a44 <_raise_r>:
 8010a44:	291f      	cmp	r1, #31
 8010a46:	b538      	push	{r3, r4, r5, lr}
 8010a48:	4605      	mov	r5, r0
 8010a4a:	460c      	mov	r4, r1
 8010a4c:	d904      	bls.n	8010a58 <_raise_r+0x14>
 8010a4e:	2316      	movs	r3, #22
 8010a50:	6003      	str	r3, [r0, #0]
 8010a52:	f04f 30ff 	mov.w	r0, #4294967295
 8010a56:	bd38      	pop	{r3, r4, r5, pc}
 8010a58:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010a5a:	b112      	cbz	r2, 8010a62 <_raise_r+0x1e>
 8010a5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010a60:	b94b      	cbnz	r3, 8010a76 <_raise_r+0x32>
 8010a62:	4628      	mov	r0, r5
 8010a64:	f000 f852 	bl	8010b0c <_getpid_r>
 8010a68:	4622      	mov	r2, r4
 8010a6a:	4601      	mov	r1, r0
 8010a6c:	4628      	mov	r0, r5
 8010a6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010a72:	f000 b839 	b.w	8010ae8 <_kill_r>
 8010a76:	2b01      	cmp	r3, #1
 8010a78:	d00a      	beq.n	8010a90 <_raise_r+0x4c>
 8010a7a:	1c59      	adds	r1, r3, #1
 8010a7c:	d103      	bne.n	8010a86 <_raise_r+0x42>
 8010a7e:	2316      	movs	r3, #22
 8010a80:	6003      	str	r3, [r0, #0]
 8010a82:	2001      	movs	r0, #1
 8010a84:	e7e7      	b.n	8010a56 <_raise_r+0x12>
 8010a86:	2100      	movs	r1, #0
 8010a88:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010a8c:	4620      	mov	r0, r4
 8010a8e:	4798      	blx	r3
 8010a90:	2000      	movs	r0, #0
 8010a92:	e7e0      	b.n	8010a56 <_raise_r+0x12>

08010a94 <raise>:
 8010a94:	4b02      	ldr	r3, [pc, #8]	@ (8010aa0 <raise+0xc>)
 8010a96:	4601      	mov	r1, r0
 8010a98:	6818      	ldr	r0, [r3, #0]
 8010a9a:	f7ff bfd3 	b.w	8010a44 <_raise_r>
 8010a9e:	bf00      	nop
 8010aa0:	20000028 	.word	0x20000028

08010aa4 <_fstat_r>:
 8010aa4:	b538      	push	{r3, r4, r5, lr}
 8010aa6:	4d07      	ldr	r5, [pc, #28]	@ (8010ac4 <_fstat_r+0x20>)
 8010aa8:	2300      	movs	r3, #0
 8010aaa:	4604      	mov	r4, r0
 8010aac:	4608      	mov	r0, r1
 8010aae:	4611      	mov	r1, r2
 8010ab0:	602b      	str	r3, [r5, #0]
 8010ab2:	f7f1 f95b 	bl	8001d6c <_fstat>
 8010ab6:	1c43      	adds	r3, r0, #1
 8010ab8:	d102      	bne.n	8010ac0 <_fstat_r+0x1c>
 8010aba:	682b      	ldr	r3, [r5, #0]
 8010abc:	b103      	cbz	r3, 8010ac0 <_fstat_r+0x1c>
 8010abe:	6023      	str	r3, [r4, #0]
 8010ac0:	bd38      	pop	{r3, r4, r5, pc}
 8010ac2:	bf00      	nop
 8010ac4:	20006104 	.word	0x20006104

08010ac8 <_isatty_r>:
 8010ac8:	b538      	push	{r3, r4, r5, lr}
 8010aca:	4d06      	ldr	r5, [pc, #24]	@ (8010ae4 <_isatty_r+0x1c>)
 8010acc:	2300      	movs	r3, #0
 8010ace:	4604      	mov	r4, r0
 8010ad0:	4608      	mov	r0, r1
 8010ad2:	602b      	str	r3, [r5, #0]
 8010ad4:	f7f1 f95a 	bl	8001d8c <_isatty>
 8010ad8:	1c43      	adds	r3, r0, #1
 8010ada:	d102      	bne.n	8010ae2 <_isatty_r+0x1a>
 8010adc:	682b      	ldr	r3, [r5, #0]
 8010ade:	b103      	cbz	r3, 8010ae2 <_isatty_r+0x1a>
 8010ae0:	6023      	str	r3, [r4, #0]
 8010ae2:	bd38      	pop	{r3, r4, r5, pc}
 8010ae4:	20006104 	.word	0x20006104

08010ae8 <_kill_r>:
 8010ae8:	b538      	push	{r3, r4, r5, lr}
 8010aea:	4d07      	ldr	r5, [pc, #28]	@ (8010b08 <_kill_r+0x20>)
 8010aec:	2300      	movs	r3, #0
 8010aee:	4604      	mov	r4, r0
 8010af0:	4608      	mov	r0, r1
 8010af2:	4611      	mov	r1, r2
 8010af4:	602b      	str	r3, [r5, #0]
 8010af6:	f7f1 f8f5 	bl	8001ce4 <_kill>
 8010afa:	1c43      	adds	r3, r0, #1
 8010afc:	d102      	bne.n	8010b04 <_kill_r+0x1c>
 8010afe:	682b      	ldr	r3, [r5, #0]
 8010b00:	b103      	cbz	r3, 8010b04 <_kill_r+0x1c>
 8010b02:	6023      	str	r3, [r4, #0]
 8010b04:	bd38      	pop	{r3, r4, r5, pc}
 8010b06:	bf00      	nop
 8010b08:	20006104 	.word	0x20006104

08010b0c <_getpid_r>:
 8010b0c:	f7f1 b8e2 	b.w	8001cd4 <_getpid>

08010b10 <_sbrk_r>:
 8010b10:	b538      	push	{r3, r4, r5, lr}
 8010b12:	4d06      	ldr	r5, [pc, #24]	@ (8010b2c <_sbrk_r+0x1c>)
 8010b14:	2300      	movs	r3, #0
 8010b16:	4604      	mov	r4, r0
 8010b18:	4608      	mov	r0, r1
 8010b1a:	602b      	str	r3, [r5, #0]
 8010b1c:	f7f1 f94e 	bl	8001dbc <_sbrk>
 8010b20:	1c43      	adds	r3, r0, #1
 8010b22:	d102      	bne.n	8010b2a <_sbrk_r+0x1a>
 8010b24:	682b      	ldr	r3, [r5, #0]
 8010b26:	b103      	cbz	r3, 8010b2a <_sbrk_r+0x1a>
 8010b28:	6023      	str	r3, [r4, #0]
 8010b2a:	bd38      	pop	{r3, r4, r5, pc}
 8010b2c:	20006104 	.word	0x20006104

08010b30 <_realloc_r>:
 8010b30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b34:	4607      	mov	r7, r0
 8010b36:	4614      	mov	r4, r2
 8010b38:	460d      	mov	r5, r1
 8010b3a:	b921      	cbnz	r1, 8010b46 <_realloc_r+0x16>
 8010b3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010b40:	4611      	mov	r1, r2
 8010b42:	f7ff b9bf 	b.w	800fec4 <_malloc_r>
 8010b46:	b92a      	cbnz	r2, 8010b54 <_realloc_r+0x24>
 8010b48:	f7ff f948 	bl	800fddc <_free_r>
 8010b4c:	4625      	mov	r5, r4
 8010b4e:	4628      	mov	r0, r5
 8010b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b54:	f000 f81a 	bl	8010b8c <_malloc_usable_size_r>
 8010b58:	4284      	cmp	r4, r0
 8010b5a:	4606      	mov	r6, r0
 8010b5c:	d802      	bhi.n	8010b64 <_realloc_r+0x34>
 8010b5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010b62:	d8f4      	bhi.n	8010b4e <_realloc_r+0x1e>
 8010b64:	4621      	mov	r1, r4
 8010b66:	4638      	mov	r0, r7
 8010b68:	f7ff f9ac 	bl	800fec4 <_malloc_r>
 8010b6c:	4680      	mov	r8, r0
 8010b6e:	b908      	cbnz	r0, 8010b74 <_realloc_r+0x44>
 8010b70:	4645      	mov	r5, r8
 8010b72:	e7ec      	b.n	8010b4e <_realloc_r+0x1e>
 8010b74:	42b4      	cmp	r4, r6
 8010b76:	4622      	mov	r2, r4
 8010b78:	4629      	mov	r1, r5
 8010b7a:	bf28      	it	cs
 8010b7c:	4632      	movcs	r2, r6
 8010b7e:	f7ff f918 	bl	800fdb2 <memcpy>
 8010b82:	4629      	mov	r1, r5
 8010b84:	4638      	mov	r0, r7
 8010b86:	f7ff f929 	bl	800fddc <_free_r>
 8010b8a:	e7f1      	b.n	8010b70 <_realloc_r+0x40>

08010b8c <_malloc_usable_size_r>:
 8010b8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010b90:	1f18      	subs	r0, r3, #4
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	bfbc      	itt	lt
 8010b96:	580b      	ldrlt	r3, [r1, r0]
 8010b98:	18c0      	addlt	r0, r0, r3
 8010b9a:	4770      	bx	lr

08010b9c <_init>:
 8010b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b9e:	bf00      	nop
 8010ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010ba2:	bc08      	pop	{r3}
 8010ba4:	469e      	mov	lr, r3
 8010ba6:	4770      	bx	lr

08010ba8 <_fini>:
 8010ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010baa:	bf00      	nop
 8010bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010bae:	bc08      	pop	{r3}
 8010bb0:	469e      	mov	lr, r3
 8010bb2:	4770      	bx	lr
