<h3 id=x455><a href=PreExecution_IR.html#x455>x455</a> = ArgInNew(init=0)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:19:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x171<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x763>x763</a>, <a href=PreExecution_IR.html#x719>x719</a>, <a href=PreExecution_IR.html#x484>x484</a>, <a href=PreExecution_IR.html#x456>x456</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x455>x455</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x484>x484</a>, <a href=PreExecution_IR.html#x719>x719</a>, <a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x456>x456</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x456><a href=PreExecution_IR.html#x456>x456</a> = SetReg(mem=<a href=PreExecution_IR.html#x455>x455</a>,data=<a href=PreExecution_IR.html#x448>x448</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x172<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x455}, writes={x455})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x456>x456</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x456>x456</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x457><a href=PreExecution_IR.html#x457>x457</a> = RegRead(mem=<a href=PreExecution_IR.html#x455>x455</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x173<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x458>x458</a>, <a href=PreExecution_IR.html#x459>x459</a>, <a href=PreExecution_IR.html#x462>x462</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x455})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x457>x457</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x484><a href=PreExecution_IR.html#x484>x484</a> = RegRead(mem=<a href=PreExecution_IR.html#x455>x455</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x406, 0014: x173<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x485>x485</a>, <a href=PreExecution_IR.html#x493>x493</a>, <a href=PreExecution_IR.html#x495>x495</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x455})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x484>x484</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x484>x484</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x484>x484</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
</td>
<td>
<h3 id=x719><a href=PreExecution_IR.html#x719>x719</a> = RegRead(mem=<a href=PreExecution_IR.html#x455>x455</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x437, 0014: x173<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x720>x720</a>, <a href=PreExecution_IR.html#x728>x728</a>, <a href=PreExecution_IR.html#x730>x730</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x455})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x719>x719</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 246<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x763><a href=PreExecution_IR.html#x763>x763</a> = RegRead(mem=<a href=PreExecution_IR.html#x455>x455</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x444, 0014: x173<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x764>x764</a>, <a href=PreExecution_IR.html#x772>x772</a>, <a href=PreExecution_IR.html#x774>x774</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x455})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x763>x763</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 289<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x458><a href=PreExecution_IR.html#x458>x458</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x457>x457</a>],zero=0.0)</h3>
<text><strong>Name</strong>: inDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:30:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x9<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x471>x471</a>, <a href=PreExecution_IR.html#x489>x489</a>, <a href=PreExecution_IR.html#x491>x491</a>, <a href=PreExecution_IR.html#x496>x496</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x458>x458</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<h3 id=x459><a href=PreExecution_IR.html#x459>x459</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x457>x457</a>],zero=0.0)</h3>
<text><strong>Name</strong>: outDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:31:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x10<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x768>x768</a>, <a href=PreExecution_IR.html#x770>x770</a>, <a href=PreExecution_IR.html#x787>x787</a>, <a href=PreExecution_IR.html#x794>x794</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x459>x459</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<h3 id=x460><a href=PreExecution_IR.html#x460>x460</a> = DRAMHostNew(dims=[128],zero=0.0)</h3>
<text><strong>Name</strong>: xLutDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:34:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x11<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x463>x463</a>, <a href=PreExecution_IR.html#x519>x519</a>, <a href=PreExecution_IR.html#x521>x521</a>, <a href=PreExecution_IR.html#x524>x524</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x460>x460</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x461><a href=PreExecution_IR.html#x461>x461</a> = DRAMHostNew(dims=[128],zero=0.0)</h3>
<text><strong>Name</strong>: yLutDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:35:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x12<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x464>x464</a>, <a href=PreExecution_IR.html#x533>x533</a>, <a href=PreExecution_IR.html#x535>x535</a>, <a href=PreExecution_IR.html#x538>x538</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x461>x461</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x462><a href=PreExecution_IR.html#x462>x462</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x457>x457</a>],zero=0.0)</h3>
<text><strong>Name</strong>: rawLogOutDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:36:36<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x13<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x724>x724</a>, <a href=PreExecution_IR.html#x726>x726</a>, <a href=PreExecution_IR.html#x743>x743</a>, <a href=PreExecution_IR.html#x802>x802</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x462>x462</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<h3 id=x472><a href=PreExecution_IR.html#x472>x472</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: Accel_n<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:48:24<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x24<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x473>x473</a>, <a href=PreExecution_IR.html#x546>x546</a>, <a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x472>x472</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x546>x546</a>, <a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x473>x473</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x473><a href=PreExecution_IR.html#x473>x473</a> = SetReg(mem=<a href=PreExecution_IR.html#x472>x472</a>,data=<a href=PreExecution_IR.html#x448>x448</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x25<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x472}, writes={x472})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x473>x473</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x473>x473</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x546><a href=PreExecution_IR.html#x546>x546</a> = RegRead(mem=<a href=PreExecution_IR.html#x472>x472</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:82:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x408, 0014: x35<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x547>x547</a>, <a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x472})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x546>x546</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x546>x546</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x546>x546</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x546>x546</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x546>x546</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x748><a href=PreExecution_IR.html#x748>x748</a> = RegRead(mem=<a href=PreExecution_IR.html#x472>x472</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x441, 0014: x139<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x749>x749</a>, <a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x472})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x748>x748</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x748>x748</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x474><a href=PreExecution_IR.html#x474>x474</a> = ArgInNew(init=0.0)</h3>
<text><strong>Name</strong>: Accel_globalLogMax<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:52:35<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x26<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x475>x475</a>, <a href=PreExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x474>x474</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x475>x475</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x475><a href=PreExecution_IR.html#x475>x475</a> = SetReg(mem=<a href=PreExecution_IR.html#x474>x474</a>,data=<a href=PreExecution_IR.html#x452>x452</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:53:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x27<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x474}, writes={x474})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x475>x475</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x475>x475</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x752><a href=PreExecution_IR.html#x752>x752</a> = RegRead(mem=<a href=PreExecution_IR.html#x474>x474</a>)</h3>
<text><strong>Name</strong>: logMax<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:168:39<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x442, 0014: x130<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x754>x754</a>, <a href=PreExecution_IR.html#x757>x757</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x474})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x752>x752</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 275<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x476><a href=PreExecution_IR.html#x476>x476</a> = ArgInNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:19:28<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x174<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x477>x477</a>, <a href=PreExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x476>x476</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x477>x477</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x477><a href=PreExecution_IR.html#x477>x477</a> = SetReg(mem=<a href=PreExecution_IR.html#x476>x476</a>,data=<a href=PreExecution_IR.html#x450>x450</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x175<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x476}, writes={x476})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x477>x477</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x477>x477</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x753><a href=PreExecution_IR.html#x753>x753</a> = RegRead(mem=<a href=PreExecution_IR.html#x476>x476</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x443, 0014: x176<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x754>x754</a>, <a href=PreExecution_IR.html#x757>x757</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x476})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x753>x753</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 276<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x478><a href=PreExecution_IR.html#x478>x478</a> = SRAMNew(dims=[400000],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: buf<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:58:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x28<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x513>x513</a>, <a href=PreExecution_IR.html#x550>x550</a>, <a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x478>x478</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x550>x550</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x513>x513</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x513><a href=PreExecution_IR.html#x513>x513</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x478>x478</a>,data=<a href=PreExecution_IR.html#x512>x512</a>,addr=[<a href=PreExecution_IR.html#b215>b215</a>],ens=[<a href=PreExecution_IR.html#x511>x511</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x222<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x514>x514</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x478}, writes={x478})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x513>x513</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b215>b215</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b215>b215</a>:[<a href=PreExecution_IR.html#b215>b215</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b215>b215</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x513>x513</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b215>b215</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x512>x512</a>, <a href=PreExecution_IR.html#x509>x509</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x550><a href=PreExecution_IR.html#x550>x550</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x478>x478</a>,addr=[<a href=PreExecution_IR.html#b37>b37</a>],ens=[])</h3>
<text><strong>Name</strong>: v0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:83:21<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x39<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x551>x551</a>, <a href=PreExecution_IR.html#x552>x552</a>, <a href=PreExecution_IR.html#x553>x553</a>, <a href=PreExecution_IR.html#x556>x556</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x478})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x550>x550</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b37>b37</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b37>b37</a>:[<a href=PreExecution_IR.html#b37>b37</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b37>b37</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x550>x550</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b37>b37</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x550>x550</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x479><a href=PreExecution_IR.html#x479>x479</a> = SRAMNew(dims=[128],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: xLutSram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:61:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x29<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x665>x665</a>, <a href=PreExecution_IR.html#x668>x668</a>, <a href=PreExecution_IR.html#x528>x528</a>, <a href=PreExecution_IR.html#x792>x792</a>, <a href=PreExecution_IR.html#x649>x649</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x479>x479</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x649>x649</a>, <a href=PreExecution_IR.html#x665>x665</a>, <a href=PreExecution_IR.html#x668>x668</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x528>x528</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x528><a href=PreExecution_IR.html#x528>x528</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x479>x479</a>,data=<a href=PreExecution_IR.html#x527>x527</a>,addr=[<a href=PreExecution_IR.html#b235>b235</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x238<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x529>x529</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x479}, writes={x479})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x528>x528</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b235>b235</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b235>b235</a>:[<a href=PreExecution_IR.html#b235>b235</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b235>b235</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x528>x528</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b235>b235</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x527>x527</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0, 1, 2]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},2:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(3)</th>
<td>
<h3 id=x649><a href=PreExecution_IR.html#x649>x649</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x479>x479</a>,addr=[<a href=PreExecution_IR.html#x648>x648</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:128:57<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x98<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x651>x651</a>, <a href=PreExecution_IR.html#x659>x659</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x479})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x649>x649</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b93>b93</a>)],ofs=Sum(ps=[],b=1),allIters={<a href=PreExecution_IR.html#b93>b93</a>:[<a href=PreExecution_IR.html#b93>b93</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b93>b93</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x649>x649</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b93>b93</a>:1},c=1,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x649>x649</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 174<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x665><a href=PreExecution_IR.html#x665>x665</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x479>x479</a>,addr=[<a href=PreExecution_IR.html#x664>x664</a>],ens=[])</h3>
<text><strong>Name</strong>: x_low<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:141:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x106<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x670>x670</a>, <a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x479})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#b93>b93</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#b93>b93</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x665>x665</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b815>b815</a>:1},c=0,allIters={<a href=PreExecution_IR.html#b815>b815</a>:[]})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x665>x665</a>, <a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 190<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[1]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {1:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x668><a href=PreExecution_IR.html#x668>x668</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x479>x479</a>,addr=[<a href=PreExecution_IR.html#x667>x667</a>],ens=[])</h3>
<text><strong>Name</strong>: x_high<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x109<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x672>x672</a>, <a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x479})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x668>x668</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#b93>b93</a>],m=1)],b=1),allIters={<a href=PreExecution_IR.html#b93>b93</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x668>x668</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b815>b815</a>:1},c=1,allIters={<a href=PreExecution_IR.html#b815>b815</a>:[]})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x668>x668</a>, <a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 193<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[2]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {2:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x480><a href=PreExecution_IR.html#x480>x480</a> = SRAMNew(dims=[128],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: yLutSram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x30<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x542>x542</a>, <a href=PreExecution_IR.html#x666>x666</a>, <a href=PreExecution_IR.html#x669>x669</a>, <a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x480>x480</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x666>x666</a>, <a href=PreExecution_IR.html#x669>x669</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x542>x542</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x542><a href=PreExecution_IR.html#x542>x542</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x480>x480</a>,data=<a href=PreExecution_IR.html#x541>x541</a>,addr=[<a href=PreExecution_IR.html#b250>b250</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x253<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x543>x543</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x480}, writes={x480})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x542>x542</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b250>b250</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b250>b250</a>:[<a href=PreExecution_IR.html#b250>b250</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b250>b250</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x542>x542</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b250>b250</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x541>x541</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0, 1]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x666><a href=PreExecution_IR.html#x666>x666</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x480>x480</a>,addr=[<a href=PreExecution_IR.html#x664>x664</a>],ens=[])</h3>
<text><strong>Name</strong>: y_low<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:142:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x107<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x671>x671</a>, <a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x480})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x666>x666</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#b93>b93</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#b93>b93</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x666>x666</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b815>b815</a>:1},c=0,allIters={<a href=PreExecution_IR.html#b815>b815</a>:[]})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x666>x666</a>, <a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 191<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x669><a href=PreExecution_IR.html#x669>x669</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x480>x480</a>,addr=[<a href=PreExecution_IR.html#x667>x667</a>],ens=[])</h3>
<text><strong>Name</strong>: y_high<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:144:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x110<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x673>x673</a>, <a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x480})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x669>x669</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#b93>b93</a>],m=1)],b=1),allIters={<a href=PreExecution_IR.html#b93>b93</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x669>x669</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b815>b815</a>:1},c=1,allIters={<a href=PreExecution_IR.html#b815>b815</a>:[]})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x669>x669</a>, <a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 194<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[1]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {1:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x481><a href=PreExecution_IR.html#x481>x481</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x187<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x492>x492</a>, <a href=PreExecution_IR.html#x496>x496</a>, <a href=PreExecution_IR.html#x516>x516</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x481>x481</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x492>x492</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x492><a href=PreExecution_IR.html#x492>x492</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x481>x481</a>,data=<a href=PreExecution_IR.html#x490>x490</a>,ens=[<a href=PreExecution_IR.html#x491>x491</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x197<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x495>x495</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x481}, writes={x481})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x492>x492</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x492>x492</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x484>x484</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 18<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x482><a href=PreExecution_IR.html#x482>x482</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x188<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x494>x494</a>, <a href=PreExecution_IR.html#x499>x499</a>, <a href=PreExecution_IR.html#x516>x516</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x482>x482</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x499>x499</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x494>x494</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x494><a href=PreExecution_IR.html#x494>x494</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x482>x482</a>,data=<a href=PreExecution_IR.html#x493>x493</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x199<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x495>x495</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x482}, writes={x482})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x494>x494</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x494>x494</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x484>x484</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x499><a href=PreExecution_IR.html#x499>x499</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x482>x482</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0016: x205<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x500>x500</a>, <a href=PreExecution_IR.html#x502>x502</a>, <a href=PreExecution_IR.html#x504>x504</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x482}, writes={x482})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x499>x499</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x499>x499</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x499>x499</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 26<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x483><a href=PreExecution_IR.html#x483>x483</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x189<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x496>x496</a>, <a href=PreExecution_IR.html#x512>x512</a>, <a href=PreExecution_IR.html#x516>x516</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x483>x483</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 8<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x512>x512</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x512><a href=PreExecution_IR.html#x512>x512</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x483>x483</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x221<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x513>x513</a>, <a href=PreExecution_IR.html#x514>x514</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x483}, writes={x483})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x512>x512</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b215>b215</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b215>b215</a>:[<a href=PreExecution_IR.html#b215>b215</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b215>b215</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x512>x512</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b215>b215</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x512>x512</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 39<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x497><a href=PreExecution_IR.html#x497>x497</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x203<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x501>x501</a>, <a href=PreExecution_IR.html#x509>x509</a>, <a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x497>x497</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x509>x509</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x501>x501</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x501><a href=PreExecution_IR.html#x501>x501</a> = RegWrite(mem=<a href=PreExecution_IR.html#x497>x497</a>,data=<a href=PreExecution_IR.html#x500>x500</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x209<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x504>x504</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x497}, writes={x497})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x501>x501</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x501>x501</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x499>x499</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 28<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x509><a href=PreExecution_IR.html#x509>x509</a> = RegRead(mem=<a href=PreExecution_IR.html#x497>x497</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x218<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x510>x510</a>, <a href=PreExecution_IR.html#x514>x514</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x497})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x509>x509</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x509>x509</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x509>x509</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x498><a href=PreExecution_IR.html#x498>x498</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x204<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x503>x503</a>, <a href=PreExecution_IR.html#x505>x505</a>, <a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x498>x498</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x505>x505</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x503>x503</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x503><a href=PreExecution_IR.html#x503>x503</a> = RegWrite(mem=<a href=PreExecution_IR.html#x498>x498</a>,data=<a href=PreExecution_IR.html#x502>x502</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x211<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x504>x504</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x498}, writes={x498})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x503>x503</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x503>x503</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x499>x499</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 30<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x505><a href=PreExecution_IR.html#x505>x505</a> = RegRead(mem=<a href=PreExecution_IR.html#x498>x498</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x407, 0014: x213<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x506>x506</a>, <a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x498})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x505>x505</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x502>x502</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x502>x502</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x505>x505</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x505>x505</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x517><a href=PreExecution_IR.html#x517>x517</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x226<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x522>x522</a>, <a href=PreExecution_IR.html#x524>x524</a>, <a href=PreExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x517>x517</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x522>x522</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x522><a href=PreExecution_IR.html#x522>x522</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x517>x517</a>,data=<a href=PreExecution_IR.html#x520>x520</a>,ens=[<a href=PreExecution_IR.html#x521>x521</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x231<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x523>x523</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x517}, writes={x517})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x522>x522</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x522>x522</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x523>x523</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x523>x523</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 48<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x523>x523</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x518><a href=PreExecution_IR.html#x518>x518</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x227<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x524>x524</a>, <a href=PreExecution_IR.html#x527>x527</a>, <a href=PreExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x518>x518</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 43<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x527>x527</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x527><a href=PreExecution_IR.html#x527>x527</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x518>x518</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x237<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x528>x528</a>, <a href=PreExecution_IR.html#x529>x529</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x518}, writes={x518})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x527>x527</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b235>b235</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b235>b235</a>:[<a href=PreExecution_IR.html#b235>b235</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b235>b235</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x527>x527</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b235>b235</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x527>x527</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 53<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x531><a href=PreExecution_IR.html#x531>x531</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x241<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x536>x536</a>, <a href=PreExecution_IR.html#x538>x538</a>, <a href=PreExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x531>x531</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x536>x536</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x536><a href=PreExecution_IR.html#x536>x536</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x531>x531</a>,data=<a href=PreExecution_IR.html#x534>x534</a>,ens=[<a href=PreExecution_IR.html#x535>x535</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x246<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x537>x537</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x531}, writes={x531})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x536>x536</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x536>x536</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x537>x537</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x537>x537</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 62<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x537>x537</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x532><a href=PreExecution_IR.html#x532>x532</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x242<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x538>x538</a>, <a href=PreExecution_IR.html#x541>x541</a>, <a href=PreExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x532>x532</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x541>x541</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x541><a href=PreExecution_IR.html#x541>x541</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x532>x532</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x252<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x542>x542</a>, <a href=PreExecution_IR.html#x543>x543</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x532}, writes={x532})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x541>x541</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b250>b250</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b250>b250</a>:[<a href=PreExecution_IR.html#b250>b250</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b250>b250</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x541>x541</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b250>b250</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x541>x541</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 67<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x545><a href=PreExecution_IR.html#x545>x545</a> = SRAMNew(dims=[400000],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:79:32<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x34<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x751>x751</a>, <a href=PreExecution_IR.html#x782>x782</a>, <a href=PreExecution_IR.html#x792>x792</a>, <a href=PreExecution_IR.html#x711>x711</a>, <a href=PreExecution_IR.html#x756>x756</a>, <a href=PreExecution_IR.html#x738>x738</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x545>x545</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x738>x738</a>, <a href=PreExecution_IR.html#x751>x751</a>, <a href=PreExecution_IR.html#x782>x782</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x711>x711</a>, <a href=PreExecution_IR.html#x756>x756</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x711><a href=PreExecution_IR.html#x711>x711</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x545>x545</a>,data=<a href=PreExecution_IR.html#x710>x710</a>,addr=[<a href=PreExecution_IR.html#b37>b37</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:157:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x124<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x712>x712</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x545}, writes={x545})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x711>x711</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b37>b37</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b37>b37</a>:[<a href=PreExecution_IR.html#b37>b37</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b37>b37</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x711>x711</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b37>b37</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x709>x709</a>, <a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 236<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x756><a href=PreExecution_IR.html#x756>x756</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x545>x545</a>,data=<a href=PreExecution_IR.html#x755>x755</a>,addr=[<a href=PreExecution_IR.html#b141>b141</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:181:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x146<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x757>x757</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x545}, writes={x545})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x756>x756</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b141>b141</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b141>b141</a>:[<a href=PreExecution_IR.html#b141>b141</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b141>b141</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x756>x756</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b141>b141</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x751>x751</a>, <a href=PreExecution_IR.html#x752>x752</a>, <a href=PreExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 279<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(3)</th>
<td>
<h3 id=x738><a href=PreExecution_IR.html#x738>x738</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x545>x545</a>,addr=[<a href=PreExecution_IR.html#b276>b276</a>],ens=[<a href=PreExecution_IR.html#x737>x737</a>, true])</h3>
<text><strong>SrcCtx</strong>: MemoryDealiasing.scala:32:17<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x330<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x739>x739</a>, <a href=PreExecution_IR.html#x741>x741</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x545})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x738>x738</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b276>b276</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b276>b276</a>:[<a href=PreExecution_IR.html#b276>b276</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b276>b276</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x738>x738</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b276>b276</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x738>x738</a>, <a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 265<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[3]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=2,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x751><a href=PreExecution_IR.html#x751>x751</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x545>x545</a>,addr=[<a href=PreExecution_IR.html#b141>b141</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:181:33<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x143<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x755>x755</a>, <a href=PreExecution_IR.html#x757>x757</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x545})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x751>x751</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b141>b141</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b141>b141</a>:[<a href=PreExecution_IR.html#b141>b141</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b141>b141</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b141>b141</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x751>x751</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 274<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[2]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x782><a href=PreExecution_IR.html#x782>x782</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x545>x545</a>,addr=[<a href=PreExecution_IR.html#b312>b312</a>],ens=[<a href=PreExecution_IR.html#x781>x781</a>, true])</h3>
<text><strong>SrcCtx</strong>: MemoryDealiasing.scala:32:17<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x331<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x783>x783</a>, <a href=PreExecution_IR.html#x785>x785</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x545})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x782>x782</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b312>b312</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b312>b312</a>:[<a href=PreExecution_IR.html#b312>b312</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b312>b312</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x782>x782</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b312>b312</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x782>x782</a>, <a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 308<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x549><a href=PreExecution_IR.html#x549>x549</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:25<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x333<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x555>x555</a>, <a href=PreExecution_IR.html#x569>x569</a>, <a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x569>x569</a>, <a href=PreExecution_IR.html#x606>x606</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x555>x555</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x555><a href=PreExecution_IR.html#x555>x555</a> = RegWrite(mem=<a href=PreExecution_IR.html#x549>x549</a>,data=<a href=PreExecution_IR.html#x554>x554</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:25<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x335<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x556>x556</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x549}, writes={x549})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x555>x555</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x555>x555</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x550>x550</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 80<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x569><a href=PreExecution_IR.html#x569>x569</a> = RegRead(mem=<a href=PreExecution_IR.html#x549>x549</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:25<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x409, 0014: x338<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x575>x575</a>, <a href=PreExecution_IR.html#x577>x577</a>, <a href=PreExecution_IR.html#x603>x603</a>, <a href=PreExecution_IR.html#x573>x573</a>, <a href=PreExecution_IR.html#x576>x576</a>, <a href=PreExecution_IR.html#x574>x574</a>, <a href=PreExecution_IR.html#x572>x572</a>, <a href=PreExecution_IR.html#x578>x578</a>, <a href=PreExecution_IR.html#x579>x579</a>, <a href=PreExecution_IR.html#x571>x571</a>, <a href=PreExecution_IR.html#x570>x570</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x549})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x569>x569</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 94<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x606><a href=PreExecution_IR.html#x606>x606</a> = RegRead(mem=<a href=PreExecution_IR.html#x549>x549</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:25<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x410, 0014: x338<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x613>x613</a>, <a href=PreExecution_IR.html#x614>x614</a>, <a href=PreExecution_IR.html#x612>x612</a>, <a href=PreExecution_IR.html#x609>x609</a>, <a href=PreExecution_IR.html#x615>x615</a>, <a href=PreExecution_IR.html#x611>x611</a>, <a href=PreExecution_IR.html#x635>x635</a>, <a href=PreExecution_IR.html#x608>x608</a>, <a href=PreExecution_IR.html#x639>x639</a>, <a href=PreExecution_IR.html#x607>x607</a>, <a href=PreExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x549})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x606>x606</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x606>x606</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x606>x606</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 131<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x557><a href=PreExecution_IR.html#x557>x557</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: decade_calc_reg<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:88:41<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x44<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x590>x590</a>, <a href=PreExecution_IR.html#x591>x591</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x557>x557</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 81<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x591>x591</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x590>x590</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x590><a href=PreExecution_IR.html#x590>x590</a> = RegWrite(mem=<a href=PreExecution_IR.html#x557>x557</a>,data=<a href=PreExecution_IR.html#x589>x589</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:25<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x65<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x557}, writes={x557})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x590>x590</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 115<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x591><a href=PreExecution_IR.html#x591>x591</a> = RegRead(mem=<a href=PreExecution_IR.html#x557>x557</a>)</h3>
<text><strong>Name</strong>: decade_val<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:114:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x87<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x602>x602</a>, <a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x557})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x591>x591</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x591>x591</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x591>x591</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 116<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x558><a href=PreExecution_IR.html#x558>x558</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:39<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x339<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x592>x592</a>, <a href=PreExecution_IR.html#x634>x634</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x558>x558</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x634>x634</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x592>x592</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x592><a href=PreExecution_IR.html#x592>x592</a> = RegWrite(mem=<a href=PreExecution_IR.html#x558>x558</a>,data=<a href=PreExecution_IR.html#x570>x570</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:39<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x350<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x558}, writes={x558})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x592>x592</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x592>x592</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 117<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x634><a href=PreExecution_IR.html#x634>x634</a> = RegRead(mem=<a href=PreExecution_IR.html#x558>x558</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:39<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x420, 0014: x362<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x635>x635</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x558})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x634>x634</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x634>x634</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x634>x634</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 159<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x559><a href=PreExecution_IR.html#x559>x559</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:90:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x340<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x593>x593</a>, <a href=PreExecution_IR.html#x632>x632</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x559>x559</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x632>x632</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x593>x593</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x593><a href=PreExecution_IR.html#x593>x593</a> = RegWrite(mem=<a href=PreExecution_IR.html#x559>x559</a>,data=<a href=PreExecution_IR.html#x571>x571</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:90:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x351<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x559}, writes={x559})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x593>x593</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x593>x593</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 118<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x632><a href=PreExecution_IR.html#x632>x632</a> = RegRead(mem=<a href=PreExecution_IR.html#x559>x559</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:90:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x419, 0014: x363<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x633>x633</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x559})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x632>x632</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x632>x632</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x632>x632</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 157<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x560><a href=PreExecution_IR.html#x560>x560</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:91:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x341<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x594>x594</a>, <a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x560>x560</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x630>x630</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x594>x594</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x594><a href=PreExecution_IR.html#x594>x594</a> = RegWrite(mem=<a href=PreExecution_IR.html#x560>x560</a>,data=<a href=PreExecution_IR.html#x572>x572</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:91:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x352<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x560}, writes={x560})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x594>x594</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x594>x594</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 119<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x630><a href=PreExecution_IR.html#x630>x630</a> = RegRead(mem=<a href=PreExecution_IR.html#x560>x560</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:91:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x418, 0014: x364<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x631>x631</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x560})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x630>x630</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x630>x630</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x630>x630</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 155<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x561><a href=PreExecution_IR.html#x561>x561</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:92:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x342<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x595>x595</a>, <a href=PreExecution_IR.html#x628>x628</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x561>x561</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x628>x628</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x595>x595</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x595><a href=PreExecution_IR.html#x595>x595</a> = RegWrite(mem=<a href=PreExecution_IR.html#x561>x561</a>,data=<a href=PreExecution_IR.html#x573>x573</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:92:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x353<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x561}, writes={x561})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x595>x595</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x595>x595</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 120<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x628><a href=PreExecution_IR.html#x628>x628</a> = RegRead(mem=<a href=PreExecution_IR.html#x561>x561</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:92:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x417, 0014: x365<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x629>x629</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x561})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x628>x628</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x628>x628</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x628>x628</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 153<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x562><a href=PreExecution_IR.html#x562>x562</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:93:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x343<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x596>x596</a>, <a href=PreExecution_IR.html#x626>x626</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x562>x562</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x626>x626</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x596>x596</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x596><a href=PreExecution_IR.html#x596>x596</a> = RegWrite(mem=<a href=PreExecution_IR.html#x562>x562</a>,data=<a href=PreExecution_IR.html#x574>x574</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:93:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x354<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x562}, writes={x562})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x596>x596</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x596>x596</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 121<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x626><a href=PreExecution_IR.html#x626>x626</a> = RegRead(mem=<a href=PreExecution_IR.html#x562>x562</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:93:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x416, 0014: x366<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x627>x627</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x562})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x626>x626</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x626>x626</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x626>x626</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 151<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x563><a href=PreExecution_IR.html#x563>x563</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:94:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x344<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x597>x597</a>, <a href=PreExecution_IR.html#x624>x624</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x563>x563</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 87<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x624>x624</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x597>x597</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x597><a href=PreExecution_IR.html#x597>x597</a> = RegWrite(mem=<a href=PreExecution_IR.html#x563>x563</a>,data=<a href=PreExecution_IR.html#x575>x575</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:94:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x355<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x563}, writes={x563})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x597>x597</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x624><a href=PreExecution_IR.html#x624>x624</a> = RegRead(mem=<a href=PreExecution_IR.html#x563>x563</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:94:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x415, 0014: x367<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x625>x625</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x563})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x624>x624</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x624>x624</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x624>x624</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 149<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x564><a href=PreExecution_IR.html#x564>x564</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:95:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x345<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x598>x598</a>, <a href=PreExecution_IR.html#x622>x622</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x564>x564</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x622>x622</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x598>x598</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x598><a href=PreExecution_IR.html#x598>x598</a> = RegWrite(mem=<a href=PreExecution_IR.html#x564>x564</a>,data=<a href=PreExecution_IR.html#x576>x576</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:95:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x356<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x564}, writes={x564})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x598>x598</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x598>x598</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 123<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x622><a href=PreExecution_IR.html#x622>x622</a> = RegRead(mem=<a href=PreExecution_IR.html#x564>x564</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:95:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x414, 0014: x368<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x623>x623</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x564})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x622>x622</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x622>x622</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x622>x622</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 147<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x565><a href=PreExecution_IR.html#x565>x565</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:96:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x346<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x599>x599</a>, <a href=PreExecution_IR.html#x620>x620</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x565>x565</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 89<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x620>x620</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x599>x599</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x599><a href=PreExecution_IR.html#x599>x599</a> = RegWrite(mem=<a href=PreExecution_IR.html#x565>x565</a>,data=<a href=PreExecution_IR.html#x577>x577</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:96:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x357<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x565}, writes={x565})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x599>x599</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x599>x599</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 124<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x620><a href=PreExecution_IR.html#x620>x620</a> = RegRead(mem=<a href=PreExecution_IR.html#x565>x565</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:96:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x413, 0014: x369<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x621>x621</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x565})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x620>x620</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x620>x620</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x620>x620</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 145<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x566><a href=PreExecution_IR.html#x566>x566</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:97:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x347<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x600>x600</a>, <a href=PreExecution_IR.html#x618>x618</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x566>x566</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 90<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x618>x618</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x600>x600</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x600><a href=PreExecution_IR.html#x600>x600</a> = RegWrite(mem=<a href=PreExecution_IR.html#x566>x566</a>,data=<a href=PreExecution_IR.html#x578>x578</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:97:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x358<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x566}, writes={x566})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x600>x600</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x600>x600</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 125<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x618><a href=PreExecution_IR.html#x618>x618</a> = RegRead(mem=<a href=PreExecution_IR.html#x566>x566</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:97:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x412, 0014: x370<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x619>x619</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x566})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x618>x618</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x618>x618</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x618>x618</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 143<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x567><a href=PreExecution_IR.html#x567>x567</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:98:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x348<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x601>x601</a>, <a href=PreExecution_IR.html#x616>x616</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x567>x567</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x601>x601</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x601><a href=PreExecution_IR.html#x601>x601</a> = RegWrite(mem=<a href=PreExecution_IR.html#x567>x567</a>,data=<a href=PreExecution_IR.html#x579>x579</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:98:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x359<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x567}, writes={x567})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x601>x601</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x601>x601</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 126<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x616><a href=PreExecution_IR.html#x616>x616</a> = RegRead(mem=<a href=PreExecution_IR.html#x567>x567</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:98:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x411, 0014: x371<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x617>x617</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x567})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x616>x616</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 141<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x568><a href=PreExecution_IR.html#x568>x568</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:114:42<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x349<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x602>x602</a>, <a href=PreExecution_IR.html#x709>x709</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x568>x568</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 92<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 8<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x709>x709</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x602>x602</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x602><a href=PreExecution_IR.html#x602>x602</a> = RegWrite(mem=<a href=PreExecution_IR.html#x568>x568</a>,data=<a href=PreExecution_IR.html#x591>x591</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:114:42<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x360<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x568}, writes={x568})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x602>x602</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x602>x602</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x591>x591</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 127<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x709><a href=PreExecution_IR.html#x709>x709</a> = RegRead(mem=<a href=PreExecution_IR.html#x568>x568</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:114:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x436, 0014: x372<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x710>x710</a>, <a href=PreExecution_IR.html#x712>x712</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x568})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x709>x709</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x709>x709</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x709>x709</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 234<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(7),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x604><a href=PreExecution_IR.html#x604>x604</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: norm_val_calc_reg<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:101:43<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x66<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x636>x636</a>, <a href=PreExecution_IR.html#x637>x637</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x604>x604</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 128<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x636>x636</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x636><a href=PreExecution_IR.html#x636>x636</a> = RegWrite(mem=<a href=PreExecution_IR.html#x604>x604</a>,data=<a href=PreExecution_IR.html#x635>x635</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:102:27<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x86<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x604}, writes={x604})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x636>x636</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x636>x636</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x626>x626</a>, <a href=PreExecution_IR.html#x622>x622</a>, <a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x618>x618</a>, <a href=PreExecution_IR.html#x634>x634</a>, <a href=PreExecution_IR.html#x620>x620</a>, <a href=PreExecution_IR.html#x632>x632</a>, <a href=PreExecution_IR.html#x624>x624</a>, <a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x616>x616</a>, <a href=PreExecution_IR.html#x628>x628</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 161<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x637><a href=PreExecution_IR.html#x637>x637</a> = RegRead(mem=<a href=PreExecution_IR.html#x604>x604</a>)</h3>
<text><strong>Name</strong>: norm_val<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:115:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x88<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x638>x638</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x604})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x637>x637</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 162<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x605><a href=PreExecution_IR.html#x605>x605</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:115:42<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x373<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x638>x638</a>, <a href=PreExecution_IR.html#x650>x650</a>, <a href=PreExecution_IR.html#x691>x691</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x605>x605</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 129<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 6<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x650>x650</a>, <a href=PreExecution_IR.html#x691>x691</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x638>x638</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x638><a href=PreExecution_IR.html#x638>x638</a> = RegWrite(mem=<a href=PreExecution_IR.html#x605>x605</a>,data=<a href=PreExecution_IR.html#x637>x637</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:115:42<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x374<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x605}, writes={x605})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x638>x638</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x638>x638</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 163<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x650><a href=PreExecution_IR.html#x650>x650</a> = RegRead(mem=<a href=PreExecution_IR.html#x605>x605</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:115:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x421, 0014: x376<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x651>x651</a>, <a href=PreExecution_IR.html#x659>x659</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x605})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x650>x650</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x650>x650</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x650>x650</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 175<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x691><a href=PreExecution_IR.html#x691>x691</a> = RegRead(mem=<a href=PreExecution_IR.html#x605>x605</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:115:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x428, 0014: x376<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x692>x692</a>, <a href=PreExecution_IR.html#x702>x702</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x605})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x691>x691</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x691>x691</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x691>x691</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(5),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x640><a href=PreExecution_IR.html#x640>x640</a> = RegNew(init=126)</h3>
<text><strong>Name</strong>: found_idx<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:123:33<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x89<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x654>x654</a>, <a href=PreExecution_IR.html#x664>x664</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x640>x640</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 164<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x654>x654</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x654><a href=PreExecution_IR.html#x654>x654</a> = RegWrite(mem=<a href=PreExecution_IR.html#x640>x640</a>,data=<a href=PreExecution_IR.html#b93>b93</a>,ens=[<a href=PreExecution_IR.html#x652>x652</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:129:27<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x101<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x656>x656</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x640}, writes={x640})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x654>x654</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b93>b93</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b93>b93</a>:[<a href=PreExecution_IR.html#b93>b93</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b93>b93</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x654>x654</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b93>b93</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x646>x646</a>, <a href=PreExecution_IR.html#x650>x650</a>, <a href=PreExecution_IR.html#x649>x649</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x656>x656</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x656>x656</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 181<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x656>x656</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x664><a href=PreExecution_IR.html#x664>x664</a> = RegRead(mem=<a href=PreExecution_IR.html#x640>x640</a>)</h3>
<text><strong>Name</strong>: j_idx<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:140:31<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x422, 0014: x105<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x665>x665</a>, <a href=PreExecution_IR.html#x666>x666</a>, <a href=PreExecution_IR.html#x667>x667</a>, <a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x640})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x664>x664</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 189<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x641><a href=PreExecution_IR.html#x641>x641</a> = RegNew(init=false)</h3>
<text><strong>Name</strong>: found_flag<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:124:34<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x90<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x642>x642</a>, <a href=PreExecution_IR.html#x646>x646</a>, <a href=PreExecution_IR.html#x655>x655</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x641>x641</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 165<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x646>x646</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x642>x642</a>, <a href=PreExecution_IR.html#x655>x655</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x642><a href=PreExecution_IR.html#x642>x642</a> = RegWrite(mem=<a href=PreExecution_IR.html#x641>x641</a>,data=false,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:125:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x91<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x643>x643</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x641}, writes={x641})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x642>x642</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x642>x642</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x643>x643</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x643>x643</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 167<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x643>x643</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x655><a href=PreExecution_IR.html#x655>x655</a> = RegWrite(mem=<a href=PreExecution_IR.html#x641>x641</a>,data=true,ens=[<a href=PreExecution_IR.html#x652>x652</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:130:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x102<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x656>x656</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x641}, writes={x641})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x655>x655</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b93>b93</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b93>b93</a>:[<a href=PreExecution_IR.html#b93>b93</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b93>b93</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x655>x655</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b93>b93</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x646>x646</a>, <a href=PreExecution_IR.html#x650>x650</a>, <a href=PreExecution_IR.html#x649>x649</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x656>x656</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x656>x656</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 182<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x656>x656</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x646><a href=PreExecution_IR.html#x646>x646</a> = RegRead(mem=<a href=PreExecution_IR.html#x641>x641</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:128:29<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x95<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x647>x647</a>, <a href=PreExecution_IR.html#x659>x659</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x641})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x646>x646</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x646>x646</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x646>x646</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 171<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x660><a href=PreExecution_IR.html#x660>x660</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:141:29<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x378<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x670>x670</a>, <a href=PreExecution_IR.html#x680>x680</a>, <a href=PreExecution_IR.html#x690>x690</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x660>x660</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 184<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x680>x680</a>, <a href=PreExecution_IR.html#x690>x690</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x670>x670</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x670><a href=PreExecution_IR.html#x670>x670</a> = RegWrite(mem=<a href=PreExecution_IR.html#x660>x660</a>,data=<a href=PreExecution_IR.html#x665>x665</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:141:29<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x382<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x660}, writes={x660})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x670>x670</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x670>x670</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x665>x665</a>, <a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 195<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x680><a href=PreExecution_IR.html#x680>x680</a> = RegRead(mem=<a href=PreExecution_IR.html#x660>x660</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:141:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x424, 0014: x387<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x681>x681</a>, <a href=PreExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x660})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x680>x680</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 205<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x690><a href=PreExecution_IR.html#x690>x690</a> = RegRead(mem=<a href=PreExecution_IR.html#x660>x660</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:141:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x427, 0014: x387<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x692>x692</a>, <a href=PreExecution_IR.html#x702>x702</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x660})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x690>x690</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x690>x690</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x690>x690</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 216<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x661><a href=PreExecution_IR.html#x661>x661</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:142:29<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x379<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x671>x671</a>, <a href=PreExecution_IR.html#x694>x694</a>, <a href=PreExecution_IR.html#x704>x704</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x661>x661</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 185<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x694>x694</a>, <a href=PreExecution_IR.html#x704>x704</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x671>x671</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x671><a href=PreExecution_IR.html#x671>x671</a> = RegWrite(mem=<a href=PreExecution_IR.html#x661>x661</a>,data=<a href=PreExecution_IR.html#x666>x666</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:142:29<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x383<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x661}, writes={x661})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x671>x671</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x666>x666</a>, <a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 196<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x694><a href=PreExecution_IR.html#x694>x694</a> = RegRead(mem=<a href=PreExecution_IR.html#x661>x661</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:142:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x430, 0014: x388<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x695>x695</a>, <a href=PreExecution_IR.html#x699>x699</a>, <a href=PreExecution_IR.html#x702>x702</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x661})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x694>x694</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 220<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x704><a href=PreExecution_IR.html#x704>x704</a> = RegRead(mem=<a href=PreExecution_IR.html#x661>x661</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:142:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x434, 0014: x388<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x705>x705</a>, <a href=PreExecution_IR.html#x706>x706</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x661})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x704>x704</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x704>x704</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x704>x704</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 230<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x662><a href=PreExecution_IR.html#x662>x662</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:30<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x380<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x672>x672</a>, <a href=PreExecution_IR.html#x679>x679</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x662>x662</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 186<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x672>x672</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x672><a href=PreExecution_IR.html#x672>x672</a> = RegWrite(mem=<a href=PreExecution_IR.html#x662>x662</a>,data=<a href=PreExecution_IR.html#x668>x668</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:30<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x384<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x662}, writes={x662})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x672>x672</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x672>x672</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x668>x668</a>, <a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 197<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x679><a href=PreExecution_IR.html#x679>x679</a> = RegRead(mem=<a href=PreExecution_IR.html#x662>x662</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x423, 0014: x389<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x681>x681</a>, <a href=PreExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x662})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x679>x679</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 204<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x663><a href=PreExecution_IR.html#x663>x663</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:144:30<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x381<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x673>x673</a>, <a href=PreExecution_IR.html#x693>x693</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x663>x663</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 187<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x693>x693</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x673>x673</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x673><a href=PreExecution_IR.html#x673>x673</a> = RegWrite(mem=<a href=PreExecution_IR.html#x663>x663</a>,data=<a href=PreExecution_IR.html#x669>x669</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:144:30<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x385<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x663}, writes={x663})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x673>x673</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x673>x673</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x669>x669</a>, <a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 198<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x693><a href=PreExecution_IR.html#x693>x693</a> = RegRead(mem=<a href=PreExecution_IR.html#x663>x663</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:144:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x429, 0014: x390<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x695>x695</a>, <a href=PreExecution_IR.html#x702>x702</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x663})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x693>x693</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x693>x693</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x693>x693</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x675><a href=PreExecution_IR.html#x675>x675</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: log10_of_norm_val<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:147:36<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x111<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x701>x701</a>, <a href=PreExecution_IR.html#x705>x705</a>, <a href=PreExecution_IR.html#x708>x708</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x675>x675</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 199<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x701>x701</a>, <a href=PreExecution_IR.html#x705>x705</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x701><a href=PreExecution_IR.html#x701>x701</a> = RegWrite(mem=<a href=PreExecution_IR.html#x675>x675</a>,data=<a href=PreExecution_IR.html#x699>x699</a>,ens=[<a href=PreExecution_IR.html#x700>x700</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:151:31<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x119<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x702>x702</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x675}, writes={x675})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x701>x701</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x701>x701</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x694>x694</a>, <a href=PreExecution_IR.html#x697>x697</a>, <a href=PreExecution_IR.html#x691>x691</a>, <a href=PreExecution_IR.html#x700>x700</a>, <a href=PreExecution_IR.html#x693>x693</a>, <a href=PreExecution_IR.html#x690>x690</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 227<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x705><a href=PreExecution_IR.html#x705>x705</a> = RegWrite(mem=<a href=PreExecution_IR.html#x675>x675</a>,data=<a href=PreExecution_IR.html#x704>x704</a>,ens=[<a href=PreExecution_IR.html#x703>x703</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:153:31<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x120<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x706>x706</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x675}, writes={x675})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x705>x705</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x705>x705</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x704>x704</a>, <a href=PreExecution_IR.html#x703>x703</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 231<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x708><a href=PreExecution_IR.html#x708>x708</a> = RegRead(mem=<a href=PreExecution_IR.html#x675>x675</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:157:53<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x435, 0014: x122<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x710>x710</a>, <a href=PreExecution_IR.html#x712>x712</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x675})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x708>x708</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 233<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x676><a href=PreExecution_IR.html#x676>x676</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:148:25<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x391<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x684>x684</a>, <a href=PreExecution_IR.html#x697>x697</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x676>x676</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 200<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x697>x697</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x684>x684</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x684><a href=PreExecution_IR.html#x684>x684</a> = RegWrite(mem=<a href=PreExecution_IR.html#x676>x676</a>,data=<a href=PreExecution_IR.html#x681>x681</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:148:25<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x394<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x676}, writes={x676})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x684>x684</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x684>x684</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x679>x679</a>, <a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 209<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x697><a href=PreExecution_IR.html#x697>x697</a> = RegRead(mem=<a href=PreExecution_IR.html#x676>x676</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:148:25<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x431, 0014: x398<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x698>x698</a>, <a href=PreExecution_IR.html#x702>x702</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x676})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x697>x697</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x697>x697</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x697>x697</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 223<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x677><a href=PreExecution_IR.html#x677>x677</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:16<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x392<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x685>x685</a>, <a href=PreExecution_IR.html#x689>x689</a>, <a href=PreExecution_IR.html#x700>x700</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 201<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x689>x689</a>, <a href=PreExecution_IR.html#x700>x700</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x685>x685</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x685><a href=PreExecution_IR.html#x685>x685</a> = RegWrite(mem=<a href=PreExecution_IR.html#x677>x677</a>,data=<a href=PreExecution_IR.html#x682>x682</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x395<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x677}, writes={x677})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x685>x685</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x685>x685</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x679>x679</a>, <a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 210<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x689><a href=PreExecution_IR.html#x689>x689</a> = RegRead(mem=<a href=PreExecution_IR.html#x677>x677</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x426, 0014: x399<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x707>x707</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x677})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x689>x689</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x689>x689</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x689>x689</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x707>x707</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x707>x707</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x700><a href=PreExecution_IR.html#x700>x700</a> = RegRead(mem=<a href=PreExecution_IR.html#x677>x677</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x432, 0014: x399<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x701>x701</a>, <a href=PreExecution_IR.html#x702>x702</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x677})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x700>x700</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x700>x700</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x700>x700</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 226<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x678><a href=PreExecution_IR.html#x678>x678</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:9<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x393<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x686>x686</a>, <a href=PreExecution_IR.html#x688>x688</a>, <a href=PreExecution_IR.html#x703>x703</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 202<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x688>x688</a>, <a href=PreExecution_IR.html#x703>x703</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x686>x686</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x686><a href=PreExecution_IR.html#x686>x686</a> = RegWrite(mem=<a href=PreExecution_IR.html#x678>x678</a>,data=<a href=PreExecution_IR.html#x683>x683</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:9<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x396<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x678}, writes={x678})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x686>x686</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x686>x686</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x679>x679</a>, <a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 211<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x688><a href=PreExecution_IR.html#x688>x688</a> = RegRead(mem=<a href=PreExecution_IR.html#x678>x678</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:9<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x425, 0014: x400<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x707>x707</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x678})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x688>x688</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x688>x688</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x688>x688</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x707>x707</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 212<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x707>x707</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x703><a href=PreExecution_IR.html#x703>x703</a> = RegRead(mem=<a href=PreExecution_IR.html#x678>x678</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:9<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x433, 0014: x400<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x705>x705</a>, <a href=PreExecution_IR.html#x706>x706</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x678})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x703>x703</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x703>x703</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x703>x703</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 229<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x714><a href=PreExecution_IR.html#x714>x714</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x256<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x727>x727</a>, <a href=PreExecution_IR.html#x743>x743</a>, <a href=PreExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x714>x714</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 238<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x727>x727</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x727><a href=PreExecution_IR.html#x727>x727</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x714>x714</a>,data=<a href=PreExecution_IR.html#x725>x725</a>,ens=[<a href=PreExecution_IR.html#x726>x726</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x269<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x730>x730</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x714}, writes={x714})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x727>x727</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x727>x727</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 254<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x715><a href=PreExecution_IR.html#x715>x715</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0016: x257<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x740>x740</a>, <a href=PreExecution_IR.html#x743>x743</a>, <a href=PreExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 239<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x740>x740</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x740><a href=PreExecution_IR.html#x740>x740</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x715>x715</a>,data=<a href=PreExecution_IR.html#x739>x739</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x284<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x741>x741</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x715}, writes={x715})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x740>x740</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b276>b276</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b276>b276</a>:[<a href=PreExecution_IR.html#b276>b276</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b276>b276</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x740>x740</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b276>b276</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x738>x738</a>, <a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 267<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x716><a href=PreExecution_IR.html#x716>x716</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x258<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x743>x743</a>, <a href=PreExecution_IR.html#x744>x744</a>, <a href=PreExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x716>x716</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 240<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x744>x744</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x744><a href=PreExecution_IR.html#x744>x744</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x716>x716</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x288<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x745>x745</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x716}, writes={x716})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x744>x744</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x744>x744</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x744>x744</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x745>x745</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x745>x745</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 270<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x745>x745</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x717><a href=PreExecution_IR.html#x717>x717</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x260<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x728>x728</a>, <a href=PreExecution_IR.html#x735>x735</a>, <a href=PreExecution_IR.html#x742>x742</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x717>x717</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 243<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x728>x728</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x728><a href=PreExecution_IR.html#x728>x728</a> = RegWrite(mem=<a href=PreExecution_IR.html#x717>x717</a>,data=<a href=PreExecution_IR.html#x719>x719</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x271<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x730>x730</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x717}, writes={x717})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x728>x728</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x728>x728</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 255<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x735><a href=PreExecution_IR.html#x735>x735</a> = RegRead(mem=<a href=PreExecution_IR.html#x717>x717</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x279<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x736>x736</a>, <a href=PreExecution_IR.html#x741>x741</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x717})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x735>x735</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 262<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x718><a href=PreExecution_IR.html#x718>x718</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x261<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x729>x729</a>, <a href=PreExecution_IR.html#x731>x731</a>, <a href=PreExecution_IR.html#x742>x742</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x718>x718</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 244<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x731>x731</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x729>x729</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x729><a href=PreExecution_IR.html#x729>x729</a> = RegWrite(mem=<a href=PreExecution_IR.html#x718>x718</a>,data=<a href=PreExecution_IR.html#x722>x722</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x272<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x730>x730</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x718}, writes={x718})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x729>x729</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x729>x729</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 256<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x731><a href=PreExecution_IR.html#x731>x731</a> = RegRead(mem=<a href=PreExecution_IR.html#x718>x718</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x438, 0014: x274<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x732>x732</a>, <a href=PreExecution_IR.html#x742>x742</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x718})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x731>x731</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x721>x721</a>],m=16)],b=0),allIters={<a href=PreExecution_IR.html#x721>x721</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x731>x731</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x731>x731</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 257<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x758><a href=PreExecution_IR.html#x758>x758</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x292<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x771>x771</a>, <a href=PreExecution_IR.html#x787>x787</a>, <a href=PreExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x758>x758</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 281<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x771>x771</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x771><a href=PreExecution_IR.html#x771>x771</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x758>x758</a>,data=<a href=PreExecution_IR.html#x769>x769</a>,ens=[<a href=PreExecution_IR.html#x770>x770</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x305<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x774>x774</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x758}, writes={x758})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x771>x771</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x771>x771</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 297<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x759><a href=PreExecution_IR.html#x759>x759</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0016: x293<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x784>x784</a>, <a href=PreExecution_IR.html#x787>x787</a>, <a href=PreExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x759>x759</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 282<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x784>x784</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x784><a href=PreExecution_IR.html#x784>x784</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x759>x759</a>,data=<a href=PreExecution_IR.html#x783>x783</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x320<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x785>x785</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x759}, writes={x759})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x784>x784</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b312>b312</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b312>b312</a>:[<a href=PreExecution_IR.html#b312>b312</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b312>b312</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x784>x784</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b312>b312</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x782>x782</a>, <a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 310<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x760><a href=PreExecution_IR.html#x760>x760</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x294<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x787>x787</a>, <a href=PreExecution_IR.html#x788>x788</a>, <a href=PreExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x760>x760</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 283<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x788>x788</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x788><a href=PreExecution_IR.html#x788>x788</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x760>x760</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x324<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x789>x789</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x760}, writes={x760})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x788>x788</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x788>x788</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x788>x788</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x789>x789</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x789>x789</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 313<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x789>x789</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x761><a href=PreExecution_IR.html#x761>x761</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x296<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x772>x772</a>, <a href=PreExecution_IR.html#x779>x779</a>, <a href=PreExecution_IR.html#x786>x786</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x761>x761</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 286<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x772>x772</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x772><a href=PreExecution_IR.html#x772>x772</a> = RegWrite(mem=<a href=PreExecution_IR.html#x761>x761</a>,data=<a href=PreExecution_IR.html#x763>x763</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x307<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x774>x774</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x761}, writes={x761})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x772>x772</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 298<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x779><a href=PreExecution_IR.html#x779>x779</a> = RegRead(mem=<a href=PreExecution_IR.html#x761>x761</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x315<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x780>x780</a>, <a href=PreExecution_IR.html#x785>x785</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x761})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x779>x779</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 305<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x762><a href=PreExecution_IR.html#x762>x762</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x297<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x773>x773</a>, <a href=PreExecution_IR.html#x775>x775</a>, <a href=PreExecution_IR.html#x786>x786</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x762>x762</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 287<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x775>x775</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x773>x773</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x773><a href=PreExecution_IR.html#x773>x773</a> = RegWrite(mem=<a href=PreExecution_IR.html#x762>x762</a>,data=<a href=PreExecution_IR.html#x766>x766</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x308<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x774>x774</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x762}, writes={x762})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x773>x773</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x773>x773</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 299<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x775><a href=PreExecution_IR.html#x775>x775</a> = RegRead(mem=<a href=PreExecution_IR.html#x762>x762</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x445, 0014: x310<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x776>x776</a>, <a href=PreExecution_IR.html#x786>x786</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x762})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x775>x775</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x765>x765</a>],m=16)],b=0),allIters={<a href=PreExecution_IR.html#x765>x765</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x775>x775</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x775>x775</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 300<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x825><a href=IR.html#x825>x825</a> = ArgInNew(init=0)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:19:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x455, 0016: x171<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x826>x826</a>, <a href=IR.html#x827>x827</a>, <a href=IR.html#x1166>x1166</a>, <a href=IR.html#x1116>x1116</a>, <a href=IR.html#x859>x859</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x825>x825</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x827>x827</a>, <a href=IR.html#x859>x859</a>, <a href=IR.html#x1116>x1116</a>, <a href=IR.html#x1166>x1166</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x826>x826</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x826><a href=IR.html#x826>x826</a> = SetReg(mem=<a href=IR.html#x825>x825</a>,data=<a href=IR.html#x818>x818</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x825}, writes={x825})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x826>x826</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x456>x456</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x827><a href=IR.html#x827>x827</a> = RegRead(mem=<a href=IR.html#x825>x825</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x828>x828</a>, <a href=IR.html#x829>x829</a>, <a href=IR.html#x832>x832</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x825})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x827>x827</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x827>x827</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x457>x457</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x859><a href=IR.html#x859>x859</a> = RegRead(mem=<a href=IR.html#x825>x825</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x860>x860</a>, <a href=IR.html#x868>x868</a>, <a href=IR.html#x870>x870</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x825})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x825>x825</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x859>x859</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x859>x859</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x870>x870</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x870>x870</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x870>x870</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x484>x484</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1116><a href=IR.html#x1116>x1116</a> = RegRead(mem=<a href=IR.html#x825>x825</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1117>x1117</a>, <a href=IR.html#x1125>x1125</a>, <a href=IR.html#x1127>x1127</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x825})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x825>x825</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1116>x1116</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1116>x1116</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1127>x1127</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1127>x1127</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 246<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1127>x1127</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x719>x719</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1166><a href=IR.html#x1166>x1166</a> = RegRead(mem=<a href=IR.html#x825>x825</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1167>x1167</a>, <a href=IR.html#x1175>x1175</a>, <a href=IR.html#x1177>x1177</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x825})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x825>x825</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1166>x1166</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1166>x1166</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1177>x1177</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1177>x1177</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 289<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1177>x1177</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x763>x763</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x828><a href=IR.html#x828>x828</a> = DRAMHostNew(dims=[<a href=IR.html#x827>x827</a>],zero=0.0)</h3>
<text><strong>Name</strong>: inDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:30:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x458, 0016: x9<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x841>x841</a>, <a href=IR.html#x864>x864</a>, <a href=IR.html#x866>x866</a>, <a href=IR.html#x871>x871</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x828>x828</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x827>x827</a>]<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x829><a href=IR.html#x829>x829</a> = DRAMHostNew(dims=[<a href=IR.html#x827>x827</a>],zero=0.0)</h3>
<text><strong>Name</strong>: outDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:31:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x459, 0016: x10<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1171>x1171</a>, <a href=IR.html#x1173>x1173</a>, <a href=IR.html#x1193>x1193</a>, <a href=IR.html#x1200>x1200</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x829>x829</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x827>x827</a>]<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x830><a href=IR.html#x830>x830</a> = DRAMHostNew(dims=[128],zero=0.0)</h3>
<text><strong>Name</strong>: xLutDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:34:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x460, 0016: x11<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x833>x833</a>, <a href=IR.html#x898>x898</a>, <a href=IR.html#x900>x900</a>, <a href=IR.html#x903>x903</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x830>x830</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x831><a href=IR.html#x831>x831</a> = DRAMHostNew(dims=[128],zero=0.0)</h3>
<text><strong>Name</strong>: yLutDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:35:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x461, 0016: x12<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x834>x834</a>, <a href=IR.html#x917>x917</a>, <a href=IR.html#x919>x919</a>, <a href=IR.html#x922>x922</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x831>x831</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x832><a href=IR.html#x832>x832</a> = DRAMHostNew(dims=[<a href=IR.html#x827>x827</a>],zero=0.0)</h3>
<text><strong>Name</strong>: rawLogOutDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:36:36<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x462, 0016: x13<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1121>x1121</a>, <a href=IR.html#x1123>x1123</a>, <a href=IR.html#x1143>x1143</a>, <a href=IR.html#x1208>x1208</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x832>x832</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x827>x827</a>]<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x842><a href=IR.html#x842>x842</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: Accel_n<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:48:24<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x472, 0016: x24<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x843>x843</a>, <a href=IR.html#x1216>x1216</a>, <a href=IR.html#x1220>x1220</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x842>x842</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x1216>x1216</a>, <a href=IR.html#x1220>x1220</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x843>x843</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x843><a href=IR.html#x843>x843</a> = SetReg(mem=<a href=IR.html#x842>x842</a>,data=<a href=IR.html#x818>x818</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x842}, writes={x842})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x843>x843</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x473>x473</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x1216><a href=IR.html#x1216>x1216</a> = RegRead(mem=<a href=IR.html#x842>x842</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:82:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x848<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x934>x934</a>, <a href=IR.html#x1228>x1228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x842})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1216>x1216</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1216>x1216</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1228>x1228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x546>x546</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1220><a href=IR.html#x1220>x1220</a> = RegRead(mem=<a href=IR.html#x842>x842</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x849<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1149>x1149</a>, <a href=IR.html#x1228>x1228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x842})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1220>x1220</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1220>x1220</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1228>x1228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1160>x1160</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1160>x1160</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x748>x748</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x844><a href=IR.html#x844>x844</a> = ArgInNew(init=0.0)</h3>
<text><strong>Name</strong>: Accel_globalLogMax<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:52:35<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x474, 0016: x26<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x845>x845</a>, <a href=IR.html#x1155>x1155</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x844>x844</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x1155>x1155</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x845>x845</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x845><a href=IR.html#x845>x845</a> = SetReg(mem=<a href=IR.html#x844>x844</a>,data=<a href=IR.html#x822>x822</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:53:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x844}, writes={x844})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x845>x845</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x475>x475</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1155><a href=IR.html#x1155>x1155</a> = RegRead(mem=<a href=IR.html#x844>x844</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:168:39<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1157>x1157</a>, <a href=IR.html#x1160>x1160</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x844})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x844>x844</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1155>x1155</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1155>x1155</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1160>x1160</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1160>x1160</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 275<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1160>x1160</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x752>x752</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x846><a href=IR.html#x846>x846</a> = ArgInNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:19:28<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x476, 0016: x174<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x847>x847</a>, <a href=IR.html#x1156>x1156</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x846>x846</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x1156>x1156</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x847>x847</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x847><a href=IR.html#x847>x847</a> = SetReg(mem=<a href=IR.html#x846>x846</a>,data=<a href=IR.html#x820>x820</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x846}, writes={x846})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x847>x847</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x477>x477</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1156><a href=IR.html#x1156>x1156</a> = RegRead(mem=<a href=IR.html#x846>x846</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1157>x1157</a>, <a href=IR.html#x1160>x1160</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x846})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x846>x846</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1156>x1156</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1156>x1156</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1160>x1160</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1160>x1160</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 276<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1160>x1160</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x753>x753</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x850><a href=IR.html#x850>x850</a> = SRAMNew(dims=[400000],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: buf_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:58:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x478, 0016: x28<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x892>x892</a>, <a href=IR.html#x939>x939</a>, <a href=IR.html#x1228>x1228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x850>x850</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1228>x1228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1228>x1228</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1228>x1228</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x478>x478</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x939>x939</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x892>x892</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x892><a href=IR.html#x892>x892</a> = SRAMBankedWrite(mem=<a href=IR.html#x850>x850</a>,data=[<a href=IR.html#x891>x891</a>],bank=[[0]],ofs=[<a href=IR.html#b884>b884</a>],enss=[[<a href=IR.html#x889>x889</a>, <a href=IR.html#b885>b885</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x893>x893</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x850}, writes={x850})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x892>x892</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x887>x887</a>, <a href=IR.html#x890>x890</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x893>x893</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x893>x893</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x893>x893</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x513>x513</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x939><a href=IR.html#x939>x939</a> = SRAMBankedRead(mem=<a href=IR.html#x850>x850</a>,bank=[[0]],ofs=[<a href=IR.html#b936>b936</a>],enss=[[]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:83:21<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x940>x940</a>, <a href=IR.html#x946>x946</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x850})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x939>x939</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x939>x939</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x946>x946</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x946>x946</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x946>x946</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x550>x550</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x851><a href=IR.html#x851>x851</a> = SRAMNew(dims=[128],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: xLutSram_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:61:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x479, 0016: x29<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x910>x910</a>, <a href=IR.html#x1041>x1041</a>, <a href=IR.html#x1228>x1228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x851>x851</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1228>x1228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1228>x1228</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1228>x1228</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x479>x479</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1041>x1041</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x910>x910</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x910><a href=IR.html#x910>x910</a> = SRAMBankedWrite(mem=<a href=IR.html#x851>x851</a>,data=[<a href=IR.html#x909>x909</a>],bank=[[0]],ofs=[<a href=IR.html#b906>b906</a>],enss=[[<a href=IR.html#b907>b907</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x913>x913</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x851}, writes={x851})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x910>x910</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x908>x908</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x913>x913</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x913>x913</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x913>x913</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x528>x528</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1041><a href=IR.html#x1041>x1041</a> = SRAMBankedRead(mem=<a href=IR.html#x851>x851</a>,bank=[[0]],ofs=[<a href=IR.html#x1040>x1040</a>],enss=[[<a href=IR.html#b1037>b1037</a>, <a href=IR.html#b937>b937</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:128:57<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1042>x1042</a>, <a href=IR.html#x1052>x1052</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x851})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1041>x1041</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1041>x1041</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1052>x1052</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1052>x1052</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 174<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1052>x1052</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x649>x649</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x852><a href=IR.html#x852>x852</a> = SRAMNew(dims=[128],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: xLutSram_1<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:61:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x479, 0016: x29<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x912>x912</a>, <a href=IR.html#x1058>x1058</a>, <a href=IR.html#x1228>x1228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x852>x852</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1228>x1228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1228>x1228</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1228>x1228</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x479>x479</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1058>x1058</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x912>x912</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x912><a href=IR.html#x912>x912</a> = SRAMBankedWrite(mem=<a href=IR.html#x852>x852</a>,data=[<a href=IR.html#x909>x909</a>],bank=[[0]],ofs=[<a href=IR.html#b906>b906</a>],enss=[[<a href=IR.html#b907>b907</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x913>x913</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x852}, writes={x852})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x912>x912</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x908>x908</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x913>x913</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x913>x913</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x913>x913</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x528>x528</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1058><a href=IR.html#x1058>x1058</a> = SRAMBankedRead(mem=<a href=IR.html#x852>x852</a>,bank=[[0]],ofs=[<a href=IR.html#x1057>x1057</a>],enss=[[]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:141:29<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1059>x1059</a>, <a href=IR.html#x1071>x1071</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x852})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1058>x1058</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1058>x1058</a>, <a href=IR.html#x1057>x1057</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1071>x1071</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1071>x1071</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 190<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1071>x1071</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x665>x665</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x853><a href=IR.html#x853>x853</a> = SRAMNew(dims=[128],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: xLutSram_2<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:61:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x479, 0016: x29<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x911>x911</a>, <a href=IR.html#x1063>x1063</a>, <a href=IR.html#x1228>x1228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x853>x853</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1228>x1228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1228>x1228</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1228>x1228</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x479>x479</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1063>x1063</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x911>x911</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x911><a href=IR.html#x911>x911</a> = SRAMBankedWrite(mem=<a href=IR.html#x853>x853</a>,data=[<a href=IR.html#x909>x909</a>],bank=[[0]],ofs=[<a href=IR.html#b906>b906</a>],enss=[[<a href=IR.html#b907>b907</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x913>x913</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x853}, writes={x853})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x911>x911</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x908>x908</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x913>x913</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x913>x913</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x913>x913</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x528>x528</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1063><a href=IR.html#x1063>x1063</a> = SRAMBankedRead(mem=<a href=IR.html#x853>x853</a>,bank=[[0]],ofs=[<a href=IR.html#x1062>x1062</a>],enss=[[]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:30<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1064>x1064</a>, <a href=IR.html#x1071>x1071</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x853})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1063>x1063</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1063>x1063</a>, <a href=IR.html#x1057>x1057</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1071>x1071</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1071>x1071</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 193<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1071>x1071</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x668>x668</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x854><a href=IR.html#x854>x854</a> = SRAMNew(dims=[128],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: yLutSram_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x480, 0016: x30<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x930>x930</a>, <a href=IR.html#x1060>x1060</a>, <a href=IR.html#x1228>x1228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x854>x854</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1228>x1228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1228>x1228</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1228>x1228</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x480>x480</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1060>x1060</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x930>x930</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x930><a href=IR.html#x930>x930</a> = SRAMBankedWrite(mem=<a href=IR.html#x854>x854</a>,data=[<a href=IR.html#x928>x928</a>],bank=[[0]],ofs=[<a href=IR.html#b925>b925</a>],enss=[[<a href=IR.html#b926>b926</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x931>x931</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x854}, writes={x854})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x930>x930</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x927>x927</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x931>x931</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x931>x931</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x931>x931</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x542>x542</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1060><a href=IR.html#x1060>x1060</a> = SRAMBankedRead(mem=<a href=IR.html#x854>x854</a>,bank=[[0]],ofs=[<a href=IR.html#x1057>x1057</a>],enss=[[]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:142:29<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1061>x1061</a>, <a href=IR.html#x1071>x1071</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x854})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1060>x1060</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1060>x1060</a>, <a href=IR.html#x1057>x1057</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1071>x1071</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1071>x1071</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 191<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1071>x1071</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x666>x666</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x855><a href=IR.html#x855>x855</a> = SRAMNew(dims=[128],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: yLutSram_1<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x480, 0016: x30<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x929>x929</a>, <a href=IR.html#x1065>x1065</a>, <a href=IR.html#x1228>x1228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x855>x855</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1228>x1228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1228>x1228</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1228>x1228</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x480>x480</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1065>x1065</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x929>x929</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x929><a href=IR.html#x929>x929</a> = SRAMBankedWrite(mem=<a href=IR.html#x855>x855</a>,data=[<a href=IR.html#x928>x928</a>],bank=[[0]],ofs=[<a href=IR.html#b925>b925</a>],enss=[[<a href=IR.html#b926>b926</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x931>x931</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x855}, writes={x855})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x929>x929</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x927>x927</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x931>x931</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x931>x931</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x931>x931</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x542>x542</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1065><a href=IR.html#x1065>x1065</a> = SRAMBankedRead(mem=<a href=IR.html#x855>x855</a>,bank=[[0]],ofs=[<a href=IR.html#x1062>x1062</a>],enss=[[]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:144:30<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1066>x1066</a>, <a href=IR.html#x1071>x1071</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x855})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1065>x1065</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1065>x1065</a>, <a href=IR.html#x1057>x1057</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1071>x1071</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1071>x1071</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 194<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1071>x1071</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x669>x669</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x856><a href=IR.html#x856>x856</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x481, 0016: x187<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x867>x867</a>, <a href=IR.html#x871>x871</a>, <a href=IR.html#x895>x895</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x856>x856</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x895>x895</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x895>x895</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x895>x895</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x867>x867</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x867><a href=IR.html#x867>x867</a> = StreamOutBankedWrite(mem=<a href=IR.html#x856>x856</a>,data=[<a href=IR.html#x865>x865</a>],enss=[[<a href=IR.html#x866>x866</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x870>x870</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x856}, writes={x856})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x856>x856</a>, <a href=IR.html#x865>x865</a>, <a href=IR.html#x866>x866</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x867>x867</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x827>x827</a>, <a href=IR.html#x859>x859</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x870>x870</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x870>x870</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 18<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x870>x870</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x492>x492</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x857><a href=IR.html#x857>x857</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x482, 0016: x188<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x869>x869</a>, <a href=IR.html#x874>x874</a>, <a href=IR.html#x895>x895</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x857>x857</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x895>x895</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x895>x895</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x895>x895</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x482>x482</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x874>x874</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x869>x869</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x869><a href=IR.html#x869>x869</a> = FIFOBankedEnq(mem=<a href=IR.html#x857>x857</a>,data=[<a href=IR.html#x868>x868</a>],enss=[[true]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x870>x870</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x857}, writes={x857})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x857>x857</a>, <a href=IR.html#x868>x868</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x869>x869</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x859>x859</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x870>x870</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x870>x870</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x870>x870</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x494>x494</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x874><a href=IR.html#x874>x874</a> = FIFOBankedDeq(mem=<a href=IR.html#x857>x857</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x875>x875</a>, <a href=IR.html#x880>x880</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x857}, writes={x857})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x857>x857</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x874>x874</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x874>x874</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x880>x880</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x880>x880</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 26<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x880>x880</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x499>x499</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x858><a href=IR.html#x858>x858</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x483, 0016: x189<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x871>x871</a>, <a href=IR.html#x890>x890</a>, <a href=IR.html#x895>x895</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x858>x858</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x895>x895</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x895>x895</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 8<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x895>x895</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x890>x890</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x890><a href=IR.html#x890>x890</a> = StreamInBankedRead(mem=<a href=IR.html#x858>x858</a>,enss=[[<a href=IR.html#b885>b885</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x891>x891</a>, <a href=IR.html#x893>x893</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x858}, writes={x858})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x858>x858</a>, <a href=IR.html#b885>b885</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x890>x890</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x890>x890</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x893>x893</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x893>x893</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 39<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x893>x893</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x512>x512</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x872><a href=IR.html#x872>x872</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x497, 0016: x203<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x877>x877</a>, <a href=IR.html#x887>x887</a>, <a href=IR.html#x894>x894</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x872>x872</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x894>x894</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x894>x894</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x894>x894</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x497>x497</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x887>x887</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x877>x877</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x877><a href=IR.html#x877>x877</a> = RegWrite(mem=<a href=IR.html#x872>x872</a>,data=<a href=IR.html#x876>x876</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x880>x880</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x872}, writes={x872})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x872>x872</a>, <a href=IR.html#x876>x876</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x877>x877</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x874>x874</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x880>x880</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x880>x880</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 28<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x880>x880</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x501>x501</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x887><a href=IR.html#x887>x887</a> = RegRead(mem=<a href=IR.html#x872>x872</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x888>x888</a>, <a href=IR.html#x893>x893</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x872})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x872>x872</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x887>x887</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x887>x887</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x893>x893</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x893>x893</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x893>x893</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x509>x509</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x873><a href=IR.html#x873>x873</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x498, 0016: x204<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x879>x879</a>, <a href=IR.html#x1215>x1215</a>, <a href=IR.html#x894>x894</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x873>x873</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x894>x894</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x894>x894</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x894>x894</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x498>x498</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1215>x1215</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x879>x879</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x879><a href=IR.html#x879>x879</a> = RegWrite(mem=<a href=IR.html#x873>x873</a>,data=<a href=IR.html#x878>x878</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x880>x880</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x873}, writes={x873})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x873>x873</a>, <a href=IR.html#x878>x878</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x879>x879</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x874>x874</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x880>x880</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x880>x880</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 30<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x880>x880</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x503>x503</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1215><a href=IR.html#x1215>x1215</a> = RegRead(mem=<a href=IR.html#x873>x873</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x881<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x882>x882</a>, <a href=IR.html#x894>x894</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x873})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1215>x1215</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1215>x1215</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x894>x894</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x893>x893</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x893>x893</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x505>x505</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x896><a href=IR.html#x896>x896</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x517, 0016: x226<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x901>x901</a>, <a href=IR.html#x903>x903</a>, <a href=IR.html#x914>x914</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x896>x896</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x914>x914</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x914>x914</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x914>x914</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x901>x901</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x901><a href=IR.html#x901>x901</a> = StreamOutBankedWrite(mem=<a href=IR.html#x896>x896</a>,data=[<a href=IR.html#x899>x899</a>],enss=[[<a href=IR.html#x900>x900</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x902>x902</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x896}, writes={x896})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x896>x896</a>, <a href=IR.html#x899>x899</a>, <a href=IR.html#x900>x900</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x901>x901</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x902>x902</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x902>x902</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 48<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x902>x902</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x522>x522</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x897><a href=IR.html#x897>x897</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x518, 0016: x227<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x903>x903</a>, <a href=IR.html#x908>x908</a>, <a href=IR.html#x914>x914</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x897>x897</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x914>x914</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x914>x914</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 43<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x914>x914</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x908>x908</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x908><a href=IR.html#x908>x908</a> = StreamInBankedRead(mem=<a href=IR.html#x897>x897</a>,enss=[[<a href=IR.html#b907>b907</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x909>x909</a>, <a href=IR.html#x913>x913</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x897}, writes={x897})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x897>x897</a>, <a href=IR.html#b907>b907</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x908>x908</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x908>x908</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x913>x913</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x913>x913</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 53<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x913>x913</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x527>x527</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x915><a href=IR.html#x915>x915</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x531, 0016: x241<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x920>x920</a>, <a href=IR.html#x922>x922</a>, <a href=IR.html#x932>x932</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x915>x915</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x932>x932</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x932>x932</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x932>x932</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x920>x920</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x920><a href=IR.html#x920>x920</a> = StreamOutBankedWrite(mem=<a href=IR.html#x915>x915</a>,data=[<a href=IR.html#x918>x918</a>],enss=[[<a href=IR.html#x919>x919</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x921>x921</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x915}, writes={x915})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x915>x915</a>, <a href=IR.html#x918>x918</a>, <a href=IR.html#x919>x919</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x920>x920</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x921>x921</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x921>x921</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 62<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x921>x921</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x536>x536</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x916><a href=IR.html#x916>x916</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x532, 0016: x242<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x922>x922</a>, <a href=IR.html#x927>x927</a>, <a href=IR.html#x932>x932</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x916>x916</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x932>x932</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x932>x932</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x932>x932</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x927>x927</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x927><a href=IR.html#x927>x927</a> = StreamInBankedRead(mem=<a href=IR.html#x916>x916</a>,enss=[[<a href=IR.html#b926>b926</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x928>x928</a>, <a href=IR.html#x931>x931</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x916}, writes={x916})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x916>x916</a>, <a href=IR.html#b926>b926</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x927>x927</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x927>x927</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x931>x931</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x931>x931</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 67<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x931>x931</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x541>x541</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x933><a href=IR.html#x933>x933</a> = SRAMNew(dims=[400000],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSram_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:79:32<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x545, 0016: x34<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1137>x1137</a>, <a href=IR.html#x1228>x1228</a>, <a href=IR.html#x1159>x1159</a>, <a href=IR.html#x1153>x1153</a>, <a href=IR.html#x1108>x1108</a>, <a href=IR.html#x1187>x1187</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x933>x933</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1228>x1228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1228>x1228</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1228>x1228</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x545>x545</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1137>x1137</a>, <a href=IR.html#x1153>x1153</a>, <a href=IR.html#x1187>x1187</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1108>x1108</a>, <a href=IR.html#x1159>x1159</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x1108><a href=IR.html#x1108>x1108</a> = SRAMBankedWrite(mem=<a href=IR.html#x933>x933</a>,data=[<a href=IR.html#x1107>x1107</a>],bank=[[0]],ofs=[<a href=IR.html#b936>b936</a>],enss=[[]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:157:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1109>x1109</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x933}, writes={x933})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1108>x1108</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1106>x1106</a>, <a href=IR.html#x1105>x1105</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1109>x1109</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1109>x1109</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 236<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1109>x1109</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x711>x711</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1159><a href=IR.html#x1159>x1159</a> = SRAMBankedWrite(mem=<a href=IR.html#x933>x933</a>,data=[<a href=IR.html#x1158>x1158</a>],bank=[[0]],ofs=[<a href=IR.html#b1151>b1151</a>],enss=[[<a href=IR.html#b1152>b1152</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:181:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1160>x1160</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x933}, writes={x933})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1159>x1159</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1153>x1153</a>, <a href=IR.html#x1155>x1155</a>, <a href=IR.html#x1156>x1156</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1160>x1160</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1160>x1160</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 279<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1160>x1160</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x756>x756</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(3)</th>
<td>
<h3 id=x1137><a href=IR.html#x1137>x1137</a> = SRAMBankedRead(mem=<a href=IR.html#x933>x933</a>,bank=[[0]],ofs=[<a href=IR.html#b1131>b1131</a>],enss=[[<a href=IR.html#x1136>x1136</a>, true, <a href=IR.html#b1132>b1132</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: MemoryDealiasing.scala:32:17<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1138>x1138</a>, <a href=IR.html#x1141>x1141</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x933})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1137>x1137</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1137>x1137</a>, <a href=IR.html#x1134>x1134</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1141>x1141</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1141>x1141</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 265<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1141>x1141</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[3]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x738>x738</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=2,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1153><a href=IR.html#x1153>x1153</a> = SRAMBankedRead(mem=<a href=IR.html#x933>x933</a>,bank=[[0]],ofs=[<a href=IR.html#b1151>b1151</a>],enss=[[<a href=IR.html#b1152>b1152</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:181:33<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1154>x1154</a>, <a href=IR.html#x1160>x1160</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x933})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1153>x1153</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1153>x1153</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1160>x1160</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1160>x1160</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 274<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1160>x1160</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1187><a href=IR.html#x1187>x1187</a> = SRAMBankedRead(mem=<a href=IR.html#x933>x933</a>,bank=[[0]],ofs=[<a href=IR.html#b1181>b1181</a>],enss=[[<a href=IR.html#x1186>x1186</a>, true, <a href=IR.html#b1182>b1182</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: MemoryDealiasing.scala:32:17<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1188>x1188</a>, <a href=IR.html#x1191>x1191</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x933})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1187>x1187</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1187>x1187</a>, <a href=IR.html#x1184>x1184</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1191>x1191</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1191>x1191</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 308<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1191>x1191</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x782>x782</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x938><a href=IR.html#x938>x938</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:25<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x549, 0016: x333<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x945>x945</a>, <a href=IR.html#x959>x959</a>, <a href=IR.html#x996>x996</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x938>x938</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x549>x549</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x959>x959</a>, <a href=IR.html#x996>x996</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x945>x945</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x945><a href=IR.html#x945>x945</a> = RegWrite(mem=<a href=IR.html#x938>x938</a>,data=<a href=IR.html#x944>x944</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:25<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x946>x946</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x938}, writes={x938})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x938>x938</a>, <a href=IR.html#x944>x944</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x945>x945</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x939>x939</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x946>x946</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x946>x946</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 80<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x946>x946</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x555>x555</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x959><a href=IR.html#x959>x959</a> = RegRead(mem=<a href=IR.html#x938>x938</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:25<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x993>x993</a>, <a href=IR.html#x962>x962</a>, <a href=IR.html#x966>x966</a>, <a href=IR.html#x968>x968</a>, <a href=IR.html#x963>x963</a>, <a href=IR.html#x965>x965</a>, <a href=IR.html#x964>x964</a>, <a href=IR.html#x969>x969</a>, <a href=IR.html#x961>x961</a>, <a href=IR.html#x960>x960</a>, <a href=IR.html#x967>x967</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x938})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x938>x938</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x959>x959</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x959>x959</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x993>x993</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x993>x993</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 94<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x993>x993</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x569>x569</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x996><a href=IR.html#x996>x996</a> = RegRead(mem=<a href=IR.html#x938>x938</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:25<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1005>x1005</a>, <a href=IR.html#x1025>x1025</a>, <a href=IR.html#x999>x999</a>, <a href=IR.html#x997>x997</a>, <a href=IR.html#x1003>x1003</a>, <a href=IR.html#x1002>x1002</a>, <a href=IR.html#x1029>x1029</a>, <a href=IR.html#x998>x998</a>, <a href=IR.html#x1001>x1001</a>, <a href=IR.html#x1000>x1000</a>, <a href=IR.html#x1004>x1004</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x938})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x938>x938</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x996>x996</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x996>x996</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1029>x1029</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1029>x1029</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 131<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1029>x1029</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x606>x606</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x947><a href=IR.html#x947>x947</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: decade_calc_reg_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:88:41<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x557, 0016: x44<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x980>x980</a>, <a href=IR.html#x981>x981</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x947>x947</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 81<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>NoWarnWriteRead</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x557>x557</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x981>x981</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x980>x980</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x980><a href=IR.html#x980>x980</a> = RegWrite(mem=<a href=IR.html#x947>x947</a>,data=<a href=IR.html#x979>x979</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:25<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x993>x993</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x947}, writes={x947})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x947>x947</a>, <a href=IR.html#x979>x979</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x980>x980</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x959>x959</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x993>x993</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x993>x993</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 115<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x993>x993</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x590>x590</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x981><a href=IR.html#x981>x981</a> = RegRead(mem=<a href=IR.html#x947>x947</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:114:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x992>x992</a>, <a href=IR.html#x993>x993</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x947})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x947>x947</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x981>x981</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x981>x981</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x993>x993</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x993>x993</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 116<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x993>x993</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x591>x591</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x948><a href=IR.html#x948>x948</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:39<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x558, 0016: x339<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x982>x982</a>, <a href=IR.html#x1024>x1024</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x948>x948</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x558>x558</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1024>x1024</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x982>x982</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x982><a href=IR.html#x982>x982</a> = RegWrite(mem=<a href=IR.html#x948>x948</a>,data=<a href=IR.html#x960>x960</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:39<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x993>x993</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x948}, writes={x948})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x948>x948</a>, <a href=IR.html#x960>x960</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x982>x982</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x959>x959</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x993>x993</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x993>x993</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 117<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x993>x993</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x592>x592</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1024><a href=IR.html#x1024>x1024</a> = RegRead(mem=<a href=IR.html#x948>x948</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:39<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1025>x1025</a>, <a href=IR.html#x1029>x1029</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x948})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x948>x948</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1024>x1024</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1024>x1024</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1029>x1029</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1029>x1029</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 159<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1029>x1029</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x634>x634</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x949><a href=IR.html#x949>x949</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:90:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x559, 0016: x340<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x983>x983</a>, <a href=IR.html#x1022>x1022</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x949>x949</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x559>x559</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1022>x1022</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x983>x983</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x983><a href=IR.html#x983>x983</a> = RegWrite(mem=<a href=IR.html#x949>x949</a>,data=<a href=IR.html#x961>x961</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:90:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x993>x993</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x949}, writes={x949})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x949>x949</a>, <a href=IR.html#x961>x961</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x983>x983</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x959>x959</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x993>x993</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x993>x993</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 118<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x993>x993</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x593>x593</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1022><a href=IR.html#x1022>x1022</a> = RegRead(mem=<a href=IR.html#x949>x949</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:90:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1023>x1023</a>, <a href=IR.html#x1029>x1029</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x949})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x949>x949</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1022>x1022</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1022>x1022</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1029>x1029</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1029>x1029</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 157<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1029>x1029</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x632>x632</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x950><a href=IR.html#x950>x950</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:91:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x560, 0016: x341<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x984>x984</a>, <a href=IR.html#x1020>x1020</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x950>x950</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x560>x560</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1020>x1020</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x984>x984</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x984><a href=IR.html#x984>x984</a> = RegWrite(mem=<a href=IR.html#x950>x950</a>,data=<a href=IR.html#x962>x962</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:91:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x993>x993</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x950}, writes={x950})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x950>x950</a>, <a href=IR.html#x962>x962</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x984>x984</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x959>x959</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x993>x993</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x993>x993</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 119<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x993>x993</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x594>x594</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1020><a href=IR.html#x1020>x1020</a> = RegRead(mem=<a href=IR.html#x950>x950</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:91:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1021>x1021</a>, <a href=IR.html#x1029>x1029</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x950})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x950>x950</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1020>x1020</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1020>x1020</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1029>x1029</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1029>x1029</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 155<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1029>x1029</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x630>x630</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x951><a href=IR.html#x951>x951</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:92:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x561, 0016: x342<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x985>x985</a>, <a href=IR.html#x1018>x1018</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x951>x951</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x561>x561</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1018>x1018</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x985>x985</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x985><a href=IR.html#x985>x985</a> = RegWrite(mem=<a href=IR.html#x951>x951</a>,data=<a href=IR.html#x963>x963</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:92:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x993>x993</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x951}, writes={x951})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x951>x951</a>, <a href=IR.html#x963>x963</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x985>x985</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x959>x959</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x993>x993</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x993>x993</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 120<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x993>x993</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x595>x595</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1018><a href=IR.html#x1018>x1018</a> = RegRead(mem=<a href=IR.html#x951>x951</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:92:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1019>x1019</a>, <a href=IR.html#x1029>x1029</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x951})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x951>x951</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1018>x1018</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1018>x1018</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1029>x1029</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1029>x1029</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 153<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1029>x1029</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x628>x628</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x952><a href=IR.html#x952>x952</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:93:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x562, 0016: x343<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x986>x986</a>, <a href=IR.html#x1016>x1016</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x952>x952</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x562>x562</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1016>x1016</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x986>x986</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x986><a href=IR.html#x986>x986</a> = RegWrite(mem=<a href=IR.html#x952>x952</a>,data=<a href=IR.html#x964>x964</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:93:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x993>x993</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x952}, writes={x952})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x952>x952</a>, <a href=IR.html#x964>x964</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x986>x986</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x959>x959</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x993>x993</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x993>x993</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 121<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x993>x993</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x596>x596</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1016><a href=IR.html#x1016>x1016</a> = RegRead(mem=<a href=IR.html#x952>x952</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:93:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1017>x1017</a>, <a href=IR.html#x1029>x1029</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x952})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x952>x952</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1016>x1016</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1016>x1016</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1029>x1029</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1029>x1029</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 151<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1029>x1029</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x626>x626</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x953><a href=IR.html#x953>x953</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:94:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x563, 0016: x344<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x987>x987</a>, <a href=IR.html#x1014>x1014</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x953>x953</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 87<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x563>x563</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1014>x1014</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x987>x987</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x987><a href=IR.html#x987>x987</a> = RegWrite(mem=<a href=IR.html#x953>x953</a>,data=<a href=IR.html#x965>x965</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:94:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x993>x993</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x953}, writes={x953})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x953>x953</a>, <a href=IR.html#x965>x965</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x987>x987</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x959>x959</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x993>x993</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x993>x993</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x993>x993</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x597>x597</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1014><a href=IR.html#x1014>x1014</a> = RegRead(mem=<a href=IR.html#x953>x953</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:94:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1015>x1015</a>, <a href=IR.html#x1029>x1029</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x953})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x953>x953</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1014>x1014</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1014>x1014</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1029>x1029</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1029>x1029</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 149<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1029>x1029</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x624>x624</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x954><a href=IR.html#x954>x954</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:95:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x564, 0016: x345<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x988>x988</a>, <a href=IR.html#x1012>x1012</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x954>x954</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x564>x564</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1012>x1012</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x988>x988</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x988><a href=IR.html#x988>x988</a> = RegWrite(mem=<a href=IR.html#x954>x954</a>,data=<a href=IR.html#x966>x966</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:95:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x993>x993</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x954}, writes={x954})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x954>x954</a>, <a href=IR.html#x966>x966</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x988>x988</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x959>x959</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x993>x993</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x993>x993</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 123<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x993>x993</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x598>x598</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1012><a href=IR.html#x1012>x1012</a> = RegRead(mem=<a href=IR.html#x954>x954</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:95:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1013>x1013</a>, <a href=IR.html#x1029>x1029</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x954})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x954>x954</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1012>x1012</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1012>x1012</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1029>x1029</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1029>x1029</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 147<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1029>x1029</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x622>x622</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x955><a href=IR.html#x955>x955</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:96:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x565, 0016: x346<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x989>x989</a>, <a href=IR.html#x1010>x1010</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x955>x955</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 89<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x565>x565</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1010>x1010</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x989>x989</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x989><a href=IR.html#x989>x989</a> = RegWrite(mem=<a href=IR.html#x955>x955</a>,data=<a href=IR.html#x967>x967</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:96:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x993>x993</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x955}, writes={x955})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x955>x955</a>, <a href=IR.html#x967>x967</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x989>x989</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x959>x959</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x993>x993</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x993>x993</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 124<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x993>x993</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x599>x599</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1010><a href=IR.html#x1010>x1010</a> = RegRead(mem=<a href=IR.html#x955>x955</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:96:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1011>x1011</a>, <a href=IR.html#x1029>x1029</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x955})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x955>x955</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1010>x1010</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1010>x1010</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1029>x1029</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1029>x1029</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 145<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1029>x1029</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x620>x620</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x956><a href=IR.html#x956>x956</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:97:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x566, 0016: x347<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x990>x990</a>, <a href=IR.html#x1008>x1008</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x956>x956</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 90<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x566>x566</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1008>x1008</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x990>x990</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x990><a href=IR.html#x990>x990</a> = RegWrite(mem=<a href=IR.html#x956>x956</a>,data=<a href=IR.html#x968>x968</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:97:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x993>x993</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x956}, writes={x956})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x956>x956</a>, <a href=IR.html#x968>x968</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x990>x990</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x959>x959</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x993>x993</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x993>x993</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 125<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x993>x993</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x600>x600</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1008><a href=IR.html#x1008>x1008</a> = RegRead(mem=<a href=IR.html#x956>x956</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:97:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1009>x1009</a>, <a href=IR.html#x1029>x1029</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x956})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x956>x956</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1008>x1008</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1008>x1008</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1029>x1029</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1029>x1029</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 143<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1029>x1029</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x618>x618</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x957><a href=IR.html#x957>x957</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:98:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x567, 0016: x348<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x991>x991</a>, <a href=IR.html#x1006>x1006</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x957>x957</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x567>x567</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1006>x1006</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x991>x991</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x991><a href=IR.html#x991>x991</a> = RegWrite(mem=<a href=IR.html#x957>x957</a>,data=<a href=IR.html#x969>x969</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:98:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x993>x993</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x957}, writes={x957})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x957>x957</a>, <a href=IR.html#x969>x969</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x991>x991</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x959>x959</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x993>x993</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x993>x993</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 126<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x993>x993</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x601>x601</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1006><a href=IR.html#x1006>x1006</a> = RegRead(mem=<a href=IR.html#x957>x957</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:98:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1007>x1007</a>, <a href=IR.html#x1029>x1029</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x957})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x957>x957</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1006>x1006</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1006>x1006</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1029>x1029</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1029>x1029</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 141<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1029>x1029</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x616>x616</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x958><a href=IR.html#x958>x958</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:114:42<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x568, 0016: x349<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x992>x992</a>, <a href=IR.html#x1106>x1106</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x958>x958</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 92<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 7<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x568>x568</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1106>x1106</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x992>x992</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x992><a href=IR.html#x992>x992</a> = RegWrite(mem=<a href=IR.html#x958>x958</a>,data=<a href=IR.html#x981>x981</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:114:42<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x993>x993</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x958}, writes={x958})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x958>x958</a>, <a href=IR.html#x981>x981</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x992>x992</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x981>x981</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x993>x993</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x993>x993</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 127<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x993>x993</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x602>x602</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1106><a href=IR.html#x1106>x1106</a> = RegRead(mem=<a href=IR.html#x958>x958</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:114:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1107>x1107</a>, <a href=IR.html#x1109>x1109</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x958})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x958>x958</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1106>x1106</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1106>x1106</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1109>x1109</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1109>x1109</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 234<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1109>x1109</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x709>x709</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(6),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x994><a href=IR.html#x994>x994</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: norm_val_calc_reg_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:101:43<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x604, 0016: x66<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1026>x1026</a>, <a href=IR.html#x1027>x1027</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x994>x994</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 128<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>NoWarnWriteRead</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x604>x604</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1027>x1027</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1026>x1026</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1026><a href=IR.html#x1026>x1026</a> = RegWrite(mem=<a href=IR.html#x994>x994</a>,data=<a href=IR.html#x1025>x1025</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:102:27<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1029>x1029</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x994}, writes={x994})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x994>x994</a>, <a href=IR.html#x1025>x1025</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1026>x1026</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1006>x1006</a>, <a href=IR.html#x1016>x1016</a>, <a href=IR.html#x1008>x1008</a>, <a href=IR.html#x1014>x1014</a>, <a href=IR.html#x1024>x1024</a>, <a href=IR.html#x1020>x1020</a>, <a href=IR.html#x996>x996</a>, <a href=IR.html#x1012>x1012</a>, <a href=IR.html#x1022>x1022</a>, <a href=IR.html#x1010>x1010</a>, <a href=IR.html#x1018>x1018</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1029>x1029</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1029>x1029</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 161<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1029>x1029</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x636>x636</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1027><a href=IR.html#x1027>x1027</a> = RegRead(mem=<a href=IR.html#x994>x994</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:115:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1028>x1028</a>, <a href=IR.html#x1029>x1029</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x994})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x994>x994</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1027>x1027</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1027>x1027</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1029>x1029</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1029>x1029</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 162<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1029>x1029</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x637>x637</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x995><a href=IR.html#x995>x995</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:115:42<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x605, 0016: x373<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1028>x1028</a>, <a href=IR.html#x1043>x1043</a>, <a href=IR.html#x1088>x1088</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x995>x995</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 129<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 5<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x605>x605</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1043>x1043</a>, <a href=IR.html#x1088>x1088</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1028>x1028</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1028><a href=IR.html#x1028>x1028</a> = RegWrite(mem=<a href=IR.html#x995>x995</a>,data=<a href=IR.html#x1027>x1027</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:115:42<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1029>x1029</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x995}, writes={x995})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x995>x995</a>, <a href=IR.html#x1027>x1027</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1028>x1028</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1027>x1027</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1029>x1029</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1029>x1029</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 163<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1029>x1029</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x638>x638</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x1043><a href=IR.html#x1043>x1043</a> = RegRead(mem=<a href=IR.html#x995>x995</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:115:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1044>x1044</a>, <a href=IR.html#x1052>x1052</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x995})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x995>x995</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1043>x1043</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1043>x1043</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1052>x1052</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1052>x1052</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 175<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1052>x1052</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x650>x650</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1088><a href=IR.html#x1088>x1088</a> = RegRead(mem=<a href=IR.html#x995>x995</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:115:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1089>x1089</a>, <a href=IR.html#x1099>x1099</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x995})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1088>x1088</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1088>x1088</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1099>x1099</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1099>x1099</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1099>x1099</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x691>x691</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(4),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1030><a href=IR.html#x1030>x1030</a> = RegNew(init=126)</h3>
<text><strong>Name</strong>: found_idx_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:123:33<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x640, 0016: x89<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1047>x1047</a>, <a href=IR.html#x1057>x1057</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1030>x1030</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 164<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x640>x640</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1057>x1057</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1047>x1047</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1047><a href=IR.html#x1047>x1047</a> = RegWrite(mem=<a href=IR.html#x1030>x1030</a>,data=<a href=IR.html#b1036>b1036</a>,ens=[<a href=IR.html#x1045>x1045</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:129:27<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1052>x1052</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1030}, writes={x1030})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1030>x1030</a>, <a href=IR.html#b1036>b1036</a>, <a href=IR.html#x1045>x1045</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1047>x1047</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1038>x1038</a>, <a href=IR.html#x1043>x1043</a>, <a href=IR.html#x1041>x1041</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1052>x1052</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1052>x1052</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 181<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1052>x1052</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x654>x654</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1057><a href=IR.html#x1057>x1057</a> = RegRead(mem=<a href=IR.html#x1030>x1030</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:140:31<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1058>x1058</a>, <a href=IR.html#x1060>x1060</a>, <a href=IR.html#x1062>x1062</a>, <a href=IR.html#x1071>x1071</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1030})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1030>x1030</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1057>x1057</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1057>x1057</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1071>x1071</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1071>x1071</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 189<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1071>x1071</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x664>x664</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1031><a href=IR.html#x1031>x1031</a> = RegNew(init=false)</h3>
<text><strong>Name</strong>: found_flag_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:124:34<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x641, 0016: x90<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1032>x1032</a>, <a href=IR.html#x1038>x1038</a>, <a href=IR.html#x1048>x1048</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1031>x1031</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 165<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x641>x641</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1038>x1038</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1032>x1032</a>, <a href=IR.html#x1048>x1048</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x1032><a href=IR.html#x1032>x1032</a> = RegWrite(mem=<a href=IR.html#x1031>x1031</a>,data=false,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:125:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1033>x1033</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1031}, writes={x1031})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1031>x1031</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1032>x1032</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1033>x1033</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1033>x1033</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 167<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1033>x1033</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x642>x642</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1048><a href=IR.html#x1048>x1048</a> = RegWrite(mem=<a href=IR.html#x1031>x1031</a>,data=true,ens=[<a href=IR.html#x1045>x1045</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:130:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1052>x1052</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1031}, writes={x1031})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1031>x1031</a>, <a href=IR.html#x1045>x1045</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1048>x1048</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1038>x1038</a>, <a href=IR.html#x1043>x1043</a>, <a href=IR.html#x1041>x1041</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1052>x1052</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1052>x1052</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 182<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1052>x1052</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x655>x655</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1038><a href=IR.html#x1038>x1038</a> = RegRead(mem=<a href=IR.html#x1031>x1031</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:128:29<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1039>x1039</a>, <a href=IR.html#x1052>x1052</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1031})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1031>x1031</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1038>x1038</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1038>x1038</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1052>x1052</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1052>x1052</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 171<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1052>x1052</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x646>x646</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1053><a href=IR.html#x1053>x1053</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:141:29<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x660, 0016: x378<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1067>x1067</a>, <a href=IR.html#x1077>x1077</a>, <a href=IR.html#x1087>x1087</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1053>x1053</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 184<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x660>x660</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1077>x1077</a>, <a href=IR.html#x1087>x1087</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1067>x1067</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1067><a href=IR.html#x1067>x1067</a> = RegWrite(mem=<a href=IR.html#x1053>x1053</a>,data=<a href=IR.html#x1059>x1059</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:141:29<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1071>x1071</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1053}, writes={x1053})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1053>x1053</a>, <a href=IR.html#x1059>x1059</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1067>x1067</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1058>x1058</a>, <a href=IR.html#x1057>x1057</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1071>x1071</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1071>x1071</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 195<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1071>x1071</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x670>x670</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x1077><a href=IR.html#x1077>x1077</a> = RegRead(mem=<a href=IR.html#x1053>x1053</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:141:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1078>x1078</a>, <a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1053})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1053>x1053</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1077>x1077</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1077>x1077</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1084>x1084</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 205<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1084>x1084</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x680>x680</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1087><a href=IR.html#x1087>x1087</a> = RegRead(mem=<a href=IR.html#x1053>x1053</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:141:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1089>x1089</a>, <a href=IR.html#x1099>x1099</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1053})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1087>x1087</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1087>x1087</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1099>x1099</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1099>x1099</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 216<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1099>x1099</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x690>x690</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1054><a href=IR.html#x1054>x1054</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:142:29<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x661, 0016: x379<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1068>x1068</a>, <a href=IR.html#x1091>x1091</a>, <a href=IR.html#x1101>x1101</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1054>x1054</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 185<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x661>x661</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1091>x1091</a>, <a href=IR.html#x1101>x1101</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1068>x1068</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1068><a href=IR.html#x1068>x1068</a> = RegWrite(mem=<a href=IR.html#x1054>x1054</a>,data=<a href=IR.html#x1061>x1061</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:142:29<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1071>x1071</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1054}, writes={x1054})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1054>x1054</a>, <a href=IR.html#x1061>x1061</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1068>x1068</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1060>x1060</a>, <a href=IR.html#x1057>x1057</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1071>x1071</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1071>x1071</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 196<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1071>x1071</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x671>x671</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x1091><a href=IR.html#x1091>x1091</a> = RegRead(mem=<a href=IR.html#x1054>x1054</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:142:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1092>x1092</a>, <a href=IR.html#x1096>x1096</a>, <a href=IR.html#x1099>x1099</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1054})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1091>x1091</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1091>x1091</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1099>x1099</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1099>x1099</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 220<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1099>x1099</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x694>x694</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1101><a href=IR.html#x1101>x1101</a> = RegRead(mem=<a href=IR.html#x1054>x1054</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:142:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1102>x1102</a>, <a href=IR.html#x1103>x1103</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1054})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1101>x1101</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1101>x1101</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1103>x1103</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1103>x1103</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 230<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1103>x1103</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x704>x704</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1055><a href=IR.html#x1055>x1055</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:30<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x662, 0016: x380<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1069>x1069</a>, <a href=IR.html#x1076>x1076</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1055>x1055</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 186<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x662>x662</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1076>x1076</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1069>x1069</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1069><a href=IR.html#x1069>x1069</a> = RegWrite(mem=<a href=IR.html#x1055>x1055</a>,data=<a href=IR.html#x1064>x1064</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:30<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1071>x1071</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1055}, writes={x1055})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1055>x1055</a>, <a href=IR.html#x1064>x1064</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1069>x1069</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1063>x1063</a>, <a href=IR.html#x1057>x1057</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1071>x1071</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1071>x1071</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 197<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1071>x1071</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x672>x672</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1076><a href=IR.html#x1076>x1076</a> = RegRead(mem=<a href=IR.html#x1055>x1055</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1078>x1078</a>, <a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1055})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1055>x1055</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1076>x1076</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1076>x1076</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1084>x1084</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 204<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1084>x1084</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x679>x679</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1056><a href=IR.html#x1056>x1056</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:144:30<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x663, 0016: x381<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1070>x1070</a>, <a href=IR.html#x1090>x1090</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1056>x1056</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 187<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x663>x663</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1090>x1090</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1070>x1070</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1070><a href=IR.html#x1070>x1070</a> = RegWrite(mem=<a href=IR.html#x1056>x1056</a>,data=<a href=IR.html#x1066>x1066</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:144:30<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1071>x1071</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1056}, writes={x1056})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1056>x1056</a>, <a href=IR.html#x1066>x1066</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1070>x1070</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1065>x1065</a>, <a href=IR.html#x1057>x1057</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1071>x1071</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1071>x1071</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 198<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1071>x1071</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x673>x673</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1090><a href=IR.html#x1090>x1090</a> = RegRead(mem=<a href=IR.html#x1056>x1056</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:144:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1092>x1092</a>, <a href=IR.html#x1099>x1099</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1056})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1090>x1090</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1090>x1090</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1099>x1099</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1099>x1099</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1099>x1099</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x693>x693</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1072><a href=IR.html#x1072>x1072</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: log10_of_norm_val_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:147:36<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x675, 0016: x111<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1098>x1098</a>, <a href=IR.html#x1102>x1102</a>, <a href=IR.html#x1105>x1105</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1072>x1072</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 199<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x675>x675</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1105>x1105</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1098>x1098</a>, <a href=IR.html#x1102>x1102</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x1098><a href=IR.html#x1098>x1098</a> = RegWrite(mem=<a href=IR.html#x1072>x1072</a>,data=<a href=IR.html#x1096>x1096</a>,ens=[<a href=IR.html#x1097>x1097</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:151:31<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1099>x1099</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1072}, writes={x1072})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1098>x1098</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1090>x1090</a>, <a href=IR.html#x1097>x1097</a>, <a href=IR.html#x1088>x1088</a>, <a href=IR.html#x1087>x1087</a>, <a href=IR.html#x1094>x1094</a>, <a href=IR.html#x1091>x1091</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1099>x1099</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1099>x1099</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 227<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1099>x1099</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x701>x701</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1102><a href=IR.html#x1102>x1102</a> = RegWrite(mem=<a href=IR.html#x1072>x1072</a>,data=<a href=IR.html#x1101>x1101</a>,ens=[<a href=IR.html#x1100>x1100</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:153:31<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1103>x1103</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1072}, writes={x1072})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1102>x1102</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1101>x1101</a>, <a href=IR.html#x1100>x1100</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1103>x1103</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1103>x1103</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 231<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1103>x1103</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x705>x705</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1105><a href=IR.html#x1105>x1105</a> = RegRead(mem=<a href=IR.html#x1072>x1072</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:157:53<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1107>x1107</a>, <a href=IR.html#x1109>x1109</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1072})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1072>x1072</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1105>x1105</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1105>x1105</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1109>x1109</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1109>x1109</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 233<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1109>x1109</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x708>x708</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1073><a href=IR.html#x1073>x1073</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:148:25<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x676, 0016: x391<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1081>x1081</a>, <a href=IR.html#x1094>x1094</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1073>x1073</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 200<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x676>x676</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1094>x1094</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1081>x1081</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1081><a href=IR.html#x1081>x1081</a> = RegWrite(mem=<a href=IR.html#x1073>x1073</a>,data=<a href=IR.html#x1078>x1078</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:148:25<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1073}, writes={x1073})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1073>x1073</a>, <a href=IR.html#x1078>x1078</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1081>x1081</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1076>x1076</a>, <a href=IR.html#x1077>x1077</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1084>x1084</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 209<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1084>x1084</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x684>x684</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1094><a href=IR.html#x1094>x1094</a> = RegRead(mem=<a href=IR.html#x1073>x1073</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:148:25<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1095>x1095</a>, <a href=IR.html#x1099>x1099</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1073})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1094>x1094</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1094>x1094</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1099>x1099</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1099>x1099</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 223<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1099>x1099</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x697>x697</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1074><a href=IR.html#x1074>x1074</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:16<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x677, 0016: x392<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1082>x1082</a>, <a href=IR.html#x1217>x1217</a>, <a href=IR.html#x1097>x1097</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1074>x1074</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 201<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x677>x677</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1217>x1217</a>, <a href=IR.html#x1097>x1097</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1082>x1082</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1082><a href=IR.html#x1082>x1082</a> = RegWrite(mem=<a href=IR.html#x1074>x1074</a>,data=<a href=IR.html#x1079>x1079</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1074}, writes={x1074})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1074>x1074</a>, <a href=IR.html#x1079>x1079</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1082>x1082</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1076>x1076</a>, <a href=IR.html#x1077>x1077</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1084>x1084</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 210<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1084>x1084</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x685>x685</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x1217><a href=IR.html#x1217>x1217</a> = RegRead(mem=<a href=IR.html#x1074>x1074</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0030: x1086<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1104>x1104</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1074})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1217>x1217</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1217>x1217</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1104>x1104</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1104>x1104</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x689>x689</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1097><a href=IR.html#x1097>x1097</a> = RegRead(mem=<a href=IR.html#x1074>x1074</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1098>x1098</a>, <a href=IR.html#x1099>x1099</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1074})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1097>x1097</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1097>x1097</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1099>x1099</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1099>x1099</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 226<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1099>x1099</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x700>x700</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1075><a href=IR.html#x1075>x1075</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:9<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x678, 0016: x393<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1083>x1083</a>, <a href=IR.html#x1218>x1218</a>, <a href=IR.html#x1100>x1100</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1075>x1075</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1227>x1227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 202<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1227>x1227</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x678>x678</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1218>x1218</a>, <a href=IR.html#x1100>x1100</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1083>x1083</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1083><a href=IR.html#x1083>x1083</a> = RegWrite(mem=<a href=IR.html#x1075>x1075</a>,data=<a href=IR.html#x1080>x1080</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:9<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1075}, writes={x1075})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1075>x1075</a>, <a href=IR.html#x1080>x1080</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1083>x1083</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1076>x1076</a>, <a href=IR.html#x1077>x1077</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1084>x1084</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 211<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1084>x1084</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x686>x686</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x1218><a href=IR.html#x1218>x1218</a> = RegRead(mem=<a href=IR.html#x1075>x1075</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:9<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0030: x1085<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1104>x1104</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1075})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1218>x1218</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1218>x1218</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1227>x1227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1104>x1104</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 212<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1104>x1104</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x688>x688</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1100><a href=IR.html#x1100>x1100</a> = RegRead(mem=<a href=IR.html#x1075>x1075</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:9<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1102>x1102</a>, <a href=IR.html#x1103>x1103</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1075})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1100>x1100</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1100>x1100</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1103>x1103</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1103>x1103</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 229<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1103>x1103</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x703>x703</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1111><a href=IR.html#x1111>x1111</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x714, 0016: x256<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1124>x1124</a>, <a href=IR.html#x1143>x1143</a>, <a href=IR.html#x1148>x1148</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1111>x1111</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1148>x1148</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1148>x1148</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 238<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1148>x1148</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x1124>x1124</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1124><a href=IR.html#x1124>x1124</a> = StreamOutBankedWrite(mem=<a href=IR.html#x1111>x1111</a>,data=[<a href=IR.html#x1122>x1122</a>],enss=[[<a href=IR.html#x1123>x1123</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1127>x1127</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1111}, writes={x1111})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1111>x1111</a>, <a href=IR.html#x1122>x1122</a>, <a href=IR.html#x1123>x1123</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1124>x1124</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x827>x827</a>, <a href=IR.html#x1116>x1116</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1127>x1127</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1127>x1127</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 254<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1127>x1127</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x727>x727</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1112><a href=IR.html#x1112>x1112</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0027: x715, 0016: x257<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1140>x1140</a>, <a href=IR.html#x1143>x1143</a>, <a href=IR.html#x1148>x1148</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1112>x1112</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1148>x1148</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1148>x1148</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 239<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1148>x1148</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x1140>x1140</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1140><a href=IR.html#x1140>x1140</a> = StreamOutBankedWrite(mem=<a href=IR.html#x1112>x1112</a>,data=[<a href=IR.html#x1139>x1139</a>],enss=[[<a href=IR.html#b1132>b1132</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1141>x1141</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1112}, writes={x1112})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1112>x1112</a>, <a href=IR.html#x1139>x1139</a>, <a href=IR.html#b1132>b1132</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1140>x1140</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1137>x1137</a>, <a href=IR.html#x1134>x1134</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1141>x1141</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1141>x1141</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 267<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1141>x1141</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x740>x740</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1113><a href=IR.html#x1113>x1113</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x716, 0016: x258<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1143>x1143</a>, <a href=IR.html#x1144>x1144</a>, <a href=IR.html#x1148>x1148</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1113>x1113</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1148>x1148</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1148>x1148</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 240<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1148>x1148</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x1144>x1144</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1144><a href=IR.html#x1144>x1144</a> = StreamInBankedRead(mem=<a href=IR.html#x1113>x1113</a>,enss=[[]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Vec[Bit]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1146>x1146</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1113}, writes={x1113})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1113>x1113</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1144>x1144</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1144>x1144</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1146>x1146</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1146>x1146</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 270<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1146>x1146</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x744>x744</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1114><a href=IR.html#x1114>x1114</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x717, 0016: x260<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1125>x1125</a>, <a href=IR.html#x1134>x1134</a>, <a href=IR.html#x1142>x1142</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1114>x1114</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1142>x1142</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1142>x1142</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 243<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1142>x1142</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x717>x717</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1134>x1134</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1125>x1125</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1125><a href=IR.html#x1125>x1125</a> = RegWrite(mem=<a href=IR.html#x1114>x1114</a>,data=<a href=IR.html#x1116>x1116</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1127>x1127</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1114}, writes={x1114})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1114>x1114</a>, <a href=IR.html#x1116>x1116</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1125>x1125</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1116>x1116</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1127>x1127</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1127>x1127</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 255<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1127>x1127</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x728>x728</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1134><a href=IR.html#x1134>x1134</a> = RegRead(mem=<a href=IR.html#x1114>x1114</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1135>x1135</a>, <a href=IR.html#x1141>x1141</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1114})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1114>x1114</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1134>x1134</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1134>x1134</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1141>x1141</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1141>x1141</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 262<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1141>x1141</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x735>x735</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1115><a href=IR.html#x1115>x1115</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x718, 0016: x261<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1126>x1126</a>, <a href=IR.html#x1219>x1219</a>, <a href=IR.html#x1142>x1142</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1115>x1115</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1142>x1142</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1142>x1142</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 244<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1142>x1142</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x718>x718</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1219>x1219</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1126>x1126</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1126><a href=IR.html#x1126>x1126</a> = RegWrite(mem=<a href=IR.html#x1115>x1115</a>,data=<a href=IR.html#x1119>x1119</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1127>x1127</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1115}, writes={x1115})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1115>x1115</a>, <a href=IR.html#x1119>x1119</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1126>x1126</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1116>x1116</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1127>x1127</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1127>x1127</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 256<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1127>x1127</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x729>x729</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1219><a href=IR.html#x1219>x1219</a> = RegRead(mem=<a href=IR.html#x1115>x1115</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x1128<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1129>x1129</a>, <a href=IR.html#x1142>x1142</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1115})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1219>x1219</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1219>x1219</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1142>x1142</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1141>x1141</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 257<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1141>x1141</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x731>x731</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1161><a href=IR.html#x1161>x1161</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x758, 0016: x292<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1174>x1174</a>, <a href=IR.html#x1193>x1193</a>, <a href=IR.html#x1198>x1198</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1161>x1161</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1198>x1198</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1198>x1198</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 281<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1198>x1198</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x1174>x1174</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1174><a href=IR.html#x1174>x1174</a> = StreamOutBankedWrite(mem=<a href=IR.html#x1161>x1161</a>,data=[<a href=IR.html#x1172>x1172</a>],enss=[[<a href=IR.html#x1173>x1173</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1177>x1177</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1161}, writes={x1161})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1161>x1161</a>, <a href=IR.html#x1172>x1172</a>, <a href=IR.html#x1173>x1173</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1174>x1174</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x827>x827</a>, <a href=IR.html#x1166>x1166</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1177>x1177</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1177>x1177</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 297<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1177>x1177</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x771>x771</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1162><a href=IR.html#x1162>x1162</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0027: x759, 0016: x293<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1190>x1190</a>, <a href=IR.html#x1193>x1193</a>, <a href=IR.html#x1198>x1198</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1162>x1162</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1198>x1198</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1198>x1198</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 282<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1198>x1198</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x1190>x1190</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1190><a href=IR.html#x1190>x1190</a> = StreamOutBankedWrite(mem=<a href=IR.html#x1162>x1162</a>,data=[<a href=IR.html#x1189>x1189</a>],enss=[[<a href=IR.html#b1182>b1182</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1191>x1191</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1162}, writes={x1162})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1162>x1162</a>, <a href=IR.html#x1189>x1189</a>, <a href=IR.html#b1182>b1182</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1190>x1190</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1187>x1187</a>, <a href=IR.html#x1184>x1184</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1191>x1191</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1191>x1191</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 310<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1191>x1191</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x784>x784</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1163><a href=IR.html#x1163>x1163</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x760, 0016: x294<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1193>x1193</a>, <a href=IR.html#x1194>x1194</a>, <a href=IR.html#x1198>x1198</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1163>x1163</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1198>x1198</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1198>x1198</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 283<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1198>x1198</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x1194>x1194</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1194><a href=IR.html#x1194>x1194</a> = StreamInBankedRead(mem=<a href=IR.html#x1163>x1163</a>,enss=[[]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Vec[Bit]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1196>x1196</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1163}, writes={x1163})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1163>x1163</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1194>x1194</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1194>x1194</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1196>x1196</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1196>x1196</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 313<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1196>x1196</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x788>x788</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1164><a href=IR.html#x1164>x1164</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x761, 0016: x296<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1175>x1175</a>, <a href=IR.html#x1184>x1184</a>, <a href=IR.html#x1192>x1192</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1164>x1164</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1192>x1192</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1192>x1192</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 286<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1192>x1192</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x761>x761</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1184>x1184</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1175>x1175</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1175><a href=IR.html#x1175>x1175</a> = RegWrite(mem=<a href=IR.html#x1164>x1164</a>,data=<a href=IR.html#x1166>x1166</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1177>x1177</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1164}, writes={x1164})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1164>x1164</a>, <a href=IR.html#x1166>x1166</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1175>x1175</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1166>x1166</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1177>x1177</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1177>x1177</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 298<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1177>x1177</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x772>x772</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1184><a href=IR.html#x1184>x1184</a> = RegRead(mem=<a href=IR.html#x1164>x1164</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1185>x1185</a>, <a href=IR.html#x1191>x1191</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1164})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1164>x1164</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1184>x1184</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1184>x1184</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1191>x1191</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1191>x1191</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 305<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1191>x1191</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x779>x779</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1165><a href=IR.html#x1165>x1165</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x762, 0016: x297<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1176>x1176</a>, <a href=IR.html#x1221>x1221</a>, <a href=IR.html#x1192>x1192</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1165>x1165</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1192>x1192</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1192>x1192</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 287<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1192>x1192</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x762>x762</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1221>x1221</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1176>x1176</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1176><a href=IR.html#x1176>x1176</a> = RegWrite(mem=<a href=IR.html#x1165>x1165</a>,data=<a href=IR.html#x1169>x1169</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1177>x1177</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1165}, writes={x1165})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1165>x1165</a>, <a href=IR.html#x1169>x1169</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1176>x1176</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1166>x1166</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1177>x1177</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1177>x1177</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 299<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1177>x1177</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x773>x773</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1221><a href=IR.html#x1221>x1221</a> = RegRead(mem=<a href=IR.html#x1165>x1165</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x1178<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1179>x1179</a>, <a href=IR.html#x1192>x1192</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1165})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1221>x1221</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1221>x1221</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1192>x1192</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1191>x1191</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 300<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1191>x1191</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x775>x775</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
