
all_gaja.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a5c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c8  08006be8  08006be8  00016be8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006eb0  08006eb0  00016eb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006eb8  08006eb8  00016eb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006ebc  08006ebc  00016ebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000000  08006ec0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
  8 .bss          000019c8  200001dc  200001dc  000201dc  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20001ba4  20001ba4  000201dc  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001cb17  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004134  00000000  00000000  0003cd23  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000b18b  00000000  00000000  00040e57  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fa0  00000000  00000000  0004bfe8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001448  00000000  00000000  0004cf88  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00008f40  00000000  00000000  0004e3d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005b2d  00000000  00000000  00057310  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0005ce3d  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003c5c  00000000  00000000  0005cebc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001dc 	.word	0x200001dc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006bcc 	.word	0x08006bcc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001e0 	.word	0x200001e0
 80001c4:	08006bcc 	.word	0x08006bcc

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f092 0f00 	teq	r2, #0
 80004c2:	bf14      	ite	ne
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e720      	b.n	800031c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aedc 	beq.w	80002ca <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6c1      	b.n	80002ca <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2iz>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d215      	bcs.n	8000ade <__aeabi_d2iz+0x36>
 8000ab2:	d511      	bpl.n	8000ad8 <__aeabi_d2iz+0x30>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d912      	bls.n	8000ae4 <__aeabi_d2iz+0x3c>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d105      	bne.n	8000af0 <__aeabi_d2iz+0x48>
 8000ae4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	bf08      	it	eq
 8000aea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_uldivmod>:
 8000af8:	b953      	cbnz	r3, 8000b10 <__aeabi_uldivmod+0x18>
 8000afa:	b94a      	cbnz	r2, 8000b10 <__aeabi_uldivmod+0x18>
 8000afc:	2900      	cmp	r1, #0
 8000afe:	bf08      	it	eq
 8000b00:	2800      	cmpeq	r0, #0
 8000b02:	bf1c      	itt	ne
 8000b04:	f04f 31ff 	movne.w	r1, #4294967295
 8000b08:	f04f 30ff 	movne.w	r0, #4294967295
 8000b0c:	f000 b97a 	b.w	8000e04 <__aeabi_idiv0>
 8000b10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b18:	f000 f806 	bl	8000b28 <__udivmoddi4>
 8000b1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b24:	b004      	add	sp, #16
 8000b26:	4770      	bx	lr

08000b28 <__udivmoddi4>:
 8000b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b2c:	468c      	mov	ip, r1
 8000b2e:	460d      	mov	r5, r1
 8000b30:	4604      	mov	r4, r0
 8000b32:	9e08      	ldr	r6, [sp, #32]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d151      	bne.n	8000bdc <__udivmoddi4+0xb4>
 8000b38:	428a      	cmp	r2, r1
 8000b3a:	4617      	mov	r7, r2
 8000b3c:	d96d      	bls.n	8000c1a <__udivmoddi4+0xf2>
 8000b3e:	fab2 fe82 	clz	lr, r2
 8000b42:	f1be 0f00 	cmp.w	lr, #0
 8000b46:	d00b      	beq.n	8000b60 <__udivmoddi4+0x38>
 8000b48:	f1ce 0c20 	rsb	ip, lr, #32
 8000b4c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000b50:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000b54:	fa02 f70e 	lsl.w	r7, r2, lr
 8000b58:	ea4c 0c05 	orr.w	ip, ip, r5
 8000b5c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b60:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000b64:	0c25      	lsrs	r5, r4, #16
 8000b66:	fbbc f8fa 	udiv	r8, ip, sl
 8000b6a:	fa1f f987 	uxth.w	r9, r7
 8000b6e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000b72:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000b76:	fb08 f309 	mul.w	r3, r8, r9
 8000b7a:	42ab      	cmp	r3, r5
 8000b7c:	d90a      	bls.n	8000b94 <__udivmoddi4+0x6c>
 8000b7e:	19ed      	adds	r5, r5, r7
 8000b80:	f108 32ff 	add.w	r2, r8, #4294967295
 8000b84:	f080 8123 	bcs.w	8000dce <__udivmoddi4+0x2a6>
 8000b88:	42ab      	cmp	r3, r5
 8000b8a:	f240 8120 	bls.w	8000dce <__udivmoddi4+0x2a6>
 8000b8e:	f1a8 0802 	sub.w	r8, r8, #2
 8000b92:	443d      	add	r5, r7
 8000b94:	1aed      	subs	r5, r5, r3
 8000b96:	b2a4      	uxth	r4, r4
 8000b98:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b9c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000ba0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ba4:	fb00 f909 	mul.w	r9, r0, r9
 8000ba8:	45a1      	cmp	r9, r4
 8000baa:	d909      	bls.n	8000bc0 <__udivmoddi4+0x98>
 8000bac:	19e4      	adds	r4, r4, r7
 8000bae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bb2:	f080 810a 	bcs.w	8000dca <__udivmoddi4+0x2a2>
 8000bb6:	45a1      	cmp	r9, r4
 8000bb8:	f240 8107 	bls.w	8000dca <__udivmoddi4+0x2a2>
 8000bbc:	3802      	subs	r0, #2
 8000bbe:	443c      	add	r4, r7
 8000bc0:	eba4 0409 	sub.w	r4, r4, r9
 8000bc4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000bc8:	2100      	movs	r1, #0
 8000bca:	2e00      	cmp	r6, #0
 8000bcc:	d061      	beq.n	8000c92 <__udivmoddi4+0x16a>
 8000bce:	fa24 f40e 	lsr.w	r4, r4, lr
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	6034      	str	r4, [r6, #0]
 8000bd6:	6073      	str	r3, [r6, #4]
 8000bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bdc:	428b      	cmp	r3, r1
 8000bde:	d907      	bls.n	8000bf0 <__udivmoddi4+0xc8>
 8000be0:	2e00      	cmp	r6, #0
 8000be2:	d054      	beq.n	8000c8e <__udivmoddi4+0x166>
 8000be4:	2100      	movs	r1, #0
 8000be6:	e886 0021 	stmia.w	r6, {r0, r5}
 8000bea:	4608      	mov	r0, r1
 8000bec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bf0:	fab3 f183 	clz	r1, r3
 8000bf4:	2900      	cmp	r1, #0
 8000bf6:	f040 808e 	bne.w	8000d16 <__udivmoddi4+0x1ee>
 8000bfa:	42ab      	cmp	r3, r5
 8000bfc:	d302      	bcc.n	8000c04 <__udivmoddi4+0xdc>
 8000bfe:	4282      	cmp	r2, r0
 8000c00:	f200 80fa 	bhi.w	8000df8 <__udivmoddi4+0x2d0>
 8000c04:	1a84      	subs	r4, r0, r2
 8000c06:	eb65 0503 	sbc.w	r5, r5, r3
 8000c0a:	2001      	movs	r0, #1
 8000c0c:	46ac      	mov	ip, r5
 8000c0e:	2e00      	cmp	r6, #0
 8000c10:	d03f      	beq.n	8000c92 <__udivmoddi4+0x16a>
 8000c12:	e886 1010 	stmia.w	r6, {r4, ip}
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	b912      	cbnz	r2, 8000c22 <__udivmoddi4+0xfa>
 8000c1c:	2701      	movs	r7, #1
 8000c1e:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c22:	fab7 fe87 	clz	lr, r7
 8000c26:	f1be 0f00 	cmp.w	lr, #0
 8000c2a:	d134      	bne.n	8000c96 <__udivmoddi4+0x16e>
 8000c2c:	1beb      	subs	r3, r5, r7
 8000c2e:	0c3a      	lsrs	r2, r7, #16
 8000c30:	fa1f fc87 	uxth.w	ip, r7
 8000c34:	2101      	movs	r1, #1
 8000c36:	fbb3 f8f2 	udiv	r8, r3, r2
 8000c3a:	0c25      	lsrs	r5, r4, #16
 8000c3c:	fb02 3318 	mls	r3, r2, r8, r3
 8000c40:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c44:	fb0c f308 	mul.w	r3, ip, r8
 8000c48:	42ab      	cmp	r3, r5
 8000c4a:	d907      	bls.n	8000c5c <__udivmoddi4+0x134>
 8000c4c:	19ed      	adds	r5, r5, r7
 8000c4e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000c52:	d202      	bcs.n	8000c5a <__udivmoddi4+0x132>
 8000c54:	42ab      	cmp	r3, r5
 8000c56:	f200 80d1 	bhi.w	8000dfc <__udivmoddi4+0x2d4>
 8000c5a:	4680      	mov	r8, r0
 8000c5c:	1aed      	subs	r5, r5, r3
 8000c5e:	b2a3      	uxth	r3, r4
 8000c60:	fbb5 f0f2 	udiv	r0, r5, r2
 8000c64:	fb02 5510 	mls	r5, r2, r0, r5
 8000c68:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000c6c:	fb0c fc00 	mul.w	ip, ip, r0
 8000c70:	45a4      	cmp	ip, r4
 8000c72:	d907      	bls.n	8000c84 <__udivmoddi4+0x15c>
 8000c74:	19e4      	adds	r4, r4, r7
 8000c76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7a:	d202      	bcs.n	8000c82 <__udivmoddi4+0x15a>
 8000c7c:	45a4      	cmp	ip, r4
 8000c7e:	f200 80b8 	bhi.w	8000df2 <__udivmoddi4+0x2ca>
 8000c82:	4618      	mov	r0, r3
 8000c84:	eba4 040c 	sub.w	r4, r4, ip
 8000c88:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c8c:	e79d      	b.n	8000bca <__udivmoddi4+0xa2>
 8000c8e:	4631      	mov	r1, r6
 8000c90:	4630      	mov	r0, r6
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	f1ce 0420 	rsb	r4, lr, #32
 8000c9a:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c9e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000ca2:	fa20 f804 	lsr.w	r8, r0, r4
 8000ca6:	0c3a      	lsrs	r2, r7, #16
 8000ca8:	fa25 f404 	lsr.w	r4, r5, r4
 8000cac:	ea48 0803 	orr.w	r8, r8, r3
 8000cb0:	fbb4 f1f2 	udiv	r1, r4, r2
 8000cb4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000cb8:	fb02 4411 	mls	r4, r2, r1, r4
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000cc4:	fb01 f30c 	mul.w	r3, r1, ip
 8000cc8:	42ab      	cmp	r3, r5
 8000cca:	fa00 f40e 	lsl.w	r4, r0, lr
 8000cce:	d909      	bls.n	8000ce4 <__udivmoddi4+0x1bc>
 8000cd0:	19ed      	adds	r5, r5, r7
 8000cd2:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cd6:	f080 808a 	bcs.w	8000dee <__udivmoddi4+0x2c6>
 8000cda:	42ab      	cmp	r3, r5
 8000cdc:	f240 8087 	bls.w	8000dee <__udivmoddi4+0x2c6>
 8000ce0:	3902      	subs	r1, #2
 8000ce2:	443d      	add	r5, r7
 8000ce4:	1aeb      	subs	r3, r5, r3
 8000ce6:	fa1f f588 	uxth.w	r5, r8
 8000cea:	fbb3 f0f2 	udiv	r0, r3, r2
 8000cee:	fb02 3310 	mls	r3, r2, r0, r3
 8000cf2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cf6:	fb00 f30c 	mul.w	r3, r0, ip
 8000cfa:	42ab      	cmp	r3, r5
 8000cfc:	d907      	bls.n	8000d0e <__udivmoddi4+0x1e6>
 8000cfe:	19ed      	adds	r5, r5, r7
 8000d00:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d04:	d26f      	bcs.n	8000de6 <__udivmoddi4+0x2be>
 8000d06:	42ab      	cmp	r3, r5
 8000d08:	d96d      	bls.n	8000de6 <__udivmoddi4+0x2be>
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	443d      	add	r5, r7
 8000d0e:	1aeb      	subs	r3, r5, r3
 8000d10:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d14:	e78f      	b.n	8000c36 <__udivmoddi4+0x10e>
 8000d16:	f1c1 0720 	rsb	r7, r1, #32
 8000d1a:	fa22 f807 	lsr.w	r8, r2, r7
 8000d1e:	408b      	lsls	r3, r1
 8000d20:	fa05 f401 	lsl.w	r4, r5, r1
 8000d24:	ea48 0303 	orr.w	r3, r8, r3
 8000d28:	fa20 fe07 	lsr.w	lr, r0, r7
 8000d2c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000d30:	40fd      	lsrs	r5, r7
 8000d32:	ea4e 0e04 	orr.w	lr, lr, r4
 8000d36:	fbb5 f9fc 	udiv	r9, r5, ip
 8000d3a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000d3e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000d42:	fa1f f883 	uxth.w	r8, r3
 8000d46:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000d4a:	fb09 f408 	mul.w	r4, r9, r8
 8000d4e:	42ac      	cmp	r4, r5
 8000d50:	fa02 f201 	lsl.w	r2, r2, r1
 8000d54:	fa00 fa01 	lsl.w	sl, r0, r1
 8000d58:	d908      	bls.n	8000d6c <__udivmoddi4+0x244>
 8000d5a:	18ed      	adds	r5, r5, r3
 8000d5c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d60:	d243      	bcs.n	8000dea <__udivmoddi4+0x2c2>
 8000d62:	42ac      	cmp	r4, r5
 8000d64:	d941      	bls.n	8000dea <__udivmoddi4+0x2c2>
 8000d66:	f1a9 0902 	sub.w	r9, r9, #2
 8000d6a:	441d      	add	r5, r3
 8000d6c:	1b2d      	subs	r5, r5, r4
 8000d6e:	fa1f fe8e 	uxth.w	lr, lr
 8000d72:	fbb5 f0fc 	udiv	r0, r5, ip
 8000d76:	fb0c 5510 	mls	r5, ip, r0, r5
 8000d7a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000d7e:	fb00 f808 	mul.w	r8, r0, r8
 8000d82:	45a0      	cmp	r8, r4
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x26e>
 8000d86:	18e4      	adds	r4, r4, r3
 8000d88:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d8c:	d229      	bcs.n	8000de2 <__udivmoddi4+0x2ba>
 8000d8e:	45a0      	cmp	r8, r4
 8000d90:	d927      	bls.n	8000de2 <__udivmoddi4+0x2ba>
 8000d92:	3802      	subs	r0, #2
 8000d94:	441c      	add	r4, r3
 8000d96:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d9a:	eba4 0408 	sub.w	r4, r4, r8
 8000d9e:	fba0 8902 	umull	r8, r9, r0, r2
 8000da2:	454c      	cmp	r4, r9
 8000da4:	46c6      	mov	lr, r8
 8000da6:	464d      	mov	r5, r9
 8000da8:	d315      	bcc.n	8000dd6 <__udivmoddi4+0x2ae>
 8000daa:	d012      	beq.n	8000dd2 <__udivmoddi4+0x2aa>
 8000dac:	b156      	cbz	r6, 8000dc4 <__udivmoddi4+0x29c>
 8000dae:	ebba 030e 	subs.w	r3, sl, lr
 8000db2:	eb64 0405 	sbc.w	r4, r4, r5
 8000db6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dba:	40cb      	lsrs	r3, r1
 8000dbc:	431f      	orrs	r7, r3
 8000dbe:	40cc      	lsrs	r4, r1
 8000dc0:	6037      	str	r7, [r6, #0]
 8000dc2:	6074      	str	r4, [r6, #4]
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	e6f8      	b.n	8000bc0 <__udivmoddi4+0x98>
 8000dce:	4690      	mov	r8, r2
 8000dd0:	e6e0      	b.n	8000b94 <__udivmoddi4+0x6c>
 8000dd2:	45c2      	cmp	sl, r8
 8000dd4:	d2ea      	bcs.n	8000dac <__udivmoddi4+0x284>
 8000dd6:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dda:	eb69 0503 	sbc.w	r5, r9, r3
 8000dde:	3801      	subs	r0, #1
 8000de0:	e7e4      	b.n	8000dac <__udivmoddi4+0x284>
 8000de2:	4628      	mov	r0, r5
 8000de4:	e7d7      	b.n	8000d96 <__udivmoddi4+0x26e>
 8000de6:	4640      	mov	r0, r8
 8000de8:	e791      	b.n	8000d0e <__udivmoddi4+0x1e6>
 8000dea:	4681      	mov	r9, r0
 8000dec:	e7be      	b.n	8000d6c <__udivmoddi4+0x244>
 8000dee:	4601      	mov	r1, r0
 8000df0:	e778      	b.n	8000ce4 <__udivmoddi4+0x1bc>
 8000df2:	3802      	subs	r0, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	e745      	b.n	8000c84 <__udivmoddi4+0x15c>
 8000df8:	4608      	mov	r0, r1
 8000dfa:	e708      	b.n	8000c0e <__udivmoddi4+0xe6>
 8000dfc:	f1a8 0802 	sub.w	r8, r8, #2
 8000e00:	443d      	add	r5, r7
 8000e02:	e72b      	b.n	8000c5c <__udivmoddi4+0x134>

08000e04 <__aeabi_idiv0>:
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop

08000e08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e08:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e0a:	4a0e      	ldr	r2, [pc, #56]	; (8000e44 <HAL_InitTick+0x3c>)
 8000e0c:	4b0e      	ldr	r3, [pc, #56]	; (8000e48 <HAL_InitTick+0x40>)
{
 8000e0e:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e10:	7818      	ldrb	r0, [r3, #0]
 8000e12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e16:	fbb3 f3f0 	udiv	r3, r3, r0
 8000e1a:	6810      	ldr	r0, [r2, #0]
 8000e1c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000e20:	f000 fad8 	bl	80013d4 <HAL_SYSTICK_Config>
 8000e24:	4604      	mov	r4, r0
 8000e26:	b958      	cbnz	r0, 8000e40 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e28:	2d0f      	cmp	r5, #15
 8000e2a:	d809      	bhi.n	8000e40 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	4629      	mov	r1, r5
 8000e30:	f04f 30ff 	mov.w	r0, #4294967295
 8000e34:	f000 fa8c 	bl	8001350 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e38:	4b04      	ldr	r3, [pc, #16]	; (8000e4c <HAL_InitTick+0x44>)
 8000e3a:	4620      	mov	r0, r4
 8000e3c:	601d      	str	r5, [r3, #0]
 8000e3e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000e40:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000e42:	bd38      	pop	{r3, r4, r5, pc}
 8000e44:	20000008 	.word	0x20000008
 8000e48:	20000000 	.word	0x20000000
 8000e4c:	20000004 	.word	0x20000004

08000e50 <HAL_Init>:
{
 8000e50:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e52:	4b0b      	ldr	r3, [pc, #44]	; (8000e80 <HAL_Init+0x30>)
 8000e54:	681a      	ldr	r2, [r3, #0]
 8000e56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000e5a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000e62:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000e6a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e6c:	2003      	movs	r0, #3
 8000e6e:	f000 fa5d 	bl	800132c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e72:	2000      	movs	r0, #0
 8000e74:	f7ff ffc8 	bl	8000e08 <HAL_InitTick>
  HAL_MspInit();
 8000e78:	f002 ffdc 	bl	8003e34 <HAL_MspInit>
}
 8000e7c:	2000      	movs	r0, #0
 8000e7e:	bd08      	pop	{r3, pc}
 8000e80:	40023c00 	.word	0x40023c00

08000e84 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000e84:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000e86:	4604      	mov	r4, r0
 8000e88:	2800      	cmp	r0, #0
 8000e8a:	f000 809b 	beq.w	8000fc4 <HAL_ADC_Init+0x140>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000e8e:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8000e90:	b925      	cbnz	r5, 8000e9c <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e92:	f002 fb59 	bl	8003548 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e96:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e98:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000e9c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000e9e:	06db      	lsls	r3, r3, #27
 8000ea0:	f100 808e 	bmi.w	8000fc0 <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ea4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ea6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000eaa:	f023 0302 	bic.w	r3, r3, #2
 8000eae:	f043 0302 	orr.w	r3, r3, #2
 8000eb2:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000eb4:	4b44      	ldr	r3, [pc, #272]	; (8000fc8 <HAL_ADC_Init+0x144>)
 8000eb6:	685a      	ldr	r2, [r3, #4]
 8000eb8:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000ebc:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000ebe:	685a      	ldr	r2, [r3, #4]
 8000ec0:	6861      	ldr	r1, [r4, #4]
 8000ec2:	430a      	orrs	r2, r1
 8000ec4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000ec6:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000ec8:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000eca:	685a      	ldr	r2, [r3, #4]
 8000ecc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000ed0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000ed2:	685a      	ldr	r2, [r3, #4]
 8000ed4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000ed8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000eda:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000edc:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000ede:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000ee2:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000ee4:	685a      	ldr	r2, [r3, #4]
 8000ee6:	430a      	orrs	r2, r1
 8000ee8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000eea:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000eec:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000eee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000ef2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000ef4:	689a      	ldr	r2, [r3, #8]
 8000ef6:	430a      	orrs	r2, r1
 8000ef8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000efa:	4934      	ldr	r1, [pc, #208]	; (8000fcc <HAL_ADC_Init+0x148>)
 8000efc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000efe:	428a      	cmp	r2, r1
 8000f00:	d052      	beq.n	8000fa8 <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000f02:	6899      	ldr	r1, [r3, #8]
 8000f04:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8000f08:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000f0a:	6899      	ldr	r1, [r3, #8]
 8000f0c:	430a      	orrs	r2, r1
 8000f0e:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000f10:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000f12:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000f14:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000f18:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000f1a:	689a      	ldr	r2, [r3, #8]
 8000f1c:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000f1e:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000f20:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000f22:	7e21      	ldrb	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000f24:	f022 0202 	bic.w	r2, r2, #2
 8000f28:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000f2a:	689a      	ldr	r2, [r3, #8]
 8000f2c:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8000f30:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000f32:	f894 2020 	ldrb.w	r2, [r4, #32]
 8000f36:	2a00      	cmp	r2, #0
 8000f38:	d03e      	beq.n	8000fb8 <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000f3a:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000f3c:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000f3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000f42:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000f44:	685a      	ldr	r2, [r3, #4]
 8000f46:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000f4a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000f4c:	685a      	ldr	r2, [r3, #4]
 8000f4e:	3901      	subs	r1, #1
 8000f50:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000f54:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000f56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000f58:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000f5a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000f5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000f60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f62:	3901      	subs	r1, #1
 8000f64:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8000f68:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000f6a:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000f6c:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000f70:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000f74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000f76:	689a      	ldr	r2, [r3, #8]
 8000f78:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8000f7c:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000f7e:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000f80:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000f82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000f86:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000f88:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8000f8a:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000f8c:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8000f90:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8000f92:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8000f94:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000f96:	f023 0303 	bic.w	r3, r3, #3
 8000f9a:	f043 0301 	orr.w	r3, r3, #1
 8000f9e:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8000fa6:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000fa8:	689a      	ldr	r2, [r3, #8]
 8000faa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000fae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000fb0:	689a      	ldr	r2, [r3, #8]
 8000fb2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000fb6:	e7b2      	b.n	8000f1e <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000fb8:	685a      	ldr	r2, [r3, #4]
 8000fba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000fbe:	e7c9      	b.n	8000f54 <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 8000fc0:	2001      	movs	r0, #1
 8000fc2:	e7ed      	b.n	8000fa0 <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 8000fc4:	2001      	movs	r0, #1
}
 8000fc6:	bd38      	pop	{r3, r4, r5, pc}
 8000fc8:	40012300 	.word	0x40012300
 8000fcc:	0f000001 	.word	0x0f000001

08000fd0 <HAL_ADC_Start_IT>:
{
 8000fd0:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000fd6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d067      	beq.n	80010ae <HAL_ADC_Start_IT+0xde>
 8000fde:	2301      	movs	r3, #1
 8000fe0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000fe4:	6803      	ldr	r3, [r0, #0]
 8000fe6:	689a      	ldr	r2, [r3, #8]
 8000fe8:	07d1      	lsls	r1, r2, #31
 8000fea:	d505      	bpl.n	8000ff8 <HAL_ADC_Start_IT+0x28>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000fec:	689a      	ldr	r2, [r3, #8]
 8000fee:	07d2      	lsls	r2, r2, #31
 8000ff0:	d414      	bmi.n	800101c <HAL_ADC_Start_IT+0x4c>
  return HAL_OK;
 8000ff2:	2000      	movs	r0, #0
}
 8000ff4:	b002      	add	sp, #8
 8000ff6:	4770      	bx	lr
    __HAL_ADC_ENABLE(hadc);
 8000ff8:	689a      	ldr	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000ffa:	492e      	ldr	r1, [pc, #184]	; (80010b4 <HAL_ADC_Start_IT+0xe4>)
    __HAL_ADC_ENABLE(hadc);
 8000ffc:	f042 0201 	orr.w	r2, r2, #1
 8001000:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001002:	4a2d      	ldr	r2, [pc, #180]	; (80010b8 <HAL_ADC_Start_IT+0xe8>)
 8001004:	6812      	ldr	r2, [r2, #0]
 8001006:	fbb2 f2f1 	udiv	r2, r2, r1
 800100a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      counter--;
 800100e:	9201      	str	r2, [sp, #4]
    while(counter != 0U)
 8001010:	9a01      	ldr	r2, [sp, #4]
 8001012:	2a00      	cmp	r2, #0
 8001014:	d0ea      	beq.n	8000fec <HAL_ADC_Start_IT+0x1c>
      counter--;
 8001016:	9a01      	ldr	r2, [sp, #4]
 8001018:	3a01      	subs	r2, #1
 800101a:	e7f8      	b.n	800100e <HAL_ADC_Start_IT+0x3e>
    ADC_STATE_CLR_SET(hadc->State,
 800101c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800101e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001022:	f022 0201 	bic.w	r2, r2, #1
 8001026:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800102a:	6402      	str	r2, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800102c:	685a      	ldr	r2, [r3, #4]
 800102e:	0551      	lsls	r1, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001030:	bf41      	itttt	mi
 8001032:	6c02      	ldrmi	r2, [r0, #64]	; 0x40
 8001034:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8001038:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 800103c:	6402      	strmi	r2, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800103e:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001040:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001044:	bf1c      	itt	ne
 8001046:	6c42      	ldrne	r2, [r0, #68]	; 0x44
 8001048:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 800104c:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 800104e:	2200      	movs	r2, #0
 8001050:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001054:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001058:	601a      	str	r2, [r3, #0]
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800105a:	685a      	ldr	r2, [r3, #4]
 800105c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001060:	f042 0220 	orr.w	r2, r2, #32
 8001064:	605a      	str	r2, [r3, #4]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001066:	4a15      	ldr	r2, [pc, #84]	; (80010bc <HAL_ADC_Start_IT+0xec>)
 8001068:	6851      	ldr	r1, [r2, #4]
 800106a:	f011 0f1f 	tst.w	r1, #31
 800106e:	4914      	ldr	r1, [pc, #80]	; (80010c0 <HAL_ADC_Start_IT+0xf0>)
 8001070:	d11a      	bne.n	80010a8 <HAL_ADC_Start_IT+0xd8>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001072:	428b      	cmp	r3, r1
 8001074:	d006      	beq.n	8001084 <HAL_ADC_Start_IT+0xb4>
 8001076:	f501 7180 	add.w	r1, r1, #256	; 0x100
 800107a:	428b      	cmp	r3, r1
 800107c:	d10b      	bne.n	8001096 <HAL_ADC_Start_IT+0xc6>
 800107e:	6852      	ldr	r2, [r2, #4]
 8001080:	06d2      	lsls	r2, r2, #27
 8001082:	d1b6      	bne.n	8000ff2 <HAL_ADC_Start_IT+0x22>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001084:	6898      	ldr	r0, [r3, #8]
 8001086:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800108a:	d1b2      	bne.n	8000ff2 <HAL_ADC_Start_IT+0x22>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800108c:	689a      	ldr	r2, [r3, #8]
 800108e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	e7ae      	b.n	8000ff4 <HAL_ADC_Start_IT+0x24>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001096:	490b      	ldr	r1, [pc, #44]	; (80010c4 <HAL_ADC_Start_IT+0xf4>)
 8001098:	428b      	cmp	r3, r1
 800109a:	d1aa      	bne.n	8000ff2 <HAL_ADC_Start_IT+0x22>
 800109c:	6852      	ldr	r2, [r2, #4]
 800109e:	f002 021f 	and.w	r2, r2, #31
 80010a2:	2a0f      	cmp	r2, #15
 80010a4:	d9ee      	bls.n	8001084 <HAL_ADC_Start_IT+0xb4>
 80010a6:	e7a4      	b.n	8000ff2 <HAL_ADC_Start_IT+0x22>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80010a8:	428b      	cmp	r3, r1
 80010aa:	d1a2      	bne.n	8000ff2 <HAL_ADC_Start_IT+0x22>
 80010ac:	e7ea      	b.n	8001084 <HAL_ADC_Start_IT+0xb4>
  __HAL_LOCK(hadc);
 80010ae:	2002      	movs	r0, #2
 80010b0:	e7a0      	b.n	8000ff4 <HAL_ADC_Start_IT+0x24>
 80010b2:	bf00      	nop
 80010b4:	000f4240 	.word	0x000f4240
 80010b8:	20000008 	.word	0x20000008
 80010bc:	40012300 	.word	0x40012300
 80010c0:	40012000 	.word	0x40012000
 80010c4:	40012200 	.word	0x40012200

080010c8 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 80010c8:	6803      	ldr	r3, [r0, #0]
 80010ca:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80010cc:	4770      	bx	lr

080010ce <HAL_ADC_LevelOutOfWindowCallback>:
 80010ce:	4770      	bx	lr

080010d0 <HAL_ADC_ErrorCallback>:
{
 80010d0:	4770      	bx	lr

080010d2 <HAL_ADC_IRQHandler>:
{
 80010d2:	b538      	push	{r3, r4, r5, lr}
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80010d4:	6803      	ldr	r3, [r0, #0]
 80010d6:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80010d8:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 80010da:	078d      	lsls	r5, r1, #30
{
 80010dc:	4604      	mov	r4, r0
  if(tmp1 && tmp2)
 80010de:	d52b      	bpl.n	8001138 <HAL_ADC_IRQHandler+0x66>
 80010e0:	0690      	lsls	r0, r2, #26
 80010e2:	d529      	bpl.n	8001138 <HAL_ADC_IRQHandler+0x66>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010e4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80010e6:	06d1      	lsls	r1, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80010e8:	bf5e      	ittt	pl
 80010ea:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 80010ec:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 80010f0:	6422      	strpl	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80010f2:	689a      	ldr	r2, [r3, #8]
 80010f4:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80010f8:	d117      	bne.n	800112a <HAL_ADC_IRQHandler+0x58>
 80010fa:	7e22      	ldrb	r2, [r4, #24]
 80010fc:	b9aa      	cbnz	r2, 800112a <HAL_ADC_IRQHandler+0x58>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80010fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001100:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8001104:	d002      	beq.n	800110c <HAL_ADC_IRQHandler+0x3a>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001106:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001108:	0552      	lsls	r2, r2, #21
 800110a:	d40e      	bmi.n	800112a <HAL_ADC_IRQHandler+0x58>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800110c:	685a      	ldr	r2, [r3, #4]
 800110e:	f022 0220 	bic.w	r2, r2, #32
 8001112:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001114:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001116:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800111a:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800111c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800111e:	04db      	lsls	r3, r3, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001120:	bf5e      	ittt	pl
 8001122:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 8001124:	f043 0301 	orrpl.w	r3, r3, #1
 8001128:	6423      	strpl	r3, [r4, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 800112a:	4620      	mov	r0, r4
 800112c:	f002 fbf6 	bl	800391c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001130:	6823      	ldr	r3, [r4, #0]
 8001132:	f06f 0212 	mvn.w	r2, #18
 8001136:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8001138:	6823      	ldr	r3, [r4, #0]
 800113a:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800113c:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 800113e:	074d      	lsls	r5, r1, #29
 8001140:	d532      	bpl.n	80011a8 <HAL_ADC_IRQHandler+0xd6>
 8001142:	0610      	lsls	r0, r2, #24
 8001144:	d530      	bpl.n	80011a8 <HAL_ADC_IRQHandler+0xd6>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001146:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001148:	06d1      	lsls	r1, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800114a:	bf5e      	ittt	pl
 800114c:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 800114e:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 8001152:	6422      	strpl	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001154:	689a      	ldr	r2, [r3, #8]
 8001156:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 800115a:	d11e      	bne.n	800119a <HAL_ADC_IRQHandler+0xc8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800115c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800115e:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8001162:	d002      	beq.n	800116a <HAL_ADC_IRQHandler+0x98>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001164:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001166:	0552      	lsls	r2, r2, #21
 8001168:	d417      	bmi.n	800119a <HAL_ADC_IRQHandler+0xc8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800116a:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800116c:	0555      	lsls	r5, r2, #21
 800116e:	d414      	bmi.n	800119a <HAL_ADC_IRQHandler+0xc8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001170:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001172:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001176:	d110      	bne.n	800119a <HAL_ADC_IRQHandler+0xc8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001178:	7e22      	ldrb	r2, [r4, #24]
 800117a:	b972      	cbnz	r2, 800119a <HAL_ADC_IRQHandler+0xc8>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800117c:	685a      	ldr	r2, [r3, #4]
 800117e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001182:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001184:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001186:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800118a:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800118c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800118e:	05d8      	lsls	r0, r3, #23
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001190:	bf5e      	ittt	pl
 8001192:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 8001194:	f043 0301 	orrpl.w	r3, r3, #1
 8001198:	6423      	strpl	r3, [r4, #64]	; 0x40
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800119a:	4620      	mov	r0, r4
 800119c:	f000 f8c4 	bl	8001328 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80011a0:	6823      	ldr	r3, [r4, #0]
 80011a2:	f06f 020c 	mvn.w	r2, #12
 80011a6:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80011a8:	6823      	ldr	r3, [r4, #0]
 80011aa:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80011ac:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 80011ae:	07c9      	lsls	r1, r1, #31
 80011b0:	d50f      	bpl.n	80011d2 <HAL_ADC_IRQHandler+0x100>
 80011b2:	0655      	lsls	r5, r2, #25
 80011b4:	d50d      	bpl.n	80011d2 <HAL_ADC_IRQHandler+0x100>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	07d8      	lsls	r0, r3, #31
 80011ba:	d50a      	bpl.n	80011d2 <HAL_ADC_IRQHandler+0x100>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80011bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011c2:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80011c4:	4620      	mov	r0, r4
 80011c6:	f7ff ff82 	bl	80010ce <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80011ca:	6823      	ldr	r3, [r4, #0]
 80011cc:	f06f 0201 	mvn.w	r2, #1
 80011d0:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80011d2:	6823      	ldr	r3, [r4, #0]
 80011d4:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80011d6:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 80011d8:	0689      	lsls	r1, r1, #26
 80011da:	d50d      	bpl.n	80011f8 <HAL_ADC_IRQHandler+0x126>
 80011dc:	0152      	lsls	r2, r2, #5
 80011de:	d50b      	bpl.n	80011f8 <HAL_ADC_IRQHandler+0x126>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80011e0:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80011e2:	f06f 0520 	mvn.w	r5, #32
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80011e6:	f042 0202 	orr.w	r2, r2, #2
 80011ea:	6462      	str	r2, [r4, #68]	; 0x44
      HAL_ADC_ErrorCallback(hadc);
 80011ec:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80011ee:	601d      	str	r5, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 80011f0:	f7ff ff6e 	bl	80010d0 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80011f4:	6823      	ldr	r3, [r4, #0]
 80011f6:	601d      	str	r5, [r3, #0]
 80011f8:	bd38      	pop	{r3, r4, r5, pc}
	...

080011fc <HAL_ADC_ConfigChannel>:
{
 80011fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 80011fe:	2300      	movs	r3, #0
 8001200:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001202:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001206:	2b01      	cmp	r3, #1
 8001208:	f000 8083 	beq.w	8001312 <HAL_ADC_ConfigChannel+0x116>
  if (sConfig->Channel > ADC_CHANNEL_9)
 800120c:	680d      	ldr	r5, [r1, #0]
 800120e:	6804      	ldr	r4, [r0, #0]
 8001210:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 8001212:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001214:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 8001216:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 800121a:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 800121c:	d92a      	bls.n	8001274 <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800121e:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 8001222:	68e7      	ldr	r7, [r4, #12]
 8001224:	3b1e      	subs	r3, #30
 8001226:	f04f 0e07 	mov.w	lr, #7
 800122a:	fa0e fe03 	lsl.w	lr, lr, r3
 800122e:	ea27 070e 	bic.w	r7, r7, lr
 8001232:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001234:	68e7      	ldr	r7, [r4, #12]
 8001236:	fa02 f303 	lsl.w	r3, r2, r3
 800123a:	433b      	orrs	r3, r7
 800123c:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 800123e:	684a      	ldr	r2, [r1, #4]
 8001240:	2a06      	cmp	r2, #6
 8001242:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8001246:	d825      	bhi.n	8001294 <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001248:	4413      	add	r3, r2
 800124a:	6b67      	ldr	r7, [r4, #52]	; 0x34
 800124c:	1f59      	subs	r1, r3, #5
 800124e:	231f      	movs	r3, #31
 8001250:	408b      	lsls	r3, r1
 8001252:	ea27 0303 	bic.w	r3, r7, r3
 8001256:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001258:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800125a:	fa06 f101 	lsl.w	r1, r6, r1
 800125e:	4311      	orrs	r1, r2
 8001260:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001262:	4b2d      	ldr	r3, [pc, #180]	; (8001318 <HAL_ADC_ConfigChannel+0x11c>)
 8001264:	429c      	cmp	r4, r3
 8001266:	d034      	beq.n	80012d2 <HAL_ADC_ConfigChannel+0xd6>
  __HAL_UNLOCK(hadc);
 8001268:	2300      	movs	r3, #0
 800126a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800126e:	4618      	mov	r0, r3
}
 8001270:	b003      	add	sp, #12
 8001272:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001274:	6927      	ldr	r7, [r4, #16]
 8001276:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800127a:	f04f 0e07 	mov.w	lr, #7
 800127e:	fa0e fe03 	lsl.w	lr, lr, r3
 8001282:	ea27 070e 	bic.w	r7, r7, lr
 8001286:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001288:	6927      	ldr	r7, [r4, #16]
 800128a:	fa02 f303 	lsl.w	r3, r2, r3
 800128e:	433b      	orrs	r3, r7
 8001290:	6123      	str	r3, [r4, #16]
 8001292:	e7d4      	b.n	800123e <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 8001294:	2a0c      	cmp	r2, #12
 8001296:	d80e      	bhi.n	80012b6 <HAL_ADC_ConfigChannel+0xba>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001298:	4413      	add	r3, r2
 800129a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800129c:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 80012a0:	231f      	movs	r3, #31
 80012a2:	4093      	lsls	r3, r2
 80012a4:	ea21 0303 	bic.w	r3, r1, r3
 80012a8:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80012aa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80012ac:	fa06 f202 	lsl.w	r2, r6, r2
 80012b0:	431a      	orrs	r2, r3
 80012b2:	6322      	str	r2, [r4, #48]	; 0x30
 80012b4:	e7d5      	b.n	8001262 <HAL_ADC_ConfigChannel+0x66>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80012b6:	4413      	add	r3, r2
 80012b8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80012ba:	3b41      	subs	r3, #65	; 0x41
 80012bc:	221f      	movs	r2, #31
 80012be:	409a      	lsls	r2, r3
 80012c0:	ea21 0202 	bic.w	r2, r1, r2
 80012c4:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80012c6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80012c8:	fa06 f103 	lsl.w	r1, r6, r3
 80012cc:	4311      	orrs	r1, r2
 80012ce:	62e1      	str	r1, [r4, #44]	; 0x2c
 80012d0:	e7c7      	b.n	8001262 <HAL_ADC_ConfigChannel+0x66>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80012d2:	2d12      	cmp	r5, #18
 80012d4:	d104      	bne.n	80012e0 <HAL_ADC_ConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80012d6:	4a11      	ldr	r2, [pc, #68]	; (800131c <HAL_ADC_ConfigChannel+0x120>)
 80012d8:	6853      	ldr	r3, [r2, #4]
 80012da:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012de:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80012e0:	f1a5 0310 	sub.w	r3, r5, #16
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d8bf      	bhi.n	8001268 <HAL_ADC_ConfigChannel+0x6c>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80012e8:	4a0c      	ldr	r2, [pc, #48]	; (800131c <HAL_ADC_ConfigChannel+0x120>)
 80012ea:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80012ec:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80012ee:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80012f2:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80012f4:	d1b8      	bne.n	8001268 <HAL_ADC_ConfigChannel+0x6c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80012f6:	4b0a      	ldr	r3, [pc, #40]	; (8001320 <HAL_ADC_ConfigChannel+0x124>)
 80012f8:	4a0a      	ldr	r2, [pc, #40]	; (8001324 <HAL_ADC_ConfigChannel+0x128>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	fbb3 f2f2 	udiv	r2, r3, r2
 8001300:	230a      	movs	r3, #10
 8001302:	4353      	muls	r3, r2
        counter--;
 8001304:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8001306:	9b01      	ldr	r3, [sp, #4]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d0ad      	beq.n	8001268 <HAL_ADC_ConfigChannel+0x6c>
        counter--;
 800130c:	9b01      	ldr	r3, [sp, #4]
 800130e:	3b01      	subs	r3, #1
 8001310:	e7f8      	b.n	8001304 <HAL_ADC_ConfigChannel+0x108>
  __HAL_LOCK(hadc);
 8001312:	2002      	movs	r0, #2
 8001314:	e7ac      	b.n	8001270 <HAL_ADC_ConfigChannel+0x74>
 8001316:	bf00      	nop
 8001318:	40012000 	.word	0x40012000
 800131c:	40012300 	.word	0x40012300
 8001320:	20000008 	.word	0x20000008
 8001324:	000f4240 	.word	0x000f4240

08001328 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001328:	4770      	bx	lr
	...

0800132c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800132c:	4a07      	ldr	r2, [pc, #28]	; (800134c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800132e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001330:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001334:	041b      	lsls	r3, r3, #16
 8001336:	0c1b      	lsrs	r3, r3, #16
 8001338:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800133c:	0200      	lsls	r0, r0, #8
 800133e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001342:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8001346:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001348:	60d3      	str	r3, [r2, #12]
 800134a:	4770      	bx	lr
 800134c:	e000ed00 	.word	0xe000ed00

08001350 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001350:	4b17      	ldr	r3, [pc, #92]	; (80013b0 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001352:	b530      	push	{r4, r5, lr}
 8001354:	68dc      	ldr	r4, [r3, #12]
 8001356:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800135a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800135e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001360:	2b04      	cmp	r3, #4
 8001362:	bf28      	it	cs
 8001364:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001366:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001368:	f04f 0501 	mov.w	r5, #1
 800136c:	fa05 f303 	lsl.w	r3, r5, r3
 8001370:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001374:	bf8c      	ite	hi
 8001376:	3c03      	subhi	r4, #3
 8001378:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800137a:	4019      	ands	r1, r3
 800137c:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800137e:	fa05 f404 	lsl.w	r4, r5, r4
 8001382:	3c01      	subs	r4, #1
 8001384:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8001386:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001388:	ea42 0201 	orr.w	r2, r2, r1
 800138c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001390:	bfad      	iteet	ge
 8001392:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001396:	f000 000f 	andlt.w	r0, r0, #15
 800139a:	4b06      	ldrlt	r3, [pc, #24]	; (80013b4 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800139c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013a0:	bfb5      	itete	lt
 80013a2:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013a4:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013a6:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013a8:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80013ac:	bd30      	pop	{r4, r5, pc}
 80013ae:	bf00      	nop
 80013b0:	e000ed00 	.word	0xe000ed00
 80013b4:	e000ed14 	.word	0xe000ed14

080013b8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80013b8:	2800      	cmp	r0, #0
 80013ba:	db08      	blt.n	80013ce <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013bc:	0942      	lsrs	r2, r0, #5
 80013be:	2301      	movs	r3, #1
 80013c0:	f000 001f 	and.w	r0, r0, #31
 80013c4:	fa03 f000 	lsl.w	r0, r3, r0
 80013c8:	4b01      	ldr	r3, [pc, #4]	; (80013d0 <HAL_NVIC_EnableIRQ+0x18>)
 80013ca:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80013ce:	4770      	bx	lr
 80013d0:	e000e100 	.word	0xe000e100

080013d4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013d4:	3801      	subs	r0, #1
 80013d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80013da:	d20a      	bcs.n	80013f2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013dc:	4b06      	ldr	r3, [pc, #24]	; (80013f8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013de:	4a07      	ldr	r2, [pc, #28]	; (80013fc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013e0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013e2:	21f0      	movs	r1, #240	; 0xf0
 80013e4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013e8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013ea:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013ec:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80013f2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	e000e010 	.word	0xe000e010
 80013fc:	e000ed00 	.word	0xe000ed00

08001400 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001400:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001404:	2b02      	cmp	r3, #2
 8001406:	d003      	beq.n	8001410 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001408:	2380      	movs	r3, #128	; 0x80
 800140a:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 800140c:	2001      	movs	r0, #1
 800140e:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001410:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8001412:	2305      	movs	r3, #5
 8001414:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001418:	6813      	ldr	r3, [r2, #0]
 800141a:	f023 0301 	bic.w	r3, r3, #1
 800141e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8001420:	2000      	movs	r0, #0
}
 8001422:	4770      	bx	lr

08001424 <HAL_DMA_GetState>:
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
  return hdma->State;
 8001424:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 8001428:	4770      	bx	lr
	...

0800142c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800142c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001430:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001432:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001434:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80015e4 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001438:	4a68      	ldr	r2, [pc, #416]	; (80015dc <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800143a:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 80015e8 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800143e:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001440:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8001442:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001446:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8001448:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800144c:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8001450:	45b6      	cmp	lr, r6
 8001452:	f040 80ae 	bne.w	80015b2 <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001456:	684c      	ldr	r4, [r1, #4]
 8001458:	f024 0710 	bic.w	r7, r4, #16
 800145c:	2f02      	cmp	r7, #2
 800145e:	d116      	bne.n	800148e <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8001460:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001464:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001468:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800146c:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001470:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001474:	f04f 0c0f 	mov.w	ip, #15
 8001478:	fa0c fc0b 	lsl.w	ip, ip, fp
 800147c:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001480:	690d      	ldr	r5, [r1, #16]
 8001482:	fa05 f50b 	lsl.w	r5, r5, fp
 8001486:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 800148a:	f8ca 5020 	str.w	r5, [sl, #32]
 800148e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001492:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001494:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001498:	fa05 f50a 	lsl.w	r5, r5, sl
 800149c:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800149e:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80014a2:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014a6:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014aa:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014ac:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014b0:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80014b2:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014b6:	d811      	bhi.n	80014dc <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 80014b8:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014ba:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014be:	68cf      	ldr	r7, [r1, #12]
 80014c0:	fa07 fc0a 	lsl.w	ip, r7, sl
 80014c4:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 80014c8:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80014ca:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014cc:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80014d0:	f3c4 1700 	ubfx	r7, r4, #4, #1
 80014d4:	409f      	lsls	r7, r3
 80014d6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80014da:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80014dc:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80014de:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014e0:	688f      	ldr	r7, [r1, #8]
 80014e2:	fa07 f70a 	lsl.w	r7, r7, sl
 80014e6:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80014e8:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014ea:	00e5      	lsls	r5, r4, #3
 80014ec:	d561      	bpl.n	80015b2 <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ee:	f04f 0b00 	mov.w	fp, #0
 80014f2:	f8cd b00c 	str.w	fp, [sp, #12]
 80014f6:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014fa:	4d39      	ldr	r5, [pc, #228]	; (80015e0 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014fc:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8001500:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8001504:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8001508:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 800150c:	9703      	str	r7, [sp, #12]
 800150e:	9f03      	ldr	r7, [sp, #12]
 8001510:	f023 0703 	bic.w	r7, r3, #3
 8001514:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001518:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800151c:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8001520:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001524:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001528:	f04f 0e0f 	mov.w	lr, #15
 800152c:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001530:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001532:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001536:	d043      	beq.n	80015c0 <HAL_GPIO_Init+0x194>
 8001538:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800153c:	42a8      	cmp	r0, r5
 800153e:	d041      	beq.n	80015c4 <HAL_GPIO_Init+0x198>
 8001540:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001544:	42a8      	cmp	r0, r5
 8001546:	d03f      	beq.n	80015c8 <HAL_GPIO_Init+0x19c>
 8001548:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800154c:	42a8      	cmp	r0, r5
 800154e:	d03d      	beq.n	80015cc <HAL_GPIO_Init+0x1a0>
 8001550:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001554:	42a8      	cmp	r0, r5
 8001556:	d03b      	beq.n	80015d0 <HAL_GPIO_Init+0x1a4>
 8001558:	4548      	cmp	r0, r9
 800155a:	d03b      	beq.n	80015d4 <HAL_GPIO_Init+0x1a8>
 800155c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001560:	42a8      	cmp	r0, r5
 8001562:	d039      	beq.n	80015d8 <HAL_GPIO_Init+0x1ac>
 8001564:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001568:	42a8      	cmp	r0, r5
 800156a:	bf14      	ite	ne
 800156c:	2508      	movne	r5, #8
 800156e:	2507      	moveq	r5, #7
 8001570:	fa05 f50c 	lsl.w	r5, r5, ip
 8001574:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001578:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 800157a:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800157c:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800157e:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001582:	bf0c      	ite	eq
 8001584:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001586:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001588:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 800158a:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800158c:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001590:	bf0c      	ite	eq
 8001592:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001594:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8001596:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001598:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800159a:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800159e:	bf0c      	ite	eq
 80015a0:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80015a2:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80015a4:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80015a6:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015a8:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80015aa:	bf54      	ite	pl
 80015ac:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80015ae:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80015b0:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015b2:	3301      	adds	r3, #1
 80015b4:	2b10      	cmp	r3, #16
 80015b6:	f47f af44 	bne.w	8001442 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80015ba:	b005      	add	sp, #20
 80015bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015c0:	465d      	mov	r5, fp
 80015c2:	e7d5      	b.n	8001570 <HAL_GPIO_Init+0x144>
 80015c4:	2501      	movs	r5, #1
 80015c6:	e7d3      	b.n	8001570 <HAL_GPIO_Init+0x144>
 80015c8:	2502      	movs	r5, #2
 80015ca:	e7d1      	b.n	8001570 <HAL_GPIO_Init+0x144>
 80015cc:	2503      	movs	r5, #3
 80015ce:	e7cf      	b.n	8001570 <HAL_GPIO_Init+0x144>
 80015d0:	2504      	movs	r5, #4
 80015d2:	e7cd      	b.n	8001570 <HAL_GPIO_Init+0x144>
 80015d4:	2505      	movs	r5, #5
 80015d6:	e7cb      	b.n	8001570 <HAL_GPIO_Init+0x144>
 80015d8:	2506      	movs	r5, #6
 80015da:	e7c9      	b.n	8001570 <HAL_GPIO_Init+0x144>
 80015dc:	40013c00 	.word	0x40013c00
 80015e0:	40020000 	.word	0x40020000
 80015e4:	40023800 	.word	0x40023800
 80015e8:	40021400 	.word	0x40021400

080015ec <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015ec:	b10a      	cbz	r2, 80015f2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015ee:	6181      	str	r1, [r0, #24]
 80015f0:	4770      	bx	lr
 80015f2:	0409      	lsls	r1, r1, #16
 80015f4:	e7fb      	b.n	80015ee <HAL_GPIO_WritePin+0x2>

080015f6 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80015f6:	4770      	bx	lr

080015f8 <HAL_GPIO_EXTI_IRQHandler>:
{
 80015f8:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80015fa:	4b04      	ldr	r3, [pc, #16]	; (800160c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80015fc:	6959      	ldr	r1, [r3, #20]
 80015fe:	4201      	tst	r1, r0
 8001600:	d002      	beq.n	8001608 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001602:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001604:	f7ff fff7 	bl	80015f6 <HAL_GPIO_EXTI_Callback>
 8001608:	bd08      	pop	{r3, pc}
 800160a:	bf00      	nop
 800160c:	40013c00 	.word	0x40013c00

08001610 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001610:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001612:	4604      	mov	r4, r0
 8001614:	b908      	cbnz	r0, 800161a <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 8001616:	2001      	movs	r0, #1
 8001618:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800161a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800161e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001622:	b91b      	cbnz	r3, 800162c <HAL_I2C_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001624:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001628:	f002 f914 	bl	8003854 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800162c:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800162e:	2324      	movs	r3, #36	; 0x24
 8001630:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001634:	6813      	ldr	r3, [r2, #0]
 8001636:	f023 0301 	bic.w	r3, r3, #1
 800163a:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800163c:	f001 f87e 	bl	800273c <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001640:	6865      	ldr	r5, [r4, #4]
 8001642:	4b41      	ldr	r3, [pc, #260]	; (8001748 <HAL_I2C_Init+0x138>)
 8001644:	429d      	cmp	r5, r3
 8001646:	d84d      	bhi.n	80016e4 <HAL_I2C_Init+0xd4>
 8001648:	4b40      	ldr	r3, [pc, #256]	; (800174c <HAL_I2C_Init+0x13c>)
 800164a:	4298      	cmp	r0, r3
 800164c:	d9e3      	bls.n	8001616 <HAL_I2C_Init+0x6>
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800164e:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001650:	493f      	ldr	r1, [pc, #252]	; (8001750 <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001652:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8001654:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001658:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800165c:	430b      	orrs	r3, r1
 800165e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001660:	6a13      	ldr	r3, [r2, #32]
 8001662:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001666:	3101      	adds	r1, #1
 8001668:	4319      	orrs	r1, r3
 800166a:	6211      	str	r1, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800166c:	69d1      	ldr	r1, [r2, #28]
 800166e:	4b36      	ldr	r3, [pc, #216]	; (8001748 <HAL_I2C_Init+0x138>)
 8001670:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8001674:	429d      	cmp	r5, r3
 8001676:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800167a:	f100 30ff 	add.w	r0, r0, #4294967295
 800167e:	d848      	bhi.n	8001712 <HAL_I2C_Init+0x102>
 8001680:	006d      	lsls	r5, r5, #1
 8001682:	fbb0 f0f5 	udiv	r0, r0, r5
 8001686:	3001      	adds	r0, #1
 8001688:	f3c0 030b 	ubfx	r3, r0, #0, #12
 800168c:	2b04      	cmp	r3, #4
 800168e:	bf38      	it	cc
 8001690:	2304      	movcc	r3, #4
 8001692:	430b      	orrs	r3, r1
 8001694:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001696:	6811      	ldr	r1, [r2, #0]
 8001698:	6a20      	ldr	r0, [r4, #32]
 800169a:	69e3      	ldr	r3, [r4, #28]
 800169c:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 80016a0:	4303      	orrs	r3, r0
 80016a2:	430b      	orrs	r3, r1
 80016a4:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80016a6:	6891      	ldr	r1, [r2, #8]
 80016a8:	68e0      	ldr	r0, [r4, #12]
 80016aa:	6923      	ldr	r3, [r4, #16]
 80016ac:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 80016b0:	4303      	orrs	r3, r0
 80016b2:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80016b6:	430b      	orrs	r3, r1
 80016b8:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80016ba:	68d1      	ldr	r1, [r2, #12]
 80016bc:	69a0      	ldr	r0, [r4, #24]
 80016be:	6963      	ldr	r3, [r4, #20]
 80016c0:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80016c4:	4303      	orrs	r3, r0
 80016c6:	430b      	orrs	r3, r1
 80016c8:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80016ca:	6813      	ldr	r3, [r2, #0]
 80016cc:	f043 0301 	orr.w	r3, r3, #1
 80016d0:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016d2:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80016d4:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016d6:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80016d8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80016dc:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80016de:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 80016e2:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80016e4:	4b1b      	ldr	r3, [pc, #108]	; (8001754 <HAL_I2C_Init+0x144>)
 80016e6:	4298      	cmp	r0, r3
 80016e8:	d995      	bls.n	8001616 <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80016ea:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80016ec:	4e18      	ldr	r6, [pc, #96]	; (8001750 <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80016ee:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 80016f0:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80016f4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80016f8:	4333      	orrs	r3, r6
 80016fa:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80016fc:	6a13      	ldr	r3, [r2, #32]
 80016fe:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001702:	4371      	muls	r1, r6
 8001704:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001708:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 800170c:	fbb1 f1f6 	udiv	r1, r1, r6
 8001710:	e7a9      	b.n	8001666 <HAL_I2C_Init+0x56>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001712:	68a3      	ldr	r3, [r4, #8]
 8001714:	b953      	cbnz	r3, 800172c <HAL_I2C_Init+0x11c>
 8001716:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800171a:	fbb0 f0f3 	udiv	r0, r0, r3
 800171e:	1c43      	adds	r3, r0, #1
 8001720:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001724:	b16b      	cbz	r3, 8001742 <HAL_I2C_Init+0x132>
 8001726:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800172a:	e7b2      	b.n	8001692 <HAL_I2C_Init+0x82>
 800172c:	2319      	movs	r3, #25
 800172e:	436b      	muls	r3, r5
 8001730:	fbb0 f0f3 	udiv	r0, r0, r3
 8001734:	1c43      	adds	r3, r0, #1
 8001736:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800173a:	b113      	cbz	r3, 8001742 <HAL_I2C_Init+0x132>
 800173c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001740:	e7a7      	b.n	8001692 <HAL_I2C_Init+0x82>
 8001742:	2301      	movs	r3, #1
 8001744:	e7a5      	b.n	8001692 <HAL_I2C_Init+0x82>
 8001746:	bf00      	nop
 8001748:	000186a0 	.word	0x000186a0
 800174c:	001e847f 	.word	0x001e847f
 8001750:	000f4240 	.word	0x000f4240
 8001754:	003d08ff 	.word	0x003d08ff

08001758 <HAL_I2C_MasterTxCpltCallback>:
 8001758:	4770      	bx	lr

0800175a <HAL_I2C_MasterRxCpltCallback>:
 800175a:	4770      	bx	lr

0800175c <HAL_I2C_SlaveTxCpltCallback>:
 800175c:	4770      	bx	lr

0800175e <HAL_I2C_SlaveRxCpltCallback>:
 800175e:	4770      	bx	lr

08001760 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001760:	4770      	bx	lr

08001762 <HAL_I2C_ListenCpltCallback>:
 8001762:	4770      	bx	lr

08001764 <HAL_I2C_MemTxCpltCallback>:
 8001764:	4770      	bx	lr

08001766 <HAL_I2C_MemRxCpltCallback>:
 8001766:	4770      	bx	lr

08001768 <HAL_I2C_ErrorCallback>:
 8001768:	4770      	bx	lr

0800176a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800176a:	4770      	bx	lr

0800176c <I2C_DMAAbort>:
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800176c:	6b80      	ldr	r0, [r0, #56]	; 0x38
  /* Clear Complete callback */
  hi2c->hdmatx->XferCpltCallback = NULL;
  hi2c->hdmarx->XferCpltCallback = NULL;

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800176e:	6802      	ldr	r2, [r0, #0]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001770:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
{
 8001774:	b570      	push	{r4, r5, r6, lr}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001776:	6814      	ldr	r4, [r2, #0]
  hi2c->hdmatx->XferCpltCallback = NULL;
 8001778:	6b46      	ldr	r6, [r0, #52]	; 0x34
  hi2c->hdmarx->XferCpltCallback = NULL;
 800177a:	6b85      	ldr	r5, [r0, #56]	; 0x38
  hi2c->hdmatx->XferCpltCallback = NULL;
 800177c:	2300      	movs	r3, #0
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800177e:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
  hi2c->hdmatx->XferCpltCallback = NULL;
 8001782:	63f3      	str	r3, [r6, #60]	; 0x3c
  hi2c->hdmarx->XferCpltCallback = NULL;
 8001784:	63eb      	str	r3, [r5, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001786:	6014      	str	r4, [r2, #0]

  hi2c->XferCount = 0U;
 8001788:	8543      	strh	r3, [r0, #42]	; 0x2a
  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
  hi2c->hdmarx->XferAbortCallback = NULL;

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800178a:	6814      	ldr	r4, [r2, #0]
  hi2c->hdmatx->XferAbortCallback = NULL;
 800178c:	6533      	str	r3, [r6, #80]	; 0x50
  __HAL_I2C_DISABLE(hi2c);
 800178e:	f024 0401 	bic.w	r4, r4, #1
  hi2c->hdmarx->XferAbortCallback = NULL;
 8001792:	652b      	str	r3, [r5, #80]	; 0x50
  __HAL_I2C_DISABLE(hi2c);
 8001794:	6014      	str	r4, [r2, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001796:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 800179a:	2c60      	cmp	r4, #96	; 0x60
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800179c:	b2c9      	uxtb	r1, r1
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800179e:	d108      	bne.n	80017b2 <I2C_DMAAbort+0x46>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80017a0:	2220      	movs	r2, #32
 80017a2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80017a6:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80017aa:	6403      	str	r3, [r0, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80017ac:	f7ff ffdd 	bl	800176a <HAL_I2C_AbortCpltCallback>
 80017b0:	bd70      	pop	{r4, r5, r6, pc}
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80017b2:	f001 0128 	and.w	r1, r1, #40	; 0x28
 80017b6:	2928      	cmp	r1, #40	; 0x28
 80017b8:	d10d      	bne.n	80017d6 <I2C_DMAAbort+0x6a>
    {
      /* Renable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80017ba:	6814      	ldr	r4, [r2, #0]
 80017bc:	f044 0401 	orr.w	r4, r4, #1
 80017c0:	6014      	str	r4, [r2, #0]

      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80017c2:	6814      	ldr	r4, [r2, #0]
 80017c4:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 80017c8:	6014      	str	r4, [r2, #0]

      /* keep HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_NONE;
 80017ca:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80017cc:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80017d0:	f7ff ffca 	bl	8001768 <HAL_I2C_ErrorCallback>
 80017d4:	bd70      	pop	{r4, r5, r6, pc}
      hi2c->State = HAL_I2C_STATE_READY;
 80017d6:	2220      	movs	r2, #32
 80017d8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80017dc:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 80017e0:	e7f6      	b.n	80017d0 <I2C_DMAAbort+0x64>
	...

080017e4 <I2C_ITError>:
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80017e4:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80017e8:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80017ec:	2b10      	cmp	r3, #16
{
 80017ee:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80017f0:	b2d2      	uxtb	r2, r2
{
 80017f2:	4604      	mov	r4, r0
 80017f4:	6803      	ldr	r3, [r0, #0]
  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80017f6:	d105      	bne.n	8001804 <I2C_ITError+0x20>
 80017f8:	2a22      	cmp	r2, #34	; 0x22
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80017fa:	bf02      	ittt	eq
 80017fc:	6819      	ldreq	r1, [r3, #0]
 80017fe:	f421 6100 	biceq.w	r1, r1, #2048	; 0x800
 8001802:	6019      	streq	r1, [r3, #0]
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001804:	f002 0128 	and.w	r1, r2, #40	; 0x28
 8001808:	2928      	cmp	r1, #40	; 0x28
 800180a:	d13a      	bne.n	8001882 <I2C_ITError+0x9e>
    hi2c->PreviousState = I2C_STATE_NONE;
 800180c:	2200      	movs	r2, #0
 800180e:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8001810:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001814:	685a      	ldr	r2, [r3, #4]
 8001816:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 800181a:	d059      	beq.n	80018d0 <I2C_ITError+0xec>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800181c:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800181e:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8001820:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001824:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8001826:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800182a:	2b01      	cmp	r3, #1
 800182c:	4b3c      	ldr	r3, [pc, #240]	; (8001920 <I2C_ITError+0x13c>)
 800182e:	d035      	beq.n	800189c <I2C_ITError+0xb8>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8001830:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8001832:	f7ff fde5 	bl	8001400 <HAL_DMA_Abort_IT>
 8001836:	b150      	cbz	r0, 800184e <I2C_ITError+0x6a>
        __HAL_I2C_DISABLE(hi2c);
 8001838:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800183a:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 800183c:	6813      	ldr	r3, [r2, #0]
 800183e:	f023 0301 	bic.w	r3, r3, #1
 8001842:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8001844:	2320      	movs	r3, #32
 8001846:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800184a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800184c:	4798      	blx	r3
  CurrentState = hi2c->State;
 800184e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8001852:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001854:	0752      	lsls	r2, r2, #29
  CurrentState = hi2c->State;
 8001856:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8001858:	d512      	bpl.n	8001880 <I2C_ITError+0x9c>
 800185a:	2b28      	cmp	r3, #40	; 0x28
 800185c:	d110      	bne.n	8001880 <I2C_ITError+0x9c>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800185e:	6822      	ldr	r2, [r4, #0]
 8001860:	6853      	ldr	r3, [r2, #4]
 8001862:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001866:	6053      	str	r3, [r2, #4]
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8001868:	4b2e      	ldr	r3, [pc, #184]	; (8001924 <I2C_ITError+0x140>)
 800186a:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State         = HAL_I2C_STATE_READY;
 800186c:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 800186e:	2300      	movs	r3, #0
 8001870:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8001872:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 8001874:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8001878:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 800187c:	f7ff ff71 	bl	8001762 <HAL_I2C_ListenCpltCallback>
 8001880:	bd10      	pop	{r4, pc}
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8001882:	6859      	ldr	r1, [r3, #4]
 8001884:	0509      	lsls	r1, r1, #20
 8001886:	d404      	bmi.n	8001892 <I2C_ITError+0xae>
 8001888:	2a60      	cmp	r2, #96	; 0x60
      hi2c->State = HAL_I2C_STATE_READY;
 800188a:	bf1c      	itt	ne
 800188c:	2220      	movne	r2, #32
 800188e:	f884 203d 	strbne.w	r2, [r4, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 8001892:	2200      	movs	r2, #0
 8001894:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001896:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 800189a:	e7bb      	b.n	8001814 <I2C_ITError+0x30>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800189c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800189e:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80018a0:	f7ff fdae 	bl	8001400 <HAL_DMA_Abort_IT>
 80018a4:	2800      	cmp	r0, #0
 80018a6:	d0d2      	beq.n	800184e <I2C_ITError+0x6a>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80018a8:	6823      	ldr	r3, [r4, #0]
 80018aa:	695a      	ldr	r2, [r3, #20]
 80018ac:	0652      	lsls	r2, r2, #25
 80018ae:	d505      	bpl.n	80018bc <I2C_ITError+0xd8>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80018b0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80018b2:	691b      	ldr	r3, [r3, #16]
 80018b4:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 80018b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80018b8:	3301      	adds	r3, #1
 80018ba:	6263      	str	r3, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 80018bc:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80018be:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 80018c0:	6813      	ldr	r3, [r2, #0]
 80018c2:	f023 0301 	bic.w	r3, r3, #1
 80018c6:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 80018c8:	2320      	movs	r3, #32
 80018ca:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 80018ce:	e7bc      	b.n	800184a <I2C_ITError+0x66>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80018d0:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 80018d4:	2960      	cmp	r1, #96	; 0x60
 80018d6:	d115      	bne.n	8001904 <I2C_ITError+0x120>
    hi2c->State = HAL_I2C_STATE_READY;
 80018d8:	2120      	movs	r1, #32
 80018da:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018de:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80018e0:	695a      	ldr	r2, [r3, #20]
 80018e2:	0650      	lsls	r0, r2, #25
 80018e4:	d505      	bpl.n	80018f2 <I2C_ITError+0x10e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80018e6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80018e8:	691b      	ldr	r3, [r3, #16]
 80018ea:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 80018ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80018ee:	3301      	adds	r3, #1
 80018f0:	6263      	str	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 80018f2:	6822      	ldr	r2, [r4, #0]
 80018f4:	6813      	ldr	r3, [r2, #0]
 80018f6:	f023 0301 	bic.w	r3, r3, #1
 80018fa:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 80018fc:	4620      	mov	r0, r4
 80018fe:	f7ff ff34 	bl	800176a <HAL_I2C_AbortCpltCallback>
 8001902:	e7a4      	b.n	800184e <I2C_ITError+0x6a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8001904:	695a      	ldr	r2, [r3, #20]
 8001906:	0651      	lsls	r1, r2, #25
 8001908:	d505      	bpl.n	8001916 <I2C_ITError+0x132>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800190a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800190c:	691b      	ldr	r3, [r3, #16]
 800190e:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8001910:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001912:	3301      	adds	r3, #1
 8001914:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 8001916:	4620      	mov	r0, r4
 8001918:	f7ff ff26 	bl	8001768 <HAL_I2C_ErrorCallback>
 800191c:	e797      	b.n	800184e <I2C_ITError+0x6a>
 800191e:	bf00      	nop
 8001920:	0800176d 	.word	0x0800176d
 8001924:	ffff0000 	.word	0xffff0000

08001928 <HAL_I2C_EV_IRQHandler>:
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8001928:	6803      	ldr	r3, [r0, #0]
{
 800192a:	b530      	push	{r4, r5, lr}
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800192c:	685a      	ldr	r2, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800192e:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001930:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
{
 8001934:	4604      	mov	r4, r0
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001936:	b2c9      	uxtb	r1, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001938:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800193c:	2910      	cmp	r1, #16
{
 800193e:	b08d      	sub	sp, #52	; 0x34
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001940:	b2c0      	uxtb	r0, r0
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8001942:	d002      	beq.n	800194a <HAL_I2C_EV_IRQHandler+0x22>
 8001944:	2940      	cmp	r1, #64	; 0x40
 8001946:	f040 82b6 	bne.w	8001eb6 <HAL_I2C_EV_IRQHandler+0x58e>
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800194a:	6998      	ldr	r0, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800194c:	6959      	ldr	r1, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800194e:	f011 0f01 	tst.w	r1, #1
 8001952:	d107      	bne.n	8001964 <HAL_I2C_EV_IRQHandler+0x3c>
 8001954:	f5b5 0f2a 	cmp.w	r5, #11141120	; 0xaa0000
 8001958:	d002      	beq.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
 800195a:	f1b5 4f2a 	cmp.w	r5, #2852126720	; 0xaa000000
 800195e:	d152      	bne.n	8001a06 <HAL_I2C_EV_IRQHandler+0xde>
}
 8001960:	b00d      	add	sp, #52	; 0x34
 8001962:	bd30      	pop	{r4, r5, pc}
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001964:	0595      	lsls	r5, r2, #22
 8001966:	d54e      	bpl.n	8001a06 <HAL_I2C_EV_IRQHandler+0xde>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8001968:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800196a:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 800196e:	d10c      	bne.n	800198a <HAL_I2C_EV_IRQHandler+0x62>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8001970:	2201      	movs	r2, #1
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8001972:	62e2      	str	r2, [r4, #44]	; 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001974:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8001978:	2a40      	cmp	r2, #64	; 0x40
 800197a:	d111      	bne.n	80019a0 <HAL_I2C_EV_IRQHandler+0x78>
    if (hi2c->EventCount == 0U)
 800197c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800197e:	b952      	cbnz	r2, 8001996 <HAL_I2C_EV_IRQHandler+0x6e>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8001980:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001982:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8001986:	611a      	str	r2, [r3, #16]
 8001988:	e7ea      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800198a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800198c:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
 8001990:	d1f0      	bne.n	8001974 <HAL_I2C_EV_IRQHandler+0x4c>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8001992:	2208      	movs	r2, #8
 8001994:	e7ed      	b.n	8001972 <HAL_I2C_EV_IRQHandler+0x4a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8001996:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001998:	f042 0201 	orr.w	r2, r2, #1
 800199c:	b2d2      	uxtb	r2, r2
 800199e:	e7f2      	b.n	8001986 <HAL_I2C_EV_IRQHandler+0x5e>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80019a0:	6922      	ldr	r2, [r4, #16]
 80019a2:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80019a6:	d11b      	bne.n	80019e0 <HAL_I2C_EV_IRQHandler+0xb8>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80019a8:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80019ac:	2a21      	cmp	r2, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80019ae:	6c62      	ldr	r2, [r4, #68]	; 0x44
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80019b0:	d112      	bne.n	80019d8 <HAL_I2C_EV_IRQHandler+0xb0>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80019b2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80019b6:	611a      	str	r2, [r3, #16]
      if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 80019b8:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80019ba:	b912      	cbnz	r2, 80019c2 <HAL_I2C_EV_IRQHandler+0x9a>
  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 80019bc:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80019be:	2900      	cmp	r1, #0
 80019c0:	d0ce      	beq.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 80019c2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80019c4:	b91a      	cbnz	r2, 80019ce <HAL_I2C_EV_IRQHandler+0xa6>
 80019c6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80019c8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80019ca:	2a00      	cmp	r2, #0
 80019cc:	d0c8      	beq.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80019ce:	685a      	ldr	r2, [r3, #4]
 80019d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80019d4:	605a      	str	r2, [r3, #4]
 80019d6:	e7c3      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80019d8:	f042 0201 	orr.w	r2, r2, #1
 80019dc:	b2d2      	uxtb	r2, r2
 80019de:	e7ea      	b.n	80019b6 <HAL_I2C_EV_IRQHandler+0x8e>
      if (hi2c->EventCount == 0U)
 80019e0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80019e2:	b932      	cbnz	r2, 80019f2 <HAL_I2C_EV_IRQHandler+0xca>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80019e4:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80019e6:	11d2      	asrs	r2, r2, #7
 80019e8:	f002 0206 	and.w	r2, r2, #6
 80019ec:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 80019f0:	e7c9      	b.n	8001986 <HAL_I2C_EV_IRQHandler+0x5e>
      else if (hi2c->EventCount == 1U)
 80019f2:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80019f4:	2a01      	cmp	r2, #1
 80019f6:	d1b3      	bne.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80019f8:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80019fa:	11d2      	asrs	r2, r2, #7
 80019fc:	f002 0206 	and.w	r2, r2, #6
 8001a00:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 8001a04:	e7bf      	b.n	8001986 <HAL_I2C_EV_IRQHandler+0x5e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001a06:	070d      	lsls	r5, r1, #28
 8001a08:	d503      	bpl.n	8001a12 <HAL_I2C_EV_IRQHandler+0xea>
 8001a0a:	0595      	lsls	r5, r2, #22
 8001a0c:	d501      	bpl.n	8001a12 <HAL_I2C_EV_IRQHandler+0xea>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8001a0e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001a10:	e7e4      	b.n	80019dc <HAL_I2C_EV_IRQHandler+0xb4>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001a12:	078d      	lsls	r5, r1, #30
 8001a14:	f140 80e1 	bpl.w	8001bda <HAL_I2C_EV_IRQHandler+0x2b2>
 8001a18:	0595      	lsls	r5, r2, #22
 8001a1a:	f140 80de 	bpl.w	8001bda <HAL_I2C_EV_IRQHandler+0x2b2>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8001a1e:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8001a22:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8001a24:	6b25      	ldr	r5, [r4, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001a26:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 8001a2a:	2822      	cmp	r0, #34	; 0x22
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8001a2c:	b2c9      	uxtb	r1, r1
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001a2e:	f040 80cc 	bne.w	8001bca <HAL_I2C_EV_IRQHandler+0x2a2>
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8001a32:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8001a34:	b940      	cbnz	r0, 8001a48 <HAL_I2C_EV_IRQHandler+0x120>
 8001a36:	2940      	cmp	r1, #64	; 0x40
 8001a38:	d106      	bne.n	8001a48 <HAL_I2C_EV_IRQHandler+0x120>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a3a:	9001      	str	r0, [sp, #4]
 8001a3c:	695a      	ldr	r2, [r3, #20]
 8001a3e:	9201      	str	r2, [sp, #4]
 8001a40:	699b      	ldr	r3, [r3, #24]
 8001a42:	9301      	str	r3, [sp, #4]
 8001a44:	9b01      	ldr	r3, [sp, #4]
 8001a46:	e78b      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8001a48:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8001a4a:	b981      	cbnz	r1, 8001a6e <HAL_I2C_EV_IRQHandler+0x146>
 8001a4c:	6920      	ldr	r0, [r4, #16]
 8001a4e:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
 8001a52:	d10c      	bne.n	8001a6e <HAL_I2C_EV_IRQHandler+0x146>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a54:	9102      	str	r1, [sp, #8]
 8001a56:	695a      	ldr	r2, [r3, #20]
 8001a58:	9202      	str	r2, [sp, #8]
 8001a5a:	699a      	ldr	r2, [r3, #24]
 8001a5c:	9202      	str	r2, [sp, #8]
 8001a5e:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001a66:	601a      	str	r2, [r3, #0]
            hi2c->EventCount++;
 8001a68:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	e028      	b.n	8001ac0 <HAL_I2C_EV_IRQHandler+0x198>
      if (hi2c->XferCount == 0U)
 8001a6e:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8001a70:	b289      	uxth	r1, r1
 8001a72:	b951      	cbnz	r1, 8001a8a <HAL_I2C_EV_IRQHandler+0x162>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a74:	9103      	str	r1, [sp, #12]
 8001a76:	695a      	ldr	r2, [r3, #20]
 8001a78:	9203      	str	r2, [sp, #12]
 8001a7a:	699a      	ldr	r2, [r3, #24]
 8001a7c:	9203      	str	r2, [sp, #12]
 8001a7e:	9a03      	ldr	r2, [sp, #12]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	e019      	b.n	8001abe <HAL_I2C_EV_IRQHandler+0x196>
      else if (hi2c->XferCount == 1U)
 8001a8a:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8001a8c:	b289      	uxth	r1, r1
 8001a8e:	2901      	cmp	r1, #1
 8001a90:	d14a      	bne.n	8001b28 <HAL_I2C_EV_IRQHandler+0x200>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8001a92:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001a96:	d11c      	bne.n	8001ad2 <HAL_I2C_EV_IRQHandler+0x1aa>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001a9e:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001aa0:	685a      	ldr	r2, [r3, #4]
 8001aa2:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8001aa6:	d00d      	beq.n	8001ac4 <HAL_I2C_EV_IRQHandler+0x19c>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001aae:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	9204      	str	r2, [sp, #16]
 8001ab4:	695a      	ldr	r2, [r3, #20]
 8001ab6:	9204      	str	r2, [sp, #16]
 8001ab8:	699b      	ldr	r3, [r3, #24]
 8001aba:	9304      	str	r3, [sp, #16]
 8001abc:	9b04      	ldr	r3, [sp, #16]
      hi2c->EventCount = 0U;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	6523      	str	r3, [r4, #80]	; 0x50
 8001ac2:	e74d      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ac4:	9205      	str	r2, [sp, #20]
 8001ac6:	695a      	ldr	r2, [r3, #20]
 8001ac8:	9205      	str	r2, [sp, #20]
 8001aca:	699a      	ldr	r2, [r3, #24]
 8001acc:	9205      	str	r2, [sp, #20]
 8001ace:	9a05      	ldr	r2, [sp, #20]
 8001ad0:	e7d6      	b.n	8001a80 <HAL_I2C_EV_IRQHandler+0x158>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8001ad2:	2a08      	cmp	r2, #8
 8001ad4:	d01c      	beq.n	8001b10 <HAL_I2C_EV_IRQHandler+0x1e8>
 8001ad6:	2a20      	cmp	r2, #32
 8001ad8:	d01a      	beq.n	8001b10 <HAL_I2C_EV_IRQHandler+0x1e8>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8001ada:	2d12      	cmp	r5, #18
 8001adc:	d10d      	bne.n	8001afa <HAL_I2C_EV_IRQHandler+0x1d2>
 8001ade:	2a01      	cmp	r2, #1
 8001ae0:	d116      	bne.n	8001b10 <HAL_I2C_EV_IRQHandler+0x1e8>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ae8:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001aea:	2200      	movs	r2, #0
 8001aec:	9206      	str	r2, [sp, #24]
 8001aee:	695a      	ldr	r2, [r3, #20]
 8001af0:	9206      	str	r2, [sp, #24]
 8001af2:	699b      	ldr	r3, [r3, #24]
 8001af4:	9306      	str	r3, [sp, #24]
 8001af6:	9b06      	ldr	r3, [sp, #24]
 8001af8:	e7e1      	b.n	8001abe <HAL_I2C_EV_IRQHandler+0x196>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8001afa:	2a10      	cmp	r2, #16
 8001afc:	d8f1      	bhi.n	8001ae2 <HAL_I2C_EV_IRQHandler+0x1ba>
 8001afe:	498e      	ldr	r1, [pc, #568]	; (8001d38 <HAL_I2C_EV_IRQHandler+0x410>)
 8001b00:	fa21 f202 	lsr.w	r2, r1, r2
 8001b04:	07d0      	lsls	r0, r2, #31
 8001b06:	d5ec      	bpl.n	8001ae2 <HAL_I2C_EV_IRQHandler+0x1ba>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001b0e:	e7eb      	b.n	8001ae8 <HAL_I2C_EV_IRQHandler+0x1c0>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b16:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b18:	2200      	movs	r2, #0
 8001b1a:	9207      	str	r2, [sp, #28]
 8001b1c:	695a      	ldr	r2, [r3, #20]
 8001b1e:	9207      	str	r2, [sp, #28]
 8001b20:	699a      	ldr	r2, [r3, #24]
 8001b22:	9207      	str	r2, [sp, #28]
 8001b24:	9a07      	ldr	r2, [sp, #28]
 8001b26:	e7ab      	b.n	8001a80 <HAL_I2C_EV_IRQHandler+0x158>
      else if (hi2c->XferCount == 2U)
 8001b28:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8001b2a:	b289      	uxth	r1, r1
 8001b2c:	2902      	cmp	r1, #2
 8001b2e:	d12c      	bne.n	8001b8a <HAL_I2C_EV_IRQHandler+0x262>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8001b30:	2a10      	cmp	r2, #16
 8001b32:	d803      	bhi.n	8001b3c <HAL_I2C_EV_IRQHandler+0x214>
 8001b34:	4980      	ldr	r1, [pc, #512]	; (8001d38 <HAL_I2C_EV_IRQHandler+0x410>)
 8001b36:	40d1      	lsrs	r1, r2
 8001b38:	07c9      	lsls	r1, r1, #31
 8001b3a:	d422      	bmi.n	8001b82 <HAL_I2C_EV_IRQHandler+0x25a>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b3c:	6819      	ldr	r1, [r3, #0]
 8001b3e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8001b42:	6019      	str	r1, [r3, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001b44:	6819      	ldr	r1, [r3, #0]
 8001b46:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b4a:	6019      	str	r1, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8001b4c:	6859      	ldr	r1, [r3, #4]
 8001b4e:	050d      	lsls	r5, r1, #20
 8001b50:	d50f      	bpl.n	8001b72 <HAL_I2C_EV_IRQHandler+0x24a>
 8001b52:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001b56:	d008      	beq.n	8001b6a <HAL_I2C_EV_IRQHandler+0x242>
 8001b58:	1e51      	subs	r1, r2, #1
 8001b5a:	291f      	cmp	r1, #31
 8001b5c:	bf9d      	ittte	ls
 8001b5e:	4a77      	ldrls	r2, [pc, #476]	; (8001d3c <HAL_I2C_EV_IRQHandler+0x414>)
 8001b60:	40ca      	lsrls	r2, r1
 8001b62:	43d2      	mvnls	r2, r2
 8001b64:	2201      	movhi	r2, #1
 8001b66:	07d0      	lsls	r0, r2, #31
 8001b68:	d403      	bmi.n	8001b72 <HAL_I2C_EV_IRQHandler+0x24a>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8001b6a:	685a      	ldr	r2, [r3, #4]
 8001b6c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001b70:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b72:	2200      	movs	r2, #0
 8001b74:	9208      	str	r2, [sp, #32]
 8001b76:	695a      	ldr	r2, [r3, #20]
 8001b78:	9208      	str	r2, [sp, #32]
 8001b7a:	699b      	ldr	r3, [r3, #24]
 8001b7c:	9308      	str	r3, [sp, #32]
 8001b7e:	9b08      	ldr	r3, [sp, #32]
 8001b80:	e79d      	b.n	8001abe <HAL_I2C_EV_IRQHandler+0x196>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b82:	6819      	ldr	r1, [r3, #0]
 8001b84:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8001b88:	e7df      	b.n	8001b4a <HAL_I2C_EV_IRQHandler+0x222>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b8a:	6819      	ldr	r1, [r3, #0]
 8001b8c:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8001b90:	6019      	str	r1, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8001b92:	6859      	ldr	r1, [r3, #4]
 8001b94:	0509      	lsls	r1, r1, #20
 8001b96:	d510      	bpl.n	8001bba <HAL_I2C_EV_IRQHandler+0x292>
 8001b98:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001b9c:	d009      	beq.n	8001bb2 <HAL_I2C_EV_IRQHandler+0x28a>
 8001b9e:	3a01      	subs	r2, #1
 8001ba0:	2a1f      	cmp	r2, #31
 8001ba2:	bf9d      	ittte	ls
 8001ba4:	4965      	ldrls	r1, [pc, #404]	; (8001d3c <HAL_I2C_EV_IRQHandler+0x414>)
 8001ba6:	fa21 f202 	lsrls.w	r2, r1, r2
 8001baa:	43d2      	mvnls	r2, r2
 8001bac:	2201      	movhi	r2, #1
 8001bae:	07d2      	lsls	r2, r2, #31
 8001bb0:	d403      	bmi.n	8001bba <HAL_I2C_EV_IRQHandler+0x292>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8001bb2:	685a      	ldr	r2, [r3, #4]
 8001bb4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001bb8:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bba:	2200      	movs	r2, #0
 8001bbc:	9209      	str	r2, [sp, #36]	; 0x24
 8001bbe:	695a      	ldr	r2, [r3, #20]
 8001bc0:	9209      	str	r2, [sp, #36]	; 0x24
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	9309      	str	r3, [sp, #36]	; 0x24
 8001bc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001bc8:	e779      	b.n	8001abe <HAL_I2C_EV_IRQHandler+0x196>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bca:	2200      	movs	r2, #0
 8001bcc:	920a      	str	r2, [sp, #40]	; 0x28
 8001bce:	695a      	ldr	r2, [r3, #20]
 8001bd0:	920a      	str	r2, [sp, #40]	; 0x28
 8001bd2:	699b      	ldr	r3, [r3, #24]
 8001bd4:	930a      	str	r3, [sp, #40]	; 0x28
 8001bd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001bd8:	e6c2      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8001bda:	f010 0f04 	tst.w	r0, #4
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001bde:	6858      	ldr	r0, [r3, #4]
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8001be0:	f000 80ae 	beq.w	8001d40 <HAL_I2C_EV_IRQHandler+0x418>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001be4:	0505      	lsls	r5, r0, #20
 8001be6:	f53f aebb 	bmi.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001bea:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001bee:	f001 0104 	and.w	r1, r1, #4
 8001bf2:	d069      	beq.n	8001cc8 <HAL_I2C_EV_IRQHandler+0x3a0>
 8001bf4:	0550      	lsls	r0, r2, #21
 8001bf6:	d567      	bpl.n	8001cc8 <HAL_I2C_EV_IRQHandler+0x3a0>
 8001bf8:	2900      	cmp	r1, #0
 8001bfa:	d165      	bne.n	8001cc8 <HAL_I2C_EV_IRQHandler+0x3a0>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001bfc:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001c00:	8d25      	ldrh	r5, [r4, #40]	; 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001c02:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8001c06:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001c08:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001c0a:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001c0c:	b9c5      	cbnz	r5, 8001c40 <HAL_I2C_EV_IRQHandler+0x318>
 8001c0e:	2a21      	cmp	r2, #33	; 0x21
 8001c10:	d118      	bne.n	8001c44 <HAL_I2C_EV_IRQHandler+0x31c>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001c12:	2808      	cmp	r0, #8
 8001c14:	d078      	beq.n	8001d08 <HAL_I2C_EV_IRQHandler+0x3e0>
 8001c16:	2820      	cmp	r0, #32
 8001c18:	d076      	beq.n	8001d08 <HAL_I2C_EV_IRQHandler+0x3e0>
 8001c1a:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8001c1e:	d073      	beq.n	8001d08 <HAL_I2C_EV_IRQHandler+0x3e0>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001c20:	685a      	ldr	r2, [r3, #4]
 8001c22:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001c26:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001c28:	2311      	movs	r3, #17
 8001c2a:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8001c32:	2320      	movs	r3, #32
 8001c34:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8001c38:	4620      	mov	r0, r4
 8001c3a:	f7ff fd8d 	bl	8001758 <HAL_I2C_MasterTxCpltCallback>
 8001c3e:	e68f      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8001c40:	2a21      	cmp	r2, #33	; 0x21
 8001c42:	d005      	beq.n	8001c50 <HAL_I2C_EV_IRQHandler+0x328>
 8001c44:	2940      	cmp	r1, #64	; 0x40
 8001c46:	f47f ae8b 	bne.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8001c4a:	2a22      	cmp	r2, #34	; 0x22
 8001c4c:	f47f ae88 	bne.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->XferCount == 0U)
 8001c50:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001c52:	b292      	uxth	r2, r2
 8001c54:	b91a      	cbnz	r2, 8001c5e <HAL_I2C_EV_IRQHandler+0x336>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001c56:	685a      	ldr	r2, [r3, #4]
 8001c58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c5c:	e6ba      	b.n	80019d4 <HAL_I2C_EV_IRQHandler+0xac>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001c5e:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8001c62:	2a40      	cmp	r2, #64	; 0x40
 8001c64:	d126      	bne.n	8001cb4 <HAL_I2C_EV_IRQHandler+0x38c>
        if (hi2c->EventCount == 0U)
 8001c66:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001c68:	b962      	cbnz	r2, 8001c84 <HAL_I2C_EV_IRQHandler+0x35c>
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8001c6a:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8001c6c:	2a01      	cmp	r2, #1
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001c6e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8001c70:	d104      	bne.n	8001c7c <HAL_I2C_EV_IRQHandler+0x354>
 8001c72:	b2d2      	uxtb	r2, r2
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001c74:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2U;
 8001c76:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001c78:	3302      	adds	r3, #2
 8001c7a:	e721      	b.n	8001ac0 <HAL_I2C_EV_IRQHandler+0x198>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8001c7c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001c80:	611a      	str	r2, [r3, #16]
 8001c82:	e6f1      	b.n	8001a68 <HAL_I2C_EV_IRQHandler+0x140>
        else if (hi2c->EventCount == 1U)
 8001c84:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001c86:	2a01      	cmp	r2, #1
 8001c88:	d102      	bne.n	8001c90 <HAL_I2C_EV_IRQHandler+0x368>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001c8a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001c8c:	b2d2      	uxtb	r2, r2
 8001c8e:	e7f7      	b.n	8001c80 <HAL_I2C_EV_IRQHandler+0x358>
        else if (hi2c->EventCount == 2U)
 8001c90:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001c92:	2a02      	cmp	r2, #2
 8001c94:	f47f ae64 	bne.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
          if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001c98:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8001c9c:	2a22      	cmp	r2, #34	; 0x22
 8001c9e:	d104      	bne.n	8001caa <HAL_I2C_EV_IRQHandler+0x382>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	e65a      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
          else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001caa:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8001cae:	2a21      	cmp	r2, #33	; 0x21
 8001cb0:	f47f ae56 	bne.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001cb4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001cb6:	f812 1b01 	ldrb.w	r1, [r2], #1
 8001cba:	6119      	str	r1, [r3, #16]
    hi2c->pBuffPtr++;
 8001cbc:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8001cbe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001cc0:	3b01      	subs	r3, #1
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001cc6:	e64b      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001cc8:	2900      	cmp	r1, #0
 8001cca:	f43f ae49 	beq.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
 8001cce:	0592      	lsls	r2, r2, #22
 8001cd0:	f57f ae46 	bpl.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001cd4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001cd6:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8001cda:	2a21      	cmp	r2, #33	; 0x21
 8001cdc:	f47f ae40 	bne.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->XferCount != 0U)
 8001ce0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001ce2:	b292      	uxth	r2, r2
 8001ce4:	2a00      	cmp	r2, #0
 8001ce6:	d1e5      	bne.n	8001cb4 <HAL_I2C_EV_IRQHandler+0x38c>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001ce8:	2908      	cmp	r1, #8
 8001cea:	d00d      	beq.n	8001d08 <HAL_I2C_EV_IRQHandler+0x3e0>
 8001cec:	2920      	cmp	r1, #32
 8001cee:	d00b      	beq.n	8001d08 <HAL_I2C_EV_IRQHandler+0x3e0>
 8001cf0:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8001cf4:	d008      	beq.n	8001d08 <HAL_I2C_EV_IRQHandler+0x3e0>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001cf6:	6859      	ldr	r1, [r3, #4]
 8001cf8:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8001cfc:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001cfe:	2311      	movs	r3, #17
 8001d00:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d02:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 8001d06:	e794      	b.n	8001c32 <HAL_I2C_EV_IRQHandler+0x30a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001d08:	685a      	ldr	r2, [r3, #4]
 8001d0a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001d0e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d16:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8001d18:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8001d1a:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001d1c:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8001d1e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001d22:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d26:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001d2a:	2a40      	cmp	r2, #64	; 0x40
          HAL_I2C_MemTxCpltCallback(hi2c);
 8001d2c:	4620      	mov	r0, r4
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001d2e:	d184      	bne.n	8001c3a <HAL_I2C_EV_IRQHandler+0x312>
          HAL_I2C_MemTxCpltCallback(hi2c);
 8001d30:	f7ff fd18 	bl	8001764 <HAL_I2C_MemTxCpltCallback>
 8001d34:	e614      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
 8001d36:	bf00      	nop
 8001d38:	00010014 	.word	0x00010014
 8001d3c:	80008081 	.word	0x80008081
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001d40:	0505      	lsls	r5, r0, #20
 8001d42:	f53f ae0d 	bmi.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001d46:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001d4a:	f001 0104 	and.w	r1, r1, #4
 8001d4e:	d048      	beq.n	8001de2 <HAL_I2C_EV_IRQHandler+0x4ba>
 8001d50:	0550      	lsls	r0, r2, #21
 8001d52:	d546      	bpl.n	8001de2 <HAL_I2C_EV_IRQHandler+0x4ba>
 8001d54:	2900      	cmp	r1, #0
 8001d56:	d144      	bne.n	8001de2 <HAL_I2C_EV_IRQHandler+0x4ba>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001d58:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8001d5c:	2a22      	cmp	r2, #34	; 0x22
 8001d5e:	f47f adff 	bne.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
    tmp = hi2c->XferCount;
 8001d62:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001d64:	b292      	uxth	r2, r2
    if (tmp > 3U)
 8001d66:	2a03      	cmp	r2, #3
 8001d68:	d914      	bls.n	8001d94 <HAL_I2C_EV_IRQHandler+0x46c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d6a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001d6c:	691b      	ldr	r3, [r3, #16]
 8001d6e:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8001d70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001d72:	3301      	adds	r3, #1
 8001d74:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001d76:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001d78:	3b01      	subs	r3, #1
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 8001d7e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	2b03      	cmp	r3, #3
 8001d84:	f47f adec 	bne.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001d88:	6822      	ldr	r2, [r4, #0]
 8001d8a:	6853      	ldr	r3, [r2, #4]
 8001d8c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001d90:	6053      	str	r3, [r2, #4]
 8001d92:	e5e5      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8001d94:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001d96:	2802      	cmp	r0, #2
 8001d98:	f43f ade2 	beq.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
 8001d9c:	2a01      	cmp	r2, #1
 8001d9e:	f63f addf 	bhi.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001da8:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001daa:	685a      	ldr	r2, [r3, #4]
 8001dac:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001db0:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001db2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001db4:	691b      	ldr	r3, [r3, #16]
 8001db6:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8001db8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001dba:	3301      	adds	r3, #1
 8001dbc:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001dbe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001dc0:	3b01      	subs	r3, #1
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 8001dc6:	2320      	movs	r3, #32
 8001dc8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001dcc:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dd0:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001dd4:	2b40      	cmp	r3, #64	; 0x40
 8001dd6:	d168      	bne.n	8001eaa <HAL_I2C_EV_IRQHandler+0x582>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001dd8:	6321      	str	r1, [r4, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8001dda:	4620      	mov	r0, r4
 8001ddc:	f7ff fcc3 	bl	8001766 <HAL_I2C_MemRxCpltCallback>
 8001de0:	e5be      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001de2:	2900      	cmp	r1, #0
 8001de4:	f43f adbc 	beq.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
 8001de8:	0592      	lsls	r2, r2, #22
 8001dea:	f57f adb9 	bpl.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001dee:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 8001df0:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8001df2:	b289      	uxth	r1, r1
 8001df4:	2904      	cmp	r1, #4
 8001df6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001df8:	d109      	bne.n	8001e0e <HAL_I2C_EV_IRQHandler+0x4e6>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001dfa:	685a      	ldr	r2, [r3, #4]
 8001dfc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e00:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e02:	691b      	ldr	r3, [r3, #16]
 8001e04:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 8001e06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001e08:	3301      	adds	r3, #1
 8001e0a:	6263      	str	r3, [r4, #36]	; 0x24
 8001e0c:	e757      	b.n	8001cbe <HAL_I2C_EV_IRQHandler+0x396>
  else if (hi2c->XferCount == 3U)
 8001e0e:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 8001e10:	b280      	uxth	r0, r0
 8001e12:	2803      	cmp	r0, #3
 8001e14:	d10c      	bne.n	8001e30 <HAL_I2C_EV_IRQHandler+0x508>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001e16:	6858      	ldr	r0, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8001e18:	2a04      	cmp	r2, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001e1a:	f420 6080 	bic.w	r0, r0, #1024	; 0x400
 8001e1e:	6058      	str	r0, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8001e20:	d0ef      	beq.n	8001e02 <HAL_I2C_EV_IRQHandler+0x4da>
 8001e22:	2a02      	cmp	r2, #2
 8001e24:	d0ed      	beq.n	8001e02 <HAL_I2C_EV_IRQHandler+0x4da>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e2c:	601a      	str	r2, [r3, #0]
 8001e2e:	e7e8      	b.n	8001e02 <HAL_I2C_EV_IRQHandler+0x4da>
  else if (hi2c->XferCount == 2U)
 8001e30:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 8001e32:	b280      	uxth	r0, r0
 8001e34:	2802      	cmp	r0, #2
 8001e36:	d1e4      	bne.n	8001e02 <HAL_I2C_EV_IRQHandler+0x4da>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8001e38:	2a01      	cmp	r2, #1
 8001e3a:	d001      	beq.n	8001e40 <HAL_I2C_EV_IRQHandler+0x518>
 8001e3c:	2a10      	cmp	r2, #16
 8001e3e:	d128      	bne.n	8001e92 <HAL_I2C_EV_IRQHandler+0x56a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e46:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e48:	691b      	ldr	r3, [r3, #16]
 8001e4a:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 8001e4c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001e4e:	1c53      	adds	r3, r2, #1
 8001e50:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8001e52:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e54:	3b01      	subs	r3, #1
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	8563      	strh	r3, [r4, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e5a:	6823      	ldr	r3, [r4, #0]
 8001e5c:	691b      	ldr	r3, [r3, #16]
 8001e5e:	7053      	strb	r3, [r2, #1]
    hi2c->pBuffPtr++;
 8001e60:	6a63      	ldr	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001e62:	6822      	ldr	r2, [r4, #0]
    hi2c->pBuffPtr++;
 8001e64:	3301      	adds	r3, #1
 8001e66:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8001e68:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001e70:	6853      	ldr	r3, [r2, #4]
 8001e72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e76:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001e78:	2320      	movs	r3, #32
 8001e7a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001e7e:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8001e82:	2b40      	cmp	r3, #64	; 0x40
 8001e84:	f04f 0300 	mov.w	r3, #0
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e88:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001e8c:	d10d      	bne.n	8001eaa <HAL_I2C_EV_IRQHandler+0x582>
      hi2c->PreviousState = I2C_STATE_NONE;
 8001e8e:	6323      	str	r3, [r4, #48]	; 0x30
 8001e90:	e7a3      	b.n	8001dda <HAL_I2C_EV_IRQHandler+0x4b2>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8001e92:	2a04      	cmp	r2, #4
 8001e94:	d001      	beq.n	8001e9a <HAL_I2C_EV_IRQHandler+0x572>
 8001e96:	2a02      	cmp	r2, #2
 8001e98:	d103      	bne.n	8001ea2 <HAL_I2C_EV_IRQHandler+0x57a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001ea0:	e7d1      	b.n	8001e46 <HAL_I2C_EV_IRQHandler+0x51e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ea8:	e7cd      	b.n	8001e46 <HAL_I2C_EV_IRQHandler+0x51e>
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8001eaa:	2312      	movs	r3, #18
 8001eac:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8001eae:	4620      	mov	r0, r4
 8001eb0:	f7ff fc53 	bl	800175a <HAL_I2C_MasterRxCpltCallback>
 8001eb4:	e554      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001eb6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001eb8:	b321      	cbz	r1, 8001f04 <HAL_I2C_EV_IRQHandler+0x5dc>
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001eba:	6959      	ldr	r1, [r3, #20]
  uint32_t sr2itflags               = 0U;
 8001ebc:	2500      	movs	r5, #0
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001ebe:	f011 0f02 	tst.w	r1, #2
 8001ec2:	d029      	beq.n	8001f18 <HAL_I2C_EV_IRQHandler+0x5f0>
 8001ec4:	f412 7f00 	tst.w	r2, #512	; 0x200
 8001ec8:	d026      	beq.n	8001f18 <HAL_I2C_EV_IRQHandler+0x5f0>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001eca:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001ecc:	b102      	cbz	r2, 8001ed0 <HAL_I2C_EV_IRQHandler+0x5a8>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001ece:	699d      	ldr	r5, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001ed0:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8001ed4:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8001ed8:	2a28      	cmp	r2, #40	; 0x28
 8001eda:	d116      	bne.n	8001f0a <HAL_I2C_EV_IRQHandler+0x5e2>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8001edc:	685a      	ldr	r2, [r3, #4]
 8001ede:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ee2:	605a      	str	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8001ee4:	f085 0104 	eor.w	r1, r5, #4
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8001ee8:	062b      	lsls	r3, r5, #24
    __HAL_UNLOCK(hi2c);
 8001eea:	f04f 0300 	mov.w	r3, #0
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8001eee:	f3c1 0180 	ubfx	r1, r1, #2, #1
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8001ef2:	bf54      	ite	pl
 8001ef4:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8001ef6:	8b22      	ldrhmi	r2, [r4, #24]
    __HAL_UNLOCK(hi2c);
 8001ef8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8001efc:	4620      	mov	r0, r4
 8001efe:	f7ff fc2f 	bl	8001760 <HAL_I2C_AddrCallback>
 8001f02:	e52d      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001f04:	699d      	ldr	r5, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001f06:	6959      	ldr	r1, [r3, #20]
 8001f08:	e7d9      	b.n	8001ebe <HAL_I2C_EV_IRQHandler+0x596>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001f0a:	f06f 0202 	mvn.w	r2, #2
 8001f0e:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8001f10:	2300      	movs	r3, #0
 8001f12:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001f16:	e523      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001f18:	06cd      	lsls	r5, r1, #27
 8001f1a:	f140 80af 	bpl.w	800207c <HAL_I2C_EV_IRQHandler+0x754>
 8001f1e:	0595      	lsls	r5, r2, #22
 8001f20:	f140 80ac 	bpl.w	800207c <HAL_I2C_EV_IRQHandler+0x754>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001f24:	f894 503d 	ldrb.w	r5, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001f28:	685a      	ldr	r2, [r3, #4]
 8001f2a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001f2e:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8001f30:	2200      	movs	r2, #0
 8001f32:	920b      	str	r2, [sp, #44]	; 0x2c
 8001f34:	695a      	ldr	r2, [r3, #20]
 8001f36:	920b      	str	r2, [sp, #44]	; 0x2c
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	f042 0201 	orr.w	r2, r2, #1
 8001f3e:	601a      	str	r2, [r3, #0]
 8001f40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f48:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001f4a:	685a      	ldr	r2, [r3, #4]
 8001f4c:	0511      	lsls	r1, r2, #20
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001f4e:	b2ed      	uxtb	r5, r5
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001f50:	d520      	bpl.n	8001f94 <HAL_I2C_EV_IRQHandler+0x66c>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001f52:	f005 02f7 	and.w	r2, r5, #247	; 0xf7
 8001f56:	2a22      	cmp	r2, #34	; 0x22
 8001f58:	d148      	bne.n	8001fec <HAL_I2C_EV_IRQHandler+0x6c4>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8001f5a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001f5c:	6802      	ldr	r2, [r0, #0]
 8001f5e:	6852      	ldr	r2, [r2, #4]
 8001f60:	b292      	uxth	r2, r2
 8001f62:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8001f64:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001f66:	b292      	uxth	r2, r2
 8001f68:	b11a      	cbz	r2, 8001f72 <HAL_I2C_EV_IRQHandler+0x64a>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001f6a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001f6c:	f042 0204 	orr.w	r2, r2, #4
 8001f70:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001f72:	685a      	ldr	r2, [r3, #4]
 8001f74:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f78:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001f7a:	f7ff fa53 	bl	8001424 <HAL_DMA_GetState>
 8001f7e:	2801      	cmp	r0, #1
 8001f80:	d008      	beq.n	8001f94 <HAL_I2C_EV_IRQHandler+0x66c>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001f82:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001f84:	4b78      	ldr	r3, [pc, #480]	; (8002168 <HAL_I2C_EV_IRQHandler+0x840>)
 8001f86:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8001f88:	f7ff fa3a 	bl	8001400 <HAL_DMA_Abort_IT>
 8001f8c:	b110      	cbz	r0, 8001f94 <HAL_I2C_EV_IRQHandler+0x66c>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001f8e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8001f90:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001f92:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 8001f94:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001f96:	b29b      	uxth	r3, r3
 8001f98:	b313      	cbz	r3, 8001fe0 <HAL_I2C_EV_IRQHandler+0x6b8>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001f9a:	6823      	ldr	r3, [r4, #0]
 8001f9c:	695a      	ldr	r2, [r3, #20]
 8001f9e:	0752      	lsls	r2, r2, #29
 8001fa0:	d509      	bpl.n	8001fb6 <HAL_I2C_EV_IRQHandler+0x68e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001fa2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8001fa8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001faa:	3301      	adds	r3, #1
 8001fac:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001fae:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001fb0:	3b01      	subs	r3, #1
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8001fb6:	6823      	ldr	r3, [r4, #0]
 8001fb8:	695a      	ldr	r2, [r3, #20]
 8001fba:	0650      	lsls	r0, r2, #25
 8001fbc:	d509      	bpl.n	8001fd2 <HAL_I2C_EV_IRQHandler+0x6aa>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001fbe:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001fc0:	691b      	ldr	r3, [r3, #16]
 8001fc2:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8001fc4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001fca:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001fcc:	3b01      	subs	r3, #1
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount != 0U)
 8001fd2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	b11b      	cbz	r3, 8001fe0 <HAL_I2C_EV_IRQHandler+0x6b8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001fd8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001fda:	f043 0304 	orr.w	r3, r3, #4
 8001fde:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001fe0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001fe2:	b303      	cbz	r3, 8002026 <HAL_I2C_EV_IRQHandler+0x6fe>
    I2C_ITError(hi2c);
 8001fe4:	4620      	mov	r0, r4
 8001fe6:	f7ff fbfd 	bl	80017e4 <I2C_ITError>
 8001fea:	e4b9      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8001fec:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001fee:	6802      	ldr	r2, [r0, #0]
 8001ff0:	6852      	ldr	r2, [r2, #4]
 8001ff2:	b292      	uxth	r2, r2
 8001ff4:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8001ff6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001ff8:	b292      	uxth	r2, r2
 8001ffa:	b11a      	cbz	r2, 8002004 <HAL_I2C_EV_IRQHandler+0x6dc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001ffc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001ffe:	f042 0204 	orr.w	r2, r2, #4
 8002002:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002004:	685a      	ldr	r2, [r3, #4]
 8002006:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800200a:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800200c:	f7ff fa0a 	bl	8001424 <HAL_DMA_GetState>
 8002010:	2801      	cmp	r0, #1
 8002012:	d0bf      	beq.n	8001f94 <HAL_I2C_EV_IRQHandler+0x66c>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002014:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002016:	4b54      	ldr	r3, [pc, #336]	; (8002168 <HAL_I2C_EV_IRQHandler+0x840>)
 8002018:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800201a:	f7ff f9f1 	bl	8001400 <HAL_DMA_Abort_IT>
 800201e:	2800      	cmp	r0, #0
 8002020:	d0b8      	beq.n	8001f94 <HAL_I2C_EV_IRQHandler+0x66c>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002022:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002024:	e7b4      	b.n	8001f90 <HAL_I2C_EV_IRQHandler+0x668>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002026:	2d2a      	cmp	r5, #42	; 0x2a
 8002028:	d106      	bne.n	8002038 <HAL_I2C_EV_IRQHandler+0x710>
      hi2c->PreviousState = I2C_STATE_NONE;
 800202a:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800202c:	2328      	movs	r3, #40	; 0x28
 800202e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002032:	4620      	mov	r0, r4
 8002034:	f7ff fb93 	bl	800175e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002038:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800203c:	2b28      	cmp	r3, #40	; 0x28
 800203e:	d10c      	bne.n	800205a <HAL_I2C_EV_IRQHandler+0x732>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002040:	4b4a      	ldr	r3, [pc, #296]	; (800216c <HAL_I2C_EV_IRQHandler+0x844>)
 8002042:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 8002044:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8002046:	2300      	movs	r3, #0
 8002048:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_ListenCpltCallback(hi2c);
 800204a:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_READY;
 800204c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002050:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8002054:	f7ff fb85 	bl	8001762 <HAL_I2C_ListenCpltCallback>
 8002058:	e482      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800205a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800205c:	2b22      	cmp	r3, #34	; 0x22
 800205e:	d002      	beq.n	8002066 <HAL_I2C_EV_IRQHandler+0x73e>
 8002060:	2d22      	cmp	r5, #34	; 0x22
 8002062:	f47f ac7d 	bne.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002066:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8002068:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 800206a:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800206c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002070:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002074:	4620      	mov	r0, r4
 8002076:	f7ff fb72 	bl	800175e <HAL_I2C_SlaveRxCpltCallback>
 800207a:	e471      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800207c:	f000 00f7 	and.w	r0, r0, #247	; 0xf7
 8002080:	2821      	cmp	r0, #33	; 0x21
 8002082:	f001 0504 	and.w	r5, r1, #4
 8002086:	d135      	bne.n	80020f4 <HAL_I2C_EV_IRQHandler+0x7cc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002088:	0609      	lsls	r1, r1, #24
 800208a:	d527      	bpl.n	80020dc <HAL_I2C_EV_IRQHandler+0x7b4>
 800208c:	0551      	lsls	r1, r2, #21
 800208e:	d525      	bpl.n	80020dc <HAL_I2C_EV_IRQHandler+0x7b4>
 8002090:	bb25      	cbnz	r5, 80020dc <HAL_I2C_EV_IRQHandler+0x7b4>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002092:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8002096:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002098:	b292      	uxth	r2, r2
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800209a:	b2c9      	uxtb	r1, r1
  if (hi2c->XferCount != 0U)
 800209c:	2a00      	cmp	r2, #0
 800209e:	f43f ac5f 	beq.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80020a2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80020a4:	f812 5b01 	ldrb.w	r5, [r2], #1
 80020a8:	611d      	str	r5, [r3, #16]
    hi2c->pBuffPtr++;
 80020aa:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80020ac:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80020ae:	3a01      	subs	r2, #1
 80020b0:	b292      	uxth	r2, r2
 80020b2:	8562      	strh	r2, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80020b4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80020b6:	b292      	uxth	r2, r2
 80020b8:	2a00      	cmp	r2, #0
 80020ba:	f47f ac51 	bne.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
 80020be:	2929      	cmp	r1, #41	; 0x29
 80020c0:	f47f ac4e 	bne.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80020c4:	685a      	ldr	r2, [r3, #4]
 80020c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020ca:	605a      	str	r2, [r3, #4]
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80020cc:	2328      	movs	r3, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80020ce:	6320      	str	r0, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80020d0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80020d4:	4620      	mov	r0, r4
 80020d6:	f7ff fb41 	bl	800175c <HAL_I2C_SlaveTxCpltCallback>
 80020da:	e441      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80020dc:	2d00      	cmp	r5, #0
 80020de:	f43f ac3f 	beq.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
 80020e2:	0595      	lsls	r5, r2, #22
 80020e4:	f57f ac3c 	bpl.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
  if (hi2c->XferCount != 0U)
 80020e8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80020ea:	b292      	uxth	r2, r2
 80020ec:	2a00      	cmp	r2, #0
 80020ee:	f47f ade1 	bne.w	8001cb4 <HAL_I2C_EV_IRQHandler+0x38c>
 80020f2:	e435      	b.n	8001960 <HAL_I2C_EV_IRQHandler+0x38>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80020f4:	0648      	lsls	r0, r1, #25
 80020f6:	d527      	bpl.n	8002148 <HAL_I2C_EV_IRQHandler+0x820>
 80020f8:	0551      	lsls	r1, r2, #21
 80020fa:	d525      	bpl.n	8002148 <HAL_I2C_EV_IRQHandler+0x820>
 80020fc:	bb25      	cbnz	r5, 8002148 <HAL_I2C_EV_IRQHandler+0x820>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80020fe:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8002102:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8002104:	b289      	uxth	r1, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002106:	b2d2      	uxtb	r2, r2
  if (hi2c->XferCount != 0U)
 8002108:	2900      	cmp	r1, #0
 800210a:	f43f ac29 	beq.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800210e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 8002114:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002116:	3301      	adds	r3, #1
 8002118:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 800211a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800211c:	3b01      	subs	r3, #1
 800211e:	b29b      	uxth	r3, r3
 8002120:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002122:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002124:	b29b      	uxth	r3, r3
 8002126:	2b00      	cmp	r3, #0
 8002128:	f47f ac1a 	bne.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
 800212c:	2a2a      	cmp	r2, #42	; 0x2a
 800212e:	f47f ac17 	bne.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002132:	6822      	ldr	r2, [r4, #0]
 8002134:	6853      	ldr	r3, [r2, #4]
 8002136:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800213a:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800213c:	2322      	movs	r3, #34	; 0x22
 800213e:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002140:	2328      	movs	r3, #40	; 0x28
 8002142:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8002146:	e795      	b.n	8002074 <HAL_I2C_EV_IRQHandler+0x74c>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002148:	2d00      	cmp	r5, #0
 800214a:	f43f ac09 	beq.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
 800214e:	0592      	lsls	r2, r2, #22
 8002150:	f57f ac06 	bpl.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
  if (hi2c->XferCount != 0U)
 8002154:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002156:	b292      	uxth	r2, r2
 8002158:	2a00      	cmp	r2, #0
 800215a:	f43f ac01 	beq.w	8001960 <HAL_I2C_EV_IRQHandler+0x38>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800215e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002160:	691b      	ldr	r3, [r3, #16]
 8002162:	7013      	strb	r3, [r2, #0]
 8002164:	e64f      	b.n	8001e06 <HAL_I2C_EV_IRQHandler+0x4de>
 8002166:	bf00      	nop
 8002168:	0800176d 	.word	0x0800176d
 800216c:	ffff0000 	.word	0xffff0000

08002170 <HAL_I2C_ER_IRQHandler>:
{
 8002170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002172:	6803      	ldr	r3, [r0, #0]
 8002174:	695f      	ldr	r7, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002176:	685e      	ldr	r6, [r3, #4]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002178:	f417 7580 	ands.w	r5, r7, #256	; 0x100
{
 800217c:	4604      	mov	r4, r0
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800217e:	d006      	beq.n	800218e <HAL_I2C_ER_IRQHandler+0x1e>
 8002180:	f416 7580 	ands.w	r5, r6, #256	; 0x100
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002184:	bf1e      	ittt	ne
 8002186:	f46f 7280 	mvnne.w	r2, #256	; 0x100
 800218a:	615a      	strne	r2, [r3, #20]
    error |= HAL_I2C_ERROR_BERR;
 800218c:	2501      	movne	r5, #1
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800218e:	05b9      	lsls	r1, r7, #22
 8002190:	d506      	bpl.n	80021a0 <HAL_I2C_ER_IRQHandler+0x30>
 8002192:	05f2      	lsls	r2, r6, #23
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002194:	bf42      	ittt	mi
 8002196:	f46f 7200 	mvnmi.w	r2, #512	; 0x200
    error |= HAL_I2C_ERROR_ARLO;
 800219a:	f045 0502 	orrmi.w	r5, r5, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800219e:	615a      	strmi	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80021a0:	0578      	lsls	r0, r7, #21
 80021a2:	d537      	bpl.n	8002214 <HAL_I2C_ER_IRQHandler+0xa4>
 80021a4:	05f1      	lsls	r1, r6, #23
 80021a6:	d535      	bpl.n	8002214 <HAL_I2C_ER_IRQHandler+0xa4>
    tmp1 = hi2c->Mode;
 80021a8:	f894 e03e 	ldrb.w	lr, [r4, #62]	; 0x3e
    tmp2 = hi2c->XferCount;
 80021ac:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    tmp3 = hi2c->State;
 80021ae:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
    tmp4 = hi2c->PreviousState;
 80021b2:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80021b4:	f1be 0f20 	cmp.w	lr, #32
    tmp2 = hi2c->XferCount;
 80021b8:	b289      	uxth	r1, r1
    tmp3 = hi2c->State;
 80021ba:	b2d2      	uxtb	r2, r2
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80021bc:	d15a      	bne.n	8002274 <HAL_I2C_ER_IRQHandler+0x104>
 80021be:	2900      	cmp	r1, #0
 80021c0:	d158      	bne.n	8002274 <HAL_I2C_ER_IRQHandler+0x104>
 80021c2:	f002 01f7 	and.w	r1, r2, #247	; 0xf7
 80021c6:	2921      	cmp	r1, #33	; 0x21
 80021c8:	d003      	beq.n	80021d2 <HAL_I2C_ER_IRQHandler+0x62>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80021ca:	2a28      	cmp	r2, #40	; 0x28
 80021cc:	d152      	bne.n	8002274 <HAL_I2C_ER_IRQHandler+0x104>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80021ce:	2821      	cmp	r0, #33	; 0x21
 80021d0:	d150      	bne.n	8002274 <HAL_I2C_ER_IRQHandler+0x104>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80021d2:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80021d6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80021d8:	2908      	cmp	r1, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80021da:	b2d2      	uxtb	r2, r2
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80021dc:	d001      	beq.n	80021e2 <HAL_I2C_ER_IRQHandler+0x72>
 80021de:	2920      	cmp	r1, #32
 80021e0:	d12a      	bne.n	8002238 <HAL_I2C_ER_IRQHandler+0xc8>
 80021e2:	2a28      	cmp	r2, #40	; 0x28
 80021e4:	d128      	bne.n	8002238 <HAL_I2C_ER_IRQHandler+0xc8>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021e6:	4a2c      	ldr	r2, [pc, #176]	; (8002298 <HAL_I2C_ER_IRQHandler+0x128>)
 80021e8:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80021ea:	685a      	ldr	r2, [r3, #4]
 80021ec:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80021f0:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021f2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80021f6:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021fe:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002200:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8002202:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8002204:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8002206:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 8002208:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800220c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8002210:	f7ff faa7 	bl	8001762 <HAL_I2C_ListenCpltCallback>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002214:	053a      	lsls	r2, r7, #20
 8002216:	d53c      	bpl.n	8002292 <HAL_I2C_ER_IRQHandler+0x122>
 8002218:	05f3      	lsls	r3, r6, #23
 800221a:	d53a      	bpl.n	8002292 <HAL_I2C_ER_IRQHandler+0x122>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800221c:	6823      	ldr	r3, [r4, #0]
 800221e:	f46f 6200 	mvn.w	r2, #2048	; 0x800
    error |= HAL_I2C_ERROR_OVR;
 8002222:	f045 0508 	orr.w	r5, r5, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002226:	615a      	str	r2, [r3, #20]
    hi2c->ErrorCode |= error;
 8002228:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800222a:	431d      	orrs	r5, r3
 800222c:	6425      	str	r5, [r4, #64]	; 0x40
    I2C_ITError(hi2c);
 800222e:	4620      	mov	r0, r4
}
 8002230:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 8002234:	f7ff bad6 	b.w	80017e4 <I2C_ITError>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002238:	2a21      	cmp	r2, #33	; 0x21
 800223a:	d117      	bne.n	800226c <HAL_I2C_ER_IRQHandler+0xfc>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800223c:	4916      	ldr	r1, [pc, #88]	; (8002298 <HAL_I2C_ER_IRQHandler+0x128>)
 800223e:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002240:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002242:	2220      	movs	r2, #32
 8002244:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002248:	2200      	movs	r2, #0
 800224a:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800224e:	685a      	ldr	r2, [r3, #4]
 8002250:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002254:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002256:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800225a:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002262:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002264:	4620      	mov	r0, r4
 8002266:	f7ff fa79 	bl	800175c <HAL_I2C_SlaveTxCpltCallback>
 800226a:	e7d3      	b.n	8002214 <HAL_I2C_ER_IRQHandler+0xa4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800226c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002270:	615a      	str	r2, [r3, #20]
 8002272:	e7cf      	b.n	8002214 <HAL_I2C_ER_IRQHandler+0xa4>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002274:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002278:	615a      	str	r2, [r3, #20]
      if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 800227a:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 800227e:	2a10      	cmp	r2, #16
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002280:	bf04      	itt	eq
 8002282:	681a      	ldreq	r2, [r3, #0]
 8002284:	f442 7200 	orreq.w	r2, r2, #512	; 0x200
      error |= HAL_I2C_ERROR_AF;
 8002288:	f045 0504 	orr.w	r5, r5, #4
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800228c:	bf08      	it	eq
 800228e:	601a      	streq	r2, [r3, #0]
 8002290:	e7c0      	b.n	8002214 <HAL_I2C_ER_IRQHandler+0xa4>
  if (error != HAL_I2C_ERROR_NONE)
 8002292:	2d00      	cmp	r5, #0
 8002294:	d1c8      	bne.n	8002228 <HAL_I2C_ER_IRQHandler+0xb8>
 8002296:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002298:	ffff0000 	.word	0xffff0000

0800229c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800229c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022a0:	4604      	mov	r4, r0
 80022a2:	b918      	cbnz	r0, 80022ac <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80022a4:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80022a6:	b002      	add	sp, #8
 80022a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022ac:	6803      	ldr	r3, [r0, #0]
 80022ae:	07dd      	lsls	r5, r3, #31
 80022b0:	d410      	bmi.n	80022d4 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022b2:	6823      	ldr	r3, [r4, #0]
 80022b4:	0798      	lsls	r0, r3, #30
 80022b6:	d458      	bmi.n	800236a <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022b8:	6823      	ldr	r3, [r4, #0]
 80022ba:	071a      	lsls	r2, r3, #28
 80022bc:	f100 809a 	bmi.w	80023f4 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022c0:	6823      	ldr	r3, [r4, #0]
 80022c2:	075b      	lsls	r3, r3, #29
 80022c4:	f100 80b8 	bmi.w	8002438 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022c8:	69a2      	ldr	r2, [r4, #24]
 80022ca:	2a00      	cmp	r2, #0
 80022cc:	f040 8119 	bne.w	8002502 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 80022d0:	2000      	movs	r0, #0
 80022d2:	e7e8      	b.n	80022a6 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80022d4:	4ba6      	ldr	r3, [pc, #664]	; (8002570 <HAL_RCC_OscConfig+0x2d4>)
 80022d6:	689a      	ldr	r2, [r3, #8]
 80022d8:	f002 020c 	and.w	r2, r2, #12
 80022dc:	2a04      	cmp	r2, #4
 80022de:	d007      	beq.n	80022f0 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022e0:	689a      	ldr	r2, [r3, #8]
 80022e2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80022e6:	2a08      	cmp	r2, #8
 80022e8:	d10a      	bne.n	8002300 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	0259      	lsls	r1, r3, #9
 80022ee:	d507      	bpl.n	8002300 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022f0:	4b9f      	ldr	r3, [pc, #636]	; (8002570 <HAL_RCC_OscConfig+0x2d4>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	039a      	lsls	r2, r3, #14
 80022f6:	d5dc      	bpl.n	80022b2 <HAL_RCC_OscConfig+0x16>
 80022f8:	6863      	ldr	r3, [r4, #4]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d1d9      	bne.n	80022b2 <HAL_RCC_OscConfig+0x16>
 80022fe:	e7d1      	b.n	80022a4 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002300:	6863      	ldr	r3, [r4, #4]
 8002302:	4d9b      	ldr	r5, [pc, #620]	; (8002570 <HAL_RCC_OscConfig+0x2d4>)
 8002304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002308:	d111      	bne.n	800232e <HAL_RCC_OscConfig+0x92>
 800230a:	682b      	ldr	r3, [r5, #0]
 800230c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002310:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002312:	f002 f85d 	bl	80043d0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002316:	4d96      	ldr	r5, [pc, #600]	; (8002570 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8002318:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800231a:	682b      	ldr	r3, [r5, #0]
 800231c:	039b      	lsls	r3, r3, #14
 800231e:	d4c8      	bmi.n	80022b2 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002320:	f002 f856 	bl	80043d0 <HAL_GetTick>
 8002324:	1b80      	subs	r0, r0, r6
 8002326:	2864      	cmp	r0, #100	; 0x64
 8002328:	d9f7      	bls.n	800231a <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 800232a:	2003      	movs	r0, #3
 800232c:	e7bb      	b.n	80022a6 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800232e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002332:	d104      	bne.n	800233e <HAL_RCC_OscConfig+0xa2>
 8002334:	682b      	ldr	r3, [r5, #0]
 8002336:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800233a:	602b      	str	r3, [r5, #0]
 800233c:	e7e5      	b.n	800230a <HAL_RCC_OscConfig+0x6e>
 800233e:	682a      	ldr	r2, [r5, #0]
 8002340:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002344:	602a      	str	r2, [r5, #0]
 8002346:	682a      	ldr	r2, [r5, #0]
 8002348:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800234c:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800234e:	2b00      	cmp	r3, #0
 8002350:	d1df      	bne.n	8002312 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8002352:	f002 f83d 	bl	80043d0 <HAL_GetTick>
 8002356:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002358:	682b      	ldr	r3, [r5, #0]
 800235a:	039f      	lsls	r7, r3, #14
 800235c:	d5a9      	bpl.n	80022b2 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800235e:	f002 f837 	bl	80043d0 <HAL_GetTick>
 8002362:	1b80      	subs	r0, r0, r6
 8002364:	2864      	cmp	r0, #100	; 0x64
 8002366:	d9f7      	bls.n	8002358 <HAL_RCC_OscConfig+0xbc>
 8002368:	e7df      	b.n	800232a <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800236a:	4b81      	ldr	r3, [pc, #516]	; (8002570 <HAL_RCC_OscConfig+0x2d4>)
 800236c:	689a      	ldr	r2, [r3, #8]
 800236e:	f012 0f0c 	tst.w	r2, #12
 8002372:	d007      	beq.n	8002384 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002374:	689a      	ldr	r2, [r3, #8]
 8002376:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800237a:	2a08      	cmp	r2, #8
 800237c:	d111      	bne.n	80023a2 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	025e      	lsls	r6, r3, #9
 8002382:	d40e      	bmi.n	80023a2 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002384:	4b7a      	ldr	r3, [pc, #488]	; (8002570 <HAL_RCC_OscConfig+0x2d4>)
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	0795      	lsls	r5, r2, #30
 800238a:	d502      	bpl.n	8002392 <HAL_RCC_OscConfig+0xf6>
 800238c:	68e2      	ldr	r2, [r4, #12]
 800238e:	2a01      	cmp	r2, #1
 8002390:	d188      	bne.n	80022a4 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	6921      	ldr	r1, [r4, #16]
 8002396:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800239a:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800239e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023a0:	e78a      	b.n	80022b8 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80023a2:	68e2      	ldr	r2, [r4, #12]
 80023a4:	4b73      	ldr	r3, [pc, #460]	; (8002574 <HAL_RCC_OscConfig+0x2d8>)
 80023a6:	b1b2      	cbz	r2, 80023d6 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80023a8:	2201      	movs	r2, #1
 80023aa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80023ac:	f002 f810 	bl	80043d0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023b0:	4d6f      	ldr	r5, [pc, #444]	; (8002570 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80023b2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023b4:	682b      	ldr	r3, [r5, #0]
 80023b6:	0798      	lsls	r0, r3, #30
 80023b8:	d507      	bpl.n	80023ca <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ba:	682b      	ldr	r3, [r5, #0]
 80023bc:	6922      	ldr	r2, [r4, #16]
 80023be:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80023c2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80023c6:	602b      	str	r3, [r5, #0]
 80023c8:	e776      	b.n	80022b8 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023ca:	f002 f801 	bl	80043d0 <HAL_GetTick>
 80023ce:	1b80      	subs	r0, r0, r6
 80023d0:	2802      	cmp	r0, #2
 80023d2:	d9ef      	bls.n	80023b4 <HAL_RCC_OscConfig+0x118>
 80023d4:	e7a9      	b.n	800232a <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 80023d6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80023d8:	f001 fffa 	bl	80043d0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023dc:	4d64      	ldr	r5, [pc, #400]	; (8002570 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80023de:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023e0:	682b      	ldr	r3, [r5, #0]
 80023e2:	0799      	lsls	r1, r3, #30
 80023e4:	f57f af68 	bpl.w	80022b8 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023e8:	f001 fff2 	bl	80043d0 <HAL_GetTick>
 80023ec:	1b80      	subs	r0, r0, r6
 80023ee:	2802      	cmp	r0, #2
 80023f0:	d9f6      	bls.n	80023e0 <HAL_RCC_OscConfig+0x144>
 80023f2:	e79a      	b.n	800232a <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80023f4:	6962      	ldr	r2, [r4, #20]
 80023f6:	4b60      	ldr	r3, [pc, #384]	; (8002578 <HAL_RCC_OscConfig+0x2dc>)
 80023f8:	b17a      	cbz	r2, 800241a <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 80023fa:	2201      	movs	r2, #1
 80023fc:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80023fe:	f001 ffe7 	bl	80043d0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002402:	4d5b      	ldr	r5, [pc, #364]	; (8002570 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002404:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002406:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002408:	079f      	lsls	r7, r3, #30
 800240a:	f53f af59 	bmi.w	80022c0 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800240e:	f001 ffdf 	bl	80043d0 <HAL_GetTick>
 8002412:	1b80      	subs	r0, r0, r6
 8002414:	2802      	cmp	r0, #2
 8002416:	d9f6      	bls.n	8002406 <HAL_RCC_OscConfig+0x16a>
 8002418:	e787      	b.n	800232a <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 800241a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800241c:	f001 ffd8 	bl	80043d0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002420:	4d53      	ldr	r5, [pc, #332]	; (8002570 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002422:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002424:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002426:	0798      	lsls	r0, r3, #30
 8002428:	f57f af4a 	bpl.w	80022c0 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800242c:	f001 ffd0 	bl	80043d0 <HAL_GetTick>
 8002430:	1b80      	subs	r0, r0, r6
 8002432:	2802      	cmp	r0, #2
 8002434:	d9f6      	bls.n	8002424 <HAL_RCC_OscConfig+0x188>
 8002436:	e778      	b.n	800232a <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002438:	4b4d      	ldr	r3, [pc, #308]	; (8002570 <HAL_RCC_OscConfig+0x2d4>)
 800243a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800243c:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8002440:	d128      	bne.n	8002494 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002442:	9201      	str	r2, [sp, #4]
 8002444:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002446:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800244a:	641a      	str	r2, [r3, #64]	; 0x40
 800244c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002452:	9301      	str	r3, [sp, #4]
 8002454:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002456:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002458:	4d48      	ldr	r5, [pc, #288]	; (800257c <HAL_RCC_OscConfig+0x2e0>)
 800245a:	682b      	ldr	r3, [r5, #0]
 800245c:	05d9      	lsls	r1, r3, #23
 800245e:	d51b      	bpl.n	8002498 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002460:	68a3      	ldr	r3, [r4, #8]
 8002462:	4d43      	ldr	r5, [pc, #268]	; (8002570 <HAL_RCC_OscConfig+0x2d4>)
 8002464:	2b01      	cmp	r3, #1
 8002466:	d127      	bne.n	80024b8 <HAL_RCC_OscConfig+0x21c>
 8002468:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800246a:	f043 0301 	orr.w	r3, r3, #1
 800246e:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8002470:	f001 ffae 	bl	80043d0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002474:	4d3e      	ldr	r5, [pc, #248]	; (8002570 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002476:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002478:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800247c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800247e:	079b      	lsls	r3, r3, #30
 8002480:	d539      	bpl.n	80024f6 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8002482:	2e00      	cmp	r6, #0
 8002484:	f43f af20 	beq.w	80022c8 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002488:	4a39      	ldr	r2, [pc, #228]	; (8002570 <HAL_RCC_OscConfig+0x2d4>)
 800248a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800248c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002490:	6413      	str	r3, [r2, #64]	; 0x40
 8002492:	e719      	b.n	80022c8 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8002494:	2600      	movs	r6, #0
 8002496:	e7df      	b.n	8002458 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002498:	682b      	ldr	r3, [r5, #0]
 800249a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800249e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80024a0:	f001 ff96 	bl	80043d0 <HAL_GetTick>
 80024a4:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024a6:	682b      	ldr	r3, [r5, #0]
 80024a8:	05da      	lsls	r2, r3, #23
 80024aa:	d4d9      	bmi.n	8002460 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024ac:	f001 ff90 	bl	80043d0 <HAL_GetTick>
 80024b0:	1bc0      	subs	r0, r0, r7
 80024b2:	2802      	cmp	r0, #2
 80024b4:	d9f7      	bls.n	80024a6 <HAL_RCC_OscConfig+0x20a>
 80024b6:	e738      	b.n	800232a <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024b8:	2b05      	cmp	r3, #5
 80024ba:	d104      	bne.n	80024c6 <HAL_RCC_OscConfig+0x22a>
 80024bc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80024be:	f043 0304 	orr.w	r3, r3, #4
 80024c2:	672b      	str	r3, [r5, #112]	; 0x70
 80024c4:	e7d0      	b.n	8002468 <HAL_RCC_OscConfig+0x1cc>
 80024c6:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80024c8:	f022 0201 	bic.w	r2, r2, #1
 80024cc:	672a      	str	r2, [r5, #112]	; 0x70
 80024ce:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80024d0:	f022 0204 	bic.w	r2, r2, #4
 80024d4:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1ca      	bne.n	8002470 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 80024da:	f001 ff79 	bl	80043d0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024de:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80024e2:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024e4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80024e6:	0798      	lsls	r0, r3, #30
 80024e8:	d5cb      	bpl.n	8002482 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024ea:	f001 ff71 	bl	80043d0 <HAL_GetTick>
 80024ee:	1bc0      	subs	r0, r0, r7
 80024f0:	4540      	cmp	r0, r8
 80024f2:	d9f7      	bls.n	80024e4 <HAL_RCC_OscConfig+0x248>
 80024f4:	e719      	b.n	800232a <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024f6:	f001 ff6b 	bl	80043d0 <HAL_GetTick>
 80024fa:	1bc0      	subs	r0, r0, r7
 80024fc:	4540      	cmp	r0, r8
 80024fe:	d9bd      	bls.n	800247c <HAL_RCC_OscConfig+0x1e0>
 8002500:	e713      	b.n	800232a <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002502:	4d1b      	ldr	r5, [pc, #108]	; (8002570 <HAL_RCC_OscConfig+0x2d4>)
 8002504:	68ab      	ldr	r3, [r5, #8]
 8002506:	f003 030c 	and.w	r3, r3, #12
 800250a:	2b08      	cmp	r3, #8
 800250c:	f43f aeca 	beq.w	80022a4 <HAL_RCC_OscConfig+0x8>
 8002510:	4e1b      	ldr	r6, [pc, #108]	; (8002580 <HAL_RCC_OscConfig+0x2e4>)
 8002512:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002514:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8002516:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002518:	d134      	bne.n	8002584 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 800251a:	f001 ff59 	bl	80043d0 <HAL_GetTick>
 800251e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002520:	682b      	ldr	r3, [r5, #0]
 8002522:	0199      	lsls	r1, r3, #6
 8002524:	d41e      	bmi.n	8002564 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002526:	6a22      	ldr	r2, [r4, #32]
 8002528:	69e3      	ldr	r3, [r4, #28]
 800252a:	4313      	orrs	r3, r2
 800252c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800252e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002532:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002534:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002538:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800253a:	4c0d      	ldr	r4, [pc, #52]	; (8002570 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800253c:	0852      	lsrs	r2, r2, #1
 800253e:	3a01      	subs	r2, #1
 8002540:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002544:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002546:	2301      	movs	r3, #1
 8002548:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800254a:	f001 ff41 	bl	80043d0 <HAL_GetTick>
 800254e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002550:	6823      	ldr	r3, [r4, #0]
 8002552:	019a      	lsls	r2, r3, #6
 8002554:	f53f aebc 	bmi.w	80022d0 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002558:	f001 ff3a 	bl	80043d0 <HAL_GetTick>
 800255c:	1b40      	subs	r0, r0, r5
 800255e:	2802      	cmp	r0, #2
 8002560:	d9f6      	bls.n	8002550 <HAL_RCC_OscConfig+0x2b4>
 8002562:	e6e2      	b.n	800232a <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002564:	f001 ff34 	bl	80043d0 <HAL_GetTick>
 8002568:	1bc0      	subs	r0, r0, r7
 800256a:	2802      	cmp	r0, #2
 800256c:	d9d8      	bls.n	8002520 <HAL_RCC_OscConfig+0x284>
 800256e:	e6dc      	b.n	800232a <HAL_RCC_OscConfig+0x8e>
 8002570:	40023800 	.word	0x40023800
 8002574:	42470000 	.word	0x42470000
 8002578:	42470e80 	.word	0x42470e80
 800257c:	40007000 	.word	0x40007000
 8002580:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8002584:	f001 ff24 	bl	80043d0 <HAL_GetTick>
 8002588:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800258a:	682b      	ldr	r3, [r5, #0]
 800258c:	019b      	lsls	r3, r3, #6
 800258e:	f57f ae9f 	bpl.w	80022d0 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002592:	f001 ff1d 	bl	80043d0 <HAL_GetTick>
 8002596:	1b00      	subs	r0, r0, r4
 8002598:	2802      	cmp	r0, #2
 800259a:	d9f6      	bls.n	800258a <HAL_RCC_OscConfig+0x2ee>
 800259c:	e6c5      	b.n	800232a <HAL_RCC_OscConfig+0x8e>
 800259e:	bf00      	nop

080025a0 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025a0:	4913      	ldr	r1, [pc, #76]	; (80025f0 <HAL_RCC_GetSysClockFreq+0x50>)
{
 80025a2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025a4:	688b      	ldr	r3, [r1, #8]
 80025a6:	f003 030c 	and.w	r3, r3, #12
 80025aa:	2b04      	cmp	r3, #4
 80025ac:	d003      	beq.n	80025b6 <HAL_RCC_GetSysClockFreq+0x16>
 80025ae:	2b08      	cmp	r3, #8
 80025b0:	d003      	beq.n	80025ba <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025b2:	4810      	ldr	r0, [pc, #64]	; (80025f4 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80025b4:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 80025b6:	4810      	ldr	r0, [pc, #64]	; (80025f8 <HAL_RCC_GetSysClockFreq+0x58>)
 80025b8:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025ba:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025bc:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025be:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025c0:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025c4:	bf14      	ite	ne
 80025c6:	480c      	ldrne	r0, [pc, #48]	; (80025f8 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025c8:	480a      	ldreq	r0, [pc, #40]	; (80025f4 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025ca:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80025ce:	bf18      	it	ne
 80025d0:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025d2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025d6:	fba1 0100 	umull	r0, r1, r1, r0
 80025da:	f7fe fa8d 	bl	8000af8 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80025de:	4b04      	ldr	r3, [pc, #16]	; (80025f0 <HAL_RCC_GetSysClockFreq+0x50>)
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80025e6:	3301      	adds	r3, #1
 80025e8:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 80025ea:	fbb0 f0f3 	udiv	r0, r0, r3
 80025ee:	bd08      	pop	{r3, pc}
 80025f0:	40023800 	.word	0x40023800
 80025f4:	00f42400 	.word	0x00f42400
 80025f8:	017d7840 	.word	0x017d7840

080025fc <HAL_RCC_ClockConfig>:
{
 80025fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002600:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8002602:	4604      	mov	r4, r0
 8002604:	b910      	cbnz	r0, 800260c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002606:	2001      	movs	r0, #1
 8002608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800260c:	4b44      	ldr	r3, [pc, #272]	; (8002720 <HAL_RCC_ClockConfig+0x124>)
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	f002 020f 	and.w	r2, r2, #15
 8002614:	428a      	cmp	r2, r1
 8002616:	d328      	bcc.n	800266a <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002618:	6821      	ldr	r1, [r4, #0]
 800261a:	078f      	lsls	r7, r1, #30
 800261c:	d42d      	bmi.n	800267a <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800261e:	07c8      	lsls	r0, r1, #31
 8002620:	d440      	bmi.n	80026a4 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002622:	4b3f      	ldr	r3, [pc, #252]	; (8002720 <HAL_RCC_ClockConfig+0x124>)
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	f002 020f 	and.w	r2, r2, #15
 800262a:	4295      	cmp	r5, r2
 800262c:	d366      	bcc.n	80026fc <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800262e:	6822      	ldr	r2, [r4, #0]
 8002630:	0751      	lsls	r1, r2, #29
 8002632:	d46c      	bmi.n	800270e <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002634:	0713      	lsls	r3, r2, #28
 8002636:	d507      	bpl.n	8002648 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002638:	4a3a      	ldr	r2, [pc, #232]	; (8002724 <HAL_RCC_ClockConfig+0x128>)
 800263a:	6921      	ldr	r1, [r4, #16]
 800263c:	6893      	ldr	r3, [r2, #8]
 800263e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002642:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002646:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002648:	f7ff ffaa 	bl	80025a0 <HAL_RCC_GetSysClockFreq>
 800264c:	4b35      	ldr	r3, [pc, #212]	; (8002724 <HAL_RCC_ClockConfig+0x128>)
 800264e:	4a36      	ldr	r2, [pc, #216]	; (8002728 <HAL_RCC_ClockConfig+0x12c>)
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002656:	5cd3      	ldrb	r3, [r2, r3]
 8002658:	40d8      	lsrs	r0, r3
 800265a:	4b34      	ldr	r3, [pc, #208]	; (800272c <HAL_RCC_ClockConfig+0x130>)
 800265c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800265e:	2000      	movs	r0, #0
 8002660:	f7fe fbd2 	bl	8000e08 <HAL_InitTick>
  return HAL_OK;
 8002664:	2000      	movs	r0, #0
 8002666:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800266a:	b2ca      	uxtb	r2, r1
 800266c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 030f 	and.w	r3, r3, #15
 8002674:	4299      	cmp	r1, r3
 8002676:	d1c6      	bne.n	8002606 <HAL_RCC_ClockConfig+0xa>
 8002678:	e7ce      	b.n	8002618 <HAL_RCC_ClockConfig+0x1c>
 800267a:	4b2a      	ldr	r3, [pc, #168]	; (8002724 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800267c:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002680:	bf1e      	ittt	ne
 8002682:	689a      	ldrne	r2, [r3, #8]
 8002684:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8002688:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800268a:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800268c:	bf42      	ittt	mi
 800268e:	689a      	ldrmi	r2, [r3, #8]
 8002690:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8002694:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002696:	689a      	ldr	r2, [r3, #8]
 8002698:	68a0      	ldr	r0, [r4, #8]
 800269a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800269e:	4302      	orrs	r2, r0
 80026a0:	609a      	str	r2, [r3, #8]
 80026a2:	e7bc      	b.n	800261e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026a4:	6862      	ldr	r2, [r4, #4]
 80026a6:	4b1f      	ldr	r3, [pc, #124]	; (8002724 <HAL_RCC_ClockConfig+0x128>)
 80026a8:	2a01      	cmp	r2, #1
 80026aa:	d11d      	bne.n	80026e8 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026b2:	d0a8      	beq.n	8002606 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026b4:	4e1b      	ldr	r6, [pc, #108]	; (8002724 <HAL_RCC_ClockConfig+0x128>)
 80026b6:	68b3      	ldr	r3, [r6, #8]
 80026b8:	f023 0303 	bic.w	r3, r3, #3
 80026bc:	4313      	orrs	r3, r2
 80026be:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80026c0:	f001 fe86 	bl	80043d0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026c4:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80026c8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ca:	68b3      	ldr	r3, [r6, #8]
 80026cc:	6862      	ldr	r2, [r4, #4]
 80026ce:	f003 030c 	and.w	r3, r3, #12
 80026d2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80026d6:	d0a4      	beq.n	8002622 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026d8:	f001 fe7a 	bl	80043d0 <HAL_GetTick>
 80026dc:	1bc0      	subs	r0, r0, r7
 80026de:	4540      	cmp	r0, r8
 80026e0:	d9f3      	bls.n	80026ca <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 80026e2:	2003      	movs	r0, #3
}
 80026e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026e8:	1e91      	subs	r1, r2, #2
 80026ea:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026ec:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026ee:	d802      	bhi.n	80026f6 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026f0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80026f4:	e7dd      	b.n	80026b2 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026f6:	f013 0f02 	tst.w	r3, #2
 80026fa:	e7da      	b.n	80026b2 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026fc:	b2ea      	uxtb	r2, r5
 80026fe:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 030f 	and.w	r3, r3, #15
 8002706:	429d      	cmp	r5, r3
 8002708:	f47f af7d 	bne.w	8002606 <HAL_RCC_ClockConfig+0xa>
 800270c:	e78f      	b.n	800262e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800270e:	4905      	ldr	r1, [pc, #20]	; (8002724 <HAL_RCC_ClockConfig+0x128>)
 8002710:	68e0      	ldr	r0, [r4, #12]
 8002712:	688b      	ldr	r3, [r1, #8]
 8002714:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002718:	4303      	orrs	r3, r0
 800271a:	608b      	str	r3, [r1, #8]
 800271c:	e78a      	b.n	8002634 <HAL_RCC_ClockConfig+0x38>
 800271e:	bf00      	nop
 8002720:	40023c00 	.word	0x40023c00
 8002724:	40023800 	.word	0x40023800
 8002728:	08006c05 	.word	0x08006c05
 800272c:	20000008 	.word	0x20000008

08002730 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002730:	4b01      	ldr	r3, [pc, #4]	; (8002738 <HAL_RCC_GetHCLKFreq+0x8>)
 8002732:	6818      	ldr	r0, [r3, #0]
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	20000008 	.word	0x20000008

0800273c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800273c:	4b04      	ldr	r3, [pc, #16]	; (8002750 <HAL_RCC_GetPCLK1Freq+0x14>)
 800273e:	4a05      	ldr	r2, [pc, #20]	; (8002754 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002746:	5cd3      	ldrb	r3, [r2, r3]
 8002748:	4a03      	ldr	r2, [pc, #12]	; (8002758 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800274a:	6810      	ldr	r0, [r2, #0]
}
 800274c:	40d8      	lsrs	r0, r3
 800274e:	4770      	bx	lr
 8002750:	40023800 	.word	0x40023800
 8002754:	08006c15 	.word	0x08006c15
 8002758:	20000008 	.word	0x20000008

0800275c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800275c:	4b04      	ldr	r3, [pc, #16]	; (8002770 <HAL_RCC_GetPCLK2Freq+0x14>)
 800275e:	4a05      	ldr	r2, [pc, #20]	; (8002774 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002766:	5cd3      	ldrb	r3, [r2, r3]
 8002768:	4a03      	ldr	r2, [pc, #12]	; (8002778 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800276a:	6810      	ldr	r0, [r2, #0]
}
 800276c:	40d8      	lsrs	r0, r3
 800276e:	4770      	bx	lr
 8002770:	40023800 	.word	0x40023800
 8002774:	08006c15 	.word	0x08006c15
 8002778:	20000008 	.word	0x20000008

0800277c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800277c:	6a03      	ldr	r3, [r0, #32]
 800277e:	f023 0301 	bic.w	r3, r3, #1
 8002782:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002784:	6a03      	ldr	r3, [r0, #32]
{
 8002786:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002788:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800278a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800278c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800278e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002792:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002794:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8002796:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800279a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800279c:	4d0e      	ldr	r5, [pc, #56]	; (80027d8 <TIM_OC1_SetConfig+0x5c>)
 800279e:	42a8      	cmp	r0, r5
 80027a0:	d002      	beq.n	80027a8 <TIM_OC1_SetConfig+0x2c>
 80027a2:	4e0e      	ldr	r6, [pc, #56]	; (80027dc <TIM_OC1_SetConfig+0x60>)
 80027a4:	42b0      	cmp	r0, r6
 80027a6:	d110      	bne.n	80027ca <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80027a8:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80027aa:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80027ae:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027b0:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80027b2:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027b6:	d002      	beq.n	80027be <TIM_OC1_SetConfig+0x42>
 80027b8:	4d08      	ldr	r5, [pc, #32]	; (80027dc <TIM_OC1_SetConfig+0x60>)
 80027ba:	42a8      	cmp	r0, r5
 80027bc:	d105      	bne.n	80027ca <TIM_OC1_SetConfig+0x4e>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80027be:	694d      	ldr	r5, [r1, #20]
 80027c0:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80027c2:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80027c6:	4335      	orrs	r5, r6
 80027c8:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027ca:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80027cc:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80027ce:	684a      	ldr	r2, [r1, #4]
 80027d0:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027d2:	6203      	str	r3, [r0, #32]
 80027d4:	bd70      	pop	{r4, r5, r6, pc}
 80027d6:	bf00      	nop
 80027d8:	40010000 	.word	0x40010000
 80027dc:	40010400 	.word	0x40010400

080027e0 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80027e0:	6a03      	ldr	r3, [r0, #32]
 80027e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80027e6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027e8:	6a03      	ldr	r3, [r0, #32]
{
 80027ea:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027ec:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80027ee:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80027f0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80027f2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80027f6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80027f8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80027fa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80027fe:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002802:	4d11      	ldr	r5, [pc, #68]	; (8002848 <TIM_OC3_SetConfig+0x68>)
 8002804:	42a8      	cmp	r0, r5
 8002806:	d003      	beq.n	8002810 <TIM_OC3_SetConfig+0x30>
 8002808:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800280c:	42a8      	cmp	r0, r5
 800280e:	d114      	bne.n	800283a <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002810:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002812:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002816:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800281a:	4d0b      	ldr	r5, [pc, #44]	; (8002848 <TIM_OC3_SetConfig+0x68>)
 800281c:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 800281e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002822:	d003      	beq.n	800282c <TIM_OC3_SetConfig+0x4c>
 8002824:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002828:	42a8      	cmp	r0, r5
 800282a:	d106      	bne.n	800283a <TIM_OC3_SetConfig+0x5a>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800282c:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800282e:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002830:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002834:	4335      	orrs	r5, r6
 8002836:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800283a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800283c:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800283e:	684a      	ldr	r2, [r1, #4]
 8002840:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002842:	6203      	str	r3, [r0, #32]
 8002844:	bd70      	pop	{r4, r5, r6, pc}
 8002846:	bf00      	nop
 8002848:	40010000 	.word	0x40010000

0800284c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800284c:	6a03      	ldr	r3, [r0, #32]
 800284e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002852:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002854:	6a03      	ldr	r3, [r0, #32]
{
 8002856:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002858:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800285a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800285c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800285e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002862:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002866:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8002868:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800286c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002870:	4d08      	ldr	r5, [pc, #32]	; (8002894 <TIM_OC4_SetConfig+0x48>)
 8002872:	42a8      	cmp	r0, r5
 8002874:	d003      	beq.n	800287e <TIM_OC4_SetConfig+0x32>
 8002876:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800287a:	42a8      	cmp	r0, r5
 800287c:	d104      	bne.n	8002888 <TIM_OC4_SetConfig+0x3c>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800287e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002880:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002884:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002888:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800288a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800288c:	684a      	ldr	r2, [r1, #4]
 800288e:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002890:	6203      	str	r3, [r0, #32]
 8002892:	bd30      	pop	{r4, r5, pc}
 8002894:	40010000 	.word	0x40010000

08002898 <HAL_TIM_PWM_MspInit>:
 8002898:	4770      	bx	lr

0800289a <HAL_TIM_PeriodElapsedCallback>:
 800289a:	4770      	bx	lr

0800289c <HAL_TIM_OC_DelayElapsedCallback>:
 800289c:	4770      	bx	lr

0800289e <HAL_TIM_IC_CaptureCallback>:
 800289e:	4770      	bx	lr

080028a0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80028a0:	4770      	bx	lr

080028a2 <HAL_TIM_TriggerCallback>:
 80028a2:	4770      	bx	lr

080028a4 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028a4:	6803      	ldr	r3, [r0, #0]
 80028a6:	691a      	ldr	r2, [r3, #16]
 80028a8:	0791      	lsls	r1, r2, #30
{
 80028aa:	b510      	push	{r4, lr}
 80028ac:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028ae:	d50e      	bpl.n	80028ce <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80028b0:	68da      	ldr	r2, [r3, #12]
 80028b2:	0792      	lsls	r2, r2, #30
 80028b4:	d50b      	bpl.n	80028ce <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80028b6:	f06f 0202 	mvn.w	r2, #2
 80028ba:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028bc:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028be:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028c0:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028c2:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028c4:	d077      	beq.n	80029b6 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80028c6:	f7ff ffea 	bl	800289e <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028ca:	2300      	movs	r3, #0
 80028cc:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80028ce:	6823      	ldr	r3, [r4, #0]
 80028d0:	691a      	ldr	r2, [r3, #16]
 80028d2:	0750      	lsls	r0, r2, #29
 80028d4:	d510      	bpl.n	80028f8 <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80028d6:	68da      	ldr	r2, [r3, #12]
 80028d8:	0751      	lsls	r1, r2, #29
 80028da:	d50d      	bpl.n	80028f8 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80028dc:	f06f 0204 	mvn.w	r2, #4
 80028e0:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028e2:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028e4:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028e6:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028ea:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80028ec:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028ee:	d068      	beq.n	80029c2 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 80028f0:	f7ff ffd5 	bl	800289e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028f4:	2300      	movs	r3, #0
 80028f6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80028f8:	6823      	ldr	r3, [r4, #0]
 80028fa:	691a      	ldr	r2, [r3, #16]
 80028fc:	0712      	lsls	r2, r2, #28
 80028fe:	d50f      	bpl.n	8002920 <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002900:	68da      	ldr	r2, [r3, #12]
 8002902:	0710      	lsls	r0, r2, #28
 8002904:	d50c      	bpl.n	8002920 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002906:	f06f 0208 	mvn.w	r2, #8
 800290a:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800290c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800290e:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002910:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002912:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002914:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002916:	d05a      	beq.n	80029ce <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002918:	f7ff ffc1 	bl	800289e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800291c:	2300      	movs	r3, #0
 800291e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002920:	6823      	ldr	r3, [r4, #0]
 8002922:	691a      	ldr	r2, [r3, #16]
 8002924:	06d2      	lsls	r2, r2, #27
 8002926:	d510      	bpl.n	800294a <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002928:	68da      	ldr	r2, [r3, #12]
 800292a:	06d0      	lsls	r0, r2, #27
 800292c:	d50d      	bpl.n	800294a <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800292e:	f06f 0210 	mvn.w	r2, #16
 8002932:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002934:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002936:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002938:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800293c:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 800293e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002940:	d04b      	beq.n	80029da <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002942:	f7ff ffac 	bl	800289e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002946:	2300      	movs	r3, #0
 8002948:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800294a:	6823      	ldr	r3, [r4, #0]
 800294c:	691a      	ldr	r2, [r3, #16]
 800294e:	07d1      	lsls	r1, r2, #31
 8002950:	d508      	bpl.n	8002964 <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002952:	68da      	ldr	r2, [r3, #12]
 8002954:	07d2      	lsls	r2, r2, #31
 8002956:	d505      	bpl.n	8002964 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002958:	f06f 0201 	mvn.w	r2, #1
 800295c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800295e:	4620      	mov	r0, r4
 8002960:	f7ff ff9b 	bl	800289a <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002964:	6823      	ldr	r3, [r4, #0]
 8002966:	691a      	ldr	r2, [r3, #16]
 8002968:	0610      	lsls	r0, r2, #24
 800296a:	d508      	bpl.n	800297e <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800296c:	68da      	ldr	r2, [r3, #12]
 800296e:	0611      	lsls	r1, r2, #24
 8002970:	d505      	bpl.n	800297e <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002972:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002976:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002978:	4620      	mov	r0, r4
 800297a:	f000 fab8 	bl	8002eee <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800297e:	6823      	ldr	r3, [r4, #0]
 8002980:	691a      	ldr	r2, [r3, #16]
 8002982:	0652      	lsls	r2, r2, #25
 8002984:	d508      	bpl.n	8002998 <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002986:	68da      	ldr	r2, [r3, #12]
 8002988:	0650      	lsls	r0, r2, #25
 800298a:	d505      	bpl.n	8002998 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800298c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002990:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002992:	4620      	mov	r0, r4
 8002994:	f7ff ff85 	bl	80028a2 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002998:	6823      	ldr	r3, [r4, #0]
 800299a:	691a      	ldr	r2, [r3, #16]
 800299c:	0691      	lsls	r1, r2, #26
 800299e:	d522      	bpl.n	80029e6 <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80029a0:	68da      	ldr	r2, [r3, #12]
 80029a2:	0692      	lsls	r2, r2, #26
 80029a4:	d51f      	bpl.n	80029e6 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80029a6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80029aa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80029ac:	611a      	str	r2, [r3, #16]
}
 80029ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80029b2:	f000 ba9b 	b.w	8002eec <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029b6:	f7ff ff71 	bl	800289c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029ba:	4620      	mov	r0, r4
 80029bc:	f7ff ff70 	bl	80028a0 <HAL_TIM_PWM_PulseFinishedCallback>
 80029c0:	e783      	b.n	80028ca <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029c2:	f7ff ff6b 	bl	800289c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029c6:	4620      	mov	r0, r4
 80029c8:	f7ff ff6a 	bl	80028a0 <HAL_TIM_PWM_PulseFinishedCallback>
 80029cc:	e792      	b.n	80028f4 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ce:	f7ff ff65 	bl	800289c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029d2:	4620      	mov	r0, r4
 80029d4:	f7ff ff64 	bl	80028a0 <HAL_TIM_PWM_PulseFinishedCallback>
 80029d8:	e7a0      	b.n	800291c <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029da:	f7ff ff5f 	bl	800289c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029de:	4620      	mov	r0, r4
 80029e0:	f7ff ff5e 	bl	80028a0 <HAL_TIM_PWM_PulseFinishedCallback>
 80029e4:	e7af      	b.n	8002946 <HAL_TIM_IRQHandler+0xa2>
 80029e6:	bd10      	pop	{r4, pc}

080029e8 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029e8:	4a30      	ldr	r2, [pc, #192]	; (8002aac <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 80029ea:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029ec:	4290      	cmp	r0, r2
 80029ee:	d012      	beq.n	8002a16 <TIM_Base_SetConfig+0x2e>
 80029f0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80029f4:	d00f      	beq.n	8002a16 <TIM_Base_SetConfig+0x2e>
 80029f6:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80029fa:	4290      	cmp	r0, r2
 80029fc:	d00b      	beq.n	8002a16 <TIM_Base_SetConfig+0x2e>
 80029fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a02:	4290      	cmp	r0, r2
 8002a04:	d007      	beq.n	8002a16 <TIM_Base_SetConfig+0x2e>
 8002a06:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a0a:	4290      	cmp	r0, r2
 8002a0c:	d003      	beq.n	8002a16 <TIM_Base_SetConfig+0x2e>
 8002a0e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002a12:	4290      	cmp	r0, r2
 8002a14:	d119      	bne.n	8002a4a <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 8002a16:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002a1c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a1e:	4a23      	ldr	r2, [pc, #140]	; (8002aac <TIM_Base_SetConfig+0xc4>)
 8002a20:	4290      	cmp	r0, r2
 8002a22:	d029      	beq.n	8002a78 <TIM_Base_SetConfig+0x90>
 8002a24:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002a28:	d026      	beq.n	8002a78 <TIM_Base_SetConfig+0x90>
 8002a2a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002a2e:	4290      	cmp	r0, r2
 8002a30:	d022      	beq.n	8002a78 <TIM_Base_SetConfig+0x90>
 8002a32:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a36:	4290      	cmp	r0, r2
 8002a38:	d01e      	beq.n	8002a78 <TIM_Base_SetConfig+0x90>
 8002a3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a3e:	4290      	cmp	r0, r2
 8002a40:	d01a      	beq.n	8002a78 <TIM_Base_SetConfig+0x90>
 8002a42:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002a46:	4290      	cmp	r0, r2
 8002a48:	d016      	beq.n	8002a78 <TIM_Base_SetConfig+0x90>
 8002a4a:	4a19      	ldr	r2, [pc, #100]	; (8002ab0 <TIM_Base_SetConfig+0xc8>)
 8002a4c:	4290      	cmp	r0, r2
 8002a4e:	d013      	beq.n	8002a78 <TIM_Base_SetConfig+0x90>
 8002a50:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a54:	4290      	cmp	r0, r2
 8002a56:	d00f      	beq.n	8002a78 <TIM_Base_SetConfig+0x90>
 8002a58:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a5c:	4290      	cmp	r0, r2
 8002a5e:	d00b      	beq.n	8002a78 <TIM_Base_SetConfig+0x90>
 8002a60:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8002a64:	4290      	cmp	r0, r2
 8002a66:	d007      	beq.n	8002a78 <TIM_Base_SetConfig+0x90>
 8002a68:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a6c:	4290      	cmp	r0, r2
 8002a6e:	d003      	beq.n	8002a78 <TIM_Base_SetConfig+0x90>
 8002a70:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a74:	4290      	cmp	r0, r2
 8002a76:	d103      	bne.n	8002a80 <TIM_Base_SetConfig+0x98>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a78:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a7e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a80:	694a      	ldr	r2, [r1, #20]
 8002a82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a86:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002a88:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a8a:	688b      	ldr	r3, [r1, #8]
 8002a8c:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002a8e:	680b      	ldr	r3, [r1, #0]
 8002a90:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a92:	4b06      	ldr	r3, [pc, #24]	; (8002aac <TIM_Base_SetConfig+0xc4>)
 8002a94:	4298      	cmp	r0, r3
 8002a96:	d003      	beq.n	8002aa0 <TIM_Base_SetConfig+0xb8>
 8002a98:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002a9c:	4298      	cmp	r0, r3
 8002a9e:	d101      	bne.n	8002aa4 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8002aa0:	690b      	ldr	r3, [r1, #16]
 8002aa2:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	6143      	str	r3, [r0, #20]
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	40010000 	.word	0x40010000
 8002ab0:	40014000 	.word	0x40014000

08002ab4 <HAL_TIM_Base_Init>:
{
 8002ab4:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002ab6:	4604      	mov	r4, r0
 8002ab8:	b1a0      	cbz	r0, 8002ae4 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002aba:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002abe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002ac2:	b91b      	cbnz	r3, 8002acc <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002ac4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002ac8:	f001 fabc 	bl	8004044 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002acc:	2302      	movs	r3, #2
 8002ace:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ad2:	6820      	ldr	r0, [r4, #0]
 8002ad4:	1d21      	adds	r1, r4, #4
 8002ad6:	f7ff ff87 	bl	80029e8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002ada:	2301      	movs	r3, #1
 8002adc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002ae0:	2000      	movs	r0, #0
 8002ae2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002ae4:	2001      	movs	r0, #1
}
 8002ae6:	bd10      	pop	{r4, pc}

08002ae8 <HAL_TIM_PWM_Init>:
{
 8002ae8:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002aea:	4604      	mov	r4, r0
 8002aec:	b1a0      	cbz	r0, 8002b18 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002aee:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002af2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002af6:	b91b      	cbnz	r3, 8002b00 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002af8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002afc:	f7ff fecc 	bl	8002898 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002b00:	2302      	movs	r3, #2
 8002b02:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b06:	6820      	ldr	r0, [r4, #0]
 8002b08:	1d21      	adds	r1, r4, #4
 8002b0a:	f7ff ff6d 	bl	80029e8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002b14:	2000      	movs	r0, #0
 8002b16:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002b18:	2001      	movs	r0, #1
}
 8002b1a:	bd10      	pop	{r4, pc}

08002b1c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b1c:	6a03      	ldr	r3, [r0, #32]
 8002b1e:	f023 0310 	bic.w	r3, r3, #16
 8002b22:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002b24:	6a03      	ldr	r3, [r0, #32]
{
 8002b26:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 8002b28:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002b2a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b2c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b2e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b32:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b36:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8002b38:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b3c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b40:	4d10      	ldr	r5, [pc, #64]	; (8002b84 <TIM_OC2_SetConfig+0x68>)
 8002b42:	42a8      	cmp	r0, r5
 8002b44:	d003      	beq.n	8002b4e <TIM_OC2_SetConfig+0x32>
 8002b46:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002b4a:	42a8      	cmp	r0, r5
 8002b4c:	d114      	bne.n	8002b78 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b4e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002b50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b54:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b58:	4d0a      	ldr	r5, [pc, #40]	; (8002b84 <TIM_OC2_SetConfig+0x68>)
 8002b5a:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8002b5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b60:	d003      	beq.n	8002b6a <TIM_OC2_SetConfig+0x4e>
 8002b62:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002b66:	42a8      	cmp	r0, r5
 8002b68:	d106      	bne.n	8002b78 <TIM_OC2_SetConfig+0x5c>
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002b6a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b6c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002b6e:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b72:	4335      	orrs	r5, r6
 8002b74:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8002b78:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002b7a:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002b7c:	684a      	ldr	r2, [r1, #4]
 8002b7e:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002b80:	6203      	str	r3, [r0, #32]
 8002b82:	bd70      	pop	{r4, r5, r6, pc}
 8002b84:	40010000 	.word	0x40010000

08002b88 <HAL_TIM_PWM_ConfigChannel>:
{
 8002b88:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002b8a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002b8e:	2b01      	cmp	r3, #1
{
 8002b90:	4604      	mov	r4, r0
 8002b92:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002b96:	d025      	beq.n	8002be4 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8002b98:	2301      	movs	r3, #1
 8002b9a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002b9e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 8002ba2:	2a0c      	cmp	r2, #12
 8002ba4:	d818      	bhi.n	8002bd8 <HAL_TIM_PWM_ConfigChannel+0x50>
 8002ba6:	e8df f002 	tbb	[pc, r2]
 8002baa:	1707      	.short	0x1707
 8002bac:	171e1717 	.word	0x171e1717
 8002bb0:	172f1717 	.word	0x172f1717
 8002bb4:	1717      	.short	0x1717
 8002bb6:	40          	.byte	0x40
 8002bb7:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002bb8:	6820      	ldr	r0, [r4, #0]
 8002bba:	f7ff fddf 	bl	800277c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002bbe:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002bc0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002bc2:	699a      	ldr	r2, [r3, #24]
 8002bc4:	f042 0208 	orr.w	r2, r2, #8
 8002bc8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002bca:	699a      	ldr	r2, [r3, #24]
 8002bcc:	f022 0204 	bic.w	r2, r2, #4
 8002bd0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002bd2:	699a      	ldr	r2, [r3, #24]
 8002bd4:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002bd6:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002bd8:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002bda:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002bdc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002be0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002be4:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002be6:	6820      	ldr	r0, [r4, #0]
 8002be8:	f7ff ff98 	bl	8002b1c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002bec:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002bee:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002bf0:	699a      	ldr	r2, [r3, #24]
 8002bf2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002bf6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002bf8:	699a      	ldr	r2, [r3, #24]
 8002bfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002bfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002c00:	699a      	ldr	r2, [r3, #24]
 8002c02:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002c06:	e7e6      	b.n	8002bd6 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002c08:	6820      	ldr	r0, [r4, #0]
 8002c0a:	f7ff fde9 	bl	80027e0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002c0e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002c10:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002c12:	69da      	ldr	r2, [r3, #28]
 8002c14:	f042 0208 	orr.w	r2, r2, #8
 8002c18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002c1a:	69da      	ldr	r2, [r3, #28]
 8002c1c:	f022 0204 	bic.w	r2, r2, #4
 8002c20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002c22:	69da      	ldr	r2, [r3, #28]
 8002c24:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c26:	61da      	str	r2, [r3, #28]
      break;
 8002c28:	e7d6      	b.n	8002bd8 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002c2a:	6820      	ldr	r0, [r4, #0]
 8002c2c:	f7ff fe0e 	bl	800284c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002c30:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c32:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002c34:	69da      	ldr	r2, [r3, #28]
 8002c36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c3a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002c3c:	69da      	ldr	r2, [r3, #28]
 8002c3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c42:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c44:	69da      	ldr	r2, [r3, #28]
 8002c46:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002c4a:	e7ec      	b.n	8002c26 <HAL_TIM_PWM_ConfigChannel+0x9e>

08002c4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c4c:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c4e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c50:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c52:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c56:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002c5a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c5c:	6083      	str	r3, [r0, #8]
 8002c5e:	bd10      	pop	{r4, pc}

08002c60 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002c60:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002c64:	2b01      	cmp	r3, #1
{
 8002c66:	b570      	push	{r4, r5, r6, lr}
 8002c68:	4604      	mov	r4, r0
 8002c6a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002c6e:	d019      	beq.n	8002ca4 <HAL_TIM_ConfigClockSource+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 8002c70:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002c74:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8002c76:	2301      	movs	r3, #1
 8002c78:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002c7c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c82:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002c86:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8002c88:	680b      	ldr	r3, [r1, #0]
 8002c8a:	2b40      	cmp	r3, #64	; 0x40
 8002c8c:	d065      	beq.n	8002d5a <HAL_TIM_ConfigClockSource+0xfa>
 8002c8e:	d815      	bhi.n	8002cbc <HAL_TIM_ConfigClockSource+0x5c>
 8002c90:	2b10      	cmp	r3, #16
 8002c92:	d00c      	beq.n	8002cae <HAL_TIM_ConfigClockSource+0x4e>
 8002c94:	d807      	bhi.n	8002ca6 <HAL_TIM_ConfigClockSource+0x46>
 8002c96:	b153      	cbz	r3, 8002cae <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8002c98:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002c9a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002c9c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002ca0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002ca4:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002ca6:	2b20      	cmp	r3, #32
 8002ca8:	d001      	beq.n	8002cae <HAL_TIM_ConfigClockSource+0x4e>
 8002caa:	2b30      	cmp	r3, #48	; 0x30
 8002cac:	d1f4      	bne.n	8002c98 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 8002cae:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cb0:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8002cb4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	e01a      	b.n	8002cf2 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8002cbc:	2b60      	cmp	r3, #96	; 0x60
 8002cbe:	d034      	beq.n	8002d2a <HAL_TIM_ConfigClockSource+0xca>
 8002cc0:	d819      	bhi.n	8002cf6 <HAL_TIM_ConfigClockSource+0x96>
 8002cc2:	2b50      	cmp	r3, #80	; 0x50
 8002cc4:	d1e8      	bne.n	8002c98 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cc6:	684a      	ldr	r2, [r1, #4]
 8002cc8:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002cca:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ccc:	6a05      	ldr	r5, [r0, #32]
 8002cce:	f025 0501 	bic.w	r5, r5, #1
 8002cd2:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cd4:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002cd6:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002cda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002cde:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002ce2:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002ce4:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002ce6:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002ce8:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002cea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cee:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8002cf2:	6083      	str	r3, [r0, #8]
 8002cf4:	e7d0      	b.n	8002c98 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8002cf6:	2b70      	cmp	r3, #112	; 0x70
 8002cf8:	d00c      	beq.n	8002d14 <HAL_TIM_ConfigClockSource+0xb4>
 8002cfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cfe:	d1cb      	bne.n	8002c98 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8002d00:	68cb      	ldr	r3, [r1, #12]
 8002d02:	684a      	ldr	r2, [r1, #4]
 8002d04:	6889      	ldr	r1, [r1, #8]
 8002d06:	f7ff ffa1 	bl	8002c4c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d0a:	6822      	ldr	r2, [r4, #0]
 8002d0c:	6893      	ldr	r3, [r2, #8]
 8002d0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d12:	e008      	b.n	8002d26 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8002d14:	68cb      	ldr	r3, [r1, #12]
 8002d16:	684a      	ldr	r2, [r1, #4]
 8002d18:	6889      	ldr	r1, [r1, #8]
 8002d1a:	f7ff ff97 	bl	8002c4c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002d1e:	6822      	ldr	r2, [r4, #0]
 8002d20:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d22:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d26:	6093      	str	r3, [r2, #8]
      break;
 8002d28:	e7b6      	b.n	8002c98 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d2a:	684d      	ldr	r5, [r1, #4]
 8002d2c:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d2e:	6a01      	ldr	r1, [r0, #32]
 8002d30:	f021 0110 	bic.w	r1, r1, #16
 8002d34:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d36:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8002d38:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d3a:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d3e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d42:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002d46:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002d4a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002d4c:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002d4e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d54:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8002d58:	e7cb      	b.n	8002cf2 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d5a:	684a      	ldr	r2, [r1, #4]
 8002d5c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002d5e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d60:	6a05      	ldr	r5, [r0, #32]
 8002d62:	f025 0501 	bic.w	r5, r5, #1
 8002d66:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d68:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d6a:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d72:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002d76:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002d78:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002d7a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002d7c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d82:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8002d86:	e7b4      	b.n	8002cf2 <HAL_TIM_ConfigClockSource+0x92>

08002d88 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002d88:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002d8a:	f001 011f 	and.w	r1, r1, #31
{
 8002d8e:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002d90:	2401      	movs	r4, #1
 8002d92:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8002d94:	ea23 0304 	bic.w	r3, r3, r4
 8002d98:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002d9a:	6a03      	ldr	r3, [r0, #32]
 8002d9c:	408a      	lsls	r2, r1
 8002d9e:	431a      	orrs	r2, r3
 8002da0:	6202      	str	r2, [r0, #32]
 8002da2:	bd10      	pop	{r4, pc}

08002da4 <HAL_TIM_PWM_Start>:
{
 8002da4:	b510      	push	{r4, lr}
 8002da6:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002da8:	2201      	movs	r2, #1
 8002daa:	6800      	ldr	r0, [r0, #0]
 8002dac:	f7ff ffec 	bl	8002d88 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002db0:	6823      	ldr	r3, [r4, #0]
 8002db2:	4a0b      	ldr	r2, [pc, #44]	; (8002de0 <HAL_TIM_PWM_Start+0x3c>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d00e      	beq.n	8002dd6 <HAL_TIM_PWM_Start+0x32>
 8002db8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d00a      	beq.n	8002dd6 <HAL_TIM_PWM_Start+0x32>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dc0:	689a      	ldr	r2, [r3, #8]
 8002dc2:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dc6:	2a06      	cmp	r2, #6
 8002dc8:	d003      	beq.n	8002dd2 <HAL_TIM_PWM_Start+0x2e>
    __HAL_TIM_ENABLE(htim);
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	f042 0201 	orr.w	r2, r2, #1
 8002dd0:	601a      	str	r2, [r3, #0]
}
 8002dd2:	2000      	movs	r0, #0
 8002dd4:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 8002dd6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002dd8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ddc:	645a      	str	r2, [r3, #68]	; 0x44
 8002dde:	e7ef      	b.n	8002dc0 <HAL_TIM_PWM_Start+0x1c>
 8002de0:	40010000 	.word	0x40010000

08002de4 <HAL_TIM_PWM_Start_IT>:
{
 8002de4:	b510      	push	{r4, lr}
 8002de6:	4604      	mov	r4, r0
  switch (Channel)
 8002de8:	290c      	cmp	r1, #12
 8002dea:	d80d      	bhi.n	8002e08 <HAL_TIM_PWM_Start_IT+0x24>
 8002dec:	e8df f001 	tbb	[pc, r1]
 8002df0:	0c0c0c07 	.word	0x0c0c0c07
 8002df4:	0c0c0c23 	.word	0x0c0c0c23
 8002df8:	0c0c0c28 	.word	0x0c0c0c28
 8002dfc:	2d          	.byte	0x2d
 8002dfd:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002dfe:	6802      	ldr	r2, [r0, #0]
 8002e00:	68d3      	ldr	r3, [r2, #12]
 8002e02:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002e06:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e08:	2201      	movs	r2, #1
 8002e0a:	6820      	ldr	r0, [r4, #0]
 8002e0c:	f7ff ffbc 	bl	8002d88 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e10:	6823      	ldr	r3, [r4, #0]
 8002e12:	4a13      	ldr	r2, [pc, #76]	; (8002e60 <HAL_TIM_PWM_Start_IT+0x7c>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d01d      	beq.n	8002e54 <HAL_TIM_PWM_Start_IT+0x70>
 8002e18:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d019      	beq.n	8002e54 <HAL_TIM_PWM_Start_IT+0x70>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e20:	689a      	ldr	r2, [r3, #8]
 8002e22:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e26:	2a06      	cmp	r2, #6
 8002e28:	d003      	beq.n	8002e32 <HAL_TIM_PWM_Start_IT+0x4e>
    __HAL_TIM_ENABLE(htim);
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	f042 0201 	orr.w	r2, r2, #1
 8002e30:	601a      	str	r2, [r3, #0]
}
 8002e32:	2000      	movs	r0, #0
 8002e34:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002e36:	6802      	ldr	r2, [r0, #0]
 8002e38:	68d3      	ldr	r3, [r2, #12]
 8002e3a:	f043 0304 	orr.w	r3, r3, #4
 8002e3e:	e7e2      	b.n	8002e06 <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002e40:	6802      	ldr	r2, [r0, #0]
 8002e42:	68d3      	ldr	r3, [r2, #12]
 8002e44:	f043 0308 	orr.w	r3, r3, #8
 8002e48:	e7dd      	b.n	8002e06 <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002e4a:	6802      	ldr	r2, [r0, #0]
 8002e4c:	68d3      	ldr	r3, [r2, #12]
 8002e4e:	f043 0310 	orr.w	r3, r3, #16
 8002e52:	e7d8      	b.n	8002e06 <HAL_TIM_PWM_Start_IT+0x22>
    __HAL_TIM_MOE_ENABLE(htim);
 8002e54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e56:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e5a:	645a      	str	r2, [r3, #68]	; 0x44
 8002e5c:	e7e0      	b.n	8002e20 <HAL_TIM_PWM_Start_IT+0x3c>
 8002e5e:	bf00      	nop
 8002e60:	40010000 	.word	0x40010000

08002e64 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e64:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002e68:	2b01      	cmp	r3, #1
{
 8002e6a:	b530      	push	{r4, r5, lr}
 8002e6c:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002e70:	d014      	beq.n	8002e9c <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e72:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002e74:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8002e78:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e7a:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e7c:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e7e:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e80:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002e84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e88:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e8a:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e8c:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002e8e:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e90:	2301      	movs	r3, #1
 8002e92:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e96:	2300      	movs	r3, #0
 8002e98:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002e9c:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002e9e:	bd30      	pop	{r4, r5, pc}

08002ea0 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ea0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d01f      	beq.n	8002ee8 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002ea8:	68cb      	ldr	r3, [r1, #12]
 8002eaa:	688a      	ldr	r2, [r1, #8]
 8002eac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002eb0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002eb2:	684a      	ldr	r2, [r1, #4]
 8002eb4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002eb8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002eba:	680a      	ldr	r2, [r1, #0]
 8002ebc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002ec0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002ec2:	690a      	ldr	r2, [r1, #16]
 8002ec4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ec8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002eca:	694a      	ldr	r2, [r1, #20]
 8002ecc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ed0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002ed2:	69ca      	ldr	r2, [r1, #28]
 8002ed4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002ed8:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002eda:	6802      	ldr	r2, [r0, #0]
 8002edc:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002ede:	2300      	movs	r3, #0
 8002ee0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002ee8:	2002      	movs	r0, #2
}
 8002eea:	4770      	bx	lr

08002eec <HAL_TIMEx_CommutCallback>:
 8002eec:	4770      	bx	lr

08002eee <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002eee:	4770      	bx	lr

08002ef0 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ef0:	6803      	ldr	r3, [r0, #0]
 8002ef2:	68da      	ldr	r2, [r3, #12]
 8002ef4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002ef8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002efa:	695a      	ldr	r2, [r3, #20]
 8002efc:	f022 0201 	bic.w	r2, r2, #1
 8002f00:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f02:	2320      	movs	r3, #32
 8002f04:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8002f08:	4770      	bx	lr
	...

08002f0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f10:	6806      	ldr	r6, [r0, #0]
 8002f12:	68c2      	ldr	r2, [r0, #12]
 8002f14:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f16:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f18:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	6133      	str	r3, [r6, #16]
{
 8002f20:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f22:	6883      	ldr	r3, [r0, #8]
 8002f24:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002f26:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f28:	4303      	orrs	r3, r0
 8002f2a:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8002f2c:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f30:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8002f32:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f36:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f3c:	6973      	ldr	r3, [r6, #20]
 8002f3e:	69a2      	ldr	r2, [r4, #24]
 8002f40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f44:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f46:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f4a:	6173      	str	r3, [r6, #20]
 8002f4c:	4b7a      	ldr	r3, [pc, #488]	; (8003138 <UART_SetConfig+0x22c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f4e:	d17c      	bne.n	800304a <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002f50:	429e      	cmp	r6, r3
 8002f52:	d003      	beq.n	8002f5c <UART_SetConfig+0x50>
 8002f54:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002f58:	429e      	cmp	r6, r3
 8002f5a:	d144      	bne.n	8002fe6 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002f5c:	f7ff fbfe 	bl	800275c <HAL_RCC_GetPCLK2Freq>
 8002f60:	2519      	movs	r5, #25
 8002f62:	fb05 f300 	mul.w	r3, r5, r0
 8002f66:	6860      	ldr	r0, [r4, #4]
 8002f68:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002f6c:	0040      	lsls	r0, r0, #1
 8002f6e:	fbb3 f3f0 	udiv	r3, r3, r0
 8002f72:	fbb3 f3f9 	udiv	r3, r3, r9
 8002f76:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002f7a:	f7ff fbef 	bl	800275c <HAL_RCC_GetPCLK2Freq>
 8002f7e:	6863      	ldr	r3, [r4, #4]
 8002f80:	4368      	muls	r0, r5
 8002f82:	005b      	lsls	r3, r3, #1
 8002f84:	fbb0 f7f3 	udiv	r7, r0, r3
 8002f88:	f7ff fbe8 	bl	800275c <HAL_RCC_GetPCLK2Freq>
 8002f8c:	6863      	ldr	r3, [r4, #4]
 8002f8e:	4368      	muls	r0, r5
 8002f90:	005b      	lsls	r3, r3, #1
 8002f92:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f96:	fbb3 f3f9 	udiv	r3, r3, r9
 8002f9a:	fb09 7313 	mls	r3, r9, r3, r7
 8002f9e:	00db      	lsls	r3, r3, #3
 8002fa0:	3332      	adds	r3, #50	; 0x32
 8002fa2:	fbb3 f3f9 	udiv	r3, r3, r9
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8002fac:	f7ff fbd6 	bl	800275c <HAL_RCC_GetPCLK2Freq>
 8002fb0:	6862      	ldr	r2, [r4, #4]
 8002fb2:	4368      	muls	r0, r5
 8002fb4:	0052      	lsls	r2, r2, #1
 8002fb6:	fbb0 faf2 	udiv	sl, r0, r2
 8002fba:	f7ff fbcf 	bl	800275c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002fbe:	6863      	ldr	r3, [r4, #4]
 8002fc0:	4368      	muls	r0, r5
 8002fc2:	005b      	lsls	r3, r3, #1
 8002fc4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fc8:	fbb3 f3f9 	udiv	r3, r3, r9
 8002fcc:	fb09 a313 	mls	r3, r9, r3, sl
 8002fd0:	00db      	lsls	r3, r3, #3
 8002fd2:	3332      	adds	r3, #50	; 0x32
 8002fd4:	fbb3 f3f9 	udiv	r3, r3, r9
 8002fd8:	f003 0307 	and.w	r3, r3, #7
 8002fdc:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002fde:	443b      	add	r3, r7
 8002fe0:	60b3      	str	r3, [r6, #8]
 8002fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002fe6:	f7ff fba9 	bl	800273c <HAL_RCC_GetPCLK1Freq>
 8002fea:	2519      	movs	r5, #25
 8002fec:	fb05 f300 	mul.w	r3, r5, r0
 8002ff0:	6860      	ldr	r0, [r4, #4]
 8002ff2:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002ff6:	0040      	lsls	r0, r0, #1
 8002ff8:	fbb3 f3f0 	udiv	r3, r3, r0
 8002ffc:	fbb3 f3f9 	udiv	r3, r3, r9
 8003000:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003004:	f7ff fb9a 	bl	800273c <HAL_RCC_GetPCLK1Freq>
 8003008:	6863      	ldr	r3, [r4, #4]
 800300a:	4368      	muls	r0, r5
 800300c:	005b      	lsls	r3, r3, #1
 800300e:	fbb0 f7f3 	udiv	r7, r0, r3
 8003012:	f7ff fb93 	bl	800273c <HAL_RCC_GetPCLK1Freq>
 8003016:	6863      	ldr	r3, [r4, #4]
 8003018:	4368      	muls	r0, r5
 800301a:	005b      	lsls	r3, r3, #1
 800301c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003020:	fbb3 f3f9 	udiv	r3, r3, r9
 8003024:	fb09 7313 	mls	r3, r9, r3, r7
 8003028:	00db      	lsls	r3, r3, #3
 800302a:	3332      	adds	r3, #50	; 0x32
 800302c:	fbb3 f3f9 	udiv	r3, r3, r9
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8003036:	f7ff fb81 	bl	800273c <HAL_RCC_GetPCLK1Freq>
 800303a:	6862      	ldr	r2, [r4, #4]
 800303c:	4368      	muls	r0, r5
 800303e:	0052      	lsls	r2, r2, #1
 8003040:	fbb0 faf2 	udiv	sl, r0, r2
 8003044:	f7ff fb7a 	bl	800273c <HAL_RCC_GetPCLK1Freq>
 8003048:	e7b9      	b.n	8002fbe <UART_SetConfig+0xb2>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800304a:	429e      	cmp	r6, r3
 800304c:	d002      	beq.n	8003054 <UART_SetConfig+0x148>
 800304e:	4b3b      	ldr	r3, [pc, #236]	; (800313c <UART_SetConfig+0x230>)
 8003050:	429e      	cmp	r6, r3
 8003052:	d140      	bne.n	80030d6 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003054:	f7ff fb82 	bl	800275c <HAL_RCC_GetPCLK2Freq>
 8003058:	6867      	ldr	r7, [r4, #4]
 800305a:	2519      	movs	r5, #25
 800305c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003060:	fb05 f300 	mul.w	r3, r5, r0
 8003064:	00bf      	lsls	r7, r7, #2
 8003066:	fbb3 f3f7 	udiv	r3, r3, r7
 800306a:	fbb3 f3f9 	udiv	r3, r3, r9
 800306e:	011f      	lsls	r7, r3, #4
 8003070:	f7ff fb74 	bl	800275c <HAL_RCC_GetPCLK2Freq>
 8003074:	6863      	ldr	r3, [r4, #4]
 8003076:	4368      	muls	r0, r5
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	fbb0 f8f3 	udiv	r8, r0, r3
 800307e:	f7ff fb6d 	bl	800275c <HAL_RCC_GetPCLK2Freq>
 8003082:	6863      	ldr	r3, [r4, #4]
 8003084:	4368      	muls	r0, r5
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	fbb0 f3f3 	udiv	r3, r0, r3
 800308c:	fbb3 f3f9 	udiv	r3, r3, r9
 8003090:	fb09 8313 	mls	r3, r9, r3, r8
 8003094:	011b      	lsls	r3, r3, #4
 8003096:	3332      	adds	r3, #50	; 0x32
 8003098:	fbb3 f3f9 	udiv	r3, r3, r9
 800309c:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80030a0:	f7ff fb5c 	bl	800275c <HAL_RCC_GetPCLK2Freq>
 80030a4:	6862      	ldr	r2, [r4, #4]
 80030a6:	4368      	muls	r0, r5
 80030a8:	0092      	lsls	r2, r2, #2
 80030aa:	fbb0 faf2 	udiv	sl, r0, r2
 80030ae:	f7ff fb55 	bl	800275c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80030b2:	6863      	ldr	r3, [r4, #4]
 80030b4:	4368      	muls	r0, r5
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80030bc:	fbb3 f3f9 	udiv	r3, r3, r9
 80030c0:	fb09 a313 	mls	r3, r9, r3, sl
 80030c4:	011b      	lsls	r3, r3, #4
 80030c6:	3332      	adds	r3, #50	; 0x32
 80030c8:	fbb3 f3f9 	udiv	r3, r3, r9
 80030cc:	f003 030f 	and.w	r3, r3, #15
 80030d0:	ea43 0308 	orr.w	r3, r3, r8
 80030d4:	e783      	b.n	8002fde <UART_SetConfig+0xd2>
 80030d6:	f7ff fb31 	bl	800273c <HAL_RCC_GetPCLK1Freq>
 80030da:	6867      	ldr	r7, [r4, #4]
 80030dc:	2519      	movs	r5, #25
 80030de:	f04f 0964 	mov.w	r9, #100	; 0x64
 80030e2:	fb05 f300 	mul.w	r3, r5, r0
 80030e6:	00bf      	lsls	r7, r7, #2
 80030e8:	fbb3 f3f7 	udiv	r3, r3, r7
 80030ec:	fbb3 f3f9 	udiv	r3, r3, r9
 80030f0:	011f      	lsls	r7, r3, #4
 80030f2:	f7ff fb23 	bl	800273c <HAL_RCC_GetPCLK1Freq>
 80030f6:	6863      	ldr	r3, [r4, #4]
 80030f8:	4368      	muls	r0, r5
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	fbb0 f8f3 	udiv	r8, r0, r3
 8003100:	f7ff fb1c 	bl	800273c <HAL_RCC_GetPCLK1Freq>
 8003104:	6863      	ldr	r3, [r4, #4]
 8003106:	4368      	muls	r0, r5
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	fbb0 f3f3 	udiv	r3, r0, r3
 800310e:	fbb3 f3f9 	udiv	r3, r3, r9
 8003112:	fb09 8313 	mls	r3, r9, r3, r8
 8003116:	011b      	lsls	r3, r3, #4
 8003118:	3332      	adds	r3, #50	; 0x32
 800311a:	fbb3 f3f9 	udiv	r3, r3, r9
 800311e:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8003122:	f7ff fb0b 	bl	800273c <HAL_RCC_GetPCLK1Freq>
 8003126:	6862      	ldr	r2, [r4, #4]
 8003128:	4368      	muls	r0, r5
 800312a:	0092      	lsls	r2, r2, #2
 800312c:	fbb0 faf2 	udiv	sl, r0, r2
 8003130:	f7ff fb04 	bl	800273c <HAL_RCC_GetPCLK1Freq>
 8003134:	e7bd      	b.n	80030b2 <UART_SetConfig+0x1a6>
 8003136:	bf00      	nop
 8003138:	40011000 	.word	0x40011000
 800313c:	40011400 	.word	0x40011400

08003140 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8003140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003142:	4604      	mov	r4, r0
 8003144:	460e      	mov	r6, r1
 8003146:	4617      	mov	r7, r2
 8003148:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800314a:	6821      	ldr	r1, [r4, #0]
 800314c:	680b      	ldr	r3, [r1, #0]
 800314e:	ea36 0303 	bics.w	r3, r6, r3
 8003152:	d101      	bne.n	8003158 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8003154:	2000      	movs	r0, #0
}
 8003156:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8003158:	1c6b      	adds	r3, r5, #1
 800315a:	d0f7      	beq.n	800314c <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800315c:	b995      	cbnz	r5, 8003184 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800315e:	6823      	ldr	r3, [r4, #0]
 8003160:	68da      	ldr	r2, [r3, #12]
 8003162:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003166:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003168:	695a      	ldr	r2, [r3, #20]
 800316a:	f022 0201 	bic.w	r2, r2, #1
 800316e:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8003170:	2320      	movs	r3, #32
 8003172:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003176:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 800317a:	2300      	movs	r3, #0
 800317c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8003180:	2003      	movs	r0, #3
 8003182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003184:	f001 f924 	bl	80043d0 <HAL_GetTick>
 8003188:	1bc0      	subs	r0, r0, r7
 800318a:	4285      	cmp	r5, r0
 800318c:	d2dd      	bcs.n	800314a <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 800318e:	e7e6      	b.n	800315e <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08003190 <HAL_UART_Init>:
{
 8003190:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003192:	4604      	mov	r4, r0
 8003194:	b340      	cbz	r0, 80031e8 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003196:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800319a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800319e:	b91b      	cbnz	r3, 80031a8 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80031a0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80031a4:	f001 fa72 	bl	800468c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80031a8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80031aa:	2324      	movs	r3, #36	; 0x24
 80031ac:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80031b0:	68d3      	ldr	r3, [r2, #12]
 80031b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80031b6:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80031b8:	4620      	mov	r0, r4
 80031ba:	f7ff fea7 	bl	8002f0c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031be:	6823      	ldr	r3, [r4, #0]
 80031c0:	691a      	ldr	r2, [r3, #16]
 80031c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031c6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031c8:	695a      	ldr	r2, [r3, #20]
 80031ca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80031ce:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80031d0:	68da      	ldr	r2, [r3, #12]
 80031d2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80031d6:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031d8:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80031da:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031dc:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80031de:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80031e2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80031e6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80031e8:	2001      	movs	r0, #1
}
 80031ea:	bd10      	pop	{r4, pc}

080031ec <HAL_UART_Transmit>:
{
 80031ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031f0:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80031f2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80031f6:	2b20      	cmp	r3, #32
{
 80031f8:	4604      	mov	r4, r0
 80031fa:	460d      	mov	r5, r1
 80031fc:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80031fe:	d14f      	bne.n	80032a0 <HAL_UART_Transmit+0xb4>
    if ((pData == NULL) || (Size == 0U))
 8003200:	2900      	cmp	r1, #0
 8003202:	d04a      	beq.n	800329a <HAL_UART_Transmit+0xae>
 8003204:	2a00      	cmp	r2, #0
 8003206:	d048      	beq.n	800329a <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8003208:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800320c:	2b01      	cmp	r3, #1
 800320e:	d047      	beq.n	80032a0 <HAL_UART_Transmit+0xb4>
 8003210:	2301      	movs	r3, #1
 8003212:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003216:	2300      	movs	r3, #0
 8003218:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800321a:	2321      	movs	r3, #33	; 0x21
 800321c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8003220:	f001 f8d6 	bl	80043d0 <HAL_GetTick>
    huart->TxXferSize = Size;
 8003224:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8003228:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 800322a:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800322e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8003230:	b29b      	uxth	r3, r3
 8003232:	b96b      	cbnz	r3, 8003250 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003234:	463b      	mov	r3, r7
 8003236:	4632      	mov	r2, r6
 8003238:	2140      	movs	r1, #64	; 0x40
 800323a:	4620      	mov	r0, r4
 800323c:	f7ff ff80 	bl	8003140 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003240:	b9b0      	cbnz	r0, 8003270 <HAL_UART_Transmit+0x84>
    huart->gState = HAL_UART_STATE_READY;
 8003242:	2320      	movs	r3, #32
 8003244:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8003248:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 800324c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8003250:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8003252:	3b01      	subs	r3, #1
 8003254:	b29b      	uxth	r3, r3
 8003256:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003258:	68a3      	ldr	r3, [r4, #8]
 800325a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800325e:	4632      	mov	r2, r6
 8003260:	463b      	mov	r3, r7
 8003262:	f04f 0180 	mov.w	r1, #128	; 0x80
 8003266:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003268:	d10e      	bne.n	8003288 <HAL_UART_Transmit+0x9c>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800326a:	f7ff ff69 	bl	8003140 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800326e:	b110      	cbz	r0, 8003276 <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8003270:	2003      	movs	r0, #3
 8003272:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003276:	882b      	ldrh	r3, [r5, #0]
 8003278:	6822      	ldr	r2, [r4, #0]
 800327a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800327e:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003280:	6923      	ldr	r3, [r4, #16]
 8003282:	b943      	cbnz	r3, 8003296 <HAL_UART_Transmit+0xaa>
          pData += 2U;
 8003284:	3502      	adds	r5, #2
 8003286:	e7d2      	b.n	800322e <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003288:	f7ff ff5a 	bl	8003140 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800328c:	2800      	cmp	r0, #0
 800328e:	d1ef      	bne.n	8003270 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003290:	6823      	ldr	r3, [r4, #0]
 8003292:	782a      	ldrb	r2, [r5, #0]
 8003294:	605a      	str	r2, [r3, #4]
 8003296:	3501      	adds	r5, #1
 8003298:	e7c9      	b.n	800322e <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 800329a:	2001      	movs	r0, #1
 800329c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80032a0:	2002      	movs	r0, #2
}
 80032a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080032a6 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80032a6:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80032aa:	2b20      	cmp	r3, #32
 80032ac:	d120      	bne.n	80032f0 <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 80032ae:	b1e9      	cbz	r1, 80032ec <HAL_UART_Receive_IT+0x46>
 80032b0:	b1e2      	cbz	r2, 80032ec <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 80032b2:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d01a      	beq.n	80032f0 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 80032ba:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 80032bc:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032be:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80032c0:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032c2:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80032c4:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80032c8:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 80032ca:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80032cc:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 80032ce:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80032d2:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80032d6:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80032d8:	6951      	ldr	r1, [r2, #20]
 80032da:	f041 0101 	orr.w	r1, r1, #1
 80032de:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80032e0:	68d1      	ldr	r1, [r2, #12]
 80032e2:	f041 0120 	orr.w	r1, r1, #32
 80032e6:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 80032e8:	4618      	mov	r0, r3
 80032ea:	4770      	bx	lr
      return HAL_ERROR;
 80032ec:	2001      	movs	r0, #1
 80032ee:	4770      	bx	lr
    return HAL_BUSY;
 80032f0:	2002      	movs	r0, #2
}
 80032f2:	4770      	bx	lr

080032f4 <HAL_UART_TxCpltCallback>:
 80032f4:	4770      	bx	lr

080032f6 <HAL_UART_RxCpltCallback>:
 80032f6:	4770      	bx	lr

080032f8 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80032f8:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80032fc:	2b22      	cmp	r3, #34	; 0x22
{
 80032fe:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003300:	d136      	bne.n	8003370 <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003302:	6883      	ldr	r3, [r0, #8]
 8003304:	6901      	ldr	r1, [r0, #16]
 8003306:	6802      	ldr	r2, [r0, #0]
 8003308:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800330c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800330e:	d123      	bne.n	8003358 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003310:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003312:	b9e9      	cbnz	r1, 8003350 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003314:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003318:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 800331c:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 800331e:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8003320:	3c01      	subs	r4, #1
 8003322:	b2a4      	uxth	r4, r4
 8003324:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8003326:	b98c      	cbnz	r4, 800334c <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003328:	6803      	ldr	r3, [r0, #0]
 800332a:	68da      	ldr	r2, [r3, #12]
 800332c:	f022 0220 	bic.w	r2, r2, #32
 8003330:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003332:	68da      	ldr	r2, [r3, #12]
 8003334:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003338:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800333a:	695a      	ldr	r2, [r3, #20]
 800333c:	f022 0201 	bic.w	r2, r2, #1
 8003340:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8003342:	2320      	movs	r3, #32
 8003344:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8003348:	f7ff ffd5 	bl	80032f6 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 800334c:	2000      	movs	r0, #0
}
 800334e:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003350:	b2d2      	uxtb	r2, r2
 8003352:	f823 2b01 	strh.w	r2, [r3], #1
 8003356:	e7e1      	b.n	800331c <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003358:	b921      	cbnz	r1, 8003364 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800335a:	1c59      	adds	r1, r3, #1
 800335c:	6852      	ldr	r2, [r2, #4]
 800335e:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003360:	701a      	strb	r2, [r3, #0]
 8003362:	e7dc      	b.n	800331e <UART_Receive_IT+0x26>
 8003364:	6852      	ldr	r2, [r2, #4]
 8003366:	1c59      	adds	r1, r3, #1
 8003368:	6281      	str	r1, [r0, #40]	; 0x28
 800336a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800336e:	e7f7      	b.n	8003360 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8003370:	2002      	movs	r0, #2
 8003372:	bd10      	pop	{r4, pc}

08003374 <HAL_UART_ErrorCallback>:
 8003374:	4770      	bx	lr
	...

08003378 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003378:	6803      	ldr	r3, [r0, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800337c:	68d9      	ldr	r1, [r3, #12]
{
 800337e:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8003380:	0716      	lsls	r6, r2, #28
{
 8003382:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003384:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8003386:	d107      	bne.n	8003398 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003388:	0696      	lsls	r6, r2, #26
 800338a:	d55a      	bpl.n	8003442 <HAL_UART_IRQHandler+0xca>
 800338c:	068d      	lsls	r5, r1, #26
 800338e:	d558      	bpl.n	8003442 <HAL_UART_IRQHandler+0xca>
}
 8003390:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8003394:	f7ff bfb0 	b.w	80032f8 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003398:	f015 0501 	ands.w	r5, r5, #1
 800339c:	d102      	bne.n	80033a4 <HAL_UART_IRQHandler+0x2c>
 800339e:	f411 7f90 	tst.w	r1, #288	; 0x120
 80033a2:	d04e      	beq.n	8003442 <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80033a4:	07d3      	lsls	r3, r2, #31
 80033a6:	d505      	bpl.n	80033b4 <HAL_UART_IRQHandler+0x3c>
 80033a8:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80033aa:	bf42      	ittt	mi
 80033ac:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80033ae:	f043 0301 	orrmi.w	r3, r3, #1
 80033b2:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033b4:	0750      	lsls	r0, r2, #29
 80033b6:	d504      	bpl.n	80033c2 <HAL_UART_IRQHandler+0x4a>
 80033b8:	b11d      	cbz	r5, 80033c2 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80033ba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80033bc:	f043 0302 	orr.w	r3, r3, #2
 80033c0:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033c2:	0793      	lsls	r3, r2, #30
 80033c4:	d504      	bpl.n	80033d0 <HAL_UART_IRQHandler+0x58>
 80033c6:	b11d      	cbz	r5, 80033d0 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80033c8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80033ca:	f043 0304 	orr.w	r3, r3, #4
 80033ce:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033d0:	0716      	lsls	r6, r2, #28
 80033d2:	d504      	bpl.n	80033de <HAL_UART_IRQHandler+0x66>
 80033d4:	b11d      	cbz	r5, 80033de <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80033d6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80033d8:	f043 0308 	orr.w	r3, r3, #8
 80033dc:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80033de:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d066      	beq.n	80034b2 <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80033e4:	0695      	lsls	r5, r2, #26
 80033e6:	d504      	bpl.n	80033f2 <HAL_UART_IRQHandler+0x7a>
 80033e8:	0688      	lsls	r0, r1, #26
 80033ea:	d502      	bpl.n	80033f2 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 80033ec:	4620      	mov	r0, r4
 80033ee:	f7ff ff83 	bl	80032f8 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80033f2:	6823      	ldr	r3, [r4, #0]
 80033f4:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80033f6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80033f8:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 80033fa:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80033fc:	d402      	bmi.n	8003404 <HAL_UART_IRQHandler+0x8c>
 80033fe:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8003402:	d01a      	beq.n	800343a <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8003404:	f7ff fd74 	bl	8002ef0 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003408:	6823      	ldr	r3, [r4, #0]
 800340a:	695a      	ldr	r2, [r3, #20]
 800340c:	0652      	lsls	r2, r2, #25
 800340e:	d510      	bpl.n	8003432 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003410:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8003412:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003414:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003418:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 800341a:	b150      	cbz	r0, 8003432 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800341c:	4b25      	ldr	r3, [pc, #148]	; (80034b4 <HAL_UART_IRQHandler+0x13c>)
 800341e:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003420:	f7fd ffee 	bl	8001400 <HAL_DMA_Abort_IT>
 8003424:	2800      	cmp	r0, #0
 8003426:	d044      	beq.n	80034b2 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003428:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800342a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800342e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003430:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8003432:	4620      	mov	r0, r4
 8003434:	f7ff ff9e 	bl	8003374 <HAL_UART_ErrorCallback>
 8003438:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800343a:	f7ff ff9b 	bl	8003374 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800343e:	63e5      	str	r5, [r4, #60]	; 0x3c
 8003440:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003442:	0616      	lsls	r6, r2, #24
 8003444:	d527      	bpl.n	8003496 <HAL_UART_IRQHandler+0x11e>
 8003446:	060d      	lsls	r5, r1, #24
 8003448:	d525      	bpl.n	8003496 <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800344a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800344e:	2a21      	cmp	r2, #33	; 0x21
 8003450:	d12f      	bne.n	80034b2 <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003452:	68a2      	ldr	r2, [r4, #8]
 8003454:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8003458:	6a22      	ldr	r2, [r4, #32]
 800345a:	d117      	bne.n	800348c <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800345c:	8811      	ldrh	r1, [r2, #0]
 800345e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003462:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003464:	6921      	ldr	r1, [r4, #16]
 8003466:	b979      	cbnz	r1, 8003488 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8003468:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 800346a:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 800346c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800346e:	3a01      	subs	r2, #1
 8003470:	b292      	uxth	r2, r2
 8003472:	84e2      	strh	r2, [r4, #38]	; 0x26
 8003474:	b9ea      	cbnz	r2, 80034b2 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003476:	68da      	ldr	r2, [r3, #12]
 8003478:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800347c:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800347e:	68da      	ldr	r2, [r3, #12]
 8003480:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003484:	60da      	str	r2, [r3, #12]
 8003486:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8003488:	3201      	adds	r2, #1
 800348a:	e7ee      	b.n	800346a <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800348c:	1c51      	adds	r1, r2, #1
 800348e:	6221      	str	r1, [r4, #32]
 8003490:	7812      	ldrb	r2, [r2, #0]
 8003492:	605a      	str	r2, [r3, #4]
 8003494:	e7ea      	b.n	800346c <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003496:	0650      	lsls	r0, r2, #25
 8003498:	d50b      	bpl.n	80034b2 <HAL_UART_IRQHandler+0x13a>
 800349a:	064a      	lsls	r2, r1, #25
 800349c:	d509      	bpl.n	80034b2 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800349e:	68da      	ldr	r2, [r3, #12]
 80034a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034a4:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80034a6:	2320      	movs	r3, #32
 80034a8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80034ac:	4620      	mov	r0, r4
 80034ae:	f7ff ff21 	bl	80032f4 <HAL_UART_TxCpltCallback>
 80034b2:	bd70      	pop	{r4, r5, r6, pc}
 80034b4:	080034b9 	.word	0x080034b9

080034b8 <UART_DMAAbortOnError>:
{
 80034b8:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034ba:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 80034bc:	2300      	movs	r3, #0
 80034be:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80034c0:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80034c2:	f7ff ff57 	bl	8003374 <HAL_UART_ErrorCallback>
 80034c6:	bd08      	pop	{r3, pc}

080034c8 <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80034c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig = {0};
 80034ca:	2210      	movs	r2, #16
 80034cc:	2100      	movs	r1, #0
 80034ce:	4668      	mov	r0, sp
 80034d0:	f001 f9b0 	bl	8004834 <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc3.Instance = ADC3;
 80034d4:	4819      	ldr	r0, [pc, #100]	; (800353c <MX_ADC3_Init+0x74>)
 80034d6:	4b1a      	ldr	r3, [pc, #104]	; (8003540 <MX_ADC3_Init+0x78>)
  hadc3.Init.ScanConvMode = ENABLE;
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.DiscontinuousConvMode = ENABLE;
  hadc3.Init.NbrOfDiscConversion = 1;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80034d8:	4a1a      	ldr	r2, [pc, #104]	; (8003544 <MX_ADC3_Init+0x7c>)
  hadc3.Instance = ADC3;
 80034da:	6003      	str	r3, [r0, #0]
  hadc3.Init.ScanConvMode = ENABLE;
 80034dc:	2401      	movs	r4, #1
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80034de:	2300      	movs	r3, #0
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80034e0:	6282      	str	r2, [r0, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc3.Init.NbrOfConversion = 2;
 80034e2:	2202      	movs	r2, #2
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80034e4:	6043      	str	r3, [r0, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80034e6:	6083      	str	r3, [r0, #8]
  hadc3.Init.ScanConvMode = ENABLE;
 80034e8:	6104      	str	r4, [r0, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80034ea:	7603      	strb	r3, [r0, #24]
  hadc3.Init.DiscontinuousConvMode = ENABLE;
 80034ec:	f880 4020 	strb.w	r4, [r0, #32]
  hadc3.Init.NbrOfDiscConversion = 1;
 80034f0:	6244      	str	r4, [r0, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80034f2:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80034f4:	60c3      	str	r3, [r0, #12]
  hadc3.Init.NbrOfConversion = 2;
 80034f6:	61c2      	str	r2, [r0, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80034f8:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80034fc:	6144      	str	r4, [r0, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80034fe:	f7fd fcc1 	bl	8000e84 <HAL_ADC_Init>
 8003502:	b108      	cbz	r0, 8003508 <MX_ADC3_Init+0x40>
  {
    Error_Handler();
 8003504:	f000 fc94 	bl	8003e30 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8003508:	230e      	movs	r3, #14
  sConfig.Rank = 1;
 800350a:	e88d 0018 	stmia.w	sp, {r3, r4}
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800350e:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8003510:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003512:	480a      	ldr	r0, [pc, #40]	; (800353c <MX_ADC3_Init+0x74>)
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8003514:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003516:	f7fd fe71 	bl	80011fc <HAL_ADC_ConfigChannel>
 800351a:	b108      	cbz	r0, 8003520 <MX_ADC3_Init+0x58>
  {
    Error_Handler();
 800351c:	f000 fc88 	bl	8003e30 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_15;
  sConfig.Rank = 2;
 8003520:	220f      	movs	r2, #15
 8003522:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003524:	4669      	mov	r1, sp
 8003526:	4805      	ldr	r0, [pc, #20]	; (800353c <MX_ADC3_Init+0x74>)
  sConfig.Rank = 2;
 8003528:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800352c:	f7fd fe66 	bl	80011fc <HAL_ADC_ConfigChannel>
 8003530:	b108      	cbz	r0, 8003536 <MX_ADC3_Init+0x6e>
  {
    Error_Handler();
 8003532:	f000 fc7d 	bl	8003e30 <Error_Handler>
  }

}
 8003536:	b004      	add	sp, #16
 8003538:	bd10      	pop	{r4, pc}
 800353a:	bf00      	nop
 800353c:	2000025c 	.word	0x2000025c
 8003540:	40012200 	.word	0x40012200
 8003544:	0f000001 	.word	0x0f000001

08003548 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003548:	b510      	push	{r4, lr}
 800354a:	4604      	mov	r4, r0
 800354c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800354e:	2214      	movs	r2, #20
 8003550:	2100      	movs	r1, #0
 8003552:	a803      	add	r0, sp, #12
 8003554:	f001 f96e 	bl	8004834 <memset>
  if(adcHandle->Instance==ADC3)
 8003558:	6822      	ldr	r2, [r4, #0]
 800355a:	4b16      	ldr	r3, [pc, #88]	; (80035b4 <HAL_ADC_MspInit+0x6c>)
 800355c:	429a      	cmp	r2, r3
 800355e:	d126      	bne.n	80035ae <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003560:	f503 338b 	add.w	r3, r3, #71168	; 0x11600
 8003564:	2400      	movs	r4, #0
 8003566:	9401      	str	r4, [sp, #4]
 8003568:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PF5     ------> ADC3_IN15 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800356a:	4813      	ldr	r0, [pc, #76]	; (80035b8 <HAL_ADC_MspInit+0x70>)
    __HAL_RCC_ADC3_CLK_ENABLE();
 800356c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003570:	645a      	str	r2, [r3, #68]	; 0x44
 8003572:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003574:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8003578:	9201      	str	r2, [sp, #4]
 800357a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800357c:	9402      	str	r4, [sp, #8]
 800357e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003580:	f042 0220 	orr.w	r2, r2, #32
 8003584:	631a      	str	r2, [r3, #48]	; 0x30
 8003586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003588:	f003 0320 	and.w	r3, r3, #32
 800358c:	9302      	str	r3, [sp, #8]
 800358e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003590:	2330      	movs	r3, #48	; 0x30
 8003592:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003594:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003596:	2303      	movs	r3, #3
 8003598:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800359a:	f7fd ff47 	bl	800142c <HAL_GPIO_Init>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800359e:	2012      	movs	r0, #18
 80035a0:	4622      	mov	r2, r4
 80035a2:	4621      	mov	r1, r4
 80035a4:	f7fd fed4 	bl	8001350 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80035a8:	2012      	movs	r0, #18
 80035aa:	f7fd ff05 	bl	80013b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80035ae:	b008      	add	sp, #32
 80035b0:	bd10      	pop	{r4, pc}
 80035b2:	bf00      	nop
 80035b4:	40012200 	.word	0x40012200
 80035b8:	40021400 	.word	0x40021400

080035bc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80035bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035c0:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035c2:	2214      	movs	r2, #20
 80035c4:	2100      	movs	r1, #0
 80035c6:	a807      	add	r0, sp, #28
 80035c8:	f001 f934 	bl	8004834 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80035cc:	2400      	movs	r4, #0
 80035ce:	4b4b      	ldr	r3, [pc, #300]	; (80036fc <MX_GPIO_Init+0x140>)
 80035d0:	9400      	str	r4, [sp, #0]
 80035d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET);
 80035d4:	f8df 8134 	ldr.w	r8, [pc, #308]	; 800370c <MX_GPIO_Init+0x150>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 80035d8:	4e49      	ldr	r6, [pc, #292]	; (8003700 <MX_GPIO_Init+0x144>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 80035da:	4f4a      	ldr	r7, [pc, #296]	; (8003704 <MX_GPIO_Init+0x148>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80035dc:	f042 0210 	orr.w	r2, r2, #16
 80035e0:	631a      	str	r2, [r3, #48]	; 0x30
 80035e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035e4:	f002 0210 	and.w	r2, r2, #16
 80035e8:	9200      	str	r2, [sp, #0]
 80035ea:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035ec:	9401      	str	r4, [sp, #4]
 80035ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035f0:	f042 0204 	orr.w	r2, r2, #4
 80035f4:	631a      	str	r2, [r3, #48]	; 0x30
 80035f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035f8:	f002 0204 	and.w	r2, r2, #4
 80035fc:	9201      	str	r2, [sp, #4]
 80035fe:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003600:	9402      	str	r4, [sp, #8]
 8003602:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003604:	f042 0220 	orr.w	r2, r2, #32
 8003608:	631a      	str	r2, [r3, #48]	; 0x30
 800360a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800360c:	f002 0220 	and.w	r2, r2, #32
 8003610:	9202      	str	r2, [sp, #8]
 8003612:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003614:	9403      	str	r4, [sp, #12]
 8003616:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003618:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800361c:	631a      	str	r2, [r3, #48]	; 0x30
 800361e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003620:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8003624:	9203      	str	r2, [sp, #12]
 8003626:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003628:	9404      	str	r4, [sp, #16]
 800362a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800362c:	f042 0208 	orr.w	r2, r2, #8
 8003630:	631a      	str	r2, [r3, #48]	; 0x30
 8003632:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003634:	f002 0208 	and.w	r2, r2, #8
 8003638:	9204      	str	r2, [sp, #16]
 800363a:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800363c:	9405      	str	r4, [sp, #20]
 800363e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003640:	f042 0201 	orr.w	r2, r2, #1
 8003644:	631a      	str	r2, [r3, #48]	; 0x30
 8003646:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003648:	f002 0201 	and.w	r2, r2, #1
 800364c:	9205      	str	r2, [sp, #20]
 800364e:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003650:	9406      	str	r4, [sp, #24]
 8003652:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003654:	f042 0202 	orr.w	r2, r2, #2
 8003658:	631a      	str	r2, [r3, #48]	; 0x30
 800365a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365c:	f003 0302 	and.w	r3, r3, #2
 8003660:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET);
 8003662:	4622      	mov	r2, r4
 8003664:	4640      	mov	r0, r8
 8003666:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003668:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET);
 800366a:	f7fd ffbf 	bl	80015ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 800366e:	4622      	mov	r2, r4
 8003670:	4630      	mov	r0, r6
 8003672:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8003676:	f7fd ffb9 	bl	80015ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 800367a:	4622      	mov	r2, r4
 800367c:	4638      	mov	r0, r7
 800367e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003682:	f7fd ffb3 	bl	80015ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003686:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003688:	2320      	movs	r3, #32
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800368a:	a907      	add	r1, sp, #28
 800368c:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800368e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003690:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003692:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003694:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003696:	f7fd fec9 	bl	800142c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 PF8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 800369a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800369e:	a907      	add	r1, sp, #28
 80036a0:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80036a2:	9307      	str	r3, [sp, #28]

  /*Configure GPIO pins : PF9 PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80036a4:	f44f 68c0 	mov.w	r8, #1536	; 0x600
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036a8:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036aa:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036ac:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80036ae:	f7fd febd 	bl	800142c <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80036b2:	4b15      	ldr	r3, [pc, #84]	; (8003708 <MX_GPIO_Init+0x14c>)
 80036b4:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80036b6:	a907      	add	r1, sp, #28
 80036b8:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80036ba:	f8cd 801c 	str.w	r8, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036be:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80036c0:	f7fd feb4 	bl	800142c <HAL_GPIO_Init>
  /*Configure GPIO pins : PD9 PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80036c4:	a907      	add	r1, sp, #28
 80036c6:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80036c8:	f8cd 801c 	str.w	r8, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036cc:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ce:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036d0:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80036d2:	f7fd feab 	bl	800142c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80036d6:	4622      	mov	r2, r4
 80036d8:	4621      	mov	r1, r4
 80036da:	2017      	movs	r0, #23
 80036dc:	f7fd fe38 	bl	8001350 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80036e0:	2017      	movs	r0, #23
 80036e2:	f7fd fe69 	bl	80013b8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80036e6:	4622      	mov	r2, r4
 80036e8:	4621      	mov	r1, r4
 80036ea:	2028      	movs	r0, #40	; 0x28
 80036ec:	f7fd fe30 	bl	8001350 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80036f0:	2028      	movs	r0, #40	; 0x28
 80036f2:	f7fd fe61 	bl	80013b8 <HAL_NVIC_EnableIRQ>

}
 80036f6:	b00c      	add	sp, #48	; 0x30
 80036f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80036fc:	40023800 	.word	0x40023800
 8003700:	40021400 	.word	0x40021400
 8003704:	40020c00 	.word	0x40020c00
 8003708:	10110000 	.word	0x10110000
 800370c:	40021000 	.word	0x40021000

08003710 <Delay>:
/**
 * @brief  Delays for amount of micro seconds
 * @param  micros: Number of microseconds for delay
 * @retval None
 */
__STATIC_INLINE void Delay(__IO uint32_t micros) {
 8003710:	b537      	push	{r0, r1, r2, r4, r5, lr}
#if !defined(STM32F0xx)
	uint32_t start = DWT->CYCCNT;
 8003712:	4c09      	ldr	r4, [pc, #36]	; (8003738 <Delay+0x28>)
__STATIC_INLINE void Delay(__IO uint32_t micros) {
 8003714:	9001      	str	r0, [sp, #4]
	uint32_t start = DWT->CYCCNT;
 8003716:	6865      	ldr	r5, [r4, #4]

	/* Go to number of cycles for system */
	micros *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8003718:	f7ff f80a 	bl	8002730 <HAL_RCC_GetHCLKFreq>
 800371c:	9b01      	ldr	r3, [sp, #4]
 800371e:	4a07      	ldr	r2, [pc, #28]	; (800373c <Delay+0x2c>)
 8003720:	fbb0 f0f2 	udiv	r0, r0, r2
 8003724:	4343      	muls	r3, r0
 8003726:	9301      	str	r3, [sp, #4]

	/* Delay till end */
	while ((DWT->CYCCNT - start) < micros);
 8003728:	6863      	ldr	r3, [r4, #4]
 800372a:	9a01      	ldr	r2, [sp, #4]
 800372c:	1b5b      	subs	r3, r3, r5
 800372e:	4293      	cmp	r3, r2
 8003730:	d3fa      	bcc.n	8003728 <Delay+0x18>
	micros *= (SystemCoreClock / 1000000) / 5;

	/* Wait till done */
	while (micros--);
#endif
}
 8003732:	b003      	add	sp, #12
 8003734:	bd30      	pop	{r4, r5, pc}
 8003736:	bf00      	nop
 8003738:	e0001000 	.word	0xe0001000
 800373c:	000f4240 	.word	0x000f4240

08003740 <TM_HCSR04_Read>:

	/* Sensor error */
	return 0;
}

float TM_HCSR04_Read(TM_HCSR04_t* HCSR04) {
 8003740:	b538      	push	{r3, r4, r5, lr}
	uint32_t time, timeout;
	/* Trigger low */
	TM_GPIO_SetPinLow(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 8003742:	8a03      	ldrh	r3, [r0, #16]
 8003744:	68c2      	ldr	r2, [r0, #12]
float TM_HCSR04_Read(TM_HCSR04_t* HCSR04) {
 8003746:	4604      	mov	r4, r0
	TM_GPIO_SetPinLow(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 8003748:	041b      	lsls	r3, r3, #16
 800374a:	6193      	str	r3, [r2, #24]
	/* Delay 2 us */
	Delay(2);
 800374c:	2002      	movs	r0, #2
 800374e:	f7ff ffdf 	bl	8003710 <Delay>
	/* Trigger high for 10us */
	TM_GPIO_SetPinHigh(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 8003752:	68e3      	ldr	r3, [r4, #12]
 8003754:	8a22      	ldrh	r2, [r4, #16]
 8003756:	619a      	str	r2, [r3, #24]
	/* Delay 10 us */
	Delay(10);
 8003758:	200a      	movs	r0, #10
 800375a:	f7ff ffd9 	bl	8003710 <Delay>
	/* Trigger low */
	TM_GPIO_SetPinLow(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 800375e:	8a23      	ldrh	r3, [r4, #16]
 8003760:	68e2      	ldr	r2, [r4, #12]

	/* Give some time for response */
	timeout = HCSR04_TIMEOUT;
	while (!TM_GPIO_GetInputPinValue(HCSR04->ECHO_GPIOx, HCSR04->ECHO_GPIO_Pin)) {
 8003762:	6860      	ldr	r0, [r4, #4]
	TM_GPIO_SetPinLow(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 8003764:	041b      	lsls	r3, r3, #16
 8003766:	6193      	str	r3, [r2, #24]
	while (!TM_GPIO_GetInputPinValue(HCSR04->ECHO_GPIOx, HCSR04->ECHO_GPIO_Pin)) {
 8003768:	8922      	ldrh	r2, [r4, #8]
 800376a:	4b0f      	ldr	r3, [pc, #60]	; (80037a8 <TM_HCSR04_Read+0x68>)
 800376c:	6901      	ldr	r1, [r0, #16]
 800376e:	4211      	tst	r1, r2
 8003770:	d010      	beq.n	8003794 <TM_HCSR04_Read+0x54>
 8003772:	2500      	movs	r5, #0
	}

	/* Start time */
	time = 0;
	/* Wait till signal is low */
	while (TM_GPIO_GetInputPinValue(HCSR04->ECHO_GPIOx, HCSR04->ECHO_GPIO_Pin)) {
 8003774:	6863      	ldr	r3, [r4, #4]
 8003776:	8922      	ldrh	r2, [r4, #8]
 8003778:	691b      	ldr	r3, [r3, #16]
 800377a:	421a      	tst	r2, r3
 800377c:	d10f      	bne.n	800379e <TM_HCSR04_Read+0x5e>
		/* Delay 1us */
		Delay(1);
	}

	/* Convert us to cm */
	HCSR04->Distance =  (float)time * HCSR04_NUMBER;
 800377e:	ee07 5a90 	vmov	s15, r5
 8003782:	eeb8 0a67 	vcvt.f32.u32	s0, s15
 8003786:	eddf 7a09 	vldr	s15, [pc, #36]	; 80037ac <TM_HCSR04_Read+0x6c>
 800378a:	ee20 0a27 	vmul.f32	s0, s0, s15
 800378e:	ed84 0a00 	vstr	s0, [r4]

	/* Return distance */
	return HCSR04->Distance;
 8003792:	bd38      	pop	{r3, r4, r5, pc}
		if (timeout-- == 0x00) {
 8003794:	3b01      	subs	r3, #1
 8003796:	d1e9      	bne.n	800376c <TM_HCSR04_Read+0x2c>
			return -1;
 8003798:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
}
 800379c:	bd38      	pop	{r3, r4, r5, pc}
		Delay(1);
 800379e:	2001      	movs	r0, #1
		time++;
 80037a0:	3501      	adds	r5, #1
		Delay(1);
 80037a2:	f7ff ffb5 	bl	8003710 <Delay>
 80037a6:	e7e5      	b.n	8003774 <TM_HCSR04_Read+0x34>
 80037a8:	000f4241 	.word	0x000f4241
 80037ac:	3c8cc17a 	.word	0x3c8cc17a

080037b0 <TM_HCSR04_Init>:
uint8_t TM_HCSR04_Init(TM_HCSR04_t* HCSR04, GPIO_TypeDef* ECHO_GPIOx, uint16_t ECHO_GPIO_Pin, GPIO_TypeDef* TRIGGER_GPIOx, uint16_t TRIGGER_GPIO_Pin) {
 80037b0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80037b4:	4604      	mov	r4, r0
 80037b6:	460e      	mov	r6, r1
 80037b8:	4615      	mov	r5, r2
 80037ba:	f8bd 8020 	ldrh.w	r8, [sp, #32]
 80037be:	461f      	mov	r7, r3
	TM_DELAY_Init();
 80037c0:	f000 fd96 	bl	80042f0 <TM_DELAY_Init>
	HCSR04->ECHO_GPIOx = ECHO_GPIOx;
 80037c4:	6066      	str	r6, [r4, #4]
	HCSR04->ECHO_GPIO_Pin = ECHO_GPIO_Pin;
 80037c6:	8125      	strh	r5, [r4, #8]
	TM_GPIO_Init(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_DOWN, TM_GPIO_Speed_Medium);
 80037c8:	2602      	movs	r6, #2
 80037ca:	2501      	movs	r5, #1
 80037cc:	462a      	mov	r2, r5
 80037ce:	4641      	mov	r1, r8
 80037d0:	4638      	mov	r0, r7
	HCSR04->TRIGGER_GPIOx = TRIGGER_GPIOx;
 80037d2:	60e7      	str	r7, [r4, #12]
	HCSR04->TRIGGER_GPIO_Pin = TRIGGER_GPIO_Pin;
 80037d4:	f8a4 8010 	strh.w	r8, [r4, #16]
	TM_GPIO_Init(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_DOWN, TM_GPIO_Speed_Medium);
 80037d8:	9501      	str	r5, [sp, #4]
 80037da:	9600      	str	r6, [sp, #0]
 80037dc:	2300      	movs	r3, #0
 80037de:	f000 fe6f 	bl	80044c0 <TM_GPIO_Init>
	TM_GPIO_Init(HCSR04->ECHO_GPIOx, HCSR04->ECHO_GPIO_Pin, TM_GPIO_Mode_IN, TM_GPIO_OType_PP, TM_GPIO_PuPd_DOWN, TM_GPIO_Speed_Medium);
 80037e2:	2300      	movs	r3, #0
 80037e4:	8921      	ldrh	r1, [r4, #8]
 80037e6:	6860      	ldr	r0, [r4, #4]
 80037e8:	9501      	str	r5, [sp, #4]
 80037ea:	461a      	mov	r2, r3
 80037ec:	9600      	str	r6, [sp, #0]
 80037ee:	f000 fe67 	bl	80044c0 <TM_GPIO_Init>
	TM_GPIO_SetPinLow(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 80037f2:	8a23      	ldrh	r3, [r4, #16]
 80037f4:	68e2      	ldr	r2, [r4, #12]
 80037f6:	041b      	lsls	r3, r3, #16
	if (TM_HCSR04_Read(HCSR04) >= 0) {
 80037f8:	4620      	mov	r0, r4
	TM_GPIO_SetPinLow(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 80037fa:	6193      	str	r3, [r2, #24]
	if (TM_HCSR04_Read(HCSR04) >= 0) {
 80037fc:	f7ff ffa0 	bl	8003740 <TM_HCSR04_Read>
 8003800:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8003804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
}
 8003808:	bfac      	ite	ge
 800380a:	4628      	movge	r0, r5
 800380c:	2000      	movlt	r0, #0
 800380e:	b002      	add	sp, #8
 8003810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003814 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003814:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8003816:	480c      	ldr	r0, [pc, #48]	; (8003848 <MX_I2C1_Init+0x34>)
  hi2c1.Init.ClockSpeed = 400000;
 8003818:	4b0c      	ldr	r3, [pc, #48]	; (800384c <MX_I2C1_Init+0x38>)
 800381a:	f8df e034 	ldr.w	lr, [pc, #52]	; 8003850 <MX_I2C1_Init+0x3c>
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800381e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.ClockSpeed = 400000;
 8003822:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003826:	2300      	movs	r3, #0
 8003828:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800382a:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800382c:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800382e:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003830:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003832:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003834:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003836:	f7fd feeb 	bl	8001610 <HAL_I2C_Init>
 800383a:	b118      	cbz	r0, 8003844 <MX_I2C1_Init+0x30>
  {
    Error_Handler();
  }

}
 800383c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003840:	f000 baf6 	b.w	8003e30 <Error_Handler>
 8003844:	bd08      	pop	{r3, pc}
 8003846:	bf00      	nop
 8003848:	200002ac 	.word	0x200002ac
 800384c:	40005400 	.word	0x40005400
 8003850:	00061a80 	.word	0x00061a80

08003854 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003854:	b530      	push	{r4, r5, lr}
 8003856:	4604      	mov	r4, r0
 8003858:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800385a:	2214      	movs	r2, #20
 800385c:	2100      	movs	r1, #0
 800385e:	a803      	add	r0, sp, #12
 8003860:	f000 ffe8 	bl	8004834 <memset>
  if(i2cHandle->Instance==I2C1)
 8003864:	6822      	ldr	r2, [r4, #0]
 8003866:	4b1c      	ldr	r3, [pc, #112]	; (80038d8 <HAL_I2C_MspInit+0x84>)
 8003868:	429a      	cmp	r2, r3
 800386a:	d133      	bne.n	80038d4 <HAL_I2C_MspInit+0x80>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800386c:	2500      	movs	r5, #0
 800386e:	4c1b      	ldr	r4, [pc, #108]	; (80038dc <HAL_I2C_MspInit+0x88>)
 8003870:	9501      	str	r5, [sp, #4]
 8003872:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003874:	481a      	ldr	r0, [pc, #104]	; (80038e0 <HAL_I2C_MspInit+0x8c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003876:	f043 0302 	orr.w	r3, r3, #2
 800387a:	6323      	str	r3, [r4, #48]	; 0x30
 800387c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	9301      	str	r3, [sp, #4]
 8003884:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003886:	23c0      	movs	r3, #192	; 0xc0
 8003888:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800388a:	2312      	movs	r3, #18
 800388c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800388e:	2301      	movs	r3, #1
 8003890:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003892:	2303      	movs	r3, #3
 8003894:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003896:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003898:	2304      	movs	r3, #4
 800389a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800389c:	f7fd fdc6 	bl	800142c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80038a0:	9502      	str	r5, [sp, #8]
 80038a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80038a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80038a8:	6423      	str	r3, [r4, #64]	; 0x40
 80038aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80038ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80038b0:	462a      	mov	r2, r5
 80038b2:	4629      	mov	r1, r5
    __HAL_RCC_I2C1_CLK_ENABLE();
 80038b4:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80038b6:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 80038b8:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80038ba:	f7fd fd49 	bl	8001350 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80038be:	201f      	movs	r0, #31
 80038c0:	f7fd fd7a 	bl	80013b8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80038c4:	2020      	movs	r0, #32
 80038c6:	462a      	mov	r2, r5
 80038c8:	4629      	mov	r1, r5
 80038ca:	f7fd fd41 	bl	8001350 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80038ce:	2020      	movs	r0, #32
 80038d0:	f7fd fd72 	bl	80013b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80038d4:	b009      	add	sp, #36	; 0x24
 80038d6:	bd30      	pop	{r4, r5, pc}
 80038d8:	40005400 	.word	0x40005400
 80038dc:	40023800 	.word	0x40023800
 80038e0:	40020400 	.word	0x40020400

080038e4 <__io_putchar>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
PUTCHAR_PROTOTYPE
{
 80038e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    /* Place your implementation of fputc here */
    /* e.g. write a character to the Debug USART and Loop until the end of transmission */

    if('\n' == ch)
 80038e6:	280a      	cmp	r0, #10
{
 80038e8:	9001      	str	r0, [sp, #4]
    if('\n' == ch)
 80038ea:	d109      	bne.n	8003900 <__io_putchar+0x1c>
    {
        int ch_tmp = '\r';
 80038ec:	a904      	add	r1, sp, #16
 80038ee:	230d      	movs	r3, #13
 80038f0:	f841 3d04 	str.w	r3, [r1, #-4]!

        /* Place your implementation of fputc here */
        /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
        HAL_UART_Transmit(&huart1, (uint8_t *)&ch_tmp, 1, 0xFFFF);
 80038f4:	2201      	movs	r2, #1
 80038f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038fa:	4807      	ldr	r0, [pc, #28]	; (8003918 <__io_putchar+0x34>)
 80038fc:	f7ff fc76 	bl	80031ec <HAL_UART_Transmit>
    }

    /* Place your implementation of fputc here */
    /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8003900:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003904:	2201      	movs	r2, #1
 8003906:	a901      	add	r1, sp, #4
 8003908:	4803      	ldr	r0, [pc, #12]	; (8003918 <__io_putchar+0x34>)
 800390a:	f7ff fc6f 	bl	80031ec <HAL_UART_Transmit>

    return ch;
}
 800390e:	9801      	ldr	r0, [sp, #4]
 8003910:	b005      	add	sp, #20
 8003912:	f85d fb04 	ldr.w	pc, [sp], #4
 8003916:	bf00      	nop
 8003918:	20001b20 	.word	0x20001b20

0800391c <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800391c:	b570      	push	{r4, r5, r6, lr}
  /* Prevent unused argument(s) compilation warning */

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
	if(adcIndex == 0)
 800391e:	4c38      	ldr	r4, [pc, #224]	; (8003a00 <HAL_ADC_ConvCpltCallback+0xe4>)
 8003920:	7823      	ldrb	r3, [r4, #0]
{
 8003922:	ed2d 8b02 	vpush	{d8}
	if(adcIndex == 0)
 8003926:	b993      	cbnz	r3, 800394e <HAL_ADC_ConvCpltCallback+0x32>
	{adcval[adcIndex]=HAL_ADC_GetValue(&hadc3);}
 8003928:	4836      	ldr	r0, [pc, #216]	; (8003a04 <HAL_ADC_ConvCpltCallback+0xe8>)
 800392a:	f7fd fbcd 	bl	80010c8 <HAL_ADC_GetValue>
 800392e:	4b36      	ldr	r3, [pc, #216]	; (8003a08 <HAL_ADC_ConvCpltCallback+0xec>)
 8003930:	8018      	strh	r0, [r3, #0]
			//printf("%d\n",adcval[1]);
			//printf("test\n");
		}
#endif
	}
	adcIndex++;
 8003932:	7823      	ldrb	r3, [r4, #0]
	{
		adcIndex=0;

	}

	HAL_ADC_Start_IT(&hadc3);
 8003934:	4833      	ldr	r0, [pc, #204]	; (8003a04 <HAL_ADC_ConvCpltCallback+0xe8>)
}
 8003936:	ecbd 8b02 	vpop	{d8}
	adcIndex++;
 800393a:	3301      	adds	r3, #1
 800393c:	b2db      	uxtb	r3, r3
	if(adcIndex == 2)
 800393e:	2b02      	cmp	r3, #2
		adcIndex=0;
 8003940:	bf08      	it	eq
 8003942:	2300      	moveq	r3, #0
 8003944:	7023      	strb	r3, [r4, #0]
}
 8003946:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_ADC_Start_IT(&hadc3);
 800394a:	f7fd bb41 	b.w	8000fd0 <HAL_ADC_Start_IT>
	else if(adcIndex == 1)
 800394e:	2b01      	cmp	r3, #1
 8003950:	d1ef      	bne.n	8003932 <HAL_ADC_ConvCpltCallback+0x16>
		adcval[1]=HAL_ADC_GetValue(&hadc3);
 8003952:	482c      	ldr	r0, [pc, #176]	; (8003a04 <HAL_ADC_ConvCpltCallback+0xe8>)
 8003954:	4d2c      	ldr	r5, [pc, #176]	; (8003a08 <HAL_ADC_ConvCpltCallback+0xec>)
 8003956:	f7fd fbb7 	bl	80010c8 <HAL_ADC_GetValue>
		if((band_info[FLAG]!=1)&& (band_info[FLAG]!=2))
 800395a:	4b2c      	ldr	r3, [pc, #176]	; (8003a0c <HAL_ADC_ConvCpltCallback+0xf0>)
		adcval[1]=HAL_ADC_GetValue(&hadc3);
 800395c:	8068      	strh	r0, [r5, #2]
		if((band_info[FLAG]!=1)&& (band_info[FLAG]!=2))
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	3b01      	subs	r3, #1
 8003962:	2b01      	cmp	r3, #1
 8003964:	d9e5      	bls.n	8003932 <HAL_ADC_ConvCpltCallback+0x16>
			  if(hcsr04.Distance>=1)
 8003966:	4e2a      	ldr	r6, [pc, #168]	; (8003a10 <HAL_ADC_ConvCpltCallback+0xf4>)
 8003968:	ed96 7a00 	vldr	s14, [r6]
 800396c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8003970:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003978:	eeb0 8a67 	vmov.f32	s16, s15
 800397c:	db05      	blt.n	800398a <HAL_ADC_ConvCpltCallback+0x6e>
				  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 800397e:	2200      	movs	r2, #0
 8003980:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003984:	4823      	ldr	r0, [pc, #140]	; (8003a14 <HAL_ADC_ConvCpltCallback+0xf8>)
 8003986:	f7fd fe31 	bl	80015ec <HAL_GPIO_WritePin>
			TIM4->CCR4=2600+(((uint16_t)adcval[0])/3);
 800398a:	882b      	ldrh	r3, [r5, #0]
 800398c:	2203      	movs	r2, #3
 800398e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003992:	4a21      	ldr	r2, [pc, #132]	; (8003a18 <HAL_ADC_ConvCpltCallback+0xfc>)
 8003994:	f603 2328 	addw	r3, r3, #2600	; 0xa28
 8003998:	6413      	str	r3, [r2, #64]	; 0x40
			if(adcval[1]<1900) //
 800399a:	886b      	ldrh	r3, [r5, #2]
 800399c:	4d1f      	ldr	r5, [pc, #124]	; (8003a1c <HAL_ADC_ConvCpltCallback+0x100>)
 800399e:	f240 726b 	movw	r2, #1899	; 0x76b
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d816      	bhi.n	80039d4 <HAL_ADC_ConvCpltCallback+0xb8>
				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,1);
 80039a6:	2201      	movs	r2, #1
 80039a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80039ac:	4819      	ldr	r0, [pc, #100]	; (8003a14 <HAL_ADC_ConvCpltCallback+0xf8>)
 80039ae:	f7fd fe1d 	bl	80015ec <HAL_GPIO_WritePin>
				  if(hcsr04.Distance<1)
 80039b2:	edd6 7a00 	vldr	s15, [r6]
 80039b6:	eef4 7ac8 	vcmpe.f32	s15, s16
				TIM1->CCR2=600;
 80039ba:	f44f 7316 	mov.w	r3, #600	; 0x258
				  if(hcsr04.Distance<1)
 80039be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
				TIM1->CCR2=600;
 80039c2:	63ab      	str	r3, [r5, #56]	; 0x38
				  if(hcsr04.Distance<1)
 80039c4:	d5b5      	bpl.n	8003932 <HAL_ADC_ConvCpltCallback+0x16>
					  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 80039c6:	2201      	movs	r2, #1
 80039c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80039cc:	4811      	ldr	r0, [pc, #68]	; (8003a14 <HAL_ADC_ConvCpltCallback+0xf8>)
 80039ce:	f7fd fe0d 	bl	80015ec <HAL_GPIO_WritePin>
 80039d2:	e7ae      	b.n	8003932 <HAL_ADC_ConvCpltCallback+0x16>
			else if(adcval[1]>2250) //
 80039d4:	f640 02ca 	movw	r2, #2250	; 0x8ca
 80039d8:	4293      	cmp	r3, r2
 80039da:	d90f      	bls.n	80039fc <HAL_ADC_ConvCpltCallback+0xe0>
				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,0);
 80039dc:	2200      	movs	r2, #0
 80039de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80039e2:	480c      	ldr	r0, [pc, #48]	; (8003a14 <HAL_ADC_ConvCpltCallback+0xf8>)
 80039e4:	f7fd fe02 	bl	80015ec <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 80039e8:	2200      	movs	r2, #0
 80039ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80039ee:	4809      	ldr	r0, [pc, #36]	; (8003a14 <HAL_ADC_ConvCpltCallback+0xf8>)
 80039f0:	f7fd fdfc 	bl	80015ec <HAL_GPIO_WritePin>
				TIM1->CCR2=600;
 80039f4:	f44f 7316 	mov.w	r3, #600	; 0x258
				TIM1->CCR2=0;
 80039f8:	63ab      	str	r3, [r5, #56]	; 0x38
 80039fa:	e79a      	b.n	8003932 <HAL_ADC_ConvCpltCallback+0x16>
 80039fc:	2300      	movs	r3, #0
 80039fe:	e7fb      	b.n	80039f8 <HAL_ADC_ConvCpltCallback+0xdc>
 8003a00:	200001f8 	.word	0x200001f8
 8003a04:	2000025c 	.word	0x2000025c
 8003a08:	20000328 	.word	0x20000328
 8003a0c:	20000300 	.word	0x20000300
 8003a10:	2000030c 	.word	0x2000030c
 8003a14:	40020c00 	.word	0x40020c00
 8003a18:	40000800 	.word	0x40000800
 8003a1c:	40010000 	.word	0x40010000

08003a20 <HAL_Delay1>:

void HAL_Delay1(uint32_t Delay)
{
 8003a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a22:	ed2d 8b02 	vpush	{d8}
 8003a26:	4604      	mov	r4, r0
  uint32_t tickstart1 = HAL_GetTick();
 8003a28:	f000 fcd2 	bl	80043d0 <HAL_GetTick>

  /* Add a freq to guarantee minimum wait */

  while((HAL_GetTick() - tickstart1) < Delay)
  {
	  TM_HCSR04_Read(&hcsr04);
 8003a2c:	4e11      	ldr	r6, [pc, #68]	; (8003a74 <HAL_Delay1+0x54>)
	  //printf("%f\n",hcsr04.Distance);
	  if((hcsr04.Distance<1) && (voice_key==1) )
 8003a2e:	4f12      	ldr	r7, [pc, #72]	; (8003a78 <HAL_Delay1+0x58>)
  uint32_t tickstart1 = HAL_GetTick();
 8003a30:	4605      	mov	r5, r0
	  if((hcsr04.Distance<1) && (voice_key==1) )
 8003a32:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
  while((HAL_GetTick() - tickstart1) < Delay)
 8003a36:	f000 fccb 	bl	80043d0 <HAL_GetTick>
 8003a3a:	1b40      	subs	r0, r0, r5
 8003a3c:	42a0      	cmp	r0, r4
 8003a3e:	d302      	bcc.n	8003a46 <HAL_Delay1+0x26>
	  {
		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
	  	break;
	  }
  }
}
 8003a40:	ecbd 8b02 	vpop	{d8}
 8003a44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	  TM_HCSR04_Read(&hcsr04);
 8003a46:	480b      	ldr	r0, [pc, #44]	; (8003a74 <HAL_Delay1+0x54>)
 8003a48:	f7ff fe7a 	bl	8003740 <TM_HCSR04_Read>
	  if((hcsr04.Distance<1) && (voice_key==1) )
 8003a4c:	edd6 7a00 	vldr	s15, [r6]
 8003a50:	eef4 7ac8 	vcmpe.f32	s15, s16
 8003a54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a58:	d5ed      	bpl.n	8003a36 <HAL_Delay1+0x16>
 8003a5a:	683a      	ldr	r2, [r7, #0]
 8003a5c:	2a01      	cmp	r2, #1
 8003a5e:	d1ea      	bne.n	8003a36 <HAL_Delay1+0x16>
}
 8003a60:	ecbd 8b02 	vpop	{d8}
		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8003a64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003a68:	4804      	ldr	r0, [pc, #16]	; (8003a7c <HAL_Delay1+0x5c>)
}
 8003a6a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8003a6e:	f7fd bdbd 	b.w	80015ec <HAL_GPIO_WritePin>
 8003a72:	bf00      	nop
 8003a74:	2000030c 	.word	0x2000030c
 8003a78:	20000324 	.word	0x20000324
 8003a7c:	40020c00 	.word	0x40020c00

08003a80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003a80:	b570      	push	{r4, r5, r6, lr}
 8003a82:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003a84:	2230      	movs	r2, #48	; 0x30
 8003a86:	2100      	movs	r1, #0
 8003a88:	a808      	add	r0, sp, #32
 8003a8a:	f000 fed3 	bl	8004834 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003a8e:	2100      	movs	r1, #0
 8003a90:	2214      	movs	r2, #20
 8003a92:	a803      	add	r0, sp, #12
 8003a94:	f000 fece 	bl	8004834 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a98:	2400      	movs	r4, #0
 8003a9a:	4b1c      	ldr	r3, [pc, #112]	; (8003b0c <SystemClock_Config+0x8c>)
 8003a9c:	9401      	str	r4, [sp, #4]
 8003a9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003aa0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003aa4:	641a      	str	r2, [r3, #64]	; 0x40
 8003aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aac:	9301      	str	r3, [sp, #4]
 8003aae:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ab0:	4b17      	ldr	r3, [pc, #92]	; (8003b10 <SystemClock_Config+0x90>)
 8003ab2:	9402      	str	r4, [sp, #8]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003aba:	601a      	str	r2, [r3, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ac2:	9302      	str	r3, [sp, #8]
 8003ac4:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003ac6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003aca:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003acc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003ad0:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8003ad2:	2319      	movs	r3, #25
 8003ad4:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8003ad6:	23c0      	movs	r3, #192	; 0xc0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003ad8:	2502      	movs	r5, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003ada:	2601      	movs	r6, #1
  RCC_OscInitStruct.PLL.PLLN = 192;
 8003adc:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003ade:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003ae0:	2304      	movs	r3, #4
 8003ae2:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003ae4:	9608      	str	r6, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003ae6:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003ae8:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003aea:	f7fe fbd7 	bl	800229c <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003aee:	230f      	movs	r3, #15
 8003af0:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8003af2:	2380      	movs	r3, #128	; 0x80
 8003af4:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003af6:	4631      	mov	r1, r6
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003af8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003afc:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003afe:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003b00:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003b02:	9407      	str	r4, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003b04:	f7fe fd7a 	bl	80025fc <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8003b08:	b014      	add	sp, #80	; 0x50
 8003b0a:	bd70      	pop	{r4, r5, r6, pc}
 8003b0c:	40023800 	.word	0x40023800
 8003b10:	40007000 	.word	0x40007000

08003b14 <main>:
	band_info[FLAG]=3;
 8003b14:	4cb3      	ldr	r4, [pc, #716]	; (8003de4 <main+0x2d0>)
{
 8003b16:	b583      	push	{r0, r1, r7, lr}
	band_info[ROLL]=0;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	2500      	movs	r5, #0
 8003b1c:	e884 0028 	stmia.w	r4, {r3, r5}
  HAL_Init();
 8003b20:	f7fd f996 	bl	8000e50 <HAL_Init>
  SystemClock_Config();
 8003b24:	f7ff ffac 	bl	8003a80 <SystemClock_Config>
  MX_GPIO_Init();
 8003b28:	f7ff fd48 	bl	80035bc <MX_GPIO_Init>
  MX_ADC3_Init();
 8003b2c:	f7ff fccc 	bl	80034c8 <MX_ADC3_Init>
  MX_I2C1_Init();
 8003b30:	f7ff fe70 	bl	8003814 <MX_I2C1_Init>
  MX_TIM1_Init();
 8003b34:	f000 fb1c 	bl	8004170 <MX_TIM1_Init>
  MX_TIM4_Init();
 8003b38:	f000 fb86 	bl	8004248 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8003b3c:	f000 fd6e 	bl	800461c <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8003b40:	f000 fd88 	bl	8004654 <MX_USART6_UART_Init>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8003b44:	2104      	movs	r1, #4
 8003b46:	48a8      	ldr	r0, [pc, #672]	; (8003de8 <main+0x2d4>)
 8003b48:	f7ff f92c 	bl	8002da4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start_IT(&htim1,TIM_CHANNEL_2);
 8003b4c:	2104      	movs	r1, #4
 8003b4e:	48a6      	ldr	r0, [pc, #664]	; (8003de8 <main+0x2d4>)
 8003b50:	f7ff f948 	bl	8002de4 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 8003b54:	210c      	movs	r1, #12
 8003b56:	48a5      	ldr	r0, [pc, #660]	; (8003dec <main+0x2d8>)
 8003b58:	f7ff f924 	bl	8002da4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start_IT(&htim4,TIM_CHANNEL_4);
 8003b5c:	210c      	movs	r1, #12
 8003b5e:	48a3      	ldr	r0, [pc, #652]	; (8003dec <main+0x2d8>)
 8003b60:	f7ff f940 	bl	8002de4 <HAL_TIM_PWM_Start_IT>
  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003b64:	462a      	mov	r2, r5
 8003b66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003b6a:	48a1      	ldr	r0, [pc, #644]	; (8003df0 <main+0x2dc>)
 8003b6c:	f7fd fd3e 	bl	80015ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_SET);
 8003b70:	2201      	movs	r2, #1
 8003b72:	2120      	movs	r1, #32
 8003b74:	489f      	ldr	r0, [pc, #636]	; (8003df4 <main+0x2e0>)
 8003b76:	f7fd fd39 	bl	80015ec <HAL_GPIO_WritePin>
  if(HAL_UART_Receive_IT(&huart1, g_Uart_RxBuffer, UART_RXBUFFERSIZE) != HAL_OK)
 8003b7a:	2264      	movs	r2, #100	; 0x64
 8003b7c:	499e      	ldr	r1, [pc, #632]	; (8003df8 <main+0x2e4>)
 8003b7e:	489f      	ldr	r0, [pc, #636]	; (8003dfc <main+0x2e8>)
 8003b80:	f7ff fb91 	bl	80032a6 <HAL_UART_Receive_IT>
  if(HAL_UART_Receive_IT(&huart6, g_Uart_6_Com_RxBuffer, UART_RXBUFFERSIZE) != HAL_OK)
 8003b84:	499e      	ldr	r1, [pc, #632]	; (8003e00 <main+0x2ec>)
 8003b86:	489f      	ldr	r0, [pc, #636]	; (8003e04 <main+0x2f0>)
 8003b88:	2264      	movs	r2, #100	; 0x64
 8003b8a:	f7ff fb8c 	bl	80032a6 <HAL_UART_Receive_IT>
  TIM4->CCR4=3250;
 8003b8e:	4b9e      	ldr	r3, [pc, #632]	; (8003e08 <main+0x2f4>)
  HAL_ADC_Start_IT(&hadc3);
 8003b90:	489e      	ldr	r0, [pc, #632]	; (8003e0c <main+0x2f8>)
  TIM4->CCR4=3250;
 8003b92:	f640 42b2 	movw	r2, #3250	; 0xcb2
 8003b96:	641a      	str	r2, [r3, #64]	; 0x40
  HAL_ADC_Start_IT(&hadc3);
 8003b98:	f7fd fa1a 	bl	8000fd0 <HAL_ADC_Start_IT>
  printf("Start\n");
 8003b9c:	489c      	ldr	r0, [pc, #624]	; (8003e10 <main+0x2fc>)
 8003b9e:	f001 faa5 	bl	80050ec <puts>
	if(TM_HCSR04_Init(&hcsr04, GPIOE,GPIO_PIN_15, GPIOE,GPIO_PIN_14 )!=1)
 8003ba2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003ba6:	9300      	str	r3, [sp, #0]
 8003ba8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003bac:	f503 33e8 	add.w	r3, r3, #118784	; 0x1d000
 8003bb0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	4897      	ldr	r0, [pc, #604]	; (8003e14 <main+0x300>)
 8003bb8:	f7ff fdfa 	bl	80037b0 <TM_HCSR04_Init>
 8003bbc:	2801      	cmp	r0, #1
 8003bbe:	d002      	beq.n	8003bc6 <main+0xb2>
		printf("hc error!\r\n");
 8003bc0:	4895      	ldr	r0, [pc, #596]	; (8003e18 <main+0x304>)
 8003bc2:	f001 fa93 	bl	80050ec <puts>
    printf("printf test\n");
 8003bc6:	4895      	ldr	r0, [pc, #596]	; (8003e1c <main+0x308>)
	  TM_HCSR04_Read(&hcsr04);
 8003bc8:	f8df 8248 	ldr.w	r8, [pc, #584]	; 8003e14 <main+0x300>
    printf("printf test\n");
 8003bcc:	f001 fa8e 	bl	80050ec <puts>
    HAL_UART_Transmit(&huart6, (uint8_t *)"test", strlen("test"), 0xFFFF);
 8003bd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003bd4:	2204      	movs	r2, #4
 8003bd6:	4992      	ldr	r1, [pc, #584]	; (8003e20 <main+0x30c>)
 8003bd8:	488a      	ldr	r0, [pc, #552]	; (8003e04 <main+0x2f0>)
 8003bda:	f7ff fb07 	bl	80031ec <HAL_UART_Transmit>
	  if(hcsr04.Distance>=1)
 8003bde:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8003be2:	eef0 8a48 	vmov.f32	s17, s16
	  UART6_Test();
 8003be6:	f000 fcc1 	bl	800456c <UART6_Test>
	  TM_HCSR04_Read(&hcsr04);
 8003bea:	488a      	ldr	r0, [pc, #552]	; (8003e14 <main+0x300>)
 8003bec:	f7ff fda8 	bl	8003740 <TM_HCSR04_Read>
	  if(hcsr04.Distance>=1)
 8003bf0:	edd8 7a00 	vldr	s15, [r8]
 8003bf4:	eef4 7ac8 	vcmpe.f32	s15, s16
 8003bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bfc:	db05      	blt.n	8003c0a <main+0xf6>
		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c04:	487a      	ldr	r0, [pc, #488]	; (8003df0 <main+0x2dc>)
 8003c06:	f7fd fcf1 	bl	80015ec <HAL_GPIO_WritePin>
	  if(band_info[FLAG]==1)
 8003c0a:	6825      	ldr	r5, [r4, #0]
 8003c0c:	2d01      	cmp	r5, #1
 8003c0e:	d166      	bne.n	8003cde <main+0x1ca>
		  UART6_Test();
 8003c10:	f000 fcac 	bl	800456c <UART6_Test>
		  if(band_info[PITCH]>15)
 8003c14:	68a3      	ldr	r3, [r4, #8]
 8003c16:	4a7c      	ldr	r2, [pc, #496]	; (8003e08 <main+0x2f4>)
 8003c18:	2b0f      	cmp	r3, #15
 8003c1a:	f640 41b2 	movw	r1, #3250	; 0xcb2
 8003c1e:	dd33      	ble.n	8003c88 <main+0x174>
			  TIM4->CCR4=3250+((int16_t)band_info[PITCH]*15*-1);
 8003c20:	f64f 70f1 	movw	r0, #65521	; 0xfff1
 8003c24:	fb13 1300 	smlabb	r3, r3, r0, r1
 8003c28:	6413      	str	r3, [r2, #64]	; 0x40
			  HAL_GPIO_WritePin(GPIOF,GPIO_PIN_6,1);
 8003c2a:	462a      	mov	r2, r5
			  HAL_GPIO_WritePin(GPIOF,GPIO_PIN_6,0);
 8003c2c:	2140      	movs	r1, #64	; 0x40
			  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, GPIO_PIN_SET);
 8003c2e:	487d      	ldr	r0, [pc, #500]	; (8003e24 <main+0x310>)
 8003c30:	f7fd fcdc 	bl	80015ec <HAL_GPIO_WritePin>
		  UART6_Test();
 8003c34:	f000 fc9a 	bl	800456c <UART6_Test>
		  if(band_info[ROLL] <150 && band_info[ROLL]>90)
 8003c38:	6863      	ldr	r3, [r4, #4]
 8003c3a:	f1a3 025b 	sub.w	r2, r3, #91	; 0x5b
 8003c3e:	2a3a      	cmp	r2, #58	; 0x3a
 8003c40:	d830      	bhi.n	8003ca4 <main+0x190>
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,1);
 8003c42:	2201      	movs	r2, #1
 8003c44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003c48:	4869      	ldr	r0, [pc, #420]	; (8003df0 <main+0x2dc>)
 8003c4a:	f7fd fccf 	bl	80015ec <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c54:	4866      	ldr	r0, [pc, #408]	; (8003df0 <main+0x2dc>)
 8003c56:	f7fd fcc9 	bl	80015ec <HAL_GPIO_WritePin>
			  if(hcsr04.Distance<1)
 8003c5a:	edd8 7a00 	vldr	s15, [r8]
			  TIM1->CCR2=400;
 8003c5e:	4b72      	ldr	r3, [pc, #456]	; (8003e28 <main+0x314>)
			  if(hcsr04.Distance<1)
 8003c60:	eef4 7ae8 	vcmpe.f32	s15, s17
			  TIM1->CCR2=400;
 8003c64:	f44f 72c8 	mov.w	r2, #400	; 0x190
			  if(hcsr04.Distance<1)
 8003c68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			  TIM1->CCR2=400;
 8003c6c:	639a      	str	r2, [r3, #56]	; 0x38
			  if(hcsr04.Distance<1)
 8003c6e:	d505      	bpl.n	8003c7c <main+0x168>
				  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8003c70:	2201      	movs	r2, #1
 8003c72:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c76:	485e      	ldr	r0, [pc, #376]	; (8003df0 <main+0x2dc>)
 8003c78:	f7fd fcb8 	bl	80015ec <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOF,GPIO_PIN_7,1);
 8003c7c:	2201      	movs	r2, #1
			  HAL_GPIO_WritePin(GPIOF,GPIO_PIN_7,0);
 8003c7e:	4869      	ldr	r0, [pc, #420]	; (8003e24 <main+0x310>)
 8003c80:	2180      	movs	r1, #128	; 0x80
 8003c82:	f7fd fcb3 	bl	80015ec <HAL_GPIO_WritePin>
 8003c86:	e7ae      	b.n	8003be6 <main+0xd2>
		  else if(band_info[PITCH]<-15)
 8003c88:	f113 0f0f 	cmn.w	r3, #15
 8003c8c:	da06      	bge.n	8003c9c <main+0x188>
			  TIM4->CCR4=3250+((int16_t)band_info[PITCH]*15*-1);
 8003c8e:	f64f 70f1 	movw	r0, #65521	; 0xfff1
 8003c92:	fb13 1300 	smlabb	r3, r3, r0, r1
 8003c96:	6413      	str	r3, [r2, #64]	; 0x40
			  HAL_GPIO_WritePin(GPIOF,GPIO_PIN_6,0);
 8003c98:	2200      	movs	r2, #0
 8003c9a:	e7c7      	b.n	8003c2c <main+0x118>
			  TIM4->CCR4=3250;
 8003c9c:	6411      	str	r1, [r2, #64]	; 0x40
			  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, GPIO_PIN_SET);
 8003c9e:	462a      	mov	r2, r5
 8003ca0:	2180      	movs	r1, #128	; 0x80
 8003ca2:	e7c4      	b.n	8003c2e <main+0x11a>
		  else if(band_info[ROLL] > -150 && band_info[ROLL] <-90)
 8003ca4:	3395      	adds	r3, #149	; 0x95
 8003ca6:	2b3a      	cmp	r3, #58	; 0x3a
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,0);
 8003ca8:	f04f 0200 	mov.w	r2, #0
		  else if(band_info[ROLL] > -150 && band_info[ROLL] <-90)
 8003cac:	d810      	bhi.n	8003cd0 <main+0x1bc>
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,0);
 8003cae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003cb2:	484f      	ldr	r0, [pc, #316]	; (8003df0 <main+0x2dc>)
 8003cb4:	f7fd fc9a 	bl	80015ec <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003cbe:	484c      	ldr	r0, [pc, #304]	; (8003df0 <main+0x2dc>)
 8003cc0:	f7fd fc94 	bl	80015ec <HAL_GPIO_WritePin>
			  TIM1->CCR2= 400;
 8003cc4:	4b58      	ldr	r3, [pc, #352]	; (8003e28 <main+0x314>)
 8003cc6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8003cca:	639a      	str	r2, [r3, #56]	; 0x38
			  HAL_GPIO_WritePin(GPIOF,GPIO_PIN_7,0);
 8003ccc:	2200      	movs	r2, #0
 8003cce:	e7d6      	b.n	8003c7e <main+0x16a>
			  TIM1->CCR2=0;
 8003cd0:	4b55      	ldr	r3, [pc, #340]	; (8003e28 <main+0x314>)
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8003cd2:	4847      	ldr	r0, [pc, #284]	; (8003df0 <main+0x2dc>)
			  TIM1->CCR2=0;
 8003cd4:	639a      	str	r2, [r3, #56]	; 0x38
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8003cd6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003cda:	2201      	movs	r2, #1
 8003cdc:	e7d1      	b.n	8003c82 <main+0x16e>
	  else if(band_info[FLAG]==2)
 8003cde:	2d02      	cmp	r5, #2
 8003ce0:	d181      	bne.n	8003be6 <main+0xd2>
		  voice_key=band_info[ROLL];
 8003ce2:	6866      	ldr	r6, [r4, #4]
		  TIM1->CCR2=0;
 8003ce4:	4f50      	ldr	r7, [pc, #320]	; (8003e28 <main+0x314>)
		  voice_key=band_info[ROLL];
 8003ce6:	4b51      	ldr	r3, [pc, #324]	; (8003e2c <main+0x318>)
		  TIM1->CCR2=0;
 8003ce8:	2500      	movs	r5, #0
		  if(voice_key==1)
 8003cea:	2e01      	cmp	r6, #1
		  TIM1->CCR2=0;
 8003cec:	63bd      	str	r5, [r7, #56]	; 0x38
		  voice_key=band_info[ROLL];
 8003cee:	601e      	str	r6, [r3, #0]
		  if(voice_key==1)
 8003cf0:	d117      	bne.n	8003d22 <main+0x20e>
			  TIM4->CCR4=3250;
 8003cf2:	4b45      	ldr	r3, [pc, #276]	; (8003e08 <main+0x2f4>)
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003cf4:	483e      	ldr	r0, [pc, #248]	; (8003df0 <main+0x2dc>)
			  TIM4->CCR4=3250;
 8003cf6:	f640 42b2 	movw	r2, #3250	; 0xcb2
 8003cfa:	641a      	str	r2, [r3, #64]	; 0x40
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003cfc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d00:	462a      	mov	r2, r5
 8003d02:	f7fd fc73 	bl	80015ec <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,1);
 8003d06:	483a      	ldr	r0, [pc, #232]	; (8003df0 <main+0x2dc>)
 8003d08:	4632      	mov	r2, r6
 8003d0a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003d0e:	f7fd fc6d 	bl	80015ec <HAL_GPIO_WritePin>
			  TIM1->CCR2=400;
 8003d12:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8003d16:	63bb      	str	r3, [r7, #56]	; 0x38
			  HAL_Delay1(3000);
 8003d18:	f640 30b8 	movw	r0, #3000	; 0xbb8
			  HAL_Delay1(1000);
 8003d1c:	f7ff fe80 	bl	8003a20 <HAL_Delay1>
 8003d20:	e018      	b.n	8003d54 <main+0x240>
		  else if(voice_key==2)
 8003d22:	2e02      	cmp	r6, #2
 8003d24:	d11f      	bne.n	8003d66 <main+0x252>
			  TIM4->CCR4=3250;
 8003d26:	4b38      	ldr	r3, [pc, #224]	; (8003e08 <main+0x2f4>)
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003d28:	4831      	ldr	r0, [pc, #196]	; (8003df0 <main+0x2dc>)
			  TIM4->CCR4=3250;
 8003d2a:	f640 42b2 	movw	r2, #3250	; 0xcb2
 8003d2e:	641a      	str	r2, [r3, #64]	; 0x40
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003d30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d34:	462a      	mov	r2, r5
 8003d36:	f7fd fc59 	bl	80015ec <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,0);
 8003d3a:	482d      	ldr	r0, [pc, #180]	; (8003df0 <main+0x2dc>)
 8003d3c:	462a      	mov	r2, r5
 8003d3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003d42:	f7fd fc53 	bl	80015ec <HAL_GPIO_WritePin>
			  TIM1->CCR2=500;
 8003d46:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003d4a:	63bb      	str	r3, [r7, #56]	; 0x38
			   HAL_Delay(2300);
 8003d4c:	f640 00fc 	movw	r0, #2300	; 0x8fc
 8003d50:	f000 fb26 	bl	80043a0 <HAL_Delay>
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8003d54:	2201      	movs	r2, #1
 8003d56:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d5a:	4825      	ldr	r0, [pc, #148]	; (8003df0 <main+0x2dc>)
 8003d5c:	f7fd fc46 	bl	80015ec <HAL_GPIO_WritePin>
			  band_info[ROLL]=5;
 8003d60:	2305      	movs	r3, #5
 8003d62:	6063      	str	r3, [r4, #4]
 8003d64:	e73f      	b.n	8003be6 <main+0xd2>
		  else if(voice_key==3)
 8003d66:	2e03      	cmp	r6, #3
 8003d68:	d128      	bne.n	8003dbc <main+0x2a8>
			  TIM4->CCR4=3250+880;
 8003d6a:	4e27      	ldr	r6, [pc, #156]	; (8003e08 <main+0x2f4>)
 8003d6c:	f241 0322 	movw	r3, #4130	; 0x1022
			  TIM4->CCR4=3250-880;
 8003d70:	6433      	str	r3, [r6, #64]	; 0x40
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003d72:	462a      	mov	r2, r5
 8003d74:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d78:	481d      	ldr	r0, [pc, #116]	; (8003df0 <main+0x2dc>)
 8003d7a:	f7fd fc37 	bl	80015ec <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,1);
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003d84:	481a      	ldr	r0, [pc, #104]	; (8003df0 <main+0x2dc>)
 8003d86:	f7fd fc31 	bl	80015ec <HAL_GPIO_WritePin>
			  TIM1->CCR2=550;
 8003d8a:	f240 2326 	movw	r3, #550	; 0x226
 8003d8e:	63bb      	str	r3, [r7, #56]	; 0x38
			  HAL_Delay1(2200);
 8003d90:	f640 0098 	movw	r0, #2200	; 0x898
 8003d94:	f7ff fe44 	bl	8003a20 <HAL_Delay1>
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d9e:	4814      	ldr	r0, [pc, #80]	; (8003df0 <main+0x2dc>)
 8003da0:	f7fd fc24 	bl	80015ec <HAL_GPIO_WritePin>
			  TIM4->CCR4=3250;
 8003da4:	f640 43b2 	movw	r3, #3250	; 0xcb2
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003da8:	4811      	ldr	r0, [pc, #68]	; (8003df0 <main+0x2dc>)
			  TIM4->CCR4=3250;
 8003daa:	6433      	str	r3, [r6, #64]	; 0x40
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8003dac:	462a      	mov	r2, r5
 8003dae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003db2:	f7fd fc1b 	bl	80015ec <HAL_GPIO_WritePin>
			  HAL_Delay1(1000);
 8003db6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003dba:	e7af      	b.n	8003d1c <main+0x208>
		  else if(voice_key==4)
 8003dbc:	2e04      	cmp	r6, #4
 8003dbe:	d103      	bne.n	8003dc8 <main+0x2b4>
			  TIM4->CCR4=3250-880;
 8003dc0:	4e11      	ldr	r6, [pc, #68]	; (8003e08 <main+0x2f4>)
 8003dc2:	f640 1342 	movw	r3, #2370	; 0x942
 8003dc6:	e7d3      	b.n	8003d70 <main+0x25c>
		  else if(voice_key==5)
 8003dc8:	2e05      	cmp	r6, #5
 8003dca:	f47f af0c 	bne.w	8003be6 <main+0xd2>
			  TIM1->CCR2=0;
 8003dce:	63bd      	str	r5, [r7, #56]	; 0x38
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003dd6:	4806      	ldr	r0, [pc, #24]	; (8003df0 <main+0x2dc>)
 8003dd8:	f7fd fc08 	bl	80015ec <HAL_GPIO_WritePin>
			  band_info[FLAG]=3;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	6023      	str	r3, [r4, #0]
 8003de0:	e701      	b.n	8003be6 <main+0xd2>
 8003de2:	bf00      	nop
 8003de4:	20000300 	.word	0x20000300
 8003de8:	2000036c 	.word	0x2000036c
 8003dec:	2000032c 	.word	0x2000032c
 8003df0:	40020c00 	.word	0x40020c00
 8003df4:	40021000 	.word	0x40021000
 8003df8:	20001abc 	.word	0x20001abc
 8003dfc:	20001b20 	.word	0x20001b20
 8003e00:	20001a58 	.word	0x20001a58
 8003e04:	20001b60 	.word	0x20001b60
 8003e08:	40000800 	.word	0x40000800
 8003e0c:	2000025c 	.word	0x2000025c
 8003e10:	08006be8 	.word	0x08006be8
 8003e14:	2000030c 	.word	0x2000030c
 8003e18:	08006bee 	.word	0x08006bee
 8003e1c:	08006bf9 	.word	0x08006bf9
 8003e20:	08006c00 	.word	0x08006c00
 8003e24:	40021400 	.word	0x40021400
 8003e28:	40010000 	.word	0x40010000
 8003e2c:	20000324 	.word	0x20000324

08003e30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003e30:	4770      	bx	lr
	...

08003e34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e34:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e36:	4b10      	ldr	r3, [pc, #64]	; (8003e78 <HAL_MspInit+0x44>)
 8003e38:	2200      	movs	r2, #0
 8003e3a:	9200      	str	r2, [sp, #0]
 8003e3c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003e3e:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8003e42:	6459      	str	r1, [r3, #68]	; 0x44
 8003e44:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003e46:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8003e4a:	9100      	str	r1, [sp, #0]
 8003e4c:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e4e:	9201      	str	r2, [sp, #4]
 8003e50:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003e52:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003e56:	6419      	str	r1, [r3, #64]	; 0x40
 8003e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e5e:	9301      	str	r3, [sp, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8003e60:	4611      	mov	r1, r2
 8003e62:	2005      	movs	r0, #5
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e64:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8003e66:	f7fd fa73 	bl	8001350 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003e6a:	2005      	movs	r0, #5
 8003e6c:	f7fd faa4 	bl	80013b8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e70:	b003      	add	sp, #12
 8003e72:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e76:	bf00      	nop
 8003e78:	40023800 	.word	0x40023800

08003e7c <NMI_Handler>:
 8003e7c:	4770      	bx	lr

08003e7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e7e:	e7fe      	b.n	8003e7e <HardFault_Handler>

08003e80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e80:	e7fe      	b.n	8003e80 <MemManage_Handler>

08003e82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e82:	e7fe      	b.n	8003e82 <BusFault_Handler>

08003e84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e84:	e7fe      	b.n	8003e84 <UsageFault_Handler>

08003e86 <SVC_Handler>:
 8003e86:	4770      	bx	lr

08003e88 <DebugMon_Handler>:
 8003e88:	4770      	bx	lr

08003e8a <PendSV_Handler>:
 8003e8a:	4770      	bx	lr

08003e8c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e8c:	f000 ba50 	b.w	8004330 <HAL_IncTick>

08003e90 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8003e90:	4770      	bx	lr
	...

08003e94 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8003e94:	4801      	ldr	r0, [pc, #4]	; (8003e9c <ADC_IRQHandler+0x8>)
 8003e96:	f7fd b91c 	b.w	80010d2 <HAL_ADC_IRQHandler>
 8003e9a:	bf00      	nop
 8003e9c:	2000025c 	.word	0x2000025c

08003ea0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003ea0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8003ea2:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003ea6:	f7fd fba7 	bl	80015f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  band_info[ROLL]=5;
 8003eaa:	4b02      	ldr	r3, [pc, #8]	; (8003eb4 <EXTI9_5_IRQHandler+0x14>)
 8003eac:	2205      	movs	r2, #5
 8003eae:	605a      	str	r2, [r3, #4]
 8003eb0:	bd08      	pop	{r3, pc}
 8003eb2:	bf00      	nop
 8003eb4:	20000300 	.word	0x20000300

08003eb8 <TIM1_CC_IRQHandler>:
void TIM1_CC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003eb8:	4801      	ldr	r0, [pc, #4]	; (8003ec0 <TIM1_CC_IRQHandler+0x8>)
 8003eba:	f7fe bcf3 	b.w	80028a4 <HAL_TIM_IRQHandler>
 8003ebe:	bf00      	nop
 8003ec0:	2000036c 	.word	0x2000036c

08003ec4 <TIM1_TRG_COM_TIM11_IRQHandler>:
 8003ec4:	f7ff bff8 	b.w	8003eb8 <TIM1_CC_IRQHandler>

08003ec8 <TIM1_UP_TIM10_IRQHandler>:
 8003ec8:	f7ff bff6 	b.w	8003eb8 <TIM1_CC_IRQHandler>

08003ecc <TIM1_BRK_TIM9_IRQHandler>:
 8003ecc:	f7ff bff4 	b.w	8003eb8 <TIM1_CC_IRQHandler>

08003ed0 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003ed0:	4801      	ldr	r0, [pc, #4]	; (8003ed8 <TIM4_IRQHandler+0x8>)
 8003ed2:	f7fe bce7 	b.w	80028a4 <HAL_TIM_IRQHandler>
 8003ed6:	bf00      	nop
 8003ed8:	2000032c 	.word	0x2000032c

08003edc <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003edc:	4801      	ldr	r0, [pc, #4]	; (8003ee4 <I2C1_EV_IRQHandler+0x8>)
 8003ede:	f7fd bd23 	b.w	8001928 <HAL_I2C_EV_IRQHandler>
 8003ee2:	bf00      	nop
 8003ee4:	200002ac 	.word	0x200002ac

08003ee8 <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003ee8:	4801      	ldr	r0, [pc, #4]	; (8003ef0 <I2C1_ER_IRQHandler+0x8>)
 8003eea:	f7fe b941 	b.w	8002170 <HAL_I2C_ER_IRQHandler>
 8003eee:	bf00      	nop
 8003ef0:	200002ac 	.word	0x200002ac

08003ef4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003ef4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003ef6:	4c0a      	ldr	r4, [pc, #40]	; (8003f20 <USART1_IRQHandler+0x2c>)
 8003ef8:	4620      	mov	r0, r4
 8003efa:	f7ff fa3d 	bl	8003378 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  UartQueue_Serial_EnQueue((uint8_t)(huart1.Instance->DR & (uint8_t)0x00FFU));
 8003efe:	6823      	ldr	r3, [r4, #0]
 8003f00:	6858      	ldr	r0, [r3, #4]
 8003f02:	b2c0      	uxtb	r0, r0
 8003f04:	f000 fb00 	bl	8004508 <UartQueue_Serial_EnQueue>
  if(HAL_UART_Receive_IT(&huart1, g_Uart_RxBuffer, UART_RXBUFFERSIZE) != HAL_OK)
 8003f08:	2264      	movs	r2, #100	; 0x64
 8003f0a:	4906      	ldr	r1, [pc, #24]	; (8003f24 <USART1_IRQHandler+0x30>)
 8003f0c:	4620      	mov	r0, r4
 8003f0e:	f7ff f9ca 	bl	80032a6 <HAL_UART_Receive_IT>
 8003f12:	b118      	cbz	r0, 8003f1c <USART1_IRQHandler+0x28>
  {
      Error_Handler();
  }
  /* USER CODE END USART1_IRQn 1 */
}
 8003f14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      Error_Handler();
 8003f18:	f7ff bf8a 	b.w	8003e30 <Error_Handler>
 8003f1c:	bd10      	pop	{r4, pc}
 8003f1e:	bf00      	nop
 8003f20:	20001b20 	.word	0x20001b20
 8003f24:	20001abc 	.word	0x20001abc

08003f28 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003f28:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8003f2a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003f2e:	f7fd fb63 	bl	80015f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  //band_info[FLAG]^=3;
  band_info[FLAG]=3;
 8003f32:	4b02      	ldr	r3, [pc, #8]	; (8003f3c <EXTI15_10_IRQHandler+0x14>)
 8003f34:	2203      	movs	r2, #3
 8003f36:	601a      	str	r2, [r3, #0]
 8003f38:	bd08      	pop	{r3, pc}
 8003f3a:	bf00      	nop
 8003f3c:	20000300 	.word	0x20000300

08003f40 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003f40:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003f42:	4c0a      	ldr	r4, [pc, #40]	; (8003f6c <USART6_IRQHandler+0x2c>)
 8003f44:	4620      	mov	r0, r4
 8003f46:	f7ff fa17 	bl	8003378 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  Uart_6_Queue_Comm_EnQueue((uint8_t)(huart6.Instance->DR & (uint8_t)0x00FFU));
 8003f4a:	6823      	ldr	r3, [r4, #0]
 8003f4c:	6858      	ldr	r0, [r3, #4]
 8003f4e:	b2c0      	uxtb	r0, r0
 8003f50:	f000 faf2 	bl	8004538 <Uart_6_Queue_Comm_EnQueue>

  if(HAL_UART_Receive_IT(&huart6, g_Uart_6_Com_RxBuffer, UART_RXBUFFERSIZE) != HAL_OK)
 8003f54:	2264      	movs	r2, #100	; 0x64
 8003f56:	4906      	ldr	r1, [pc, #24]	; (8003f70 <USART6_IRQHandler+0x30>)
 8003f58:	4620      	mov	r0, r4
 8003f5a:	f7ff f9a4 	bl	80032a6 <HAL_UART_Receive_IT>
 8003f5e:	b118      	cbz	r0, 8003f68 <USART6_IRQHandler+0x28>
  {
      Error_Handler();
  }
  /* USER CODE END USART6_IRQn 1 */
}
 8003f60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      Error_Handler();
 8003f64:	f7ff bf64 	b.w	8003e30 <Error_Handler>
 8003f68:	bd10      	pop	{r4, pc}
 8003f6a:	bf00      	nop
 8003f6c:	20001b60 	.word	0x20001b60
 8003f70:	20001a58 	.word	0x20001a58

08003f74 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003f74:	b570      	push	{r4, r5, r6, lr}
 8003f76:	460e      	mov	r6, r1
 8003f78:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f7a:	460c      	mov	r4, r1
 8003f7c:	1ba3      	subs	r3, r4, r6
 8003f7e:	429d      	cmp	r5, r3
 8003f80:	dc01      	bgt.n	8003f86 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8003f82:	4628      	mov	r0, r5
 8003f84:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8003f86:	f3af 8000 	nop.w
 8003f8a:	f804 0b01 	strb.w	r0, [r4], #1
 8003f8e:	e7f5      	b.n	8003f7c <_read+0x8>

08003f90 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003f90:	b570      	push	{r4, r5, r6, lr}
 8003f92:	460e      	mov	r6, r1
 8003f94:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f96:	460c      	mov	r4, r1
 8003f98:	1ba3      	subs	r3, r4, r6
 8003f9a:	429d      	cmp	r5, r3
 8003f9c:	dc01      	bgt.n	8003fa2 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 8003f9e:	4628      	mov	r0, r5
 8003fa0:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8003fa2:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003fa6:	f7ff fc9d 	bl	80038e4 <__io_putchar>
 8003faa:	e7f5      	b.n	8003f98 <_write+0x8>

08003fac <_sbrk>:

caddr_t _sbrk(int incr)
{
 8003fac:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003fae:	4b0a      	ldr	r3, [pc, #40]	; (8003fd8 <_sbrk+0x2c>)
 8003fb0:	6819      	ldr	r1, [r3, #0]
{
 8003fb2:	4602      	mov	r2, r0
	if (heap_end == 0)
 8003fb4:	b909      	cbnz	r1, 8003fba <_sbrk+0xe>
		heap_end = &end;
 8003fb6:	4909      	ldr	r1, [pc, #36]	; (8003fdc <_sbrk+0x30>)
 8003fb8:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8003fba:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8003fbc:	4669      	mov	r1, sp
 8003fbe:	4402      	add	r2, r0
 8003fc0:	428a      	cmp	r2, r1
 8003fc2:	d906      	bls.n	8003fd2 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003fc4:	f000 fc04 	bl	80047d0 <__errno>
 8003fc8:	230c      	movs	r3, #12
 8003fca:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8003fd0:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8003fd2:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8003fd4:	bd08      	pop	{r3, pc}
 8003fd6:	bf00      	nop
 8003fd8:	200001fc 	.word	0x200001fc
 8003fdc:	20001ba4 	.word	0x20001ba4

08003fe0 <_close>:

int _close(int file)
{
	return -1;
}
 8003fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8003fe4:	4770      	bx	lr

08003fe6 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003fe6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003fea:	604b      	str	r3, [r1, #4]
	return 0;
}
 8003fec:	2000      	movs	r0, #0
 8003fee:	4770      	bx	lr

08003ff0 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003ff0:	2001      	movs	r0, #1
 8003ff2:	4770      	bx	lr

08003ff4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003ff4:	2000      	movs	r0, #0
 8003ff6:	4770      	bx	lr

08003ff8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ff8:	490f      	ldr	r1, [pc, #60]	; (8004038 <SystemInit+0x40>)
 8003ffa:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003ffe:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004002:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004006:	4b0d      	ldr	r3, [pc, #52]	; (800403c <SystemInit+0x44>)
 8004008:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800400a:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 800400c:	f042 0201 	orr.w	r2, r2, #1
 8004010:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8004012:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800401a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800401e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004020:	4a07      	ldr	r2, [pc, #28]	; (8004040 <SystemInit+0x48>)
 8004022:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800402a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800402c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800402e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004032:	608b      	str	r3, [r1, #8]
 8004034:	4770      	bx	lr
 8004036:	bf00      	nop
 8004038:	e000ed00 	.word	0xe000ed00
 800403c:	40023800 	.word	0x40023800
 8004040:	24003010 	.word	0x24003010

08004044 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 8004044:	6803      	ldr	r3, [r0, #0]
 8004046:	4a23      	ldr	r2, [pc, #140]	; (80040d4 <HAL_TIM_Base_MspInit+0x90>)
 8004048:	4293      	cmp	r3, r2
{
 800404a:	b513      	push	{r0, r1, r4, lr}
  if(tim_baseHandle->Instance==TIM1)
 800404c:	d12d      	bne.n	80040aa <HAL_TIM_Base_MspInit+0x66>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800404e:	2400      	movs	r4, #0
 8004050:	4b21      	ldr	r3, [pc, #132]	; (80040d8 <HAL_TIM_Base_MspInit+0x94>)
 8004052:	9400      	str	r4, [sp, #0]
 8004054:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004056:	f042 0201 	orr.w	r2, r2, #1
 800405a:	645a      	str	r2, [r3, #68]	; 0x44
 800405c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800405e:	f003 0301 	and.w	r3, r3, #1

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004062:	4622      	mov	r2, r4
 8004064:	4621      	mov	r1, r4
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004066:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004068:	2018      	movs	r0, #24
    __HAL_RCC_TIM1_CLK_ENABLE();
 800406a:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800406c:	f7fd f970 	bl	8001350 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004070:	2018      	movs	r0, #24
 8004072:	f7fd f9a1 	bl	80013b8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004076:	4622      	mov	r2, r4
 8004078:	4621      	mov	r1, r4
 800407a:	2019      	movs	r0, #25
 800407c:	f7fd f968 	bl	8001350 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004080:	2019      	movs	r0, #25
 8004082:	f7fd f999 	bl	80013b8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8004086:	4622      	mov	r2, r4
 8004088:	4621      	mov	r1, r4
 800408a:	201a      	movs	r0, #26
 800408c:	f7fd f960 	bl	8001350 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004090:	201a      	movs	r0, #26
 8004092:	f7fd f991 	bl	80013b8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8004096:	201b      	movs	r0, #27
 8004098:	4622      	mov	r2, r4
 800409a:	4621      	mov	r1, r4
 800409c:	f7fd f958 	bl	8001350 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80040a0:	201b      	movs	r0, #27
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80040a2:	f7fd f989 	bl	80013b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80040a6:	b002      	add	sp, #8
 80040a8:	bd10      	pop	{r4, pc}
  else if(tim_baseHandle->Instance==TIM4)
 80040aa:	4a0c      	ldr	r2, [pc, #48]	; (80040dc <HAL_TIM_Base_MspInit+0x98>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d1fa      	bne.n	80040a6 <HAL_TIM_Base_MspInit+0x62>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80040b0:	2200      	movs	r2, #0
 80040b2:	4b09      	ldr	r3, [pc, #36]	; (80040d8 <HAL_TIM_Base_MspInit+0x94>)
 80040b4:	9201      	str	r2, [sp, #4]
 80040b6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80040b8:	f041 0104 	orr.w	r1, r1, #4
 80040bc:	6419      	str	r1, [r3, #64]	; 0x40
 80040be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c0:	f003 0304 	and.w	r3, r3, #4
 80040c4:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80040c6:	201e      	movs	r0, #30
 80040c8:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 80040ca:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80040cc:	f7fd f940 	bl	8001350 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80040d0:	201e      	movs	r0, #30
 80040d2:	e7e6      	b.n	80040a2 <HAL_TIM_Base_MspInit+0x5e>
 80040d4:	40010000 	.word	0x40010000
 80040d8:	40023800 	.word	0x40023800
 80040dc:	40000800 	.word	0x40000800

080040e0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80040e0:	b510      	push	{r4, lr}
 80040e2:	4604      	mov	r4, r0
 80040e4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040e6:	2214      	movs	r2, #20
 80040e8:	2100      	movs	r1, #0
 80040ea:	a803      	add	r0, sp, #12
 80040ec:	f000 fba2 	bl	8004834 <memset>
  if(timHandle->Instance==TIM1)
 80040f0:	6823      	ldr	r3, [r4, #0]
 80040f2:	4a1a      	ldr	r2, [pc, #104]	; (800415c <HAL_TIM_MspPostInit+0x7c>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d118      	bne.n	800412a <HAL_TIM_MspPostInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80040f8:	2300      	movs	r3, #0
 80040fa:	9301      	str	r3, [sp, #4]
 80040fc:	4b18      	ldr	r3, [pc, #96]	; (8004160 <HAL_TIM_MspPostInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80040fe:	4819      	ldr	r0, [pc, #100]	; (8004164 <HAL_TIM_MspPostInit+0x84>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004100:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004102:	f042 0210 	orr.w	r2, r2, #16
 8004106:	631a      	str	r2, [r3, #48]	; 0x30
 8004108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800410a:	f003 0310 	and.w	r3, r3, #16
 800410e:	9301      	str	r3, [sp, #4]
 8004110:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004112:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004116:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004118:	2302      	movs	r3, #2
 800411a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800411c:	2301      	movs	r3, #1
 800411e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004120:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004122:	f7fd f983 	bl	800142c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8004126:	b008      	add	sp, #32
 8004128:	bd10      	pop	{r4, pc}
  else if(timHandle->Instance==TIM4)
 800412a:	4a0f      	ldr	r2, [pc, #60]	; (8004168 <HAL_TIM_MspPostInit+0x88>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d1fa      	bne.n	8004126 <HAL_TIM_MspPostInit+0x46>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004130:	2300      	movs	r3, #0
 8004132:	9302      	str	r3, [sp, #8]
 8004134:	4b0a      	ldr	r3, [pc, #40]	; (8004160 <HAL_TIM_MspPostInit+0x80>)
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004136:	480d      	ldr	r0, [pc, #52]	; (800416c <HAL_TIM_MspPostInit+0x8c>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004138:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800413a:	f042 0208 	orr.w	r2, r2, #8
 800413e:	631a      	str	r2, [r3, #48]	; 0x30
 8004140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004142:	f003 0308 	and.w	r3, r3, #8
 8004146:	9302      	str	r3, [sp, #8]
 8004148:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800414a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800414e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004150:	2302      	movs	r3, #2
 8004152:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004154:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004156:	a903      	add	r1, sp, #12
 8004158:	e7e3      	b.n	8004122 <HAL_TIM_MspPostInit+0x42>
 800415a:	bf00      	nop
 800415c:	40010000 	.word	0x40010000
 8004160:	40023800 	.word	0x40023800
 8004164:	40021000 	.word	0x40021000
 8004168:	40000800 	.word	0x40000800
 800416c:	40020c00 	.word	0x40020c00

08004170 <MX_TIM1_Init>:
{
 8004170:	b510      	push	{r4, lr}
 8004172:	b096      	sub	sp, #88	; 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004174:	2210      	movs	r2, #16
 8004176:	2100      	movs	r1, #0
 8004178:	a803      	add	r0, sp, #12
 800417a:	f000 fb5b 	bl	8004834 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800417e:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004180:	221c      	movs	r2, #28
 8004182:	4621      	mov	r1, r4
 8004184:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004188:	9401      	str	r4, [sp, #4]
 800418a:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800418c:	f000 fb52 	bl	8004834 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004190:	2220      	movs	r2, #32
 8004192:	4621      	mov	r1, r4
 8004194:	a80e      	add	r0, sp, #56	; 0x38
 8004196:	f000 fb4d 	bl	8004834 <memset>
  htim1.Instance = TIM1;
 800419a:	4829      	ldr	r0, [pc, #164]	; (8004240 <MX_TIM1_Init+0xd0>)
  htim1.Init.Prescaler = 48;
 800419c:	4a29      	ldr	r2, [pc, #164]	; (8004244 <MX_TIM1_Init+0xd4>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800419e:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 48;
 80041a0:	2330      	movs	r3, #48	; 0x30
 80041a2:	e880 000c 	stmia.w	r0, {r2, r3}
  htim1.Init.Period = 1000;
 80041a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041aa:	60c3      	str	r3, [r0, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80041ac:	2380      	movs	r3, #128	; 0x80
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041ae:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 80041b0:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80041b2:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80041b4:	f7fe fc7e 	bl	8002ab4 <HAL_TIM_Base_Init>
 80041b8:	b108      	cbz	r0, 80041be <MX_TIM1_Init+0x4e>
    Error_Handler();
 80041ba:	f7ff fe39 	bl	8003e30 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80041c2:	a903      	add	r1, sp, #12
 80041c4:	481e      	ldr	r0, [pc, #120]	; (8004240 <MX_TIM1_Init+0xd0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041c6:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80041c8:	f7fe fd4a 	bl	8002c60 <HAL_TIM_ConfigClockSource>
 80041cc:	b108      	cbz	r0, 80041d2 <MX_TIM1_Init+0x62>
    Error_Handler();
 80041ce:	f7ff fe2f 	bl	8003e30 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80041d2:	481b      	ldr	r0, [pc, #108]	; (8004240 <MX_TIM1_Init+0xd0>)
 80041d4:	f7fe fc88 	bl	8002ae8 <HAL_TIM_PWM_Init>
 80041d8:	b108      	cbz	r0, 80041de <MX_TIM1_Init+0x6e>
    Error_Handler();
 80041da:	f7ff fe29 	bl	8003e30 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041de:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80041e0:	a901      	add	r1, sp, #4
 80041e2:	4817      	ldr	r0, [pc, #92]	; (8004240 <MX_TIM1_Init+0xd0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041e4:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041e6:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80041e8:	f7fe fe3c 	bl	8002e64 <HAL_TIMEx_MasterConfigSynchronization>
 80041ec:	b108      	cbz	r0, 80041f2 <MX_TIM1_Init+0x82>
    Error_Handler();
 80041ee:	f7ff fe1f 	bl	8003e30 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80041f2:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80041f4:	2204      	movs	r2, #4
 80041f6:	a907      	add	r1, sp, #28
 80041f8:	4811      	ldr	r0, [pc, #68]	; (8004240 <MX_TIM1_Init+0xd0>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80041fa:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 80041fc:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80041fe:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004200:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004202:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004204:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004206:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004208:	f7fe fcbe 	bl	8002b88 <HAL_TIM_PWM_ConfigChannel>
 800420c:	b108      	cbz	r0, 8004212 <MX_TIM1_Init+0xa2>
    Error_Handler();
 800420e:	f7ff fe0f 	bl	8003e30 <Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004212:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004214:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004218:	a90e      	add	r1, sp, #56	; 0x38
 800421a:	4809      	ldr	r0, [pc, #36]	; (8004240 <MX_TIM1_Init+0xd0>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800421c:	930e      	str	r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800421e:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004220:	9310      	str	r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.DeadTime = 0;
 8004222:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004224:	9312      	str	r3, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004226:	9213      	str	r2, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004228:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800422a:	f7fe fe39 	bl	8002ea0 <HAL_TIMEx_ConfigBreakDeadTime>
 800422e:	b108      	cbz	r0, 8004234 <MX_TIM1_Init+0xc4>
    Error_Handler();
 8004230:	f7ff fdfe 	bl	8003e30 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8004234:	4802      	ldr	r0, [pc, #8]	; (8004240 <MX_TIM1_Init+0xd0>)
 8004236:	f7ff ff53 	bl	80040e0 <HAL_TIM_MspPostInit>
}
 800423a:	b016      	add	sp, #88	; 0x58
 800423c:	bd10      	pop	{r4, pc}
 800423e:	bf00      	nop
 8004240:	2000036c 	.word	0x2000036c
 8004244:	40010000 	.word	0x40010000

08004248 <MX_TIM4_Init>:
{
 8004248:	b510      	push	{r4, lr}
 800424a:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800424c:	2210      	movs	r2, #16
 800424e:	2100      	movs	r1, #0
 8004250:	a803      	add	r0, sp, #12
 8004252:	f000 faef 	bl	8004834 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004256:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004258:	221c      	movs	r2, #28
 800425a:	eb0d 0002 	add.w	r0, sp, r2
 800425e:	4621      	mov	r1, r4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004260:	9401      	str	r4, [sp, #4]
 8004262:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004264:	f000 fae6 	bl	8004834 <memset>
  htim4.Instance = TIM4;
 8004268:	481f      	ldr	r0, [pc, #124]	; (80042e8 <MX_TIM4_Init+0xa0>)
  htim4.Init.Prescaler = 24;
 800426a:	4a20      	ldr	r2, [pc, #128]	; (80042ec <MX_TIM4_Init+0xa4>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800426c:	6084      	str	r4, [r0, #8]
  htim4.Init.Prescaler = 24;
 800426e:	2318      	movs	r3, #24
 8004270:	e880 000c 	stmia.w	r0, {r2, r3}
  htim4.Init.Period = 40000;
 8004274:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004278:	60c3      	str	r3, [r0, #12]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800427a:	2380      	movs	r3, #128	; 0x80
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800427c:	6104      	str	r4, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800427e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004280:	f7fe fc18 	bl	8002ab4 <HAL_TIM_Base_Init>
 8004284:	b108      	cbz	r0, 800428a <MX_TIM4_Init+0x42>
    Error_Handler();
 8004286:	f7ff fdd3 	bl	8003e30 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800428a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800428e:	a903      	add	r1, sp, #12
 8004290:	4815      	ldr	r0, [pc, #84]	; (80042e8 <MX_TIM4_Init+0xa0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004292:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004294:	f7fe fce4 	bl	8002c60 <HAL_TIM_ConfigClockSource>
 8004298:	b108      	cbz	r0, 800429e <MX_TIM4_Init+0x56>
    Error_Handler();
 800429a:	f7ff fdc9 	bl	8003e30 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800429e:	4812      	ldr	r0, [pc, #72]	; (80042e8 <MX_TIM4_Init+0xa0>)
 80042a0:	f7fe fc22 	bl	8002ae8 <HAL_TIM_PWM_Init>
 80042a4:	b108      	cbz	r0, 80042aa <MX_TIM4_Init+0x62>
    Error_Handler();
 80042a6:	f7ff fdc3 	bl	8003e30 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042aa:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80042ac:	a901      	add	r1, sp, #4
 80042ae:	480e      	ldr	r0, [pc, #56]	; (80042e8 <MX_TIM4_Init+0xa0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042b0:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042b2:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80042b4:	f7fe fdd6 	bl	8002e64 <HAL_TIMEx_MasterConfigSynchronization>
 80042b8:	b108      	cbz	r0, 80042be <MX_TIM4_Init+0x76>
    Error_Handler();
 80042ba:	f7ff fdb9 	bl	8003e30 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80042be:	2360      	movs	r3, #96	; 0x60
 80042c0:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 3250;
 80042c2:	f640 43b2 	movw	r3, #3250	; 0xcb2
 80042c6:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80042c8:	220c      	movs	r2, #12
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80042ca:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80042cc:	a907      	add	r1, sp, #28
 80042ce:	4806      	ldr	r0, [pc, #24]	; (80042e8 <MX_TIM4_Init+0xa0>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80042d0:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80042d2:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80042d4:	f7fe fc58 	bl	8002b88 <HAL_TIM_PWM_ConfigChannel>
 80042d8:	b108      	cbz	r0, 80042de <MX_TIM4_Init+0x96>
    Error_Handler();
 80042da:	f7ff fda9 	bl	8003e30 <Error_Handler>
  HAL_TIM_MspPostInit(&htim4);
 80042de:	4802      	ldr	r0, [pc, #8]	; (80042e8 <MX_TIM4_Init+0xa0>)
 80042e0:	f7ff fefe 	bl	80040e0 <HAL_TIM_MspPostInit>
}
 80042e4:	b00e      	add	sp, #56	; 0x38
 80042e6:	bd10      	pop	{r4, pc}
 80042e8:	2000032c 	.word	0x2000032c
 80042ec:	40000800 	.word	0x40000800

080042f0 <TM_DELAY_Init>:
uint32_t TM_DELAY_Init(void) {
#if !defined(STM32F0xx)
	uint32_t c;

    /* Enable TRC */
    CoreDebug->DEMCR &= ~0x01000000;
 80042f0:	4b0c      	ldr	r3, [pc, #48]	; (8004324 <TM_DELAY_Init+0x34>)
 80042f2:	68da      	ldr	r2, [r3, #12]
 80042f4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80042f8:	60da      	str	r2, [r3, #12]
    CoreDebug->DEMCR |=  0x01000000;
 80042fa:	68da      	ldr	r2, [r3, #12]
 80042fc:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004300:	60da      	str	r2, [r3, #12]

    /* Enable counter */
    DWT->CTRL &= ~0x00000001;
 8004302:	4b09      	ldr	r3, [pc, #36]	; (8004328 <TM_DELAY_Init+0x38>)
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	f022 0201 	bic.w	r2, r2, #1
 800430a:	601a      	str	r2, [r3, #0]
    DWT->CTRL |=  0x00000001;
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	f042 0201 	orr.w	r2, r2, #1
 8004312:	601a      	str	r2, [r3, #0]

    /* Reset counter */
    DWT->CYCCNT = 0;
 8004314:	2200      	movs	r2, #0
 8004316:	605a      	str	r2, [r3, #4]

	/* Check if DWT has started */
	c = DWT->CYCCNT;
 8004318:	685a      	ldr	r2, [r3, #4]

	/* 2 dummys */
	__ASM volatile ("NOP");
 800431a:	bf00      	nop
	__ASM volatile ("NOP");
 800431c:	bf00      	nop

	/* Return difference, if result is zero, DWT has not started */
	return (DWT->CYCCNT - c);
 800431e:	6858      	ldr	r0, [r3, #4]
#else
	/* Return OK */
	return 1;
#endif
}
 8004320:	1a80      	subs	r0, r0, r2
 8004322:	4770      	bx	lr
 8004324:	e000edf0 	.word	0xe000edf0
 8004328:	e0001000 	.word	0xe0001000

0800432c <TM_DELAY_1msHandler>:
	/* Return pointer */
	return Timer;
}

/* 1ms function called when systick makes interrupt */
__weak void TM_DELAY_1msHandler(void) {
 800432c:	4770      	bx	lr
	...

08004330 <HAL_IncTick>:
/* Called from Systick handler */
void HAL_IncTick(void) {
	uint8_t i;

	/* Increase system time */
	TM_Time++;
 8004330:	4a18      	ldr	r2, [pc, #96]	; (8004394 <HAL_IncTick+0x64>)
void HAL_IncTick(void) {
 8004332:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	TM_Time++;
 8004334:	6813      	ldr	r3, [r2, #0]
 8004336:	3301      	adds	r3, #1
 8004338:	6013      	str	r3, [r2, #0]

	/* Decrease other system time */
	if (TM_Time2) {
 800433a:	4b17      	ldr	r3, [pc, #92]	; (8004398 <HAL_IncTick+0x68>)
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	b112      	cbz	r2, 8004346 <HAL_IncTick+0x16>
		TM_Time2--;
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	3a01      	subs	r2, #1
 8004344:	601a      	str	r2, [r3, #0]
	}

	/* Check for timers */
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
 8004346:	4e15      	ldr	r6, [pc, #84]	; (800439c <HAL_IncTick+0x6c>)
void HAL_IncTick(void) {
 8004348:	2500      	movs	r5, #0
 800434a:	4637      	mov	r7, r6
	for (i = 0; i < CustomTimers.Count; i++) {
 800434c:	7833      	ldrb	r3, [r6, #0]
 800434e:	b2ec      	uxtb	r4, r5
 8004350:	42a3      	cmp	r3, r4
 8004352:	d802      	bhi.n	800435a <HAL_IncTick+0x2a>
			}
		}
	}

	/* Call 1ms interrupt handler function */
	TM_DELAY_1msHandler();
 8004354:	f7ff ffea 	bl	800432c <TM_DELAY_1msHandler>
 8004358:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			CustomTimers.Timers[i] &&             /*!< Pointer exists */
 800435a:	00a4      	lsls	r4, r4, #2
 800435c:	1933      	adds	r3, r6, r4
 800435e:	6858      	ldr	r0, [r3, #4]
		if (
 8004360:	b1b0      	cbz	r0, 8004390 <HAL_IncTick+0x60>
			CustomTimers.Timers[i] &&             /*!< Pointer exists */
 8004362:	7803      	ldrb	r3, [r0, #0]
 8004364:	079b      	lsls	r3, r3, #30
 8004366:	d513      	bpl.n	8004390 <HAL_IncTick+0x60>
			if (CustomTimers.Timers[i]->CNT) {
 8004368:	6883      	ldr	r3, [r0, #8]
 800436a:	b10b      	cbz	r3, 8004370 <HAL_IncTick+0x40>
				CustomTimers.Timers[i]->CNT--;
 800436c:	3b01      	subs	r3, #1
 800436e:	6083      	str	r3, [r0, #8]
			if (CustomTimers.Timers[i]->CNT == 0) {
 8004370:	6883      	ldr	r3, [r0, #8]
 8004372:	b96b      	cbnz	r3, 8004390 <HAL_IncTick+0x60>
				CustomTimers.Timers[i]->CNT = CustomTimers.Timers[i]->ARR;
 8004374:	443c      	add	r4, r7
				CustomTimers.Timers[i]->Callback(CustomTimers.Timers[i], CustomTimers.Timers[i]->UserParameters);
 8004376:	68c3      	ldr	r3, [r0, #12]
 8004378:	6901      	ldr	r1, [r0, #16]
 800437a:	4798      	blx	r3
				CustomTimers.Timers[i]->CNT = CustomTimers.Timers[i]->ARR;
 800437c:	6862      	ldr	r2, [r4, #4]
 800437e:	6853      	ldr	r3, [r2, #4]
 8004380:	6093      	str	r3, [r2, #8]
				if (!CustomTimers.Timers[i]->Flags.F.AREN) {
 8004382:	7813      	ldrb	r3, [r2, #0]
 8004384:	f013 0101 	ands.w	r1, r3, #1
					CustomTimers.Timers[i]->Flags.F.CNTEN = 0;
 8004388:	bf04      	itt	eq
 800438a:	f361 0341 	bfieq	r3, r1, #1, #1
 800438e:	7013      	strbeq	r3, [r2, #0]
 8004390:	3501      	adds	r5, #1
 8004392:	e7db      	b.n	800434c <HAL_IncTick+0x1c>
 8004394:	20000218 	.word	0x20000218
 8004398:	2000021c 	.word	0x2000021c
 800439c:	20000200 	.word	0x20000200

080043a0 <HAL_Delay>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043a0:	f3ef 8305 	mrs	r3, IPSR


void HAL_Delay(uint32_t Delay) {
	/* Delay for amount of milliseconds */
	/* Check if we are called from ISR */
	if (__get_IPSR() == 0) {
 80043a4:	b113      	cbz	r3, 80043ac <HAL_Delay+0xc>
		}
	} else {
		/* Called from interrupt mode */
		while (Delay) {
			/* Check if timer reached zero after we last checked COUNTFLAG bit */
			if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
 80043a6:	4b08      	ldr	r3, [pc, #32]	; (80043c8 <HAL_Delay+0x28>)
		while (Delay) {
 80043a8:	b938      	cbnz	r0, 80043ba <HAL_Delay+0x1a>
 80043aa:	4770      	bx	lr
	}
}

uint32_t HAL_GetTick(void) {
	/* Return current time in milliseconds */
	return TM_Time;
 80043ac:	4b07      	ldr	r3, [pc, #28]	; (80043cc <HAL_Delay+0x2c>)
 80043ae:	6819      	ldr	r1, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
		while ((HAL_GetTick() - tickstart) < Delay) {
 80043b2:	1a52      	subs	r2, r2, r1
 80043b4:	4290      	cmp	r0, r2
 80043b6:	d8fb      	bhi.n	80043b0 <HAL_Delay+0x10>
 80043b8:	4770      	bx	lr
			if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	03d2      	lsls	r2, r2, #15
				Delay--;
 80043be:	bf48      	it	mi
 80043c0:	f100 30ff 	addmi.w	r0, r0, #4294967295
 80043c4:	e7f0      	b.n	80043a8 <HAL_Delay+0x8>
 80043c6:	bf00      	nop
 80043c8:	e000e010 	.word	0xe000e010
 80043cc:	20000218 	.word	0x20000218

080043d0 <HAL_GetTick>:
	return TM_Time;
 80043d0:	4b01      	ldr	r3, [pc, #4]	; (80043d8 <HAL_GetTick+0x8>)
 80043d2:	6818      	ldr	r0, [r3, #0]
}
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	20000218 	.word	0x20000218

080043dc <TM_GPIO_INT_EnableClock>:
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx) {
	/* Set bit according to the 1 << portsourcenumber */
#if defined(STM32F0xx)
	RCC->AHBENR |= (1 << (TM_GPIO_GetPortSource(GPIOx) + 17));
#else
	RCC->AHB1ENR |= (1 << TM_GPIO_GetPortSource(GPIOx));
 80043dc:	4a06      	ldr	r2, [pc, #24]	; (80043f8 <TM_GPIO_INT_EnableClock+0x1c>)
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 80043de:	f100 403f 	add.w	r0, r0, #3204448256	; 0xbf000000
 80043e2:	f500 007e 	add.w	r0, r0, #16646144	; 0xfe0000
	RCC->AHB1ENR |= (1 << TM_GPIO_GetPortSource(GPIOx));
 80043e6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80043e8:	f3c0 238f 	ubfx	r3, r0, #10, #16
 80043ec:	2001      	movs	r0, #1
 80043ee:	4098      	lsls	r0, r3
 80043f0:	4308      	orrs	r0, r1
 80043f2:	6310      	str	r0, [r2, #48]	; 0x30
 80043f4:	4770      	bx	lr
 80043f6:	bf00      	nop
 80043f8:	40023800 	.word	0x40023800

080043fc <TM_GPIO_INT_Init>:
#else
	RCC->AHB1ENR &= ~(1 << TM_GPIO_GetPortSource(GPIOx));
#endif
}

void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 80043fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004400:	b085      	sub	sp, #20
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 8004402:	f100 453f 	add.w	r5, r0, #3204448256	; 0xbf000000
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8004406:	f89d 4038 	ldrb.w	r4, [sp, #56]	; 0x38
 800440a:	9402      	str	r4, [sp, #8]
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 800440c:	f505 057e 	add.w	r5, r5, #16646144	; 0xfe0000
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8004410:	f89d 403c 	ldrb.w	r4, [sp, #60]	; 0x3c
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
			continue;
		}

		/* Pin is used */
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8004414:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 80044bc <TM_GPIO_INT_Init+0xc0>
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8004418:	9403      	str	r4, [sp, #12]

		/* Set GPIO MODE register */
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));

		/* Set only if output or alternate functions */
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {
 800441a:	f102 3cff 	add.w	ip, r2, #4294967295
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 800441e:	9301      	str	r3, [sp, #4]
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 8004420:	2400      	movs	r4, #0
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8004422:	f3c5 2587 	ubfx	r5, r5, #10, #8
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 8004426:	f04f 0a03 	mov.w	sl, #3
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {
 800442a:	fa5f fc8c 	uxtb.w	ip, ip
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 800442e:	fa41 f604 	asr.w	r6, r1, r4
 8004432:	07f3      	lsls	r3, r6, #31
 8004434:	d53b      	bpl.n	80044ae <TM_GPIO_INT_Init+0xb2>
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8004436:	2301      	movs	r3, #1
 8004438:	f838 6015 	ldrh.w	r6, [r8, r5, lsl #1]
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 800443c:	f8d0 e00c 	ldr.w	lr, [r0, #12]
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8004440:	fa03 f904 	lsl.w	r9, r3, r4
 8004444:	ea49 0606 	orr.w	r6, r9, r6
 8004448:	f828 6015 	strh.w	r6, [r8, r5, lsl #1]
 800444c:	fa04 f603 	lsl.w	r6, r4, r3
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 8004450:	fa0a f706 	lsl.w	r7, sl, r6
 8004454:	9b02      	ldr	r3, [sp, #8]
 8004456:	43ff      	mvns	r7, r7
 8004458:	fa03 fb06 	lsl.w	fp, r3, r6
 800445c:	ea07 0e0e 	and.w	lr, r7, lr
 8004460:	ea4e 0e0b 	orr.w	lr, lr, fp
 8004464:	f8c0 e00c 	str.w	lr, [r0, #12]
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 8004468:	f8d0 e000 	ldr.w	lr, [r0]
 800446c:	fa02 fb06 	lsl.w	fp, r2, r6
 8004470:	ea0e 0e07 	and.w	lr, lr, r7
 8004474:	ea4e 0e0b 	orr.w	lr, lr, fp
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {
 8004478:	f1bc 0f01 	cmp.w	ip, #1
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 800447c:	f8c0 e000 	str.w	lr, [r0]
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {
 8004480:	d815      	bhi.n	80044ae <TM_GPIO_INT_Init+0xb2>
			/* Set GPIO OTYPE register */
			GPIOx->OTYPER = (GPIOx->OTYPER & ~(uint16_t)(0x01 << pinpos)) | ((uint16_t)(GPIO_OType << pinpos));
 8004482:	f8d0 e004 	ldr.w	lr, [r0, #4]
 8004486:	9b01      	ldr	r3, [sp, #4]
 8004488:	ea2e 0909 	bic.w	r9, lr, r9
 800448c:	fa03 fe04 	lsl.w	lr, r3, r4
 8004490:	fa1f fe8e 	uxth.w	lr, lr
 8004494:	ea49 090e 	orr.w	r9, r9, lr
 8004498:	f8c0 9004 	str.w	r9, [r0, #4]

			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
 800449c:	f8d0 e008 	ldr.w	lr, [r0, #8]
 80044a0:	9b03      	ldr	r3, [sp, #12]
 80044a2:	ea07 070e 	and.w	r7, r7, lr
 80044a6:	fa03 f606 	lsl.w	r6, r3, r6
 80044aa:	4337      	orrs	r7, r6
 80044ac:	6087      	str	r7, [r0, #8]
 80044ae:	3401      	adds	r4, #1
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 80044b0:	2c10      	cmp	r4, #16
 80044b2:	d1bc      	bne.n	800442e <TM_GPIO_INT_Init+0x32>
		}
	}
}
 80044b4:	b005      	add	sp, #20
 80044b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044ba:	bf00      	nop
 80044bc:	20000220 	.word	0x20000220

080044c0 <TM_GPIO_Init>:
void TM_GPIO_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 80044c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044c4:	4605      	mov	r5, r0
 80044c6:	4616      	mov	r6, r2
 80044c8:	461f      	mov	r7, r3
 80044ca:	f89d 8020 	ldrb.w	r8, [sp, #32]
 80044ce:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
	if (GPIO_Pin == 0x00) {
 80044d2:	460c      	mov	r4, r1
 80044d4:	b169      	cbz	r1, 80044f2 <TM_GPIO_Init+0x32>
	TM_GPIO_INT_EnableClock(GPIOx);
 80044d6:	f7ff ff81 	bl	80043dc <TM_GPIO_INT_EnableClock>
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 80044da:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80044de:	f8cd 8020 	str.w	r8, [sp, #32]
 80044e2:	463b      	mov	r3, r7
 80044e4:	4632      	mov	r2, r6
 80044e6:	4621      	mov	r1, r4
 80044e8:	4628      	mov	r0, r5
}
 80044ea:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 80044ee:	f7ff bf85 	b.w	80043fc <TM_GPIO_INT_Init>
 80044f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080044f6 <uart_queue_increase_point_value>:

/* Static Functions */

__STATIC_INLINE void uart_queue_increase_point_value(uint32_t * data_p)
{
    (* data_p) ++;
 80044f6:	6803      	ldr	r3, [r0, #0]
 80044f8:	3301      	adds	r3, #1
    if(UART_QUEUE_BUFFER_SIZE == (* data_p))
 80044fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    {
        (* data_p) = 0;
 80044fe:	bf08      	it	eq
 8004500:	2300      	moveq	r3, #0
 8004502:	6003      	str	r3, [r0, #0]
 8004504:	4770      	bx	lr
	...

08004508 <UartQueue_Serial_EnQueue>:
    return CRZ_FALSE;
}

void UartQueue_Serial_EnQueue(uint16_t data)
{
    uart_queue_serial_buffer[uart_queue_serial_point_head] = data;
 8004508:	4b03      	ldr	r3, [pc, #12]	; (8004518 <UartQueue_Serial_EnQueue+0x10>)
 800450a:	4a04      	ldr	r2, [pc, #16]	; (800451c <UartQueue_Serial_EnQueue+0x14>)
 800450c:	6819      	ldr	r1, [r3, #0]
 800450e:	f822 0011 	strh.w	r0, [r2, r1, lsl #1]
    uart_queue_increase_point_value(&uart_queue_serial_point_head);
 8004512:	4618      	mov	r0, r3
 8004514:	f7ff bfef 	b.w	80044f6 <uart_queue_increase_point_value>
 8004518:	20000244 	.word	0x20000244
 800451c:	200011bc 	.word	0x200011bc

08004520 <Uart_6_Queue_Comm_Is_Empty>:
    uart_6_queue_comm_point_head = uart_6_queue_comm_point_tail = 0;
}

CRZ_bool Uart_6_Queue_Comm_Is_Empty(void)
{
    if(uart_6_queue_comm_point_head == uart_6_queue_comm_point_tail)
 8004520:	4b03      	ldr	r3, [pc, #12]	; (8004530 <Uart_6_Queue_Comm_Is_Empty+0x10>)
 8004522:	6818      	ldr	r0, [r3, #0]
 8004524:	4b03      	ldr	r3, [pc, #12]	; (8004534 <Uart_6_Queue_Comm_Is_Empty+0x14>)
 8004526:	681b      	ldr	r3, [r3, #0]
    {
        return CRZ_TRUE;
    }
    return CRZ_FALSE;
}
 8004528:	1ac3      	subs	r3, r0, r3
 800452a:	4258      	negs	r0, r3
 800452c:	4158      	adcs	r0, r3
 800452e:	4770      	bx	lr
 8004530:	2000023c 	.word	0x2000023c
 8004534:	20000240 	.word	0x20000240

08004538 <Uart_6_Queue_Comm_EnQueue>:

void Uart_6_Queue_Comm_EnQueue(uint16_t data)
{
    uart_6_queue_comm_buffer[uart_6_queue_comm_point_head] = data;
 8004538:	4b03      	ldr	r3, [pc, #12]	; (8004548 <Uart_6_Queue_Comm_EnQueue+0x10>)
 800453a:	4a04      	ldr	r2, [pc, #16]	; (800454c <Uart_6_Queue_Comm_EnQueue+0x14>)
 800453c:	6819      	ldr	r1, [r3, #0]
 800453e:	f822 0011 	strh.w	r0, [r2, r1, lsl #1]
    uart_queue_increase_point_value(&uart_6_queue_comm_point_head);
 8004542:	4618      	mov	r0, r3
 8004544:	f7ff bfd7 	b.w	80044f6 <uart_queue_increase_point_value>
 8004548:	2000023c 	.word	0x2000023c
 800454c:	200009ec 	.word	0x200009ec

08004550 <Uart_6_Queue_Comm_DeQueue>:
}

uint16_t Uart_6_Queue_Comm_DeQueue(void)
{
    uint16_t retVal = uart_6_queue_comm_buffer[uart_6_queue_comm_point_tail];
 8004550:	4804      	ldr	r0, [pc, #16]	; (8004564 <Uart_6_Queue_Comm_DeQueue+0x14>)
{
 8004552:	b508      	push	{r3, lr}
    uint16_t retVal = uart_6_queue_comm_buffer[uart_6_queue_comm_point_tail];
 8004554:	6802      	ldr	r2, [r0, #0]
 8004556:	4b04      	ldr	r3, [pc, #16]	; (8004568 <Uart_6_Queue_Comm_DeQueue+0x18>)
 8004558:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    uart_queue_increase_point_value(&uart_6_queue_comm_point_tail);
 800455c:	f7ff ffcb 	bl	80044f6 <uart_queue_increase_point_value>
    return retVal;
}
 8004560:	4610      	mov	r0, r2
 8004562:	bd08      	pop	{r3, pc}
 8004564:	20000240 	.word	0x20000240
 8004568:	200009ec 	.word	0x200009ec

0800456c <UART6_Test>:
int index1=0;
int split_index=0;
int char_flag=0;

void UART6_Test(void)
{
 800456c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

		//printf("%c",rx_Test);
#endif
#if 1
		char cha = Uart_6_Queue_Comm_DeQueue();
		if(char_flag){
 8004570:	4f24      	ldr	r7, [pc, #144]	; (8004604 <UART6_Test+0x98>)
		HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8, GPIO_PIN_SET);
 8004572:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8004618 <UART6_Test+0xac>
	while(CRZ_FALSE == Uart_6_Queue_Comm_Is_Empty())
 8004576:	f7ff ffd3 	bl	8004520 <Uart_6_Queue_Comm_Is_Empty>
 800457a:	4606      	mov	r6, r0
 800457c:	b108      	cbz	r0, 8004582 <UART6_Test+0x16>
		//sprintf(tx_test, "Test chars %d\r\n", count);
//		HAL_UART_Transmit(&huart6, (uint8_t *)tx_test, strlen(tx_test), 0xFFFF);
//		HAL_UART_Transmit(&huart6, (uint8_t *)"\n\r", strlen("\n\r"), 0xFFFF);
//	}

}
 800457e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8, GPIO_PIN_SET);
 8004582:	2201      	movs	r2, #1
 8004584:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004588:	4640      	mov	r0, r8
 800458a:	f7fd f82f 	bl	80015ec <HAL_GPIO_WritePin>
		char cha = Uart_6_Queue_Comm_DeQueue();
 800458e:	f7ff ffdf 	bl	8004550 <Uart_6_Queue_Comm_DeQueue>
		if(char_flag){
 8004592:	683b      	ldr	r3, [r7, #0]
		char cha = Uart_6_Queue_Comm_DeQueue();
 8004594:	fa5f f980 	uxtb.w	r9, r0
		if(char_flag){
 8004598:	b373      	cbz	r3, 80045f8 <UART6_Test+0x8c>
			rx_Test[index1++] = cha;
 800459a:	4c1b      	ldr	r4, [pc, #108]	; (8004608 <UART6_Test+0x9c>)
 800459c:	4d1b      	ldr	r5, [pc, #108]	; (800460c <UART6_Test+0xa0>)
 800459e:	6823      	ldr	r3, [r4, #0]
			if(rx_Test[index1 - 1] == ',')
 80045a0:	f1b9 0f2c 	cmp.w	r9, #44	; 0x2c
			rx_Test[index1++] = cha;
 80045a4:	f103 0201 	add.w	r2, r3, #1
 80045a8:	6022      	str	r2, [r4, #0]
 80045aa:	f805 9003 	strb.w	r9, [r5, r3]
 80045ae:	4628      	mov	r0, r5
			if(rx_Test[index1 - 1] == ',')
 80045b0:	d10c      	bne.n	80045cc <UART6_Test+0x60>
				rx_Test[index1 - 1] = '\0';
 80045b2:	54ee      	strb	r6, [r5, r3]
				band_info[split_index++] = atoi(rx_Test);
 80045b4:	4b16      	ldr	r3, [pc, #88]	; (8004610 <UART6_Test+0xa4>)
 80045b6:	f8d3 a000 	ldr.w	sl, [r3]
 80045ba:	f10a 0201 	add.w	r2, sl, #1
 80045be:	601a      	str	r2, [r3, #0]
 80045c0:	f000 f901 	bl	80047c6 <atoi>
 80045c4:	4b13      	ldr	r3, [pc, #76]	; (8004614 <UART6_Test+0xa8>)
				index1 = 0;
 80045c6:	6026      	str	r6, [r4, #0]
				band_info[split_index++] = atoi(rx_Test);
 80045c8:	f843 002a 	str.w	r0, [r3, sl, lsl #2]
			if(rx_Test[index1 - 1] == '\n')
 80045cc:	6823      	ldr	r3, [r4, #0]
 80045ce:	3b01      	subs	r3, #1
 80045d0:	5cea      	ldrb	r2, [r5, r3]
 80045d2:	2a0a      	cmp	r2, #10
 80045d4:	d110      	bne.n	80045f8 <UART6_Test+0x8c>
				rx_Test[index1 -1] = '\0';
 80045d6:	2600      	movs	r6, #0
 80045d8:	54ee      	strb	r6, [r5, r3]
				band_info[split_index++] = atoi(rx_Test);
 80045da:	4d0d      	ldr	r5, [pc, #52]	; (8004610 <UART6_Test+0xa4>)
 80045dc:	480b      	ldr	r0, [pc, #44]	; (800460c <UART6_Test+0xa0>)
 80045de:	f8d5 a000 	ldr.w	sl, [r5]
 80045e2:	f10a 0301 	add.w	r3, sl, #1
 80045e6:	602b      	str	r3, [r5, #0]
 80045e8:	f000 f8ed 	bl	80047c6 <atoi>
 80045ec:	4b09      	ldr	r3, [pc, #36]	; (8004614 <UART6_Test+0xa8>)
				split_index = 0;
 80045ee:	602e      	str	r6, [r5, #0]
				band_info[split_index++] = atoi(rx_Test);
 80045f0:	f843 002a 	str.w	r0, [r3, sl, lsl #2]
				index1 = 0;
 80045f4:	6026      	str	r6, [r4, #0]
				char_flag = 0;
 80045f6:	603e      	str	r6, [r7, #0]
		if(cha == '[')
 80045f8:	f1b9 0f5b 	cmp.w	r9, #91	; 0x5b
 80045fc:	d1bb      	bne.n	8004576 <UART6_Test+0xa>
			char_flag = 1;
 80045fe:	2301      	movs	r3, #1
 8004600:	603b      	str	r3, [r7, #0]
 8004602:	e7b6      	b.n	8004572 <UART6_Test+0x6>
 8004604:	20000248 	.word	0x20000248
 8004608:	2000024c 	.word	0x2000024c
 800460c:	200019f0 	.word	0x200019f0
 8004610:	20000250 	.word	0x20000250
 8004614:	20000300 	.word	0x20000300
 8004618:	40021400 	.word	0x40021400

0800461c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart6;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800461c:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 800461e:	480b      	ldr	r0, [pc, #44]	; (800464c <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 8004620:	4b0b      	ldr	r3, [pc, #44]	; (8004650 <MX_USART1_UART_Init+0x34>)
 8004622:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8004626:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 800462a:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800462c:	2300      	movs	r3, #0
 800462e:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004630:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004632:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004634:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004636:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004638:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800463a:	f7fe fda9 	bl	8003190 <HAL_UART_Init>
 800463e:	b118      	cbz	r0, 8004648 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8004640:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004644:	f7ff bbf4 	b.w	8003e30 <Error_Handler>
 8004648:	bd08      	pop	{r3, pc}
 800464a:	bf00      	nop
 800464c:	20001b20 	.word	0x20001b20
 8004650:	40011000 	.word	0x40011000

08004654 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8004654:	b508      	push	{r3, lr}

  huart6.Instance = USART6;
 8004656:	480b      	ldr	r0, [pc, #44]	; (8004684 <MX_USART6_UART_Init+0x30>)
  huart6.Init.BaudRate = 115200;
 8004658:	4b0b      	ldr	r3, [pc, #44]	; (8004688 <MX_USART6_UART_Init+0x34>)
 800465a:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 800465e:	e880 4008 	stmia.w	r0, {r3, lr}
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
  huart6.Init.StopBits = UART_STOPBITS_1;
  huart6.Init.Parity = UART_PARITY_NONE;
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004662:	220c      	movs	r2, #12
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004664:	2300      	movs	r3, #0
 8004666:	6083      	str	r3, [r0, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004668:	60c3      	str	r3, [r0, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800466a:	6103      	str	r3, [r0, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800466c:	6142      	str	r2, [r0, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800466e:	6183      	str	r3, [r0, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004670:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8004672:	f7fe fd8d 	bl	8003190 <HAL_UART_Init>
 8004676:	b118      	cbz	r0, 8004680 <MX_USART6_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8004678:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800467c:	f7ff bbd8 	b.w	8003e30 <Error_Handler>
 8004680:	bd08      	pop	{r3, pc}
 8004682:	bf00      	nop
 8004684:	20001b60 	.word	0x20001b60
 8004688:	40011400 	.word	0x40011400

0800468c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800468c:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800468e:	2214      	movs	r2, #20
{
 8004690:	b08a      	sub	sp, #40	; 0x28
 8004692:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004694:	2100      	movs	r1, #0
 8004696:	eb0d 0002 	add.w	r0, sp, r2
 800469a:	f000 f8cb 	bl	8004834 <memset>
  if(uartHandle->Instance==USART1)
 800469e:	6823      	ldr	r3, [r4, #0]
 80046a0:	4a2f      	ldr	r2, [pc, #188]	; (8004760 <HAL_UART_MspInit+0xd4>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d12e      	bne.n	8004704 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80046a6:	4b2f      	ldr	r3, [pc, #188]	; (8004764 <HAL_UART_MspInit+0xd8>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046a8:	482f      	ldr	r0, [pc, #188]	; (8004768 <HAL_UART_MspInit+0xdc>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80046aa:	2400      	movs	r4, #0
 80046ac:	9401      	str	r4, [sp, #4]
 80046ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046b0:	f042 0210 	orr.w	r2, r2, #16
 80046b4:	645a      	str	r2, [r3, #68]	; 0x44
 80046b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046b8:	f002 0210 	and.w	r2, r2, #16
 80046bc:	9201      	str	r2, [sp, #4]
 80046be:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046c0:	9402      	str	r4, [sp, #8]
 80046c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046c4:	f042 0201 	orr.w	r2, r2, #1
 80046c8:	631a      	str	r2, [r3, #48]	; 0x30
 80046ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046cc:	f003 0301 	and.w	r3, r3, #1
 80046d0:	9302      	str	r3, [sp, #8]
 80046d2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80046d4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80046d8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046da:	2302      	movs	r3, #2
 80046dc:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80046de:	2301      	movs	r3, #1
 80046e0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046e2:	2303      	movs	r3, #3
 80046e4:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046e6:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80046e8:	2307      	movs	r3, #7
 80046ea:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046ec:	f7fc fe9e 	bl	800142c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80046f0:	2025      	movs	r0, #37	; 0x25
 80046f2:	4622      	mov	r2, r4
 80046f4:	4621      	mov	r1, r4
 80046f6:	f7fc fe2b 	bl	8001350 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80046fa:	2025      	movs	r0, #37	; 0x25
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80046fc:	f7fc fe5c 	bl	80013b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8004700:	b00a      	add	sp, #40	; 0x28
 8004702:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART6)
 8004704:	4a19      	ldr	r2, [pc, #100]	; (800476c <HAL_UART_MspInit+0xe0>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d1fa      	bne.n	8004700 <HAL_UART_MspInit+0x74>
    __HAL_RCC_USART6_CLK_ENABLE();
 800470a:	4b16      	ldr	r3, [pc, #88]	; (8004764 <HAL_UART_MspInit+0xd8>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800470c:	4818      	ldr	r0, [pc, #96]	; (8004770 <HAL_UART_MspInit+0xe4>)
    __HAL_RCC_USART6_CLK_ENABLE();
 800470e:	2400      	movs	r4, #0
 8004710:	9403      	str	r4, [sp, #12]
 8004712:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004714:	f042 0220 	orr.w	r2, r2, #32
 8004718:	645a      	str	r2, [r3, #68]	; 0x44
 800471a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800471c:	f002 0220 	and.w	r2, r2, #32
 8004720:	9203      	str	r2, [sp, #12]
 8004722:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004724:	9404      	str	r4, [sp, #16]
 8004726:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004728:	f042 0204 	orr.w	r2, r2, #4
 800472c:	631a      	str	r2, [r3, #48]	; 0x30
 800472e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004730:	f003 0304 	and.w	r3, r3, #4
 8004734:	9304      	str	r3, [sp, #16]
 8004736:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004738:	23c0      	movs	r3, #192	; 0xc0
 800473a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800473c:	2302      	movs	r3, #2
 800473e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004740:	2301      	movs	r3, #1
 8004742:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004744:	2303      	movs	r3, #3
 8004746:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004748:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800474a:	2308      	movs	r3, #8
 800474c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800474e:	f7fc fe6d 	bl	800142c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8004752:	2047      	movs	r0, #71	; 0x47
 8004754:	4622      	mov	r2, r4
 8004756:	4621      	mov	r1, r4
 8004758:	f7fc fdfa 	bl	8001350 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800475c:	2047      	movs	r0, #71	; 0x47
 800475e:	e7cd      	b.n	80046fc <HAL_UART_MspInit+0x70>
 8004760:	40011000 	.word	0x40011000
 8004764:	40023800 	.word	0x40023800
 8004768:	40020000 	.word	0x40020000
 800476c:	40011400 	.word	0x40011400
 8004770:	40020800 	.word	0x40020800

08004774 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004774:	f8df d034 	ldr.w	sp, [pc, #52]	; 80047ac <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004778:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800477a:	e003      	b.n	8004784 <LoopCopyDataInit>

0800477c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800477c:	4b0c      	ldr	r3, [pc, #48]	; (80047b0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800477e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004780:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004782:	3104      	adds	r1, #4

08004784 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004784:	480b      	ldr	r0, [pc, #44]	; (80047b4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004786:	4b0c      	ldr	r3, [pc, #48]	; (80047b8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004788:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800478a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800478c:	d3f6      	bcc.n	800477c <CopyDataInit>
  ldr  r2, =_sbss
 800478e:	4a0b      	ldr	r2, [pc, #44]	; (80047bc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004790:	e002      	b.n	8004798 <LoopFillZerobss>

08004792 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004792:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004794:	f842 3b04 	str.w	r3, [r2], #4

08004798 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004798:	4b09      	ldr	r3, [pc, #36]	; (80047c0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800479a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800479c:	d3f9      	bcc.n	8004792 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800479e:	f7ff fc2b 	bl	8003ff8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80047a2:	f000 f81b 	bl	80047dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80047a6:	f7ff f9b5 	bl	8003b14 <main>
  bx  lr    
 80047aa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80047ac:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80047b0:	08006ec0 	.word	0x08006ec0
  ldr  r0, =_sdata
 80047b4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80047b8:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 80047bc:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 80047c0:	20001ba4 	.word	0x20001ba4

080047c4 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80047c4:	e7fe      	b.n	80047c4 <CAN1_RX0_IRQHandler>

080047c6 <atoi>:
 80047c6:	220a      	movs	r2, #10
 80047c8:	2100      	movs	r1, #0
 80047ca:	f000 bd27 	b.w	800521c <strtol>
	...

080047d0 <__errno>:
 80047d0:	4b01      	ldr	r3, [pc, #4]	; (80047d8 <__errno+0x8>)
 80047d2:	6818      	ldr	r0, [r3, #0]
 80047d4:	4770      	bx	lr
 80047d6:	bf00      	nop
 80047d8:	2000000c 	.word	0x2000000c

080047dc <__libc_init_array>:
 80047dc:	b570      	push	{r4, r5, r6, lr}
 80047de:	4e0d      	ldr	r6, [pc, #52]	; (8004814 <__libc_init_array+0x38>)
 80047e0:	4c0d      	ldr	r4, [pc, #52]	; (8004818 <__libc_init_array+0x3c>)
 80047e2:	1ba4      	subs	r4, r4, r6
 80047e4:	10a4      	asrs	r4, r4, #2
 80047e6:	2500      	movs	r5, #0
 80047e8:	42a5      	cmp	r5, r4
 80047ea:	d109      	bne.n	8004800 <__libc_init_array+0x24>
 80047ec:	4e0b      	ldr	r6, [pc, #44]	; (800481c <__libc_init_array+0x40>)
 80047ee:	4c0c      	ldr	r4, [pc, #48]	; (8004820 <__libc_init_array+0x44>)
 80047f0:	f002 f9ec 	bl	8006bcc <_init>
 80047f4:	1ba4      	subs	r4, r4, r6
 80047f6:	10a4      	asrs	r4, r4, #2
 80047f8:	2500      	movs	r5, #0
 80047fa:	42a5      	cmp	r5, r4
 80047fc:	d105      	bne.n	800480a <__libc_init_array+0x2e>
 80047fe:	bd70      	pop	{r4, r5, r6, pc}
 8004800:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004804:	4798      	blx	r3
 8004806:	3501      	adds	r5, #1
 8004808:	e7ee      	b.n	80047e8 <__libc_init_array+0xc>
 800480a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800480e:	4798      	blx	r3
 8004810:	3501      	adds	r5, #1
 8004812:	e7f2      	b.n	80047fa <__libc_init_array+0x1e>
 8004814:	08006eb8 	.word	0x08006eb8
 8004818:	08006eb8 	.word	0x08006eb8
 800481c:	08006eb8 	.word	0x08006eb8
 8004820:	08006ebc 	.word	0x08006ebc

08004824 <malloc>:
 8004824:	4b02      	ldr	r3, [pc, #8]	; (8004830 <malloc+0xc>)
 8004826:	4601      	mov	r1, r0
 8004828:	6818      	ldr	r0, [r3, #0]
 800482a:	f000 b859 	b.w	80048e0 <_malloc_r>
 800482e:	bf00      	nop
 8004830:	2000000c 	.word	0x2000000c

08004834 <memset>:
 8004834:	4402      	add	r2, r0
 8004836:	4603      	mov	r3, r0
 8004838:	4293      	cmp	r3, r2
 800483a:	d100      	bne.n	800483e <memset+0xa>
 800483c:	4770      	bx	lr
 800483e:	f803 1b01 	strb.w	r1, [r3], #1
 8004842:	e7f9      	b.n	8004838 <memset+0x4>

08004844 <_free_r>:
 8004844:	b538      	push	{r3, r4, r5, lr}
 8004846:	4605      	mov	r5, r0
 8004848:	2900      	cmp	r1, #0
 800484a:	d045      	beq.n	80048d8 <_free_r+0x94>
 800484c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004850:	1f0c      	subs	r4, r1, #4
 8004852:	2b00      	cmp	r3, #0
 8004854:	bfb8      	it	lt
 8004856:	18e4      	addlt	r4, r4, r3
 8004858:	f001 fe1f 	bl	800649a <__malloc_lock>
 800485c:	4a1f      	ldr	r2, [pc, #124]	; (80048dc <_free_r+0x98>)
 800485e:	6813      	ldr	r3, [r2, #0]
 8004860:	4610      	mov	r0, r2
 8004862:	b933      	cbnz	r3, 8004872 <_free_r+0x2e>
 8004864:	6063      	str	r3, [r4, #4]
 8004866:	6014      	str	r4, [r2, #0]
 8004868:	4628      	mov	r0, r5
 800486a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800486e:	f001 be15 	b.w	800649c <__malloc_unlock>
 8004872:	42a3      	cmp	r3, r4
 8004874:	d90c      	bls.n	8004890 <_free_r+0x4c>
 8004876:	6821      	ldr	r1, [r4, #0]
 8004878:	1862      	adds	r2, r4, r1
 800487a:	4293      	cmp	r3, r2
 800487c:	bf04      	itt	eq
 800487e:	681a      	ldreq	r2, [r3, #0]
 8004880:	685b      	ldreq	r3, [r3, #4]
 8004882:	6063      	str	r3, [r4, #4]
 8004884:	bf04      	itt	eq
 8004886:	1852      	addeq	r2, r2, r1
 8004888:	6022      	streq	r2, [r4, #0]
 800488a:	6004      	str	r4, [r0, #0]
 800488c:	e7ec      	b.n	8004868 <_free_r+0x24>
 800488e:	4613      	mov	r3, r2
 8004890:	685a      	ldr	r2, [r3, #4]
 8004892:	b10a      	cbz	r2, 8004898 <_free_r+0x54>
 8004894:	42a2      	cmp	r2, r4
 8004896:	d9fa      	bls.n	800488e <_free_r+0x4a>
 8004898:	6819      	ldr	r1, [r3, #0]
 800489a:	1858      	adds	r0, r3, r1
 800489c:	42a0      	cmp	r0, r4
 800489e:	d10b      	bne.n	80048b8 <_free_r+0x74>
 80048a0:	6820      	ldr	r0, [r4, #0]
 80048a2:	4401      	add	r1, r0
 80048a4:	1858      	adds	r0, r3, r1
 80048a6:	4282      	cmp	r2, r0
 80048a8:	6019      	str	r1, [r3, #0]
 80048aa:	d1dd      	bne.n	8004868 <_free_r+0x24>
 80048ac:	6810      	ldr	r0, [r2, #0]
 80048ae:	6852      	ldr	r2, [r2, #4]
 80048b0:	605a      	str	r2, [r3, #4]
 80048b2:	4401      	add	r1, r0
 80048b4:	6019      	str	r1, [r3, #0]
 80048b6:	e7d7      	b.n	8004868 <_free_r+0x24>
 80048b8:	d902      	bls.n	80048c0 <_free_r+0x7c>
 80048ba:	230c      	movs	r3, #12
 80048bc:	602b      	str	r3, [r5, #0]
 80048be:	e7d3      	b.n	8004868 <_free_r+0x24>
 80048c0:	6820      	ldr	r0, [r4, #0]
 80048c2:	1821      	adds	r1, r4, r0
 80048c4:	428a      	cmp	r2, r1
 80048c6:	bf04      	itt	eq
 80048c8:	6811      	ldreq	r1, [r2, #0]
 80048ca:	6852      	ldreq	r2, [r2, #4]
 80048cc:	6062      	str	r2, [r4, #4]
 80048ce:	bf04      	itt	eq
 80048d0:	1809      	addeq	r1, r1, r0
 80048d2:	6021      	streq	r1, [r4, #0]
 80048d4:	605c      	str	r4, [r3, #4]
 80048d6:	e7c7      	b.n	8004868 <_free_r+0x24>
 80048d8:	bd38      	pop	{r3, r4, r5, pc}
 80048da:	bf00      	nop
 80048dc:	20000254 	.word	0x20000254

080048e0 <_malloc_r>:
 80048e0:	b570      	push	{r4, r5, r6, lr}
 80048e2:	1ccd      	adds	r5, r1, #3
 80048e4:	f025 0503 	bic.w	r5, r5, #3
 80048e8:	3508      	adds	r5, #8
 80048ea:	2d0c      	cmp	r5, #12
 80048ec:	bf38      	it	cc
 80048ee:	250c      	movcc	r5, #12
 80048f0:	2d00      	cmp	r5, #0
 80048f2:	4606      	mov	r6, r0
 80048f4:	db01      	blt.n	80048fa <_malloc_r+0x1a>
 80048f6:	42a9      	cmp	r1, r5
 80048f8:	d903      	bls.n	8004902 <_malloc_r+0x22>
 80048fa:	230c      	movs	r3, #12
 80048fc:	6033      	str	r3, [r6, #0]
 80048fe:	2000      	movs	r0, #0
 8004900:	bd70      	pop	{r4, r5, r6, pc}
 8004902:	f001 fdca 	bl	800649a <__malloc_lock>
 8004906:	4a23      	ldr	r2, [pc, #140]	; (8004994 <_malloc_r+0xb4>)
 8004908:	6814      	ldr	r4, [r2, #0]
 800490a:	4621      	mov	r1, r4
 800490c:	b991      	cbnz	r1, 8004934 <_malloc_r+0x54>
 800490e:	4c22      	ldr	r4, [pc, #136]	; (8004998 <_malloc_r+0xb8>)
 8004910:	6823      	ldr	r3, [r4, #0]
 8004912:	b91b      	cbnz	r3, 800491c <_malloc_r+0x3c>
 8004914:	4630      	mov	r0, r6
 8004916:	f000 fbf1 	bl	80050fc <_sbrk_r>
 800491a:	6020      	str	r0, [r4, #0]
 800491c:	4629      	mov	r1, r5
 800491e:	4630      	mov	r0, r6
 8004920:	f000 fbec 	bl	80050fc <_sbrk_r>
 8004924:	1c43      	adds	r3, r0, #1
 8004926:	d126      	bne.n	8004976 <_malloc_r+0x96>
 8004928:	230c      	movs	r3, #12
 800492a:	6033      	str	r3, [r6, #0]
 800492c:	4630      	mov	r0, r6
 800492e:	f001 fdb5 	bl	800649c <__malloc_unlock>
 8004932:	e7e4      	b.n	80048fe <_malloc_r+0x1e>
 8004934:	680b      	ldr	r3, [r1, #0]
 8004936:	1b5b      	subs	r3, r3, r5
 8004938:	d41a      	bmi.n	8004970 <_malloc_r+0x90>
 800493a:	2b0b      	cmp	r3, #11
 800493c:	d90f      	bls.n	800495e <_malloc_r+0x7e>
 800493e:	600b      	str	r3, [r1, #0]
 8004940:	50cd      	str	r5, [r1, r3]
 8004942:	18cc      	adds	r4, r1, r3
 8004944:	4630      	mov	r0, r6
 8004946:	f001 fda9 	bl	800649c <__malloc_unlock>
 800494a:	f104 000b 	add.w	r0, r4, #11
 800494e:	1d23      	adds	r3, r4, #4
 8004950:	f020 0007 	bic.w	r0, r0, #7
 8004954:	1ac3      	subs	r3, r0, r3
 8004956:	d01b      	beq.n	8004990 <_malloc_r+0xb0>
 8004958:	425a      	negs	r2, r3
 800495a:	50e2      	str	r2, [r4, r3]
 800495c:	bd70      	pop	{r4, r5, r6, pc}
 800495e:	428c      	cmp	r4, r1
 8004960:	bf0d      	iteet	eq
 8004962:	6863      	ldreq	r3, [r4, #4]
 8004964:	684b      	ldrne	r3, [r1, #4]
 8004966:	6063      	strne	r3, [r4, #4]
 8004968:	6013      	streq	r3, [r2, #0]
 800496a:	bf18      	it	ne
 800496c:	460c      	movne	r4, r1
 800496e:	e7e9      	b.n	8004944 <_malloc_r+0x64>
 8004970:	460c      	mov	r4, r1
 8004972:	6849      	ldr	r1, [r1, #4]
 8004974:	e7ca      	b.n	800490c <_malloc_r+0x2c>
 8004976:	1cc4      	adds	r4, r0, #3
 8004978:	f024 0403 	bic.w	r4, r4, #3
 800497c:	42a0      	cmp	r0, r4
 800497e:	d005      	beq.n	800498c <_malloc_r+0xac>
 8004980:	1a21      	subs	r1, r4, r0
 8004982:	4630      	mov	r0, r6
 8004984:	f000 fbba 	bl	80050fc <_sbrk_r>
 8004988:	3001      	adds	r0, #1
 800498a:	d0cd      	beq.n	8004928 <_malloc_r+0x48>
 800498c:	6025      	str	r5, [r4, #0]
 800498e:	e7d9      	b.n	8004944 <_malloc_r+0x64>
 8004990:	bd70      	pop	{r4, r5, r6, pc}
 8004992:	bf00      	nop
 8004994:	20000254 	.word	0x20000254
 8004998:	20000258 	.word	0x20000258

0800499c <__cvt>:
 800499c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80049a0:	ec55 4b10 	vmov	r4, r5, d0
 80049a4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80049a6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80049aa:	2d00      	cmp	r5, #0
 80049ac:	460e      	mov	r6, r1
 80049ae:	4691      	mov	r9, r2
 80049b0:	4619      	mov	r1, r3
 80049b2:	bfb8      	it	lt
 80049b4:	4622      	movlt	r2, r4
 80049b6:	462b      	mov	r3, r5
 80049b8:	f027 0720 	bic.w	r7, r7, #32
 80049bc:	bfbb      	ittet	lt
 80049be:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80049c2:	461d      	movlt	r5, r3
 80049c4:	2300      	movge	r3, #0
 80049c6:	232d      	movlt	r3, #45	; 0x2d
 80049c8:	bfb8      	it	lt
 80049ca:	4614      	movlt	r4, r2
 80049cc:	2f46      	cmp	r7, #70	; 0x46
 80049ce:	700b      	strb	r3, [r1, #0]
 80049d0:	d004      	beq.n	80049dc <__cvt+0x40>
 80049d2:	2f45      	cmp	r7, #69	; 0x45
 80049d4:	d100      	bne.n	80049d8 <__cvt+0x3c>
 80049d6:	3601      	adds	r6, #1
 80049d8:	2102      	movs	r1, #2
 80049da:	e000      	b.n	80049de <__cvt+0x42>
 80049dc:	2103      	movs	r1, #3
 80049de:	ab03      	add	r3, sp, #12
 80049e0:	9301      	str	r3, [sp, #4]
 80049e2:	ab02      	add	r3, sp, #8
 80049e4:	9300      	str	r3, [sp, #0]
 80049e6:	4632      	mov	r2, r6
 80049e8:	4653      	mov	r3, sl
 80049ea:	ec45 4b10 	vmov	d0, r4, r5
 80049ee:	f000 fd77 	bl	80054e0 <_dtoa_r>
 80049f2:	2f47      	cmp	r7, #71	; 0x47
 80049f4:	4680      	mov	r8, r0
 80049f6:	d102      	bne.n	80049fe <__cvt+0x62>
 80049f8:	f019 0f01 	tst.w	r9, #1
 80049fc:	d026      	beq.n	8004a4c <__cvt+0xb0>
 80049fe:	2f46      	cmp	r7, #70	; 0x46
 8004a00:	eb08 0906 	add.w	r9, r8, r6
 8004a04:	d111      	bne.n	8004a2a <__cvt+0x8e>
 8004a06:	f898 3000 	ldrb.w	r3, [r8]
 8004a0a:	2b30      	cmp	r3, #48	; 0x30
 8004a0c:	d10a      	bne.n	8004a24 <__cvt+0x88>
 8004a0e:	2200      	movs	r2, #0
 8004a10:	2300      	movs	r3, #0
 8004a12:	4620      	mov	r0, r4
 8004a14:	4629      	mov	r1, r5
 8004a16:	f7fb ffff 	bl	8000a18 <__aeabi_dcmpeq>
 8004a1a:	b918      	cbnz	r0, 8004a24 <__cvt+0x88>
 8004a1c:	f1c6 0601 	rsb	r6, r6, #1
 8004a20:	f8ca 6000 	str.w	r6, [sl]
 8004a24:	f8da 3000 	ldr.w	r3, [sl]
 8004a28:	4499      	add	r9, r3
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	4620      	mov	r0, r4
 8004a30:	4629      	mov	r1, r5
 8004a32:	f7fb fff1 	bl	8000a18 <__aeabi_dcmpeq>
 8004a36:	b938      	cbnz	r0, 8004a48 <__cvt+0xac>
 8004a38:	2230      	movs	r2, #48	; 0x30
 8004a3a:	9b03      	ldr	r3, [sp, #12]
 8004a3c:	4599      	cmp	r9, r3
 8004a3e:	d905      	bls.n	8004a4c <__cvt+0xb0>
 8004a40:	1c59      	adds	r1, r3, #1
 8004a42:	9103      	str	r1, [sp, #12]
 8004a44:	701a      	strb	r2, [r3, #0]
 8004a46:	e7f8      	b.n	8004a3a <__cvt+0x9e>
 8004a48:	f8cd 900c 	str.w	r9, [sp, #12]
 8004a4c:	9b03      	ldr	r3, [sp, #12]
 8004a4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004a50:	eba3 0308 	sub.w	r3, r3, r8
 8004a54:	4640      	mov	r0, r8
 8004a56:	6013      	str	r3, [r2, #0]
 8004a58:	b004      	add	sp, #16
 8004a5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004a5e <__exponent>:
 8004a5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a60:	4603      	mov	r3, r0
 8004a62:	2900      	cmp	r1, #0
 8004a64:	bfb8      	it	lt
 8004a66:	4249      	neglt	r1, r1
 8004a68:	f803 2b02 	strb.w	r2, [r3], #2
 8004a6c:	bfb4      	ite	lt
 8004a6e:	222d      	movlt	r2, #45	; 0x2d
 8004a70:	222b      	movge	r2, #43	; 0x2b
 8004a72:	2909      	cmp	r1, #9
 8004a74:	7042      	strb	r2, [r0, #1]
 8004a76:	dd20      	ble.n	8004aba <__exponent+0x5c>
 8004a78:	f10d 0207 	add.w	r2, sp, #7
 8004a7c:	4617      	mov	r7, r2
 8004a7e:	260a      	movs	r6, #10
 8004a80:	fb91 f5f6 	sdiv	r5, r1, r6
 8004a84:	fb06 1115 	mls	r1, r6, r5, r1
 8004a88:	3130      	adds	r1, #48	; 0x30
 8004a8a:	2d09      	cmp	r5, #9
 8004a8c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004a90:	f102 34ff 	add.w	r4, r2, #4294967295
 8004a94:	4629      	mov	r1, r5
 8004a96:	dc09      	bgt.n	8004aac <__exponent+0x4e>
 8004a98:	3130      	adds	r1, #48	; 0x30
 8004a9a:	3a02      	subs	r2, #2
 8004a9c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004aa0:	42ba      	cmp	r2, r7
 8004aa2:	461c      	mov	r4, r3
 8004aa4:	d304      	bcc.n	8004ab0 <__exponent+0x52>
 8004aa6:	1a20      	subs	r0, r4, r0
 8004aa8:	b003      	add	sp, #12
 8004aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004aac:	4622      	mov	r2, r4
 8004aae:	e7e7      	b.n	8004a80 <__exponent+0x22>
 8004ab0:	f812 1b01 	ldrb.w	r1, [r2], #1
 8004ab4:	f803 1b01 	strb.w	r1, [r3], #1
 8004ab8:	e7f2      	b.n	8004aa0 <__exponent+0x42>
 8004aba:	2230      	movs	r2, #48	; 0x30
 8004abc:	461c      	mov	r4, r3
 8004abe:	4411      	add	r1, r2
 8004ac0:	f804 2b02 	strb.w	r2, [r4], #2
 8004ac4:	7059      	strb	r1, [r3, #1]
 8004ac6:	e7ee      	b.n	8004aa6 <__exponent+0x48>

08004ac8 <_printf_float>:
 8004ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004acc:	b08d      	sub	sp, #52	; 0x34
 8004ace:	460c      	mov	r4, r1
 8004ad0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8004ad4:	4616      	mov	r6, r2
 8004ad6:	461f      	mov	r7, r3
 8004ad8:	4605      	mov	r5, r0
 8004ada:	f001 fc4f 	bl	800637c <_localeconv_r>
 8004ade:	6803      	ldr	r3, [r0, #0]
 8004ae0:	9304      	str	r3, [sp, #16]
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f7fb fb70 	bl	80001c8 <strlen>
 8004ae8:	2300      	movs	r3, #0
 8004aea:	930a      	str	r3, [sp, #40]	; 0x28
 8004aec:	f8d8 3000 	ldr.w	r3, [r8]
 8004af0:	9005      	str	r0, [sp, #20]
 8004af2:	3307      	adds	r3, #7
 8004af4:	f023 0307 	bic.w	r3, r3, #7
 8004af8:	f103 0208 	add.w	r2, r3, #8
 8004afc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004b00:	f8d4 b000 	ldr.w	fp, [r4]
 8004b04:	f8c8 2000 	str.w	r2, [r8]
 8004b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b0c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004b10:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004b14:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004b18:	9307      	str	r3, [sp, #28]
 8004b1a:	f8cd 8018 	str.w	r8, [sp, #24]
 8004b1e:	f04f 32ff 	mov.w	r2, #4294967295
 8004b22:	4ba5      	ldr	r3, [pc, #660]	; (8004db8 <_printf_float+0x2f0>)
 8004b24:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b28:	f7fb ffa8 	bl	8000a7c <__aeabi_dcmpun>
 8004b2c:	2800      	cmp	r0, #0
 8004b2e:	f040 81fb 	bne.w	8004f28 <_printf_float+0x460>
 8004b32:	f04f 32ff 	mov.w	r2, #4294967295
 8004b36:	4ba0      	ldr	r3, [pc, #640]	; (8004db8 <_printf_float+0x2f0>)
 8004b38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b3c:	f7fb ff80 	bl	8000a40 <__aeabi_dcmple>
 8004b40:	2800      	cmp	r0, #0
 8004b42:	f040 81f1 	bne.w	8004f28 <_printf_float+0x460>
 8004b46:	2200      	movs	r2, #0
 8004b48:	2300      	movs	r3, #0
 8004b4a:	4640      	mov	r0, r8
 8004b4c:	4649      	mov	r1, r9
 8004b4e:	f7fb ff6d 	bl	8000a2c <__aeabi_dcmplt>
 8004b52:	b110      	cbz	r0, 8004b5a <_printf_float+0x92>
 8004b54:	232d      	movs	r3, #45	; 0x2d
 8004b56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b5a:	4b98      	ldr	r3, [pc, #608]	; (8004dbc <_printf_float+0x2f4>)
 8004b5c:	4a98      	ldr	r2, [pc, #608]	; (8004dc0 <_printf_float+0x2f8>)
 8004b5e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004b62:	bf8c      	ite	hi
 8004b64:	4690      	movhi	r8, r2
 8004b66:	4698      	movls	r8, r3
 8004b68:	2303      	movs	r3, #3
 8004b6a:	f02b 0204 	bic.w	r2, fp, #4
 8004b6e:	6123      	str	r3, [r4, #16]
 8004b70:	6022      	str	r2, [r4, #0]
 8004b72:	f04f 0900 	mov.w	r9, #0
 8004b76:	9700      	str	r7, [sp, #0]
 8004b78:	4633      	mov	r3, r6
 8004b7a:	aa0b      	add	r2, sp, #44	; 0x2c
 8004b7c:	4621      	mov	r1, r4
 8004b7e:	4628      	mov	r0, r5
 8004b80:	f000 f9e2 	bl	8004f48 <_printf_common>
 8004b84:	3001      	adds	r0, #1
 8004b86:	f040 8093 	bne.w	8004cb0 <_printf_float+0x1e8>
 8004b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8004b8e:	b00d      	add	sp, #52	; 0x34
 8004b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b94:	6861      	ldr	r1, [r4, #4]
 8004b96:	1c4b      	adds	r3, r1, #1
 8004b98:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004b9c:	d13f      	bne.n	8004c1e <_printf_float+0x156>
 8004b9e:	2306      	movs	r3, #6
 8004ba0:	6063      	str	r3, [r4, #4]
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	9303      	str	r3, [sp, #12]
 8004ba6:	ab0a      	add	r3, sp, #40	; 0x28
 8004ba8:	9302      	str	r3, [sp, #8]
 8004baa:	ab09      	add	r3, sp, #36	; 0x24
 8004bac:	9300      	str	r3, [sp, #0]
 8004bae:	ec49 8b10 	vmov	d0, r8, r9
 8004bb2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004bb6:	6022      	str	r2, [r4, #0]
 8004bb8:	f8cd a004 	str.w	sl, [sp, #4]
 8004bbc:	6861      	ldr	r1, [r4, #4]
 8004bbe:	4628      	mov	r0, r5
 8004bc0:	f7ff feec 	bl	800499c <__cvt>
 8004bc4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8004bc8:	2b47      	cmp	r3, #71	; 0x47
 8004bca:	4680      	mov	r8, r0
 8004bcc:	d109      	bne.n	8004be2 <_printf_float+0x11a>
 8004bce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bd0:	1cd8      	adds	r0, r3, #3
 8004bd2:	db02      	blt.n	8004bda <_printf_float+0x112>
 8004bd4:	6862      	ldr	r2, [r4, #4]
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	dd57      	ble.n	8004c8a <_printf_float+0x1c2>
 8004bda:	f1aa 0a02 	sub.w	sl, sl, #2
 8004bde:	fa5f fa8a 	uxtb.w	sl, sl
 8004be2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004be6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004be8:	d834      	bhi.n	8004c54 <_printf_float+0x18c>
 8004bea:	3901      	subs	r1, #1
 8004bec:	4652      	mov	r2, sl
 8004bee:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004bf2:	9109      	str	r1, [sp, #36]	; 0x24
 8004bf4:	f7ff ff33 	bl	8004a5e <__exponent>
 8004bf8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004bfa:	1883      	adds	r3, r0, r2
 8004bfc:	2a01      	cmp	r2, #1
 8004bfe:	4681      	mov	r9, r0
 8004c00:	6123      	str	r3, [r4, #16]
 8004c02:	dc02      	bgt.n	8004c0a <_printf_float+0x142>
 8004c04:	6822      	ldr	r2, [r4, #0]
 8004c06:	07d1      	lsls	r1, r2, #31
 8004c08:	d501      	bpl.n	8004c0e <_printf_float+0x146>
 8004c0a:	3301      	adds	r3, #1
 8004c0c:	6123      	str	r3, [r4, #16]
 8004c0e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d0af      	beq.n	8004b76 <_printf_float+0xae>
 8004c16:	232d      	movs	r3, #45	; 0x2d
 8004c18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c1c:	e7ab      	b.n	8004b76 <_printf_float+0xae>
 8004c1e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004c22:	d002      	beq.n	8004c2a <_printf_float+0x162>
 8004c24:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004c28:	d1bb      	bne.n	8004ba2 <_printf_float+0xda>
 8004c2a:	b189      	cbz	r1, 8004c50 <_printf_float+0x188>
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	9303      	str	r3, [sp, #12]
 8004c30:	ab0a      	add	r3, sp, #40	; 0x28
 8004c32:	9302      	str	r3, [sp, #8]
 8004c34:	ab09      	add	r3, sp, #36	; 0x24
 8004c36:	9300      	str	r3, [sp, #0]
 8004c38:	ec49 8b10 	vmov	d0, r8, r9
 8004c3c:	6022      	str	r2, [r4, #0]
 8004c3e:	f8cd a004 	str.w	sl, [sp, #4]
 8004c42:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004c46:	4628      	mov	r0, r5
 8004c48:	f7ff fea8 	bl	800499c <__cvt>
 8004c4c:	4680      	mov	r8, r0
 8004c4e:	e7be      	b.n	8004bce <_printf_float+0x106>
 8004c50:	2301      	movs	r3, #1
 8004c52:	e7a5      	b.n	8004ba0 <_printf_float+0xd8>
 8004c54:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004c58:	d119      	bne.n	8004c8e <_printf_float+0x1c6>
 8004c5a:	2900      	cmp	r1, #0
 8004c5c:	6863      	ldr	r3, [r4, #4]
 8004c5e:	dd0c      	ble.n	8004c7a <_printf_float+0x1b2>
 8004c60:	6121      	str	r1, [r4, #16]
 8004c62:	b913      	cbnz	r3, 8004c6a <_printf_float+0x1a2>
 8004c64:	6822      	ldr	r2, [r4, #0]
 8004c66:	07d2      	lsls	r2, r2, #31
 8004c68:	d502      	bpl.n	8004c70 <_printf_float+0x1a8>
 8004c6a:	3301      	adds	r3, #1
 8004c6c:	440b      	add	r3, r1
 8004c6e:	6123      	str	r3, [r4, #16]
 8004c70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c72:	65a3      	str	r3, [r4, #88]	; 0x58
 8004c74:	f04f 0900 	mov.w	r9, #0
 8004c78:	e7c9      	b.n	8004c0e <_printf_float+0x146>
 8004c7a:	b913      	cbnz	r3, 8004c82 <_printf_float+0x1ba>
 8004c7c:	6822      	ldr	r2, [r4, #0]
 8004c7e:	07d0      	lsls	r0, r2, #31
 8004c80:	d501      	bpl.n	8004c86 <_printf_float+0x1be>
 8004c82:	3302      	adds	r3, #2
 8004c84:	e7f3      	b.n	8004c6e <_printf_float+0x1a6>
 8004c86:	2301      	movs	r3, #1
 8004c88:	e7f1      	b.n	8004c6e <_printf_float+0x1a6>
 8004c8a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004c8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c92:	4293      	cmp	r3, r2
 8004c94:	db05      	blt.n	8004ca2 <_printf_float+0x1da>
 8004c96:	6822      	ldr	r2, [r4, #0]
 8004c98:	6123      	str	r3, [r4, #16]
 8004c9a:	07d1      	lsls	r1, r2, #31
 8004c9c:	d5e8      	bpl.n	8004c70 <_printf_float+0x1a8>
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	e7e5      	b.n	8004c6e <_printf_float+0x1a6>
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	bfd4      	ite	le
 8004ca6:	f1c3 0302 	rsble	r3, r3, #2
 8004caa:	2301      	movgt	r3, #1
 8004cac:	4413      	add	r3, r2
 8004cae:	e7de      	b.n	8004c6e <_printf_float+0x1a6>
 8004cb0:	6823      	ldr	r3, [r4, #0]
 8004cb2:	055a      	lsls	r2, r3, #21
 8004cb4:	d407      	bmi.n	8004cc6 <_printf_float+0x1fe>
 8004cb6:	6923      	ldr	r3, [r4, #16]
 8004cb8:	4642      	mov	r2, r8
 8004cba:	4631      	mov	r1, r6
 8004cbc:	4628      	mov	r0, r5
 8004cbe:	47b8      	blx	r7
 8004cc0:	3001      	adds	r0, #1
 8004cc2:	d12b      	bne.n	8004d1c <_printf_float+0x254>
 8004cc4:	e761      	b.n	8004b8a <_printf_float+0xc2>
 8004cc6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004cca:	f240 80e2 	bls.w	8004e92 <_printf_float+0x3ca>
 8004cce:	2200      	movs	r2, #0
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004cd6:	f7fb fe9f 	bl	8000a18 <__aeabi_dcmpeq>
 8004cda:	2800      	cmp	r0, #0
 8004cdc:	d03c      	beq.n	8004d58 <_printf_float+0x290>
 8004cde:	2301      	movs	r3, #1
 8004ce0:	4a38      	ldr	r2, [pc, #224]	; (8004dc4 <_printf_float+0x2fc>)
 8004ce2:	4631      	mov	r1, r6
 8004ce4:	4628      	mov	r0, r5
 8004ce6:	47b8      	blx	r7
 8004ce8:	3001      	adds	r0, #1
 8004cea:	f43f af4e 	beq.w	8004b8a <_printf_float+0xc2>
 8004cee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cf0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	db02      	blt.n	8004cfc <_printf_float+0x234>
 8004cf6:	6823      	ldr	r3, [r4, #0]
 8004cf8:	07d8      	lsls	r0, r3, #31
 8004cfa:	d50f      	bpl.n	8004d1c <_printf_float+0x254>
 8004cfc:	9b05      	ldr	r3, [sp, #20]
 8004cfe:	9a04      	ldr	r2, [sp, #16]
 8004d00:	4631      	mov	r1, r6
 8004d02:	4628      	mov	r0, r5
 8004d04:	47b8      	blx	r7
 8004d06:	3001      	adds	r0, #1
 8004d08:	f43f af3f 	beq.w	8004b8a <_printf_float+0xc2>
 8004d0c:	f04f 0800 	mov.w	r8, #0
 8004d10:	f104 091a 	add.w	r9, r4, #26
 8004d14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d16:	3b01      	subs	r3, #1
 8004d18:	4598      	cmp	r8, r3
 8004d1a:	db12      	blt.n	8004d42 <_printf_float+0x27a>
 8004d1c:	6823      	ldr	r3, [r4, #0]
 8004d1e:	079b      	lsls	r3, r3, #30
 8004d20:	d509      	bpl.n	8004d36 <_printf_float+0x26e>
 8004d22:	f04f 0800 	mov.w	r8, #0
 8004d26:	f104 0919 	add.w	r9, r4, #25
 8004d2a:	68e3      	ldr	r3, [r4, #12]
 8004d2c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004d2e:	1a9b      	subs	r3, r3, r2
 8004d30:	4598      	cmp	r8, r3
 8004d32:	f2c0 80ee 	blt.w	8004f12 <_printf_float+0x44a>
 8004d36:	68e0      	ldr	r0, [r4, #12]
 8004d38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d3a:	4298      	cmp	r0, r3
 8004d3c:	bfb8      	it	lt
 8004d3e:	4618      	movlt	r0, r3
 8004d40:	e725      	b.n	8004b8e <_printf_float+0xc6>
 8004d42:	2301      	movs	r3, #1
 8004d44:	464a      	mov	r2, r9
 8004d46:	4631      	mov	r1, r6
 8004d48:	4628      	mov	r0, r5
 8004d4a:	47b8      	blx	r7
 8004d4c:	3001      	adds	r0, #1
 8004d4e:	f43f af1c 	beq.w	8004b8a <_printf_float+0xc2>
 8004d52:	f108 0801 	add.w	r8, r8, #1
 8004d56:	e7dd      	b.n	8004d14 <_printf_float+0x24c>
 8004d58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	dc34      	bgt.n	8004dc8 <_printf_float+0x300>
 8004d5e:	2301      	movs	r3, #1
 8004d60:	4a18      	ldr	r2, [pc, #96]	; (8004dc4 <_printf_float+0x2fc>)
 8004d62:	4631      	mov	r1, r6
 8004d64:	4628      	mov	r0, r5
 8004d66:	47b8      	blx	r7
 8004d68:	3001      	adds	r0, #1
 8004d6a:	f43f af0e 	beq.w	8004b8a <_printf_float+0xc2>
 8004d6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d70:	b923      	cbnz	r3, 8004d7c <_printf_float+0x2b4>
 8004d72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d74:	b913      	cbnz	r3, 8004d7c <_printf_float+0x2b4>
 8004d76:	6823      	ldr	r3, [r4, #0]
 8004d78:	07d9      	lsls	r1, r3, #31
 8004d7a:	d5cf      	bpl.n	8004d1c <_printf_float+0x254>
 8004d7c:	9b05      	ldr	r3, [sp, #20]
 8004d7e:	9a04      	ldr	r2, [sp, #16]
 8004d80:	4631      	mov	r1, r6
 8004d82:	4628      	mov	r0, r5
 8004d84:	47b8      	blx	r7
 8004d86:	3001      	adds	r0, #1
 8004d88:	f43f aeff 	beq.w	8004b8a <_printf_float+0xc2>
 8004d8c:	f04f 0900 	mov.w	r9, #0
 8004d90:	f104 0a1a 	add.w	sl, r4, #26
 8004d94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d96:	425b      	negs	r3, r3
 8004d98:	4599      	cmp	r9, r3
 8004d9a:	db01      	blt.n	8004da0 <_printf_float+0x2d8>
 8004d9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d9e:	e78b      	b.n	8004cb8 <_printf_float+0x1f0>
 8004da0:	2301      	movs	r3, #1
 8004da2:	4652      	mov	r2, sl
 8004da4:	4631      	mov	r1, r6
 8004da6:	4628      	mov	r0, r5
 8004da8:	47b8      	blx	r7
 8004daa:	3001      	adds	r0, #1
 8004dac:	f43f aeed 	beq.w	8004b8a <_printf_float+0xc2>
 8004db0:	f109 0901 	add.w	r9, r9, #1
 8004db4:	e7ee      	b.n	8004d94 <_printf_float+0x2cc>
 8004db6:	bf00      	nop
 8004db8:	7fefffff 	.word	0x7fefffff
 8004dbc:	08006c24 	.word	0x08006c24
 8004dc0:	08006c28 	.word	0x08006c28
 8004dc4:	08006c34 	.word	0x08006c34
 8004dc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004dca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	bfa8      	it	ge
 8004dd0:	461a      	movge	r2, r3
 8004dd2:	2a00      	cmp	r2, #0
 8004dd4:	4691      	mov	r9, r2
 8004dd6:	dc38      	bgt.n	8004e4a <_printf_float+0x382>
 8004dd8:	f104 031a 	add.w	r3, r4, #26
 8004ddc:	f04f 0b00 	mov.w	fp, #0
 8004de0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004de4:	9306      	str	r3, [sp, #24]
 8004de6:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004dea:	ebaa 0309 	sub.w	r3, sl, r9
 8004dee:	459b      	cmp	fp, r3
 8004df0:	db33      	blt.n	8004e5a <_printf_float+0x392>
 8004df2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004df4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004df6:	429a      	cmp	r2, r3
 8004df8:	db3a      	blt.n	8004e70 <_printf_float+0x3a8>
 8004dfa:	6823      	ldr	r3, [r4, #0]
 8004dfc:	07da      	lsls	r2, r3, #31
 8004dfe:	d437      	bmi.n	8004e70 <_printf_float+0x3a8>
 8004e00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e02:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004e04:	eba3 020a 	sub.w	r2, r3, sl
 8004e08:	eba3 0901 	sub.w	r9, r3, r1
 8004e0c:	4591      	cmp	r9, r2
 8004e0e:	bfa8      	it	ge
 8004e10:	4691      	movge	r9, r2
 8004e12:	f1b9 0f00 	cmp.w	r9, #0
 8004e16:	dc33      	bgt.n	8004e80 <_printf_float+0x3b8>
 8004e18:	f04f 0800 	mov.w	r8, #0
 8004e1c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e20:	f104 0a1a 	add.w	sl, r4, #26
 8004e24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e28:	1a9b      	subs	r3, r3, r2
 8004e2a:	eba3 0309 	sub.w	r3, r3, r9
 8004e2e:	4598      	cmp	r8, r3
 8004e30:	f6bf af74 	bge.w	8004d1c <_printf_float+0x254>
 8004e34:	2301      	movs	r3, #1
 8004e36:	4652      	mov	r2, sl
 8004e38:	4631      	mov	r1, r6
 8004e3a:	4628      	mov	r0, r5
 8004e3c:	47b8      	blx	r7
 8004e3e:	3001      	adds	r0, #1
 8004e40:	f43f aea3 	beq.w	8004b8a <_printf_float+0xc2>
 8004e44:	f108 0801 	add.w	r8, r8, #1
 8004e48:	e7ec      	b.n	8004e24 <_printf_float+0x35c>
 8004e4a:	4613      	mov	r3, r2
 8004e4c:	4631      	mov	r1, r6
 8004e4e:	4642      	mov	r2, r8
 8004e50:	4628      	mov	r0, r5
 8004e52:	47b8      	blx	r7
 8004e54:	3001      	adds	r0, #1
 8004e56:	d1bf      	bne.n	8004dd8 <_printf_float+0x310>
 8004e58:	e697      	b.n	8004b8a <_printf_float+0xc2>
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	9a06      	ldr	r2, [sp, #24]
 8004e5e:	4631      	mov	r1, r6
 8004e60:	4628      	mov	r0, r5
 8004e62:	47b8      	blx	r7
 8004e64:	3001      	adds	r0, #1
 8004e66:	f43f ae90 	beq.w	8004b8a <_printf_float+0xc2>
 8004e6a:	f10b 0b01 	add.w	fp, fp, #1
 8004e6e:	e7ba      	b.n	8004de6 <_printf_float+0x31e>
 8004e70:	9b05      	ldr	r3, [sp, #20]
 8004e72:	9a04      	ldr	r2, [sp, #16]
 8004e74:	4631      	mov	r1, r6
 8004e76:	4628      	mov	r0, r5
 8004e78:	47b8      	blx	r7
 8004e7a:	3001      	adds	r0, #1
 8004e7c:	d1c0      	bne.n	8004e00 <_printf_float+0x338>
 8004e7e:	e684      	b.n	8004b8a <_printf_float+0xc2>
 8004e80:	464b      	mov	r3, r9
 8004e82:	eb08 020a 	add.w	r2, r8, sl
 8004e86:	4631      	mov	r1, r6
 8004e88:	4628      	mov	r0, r5
 8004e8a:	47b8      	blx	r7
 8004e8c:	3001      	adds	r0, #1
 8004e8e:	d1c3      	bne.n	8004e18 <_printf_float+0x350>
 8004e90:	e67b      	b.n	8004b8a <_printf_float+0xc2>
 8004e92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e94:	2a01      	cmp	r2, #1
 8004e96:	dc01      	bgt.n	8004e9c <_printf_float+0x3d4>
 8004e98:	07db      	lsls	r3, r3, #31
 8004e9a:	d537      	bpl.n	8004f0c <_printf_float+0x444>
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	4642      	mov	r2, r8
 8004ea0:	4631      	mov	r1, r6
 8004ea2:	4628      	mov	r0, r5
 8004ea4:	47b8      	blx	r7
 8004ea6:	3001      	adds	r0, #1
 8004ea8:	f43f ae6f 	beq.w	8004b8a <_printf_float+0xc2>
 8004eac:	9b05      	ldr	r3, [sp, #20]
 8004eae:	9a04      	ldr	r2, [sp, #16]
 8004eb0:	4631      	mov	r1, r6
 8004eb2:	4628      	mov	r0, r5
 8004eb4:	47b8      	blx	r7
 8004eb6:	3001      	adds	r0, #1
 8004eb8:	f43f ae67 	beq.w	8004b8a <_printf_float+0xc2>
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004ec4:	f7fb fda8 	bl	8000a18 <__aeabi_dcmpeq>
 8004ec8:	b158      	cbz	r0, 8004ee2 <_printf_float+0x41a>
 8004eca:	f04f 0800 	mov.w	r8, #0
 8004ece:	f104 0a1a 	add.w	sl, r4, #26
 8004ed2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	4598      	cmp	r8, r3
 8004ed8:	db0d      	blt.n	8004ef6 <_printf_float+0x42e>
 8004eda:	464b      	mov	r3, r9
 8004edc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004ee0:	e6eb      	b.n	8004cba <_printf_float+0x1f2>
 8004ee2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ee4:	f108 0201 	add.w	r2, r8, #1
 8004ee8:	3b01      	subs	r3, #1
 8004eea:	4631      	mov	r1, r6
 8004eec:	4628      	mov	r0, r5
 8004eee:	47b8      	blx	r7
 8004ef0:	3001      	adds	r0, #1
 8004ef2:	d1f2      	bne.n	8004eda <_printf_float+0x412>
 8004ef4:	e649      	b.n	8004b8a <_printf_float+0xc2>
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	4652      	mov	r2, sl
 8004efa:	4631      	mov	r1, r6
 8004efc:	4628      	mov	r0, r5
 8004efe:	47b8      	blx	r7
 8004f00:	3001      	adds	r0, #1
 8004f02:	f43f ae42 	beq.w	8004b8a <_printf_float+0xc2>
 8004f06:	f108 0801 	add.w	r8, r8, #1
 8004f0a:	e7e2      	b.n	8004ed2 <_printf_float+0x40a>
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	4642      	mov	r2, r8
 8004f10:	e7eb      	b.n	8004eea <_printf_float+0x422>
 8004f12:	2301      	movs	r3, #1
 8004f14:	464a      	mov	r2, r9
 8004f16:	4631      	mov	r1, r6
 8004f18:	4628      	mov	r0, r5
 8004f1a:	47b8      	blx	r7
 8004f1c:	3001      	adds	r0, #1
 8004f1e:	f43f ae34 	beq.w	8004b8a <_printf_float+0xc2>
 8004f22:	f108 0801 	add.w	r8, r8, #1
 8004f26:	e700      	b.n	8004d2a <_printf_float+0x262>
 8004f28:	4642      	mov	r2, r8
 8004f2a:	464b      	mov	r3, r9
 8004f2c:	4640      	mov	r0, r8
 8004f2e:	4649      	mov	r1, r9
 8004f30:	f7fb fda4 	bl	8000a7c <__aeabi_dcmpun>
 8004f34:	2800      	cmp	r0, #0
 8004f36:	f43f ae2d 	beq.w	8004b94 <_printf_float+0xcc>
 8004f3a:	4b01      	ldr	r3, [pc, #4]	; (8004f40 <_printf_float+0x478>)
 8004f3c:	4a01      	ldr	r2, [pc, #4]	; (8004f44 <_printf_float+0x47c>)
 8004f3e:	e60e      	b.n	8004b5e <_printf_float+0x96>
 8004f40:	08006c2c 	.word	0x08006c2c
 8004f44:	08006c30 	.word	0x08006c30

08004f48 <_printf_common>:
 8004f48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f4c:	4691      	mov	r9, r2
 8004f4e:	461f      	mov	r7, r3
 8004f50:	688a      	ldr	r2, [r1, #8]
 8004f52:	690b      	ldr	r3, [r1, #16]
 8004f54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	bfb8      	it	lt
 8004f5c:	4613      	movlt	r3, r2
 8004f5e:	f8c9 3000 	str.w	r3, [r9]
 8004f62:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004f66:	4606      	mov	r6, r0
 8004f68:	460c      	mov	r4, r1
 8004f6a:	b112      	cbz	r2, 8004f72 <_printf_common+0x2a>
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	f8c9 3000 	str.w	r3, [r9]
 8004f72:	6823      	ldr	r3, [r4, #0]
 8004f74:	0699      	lsls	r1, r3, #26
 8004f76:	bf42      	ittt	mi
 8004f78:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004f7c:	3302      	addmi	r3, #2
 8004f7e:	f8c9 3000 	strmi.w	r3, [r9]
 8004f82:	6825      	ldr	r5, [r4, #0]
 8004f84:	f015 0506 	ands.w	r5, r5, #6
 8004f88:	d107      	bne.n	8004f9a <_printf_common+0x52>
 8004f8a:	f104 0a19 	add.w	sl, r4, #25
 8004f8e:	68e3      	ldr	r3, [r4, #12]
 8004f90:	f8d9 2000 	ldr.w	r2, [r9]
 8004f94:	1a9b      	subs	r3, r3, r2
 8004f96:	429d      	cmp	r5, r3
 8004f98:	db29      	blt.n	8004fee <_printf_common+0xa6>
 8004f9a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004f9e:	6822      	ldr	r2, [r4, #0]
 8004fa0:	3300      	adds	r3, #0
 8004fa2:	bf18      	it	ne
 8004fa4:	2301      	movne	r3, #1
 8004fa6:	0692      	lsls	r2, r2, #26
 8004fa8:	d42e      	bmi.n	8005008 <_printf_common+0xc0>
 8004faa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004fae:	4639      	mov	r1, r7
 8004fb0:	4630      	mov	r0, r6
 8004fb2:	47c0      	blx	r8
 8004fb4:	3001      	adds	r0, #1
 8004fb6:	d021      	beq.n	8004ffc <_printf_common+0xb4>
 8004fb8:	6823      	ldr	r3, [r4, #0]
 8004fba:	68e5      	ldr	r5, [r4, #12]
 8004fbc:	f8d9 2000 	ldr.w	r2, [r9]
 8004fc0:	f003 0306 	and.w	r3, r3, #6
 8004fc4:	2b04      	cmp	r3, #4
 8004fc6:	bf08      	it	eq
 8004fc8:	1aad      	subeq	r5, r5, r2
 8004fca:	68a3      	ldr	r3, [r4, #8]
 8004fcc:	6922      	ldr	r2, [r4, #16]
 8004fce:	bf0c      	ite	eq
 8004fd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004fd4:	2500      	movne	r5, #0
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	bfc4      	itt	gt
 8004fda:	1a9b      	subgt	r3, r3, r2
 8004fdc:	18ed      	addgt	r5, r5, r3
 8004fde:	f04f 0900 	mov.w	r9, #0
 8004fe2:	341a      	adds	r4, #26
 8004fe4:	454d      	cmp	r5, r9
 8004fe6:	d11b      	bne.n	8005020 <_printf_common+0xd8>
 8004fe8:	2000      	movs	r0, #0
 8004fea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fee:	2301      	movs	r3, #1
 8004ff0:	4652      	mov	r2, sl
 8004ff2:	4639      	mov	r1, r7
 8004ff4:	4630      	mov	r0, r6
 8004ff6:	47c0      	blx	r8
 8004ff8:	3001      	adds	r0, #1
 8004ffa:	d103      	bne.n	8005004 <_printf_common+0xbc>
 8004ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8005000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005004:	3501      	adds	r5, #1
 8005006:	e7c2      	b.n	8004f8e <_printf_common+0x46>
 8005008:	18e1      	adds	r1, r4, r3
 800500a:	1c5a      	adds	r2, r3, #1
 800500c:	2030      	movs	r0, #48	; 0x30
 800500e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005012:	4422      	add	r2, r4
 8005014:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005018:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800501c:	3302      	adds	r3, #2
 800501e:	e7c4      	b.n	8004faa <_printf_common+0x62>
 8005020:	2301      	movs	r3, #1
 8005022:	4622      	mov	r2, r4
 8005024:	4639      	mov	r1, r7
 8005026:	4630      	mov	r0, r6
 8005028:	47c0      	blx	r8
 800502a:	3001      	adds	r0, #1
 800502c:	d0e6      	beq.n	8004ffc <_printf_common+0xb4>
 800502e:	f109 0901 	add.w	r9, r9, #1
 8005032:	e7d7      	b.n	8004fe4 <_printf_common+0x9c>

08005034 <_puts_r>:
 8005034:	b570      	push	{r4, r5, r6, lr}
 8005036:	460e      	mov	r6, r1
 8005038:	4605      	mov	r5, r0
 800503a:	b118      	cbz	r0, 8005044 <_puts_r+0x10>
 800503c:	6983      	ldr	r3, [r0, #24]
 800503e:	b90b      	cbnz	r3, 8005044 <_puts_r+0x10>
 8005040:	f001 f90e 	bl	8006260 <__sinit>
 8005044:	69ab      	ldr	r3, [r5, #24]
 8005046:	68ac      	ldr	r4, [r5, #8]
 8005048:	b913      	cbnz	r3, 8005050 <_puts_r+0x1c>
 800504a:	4628      	mov	r0, r5
 800504c:	f001 f908 	bl	8006260 <__sinit>
 8005050:	4b23      	ldr	r3, [pc, #140]	; (80050e0 <_puts_r+0xac>)
 8005052:	429c      	cmp	r4, r3
 8005054:	d117      	bne.n	8005086 <_puts_r+0x52>
 8005056:	686c      	ldr	r4, [r5, #4]
 8005058:	89a3      	ldrh	r3, [r4, #12]
 800505a:	071b      	lsls	r3, r3, #28
 800505c:	d51d      	bpl.n	800509a <_puts_r+0x66>
 800505e:	6923      	ldr	r3, [r4, #16]
 8005060:	b1db      	cbz	r3, 800509a <_puts_r+0x66>
 8005062:	3e01      	subs	r6, #1
 8005064:	68a3      	ldr	r3, [r4, #8]
 8005066:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800506a:	3b01      	subs	r3, #1
 800506c:	60a3      	str	r3, [r4, #8]
 800506e:	b9e9      	cbnz	r1, 80050ac <_puts_r+0x78>
 8005070:	2b00      	cmp	r3, #0
 8005072:	da2e      	bge.n	80050d2 <_puts_r+0x9e>
 8005074:	4622      	mov	r2, r4
 8005076:	210a      	movs	r1, #10
 8005078:	4628      	mov	r0, r5
 800507a:	f000 f8e5 	bl	8005248 <__swbuf_r>
 800507e:	3001      	adds	r0, #1
 8005080:	d011      	beq.n	80050a6 <_puts_r+0x72>
 8005082:	200a      	movs	r0, #10
 8005084:	bd70      	pop	{r4, r5, r6, pc}
 8005086:	4b17      	ldr	r3, [pc, #92]	; (80050e4 <_puts_r+0xb0>)
 8005088:	429c      	cmp	r4, r3
 800508a:	d101      	bne.n	8005090 <_puts_r+0x5c>
 800508c:	68ac      	ldr	r4, [r5, #8]
 800508e:	e7e3      	b.n	8005058 <_puts_r+0x24>
 8005090:	4b15      	ldr	r3, [pc, #84]	; (80050e8 <_puts_r+0xb4>)
 8005092:	429c      	cmp	r4, r3
 8005094:	bf08      	it	eq
 8005096:	68ec      	ldreq	r4, [r5, #12]
 8005098:	e7de      	b.n	8005058 <_puts_r+0x24>
 800509a:	4621      	mov	r1, r4
 800509c:	4628      	mov	r0, r5
 800509e:	f000 f925 	bl	80052ec <__swsetup_r>
 80050a2:	2800      	cmp	r0, #0
 80050a4:	d0dd      	beq.n	8005062 <_puts_r+0x2e>
 80050a6:	f04f 30ff 	mov.w	r0, #4294967295
 80050aa:	bd70      	pop	{r4, r5, r6, pc}
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	da04      	bge.n	80050ba <_puts_r+0x86>
 80050b0:	69a2      	ldr	r2, [r4, #24]
 80050b2:	4293      	cmp	r3, r2
 80050b4:	db06      	blt.n	80050c4 <_puts_r+0x90>
 80050b6:	290a      	cmp	r1, #10
 80050b8:	d004      	beq.n	80050c4 <_puts_r+0x90>
 80050ba:	6823      	ldr	r3, [r4, #0]
 80050bc:	1c5a      	adds	r2, r3, #1
 80050be:	6022      	str	r2, [r4, #0]
 80050c0:	7019      	strb	r1, [r3, #0]
 80050c2:	e7cf      	b.n	8005064 <_puts_r+0x30>
 80050c4:	4622      	mov	r2, r4
 80050c6:	4628      	mov	r0, r5
 80050c8:	f000 f8be 	bl	8005248 <__swbuf_r>
 80050cc:	3001      	adds	r0, #1
 80050ce:	d1c9      	bne.n	8005064 <_puts_r+0x30>
 80050d0:	e7e9      	b.n	80050a6 <_puts_r+0x72>
 80050d2:	6823      	ldr	r3, [r4, #0]
 80050d4:	200a      	movs	r0, #10
 80050d6:	1c5a      	adds	r2, r3, #1
 80050d8:	6022      	str	r2, [r4, #0]
 80050da:	7018      	strb	r0, [r3, #0]
 80050dc:	bd70      	pop	{r4, r5, r6, pc}
 80050de:	bf00      	nop
 80050e0:	08006c64 	.word	0x08006c64
 80050e4:	08006c84 	.word	0x08006c84
 80050e8:	08006c44 	.word	0x08006c44

080050ec <puts>:
 80050ec:	4b02      	ldr	r3, [pc, #8]	; (80050f8 <puts+0xc>)
 80050ee:	4601      	mov	r1, r0
 80050f0:	6818      	ldr	r0, [r3, #0]
 80050f2:	f7ff bf9f 	b.w	8005034 <_puts_r>
 80050f6:	bf00      	nop
 80050f8:	2000000c 	.word	0x2000000c

080050fc <_sbrk_r>:
 80050fc:	b538      	push	{r3, r4, r5, lr}
 80050fe:	4c06      	ldr	r4, [pc, #24]	; (8005118 <_sbrk_r+0x1c>)
 8005100:	2300      	movs	r3, #0
 8005102:	4605      	mov	r5, r0
 8005104:	4608      	mov	r0, r1
 8005106:	6023      	str	r3, [r4, #0]
 8005108:	f7fe ff50 	bl	8003fac <_sbrk>
 800510c:	1c43      	adds	r3, r0, #1
 800510e:	d102      	bne.n	8005116 <_sbrk_r+0x1a>
 8005110:	6823      	ldr	r3, [r4, #0]
 8005112:	b103      	cbz	r3, 8005116 <_sbrk_r+0x1a>
 8005114:	602b      	str	r3, [r5, #0]
 8005116:	bd38      	pop	{r3, r4, r5, pc}
 8005118:	20001ba0 	.word	0x20001ba0

0800511c <_strtol_l.isra.0>:
 800511c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005120:	4680      	mov	r8, r0
 8005122:	4689      	mov	r9, r1
 8005124:	4692      	mov	sl, r2
 8005126:	461f      	mov	r7, r3
 8005128:	468b      	mov	fp, r1
 800512a:	465d      	mov	r5, fp
 800512c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800512e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005132:	f001 f91f 	bl	8006374 <__locale_ctype_ptr_l>
 8005136:	4420      	add	r0, r4
 8005138:	7846      	ldrb	r6, [r0, #1]
 800513a:	f016 0608 	ands.w	r6, r6, #8
 800513e:	d10b      	bne.n	8005158 <_strtol_l.isra.0+0x3c>
 8005140:	2c2d      	cmp	r4, #45	; 0x2d
 8005142:	d10b      	bne.n	800515c <_strtol_l.isra.0+0x40>
 8005144:	782c      	ldrb	r4, [r5, #0]
 8005146:	2601      	movs	r6, #1
 8005148:	f10b 0502 	add.w	r5, fp, #2
 800514c:	b167      	cbz	r7, 8005168 <_strtol_l.isra.0+0x4c>
 800514e:	2f10      	cmp	r7, #16
 8005150:	d114      	bne.n	800517c <_strtol_l.isra.0+0x60>
 8005152:	2c30      	cmp	r4, #48	; 0x30
 8005154:	d00a      	beq.n	800516c <_strtol_l.isra.0+0x50>
 8005156:	e011      	b.n	800517c <_strtol_l.isra.0+0x60>
 8005158:	46ab      	mov	fp, r5
 800515a:	e7e6      	b.n	800512a <_strtol_l.isra.0+0xe>
 800515c:	2c2b      	cmp	r4, #43	; 0x2b
 800515e:	bf04      	itt	eq
 8005160:	782c      	ldrbeq	r4, [r5, #0]
 8005162:	f10b 0502 	addeq.w	r5, fp, #2
 8005166:	e7f1      	b.n	800514c <_strtol_l.isra.0+0x30>
 8005168:	2c30      	cmp	r4, #48	; 0x30
 800516a:	d127      	bne.n	80051bc <_strtol_l.isra.0+0xa0>
 800516c:	782b      	ldrb	r3, [r5, #0]
 800516e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005172:	2b58      	cmp	r3, #88	; 0x58
 8005174:	d14b      	bne.n	800520e <_strtol_l.isra.0+0xf2>
 8005176:	786c      	ldrb	r4, [r5, #1]
 8005178:	2710      	movs	r7, #16
 800517a:	3502      	adds	r5, #2
 800517c:	2e00      	cmp	r6, #0
 800517e:	bf0c      	ite	eq
 8005180:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8005184:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8005188:	2200      	movs	r2, #0
 800518a:	fbb1 fef7 	udiv	lr, r1, r7
 800518e:	4610      	mov	r0, r2
 8005190:	fb07 1c1e 	mls	ip, r7, lr, r1
 8005194:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8005198:	2b09      	cmp	r3, #9
 800519a:	d811      	bhi.n	80051c0 <_strtol_l.isra.0+0xa4>
 800519c:	461c      	mov	r4, r3
 800519e:	42a7      	cmp	r7, r4
 80051a0:	dd1d      	ble.n	80051de <_strtol_l.isra.0+0xc2>
 80051a2:	1c53      	adds	r3, r2, #1
 80051a4:	d007      	beq.n	80051b6 <_strtol_l.isra.0+0x9a>
 80051a6:	4586      	cmp	lr, r0
 80051a8:	d316      	bcc.n	80051d8 <_strtol_l.isra.0+0xbc>
 80051aa:	d101      	bne.n	80051b0 <_strtol_l.isra.0+0x94>
 80051ac:	45a4      	cmp	ip, r4
 80051ae:	db13      	blt.n	80051d8 <_strtol_l.isra.0+0xbc>
 80051b0:	fb00 4007 	mla	r0, r0, r7, r4
 80051b4:	2201      	movs	r2, #1
 80051b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80051ba:	e7eb      	b.n	8005194 <_strtol_l.isra.0+0x78>
 80051bc:	270a      	movs	r7, #10
 80051be:	e7dd      	b.n	800517c <_strtol_l.isra.0+0x60>
 80051c0:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80051c4:	2b19      	cmp	r3, #25
 80051c6:	d801      	bhi.n	80051cc <_strtol_l.isra.0+0xb0>
 80051c8:	3c37      	subs	r4, #55	; 0x37
 80051ca:	e7e8      	b.n	800519e <_strtol_l.isra.0+0x82>
 80051cc:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80051d0:	2b19      	cmp	r3, #25
 80051d2:	d804      	bhi.n	80051de <_strtol_l.isra.0+0xc2>
 80051d4:	3c57      	subs	r4, #87	; 0x57
 80051d6:	e7e2      	b.n	800519e <_strtol_l.isra.0+0x82>
 80051d8:	f04f 32ff 	mov.w	r2, #4294967295
 80051dc:	e7eb      	b.n	80051b6 <_strtol_l.isra.0+0x9a>
 80051de:	1c53      	adds	r3, r2, #1
 80051e0:	d108      	bne.n	80051f4 <_strtol_l.isra.0+0xd8>
 80051e2:	2322      	movs	r3, #34	; 0x22
 80051e4:	f8c8 3000 	str.w	r3, [r8]
 80051e8:	4608      	mov	r0, r1
 80051ea:	f1ba 0f00 	cmp.w	sl, #0
 80051ee:	d107      	bne.n	8005200 <_strtol_l.isra.0+0xe4>
 80051f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051f4:	b106      	cbz	r6, 80051f8 <_strtol_l.isra.0+0xdc>
 80051f6:	4240      	negs	r0, r0
 80051f8:	f1ba 0f00 	cmp.w	sl, #0
 80051fc:	d00c      	beq.n	8005218 <_strtol_l.isra.0+0xfc>
 80051fe:	b122      	cbz	r2, 800520a <_strtol_l.isra.0+0xee>
 8005200:	3d01      	subs	r5, #1
 8005202:	f8ca 5000 	str.w	r5, [sl]
 8005206:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800520a:	464d      	mov	r5, r9
 800520c:	e7f9      	b.n	8005202 <_strtol_l.isra.0+0xe6>
 800520e:	2430      	movs	r4, #48	; 0x30
 8005210:	2f00      	cmp	r7, #0
 8005212:	d1b3      	bne.n	800517c <_strtol_l.isra.0+0x60>
 8005214:	2708      	movs	r7, #8
 8005216:	e7b1      	b.n	800517c <_strtol_l.isra.0+0x60>
 8005218:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800521c <strtol>:
 800521c:	4b08      	ldr	r3, [pc, #32]	; (8005240 <strtol+0x24>)
 800521e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005220:	681c      	ldr	r4, [r3, #0]
 8005222:	4d08      	ldr	r5, [pc, #32]	; (8005244 <strtol+0x28>)
 8005224:	6a23      	ldr	r3, [r4, #32]
 8005226:	2b00      	cmp	r3, #0
 8005228:	bf08      	it	eq
 800522a:	462b      	moveq	r3, r5
 800522c:	9300      	str	r3, [sp, #0]
 800522e:	4613      	mov	r3, r2
 8005230:	460a      	mov	r2, r1
 8005232:	4601      	mov	r1, r0
 8005234:	4620      	mov	r0, r4
 8005236:	f7ff ff71 	bl	800511c <_strtol_l.isra.0>
 800523a:	b003      	add	sp, #12
 800523c:	bd30      	pop	{r4, r5, pc}
 800523e:	bf00      	nop
 8005240:	2000000c 	.word	0x2000000c
 8005244:	20000070 	.word	0x20000070

08005248 <__swbuf_r>:
 8005248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800524a:	460e      	mov	r6, r1
 800524c:	4614      	mov	r4, r2
 800524e:	4605      	mov	r5, r0
 8005250:	b118      	cbz	r0, 800525a <__swbuf_r+0x12>
 8005252:	6983      	ldr	r3, [r0, #24]
 8005254:	b90b      	cbnz	r3, 800525a <__swbuf_r+0x12>
 8005256:	f001 f803 	bl	8006260 <__sinit>
 800525a:	4b21      	ldr	r3, [pc, #132]	; (80052e0 <__swbuf_r+0x98>)
 800525c:	429c      	cmp	r4, r3
 800525e:	d12a      	bne.n	80052b6 <__swbuf_r+0x6e>
 8005260:	686c      	ldr	r4, [r5, #4]
 8005262:	69a3      	ldr	r3, [r4, #24]
 8005264:	60a3      	str	r3, [r4, #8]
 8005266:	89a3      	ldrh	r3, [r4, #12]
 8005268:	071a      	lsls	r2, r3, #28
 800526a:	d52e      	bpl.n	80052ca <__swbuf_r+0x82>
 800526c:	6923      	ldr	r3, [r4, #16]
 800526e:	b363      	cbz	r3, 80052ca <__swbuf_r+0x82>
 8005270:	6923      	ldr	r3, [r4, #16]
 8005272:	6820      	ldr	r0, [r4, #0]
 8005274:	1ac0      	subs	r0, r0, r3
 8005276:	6963      	ldr	r3, [r4, #20]
 8005278:	b2f6      	uxtb	r6, r6
 800527a:	4298      	cmp	r0, r3
 800527c:	4637      	mov	r7, r6
 800527e:	db04      	blt.n	800528a <__swbuf_r+0x42>
 8005280:	4621      	mov	r1, r4
 8005282:	4628      	mov	r0, r5
 8005284:	f000 ff82 	bl	800618c <_fflush_r>
 8005288:	bb28      	cbnz	r0, 80052d6 <__swbuf_r+0x8e>
 800528a:	68a3      	ldr	r3, [r4, #8]
 800528c:	3b01      	subs	r3, #1
 800528e:	60a3      	str	r3, [r4, #8]
 8005290:	6823      	ldr	r3, [r4, #0]
 8005292:	1c5a      	adds	r2, r3, #1
 8005294:	6022      	str	r2, [r4, #0]
 8005296:	701e      	strb	r6, [r3, #0]
 8005298:	6963      	ldr	r3, [r4, #20]
 800529a:	3001      	adds	r0, #1
 800529c:	4298      	cmp	r0, r3
 800529e:	d004      	beq.n	80052aa <__swbuf_r+0x62>
 80052a0:	89a3      	ldrh	r3, [r4, #12]
 80052a2:	07db      	lsls	r3, r3, #31
 80052a4:	d519      	bpl.n	80052da <__swbuf_r+0x92>
 80052a6:	2e0a      	cmp	r6, #10
 80052a8:	d117      	bne.n	80052da <__swbuf_r+0x92>
 80052aa:	4621      	mov	r1, r4
 80052ac:	4628      	mov	r0, r5
 80052ae:	f000 ff6d 	bl	800618c <_fflush_r>
 80052b2:	b190      	cbz	r0, 80052da <__swbuf_r+0x92>
 80052b4:	e00f      	b.n	80052d6 <__swbuf_r+0x8e>
 80052b6:	4b0b      	ldr	r3, [pc, #44]	; (80052e4 <__swbuf_r+0x9c>)
 80052b8:	429c      	cmp	r4, r3
 80052ba:	d101      	bne.n	80052c0 <__swbuf_r+0x78>
 80052bc:	68ac      	ldr	r4, [r5, #8]
 80052be:	e7d0      	b.n	8005262 <__swbuf_r+0x1a>
 80052c0:	4b09      	ldr	r3, [pc, #36]	; (80052e8 <__swbuf_r+0xa0>)
 80052c2:	429c      	cmp	r4, r3
 80052c4:	bf08      	it	eq
 80052c6:	68ec      	ldreq	r4, [r5, #12]
 80052c8:	e7cb      	b.n	8005262 <__swbuf_r+0x1a>
 80052ca:	4621      	mov	r1, r4
 80052cc:	4628      	mov	r0, r5
 80052ce:	f000 f80d 	bl	80052ec <__swsetup_r>
 80052d2:	2800      	cmp	r0, #0
 80052d4:	d0cc      	beq.n	8005270 <__swbuf_r+0x28>
 80052d6:	f04f 37ff 	mov.w	r7, #4294967295
 80052da:	4638      	mov	r0, r7
 80052dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052de:	bf00      	nop
 80052e0:	08006c64 	.word	0x08006c64
 80052e4:	08006c84 	.word	0x08006c84
 80052e8:	08006c44 	.word	0x08006c44

080052ec <__swsetup_r>:
 80052ec:	4b32      	ldr	r3, [pc, #200]	; (80053b8 <__swsetup_r+0xcc>)
 80052ee:	b570      	push	{r4, r5, r6, lr}
 80052f0:	681d      	ldr	r5, [r3, #0]
 80052f2:	4606      	mov	r6, r0
 80052f4:	460c      	mov	r4, r1
 80052f6:	b125      	cbz	r5, 8005302 <__swsetup_r+0x16>
 80052f8:	69ab      	ldr	r3, [r5, #24]
 80052fa:	b913      	cbnz	r3, 8005302 <__swsetup_r+0x16>
 80052fc:	4628      	mov	r0, r5
 80052fe:	f000 ffaf 	bl	8006260 <__sinit>
 8005302:	4b2e      	ldr	r3, [pc, #184]	; (80053bc <__swsetup_r+0xd0>)
 8005304:	429c      	cmp	r4, r3
 8005306:	d10f      	bne.n	8005328 <__swsetup_r+0x3c>
 8005308:	686c      	ldr	r4, [r5, #4]
 800530a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800530e:	b29a      	uxth	r2, r3
 8005310:	0715      	lsls	r5, r2, #28
 8005312:	d42c      	bmi.n	800536e <__swsetup_r+0x82>
 8005314:	06d0      	lsls	r0, r2, #27
 8005316:	d411      	bmi.n	800533c <__swsetup_r+0x50>
 8005318:	2209      	movs	r2, #9
 800531a:	6032      	str	r2, [r6, #0]
 800531c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005320:	81a3      	strh	r3, [r4, #12]
 8005322:	f04f 30ff 	mov.w	r0, #4294967295
 8005326:	bd70      	pop	{r4, r5, r6, pc}
 8005328:	4b25      	ldr	r3, [pc, #148]	; (80053c0 <__swsetup_r+0xd4>)
 800532a:	429c      	cmp	r4, r3
 800532c:	d101      	bne.n	8005332 <__swsetup_r+0x46>
 800532e:	68ac      	ldr	r4, [r5, #8]
 8005330:	e7eb      	b.n	800530a <__swsetup_r+0x1e>
 8005332:	4b24      	ldr	r3, [pc, #144]	; (80053c4 <__swsetup_r+0xd8>)
 8005334:	429c      	cmp	r4, r3
 8005336:	bf08      	it	eq
 8005338:	68ec      	ldreq	r4, [r5, #12]
 800533a:	e7e6      	b.n	800530a <__swsetup_r+0x1e>
 800533c:	0751      	lsls	r1, r2, #29
 800533e:	d512      	bpl.n	8005366 <__swsetup_r+0x7a>
 8005340:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005342:	b141      	cbz	r1, 8005356 <__swsetup_r+0x6a>
 8005344:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005348:	4299      	cmp	r1, r3
 800534a:	d002      	beq.n	8005352 <__swsetup_r+0x66>
 800534c:	4630      	mov	r0, r6
 800534e:	f7ff fa79 	bl	8004844 <_free_r>
 8005352:	2300      	movs	r3, #0
 8005354:	6363      	str	r3, [r4, #52]	; 0x34
 8005356:	89a3      	ldrh	r3, [r4, #12]
 8005358:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800535c:	81a3      	strh	r3, [r4, #12]
 800535e:	2300      	movs	r3, #0
 8005360:	6063      	str	r3, [r4, #4]
 8005362:	6923      	ldr	r3, [r4, #16]
 8005364:	6023      	str	r3, [r4, #0]
 8005366:	89a3      	ldrh	r3, [r4, #12]
 8005368:	f043 0308 	orr.w	r3, r3, #8
 800536c:	81a3      	strh	r3, [r4, #12]
 800536e:	6923      	ldr	r3, [r4, #16]
 8005370:	b94b      	cbnz	r3, 8005386 <__swsetup_r+0x9a>
 8005372:	89a3      	ldrh	r3, [r4, #12]
 8005374:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005378:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800537c:	d003      	beq.n	8005386 <__swsetup_r+0x9a>
 800537e:	4621      	mov	r1, r4
 8005380:	4630      	mov	r0, r6
 8005382:	f001 f82d 	bl	80063e0 <__smakebuf_r>
 8005386:	89a2      	ldrh	r2, [r4, #12]
 8005388:	f012 0301 	ands.w	r3, r2, #1
 800538c:	d00c      	beq.n	80053a8 <__swsetup_r+0xbc>
 800538e:	2300      	movs	r3, #0
 8005390:	60a3      	str	r3, [r4, #8]
 8005392:	6963      	ldr	r3, [r4, #20]
 8005394:	425b      	negs	r3, r3
 8005396:	61a3      	str	r3, [r4, #24]
 8005398:	6923      	ldr	r3, [r4, #16]
 800539a:	b953      	cbnz	r3, 80053b2 <__swsetup_r+0xc6>
 800539c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053a0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80053a4:	d1ba      	bne.n	800531c <__swsetup_r+0x30>
 80053a6:	bd70      	pop	{r4, r5, r6, pc}
 80053a8:	0792      	lsls	r2, r2, #30
 80053aa:	bf58      	it	pl
 80053ac:	6963      	ldrpl	r3, [r4, #20]
 80053ae:	60a3      	str	r3, [r4, #8]
 80053b0:	e7f2      	b.n	8005398 <__swsetup_r+0xac>
 80053b2:	2000      	movs	r0, #0
 80053b4:	e7f7      	b.n	80053a6 <__swsetup_r+0xba>
 80053b6:	bf00      	nop
 80053b8:	2000000c 	.word	0x2000000c
 80053bc:	08006c64 	.word	0x08006c64
 80053c0:	08006c84 	.word	0x08006c84
 80053c4:	08006c44 	.word	0x08006c44

080053c8 <quorem>:
 80053c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053cc:	6903      	ldr	r3, [r0, #16]
 80053ce:	690c      	ldr	r4, [r1, #16]
 80053d0:	429c      	cmp	r4, r3
 80053d2:	4680      	mov	r8, r0
 80053d4:	f300 8082 	bgt.w	80054dc <quorem+0x114>
 80053d8:	3c01      	subs	r4, #1
 80053da:	f101 0714 	add.w	r7, r1, #20
 80053de:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80053e2:	f100 0614 	add.w	r6, r0, #20
 80053e6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80053ea:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80053ee:	eb06 030e 	add.w	r3, r6, lr
 80053f2:	3501      	adds	r5, #1
 80053f4:	eb07 090e 	add.w	r9, r7, lr
 80053f8:	9301      	str	r3, [sp, #4]
 80053fa:	fbb0 f5f5 	udiv	r5, r0, r5
 80053fe:	b395      	cbz	r5, 8005466 <quorem+0x9e>
 8005400:	f04f 0a00 	mov.w	sl, #0
 8005404:	4638      	mov	r0, r7
 8005406:	46b4      	mov	ip, r6
 8005408:	46d3      	mov	fp, sl
 800540a:	f850 2b04 	ldr.w	r2, [r0], #4
 800540e:	b293      	uxth	r3, r2
 8005410:	fb05 a303 	mla	r3, r5, r3, sl
 8005414:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005418:	b29b      	uxth	r3, r3
 800541a:	ebab 0303 	sub.w	r3, fp, r3
 800541e:	0c12      	lsrs	r2, r2, #16
 8005420:	f8bc b000 	ldrh.w	fp, [ip]
 8005424:	fb05 a202 	mla	r2, r5, r2, sl
 8005428:	fa13 f38b 	uxtah	r3, r3, fp
 800542c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005430:	fa1f fb82 	uxth.w	fp, r2
 8005434:	f8dc 2000 	ldr.w	r2, [ip]
 8005438:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800543c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005440:	b29b      	uxth	r3, r3
 8005442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005446:	4581      	cmp	r9, r0
 8005448:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800544c:	f84c 3b04 	str.w	r3, [ip], #4
 8005450:	d2db      	bcs.n	800540a <quorem+0x42>
 8005452:	f856 300e 	ldr.w	r3, [r6, lr]
 8005456:	b933      	cbnz	r3, 8005466 <quorem+0x9e>
 8005458:	9b01      	ldr	r3, [sp, #4]
 800545a:	3b04      	subs	r3, #4
 800545c:	429e      	cmp	r6, r3
 800545e:	461a      	mov	r2, r3
 8005460:	d330      	bcc.n	80054c4 <quorem+0xfc>
 8005462:	f8c8 4010 	str.w	r4, [r8, #16]
 8005466:	4640      	mov	r0, r8
 8005468:	f001 fa23 	bl	80068b2 <__mcmp>
 800546c:	2800      	cmp	r0, #0
 800546e:	db25      	blt.n	80054bc <quorem+0xf4>
 8005470:	3501      	adds	r5, #1
 8005472:	4630      	mov	r0, r6
 8005474:	f04f 0e00 	mov.w	lr, #0
 8005478:	f857 2b04 	ldr.w	r2, [r7], #4
 800547c:	f8d0 c000 	ldr.w	ip, [r0]
 8005480:	b293      	uxth	r3, r2
 8005482:	ebae 0303 	sub.w	r3, lr, r3
 8005486:	0c12      	lsrs	r2, r2, #16
 8005488:	fa13 f38c 	uxtah	r3, r3, ip
 800548c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005490:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005494:	b29b      	uxth	r3, r3
 8005496:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800549a:	45b9      	cmp	r9, r7
 800549c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80054a0:	f840 3b04 	str.w	r3, [r0], #4
 80054a4:	d2e8      	bcs.n	8005478 <quorem+0xb0>
 80054a6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80054aa:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80054ae:	b92a      	cbnz	r2, 80054bc <quorem+0xf4>
 80054b0:	3b04      	subs	r3, #4
 80054b2:	429e      	cmp	r6, r3
 80054b4:	461a      	mov	r2, r3
 80054b6:	d30b      	bcc.n	80054d0 <quorem+0x108>
 80054b8:	f8c8 4010 	str.w	r4, [r8, #16]
 80054bc:	4628      	mov	r0, r5
 80054be:	b003      	add	sp, #12
 80054c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054c4:	6812      	ldr	r2, [r2, #0]
 80054c6:	3b04      	subs	r3, #4
 80054c8:	2a00      	cmp	r2, #0
 80054ca:	d1ca      	bne.n	8005462 <quorem+0x9a>
 80054cc:	3c01      	subs	r4, #1
 80054ce:	e7c5      	b.n	800545c <quorem+0x94>
 80054d0:	6812      	ldr	r2, [r2, #0]
 80054d2:	3b04      	subs	r3, #4
 80054d4:	2a00      	cmp	r2, #0
 80054d6:	d1ef      	bne.n	80054b8 <quorem+0xf0>
 80054d8:	3c01      	subs	r4, #1
 80054da:	e7ea      	b.n	80054b2 <quorem+0xea>
 80054dc:	2000      	movs	r0, #0
 80054de:	e7ee      	b.n	80054be <quorem+0xf6>

080054e0 <_dtoa_r>:
 80054e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054e4:	ec57 6b10 	vmov	r6, r7, d0
 80054e8:	b097      	sub	sp, #92	; 0x5c
 80054ea:	e9cd 6700 	strd	r6, r7, [sp]
 80054ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80054f0:	9107      	str	r1, [sp, #28]
 80054f2:	4604      	mov	r4, r0
 80054f4:	920a      	str	r2, [sp, #40]	; 0x28
 80054f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80054f8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80054fa:	b93e      	cbnz	r6, 800550c <_dtoa_r+0x2c>
 80054fc:	2010      	movs	r0, #16
 80054fe:	f7ff f991 	bl	8004824 <malloc>
 8005502:	6260      	str	r0, [r4, #36]	; 0x24
 8005504:	6046      	str	r6, [r0, #4]
 8005506:	6086      	str	r6, [r0, #8]
 8005508:	6006      	str	r6, [r0, #0]
 800550a:	60c6      	str	r6, [r0, #12]
 800550c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800550e:	6819      	ldr	r1, [r3, #0]
 8005510:	b151      	cbz	r1, 8005528 <_dtoa_r+0x48>
 8005512:	685a      	ldr	r2, [r3, #4]
 8005514:	604a      	str	r2, [r1, #4]
 8005516:	2301      	movs	r3, #1
 8005518:	4093      	lsls	r3, r2
 800551a:	608b      	str	r3, [r1, #8]
 800551c:	4620      	mov	r0, r4
 800551e:	f000 fff2 	bl	8006506 <_Bfree>
 8005522:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005524:	2200      	movs	r2, #0
 8005526:	601a      	str	r2, [r3, #0]
 8005528:	9b01      	ldr	r3, [sp, #4]
 800552a:	2b00      	cmp	r3, #0
 800552c:	bfbf      	itttt	lt
 800552e:	2301      	movlt	r3, #1
 8005530:	602b      	strlt	r3, [r5, #0]
 8005532:	9b01      	ldrlt	r3, [sp, #4]
 8005534:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005538:	bfb2      	itee	lt
 800553a:	9301      	strlt	r3, [sp, #4]
 800553c:	2300      	movge	r3, #0
 800553e:	602b      	strge	r3, [r5, #0]
 8005540:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005544:	4ba8      	ldr	r3, [pc, #672]	; (80057e8 <_dtoa_r+0x308>)
 8005546:	ea33 0308 	bics.w	r3, r3, r8
 800554a:	d11b      	bne.n	8005584 <_dtoa_r+0xa4>
 800554c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800554e:	f242 730f 	movw	r3, #9999	; 0x270f
 8005552:	6013      	str	r3, [r2, #0]
 8005554:	9b00      	ldr	r3, [sp, #0]
 8005556:	b923      	cbnz	r3, 8005562 <_dtoa_r+0x82>
 8005558:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800555c:	2800      	cmp	r0, #0
 800555e:	f000 8578 	beq.w	8006052 <_dtoa_r+0xb72>
 8005562:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005564:	b953      	cbnz	r3, 800557c <_dtoa_r+0x9c>
 8005566:	4ba1      	ldr	r3, [pc, #644]	; (80057ec <_dtoa_r+0x30c>)
 8005568:	e021      	b.n	80055ae <_dtoa_r+0xce>
 800556a:	4ba1      	ldr	r3, [pc, #644]	; (80057f0 <_dtoa_r+0x310>)
 800556c:	9302      	str	r3, [sp, #8]
 800556e:	3308      	adds	r3, #8
 8005570:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005572:	6013      	str	r3, [r2, #0]
 8005574:	9802      	ldr	r0, [sp, #8]
 8005576:	b017      	add	sp, #92	; 0x5c
 8005578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800557c:	4b9b      	ldr	r3, [pc, #620]	; (80057ec <_dtoa_r+0x30c>)
 800557e:	9302      	str	r3, [sp, #8]
 8005580:	3303      	adds	r3, #3
 8005582:	e7f5      	b.n	8005570 <_dtoa_r+0x90>
 8005584:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005588:	2200      	movs	r2, #0
 800558a:	2300      	movs	r3, #0
 800558c:	4630      	mov	r0, r6
 800558e:	4639      	mov	r1, r7
 8005590:	f7fb fa42 	bl	8000a18 <__aeabi_dcmpeq>
 8005594:	4681      	mov	r9, r0
 8005596:	b160      	cbz	r0, 80055b2 <_dtoa_r+0xd2>
 8005598:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800559a:	2301      	movs	r3, #1
 800559c:	6013      	str	r3, [r2, #0]
 800559e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	f000 8553 	beq.w	800604c <_dtoa_r+0xb6c>
 80055a6:	4b93      	ldr	r3, [pc, #588]	; (80057f4 <_dtoa_r+0x314>)
 80055a8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80055aa:	6013      	str	r3, [r2, #0]
 80055ac:	3b01      	subs	r3, #1
 80055ae:	9302      	str	r3, [sp, #8]
 80055b0:	e7e0      	b.n	8005574 <_dtoa_r+0x94>
 80055b2:	aa14      	add	r2, sp, #80	; 0x50
 80055b4:	a915      	add	r1, sp, #84	; 0x54
 80055b6:	ec47 6b10 	vmov	d0, r6, r7
 80055ba:	4620      	mov	r0, r4
 80055bc:	f001 f9f1 	bl	80069a2 <__d2b>
 80055c0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80055c4:	4682      	mov	sl, r0
 80055c6:	2d00      	cmp	r5, #0
 80055c8:	d07e      	beq.n	80056c8 <_dtoa_r+0x1e8>
 80055ca:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80055ce:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80055d2:	4630      	mov	r0, r6
 80055d4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80055d8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80055dc:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 80055e0:	2200      	movs	r2, #0
 80055e2:	4b85      	ldr	r3, [pc, #532]	; (80057f8 <_dtoa_r+0x318>)
 80055e4:	f7fa fdfc 	bl	80001e0 <__aeabi_dsub>
 80055e8:	a379      	add	r3, pc, #484	; (adr r3, 80057d0 <_dtoa_r+0x2f0>)
 80055ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ee:	f7fa ffab 	bl	8000548 <__aeabi_dmul>
 80055f2:	a379      	add	r3, pc, #484	; (adr r3, 80057d8 <_dtoa_r+0x2f8>)
 80055f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f8:	f7fa fdf4 	bl	80001e4 <__adddf3>
 80055fc:	4606      	mov	r6, r0
 80055fe:	4628      	mov	r0, r5
 8005600:	460f      	mov	r7, r1
 8005602:	f7fa ff3b 	bl	800047c <__aeabi_i2d>
 8005606:	a376      	add	r3, pc, #472	; (adr r3, 80057e0 <_dtoa_r+0x300>)
 8005608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800560c:	f7fa ff9c 	bl	8000548 <__aeabi_dmul>
 8005610:	4602      	mov	r2, r0
 8005612:	460b      	mov	r3, r1
 8005614:	4630      	mov	r0, r6
 8005616:	4639      	mov	r1, r7
 8005618:	f7fa fde4 	bl	80001e4 <__adddf3>
 800561c:	4606      	mov	r6, r0
 800561e:	460f      	mov	r7, r1
 8005620:	f7fb fa42 	bl	8000aa8 <__aeabi_d2iz>
 8005624:	2200      	movs	r2, #0
 8005626:	4683      	mov	fp, r0
 8005628:	2300      	movs	r3, #0
 800562a:	4630      	mov	r0, r6
 800562c:	4639      	mov	r1, r7
 800562e:	f7fb f9fd 	bl	8000a2c <__aeabi_dcmplt>
 8005632:	b158      	cbz	r0, 800564c <_dtoa_r+0x16c>
 8005634:	4658      	mov	r0, fp
 8005636:	f7fa ff21 	bl	800047c <__aeabi_i2d>
 800563a:	4602      	mov	r2, r0
 800563c:	460b      	mov	r3, r1
 800563e:	4630      	mov	r0, r6
 8005640:	4639      	mov	r1, r7
 8005642:	f7fb f9e9 	bl	8000a18 <__aeabi_dcmpeq>
 8005646:	b908      	cbnz	r0, 800564c <_dtoa_r+0x16c>
 8005648:	f10b 3bff 	add.w	fp, fp, #4294967295
 800564c:	f1bb 0f16 	cmp.w	fp, #22
 8005650:	d859      	bhi.n	8005706 <_dtoa_r+0x226>
 8005652:	496a      	ldr	r1, [pc, #424]	; (80057fc <_dtoa_r+0x31c>)
 8005654:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8005658:	e9dd 2300 	ldrd	r2, r3, [sp]
 800565c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005660:	f7fb fa02 	bl	8000a68 <__aeabi_dcmpgt>
 8005664:	2800      	cmp	r0, #0
 8005666:	d050      	beq.n	800570a <_dtoa_r+0x22a>
 8005668:	f10b 3bff 	add.w	fp, fp, #4294967295
 800566c:	2300      	movs	r3, #0
 800566e:	930e      	str	r3, [sp, #56]	; 0x38
 8005670:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005672:	1b5d      	subs	r5, r3, r5
 8005674:	1e6b      	subs	r3, r5, #1
 8005676:	9306      	str	r3, [sp, #24]
 8005678:	bf45      	ittet	mi
 800567a:	f1c5 0301 	rsbmi	r3, r5, #1
 800567e:	9305      	strmi	r3, [sp, #20]
 8005680:	2300      	movpl	r3, #0
 8005682:	2300      	movmi	r3, #0
 8005684:	bf4c      	ite	mi
 8005686:	9306      	strmi	r3, [sp, #24]
 8005688:	9305      	strpl	r3, [sp, #20]
 800568a:	f1bb 0f00 	cmp.w	fp, #0
 800568e:	db3e      	blt.n	800570e <_dtoa_r+0x22e>
 8005690:	9b06      	ldr	r3, [sp, #24]
 8005692:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005696:	445b      	add	r3, fp
 8005698:	9306      	str	r3, [sp, #24]
 800569a:	2300      	movs	r3, #0
 800569c:	9308      	str	r3, [sp, #32]
 800569e:	9b07      	ldr	r3, [sp, #28]
 80056a0:	2b09      	cmp	r3, #9
 80056a2:	f200 80af 	bhi.w	8005804 <_dtoa_r+0x324>
 80056a6:	2b05      	cmp	r3, #5
 80056a8:	bfc4      	itt	gt
 80056aa:	3b04      	subgt	r3, #4
 80056ac:	9307      	strgt	r3, [sp, #28]
 80056ae:	9b07      	ldr	r3, [sp, #28]
 80056b0:	f1a3 0302 	sub.w	r3, r3, #2
 80056b4:	bfcc      	ite	gt
 80056b6:	2600      	movgt	r6, #0
 80056b8:	2601      	movle	r6, #1
 80056ba:	2b03      	cmp	r3, #3
 80056bc:	f200 80ae 	bhi.w	800581c <_dtoa_r+0x33c>
 80056c0:	e8df f003 	tbb	[pc, r3]
 80056c4:	772f8482 	.word	0x772f8482
 80056c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80056ca:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80056cc:	441d      	add	r5, r3
 80056ce:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80056d2:	2b20      	cmp	r3, #32
 80056d4:	dd11      	ble.n	80056fa <_dtoa_r+0x21a>
 80056d6:	9a00      	ldr	r2, [sp, #0]
 80056d8:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80056dc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80056e0:	fa22 f000 	lsr.w	r0, r2, r0
 80056e4:	fa08 f303 	lsl.w	r3, r8, r3
 80056e8:	4318      	orrs	r0, r3
 80056ea:	f7fa feb7 	bl	800045c <__aeabi_ui2d>
 80056ee:	2301      	movs	r3, #1
 80056f0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80056f4:	3d01      	subs	r5, #1
 80056f6:	9312      	str	r3, [sp, #72]	; 0x48
 80056f8:	e772      	b.n	80055e0 <_dtoa_r+0x100>
 80056fa:	f1c3 0020 	rsb	r0, r3, #32
 80056fe:	9b00      	ldr	r3, [sp, #0]
 8005700:	fa03 f000 	lsl.w	r0, r3, r0
 8005704:	e7f1      	b.n	80056ea <_dtoa_r+0x20a>
 8005706:	2301      	movs	r3, #1
 8005708:	e7b1      	b.n	800566e <_dtoa_r+0x18e>
 800570a:	900e      	str	r0, [sp, #56]	; 0x38
 800570c:	e7b0      	b.n	8005670 <_dtoa_r+0x190>
 800570e:	9b05      	ldr	r3, [sp, #20]
 8005710:	eba3 030b 	sub.w	r3, r3, fp
 8005714:	9305      	str	r3, [sp, #20]
 8005716:	f1cb 0300 	rsb	r3, fp, #0
 800571a:	9308      	str	r3, [sp, #32]
 800571c:	2300      	movs	r3, #0
 800571e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005720:	e7bd      	b.n	800569e <_dtoa_r+0x1be>
 8005722:	2301      	movs	r3, #1
 8005724:	9309      	str	r3, [sp, #36]	; 0x24
 8005726:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005728:	2b00      	cmp	r3, #0
 800572a:	dd7a      	ble.n	8005822 <_dtoa_r+0x342>
 800572c:	9304      	str	r3, [sp, #16]
 800572e:	9303      	str	r3, [sp, #12]
 8005730:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005732:	2200      	movs	r2, #0
 8005734:	606a      	str	r2, [r5, #4]
 8005736:	2104      	movs	r1, #4
 8005738:	f101 0214 	add.w	r2, r1, #20
 800573c:	429a      	cmp	r2, r3
 800573e:	d975      	bls.n	800582c <_dtoa_r+0x34c>
 8005740:	6869      	ldr	r1, [r5, #4]
 8005742:	4620      	mov	r0, r4
 8005744:	f000 feab 	bl	800649e <_Balloc>
 8005748:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800574a:	6028      	str	r0, [r5, #0]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	9302      	str	r3, [sp, #8]
 8005750:	9b03      	ldr	r3, [sp, #12]
 8005752:	2b0e      	cmp	r3, #14
 8005754:	f200 80e5 	bhi.w	8005922 <_dtoa_r+0x442>
 8005758:	2e00      	cmp	r6, #0
 800575a:	f000 80e2 	beq.w	8005922 <_dtoa_r+0x442>
 800575e:	ed9d 7b00 	vldr	d7, [sp]
 8005762:	f1bb 0f00 	cmp.w	fp, #0
 8005766:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800576a:	dd74      	ble.n	8005856 <_dtoa_r+0x376>
 800576c:	4a23      	ldr	r2, [pc, #140]	; (80057fc <_dtoa_r+0x31c>)
 800576e:	f00b 030f 	and.w	r3, fp, #15
 8005772:	ea4f 162b 	mov.w	r6, fp, asr #4
 8005776:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800577a:	06f0      	lsls	r0, r6, #27
 800577c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005780:	d559      	bpl.n	8005836 <_dtoa_r+0x356>
 8005782:	4b1f      	ldr	r3, [pc, #124]	; (8005800 <_dtoa_r+0x320>)
 8005784:	ec51 0b17 	vmov	r0, r1, d7
 8005788:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800578c:	f7fb f806 	bl	800079c <__aeabi_ddiv>
 8005790:	e9cd 0100 	strd	r0, r1, [sp]
 8005794:	f006 060f 	and.w	r6, r6, #15
 8005798:	2503      	movs	r5, #3
 800579a:	4f19      	ldr	r7, [pc, #100]	; (8005800 <_dtoa_r+0x320>)
 800579c:	2e00      	cmp	r6, #0
 800579e:	d14c      	bne.n	800583a <_dtoa_r+0x35a>
 80057a0:	4642      	mov	r2, r8
 80057a2:	464b      	mov	r3, r9
 80057a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80057a8:	f7fa fff8 	bl	800079c <__aeabi_ddiv>
 80057ac:	e9cd 0100 	strd	r0, r1, [sp]
 80057b0:	e06a      	b.n	8005888 <_dtoa_r+0x3a8>
 80057b2:	2301      	movs	r3, #1
 80057b4:	9309      	str	r3, [sp, #36]	; 0x24
 80057b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057b8:	445b      	add	r3, fp
 80057ba:	9304      	str	r3, [sp, #16]
 80057bc:	3301      	adds	r3, #1
 80057be:	2b01      	cmp	r3, #1
 80057c0:	9303      	str	r3, [sp, #12]
 80057c2:	bfb8      	it	lt
 80057c4:	2301      	movlt	r3, #1
 80057c6:	e7b3      	b.n	8005730 <_dtoa_r+0x250>
 80057c8:	2300      	movs	r3, #0
 80057ca:	e7ab      	b.n	8005724 <_dtoa_r+0x244>
 80057cc:	2300      	movs	r3, #0
 80057ce:	e7f1      	b.n	80057b4 <_dtoa_r+0x2d4>
 80057d0:	636f4361 	.word	0x636f4361
 80057d4:	3fd287a7 	.word	0x3fd287a7
 80057d8:	8b60c8b3 	.word	0x8b60c8b3
 80057dc:	3fc68a28 	.word	0x3fc68a28
 80057e0:	509f79fb 	.word	0x509f79fb
 80057e4:	3fd34413 	.word	0x3fd34413
 80057e8:	7ff00000 	.word	0x7ff00000
 80057ec:	08006c3f 	.word	0x08006c3f
 80057f0:	08006c36 	.word	0x08006c36
 80057f4:	08006c35 	.word	0x08006c35
 80057f8:	3ff80000 	.word	0x3ff80000
 80057fc:	08006cd8 	.word	0x08006cd8
 8005800:	08006cb0 	.word	0x08006cb0
 8005804:	2601      	movs	r6, #1
 8005806:	2300      	movs	r3, #0
 8005808:	9307      	str	r3, [sp, #28]
 800580a:	9609      	str	r6, [sp, #36]	; 0x24
 800580c:	f04f 33ff 	mov.w	r3, #4294967295
 8005810:	9304      	str	r3, [sp, #16]
 8005812:	9303      	str	r3, [sp, #12]
 8005814:	2200      	movs	r2, #0
 8005816:	2312      	movs	r3, #18
 8005818:	920a      	str	r2, [sp, #40]	; 0x28
 800581a:	e789      	b.n	8005730 <_dtoa_r+0x250>
 800581c:	2301      	movs	r3, #1
 800581e:	9309      	str	r3, [sp, #36]	; 0x24
 8005820:	e7f4      	b.n	800580c <_dtoa_r+0x32c>
 8005822:	2301      	movs	r3, #1
 8005824:	9304      	str	r3, [sp, #16]
 8005826:	9303      	str	r3, [sp, #12]
 8005828:	461a      	mov	r2, r3
 800582a:	e7f5      	b.n	8005818 <_dtoa_r+0x338>
 800582c:	686a      	ldr	r2, [r5, #4]
 800582e:	3201      	adds	r2, #1
 8005830:	606a      	str	r2, [r5, #4]
 8005832:	0049      	lsls	r1, r1, #1
 8005834:	e780      	b.n	8005738 <_dtoa_r+0x258>
 8005836:	2502      	movs	r5, #2
 8005838:	e7af      	b.n	800579a <_dtoa_r+0x2ba>
 800583a:	07f1      	lsls	r1, r6, #31
 800583c:	d508      	bpl.n	8005850 <_dtoa_r+0x370>
 800583e:	4640      	mov	r0, r8
 8005840:	4649      	mov	r1, r9
 8005842:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005846:	f7fa fe7f 	bl	8000548 <__aeabi_dmul>
 800584a:	3501      	adds	r5, #1
 800584c:	4680      	mov	r8, r0
 800584e:	4689      	mov	r9, r1
 8005850:	1076      	asrs	r6, r6, #1
 8005852:	3708      	adds	r7, #8
 8005854:	e7a2      	b.n	800579c <_dtoa_r+0x2bc>
 8005856:	f000 809d 	beq.w	8005994 <_dtoa_r+0x4b4>
 800585a:	f1cb 0600 	rsb	r6, fp, #0
 800585e:	4b9f      	ldr	r3, [pc, #636]	; (8005adc <_dtoa_r+0x5fc>)
 8005860:	4f9f      	ldr	r7, [pc, #636]	; (8005ae0 <_dtoa_r+0x600>)
 8005862:	f006 020f 	and.w	r2, r6, #15
 8005866:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800586a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800586e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005872:	f7fa fe69 	bl	8000548 <__aeabi_dmul>
 8005876:	e9cd 0100 	strd	r0, r1, [sp]
 800587a:	1136      	asrs	r6, r6, #4
 800587c:	2300      	movs	r3, #0
 800587e:	2502      	movs	r5, #2
 8005880:	2e00      	cmp	r6, #0
 8005882:	d17c      	bne.n	800597e <_dtoa_r+0x49e>
 8005884:	2b00      	cmp	r3, #0
 8005886:	d191      	bne.n	80057ac <_dtoa_r+0x2cc>
 8005888:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800588a:	2b00      	cmp	r3, #0
 800588c:	f000 8084 	beq.w	8005998 <_dtoa_r+0x4b8>
 8005890:	e9dd 8900 	ldrd	r8, r9, [sp]
 8005894:	2200      	movs	r2, #0
 8005896:	4b93      	ldr	r3, [pc, #588]	; (8005ae4 <_dtoa_r+0x604>)
 8005898:	4640      	mov	r0, r8
 800589a:	4649      	mov	r1, r9
 800589c:	f7fb f8c6 	bl	8000a2c <__aeabi_dcmplt>
 80058a0:	2800      	cmp	r0, #0
 80058a2:	d079      	beq.n	8005998 <_dtoa_r+0x4b8>
 80058a4:	9b03      	ldr	r3, [sp, #12]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d076      	beq.n	8005998 <_dtoa_r+0x4b8>
 80058aa:	9b04      	ldr	r3, [sp, #16]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	dd34      	ble.n	800591a <_dtoa_r+0x43a>
 80058b0:	2200      	movs	r2, #0
 80058b2:	4b8d      	ldr	r3, [pc, #564]	; (8005ae8 <_dtoa_r+0x608>)
 80058b4:	4640      	mov	r0, r8
 80058b6:	4649      	mov	r1, r9
 80058b8:	f7fa fe46 	bl	8000548 <__aeabi_dmul>
 80058bc:	e9cd 0100 	strd	r0, r1, [sp]
 80058c0:	9e04      	ldr	r6, [sp, #16]
 80058c2:	f10b 37ff 	add.w	r7, fp, #4294967295
 80058c6:	3501      	adds	r5, #1
 80058c8:	4628      	mov	r0, r5
 80058ca:	f7fa fdd7 	bl	800047c <__aeabi_i2d>
 80058ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058d2:	f7fa fe39 	bl	8000548 <__aeabi_dmul>
 80058d6:	2200      	movs	r2, #0
 80058d8:	4b84      	ldr	r3, [pc, #528]	; (8005aec <_dtoa_r+0x60c>)
 80058da:	f7fa fc83 	bl	80001e4 <__adddf3>
 80058de:	4680      	mov	r8, r0
 80058e0:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80058e4:	2e00      	cmp	r6, #0
 80058e6:	d15a      	bne.n	800599e <_dtoa_r+0x4be>
 80058e8:	2200      	movs	r2, #0
 80058ea:	4b81      	ldr	r3, [pc, #516]	; (8005af0 <_dtoa_r+0x610>)
 80058ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058f0:	f7fa fc76 	bl	80001e0 <__aeabi_dsub>
 80058f4:	4642      	mov	r2, r8
 80058f6:	464b      	mov	r3, r9
 80058f8:	e9cd 0100 	strd	r0, r1, [sp]
 80058fc:	f7fb f8b4 	bl	8000a68 <__aeabi_dcmpgt>
 8005900:	2800      	cmp	r0, #0
 8005902:	f040 829b 	bne.w	8005e3c <_dtoa_r+0x95c>
 8005906:	4642      	mov	r2, r8
 8005908:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800590c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005910:	f7fb f88c 	bl	8000a2c <__aeabi_dcmplt>
 8005914:	2800      	cmp	r0, #0
 8005916:	f040 828f 	bne.w	8005e38 <_dtoa_r+0x958>
 800591a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800591e:	e9cd 2300 	strd	r2, r3, [sp]
 8005922:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005924:	2b00      	cmp	r3, #0
 8005926:	f2c0 8150 	blt.w	8005bca <_dtoa_r+0x6ea>
 800592a:	f1bb 0f0e 	cmp.w	fp, #14
 800592e:	f300 814c 	bgt.w	8005bca <_dtoa_r+0x6ea>
 8005932:	4b6a      	ldr	r3, [pc, #424]	; (8005adc <_dtoa_r+0x5fc>)
 8005934:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005938:	e9d3 8900 	ldrd	r8, r9, [r3]
 800593c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800593e:	2b00      	cmp	r3, #0
 8005940:	f280 80da 	bge.w	8005af8 <_dtoa_r+0x618>
 8005944:	9b03      	ldr	r3, [sp, #12]
 8005946:	2b00      	cmp	r3, #0
 8005948:	f300 80d6 	bgt.w	8005af8 <_dtoa_r+0x618>
 800594c:	f040 8273 	bne.w	8005e36 <_dtoa_r+0x956>
 8005950:	2200      	movs	r2, #0
 8005952:	4b67      	ldr	r3, [pc, #412]	; (8005af0 <_dtoa_r+0x610>)
 8005954:	4640      	mov	r0, r8
 8005956:	4649      	mov	r1, r9
 8005958:	f7fa fdf6 	bl	8000548 <__aeabi_dmul>
 800595c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005960:	f7fb f878 	bl	8000a54 <__aeabi_dcmpge>
 8005964:	9e03      	ldr	r6, [sp, #12]
 8005966:	4637      	mov	r7, r6
 8005968:	2800      	cmp	r0, #0
 800596a:	f040 824a 	bne.w	8005e02 <_dtoa_r+0x922>
 800596e:	9b02      	ldr	r3, [sp, #8]
 8005970:	9a02      	ldr	r2, [sp, #8]
 8005972:	1c5d      	adds	r5, r3, #1
 8005974:	2331      	movs	r3, #49	; 0x31
 8005976:	7013      	strb	r3, [r2, #0]
 8005978:	f10b 0b01 	add.w	fp, fp, #1
 800597c:	e245      	b.n	8005e0a <_dtoa_r+0x92a>
 800597e:	07f2      	lsls	r2, r6, #31
 8005980:	d505      	bpl.n	800598e <_dtoa_r+0x4ae>
 8005982:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005986:	f7fa fddf 	bl	8000548 <__aeabi_dmul>
 800598a:	3501      	adds	r5, #1
 800598c:	2301      	movs	r3, #1
 800598e:	1076      	asrs	r6, r6, #1
 8005990:	3708      	adds	r7, #8
 8005992:	e775      	b.n	8005880 <_dtoa_r+0x3a0>
 8005994:	2502      	movs	r5, #2
 8005996:	e777      	b.n	8005888 <_dtoa_r+0x3a8>
 8005998:	465f      	mov	r7, fp
 800599a:	9e03      	ldr	r6, [sp, #12]
 800599c:	e794      	b.n	80058c8 <_dtoa_r+0x3e8>
 800599e:	9a02      	ldr	r2, [sp, #8]
 80059a0:	4b4e      	ldr	r3, [pc, #312]	; (8005adc <_dtoa_r+0x5fc>)
 80059a2:	4432      	add	r2, r6
 80059a4:	9213      	str	r2, [sp, #76]	; 0x4c
 80059a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059a8:	1e71      	subs	r1, r6, #1
 80059aa:	2a00      	cmp	r2, #0
 80059ac:	d048      	beq.n	8005a40 <_dtoa_r+0x560>
 80059ae:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80059b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059b6:	2000      	movs	r0, #0
 80059b8:	494e      	ldr	r1, [pc, #312]	; (8005af4 <_dtoa_r+0x614>)
 80059ba:	f7fa feef 	bl	800079c <__aeabi_ddiv>
 80059be:	4642      	mov	r2, r8
 80059c0:	464b      	mov	r3, r9
 80059c2:	f7fa fc0d 	bl	80001e0 <__aeabi_dsub>
 80059c6:	9d02      	ldr	r5, [sp, #8]
 80059c8:	4680      	mov	r8, r0
 80059ca:	4689      	mov	r9, r1
 80059cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80059d0:	f7fb f86a 	bl	8000aa8 <__aeabi_d2iz>
 80059d4:	4606      	mov	r6, r0
 80059d6:	f7fa fd51 	bl	800047c <__aeabi_i2d>
 80059da:	4602      	mov	r2, r0
 80059dc:	460b      	mov	r3, r1
 80059de:	e9dd 0100 	ldrd	r0, r1, [sp]
 80059e2:	f7fa fbfd 	bl	80001e0 <__aeabi_dsub>
 80059e6:	3630      	adds	r6, #48	; 0x30
 80059e8:	f805 6b01 	strb.w	r6, [r5], #1
 80059ec:	4642      	mov	r2, r8
 80059ee:	464b      	mov	r3, r9
 80059f0:	e9cd 0100 	strd	r0, r1, [sp]
 80059f4:	f7fb f81a 	bl	8000a2c <__aeabi_dcmplt>
 80059f8:	2800      	cmp	r0, #0
 80059fa:	d165      	bne.n	8005ac8 <_dtoa_r+0x5e8>
 80059fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a00:	2000      	movs	r0, #0
 8005a02:	4938      	ldr	r1, [pc, #224]	; (8005ae4 <_dtoa_r+0x604>)
 8005a04:	f7fa fbec 	bl	80001e0 <__aeabi_dsub>
 8005a08:	4642      	mov	r2, r8
 8005a0a:	464b      	mov	r3, r9
 8005a0c:	f7fb f80e 	bl	8000a2c <__aeabi_dcmplt>
 8005a10:	2800      	cmp	r0, #0
 8005a12:	f040 80ba 	bne.w	8005b8a <_dtoa_r+0x6aa>
 8005a16:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005a18:	429d      	cmp	r5, r3
 8005a1a:	f43f af7e 	beq.w	800591a <_dtoa_r+0x43a>
 8005a1e:	2200      	movs	r2, #0
 8005a20:	4b31      	ldr	r3, [pc, #196]	; (8005ae8 <_dtoa_r+0x608>)
 8005a22:	4640      	mov	r0, r8
 8005a24:	4649      	mov	r1, r9
 8005a26:	f7fa fd8f 	bl	8000548 <__aeabi_dmul>
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	4680      	mov	r8, r0
 8005a2e:	4689      	mov	r9, r1
 8005a30:	4b2d      	ldr	r3, [pc, #180]	; (8005ae8 <_dtoa_r+0x608>)
 8005a32:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a36:	f7fa fd87 	bl	8000548 <__aeabi_dmul>
 8005a3a:	e9cd 0100 	strd	r0, r1, [sp]
 8005a3e:	e7c5      	b.n	80059cc <_dtoa_r+0x4ec>
 8005a40:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8005a44:	4642      	mov	r2, r8
 8005a46:	464b      	mov	r3, r9
 8005a48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a4c:	f7fa fd7c 	bl	8000548 <__aeabi_dmul>
 8005a50:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005a54:	9d02      	ldr	r5, [sp, #8]
 8005a56:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a5a:	f7fb f825 	bl	8000aa8 <__aeabi_d2iz>
 8005a5e:	4606      	mov	r6, r0
 8005a60:	f7fa fd0c 	bl	800047c <__aeabi_i2d>
 8005a64:	3630      	adds	r6, #48	; 0x30
 8005a66:	4602      	mov	r2, r0
 8005a68:	460b      	mov	r3, r1
 8005a6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a6e:	f7fa fbb7 	bl	80001e0 <__aeabi_dsub>
 8005a72:	f805 6b01 	strb.w	r6, [r5], #1
 8005a76:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005a78:	42ab      	cmp	r3, r5
 8005a7a:	4680      	mov	r8, r0
 8005a7c:	4689      	mov	r9, r1
 8005a7e:	f04f 0200 	mov.w	r2, #0
 8005a82:	d125      	bne.n	8005ad0 <_dtoa_r+0x5f0>
 8005a84:	4b1b      	ldr	r3, [pc, #108]	; (8005af4 <_dtoa_r+0x614>)
 8005a86:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005a8a:	f7fa fbab 	bl	80001e4 <__adddf3>
 8005a8e:	4602      	mov	r2, r0
 8005a90:	460b      	mov	r3, r1
 8005a92:	4640      	mov	r0, r8
 8005a94:	4649      	mov	r1, r9
 8005a96:	f7fa ffe7 	bl	8000a68 <__aeabi_dcmpgt>
 8005a9a:	2800      	cmp	r0, #0
 8005a9c:	d175      	bne.n	8005b8a <_dtoa_r+0x6aa>
 8005a9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005aa2:	2000      	movs	r0, #0
 8005aa4:	4913      	ldr	r1, [pc, #76]	; (8005af4 <_dtoa_r+0x614>)
 8005aa6:	f7fa fb9b 	bl	80001e0 <__aeabi_dsub>
 8005aaa:	4602      	mov	r2, r0
 8005aac:	460b      	mov	r3, r1
 8005aae:	4640      	mov	r0, r8
 8005ab0:	4649      	mov	r1, r9
 8005ab2:	f7fa ffbb 	bl	8000a2c <__aeabi_dcmplt>
 8005ab6:	2800      	cmp	r0, #0
 8005ab8:	f43f af2f 	beq.w	800591a <_dtoa_r+0x43a>
 8005abc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005ac0:	2b30      	cmp	r3, #48	; 0x30
 8005ac2:	f105 32ff 	add.w	r2, r5, #4294967295
 8005ac6:	d001      	beq.n	8005acc <_dtoa_r+0x5ec>
 8005ac8:	46bb      	mov	fp, r7
 8005aca:	e04d      	b.n	8005b68 <_dtoa_r+0x688>
 8005acc:	4615      	mov	r5, r2
 8005ace:	e7f5      	b.n	8005abc <_dtoa_r+0x5dc>
 8005ad0:	4b05      	ldr	r3, [pc, #20]	; (8005ae8 <_dtoa_r+0x608>)
 8005ad2:	f7fa fd39 	bl	8000548 <__aeabi_dmul>
 8005ad6:	e9cd 0100 	strd	r0, r1, [sp]
 8005ada:	e7bc      	b.n	8005a56 <_dtoa_r+0x576>
 8005adc:	08006cd8 	.word	0x08006cd8
 8005ae0:	08006cb0 	.word	0x08006cb0
 8005ae4:	3ff00000 	.word	0x3ff00000
 8005ae8:	40240000 	.word	0x40240000
 8005aec:	401c0000 	.word	0x401c0000
 8005af0:	40140000 	.word	0x40140000
 8005af4:	3fe00000 	.word	0x3fe00000
 8005af8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005afc:	9d02      	ldr	r5, [sp, #8]
 8005afe:	4642      	mov	r2, r8
 8005b00:	464b      	mov	r3, r9
 8005b02:	4630      	mov	r0, r6
 8005b04:	4639      	mov	r1, r7
 8005b06:	f7fa fe49 	bl	800079c <__aeabi_ddiv>
 8005b0a:	f7fa ffcd 	bl	8000aa8 <__aeabi_d2iz>
 8005b0e:	9000      	str	r0, [sp, #0]
 8005b10:	f7fa fcb4 	bl	800047c <__aeabi_i2d>
 8005b14:	4642      	mov	r2, r8
 8005b16:	464b      	mov	r3, r9
 8005b18:	f7fa fd16 	bl	8000548 <__aeabi_dmul>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	460b      	mov	r3, r1
 8005b20:	4630      	mov	r0, r6
 8005b22:	4639      	mov	r1, r7
 8005b24:	f7fa fb5c 	bl	80001e0 <__aeabi_dsub>
 8005b28:	9e00      	ldr	r6, [sp, #0]
 8005b2a:	9f03      	ldr	r7, [sp, #12]
 8005b2c:	3630      	adds	r6, #48	; 0x30
 8005b2e:	f805 6b01 	strb.w	r6, [r5], #1
 8005b32:	9e02      	ldr	r6, [sp, #8]
 8005b34:	1bae      	subs	r6, r5, r6
 8005b36:	42b7      	cmp	r7, r6
 8005b38:	4602      	mov	r2, r0
 8005b3a:	460b      	mov	r3, r1
 8005b3c:	d138      	bne.n	8005bb0 <_dtoa_r+0x6d0>
 8005b3e:	f7fa fb51 	bl	80001e4 <__adddf3>
 8005b42:	4606      	mov	r6, r0
 8005b44:	460f      	mov	r7, r1
 8005b46:	4602      	mov	r2, r0
 8005b48:	460b      	mov	r3, r1
 8005b4a:	4640      	mov	r0, r8
 8005b4c:	4649      	mov	r1, r9
 8005b4e:	f7fa ff6d 	bl	8000a2c <__aeabi_dcmplt>
 8005b52:	b9c8      	cbnz	r0, 8005b88 <_dtoa_r+0x6a8>
 8005b54:	4632      	mov	r2, r6
 8005b56:	463b      	mov	r3, r7
 8005b58:	4640      	mov	r0, r8
 8005b5a:	4649      	mov	r1, r9
 8005b5c:	f7fa ff5c 	bl	8000a18 <__aeabi_dcmpeq>
 8005b60:	b110      	cbz	r0, 8005b68 <_dtoa_r+0x688>
 8005b62:	9b00      	ldr	r3, [sp, #0]
 8005b64:	07db      	lsls	r3, r3, #31
 8005b66:	d40f      	bmi.n	8005b88 <_dtoa_r+0x6a8>
 8005b68:	4651      	mov	r1, sl
 8005b6a:	4620      	mov	r0, r4
 8005b6c:	f000 fccb 	bl	8006506 <_Bfree>
 8005b70:	2300      	movs	r3, #0
 8005b72:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005b74:	702b      	strb	r3, [r5, #0]
 8005b76:	f10b 0301 	add.w	r3, fp, #1
 8005b7a:	6013      	str	r3, [r2, #0]
 8005b7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	f43f acf8 	beq.w	8005574 <_dtoa_r+0x94>
 8005b84:	601d      	str	r5, [r3, #0]
 8005b86:	e4f5      	b.n	8005574 <_dtoa_r+0x94>
 8005b88:	465f      	mov	r7, fp
 8005b8a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005b8e:	2a39      	cmp	r2, #57	; 0x39
 8005b90:	f105 33ff 	add.w	r3, r5, #4294967295
 8005b94:	d106      	bne.n	8005ba4 <_dtoa_r+0x6c4>
 8005b96:	9a02      	ldr	r2, [sp, #8]
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d107      	bne.n	8005bac <_dtoa_r+0x6cc>
 8005b9c:	2330      	movs	r3, #48	; 0x30
 8005b9e:	7013      	strb	r3, [r2, #0]
 8005ba0:	3701      	adds	r7, #1
 8005ba2:	4613      	mov	r3, r2
 8005ba4:	781a      	ldrb	r2, [r3, #0]
 8005ba6:	3201      	adds	r2, #1
 8005ba8:	701a      	strb	r2, [r3, #0]
 8005baa:	e78d      	b.n	8005ac8 <_dtoa_r+0x5e8>
 8005bac:	461d      	mov	r5, r3
 8005bae:	e7ec      	b.n	8005b8a <_dtoa_r+0x6aa>
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	4ba4      	ldr	r3, [pc, #656]	; (8005e44 <_dtoa_r+0x964>)
 8005bb4:	f7fa fcc8 	bl	8000548 <__aeabi_dmul>
 8005bb8:	2200      	movs	r2, #0
 8005bba:	2300      	movs	r3, #0
 8005bbc:	4606      	mov	r6, r0
 8005bbe:	460f      	mov	r7, r1
 8005bc0:	f7fa ff2a 	bl	8000a18 <__aeabi_dcmpeq>
 8005bc4:	2800      	cmp	r0, #0
 8005bc6:	d09a      	beq.n	8005afe <_dtoa_r+0x61e>
 8005bc8:	e7ce      	b.n	8005b68 <_dtoa_r+0x688>
 8005bca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005bcc:	2a00      	cmp	r2, #0
 8005bce:	f000 80cd 	beq.w	8005d6c <_dtoa_r+0x88c>
 8005bd2:	9a07      	ldr	r2, [sp, #28]
 8005bd4:	2a01      	cmp	r2, #1
 8005bd6:	f300 80af 	bgt.w	8005d38 <_dtoa_r+0x858>
 8005bda:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005bdc:	2a00      	cmp	r2, #0
 8005bde:	f000 80a7 	beq.w	8005d30 <_dtoa_r+0x850>
 8005be2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005be6:	9e08      	ldr	r6, [sp, #32]
 8005be8:	9d05      	ldr	r5, [sp, #20]
 8005bea:	9a05      	ldr	r2, [sp, #20]
 8005bec:	441a      	add	r2, r3
 8005bee:	9205      	str	r2, [sp, #20]
 8005bf0:	9a06      	ldr	r2, [sp, #24]
 8005bf2:	2101      	movs	r1, #1
 8005bf4:	441a      	add	r2, r3
 8005bf6:	4620      	mov	r0, r4
 8005bf8:	9206      	str	r2, [sp, #24]
 8005bfa:	f000 fd24 	bl	8006646 <__i2b>
 8005bfe:	4607      	mov	r7, r0
 8005c00:	2d00      	cmp	r5, #0
 8005c02:	dd0c      	ble.n	8005c1e <_dtoa_r+0x73e>
 8005c04:	9b06      	ldr	r3, [sp, #24]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	dd09      	ble.n	8005c1e <_dtoa_r+0x73e>
 8005c0a:	42ab      	cmp	r3, r5
 8005c0c:	9a05      	ldr	r2, [sp, #20]
 8005c0e:	bfa8      	it	ge
 8005c10:	462b      	movge	r3, r5
 8005c12:	1ad2      	subs	r2, r2, r3
 8005c14:	9205      	str	r2, [sp, #20]
 8005c16:	9a06      	ldr	r2, [sp, #24]
 8005c18:	1aed      	subs	r5, r5, r3
 8005c1a:	1ad3      	subs	r3, r2, r3
 8005c1c:	9306      	str	r3, [sp, #24]
 8005c1e:	9b08      	ldr	r3, [sp, #32]
 8005c20:	b1f3      	cbz	r3, 8005c60 <_dtoa_r+0x780>
 8005c22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	f000 80a5 	beq.w	8005d74 <_dtoa_r+0x894>
 8005c2a:	2e00      	cmp	r6, #0
 8005c2c:	dd10      	ble.n	8005c50 <_dtoa_r+0x770>
 8005c2e:	4639      	mov	r1, r7
 8005c30:	4632      	mov	r2, r6
 8005c32:	4620      	mov	r0, r4
 8005c34:	f000 fd9e 	bl	8006774 <__pow5mult>
 8005c38:	4652      	mov	r2, sl
 8005c3a:	4601      	mov	r1, r0
 8005c3c:	4607      	mov	r7, r0
 8005c3e:	4620      	mov	r0, r4
 8005c40:	f000 fd0a 	bl	8006658 <__multiply>
 8005c44:	4651      	mov	r1, sl
 8005c46:	4680      	mov	r8, r0
 8005c48:	4620      	mov	r0, r4
 8005c4a:	f000 fc5c 	bl	8006506 <_Bfree>
 8005c4e:	46c2      	mov	sl, r8
 8005c50:	9b08      	ldr	r3, [sp, #32]
 8005c52:	1b9a      	subs	r2, r3, r6
 8005c54:	d004      	beq.n	8005c60 <_dtoa_r+0x780>
 8005c56:	4651      	mov	r1, sl
 8005c58:	4620      	mov	r0, r4
 8005c5a:	f000 fd8b 	bl	8006774 <__pow5mult>
 8005c5e:	4682      	mov	sl, r0
 8005c60:	2101      	movs	r1, #1
 8005c62:	4620      	mov	r0, r4
 8005c64:	f000 fcef 	bl	8006646 <__i2b>
 8005c68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	4606      	mov	r6, r0
 8005c6e:	f340 8083 	ble.w	8005d78 <_dtoa_r+0x898>
 8005c72:	461a      	mov	r2, r3
 8005c74:	4601      	mov	r1, r0
 8005c76:	4620      	mov	r0, r4
 8005c78:	f000 fd7c 	bl	8006774 <__pow5mult>
 8005c7c:	9b07      	ldr	r3, [sp, #28]
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	4606      	mov	r6, r0
 8005c82:	dd7c      	ble.n	8005d7e <_dtoa_r+0x89e>
 8005c84:	f04f 0800 	mov.w	r8, #0
 8005c88:	6933      	ldr	r3, [r6, #16]
 8005c8a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005c8e:	6918      	ldr	r0, [r3, #16]
 8005c90:	f000 fc8b 	bl	80065aa <__hi0bits>
 8005c94:	f1c0 0020 	rsb	r0, r0, #32
 8005c98:	9b06      	ldr	r3, [sp, #24]
 8005c9a:	4418      	add	r0, r3
 8005c9c:	f010 001f 	ands.w	r0, r0, #31
 8005ca0:	f000 8096 	beq.w	8005dd0 <_dtoa_r+0x8f0>
 8005ca4:	f1c0 0320 	rsb	r3, r0, #32
 8005ca8:	2b04      	cmp	r3, #4
 8005caa:	f340 8087 	ble.w	8005dbc <_dtoa_r+0x8dc>
 8005cae:	9b05      	ldr	r3, [sp, #20]
 8005cb0:	f1c0 001c 	rsb	r0, r0, #28
 8005cb4:	4403      	add	r3, r0
 8005cb6:	9305      	str	r3, [sp, #20]
 8005cb8:	9b06      	ldr	r3, [sp, #24]
 8005cba:	4405      	add	r5, r0
 8005cbc:	4403      	add	r3, r0
 8005cbe:	9306      	str	r3, [sp, #24]
 8005cc0:	9b05      	ldr	r3, [sp, #20]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	dd05      	ble.n	8005cd2 <_dtoa_r+0x7f2>
 8005cc6:	4651      	mov	r1, sl
 8005cc8:	461a      	mov	r2, r3
 8005cca:	4620      	mov	r0, r4
 8005ccc:	f000 fda0 	bl	8006810 <__lshift>
 8005cd0:	4682      	mov	sl, r0
 8005cd2:	9b06      	ldr	r3, [sp, #24]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	dd05      	ble.n	8005ce4 <_dtoa_r+0x804>
 8005cd8:	4631      	mov	r1, r6
 8005cda:	461a      	mov	r2, r3
 8005cdc:	4620      	mov	r0, r4
 8005cde:	f000 fd97 	bl	8006810 <__lshift>
 8005ce2:	4606      	mov	r6, r0
 8005ce4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d074      	beq.n	8005dd4 <_dtoa_r+0x8f4>
 8005cea:	4631      	mov	r1, r6
 8005cec:	4650      	mov	r0, sl
 8005cee:	f000 fde0 	bl	80068b2 <__mcmp>
 8005cf2:	2800      	cmp	r0, #0
 8005cf4:	da6e      	bge.n	8005dd4 <_dtoa_r+0x8f4>
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	4651      	mov	r1, sl
 8005cfa:	220a      	movs	r2, #10
 8005cfc:	4620      	mov	r0, r4
 8005cfe:	f000 fc19 	bl	8006534 <__multadd>
 8005d02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d04:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005d08:	4682      	mov	sl, r0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	f000 81a8 	beq.w	8006060 <_dtoa_r+0xb80>
 8005d10:	2300      	movs	r3, #0
 8005d12:	4639      	mov	r1, r7
 8005d14:	220a      	movs	r2, #10
 8005d16:	4620      	mov	r0, r4
 8005d18:	f000 fc0c 	bl	8006534 <__multadd>
 8005d1c:	9b04      	ldr	r3, [sp, #16]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	4607      	mov	r7, r0
 8005d22:	f300 80c8 	bgt.w	8005eb6 <_dtoa_r+0x9d6>
 8005d26:	9b07      	ldr	r3, [sp, #28]
 8005d28:	2b02      	cmp	r3, #2
 8005d2a:	f340 80c4 	ble.w	8005eb6 <_dtoa_r+0x9d6>
 8005d2e:	e059      	b.n	8005de4 <_dtoa_r+0x904>
 8005d30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005d32:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005d36:	e756      	b.n	8005be6 <_dtoa_r+0x706>
 8005d38:	9b03      	ldr	r3, [sp, #12]
 8005d3a:	1e5e      	subs	r6, r3, #1
 8005d3c:	9b08      	ldr	r3, [sp, #32]
 8005d3e:	42b3      	cmp	r3, r6
 8005d40:	bfbf      	itttt	lt
 8005d42:	9b08      	ldrlt	r3, [sp, #32]
 8005d44:	9608      	strlt	r6, [sp, #32]
 8005d46:	1af2      	sublt	r2, r6, r3
 8005d48:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8005d4a:	bfb6      	itet	lt
 8005d4c:	189b      	addlt	r3, r3, r2
 8005d4e:	1b9e      	subge	r6, r3, r6
 8005d50:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8005d52:	9b03      	ldr	r3, [sp, #12]
 8005d54:	bfb8      	it	lt
 8005d56:	2600      	movlt	r6, #0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	bfb9      	ittee	lt
 8005d5c:	9b05      	ldrlt	r3, [sp, #20]
 8005d5e:	9a03      	ldrlt	r2, [sp, #12]
 8005d60:	9d05      	ldrge	r5, [sp, #20]
 8005d62:	9b03      	ldrge	r3, [sp, #12]
 8005d64:	bfbc      	itt	lt
 8005d66:	1a9d      	sublt	r5, r3, r2
 8005d68:	2300      	movlt	r3, #0
 8005d6a:	e73e      	b.n	8005bea <_dtoa_r+0x70a>
 8005d6c:	9e08      	ldr	r6, [sp, #32]
 8005d6e:	9d05      	ldr	r5, [sp, #20]
 8005d70:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005d72:	e745      	b.n	8005c00 <_dtoa_r+0x720>
 8005d74:	9a08      	ldr	r2, [sp, #32]
 8005d76:	e76e      	b.n	8005c56 <_dtoa_r+0x776>
 8005d78:	9b07      	ldr	r3, [sp, #28]
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	dc19      	bgt.n	8005db2 <_dtoa_r+0x8d2>
 8005d7e:	9b00      	ldr	r3, [sp, #0]
 8005d80:	b9bb      	cbnz	r3, 8005db2 <_dtoa_r+0x8d2>
 8005d82:	9b01      	ldr	r3, [sp, #4]
 8005d84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d88:	b99b      	cbnz	r3, 8005db2 <_dtoa_r+0x8d2>
 8005d8a:	9b01      	ldr	r3, [sp, #4]
 8005d8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005d90:	0d1b      	lsrs	r3, r3, #20
 8005d92:	051b      	lsls	r3, r3, #20
 8005d94:	b183      	cbz	r3, 8005db8 <_dtoa_r+0x8d8>
 8005d96:	9b05      	ldr	r3, [sp, #20]
 8005d98:	3301      	adds	r3, #1
 8005d9a:	9305      	str	r3, [sp, #20]
 8005d9c:	9b06      	ldr	r3, [sp, #24]
 8005d9e:	3301      	adds	r3, #1
 8005da0:	9306      	str	r3, [sp, #24]
 8005da2:	f04f 0801 	mov.w	r8, #1
 8005da6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	f47f af6d 	bne.w	8005c88 <_dtoa_r+0x7a8>
 8005dae:	2001      	movs	r0, #1
 8005db0:	e772      	b.n	8005c98 <_dtoa_r+0x7b8>
 8005db2:	f04f 0800 	mov.w	r8, #0
 8005db6:	e7f6      	b.n	8005da6 <_dtoa_r+0x8c6>
 8005db8:	4698      	mov	r8, r3
 8005dba:	e7f4      	b.n	8005da6 <_dtoa_r+0x8c6>
 8005dbc:	d080      	beq.n	8005cc0 <_dtoa_r+0x7e0>
 8005dbe:	9a05      	ldr	r2, [sp, #20]
 8005dc0:	331c      	adds	r3, #28
 8005dc2:	441a      	add	r2, r3
 8005dc4:	9205      	str	r2, [sp, #20]
 8005dc6:	9a06      	ldr	r2, [sp, #24]
 8005dc8:	441a      	add	r2, r3
 8005dca:	441d      	add	r5, r3
 8005dcc:	4613      	mov	r3, r2
 8005dce:	e776      	b.n	8005cbe <_dtoa_r+0x7de>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	e7f4      	b.n	8005dbe <_dtoa_r+0x8de>
 8005dd4:	9b03      	ldr	r3, [sp, #12]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	dc36      	bgt.n	8005e48 <_dtoa_r+0x968>
 8005dda:	9b07      	ldr	r3, [sp, #28]
 8005ddc:	2b02      	cmp	r3, #2
 8005dde:	dd33      	ble.n	8005e48 <_dtoa_r+0x968>
 8005de0:	9b03      	ldr	r3, [sp, #12]
 8005de2:	9304      	str	r3, [sp, #16]
 8005de4:	9b04      	ldr	r3, [sp, #16]
 8005de6:	b963      	cbnz	r3, 8005e02 <_dtoa_r+0x922>
 8005de8:	4631      	mov	r1, r6
 8005dea:	2205      	movs	r2, #5
 8005dec:	4620      	mov	r0, r4
 8005dee:	f000 fba1 	bl	8006534 <__multadd>
 8005df2:	4601      	mov	r1, r0
 8005df4:	4606      	mov	r6, r0
 8005df6:	4650      	mov	r0, sl
 8005df8:	f000 fd5b 	bl	80068b2 <__mcmp>
 8005dfc:	2800      	cmp	r0, #0
 8005dfe:	f73f adb6 	bgt.w	800596e <_dtoa_r+0x48e>
 8005e02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e04:	9d02      	ldr	r5, [sp, #8]
 8005e06:	ea6f 0b03 	mvn.w	fp, r3
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	9303      	str	r3, [sp, #12]
 8005e0e:	4631      	mov	r1, r6
 8005e10:	4620      	mov	r0, r4
 8005e12:	f000 fb78 	bl	8006506 <_Bfree>
 8005e16:	2f00      	cmp	r7, #0
 8005e18:	f43f aea6 	beq.w	8005b68 <_dtoa_r+0x688>
 8005e1c:	9b03      	ldr	r3, [sp, #12]
 8005e1e:	b12b      	cbz	r3, 8005e2c <_dtoa_r+0x94c>
 8005e20:	42bb      	cmp	r3, r7
 8005e22:	d003      	beq.n	8005e2c <_dtoa_r+0x94c>
 8005e24:	4619      	mov	r1, r3
 8005e26:	4620      	mov	r0, r4
 8005e28:	f000 fb6d 	bl	8006506 <_Bfree>
 8005e2c:	4639      	mov	r1, r7
 8005e2e:	4620      	mov	r0, r4
 8005e30:	f000 fb69 	bl	8006506 <_Bfree>
 8005e34:	e698      	b.n	8005b68 <_dtoa_r+0x688>
 8005e36:	2600      	movs	r6, #0
 8005e38:	4637      	mov	r7, r6
 8005e3a:	e7e2      	b.n	8005e02 <_dtoa_r+0x922>
 8005e3c:	46bb      	mov	fp, r7
 8005e3e:	4637      	mov	r7, r6
 8005e40:	e595      	b.n	800596e <_dtoa_r+0x48e>
 8005e42:	bf00      	nop
 8005e44:	40240000 	.word	0x40240000
 8005e48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e4a:	bb93      	cbnz	r3, 8005eb2 <_dtoa_r+0x9d2>
 8005e4c:	9b03      	ldr	r3, [sp, #12]
 8005e4e:	9304      	str	r3, [sp, #16]
 8005e50:	9d02      	ldr	r5, [sp, #8]
 8005e52:	4631      	mov	r1, r6
 8005e54:	4650      	mov	r0, sl
 8005e56:	f7ff fab7 	bl	80053c8 <quorem>
 8005e5a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005e5e:	f805 9b01 	strb.w	r9, [r5], #1
 8005e62:	9b02      	ldr	r3, [sp, #8]
 8005e64:	9a04      	ldr	r2, [sp, #16]
 8005e66:	1aeb      	subs	r3, r5, r3
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	f300 80dc 	bgt.w	8006026 <_dtoa_r+0xb46>
 8005e6e:	9b02      	ldr	r3, [sp, #8]
 8005e70:	2a01      	cmp	r2, #1
 8005e72:	bfac      	ite	ge
 8005e74:	189b      	addge	r3, r3, r2
 8005e76:	3301      	addlt	r3, #1
 8005e78:	4698      	mov	r8, r3
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	9303      	str	r3, [sp, #12]
 8005e7e:	4651      	mov	r1, sl
 8005e80:	2201      	movs	r2, #1
 8005e82:	4620      	mov	r0, r4
 8005e84:	f000 fcc4 	bl	8006810 <__lshift>
 8005e88:	4631      	mov	r1, r6
 8005e8a:	4682      	mov	sl, r0
 8005e8c:	f000 fd11 	bl	80068b2 <__mcmp>
 8005e90:	2800      	cmp	r0, #0
 8005e92:	f300 808d 	bgt.w	8005fb0 <_dtoa_r+0xad0>
 8005e96:	d103      	bne.n	8005ea0 <_dtoa_r+0x9c0>
 8005e98:	f019 0f01 	tst.w	r9, #1
 8005e9c:	f040 8088 	bne.w	8005fb0 <_dtoa_r+0xad0>
 8005ea0:	4645      	mov	r5, r8
 8005ea2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005ea6:	2b30      	cmp	r3, #48	; 0x30
 8005ea8:	f105 32ff 	add.w	r2, r5, #4294967295
 8005eac:	d1af      	bne.n	8005e0e <_dtoa_r+0x92e>
 8005eae:	4615      	mov	r5, r2
 8005eb0:	e7f7      	b.n	8005ea2 <_dtoa_r+0x9c2>
 8005eb2:	9b03      	ldr	r3, [sp, #12]
 8005eb4:	9304      	str	r3, [sp, #16]
 8005eb6:	2d00      	cmp	r5, #0
 8005eb8:	dd05      	ble.n	8005ec6 <_dtoa_r+0x9e6>
 8005eba:	4639      	mov	r1, r7
 8005ebc:	462a      	mov	r2, r5
 8005ebe:	4620      	mov	r0, r4
 8005ec0:	f000 fca6 	bl	8006810 <__lshift>
 8005ec4:	4607      	mov	r7, r0
 8005ec6:	f1b8 0f00 	cmp.w	r8, #0
 8005eca:	d04c      	beq.n	8005f66 <_dtoa_r+0xa86>
 8005ecc:	6879      	ldr	r1, [r7, #4]
 8005ece:	4620      	mov	r0, r4
 8005ed0:	f000 fae5 	bl	800649e <_Balloc>
 8005ed4:	693a      	ldr	r2, [r7, #16]
 8005ed6:	3202      	adds	r2, #2
 8005ed8:	4605      	mov	r5, r0
 8005eda:	0092      	lsls	r2, r2, #2
 8005edc:	f107 010c 	add.w	r1, r7, #12
 8005ee0:	300c      	adds	r0, #12
 8005ee2:	f000 facf 	bl	8006484 <memcpy>
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	4629      	mov	r1, r5
 8005eea:	4620      	mov	r0, r4
 8005eec:	f000 fc90 	bl	8006810 <__lshift>
 8005ef0:	9b00      	ldr	r3, [sp, #0]
 8005ef2:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005ef6:	9703      	str	r7, [sp, #12]
 8005ef8:	f003 0301 	and.w	r3, r3, #1
 8005efc:	4607      	mov	r7, r0
 8005efe:	9305      	str	r3, [sp, #20]
 8005f00:	4631      	mov	r1, r6
 8005f02:	4650      	mov	r0, sl
 8005f04:	f7ff fa60 	bl	80053c8 <quorem>
 8005f08:	9903      	ldr	r1, [sp, #12]
 8005f0a:	4605      	mov	r5, r0
 8005f0c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005f10:	4650      	mov	r0, sl
 8005f12:	f000 fcce 	bl	80068b2 <__mcmp>
 8005f16:	463a      	mov	r2, r7
 8005f18:	9000      	str	r0, [sp, #0]
 8005f1a:	4631      	mov	r1, r6
 8005f1c:	4620      	mov	r0, r4
 8005f1e:	f000 fce2 	bl	80068e6 <__mdiff>
 8005f22:	68c3      	ldr	r3, [r0, #12]
 8005f24:	4602      	mov	r2, r0
 8005f26:	bb03      	cbnz	r3, 8005f6a <_dtoa_r+0xa8a>
 8005f28:	4601      	mov	r1, r0
 8005f2a:	9006      	str	r0, [sp, #24]
 8005f2c:	4650      	mov	r0, sl
 8005f2e:	f000 fcc0 	bl	80068b2 <__mcmp>
 8005f32:	9a06      	ldr	r2, [sp, #24]
 8005f34:	4603      	mov	r3, r0
 8005f36:	4611      	mov	r1, r2
 8005f38:	4620      	mov	r0, r4
 8005f3a:	9306      	str	r3, [sp, #24]
 8005f3c:	f000 fae3 	bl	8006506 <_Bfree>
 8005f40:	9b06      	ldr	r3, [sp, #24]
 8005f42:	b9a3      	cbnz	r3, 8005f6e <_dtoa_r+0xa8e>
 8005f44:	9a07      	ldr	r2, [sp, #28]
 8005f46:	b992      	cbnz	r2, 8005f6e <_dtoa_r+0xa8e>
 8005f48:	9a05      	ldr	r2, [sp, #20]
 8005f4a:	b982      	cbnz	r2, 8005f6e <_dtoa_r+0xa8e>
 8005f4c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005f50:	d029      	beq.n	8005fa6 <_dtoa_r+0xac6>
 8005f52:	9b00      	ldr	r3, [sp, #0]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	dd01      	ble.n	8005f5c <_dtoa_r+0xa7c>
 8005f58:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8005f5c:	f108 0501 	add.w	r5, r8, #1
 8005f60:	f888 9000 	strb.w	r9, [r8]
 8005f64:	e753      	b.n	8005e0e <_dtoa_r+0x92e>
 8005f66:	4638      	mov	r0, r7
 8005f68:	e7c2      	b.n	8005ef0 <_dtoa_r+0xa10>
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e7e3      	b.n	8005f36 <_dtoa_r+0xa56>
 8005f6e:	9a00      	ldr	r2, [sp, #0]
 8005f70:	2a00      	cmp	r2, #0
 8005f72:	db04      	blt.n	8005f7e <_dtoa_r+0xa9e>
 8005f74:	d125      	bne.n	8005fc2 <_dtoa_r+0xae2>
 8005f76:	9a07      	ldr	r2, [sp, #28]
 8005f78:	bb1a      	cbnz	r2, 8005fc2 <_dtoa_r+0xae2>
 8005f7a:	9a05      	ldr	r2, [sp, #20]
 8005f7c:	bb0a      	cbnz	r2, 8005fc2 <_dtoa_r+0xae2>
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	ddec      	ble.n	8005f5c <_dtoa_r+0xa7c>
 8005f82:	4651      	mov	r1, sl
 8005f84:	2201      	movs	r2, #1
 8005f86:	4620      	mov	r0, r4
 8005f88:	f000 fc42 	bl	8006810 <__lshift>
 8005f8c:	4631      	mov	r1, r6
 8005f8e:	4682      	mov	sl, r0
 8005f90:	f000 fc8f 	bl	80068b2 <__mcmp>
 8005f94:	2800      	cmp	r0, #0
 8005f96:	dc03      	bgt.n	8005fa0 <_dtoa_r+0xac0>
 8005f98:	d1e0      	bne.n	8005f5c <_dtoa_r+0xa7c>
 8005f9a:	f019 0f01 	tst.w	r9, #1
 8005f9e:	d0dd      	beq.n	8005f5c <_dtoa_r+0xa7c>
 8005fa0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005fa4:	d1d8      	bne.n	8005f58 <_dtoa_r+0xa78>
 8005fa6:	2339      	movs	r3, #57	; 0x39
 8005fa8:	f888 3000 	strb.w	r3, [r8]
 8005fac:	f108 0801 	add.w	r8, r8, #1
 8005fb0:	4645      	mov	r5, r8
 8005fb2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005fb6:	2b39      	cmp	r3, #57	; 0x39
 8005fb8:	f105 32ff 	add.w	r2, r5, #4294967295
 8005fbc:	d03b      	beq.n	8006036 <_dtoa_r+0xb56>
 8005fbe:	3301      	adds	r3, #1
 8005fc0:	e040      	b.n	8006044 <_dtoa_r+0xb64>
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	f108 0501 	add.w	r5, r8, #1
 8005fc8:	dd05      	ble.n	8005fd6 <_dtoa_r+0xaf6>
 8005fca:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005fce:	d0ea      	beq.n	8005fa6 <_dtoa_r+0xac6>
 8005fd0:	f109 0901 	add.w	r9, r9, #1
 8005fd4:	e7c4      	b.n	8005f60 <_dtoa_r+0xa80>
 8005fd6:	9b02      	ldr	r3, [sp, #8]
 8005fd8:	9a04      	ldr	r2, [sp, #16]
 8005fda:	f805 9c01 	strb.w	r9, [r5, #-1]
 8005fde:	1aeb      	subs	r3, r5, r3
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	46a8      	mov	r8, r5
 8005fe4:	f43f af4b 	beq.w	8005e7e <_dtoa_r+0x99e>
 8005fe8:	4651      	mov	r1, sl
 8005fea:	2300      	movs	r3, #0
 8005fec:	220a      	movs	r2, #10
 8005fee:	4620      	mov	r0, r4
 8005ff0:	f000 faa0 	bl	8006534 <__multadd>
 8005ff4:	9b03      	ldr	r3, [sp, #12]
 8005ff6:	9903      	ldr	r1, [sp, #12]
 8005ff8:	42bb      	cmp	r3, r7
 8005ffa:	4682      	mov	sl, r0
 8005ffc:	f04f 0300 	mov.w	r3, #0
 8006000:	f04f 020a 	mov.w	r2, #10
 8006004:	4620      	mov	r0, r4
 8006006:	d104      	bne.n	8006012 <_dtoa_r+0xb32>
 8006008:	f000 fa94 	bl	8006534 <__multadd>
 800600c:	9003      	str	r0, [sp, #12]
 800600e:	4607      	mov	r7, r0
 8006010:	e776      	b.n	8005f00 <_dtoa_r+0xa20>
 8006012:	f000 fa8f 	bl	8006534 <__multadd>
 8006016:	2300      	movs	r3, #0
 8006018:	9003      	str	r0, [sp, #12]
 800601a:	220a      	movs	r2, #10
 800601c:	4639      	mov	r1, r7
 800601e:	4620      	mov	r0, r4
 8006020:	f000 fa88 	bl	8006534 <__multadd>
 8006024:	e7f3      	b.n	800600e <_dtoa_r+0xb2e>
 8006026:	4651      	mov	r1, sl
 8006028:	2300      	movs	r3, #0
 800602a:	220a      	movs	r2, #10
 800602c:	4620      	mov	r0, r4
 800602e:	f000 fa81 	bl	8006534 <__multadd>
 8006032:	4682      	mov	sl, r0
 8006034:	e70d      	b.n	8005e52 <_dtoa_r+0x972>
 8006036:	9b02      	ldr	r3, [sp, #8]
 8006038:	4293      	cmp	r3, r2
 800603a:	d105      	bne.n	8006048 <_dtoa_r+0xb68>
 800603c:	9a02      	ldr	r2, [sp, #8]
 800603e:	f10b 0b01 	add.w	fp, fp, #1
 8006042:	2331      	movs	r3, #49	; 0x31
 8006044:	7013      	strb	r3, [r2, #0]
 8006046:	e6e2      	b.n	8005e0e <_dtoa_r+0x92e>
 8006048:	4615      	mov	r5, r2
 800604a:	e7b2      	b.n	8005fb2 <_dtoa_r+0xad2>
 800604c:	4b09      	ldr	r3, [pc, #36]	; (8006074 <_dtoa_r+0xb94>)
 800604e:	f7ff baae 	b.w	80055ae <_dtoa_r+0xce>
 8006052:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006054:	2b00      	cmp	r3, #0
 8006056:	f47f aa88 	bne.w	800556a <_dtoa_r+0x8a>
 800605a:	4b07      	ldr	r3, [pc, #28]	; (8006078 <_dtoa_r+0xb98>)
 800605c:	f7ff baa7 	b.w	80055ae <_dtoa_r+0xce>
 8006060:	9b04      	ldr	r3, [sp, #16]
 8006062:	2b00      	cmp	r3, #0
 8006064:	f73f aef4 	bgt.w	8005e50 <_dtoa_r+0x970>
 8006068:	9b07      	ldr	r3, [sp, #28]
 800606a:	2b02      	cmp	r3, #2
 800606c:	f77f aef0 	ble.w	8005e50 <_dtoa_r+0x970>
 8006070:	e6b8      	b.n	8005de4 <_dtoa_r+0x904>
 8006072:	bf00      	nop
 8006074:	08006c34 	.word	0x08006c34
 8006078:	08006c36 	.word	0x08006c36

0800607c <__sflush_r>:
 800607c:	898a      	ldrh	r2, [r1, #12]
 800607e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006082:	4605      	mov	r5, r0
 8006084:	0710      	lsls	r0, r2, #28
 8006086:	460c      	mov	r4, r1
 8006088:	d45a      	bmi.n	8006140 <__sflush_r+0xc4>
 800608a:	684b      	ldr	r3, [r1, #4]
 800608c:	2b00      	cmp	r3, #0
 800608e:	dc05      	bgt.n	800609c <__sflush_r+0x20>
 8006090:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006092:	2b00      	cmp	r3, #0
 8006094:	dc02      	bgt.n	800609c <__sflush_r+0x20>
 8006096:	2000      	movs	r0, #0
 8006098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800609c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800609e:	2e00      	cmp	r6, #0
 80060a0:	d0f9      	beq.n	8006096 <__sflush_r+0x1a>
 80060a2:	2300      	movs	r3, #0
 80060a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80060a8:	682f      	ldr	r7, [r5, #0]
 80060aa:	602b      	str	r3, [r5, #0]
 80060ac:	d033      	beq.n	8006116 <__sflush_r+0x9a>
 80060ae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80060b0:	89a3      	ldrh	r3, [r4, #12]
 80060b2:	075a      	lsls	r2, r3, #29
 80060b4:	d505      	bpl.n	80060c2 <__sflush_r+0x46>
 80060b6:	6863      	ldr	r3, [r4, #4]
 80060b8:	1ac0      	subs	r0, r0, r3
 80060ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80060bc:	b10b      	cbz	r3, 80060c2 <__sflush_r+0x46>
 80060be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80060c0:	1ac0      	subs	r0, r0, r3
 80060c2:	2300      	movs	r3, #0
 80060c4:	4602      	mov	r2, r0
 80060c6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060c8:	6a21      	ldr	r1, [r4, #32]
 80060ca:	4628      	mov	r0, r5
 80060cc:	47b0      	blx	r6
 80060ce:	1c43      	adds	r3, r0, #1
 80060d0:	89a3      	ldrh	r3, [r4, #12]
 80060d2:	d106      	bne.n	80060e2 <__sflush_r+0x66>
 80060d4:	6829      	ldr	r1, [r5, #0]
 80060d6:	291d      	cmp	r1, #29
 80060d8:	d84b      	bhi.n	8006172 <__sflush_r+0xf6>
 80060da:	4a2b      	ldr	r2, [pc, #172]	; (8006188 <__sflush_r+0x10c>)
 80060dc:	40ca      	lsrs	r2, r1
 80060de:	07d6      	lsls	r6, r2, #31
 80060e0:	d547      	bpl.n	8006172 <__sflush_r+0xf6>
 80060e2:	2200      	movs	r2, #0
 80060e4:	6062      	str	r2, [r4, #4]
 80060e6:	04d9      	lsls	r1, r3, #19
 80060e8:	6922      	ldr	r2, [r4, #16]
 80060ea:	6022      	str	r2, [r4, #0]
 80060ec:	d504      	bpl.n	80060f8 <__sflush_r+0x7c>
 80060ee:	1c42      	adds	r2, r0, #1
 80060f0:	d101      	bne.n	80060f6 <__sflush_r+0x7a>
 80060f2:	682b      	ldr	r3, [r5, #0]
 80060f4:	b903      	cbnz	r3, 80060f8 <__sflush_r+0x7c>
 80060f6:	6560      	str	r0, [r4, #84]	; 0x54
 80060f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80060fa:	602f      	str	r7, [r5, #0]
 80060fc:	2900      	cmp	r1, #0
 80060fe:	d0ca      	beq.n	8006096 <__sflush_r+0x1a>
 8006100:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006104:	4299      	cmp	r1, r3
 8006106:	d002      	beq.n	800610e <__sflush_r+0x92>
 8006108:	4628      	mov	r0, r5
 800610a:	f7fe fb9b 	bl	8004844 <_free_r>
 800610e:	2000      	movs	r0, #0
 8006110:	6360      	str	r0, [r4, #52]	; 0x34
 8006112:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006116:	6a21      	ldr	r1, [r4, #32]
 8006118:	2301      	movs	r3, #1
 800611a:	4628      	mov	r0, r5
 800611c:	47b0      	blx	r6
 800611e:	1c41      	adds	r1, r0, #1
 8006120:	d1c6      	bne.n	80060b0 <__sflush_r+0x34>
 8006122:	682b      	ldr	r3, [r5, #0]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d0c3      	beq.n	80060b0 <__sflush_r+0x34>
 8006128:	2b1d      	cmp	r3, #29
 800612a:	d001      	beq.n	8006130 <__sflush_r+0xb4>
 800612c:	2b16      	cmp	r3, #22
 800612e:	d101      	bne.n	8006134 <__sflush_r+0xb8>
 8006130:	602f      	str	r7, [r5, #0]
 8006132:	e7b0      	b.n	8006096 <__sflush_r+0x1a>
 8006134:	89a3      	ldrh	r3, [r4, #12]
 8006136:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800613a:	81a3      	strh	r3, [r4, #12]
 800613c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006140:	690f      	ldr	r7, [r1, #16]
 8006142:	2f00      	cmp	r7, #0
 8006144:	d0a7      	beq.n	8006096 <__sflush_r+0x1a>
 8006146:	0793      	lsls	r3, r2, #30
 8006148:	680e      	ldr	r6, [r1, #0]
 800614a:	bf08      	it	eq
 800614c:	694b      	ldreq	r3, [r1, #20]
 800614e:	600f      	str	r7, [r1, #0]
 8006150:	bf18      	it	ne
 8006152:	2300      	movne	r3, #0
 8006154:	eba6 0807 	sub.w	r8, r6, r7
 8006158:	608b      	str	r3, [r1, #8]
 800615a:	f1b8 0f00 	cmp.w	r8, #0
 800615e:	dd9a      	ble.n	8006096 <__sflush_r+0x1a>
 8006160:	4643      	mov	r3, r8
 8006162:	463a      	mov	r2, r7
 8006164:	6a21      	ldr	r1, [r4, #32]
 8006166:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006168:	4628      	mov	r0, r5
 800616a:	47b0      	blx	r6
 800616c:	2800      	cmp	r0, #0
 800616e:	dc07      	bgt.n	8006180 <__sflush_r+0x104>
 8006170:	89a3      	ldrh	r3, [r4, #12]
 8006172:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006176:	81a3      	strh	r3, [r4, #12]
 8006178:	f04f 30ff 	mov.w	r0, #4294967295
 800617c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006180:	4407      	add	r7, r0
 8006182:	eba8 0800 	sub.w	r8, r8, r0
 8006186:	e7e8      	b.n	800615a <__sflush_r+0xde>
 8006188:	20400001 	.word	0x20400001

0800618c <_fflush_r>:
 800618c:	b538      	push	{r3, r4, r5, lr}
 800618e:	690b      	ldr	r3, [r1, #16]
 8006190:	4605      	mov	r5, r0
 8006192:	460c      	mov	r4, r1
 8006194:	b1db      	cbz	r3, 80061ce <_fflush_r+0x42>
 8006196:	b118      	cbz	r0, 80061a0 <_fflush_r+0x14>
 8006198:	6983      	ldr	r3, [r0, #24]
 800619a:	b90b      	cbnz	r3, 80061a0 <_fflush_r+0x14>
 800619c:	f000 f860 	bl	8006260 <__sinit>
 80061a0:	4b0c      	ldr	r3, [pc, #48]	; (80061d4 <_fflush_r+0x48>)
 80061a2:	429c      	cmp	r4, r3
 80061a4:	d109      	bne.n	80061ba <_fflush_r+0x2e>
 80061a6:	686c      	ldr	r4, [r5, #4]
 80061a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061ac:	b17b      	cbz	r3, 80061ce <_fflush_r+0x42>
 80061ae:	4621      	mov	r1, r4
 80061b0:	4628      	mov	r0, r5
 80061b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80061b6:	f7ff bf61 	b.w	800607c <__sflush_r>
 80061ba:	4b07      	ldr	r3, [pc, #28]	; (80061d8 <_fflush_r+0x4c>)
 80061bc:	429c      	cmp	r4, r3
 80061be:	d101      	bne.n	80061c4 <_fflush_r+0x38>
 80061c0:	68ac      	ldr	r4, [r5, #8]
 80061c2:	e7f1      	b.n	80061a8 <_fflush_r+0x1c>
 80061c4:	4b05      	ldr	r3, [pc, #20]	; (80061dc <_fflush_r+0x50>)
 80061c6:	429c      	cmp	r4, r3
 80061c8:	bf08      	it	eq
 80061ca:	68ec      	ldreq	r4, [r5, #12]
 80061cc:	e7ec      	b.n	80061a8 <_fflush_r+0x1c>
 80061ce:	2000      	movs	r0, #0
 80061d0:	bd38      	pop	{r3, r4, r5, pc}
 80061d2:	bf00      	nop
 80061d4:	08006c64 	.word	0x08006c64
 80061d8:	08006c84 	.word	0x08006c84
 80061dc:	08006c44 	.word	0x08006c44

080061e0 <_cleanup_r>:
 80061e0:	4901      	ldr	r1, [pc, #4]	; (80061e8 <_cleanup_r+0x8>)
 80061e2:	f000 b8a9 	b.w	8006338 <_fwalk_reent>
 80061e6:	bf00      	nop
 80061e8:	0800618d 	.word	0x0800618d

080061ec <std.isra.0>:
 80061ec:	2300      	movs	r3, #0
 80061ee:	b510      	push	{r4, lr}
 80061f0:	4604      	mov	r4, r0
 80061f2:	6003      	str	r3, [r0, #0]
 80061f4:	6043      	str	r3, [r0, #4]
 80061f6:	6083      	str	r3, [r0, #8]
 80061f8:	8181      	strh	r1, [r0, #12]
 80061fa:	6643      	str	r3, [r0, #100]	; 0x64
 80061fc:	81c2      	strh	r2, [r0, #14]
 80061fe:	6103      	str	r3, [r0, #16]
 8006200:	6143      	str	r3, [r0, #20]
 8006202:	6183      	str	r3, [r0, #24]
 8006204:	4619      	mov	r1, r3
 8006206:	2208      	movs	r2, #8
 8006208:	305c      	adds	r0, #92	; 0x5c
 800620a:	f7fe fb13 	bl	8004834 <memset>
 800620e:	4b05      	ldr	r3, [pc, #20]	; (8006224 <std.isra.0+0x38>)
 8006210:	6263      	str	r3, [r4, #36]	; 0x24
 8006212:	4b05      	ldr	r3, [pc, #20]	; (8006228 <std.isra.0+0x3c>)
 8006214:	62a3      	str	r3, [r4, #40]	; 0x28
 8006216:	4b05      	ldr	r3, [pc, #20]	; (800622c <std.isra.0+0x40>)
 8006218:	62e3      	str	r3, [r4, #44]	; 0x2c
 800621a:	4b05      	ldr	r3, [pc, #20]	; (8006230 <std.isra.0+0x44>)
 800621c:	6224      	str	r4, [r4, #32]
 800621e:	6323      	str	r3, [r4, #48]	; 0x30
 8006220:	bd10      	pop	{r4, pc}
 8006222:	bf00      	nop
 8006224:	08006a5d 	.word	0x08006a5d
 8006228:	08006a7f 	.word	0x08006a7f
 800622c:	08006ab7 	.word	0x08006ab7
 8006230:	08006adb 	.word	0x08006adb

08006234 <__sfmoreglue>:
 8006234:	b570      	push	{r4, r5, r6, lr}
 8006236:	1e4a      	subs	r2, r1, #1
 8006238:	2568      	movs	r5, #104	; 0x68
 800623a:	4355      	muls	r5, r2
 800623c:	460e      	mov	r6, r1
 800623e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006242:	f7fe fb4d 	bl	80048e0 <_malloc_r>
 8006246:	4604      	mov	r4, r0
 8006248:	b140      	cbz	r0, 800625c <__sfmoreglue+0x28>
 800624a:	2100      	movs	r1, #0
 800624c:	e880 0042 	stmia.w	r0, {r1, r6}
 8006250:	300c      	adds	r0, #12
 8006252:	60a0      	str	r0, [r4, #8]
 8006254:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006258:	f7fe faec 	bl	8004834 <memset>
 800625c:	4620      	mov	r0, r4
 800625e:	bd70      	pop	{r4, r5, r6, pc}

08006260 <__sinit>:
 8006260:	6983      	ldr	r3, [r0, #24]
 8006262:	b510      	push	{r4, lr}
 8006264:	4604      	mov	r4, r0
 8006266:	bb33      	cbnz	r3, 80062b6 <__sinit+0x56>
 8006268:	6483      	str	r3, [r0, #72]	; 0x48
 800626a:	64c3      	str	r3, [r0, #76]	; 0x4c
 800626c:	6503      	str	r3, [r0, #80]	; 0x50
 800626e:	4b12      	ldr	r3, [pc, #72]	; (80062b8 <__sinit+0x58>)
 8006270:	4a12      	ldr	r2, [pc, #72]	; (80062bc <__sinit+0x5c>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	6282      	str	r2, [r0, #40]	; 0x28
 8006276:	4298      	cmp	r0, r3
 8006278:	bf04      	itt	eq
 800627a:	2301      	moveq	r3, #1
 800627c:	6183      	streq	r3, [r0, #24]
 800627e:	f000 f81f 	bl	80062c0 <__sfp>
 8006282:	6060      	str	r0, [r4, #4]
 8006284:	4620      	mov	r0, r4
 8006286:	f000 f81b 	bl	80062c0 <__sfp>
 800628a:	60a0      	str	r0, [r4, #8]
 800628c:	4620      	mov	r0, r4
 800628e:	f000 f817 	bl	80062c0 <__sfp>
 8006292:	2200      	movs	r2, #0
 8006294:	60e0      	str	r0, [r4, #12]
 8006296:	2104      	movs	r1, #4
 8006298:	6860      	ldr	r0, [r4, #4]
 800629a:	f7ff ffa7 	bl	80061ec <std.isra.0>
 800629e:	2201      	movs	r2, #1
 80062a0:	2109      	movs	r1, #9
 80062a2:	68a0      	ldr	r0, [r4, #8]
 80062a4:	f7ff ffa2 	bl	80061ec <std.isra.0>
 80062a8:	2202      	movs	r2, #2
 80062aa:	2112      	movs	r1, #18
 80062ac:	68e0      	ldr	r0, [r4, #12]
 80062ae:	f7ff ff9d 	bl	80061ec <std.isra.0>
 80062b2:	2301      	movs	r3, #1
 80062b4:	61a3      	str	r3, [r4, #24]
 80062b6:	bd10      	pop	{r4, pc}
 80062b8:	08006c20 	.word	0x08006c20
 80062bc:	080061e1 	.word	0x080061e1

080062c0 <__sfp>:
 80062c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062c2:	4b1c      	ldr	r3, [pc, #112]	; (8006334 <__sfp+0x74>)
 80062c4:	681e      	ldr	r6, [r3, #0]
 80062c6:	69b3      	ldr	r3, [r6, #24]
 80062c8:	4607      	mov	r7, r0
 80062ca:	b913      	cbnz	r3, 80062d2 <__sfp+0x12>
 80062cc:	4630      	mov	r0, r6
 80062ce:	f7ff ffc7 	bl	8006260 <__sinit>
 80062d2:	3648      	adds	r6, #72	; 0x48
 80062d4:	68b4      	ldr	r4, [r6, #8]
 80062d6:	6873      	ldr	r3, [r6, #4]
 80062d8:	3b01      	subs	r3, #1
 80062da:	d503      	bpl.n	80062e4 <__sfp+0x24>
 80062dc:	6833      	ldr	r3, [r6, #0]
 80062de:	b133      	cbz	r3, 80062ee <__sfp+0x2e>
 80062e0:	6836      	ldr	r6, [r6, #0]
 80062e2:	e7f7      	b.n	80062d4 <__sfp+0x14>
 80062e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80062e8:	b16d      	cbz	r5, 8006306 <__sfp+0x46>
 80062ea:	3468      	adds	r4, #104	; 0x68
 80062ec:	e7f4      	b.n	80062d8 <__sfp+0x18>
 80062ee:	2104      	movs	r1, #4
 80062f0:	4638      	mov	r0, r7
 80062f2:	f7ff ff9f 	bl	8006234 <__sfmoreglue>
 80062f6:	6030      	str	r0, [r6, #0]
 80062f8:	2800      	cmp	r0, #0
 80062fa:	d1f1      	bne.n	80062e0 <__sfp+0x20>
 80062fc:	230c      	movs	r3, #12
 80062fe:	603b      	str	r3, [r7, #0]
 8006300:	4604      	mov	r4, r0
 8006302:	4620      	mov	r0, r4
 8006304:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006306:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800630a:	81e3      	strh	r3, [r4, #14]
 800630c:	2301      	movs	r3, #1
 800630e:	81a3      	strh	r3, [r4, #12]
 8006310:	6665      	str	r5, [r4, #100]	; 0x64
 8006312:	6025      	str	r5, [r4, #0]
 8006314:	60a5      	str	r5, [r4, #8]
 8006316:	6065      	str	r5, [r4, #4]
 8006318:	6125      	str	r5, [r4, #16]
 800631a:	6165      	str	r5, [r4, #20]
 800631c:	61a5      	str	r5, [r4, #24]
 800631e:	2208      	movs	r2, #8
 8006320:	4629      	mov	r1, r5
 8006322:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006326:	f7fe fa85 	bl	8004834 <memset>
 800632a:	6365      	str	r5, [r4, #52]	; 0x34
 800632c:	63a5      	str	r5, [r4, #56]	; 0x38
 800632e:	64a5      	str	r5, [r4, #72]	; 0x48
 8006330:	64e5      	str	r5, [r4, #76]	; 0x4c
 8006332:	e7e6      	b.n	8006302 <__sfp+0x42>
 8006334:	08006c20 	.word	0x08006c20

08006338 <_fwalk_reent>:
 8006338:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800633c:	4680      	mov	r8, r0
 800633e:	4689      	mov	r9, r1
 8006340:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006344:	2600      	movs	r6, #0
 8006346:	b914      	cbnz	r4, 800634e <_fwalk_reent+0x16>
 8006348:	4630      	mov	r0, r6
 800634a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800634e:	68a5      	ldr	r5, [r4, #8]
 8006350:	6867      	ldr	r7, [r4, #4]
 8006352:	3f01      	subs	r7, #1
 8006354:	d501      	bpl.n	800635a <_fwalk_reent+0x22>
 8006356:	6824      	ldr	r4, [r4, #0]
 8006358:	e7f5      	b.n	8006346 <_fwalk_reent+0xe>
 800635a:	89ab      	ldrh	r3, [r5, #12]
 800635c:	2b01      	cmp	r3, #1
 800635e:	d907      	bls.n	8006370 <_fwalk_reent+0x38>
 8006360:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006364:	3301      	adds	r3, #1
 8006366:	d003      	beq.n	8006370 <_fwalk_reent+0x38>
 8006368:	4629      	mov	r1, r5
 800636a:	4640      	mov	r0, r8
 800636c:	47c8      	blx	r9
 800636e:	4306      	orrs	r6, r0
 8006370:	3568      	adds	r5, #104	; 0x68
 8006372:	e7ee      	b.n	8006352 <_fwalk_reent+0x1a>

08006374 <__locale_ctype_ptr_l>:
 8006374:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8006378:	4770      	bx	lr
	...

0800637c <_localeconv_r>:
 800637c:	4b04      	ldr	r3, [pc, #16]	; (8006390 <_localeconv_r+0x14>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	6a18      	ldr	r0, [r3, #32]
 8006382:	4b04      	ldr	r3, [pc, #16]	; (8006394 <_localeconv_r+0x18>)
 8006384:	2800      	cmp	r0, #0
 8006386:	bf08      	it	eq
 8006388:	4618      	moveq	r0, r3
 800638a:	30f0      	adds	r0, #240	; 0xf0
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	2000000c 	.word	0x2000000c
 8006394:	20000070 	.word	0x20000070

08006398 <__swhatbuf_r>:
 8006398:	b570      	push	{r4, r5, r6, lr}
 800639a:	460e      	mov	r6, r1
 800639c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063a0:	2900      	cmp	r1, #0
 80063a2:	b090      	sub	sp, #64	; 0x40
 80063a4:	4614      	mov	r4, r2
 80063a6:	461d      	mov	r5, r3
 80063a8:	da07      	bge.n	80063ba <__swhatbuf_r+0x22>
 80063aa:	2300      	movs	r3, #0
 80063ac:	602b      	str	r3, [r5, #0]
 80063ae:	89b3      	ldrh	r3, [r6, #12]
 80063b0:	061a      	lsls	r2, r3, #24
 80063b2:	d410      	bmi.n	80063d6 <__swhatbuf_r+0x3e>
 80063b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80063b8:	e00e      	b.n	80063d8 <__swhatbuf_r+0x40>
 80063ba:	aa01      	add	r2, sp, #4
 80063bc:	f000 fbc0 	bl	8006b40 <_fstat_r>
 80063c0:	2800      	cmp	r0, #0
 80063c2:	dbf2      	blt.n	80063aa <__swhatbuf_r+0x12>
 80063c4:	9a02      	ldr	r2, [sp, #8]
 80063c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80063ca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80063ce:	425a      	negs	r2, r3
 80063d0:	415a      	adcs	r2, r3
 80063d2:	602a      	str	r2, [r5, #0]
 80063d4:	e7ee      	b.n	80063b4 <__swhatbuf_r+0x1c>
 80063d6:	2340      	movs	r3, #64	; 0x40
 80063d8:	2000      	movs	r0, #0
 80063da:	6023      	str	r3, [r4, #0]
 80063dc:	b010      	add	sp, #64	; 0x40
 80063de:	bd70      	pop	{r4, r5, r6, pc}

080063e0 <__smakebuf_r>:
 80063e0:	898b      	ldrh	r3, [r1, #12]
 80063e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80063e4:	079d      	lsls	r5, r3, #30
 80063e6:	4606      	mov	r6, r0
 80063e8:	460c      	mov	r4, r1
 80063ea:	d507      	bpl.n	80063fc <__smakebuf_r+0x1c>
 80063ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80063f0:	6023      	str	r3, [r4, #0]
 80063f2:	6123      	str	r3, [r4, #16]
 80063f4:	2301      	movs	r3, #1
 80063f6:	6163      	str	r3, [r4, #20]
 80063f8:	b002      	add	sp, #8
 80063fa:	bd70      	pop	{r4, r5, r6, pc}
 80063fc:	ab01      	add	r3, sp, #4
 80063fe:	466a      	mov	r2, sp
 8006400:	f7ff ffca 	bl	8006398 <__swhatbuf_r>
 8006404:	9900      	ldr	r1, [sp, #0]
 8006406:	4605      	mov	r5, r0
 8006408:	4630      	mov	r0, r6
 800640a:	f7fe fa69 	bl	80048e0 <_malloc_r>
 800640e:	b948      	cbnz	r0, 8006424 <__smakebuf_r+0x44>
 8006410:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006414:	059a      	lsls	r2, r3, #22
 8006416:	d4ef      	bmi.n	80063f8 <__smakebuf_r+0x18>
 8006418:	f023 0303 	bic.w	r3, r3, #3
 800641c:	f043 0302 	orr.w	r3, r3, #2
 8006420:	81a3      	strh	r3, [r4, #12]
 8006422:	e7e3      	b.n	80063ec <__smakebuf_r+0xc>
 8006424:	4b0d      	ldr	r3, [pc, #52]	; (800645c <__smakebuf_r+0x7c>)
 8006426:	62b3      	str	r3, [r6, #40]	; 0x28
 8006428:	89a3      	ldrh	r3, [r4, #12]
 800642a:	6020      	str	r0, [r4, #0]
 800642c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006430:	81a3      	strh	r3, [r4, #12]
 8006432:	9b00      	ldr	r3, [sp, #0]
 8006434:	6163      	str	r3, [r4, #20]
 8006436:	9b01      	ldr	r3, [sp, #4]
 8006438:	6120      	str	r0, [r4, #16]
 800643a:	b15b      	cbz	r3, 8006454 <__smakebuf_r+0x74>
 800643c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006440:	4630      	mov	r0, r6
 8006442:	f000 fb8f 	bl	8006b64 <_isatty_r>
 8006446:	b128      	cbz	r0, 8006454 <__smakebuf_r+0x74>
 8006448:	89a3      	ldrh	r3, [r4, #12]
 800644a:	f023 0303 	bic.w	r3, r3, #3
 800644e:	f043 0301 	orr.w	r3, r3, #1
 8006452:	81a3      	strh	r3, [r4, #12]
 8006454:	89a3      	ldrh	r3, [r4, #12]
 8006456:	431d      	orrs	r5, r3
 8006458:	81a5      	strh	r5, [r4, #12]
 800645a:	e7cd      	b.n	80063f8 <__smakebuf_r+0x18>
 800645c:	080061e1 	.word	0x080061e1

08006460 <__ascii_mbtowc>:
 8006460:	b082      	sub	sp, #8
 8006462:	b901      	cbnz	r1, 8006466 <__ascii_mbtowc+0x6>
 8006464:	a901      	add	r1, sp, #4
 8006466:	b142      	cbz	r2, 800647a <__ascii_mbtowc+0x1a>
 8006468:	b14b      	cbz	r3, 800647e <__ascii_mbtowc+0x1e>
 800646a:	7813      	ldrb	r3, [r2, #0]
 800646c:	600b      	str	r3, [r1, #0]
 800646e:	7812      	ldrb	r2, [r2, #0]
 8006470:	1c10      	adds	r0, r2, #0
 8006472:	bf18      	it	ne
 8006474:	2001      	movne	r0, #1
 8006476:	b002      	add	sp, #8
 8006478:	4770      	bx	lr
 800647a:	4610      	mov	r0, r2
 800647c:	e7fb      	b.n	8006476 <__ascii_mbtowc+0x16>
 800647e:	f06f 0001 	mvn.w	r0, #1
 8006482:	e7f8      	b.n	8006476 <__ascii_mbtowc+0x16>

08006484 <memcpy>:
 8006484:	b510      	push	{r4, lr}
 8006486:	1e43      	subs	r3, r0, #1
 8006488:	440a      	add	r2, r1
 800648a:	4291      	cmp	r1, r2
 800648c:	d100      	bne.n	8006490 <memcpy+0xc>
 800648e:	bd10      	pop	{r4, pc}
 8006490:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006494:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006498:	e7f7      	b.n	800648a <memcpy+0x6>

0800649a <__malloc_lock>:
 800649a:	4770      	bx	lr

0800649c <__malloc_unlock>:
 800649c:	4770      	bx	lr

0800649e <_Balloc>:
 800649e:	b570      	push	{r4, r5, r6, lr}
 80064a0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80064a2:	4604      	mov	r4, r0
 80064a4:	460e      	mov	r6, r1
 80064a6:	b93d      	cbnz	r5, 80064b8 <_Balloc+0x1a>
 80064a8:	2010      	movs	r0, #16
 80064aa:	f7fe f9bb 	bl	8004824 <malloc>
 80064ae:	6260      	str	r0, [r4, #36]	; 0x24
 80064b0:	6045      	str	r5, [r0, #4]
 80064b2:	6085      	str	r5, [r0, #8]
 80064b4:	6005      	str	r5, [r0, #0]
 80064b6:	60c5      	str	r5, [r0, #12]
 80064b8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80064ba:	68eb      	ldr	r3, [r5, #12]
 80064bc:	b183      	cbz	r3, 80064e0 <_Balloc+0x42>
 80064be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064c0:	68db      	ldr	r3, [r3, #12]
 80064c2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80064c6:	b9b8      	cbnz	r0, 80064f8 <_Balloc+0x5a>
 80064c8:	2101      	movs	r1, #1
 80064ca:	fa01 f506 	lsl.w	r5, r1, r6
 80064ce:	1d6a      	adds	r2, r5, #5
 80064d0:	0092      	lsls	r2, r2, #2
 80064d2:	4620      	mov	r0, r4
 80064d4:	f000 fab4 	bl	8006a40 <_calloc_r>
 80064d8:	b160      	cbz	r0, 80064f4 <_Balloc+0x56>
 80064da:	6046      	str	r6, [r0, #4]
 80064dc:	6085      	str	r5, [r0, #8]
 80064de:	e00e      	b.n	80064fe <_Balloc+0x60>
 80064e0:	2221      	movs	r2, #33	; 0x21
 80064e2:	2104      	movs	r1, #4
 80064e4:	4620      	mov	r0, r4
 80064e6:	f000 faab 	bl	8006a40 <_calloc_r>
 80064ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064ec:	60e8      	str	r0, [r5, #12]
 80064ee:	68db      	ldr	r3, [r3, #12]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d1e4      	bne.n	80064be <_Balloc+0x20>
 80064f4:	2000      	movs	r0, #0
 80064f6:	bd70      	pop	{r4, r5, r6, pc}
 80064f8:	6802      	ldr	r2, [r0, #0]
 80064fa:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80064fe:	2300      	movs	r3, #0
 8006500:	6103      	str	r3, [r0, #16]
 8006502:	60c3      	str	r3, [r0, #12]
 8006504:	bd70      	pop	{r4, r5, r6, pc}

08006506 <_Bfree>:
 8006506:	b570      	push	{r4, r5, r6, lr}
 8006508:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800650a:	4606      	mov	r6, r0
 800650c:	460d      	mov	r5, r1
 800650e:	b93c      	cbnz	r4, 8006520 <_Bfree+0x1a>
 8006510:	2010      	movs	r0, #16
 8006512:	f7fe f987 	bl	8004824 <malloc>
 8006516:	6270      	str	r0, [r6, #36]	; 0x24
 8006518:	6044      	str	r4, [r0, #4]
 800651a:	6084      	str	r4, [r0, #8]
 800651c:	6004      	str	r4, [r0, #0]
 800651e:	60c4      	str	r4, [r0, #12]
 8006520:	b13d      	cbz	r5, 8006532 <_Bfree+0x2c>
 8006522:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006524:	686a      	ldr	r2, [r5, #4]
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800652c:	6029      	str	r1, [r5, #0]
 800652e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006532:	bd70      	pop	{r4, r5, r6, pc}

08006534 <__multadd>:
 8006534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006538:	690d      	ldr	r5, [r1, #16]
 800653a:	461f      	mov	r7, r3
 800653c:	4606      	mov	r6, r0
 800653e:	460c      	mov	r4, r1
 8006540:	f101 0e14 	add.w	lr, r1, #20
 8006544:	2300      	movs	r3, #0
 8006546:	f8de 0000 	ldr.w	r0, [lr]
 800654a:	b281      	uxth	r1, r0
 800654c:	fb02 7101 	mla	r1, r2, r1, r7
 8006550:	0c0f      	lsrs	r7, r1, #16
 8006552:	0c00      	lsrs	r0, r0, #16
 8006554:	fb02 7000 	mla	r0, r2, r0, r7
 8006558:	b289      	uxth	r1, r1
 800655a:	3301      	adds	r3, #1
 800655c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006560:	429d      	cmp	r5, r3
 8006562:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006566:	f84e 1b04 	str.w	r1, [lr], #4
 800656a:	dcec      	bgt.n	8006546 <__multadd+0x12>
 800656c:	b1d7      	cbz	r7, 80065a4 <__multadd+0x70>
 800656e:	68a3      	ldr	r3, [r4, #8]
 8006570:	429d      	cmp	r5, r3
 8006572:	db12      	blt.n	800659a <__multadd+0x66>
 8006574:	6861      	ldr	r1, [r4, #4]
 8006576:	4630      	mov	r0, r6
 8006578:	3101      	adds	r1, #1
 800657a:	f7ff ff90 	bl	800649e <_Balloc>
 800657e:	6922      	ldr	r2, [r4, #16]
 8006580:	3202      	adds	r2, #2
 8006582:	f104 010c 	add.w	r1, r4, #12
 8006586:	4680      	mov	r8, r0
 8006588:	0092      	lsls	r2, r2, #2
 800658a:	300c      	adds	r0, #12
 800658c:	f7ff ff7a 	bl	8006484 <memcpy>
 8006590:	4621      	mov	r1, r4
 8006592:	4630      	mov	r0, r6
 8006594:	f7ff ffb7 	bl	8006506 <_Bfree>
 8006598:	4644      	mov	r4, r8
 800659a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800659e:	3501      	adds	r5, #1
 80065a0:	615f      	str	r7, [r3, #20]
 80065a2:	6125      	str	r5, [r4, #16]
 80065a4:	4620      	mov	r0, r4
 80065a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080065aa <__hi0bits>:
 80065aa:	0c02      	lsrs	r2, r0, #16
 80065ac:	0412      	lsls	r2, r2, #16
 80065ae:	4603      	mov	r3, r0
 80065b0:	b9b2      	cbnz	r2, 80065e0 <__hi0bits+0x36>
 80065b2:	0403      	lsls	r3, r0, #16
 80065b4:	2010      	movs	r0, #16
 80065b6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80065ba:	bf04      	itt	eq
 80065bc:	021b      	lsleq	r3, r3, #8
 80065be:	3008      	addeq	r0, #8
 80065c0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80065c4:	bf04      	itt	eq
 80065c6:	011b      	lsleq	r3, r3, #4
 80065c8:	3004      	addeq	r0, #4
 80065ca:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80065ce:	bf04      	itt	eq
 80065d0:	009b      	lsleq	r3, r3, #2
 80065d2:	3002      	addeq	r0, #2
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	db06      	blt.n	80065e6 <__hi0bits+0x3c>
 80065d8:	005b      	lsls	r3, r3, #1
 80065da:	d503      	bpl.n	80065e4 <__hi0bits+0x3a>
 80065dc:	3001      	adds	r0, #1
 80065de:	4770      	bx	lr
 80065e0:	2000      	movs	r0, #0
 80065e2:	e7e8      	b.n	80065b6 <__hi0bits+0xc>
 80065e4:	2020      	movs	r0, #32
 80065e6:	4770      	bx	lr

080065e8 <__lo0bits>:
 80065e8:	6803      	ldr	r3, [r0, #0]
 80065ea:	f013 0207 	ands.w	r2, r3, #7
 80065ee:	4601      	mov	r1, r0
 80065f0:	d00b      	beq.n	800660a <__lo0bits+0x22>
 80065f2:	07da      	lsls	r2, r3, #31
 80065f4:	d423      	bmi.n	800663e <__lo0bits+0x56>
 80065f6:	0798      	lsls	r0, r3, #30
 80065f8:	bf49      	itett	mi
 80065fa:	085b      	lsrmi	r3, r3, #1
 80065fc:	089b      	lsrpl	r3, r3, #2
 80065fe:	2001      	movmi	r0, #1
 8006600:	600b      	strmi	r3, [r1, #0]
 8006602:	bf5c      	itt	pl
 8006604:	600b      	strpl	r3, [r1, #0]
 8006606:	2002      	movpl	r0, #2
 8006608:	4770      	bx	lr
 800660a:	b298      	uxth	r0, r3
 800660c:	b9a8      	cbnz	r0, 800663a <__lo0bits+0x52>
 800660e:	0c1b      	lsrs	r3, r3, #16
 8006610:	2010      	movs	r0, #16
 8006612:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006616:	bf04      	itt	eq
 8006618:	0a1b      	lsreq	r3, r3, #8
 800661a:	3008      	addeq	r0, #8
 800661c:	071a      	lsls	r2, r3, #28
 800661e:	bf04      	itt	eq
 8006620:	091b      	lsreq	r3, r3, #4
 8006622:	3004      	addeq	r0, #4
 8006624:	079a      	lsls	r2, r3, #30
 8006626:	bf04      	itt	eq
 8006628:	089b      	lsreq	r3, r3, #2
 800662a:	3002      	addeq	r0, #2
 800662c:	07da      	lsls	r2, r3, #31
 800662e:	d402      	bmi.n	8006636 <__lo0bits+0x4e>
 8006630:	085b      	lsrs	r3, r3, #1
 8006632:	d006      	beq.n	8006642 <__lo0bits+0x5a>
 8006634:	3001      	adds	r0, #1
 8006636:	600b      	str	r3, [r1, #0]
 8006638:	4770      	bx	lr
 800663a:	4610      	mov	r0, r2
 800663c:	e7e9      	b.n	8006612 <__lo0bits+0x2a>
 800663e:	2000      	movs	r0, #0
 8006640:	4770      	bx	lr
 8006642:	2020      	movs	r0, #32
 8006644:	4770      	bx	lr

08006646 <__i2b>:
 8006646:	b510      	push	{r4, lr}
 8006648:	460c      	mov	r4, r1
 800664a:	2101      	movs	r1, #1
 800664c:	f7ff ff27 	bl	800649e <_Balloc>
 8006650:	2201      	movs	r2, #1
 8006652:	6144      	str	r4, [r0, #20]
 8006654:	6102      	str	r2, [r0, #16]
 8006656:	bd10      	pop	{r4, pc}

08006658 <__multiply>:
 8006658:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800665c:	4614      	mov	r4, r2
 800665e:	690a      	ldr	r2, [r1, #16]
 8006660:	6923      	ldr	r3, [r4, #16]
 8006662:	429a      	cmp	r2, r3
 8006664:	bfb8      	it	lt
 8006666:	460b      	movlt	r3, r1
 8006668:	4689      	mov	r9, r1
 800666a:	bfbc      	itt	lt
 800666c:	46a1      	movlt	r9, r4
 800666e:	461c      	movlt	r4, r3
 8006670:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006674:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006678:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800667c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006680:	eb07 060a 	add.w	r6, r7, sl
 8006684:	429e      	cmp	r6, r3
 8006686:	bfc8      	it	gt
 8006688:	3101      	addgt	r1, #1
 800668a:	f7ff ff08 	bl	800649e <_Balloc>
 800668e:	f100 0514 	add.w	r5, r0, #20
 8006692:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006696:	462b      	mov	r3, r5
 8006698:	2200      	movs	r2, #0
 800669a:	4543      	cmp	r3, r8
 800669c:	d316      	bcc.n	80066cc <__multiply+0x74>
 800669e:	f104 0214 	add.w	r2, r4, #20
 80066a2:	f109 0114 	add.w	r1, r9, #20
 80066a6:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80066aa:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80066ae:	9301      	str	r3, [sp, #4]
 80066b0:	9c01      	ldr	r4, [sp, #4]
 80066b2:	4294      	cmp	r4, r2
 80066b4:	4613      	mov	r3, r2
 80066b6:	d80c      	bhi.n	80066d2 <__multiply+0x7a>
 80066b8:	2e00      	cmp	r6, #0
 80066ba:	dd03      	ble.n	80066c4 <__multiply+0x6c>
 80066bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d054      	beq.n	800676e <__multiply+0x116>
 80066c4:	6106      	str	r6, [r0, #16]
 80066c6:	b003      	add	sp, #12
 80066c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066cc:	f843 2b04 	str.w	r2, [r3], #4
 80066d0:	e7e3      	b.n	800669a <__multiply+0x42>
 80066d2:	f8b3 a000 	ldrh.w	sl, [r3]
 80066d6:	3204      	adds	r2, #4
 80066d8:	f1ba 0f00 	cmp.w	sl, #0
 80066dc:	d020      	beq.n	8006720 <__multiply+0xc8>
 80066de:	46ae      	mov	lr, r5
 80066e0:	4689      	mov	r9, r1
 80066e2:	f04f 0c00 	mov.w	ip, #0
 80066e6:	f859 4b04 	ldr.w	r4, [r9], #4
 80066ea:	f8be b000 	ldrh.w	fp, [lr]
 80066ee:	b2a3      	uxth	r3, r4
 80066f0:	fb0a b303 	mla	r3, sl, r3, fp
 80066f4:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80066f8:	f8de 4000 	ldr.w	r4, [lr]
 80066fc:	4463      	add	r3, ip
 80066fe:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8006702:	fb0a c40b 	mla	r4, sl, fp, ip
 8006706:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800670a:	b29b      	uxth	r3, r3
 800670c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006710:	454f      	cmp	r7, r9
 8006712:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8006716:	f84e 3b04 	str.w	r3, [lr], #4
 800671a:	d8e4      	bhi.n	80066e6 <__multiply+0x8e>
 800671c:	f8ce c000 	str.w	ip, [lr]
 8006720:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8006724:	f1b9 0f00 	cmp.w	r9, #0
 8006728:	d01f      	beq.n	800676a <__multiply+0x112>
 800672a:	682b      	ldr	r3, [r5, #0]
 800672c:	46ae      	mov	lr, r5
 800672e:	468c      	mov	ip, r1
 8006730:	f04f 0a00 	mov.w	sl, #0
 8006734:	f8bc 4000 	ldrh.w	r4, [ip]
 8006738:	f8be b002 	ldrh.w	fp, [lr, #2]
 800673c:	fb09 b404 	mla	r4, r9, r4, fp
 8006740:	44a2      	add	sl, r4
 8006742:	b29b      	uxth	r3, r3
 8006744:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8006748:	f84e 3b04 	str.w	r3, [lr], #4
 800674c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006750:	f8be 4000 	ldrh.w	r4, [lr]
 8006754:	0c1b      	lsrs	r3, r3, #16
 8006756:	fb09 4303 	mla	r3, r9, r3, r4
 800675a:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800675e:	4567      	cmp	r7, ip
 8006760:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006764:	d8e6      	bhi.n	8006734 <__multiply+0xdc>
 8006766:	f8ce 3000 	str.w	r3, [lr]
 800676a:	3504      	adds	r5, #4
 800676c:	e7a0      	b.n	80066b0 <__multiply+0x58>
 800676e:	3e01      	subs	r6, #1
 8006770:	e7a2      	b.n	80066b8 <__multiply+0x60>
	...

08006774 <__pow5mult>:
 8006774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006778:	4615      	mov	r5, r2
 800677a:	f012 0203 	ands.w	r2, r2, #3
 800677e:	4606      	mov	r6, r0
 8006780:	460f      	mov	r7, r1
 8006782:	d007      	beq.n	8006794 <__pow5mult+0x20>
 8006784:	3a01      	subs	r2, #1
 8006786:	4c21      	ldr	r4, [pc, #132]	; (800680c <__pow5mult+0x98>)
 8006788:	2300      	movs	r3, #0
 800678a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800678e:	f7ff fed1 	bl	8006534 <__multadd>
 8006792:	4607      	mov	r7, r0
 8006794:	10ad      	asrs	r5, r5, #2
 8006796:	d035      	beq.n	8006804 <__pow5mult+0x90>
 8006798:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800679a:	b93c      	cbnz	r4, 80067ac <__pow5mult+0x38>
 800679c:	2010      	movs	r0, #16
 800679e:	f7fe f841 	bl	8004824 <malloc>
 80067a2:	6270      	str	r0, [r6, #36]	; 0x24
 80067a4:	6044      	str	r4, [r0, #4]
 80067a6:	6084      	str	r4, [r0, #8]
 80067a8:	6004      	str	r4, [r0, #0]
 80067aa:	60c4      	str	r4, [r0, #12]
 80067ac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80067b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80067b4:	b94c      	cbnz	r4, 80067ca <__pow5mult+0x56>
 80067b6:	f240 2171 	movw	r1, #625	; 0x271
 80067ba:	4630      	mov	r0, r6
 80067bc:	f7ff ff43 	bl	8006646 <__i2b>
 80067c0:	2300      	movs	r3, #0
 80067c2:	f8c8 0008 	str.w	r0, [r8, #8]
 80067c6:	4604      	mov	r4, r0
 80067c8:	6003      	str	r3, [r0, #0]
 80067ca:	f04f 0800 	mov.w	r8, #0
 80067ce:	07eb      	lsls	r3, r5, #31
 80067d0:	d50a      	bpl.n	80067e8 <__pow5mult+0x74>
 80067d2:	4639      	mov	r1, r7
 80067d4:	4622      	mov	r2, r4
 80067d6:	4630      	mov	r0, r6
 80067d8:	f7ff ff3e 	bl	8006658 <__multiply>
 80067dc:	4639      	mov	r1, r7
 80067de:	4681      	mov	r9, r0
 80067e0:	4630      	mov	r0, r6
 80067e2:	f7ff fe90 	bl	8006506 <_Bfree>
 80067e6:	464f      	mov	r7, r9
 80067e8:	106d      	asrs	r5, r5, #1
 80067ea:	d00b      	beq.n	8006804 <__pow5mult+0x90>
 80067ec:	6820      	ldr	r0, [r4, #0]
 80067ee:	b938      	cbnz	r0, 8006800 <__pow5mult+0x8c>
 80067f0:	4622      	mov	r2, r4
 80067f2:	4621      	mov	r1, r4
 80067f4:	4630      	mov	r0, r6
 80067f6:	f7ff ff2f 	bl	8006658 <__multiply>
 80067fa:	6020      	str	r0, [r4, #0]
 80067fc:	f8c0 8000 	str.w	r8, [r0]
 8006800:	4604      	mov	r4, r0
 8006802:	e7e4      	b.n	80067ce <__pow5mult+0x5a>
 8006804:	4638      	mov	r0, r7
 8006806:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800680a:	bf00      	nop
 800680c:	08006da0 	.word	0x08006da0

08006810 <__lshift>:
 8006810:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006814:	460c      	mov	r4, r1
 8006816:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800681a:	6923      	ldr	r3, [r4, #16]
 800681c:	6849      	ldr	r1, [r1, #4]
 800681e:	eb0a 0903 	add.w	r9, sl, r3
 8006822:	68a3      	ldr	r3, [r4, #8]
 8006824:	4607      	mov	r7, r0
 8006826:	4616      	mov	r6, r2
 8006828:	f109 0501 	add.w	r5, r9, #1
 800682c:	42ab      	cmp	r3, r5
 800682e:	db31      	blt.n	8006894 <__lshift+0x84>
 8006830:	4638      	mov	r0, r7
 8006832:	f7ff fe34 	bl	800649e <_Balloc>
 8006836:	2200      	movs	r2, #0
 8006838:	4680      	mov	r8, r0
 800683a:	f100 0314 	add.w	r3, r0, #20
 800683e:	4611      	mov	r1, r2
 8006840:	4552      	cmp	r2, sl
 8006842:	db2a      	blt.n	800689a <__lshift+0x8a>
 8006844:	6920      	ldr	r0, [r4, #16]
 8006846:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800684a:	f104 0114 	add.w	r1, r4, #20
 800684e:	f016 021f 	ands.w	r2, r6, #31
 8006852:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8006856:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800685a:	d022      	beq.n	80068a2 <__lshift+0x92>
 800685c:	f1c2 0c20 	rsb	ip, r2, #32
 8006860:	2000      	movs	r0, #0
 8006862:	680e      	ldr	r6, [r1, #0]
 8006864:	4096      	lsls	r6, r2
 8006866:	4330      	orrs	r0, r6
 8006868:	f843 0b04 	str.w	r0, [r3], #4
 800686c:	f851 0b04 	ldr.w	r0, [r1], #4
 8006870:	458e      	cmp	lr, r1
 8006872:	fa20 f00c 	lsr.w	r0, r0, ip
 8006876:	d8f4      	bhi.n	8006862 <__lshift+0x52>
 8006878:	6018      	str	r0, [r3, #0]
 800687a:	b108      	cbz	r0, 8006880 <__lshift+0x70>
 800687c:	f109 0502 	add.w	r5, r9, #2
 8006880:	3d01      	subs	r5, #1
 8006882:	4638      	mov	r0, r7
 8006884:	f8c8 5010 	str.w	r5, [r8, #16]
 8006888:	4621      	mov	r1, r4
 800688a:	f7ff fe3c 	bl	8006506 <_Bfree>
 800688e:	4640      	mov	r0, r8
 8006890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006894:	3101      	adds	r1, #1
 8006896:	005b      	lsls	r3, r3, #1
 8006898:	e7c8      	b.n	800682c <__lshift+0x1c>
 800689a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800689e:	3201      	adds	r2, #1
 80068a0:	e7ce      	b.n	8006840 <__lshift+0x30>
 80068a2:	3b04      	subs	r3, #4
 80068a4:	f851 2b04 	ldr.w	r2, [r1], #4
 80068a8:	f843 2f04 	str.w	r2, [r3, #4]!
 80068ac:	458e      	cmp	lr, r1
 80068ae:	d8f9      	bhi.n	80068a4 <__lshift+0x94>
 80068b0:	e7e6      	b.n	8006880 <__lshift+0x70>

080068b2 <__mcmp>:
 80068b2:	6903      	ldr	r3, [r0, #16]
 80068b4:	690a      	ldr	r2, [r1, #16]
 80068b6:	1a9b      	subs	r3, r3, r2
 80068b8:	b530      	push	{r4, r5, lr}
 80068ba:	d10c      	bne.n	80068d6 <__mcmp+0x24>
 80068bc:	0092      	lsls	r2, r2, #2
 80068be:	3014      	adds	r0, #20
 80068c0:	3114      	adds	r1, #20
 80068c2:	1884      	adds	r4, r0, r2
 80068c4:	4411      	add	r1, r2
 80068c6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80068ca:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80068ce:	4295      	cmp	r5, r2
 80068d0:	d003      	beq.n	80068da <__mcmp+0x28>
 80068d2:	d305      	bcc.n	80068e0 <__mcmp+0x2e>
 80068d4:	2301      	movs	r3, #1
 80068d6:	4618      	mov	r0, r3
 80068d8:	bd30      	pop	{r4, r5, pc}
 80068da:	42a0      	cmp	r0, r4
 80068dc:	d3f3      	bcc.n	80068c6 <__mcmp+0x14>
 80068de:	e7fa      	b.n	80068d6 <__mcmp+0x24>
 80068e0:	f04f 33ff 	mov.w	r3, #4294967295
 80068e4:	e7f7      	b.n	80068d6 <__mcmp+0x24>

080068e6 <__mdiff>:
 80068e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068ea:	460d      	mov	r5, r1
 80068ec:	4607      	mov	r7, r0
 80068ee:	4611      	mov	r1, r2
 80068f0:	4628      	mov	r0, r5
 80068f2:	4614      	mov	r4, r2
 80068f4:	f7ff ffdd 	bl	80068b2 <__mcmp>
 80068f8:	1e06      	subs	r6, r0, #0
 80068fa:	d108      	bne.n	800690e <__mdiff+0x28>
 80068fc:	4631      	mov	r1, r6
 80068fe:	4638      	mov	r0, r7
 8006900:	f7ff fdcd 	bl	800649e <_Balloc>
 8006904:	2301      	movs	r3, #1
 8006906:	6103      	str	r3, [r0, #16]
 8006908:	6146      	str	r6, [r0, #20]
 800690a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800690e:	bfa4      	itt	ge
 8006910:	4623      	movge	r3, r4
 8006912:	462c      	movge	r4, r5
 8006914:	4638      	mov	r0, r7
 8006916:	6861      	ldr	r1, [r4, #4]
 8006918:	bfa6      	itte	ge
 800691a:	461d      	movge	r5, r3
 800691c:	2600      	movge	r6, #0
 800691e:	2601      	movlt	r6, #1
 8006920:	f7ff fdbd 	bl	800649e <_Balloc>
 8006924:	692b      	ldr	r3, [r5, #16]
 8006926:	60c6      	str	r6, [r0, #12]
 8006928:	6926      	ldr	r6, [r4, #16]
 800692a:	f105 0914 	add.w	r9, r5, #20
 800692e:	f104 0214 	add.w	r2, r4, #20
 8006932:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006936:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800693a:	f100 0514 	add.w	r5, r0, #20
 800693e:	f04f 0c00 	mov.w	ip, #0
 8006942:	f852 ab04 	ldr.w	sl, [r2], #4
 8006946:	f859 4b04 	ldr.w	r4, [r9], #4
 800694a:	fa1c f18a 	uxtah	r1, ip, sl
 800694e:	b2a3      	uxth	r3, r4
 8006950:	1ac9      	subs	r1, r1, r3
 8006952:	0c23      	lsrs	r3, r4, #16
 8006954:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8006958:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800695c:	b289      	uxth	r1, r1
 800695e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006962:	45c8      	cmp	r8, r9
 8006964:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006968:	4696      	mov	lr, r2
 800696a:	f845 3b04 	str.w	r3, [r5], #4
 800696e:	d8e8      	bhi.n	8006942 <__mdiff+0x5c>
 8006970:	45be      	cmp	lr, r7
 8006972:	d305      	bcc.n	8006980 <__mdiff+0x9a>
 8006974:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006978:	b18b      	cbz	r3, 800699e <__mdiff+0xb8>
 800697a:	6106      	str	r6, [r0, #16]
 800697c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006980:	f85e 1b04 	ldr.w	r1, [lr], #4
 8006984:	fa1c f381 	uxtah	r3, ip, r1
 8006988:	141a      	asrs	r2, r3, #16
 800698a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800698e:	b29b      	uxth	r3, r3
 8006990:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006994:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006998:	f845 3b04 	str.w	r3, [r5], #4
 800699c:	e7e8      	b.n	8006970 <__mdiff+0x8a>
 800699e:	3e01      	subs	r6, #1
 80069a0:	e7e8      	b.n	8006974 <__mdiff+0x8e>

080069a2 <__d2b>:
 80069a2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80069a6:	460e      	mov	r6, r1
 80069a8:	2101      	movs	r1, #1
 80069aa:	ec59 8b10 	vmov	r8, r9, d0
 80069ae:	4615      	mov	r5, r2
 80069b0:	f7ff fd75 	bl	800649e <_Balloc>
 80069b4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80069b8:	4607      	mov	r7, r0
 80069ba:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80069be:	bb34      	cbnz	r4, 8006a0e <__d2b+0x6c>
 80069c0:	9301      	str	r3, [sp, #4]
 80069c2:	f1b8 0f00 	cmp.w	r8, #0
 80069c6:	d027      	beq.n	8006a18 <__d2b+0x76>
 80069c8:	a802      	add	r0, sp, #8
 80069ca:	f840 8d08 	str.w	r8, [r0, #-8]!
 80069ce:	f7ff fe0b 	bl	80065e8 <__lo0bits>
 80069d2:	9900      	ldr	r1, [sp, #0]
 80069d4:	b1f0      	cbz	r0, 8006a14 <__d2b+0x72>
 80069d6:	9a01      	ldr	r2, [sp, #4]
 80069d8:	f1c0 0320 	rsb	r3, r0, #32
 80069dc:	fa02 f303 	lsl.w	r3, r2, r3
 80069e0:	430b      	orrs	r3, r1
 80069e2:	40c2      	lsrs	r2, r0
 80069e4:	617b      	str	r3, [r7, #20]
 80069e6:	9201      	str	r2, [sp, #4]
 80069e8:	9b01      	ldr	r3, [sp, #4]
 80069ea:	61bb      	str	r3, [r7, #24]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	bf14      	ite	ne
 80069f0:	2102      	movne	r1, #2
 80069f2:	2101      	moveq	r1, #1
 80069f4:	6139      	str	r1, [r7, #16]
 80069f6:	b1c4      	cbz	r4, 8006a2a <__d2b+0x88>
 80069f8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80069fc:	4404      	add	r4, r0
 80069fe:	6034      	str	r4, [r6, #0]
 8006a00:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006a04:	6028      	str	r0, [r5, #0]
 8006a06:	4638      	mov	r0, r7
 8006a08:	b003      	add	sp, #12
 8006a0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a12:	e7d5      	b.n	80069c0 <__d2b+0x1e>
 8006a14:	6179      	str	r1, [r7, #20]
 8006a16:	e7e7      	b.n	80069e8 <__d2b+0x46>
 8006a18:	a801      	add	r0, sp, #4
 8006a1a:	f7ff fde5 	bl	80065e8 <__lo0bits>
 8006a1e:	9b01      	ldr	r3, [sp, #4]
 8006a20:	617b      	str	r3, [r7, #20]
 8006a22:	2101      	movs	r1, #1
 8006a24:	6139      	str	r1, [r7, #16]
 8006a26:	3020      	adds	r0, #32
 8006a28:	e7e5      	b.n	80069f6 <__d2b+0x54>
 8006a2a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006a2e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006a32:	6030      	str	r0, [r6, #0]
 8006a34:	6918      	ldr	r0, [r3, #16]
 8006a36:	f7ff fdb8 	bl	80065aa <__hi0bits>
 8006a3a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006a3e:	e7e1      	b.n	8006a04 <__d2b+0x62>

08006a40 <_calloc_r>:
 8006a40:	b538      	push	{r3, r4, r5, lr}
 8006a42:	fb02 f401 	mul.w	r4, r2, r1
 8006a46:	4621      	mov	r1, r4
 8006a48:	f7fd ff4a 	bl	80048e0 <_malloc_r>
 8006a4c:	4605      	mov	r5, r0
 8006a4e:	b118      	cbz	r0, 8006a58 <_calloc_r+0x18>
 8006a50:	4622      	mov	r2, r4
 8006a52:	2100      	movs	r1, #0
 8006a54:	f7fd feee 	bl	8004834 <memset>
 8006a58:	4628      	mov	r0, r5
 8006a5a:	bd38      	pop	{r3, r4, r5, pc}

08006a5c <__sread>:
 8006a5c:	b510      	push	{r4, lr}
 8006a5e:	460c      	mov	r4, r1
 8006a60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a64:	f000 f8a0 	bl	8006ba8 <_read_r>
 8006a68:	2800      	cmp	r0, #0
 8006a6a:	bfab      	itete	ge
 8006a6c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006a6e:	89a3      	ldrhlt	r3, [r4, #12]
 8006a70:	181b      	addge	r3, r3, r0
 8006a72:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006a76:	bfac      	ite	ge
 8006a78:	6563      	strge	r3, [r4, #84]	; 0x54
 8006a7a:	81a3      	strhlt	r3, [r4, #12]
 8006a7c:	bd10      	pop	{r4, pc}

08006a7e <__swrite>:
 8006a7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a82:	461f      	mov	r7, r3
 8006a84:	898b      	ldrh	r3, [r1, #12]
 8006a86:	05db      	lsls	r3, r3, #23
 8006a88:	4605      	mov	r5, r0
 8006a8a:	460c      	mov	r4, r1
 8006a8c:	4616      	mov	r6, r2
 8006a8e:	d505      	bpl.n	8006a9c <__swrite+0x1e>
 8006a90:	2302      	movs	r3, #2
 8006a92:	2200      	movs	r2, #0
 8006a94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a98:	f000 f874 	bl	8006b84 <_lseek_r>
 8006a9c:	89a3      	ldrh	r3, [r4, #12]
 8006a9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006aa2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006aa6:	81a3      	strh	r3, [r4, #12]
 8006aa8:	4632      	mov	r2, r6
 8006aaa:	463b      	mov	r3, r7
 8006aac:	4628      	mov	r0, r5
 8006aae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ab2:	f000 b823 	b.w	8006afc <_write_r>

08006ab6 <__sseek>:
 8006ab6:	b510      	push	{r4, lr}
 8006ab8:	460c      	mov	r4, r1
 8006aba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006abe:	f000 f861 	bl	8006b84 <_lseek_r>
 8006ac2:	1c43      	adds	r3, r0, #1
 8006ac4:	89a3      	ldrh	r3, [r4, #12]
 8006ac6:	bf15      	itete	ne
 8006ac8:	6560      	strne	r0, [r4, #84]	; 0x54
 8006aca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006ace:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006ad2:	81a3      	strheq	r3, [r4, #12]
 8006ad4:	bf18      	it	ne
 8006ad6:	81a3      	strhne	r3, [r4, #12]
 8006ad8:	bd10      	pop	{r4, pc}

08006ada <__sclose>:
 8006ada:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ade:	f000 b81f 	b.w	8006b20 <_close_r>

08006ae2 <__ascii_wctomb>:
 8006ae2:	b149      	cbz	r1, 8006af8 <__ascii_wctomb+0x16>
 8006ae4:	2aff      	cmp	r2, #255	; 0xff
 8006ae6:	bf85      	ittet	hi
 8006ae8:	238a      	movhi	r3, #138	; 0x8a
 8006aea:	6003      	strhi	r3, [r0, #0]
 8006aec:	700a      	strbls	r2, [r1, #0]
 8006aee:	f04f 30ff 	movhi.w	r0, #4294967295
 8006af2:	bf98      	it	ls
 8006af4:	2001      	movls	r0, #1
 8006af6:	4770      	bx	lr
 8006af8:	4608      	mov	r0, r1
 8006afa:	4770      	bx	lr

08006afc <_write_r>:
 8006afc:	b538      	push	{r3, r4, r5, lr}
 8006afe:	4c07      	ldr	r4, [pc, #28]	; (8006b1c <_write_r+0x20>)
 8006b00:	4605      	mov	r5, r0
 8006b02:	4608      	mov	r0, r1
 8006b04:	4611      	mov	r1, r2
 8006b06:	2200      	movs	r2, #0
 8006b08:	6022      	str	r2, [r4, #0]
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	f7fd fa40 	bl	8003f90 <_write>
 8006b10:	1c43      	adds	r3, r0, #1
 8006b12:	d102      	bne.n	8006b1a <_write_r+0x1e>
 8006b14:	6823      	ldr	r3, [r4, #0]
 8006b16:	b103      	cbz	r3, 8006b1a <_write_r+0x1e>
 8006b18:	602b      	str	r3, [r5, #0]
 8006b1a:	bd38      	pop	{r3, r4, r5, pc}
 8006b1c:	20001ba0 	.word	0x20001ba0

08006b20 <_close_r>:
 8006b20:	b538      	push	{r3, r4, r5, lr}
 8006b22:	4c06      	ldr	r4, [pc, #24]	; (8006b3c <_close_r+0x1c>)
 8006b24:	2300      	movs	r3, #0
 8006b26:	4605      	mov	r5, r0
 8006b28:	4608      	mov	r0, r1
 8006b2a:	6023      	str	r3, [r4, #0]
 8006b2c:	f7fd fa58 	bl	8003fe0 <_close>
 8006b30:	1c43      	adds	r3, r0, #1
 8006b32:	d102      	bne.n	8006b3a <_close_r+0x1a>
 8006b34:	6823      	ldr	r3, [r4, #0]
 8006b36:	b103      	cbz	r3, 8006b3a <_close_r+0x1a>
 8006b38:	602b      	str	r3, [r5, #0]
 8006b3a:	bd38      	pop	{r3, r4, r5, pc}
 8006b3c:	20001ba0 	.word	0x20001ba0

08006b40 <_fstat_r>:
 8006b40:	b538      	push	{r3, r4, r5, lr}
 8006b42:	4c07      	ldr	r4, [pc, #28]	; (8006b60 <_fstat_r+0x20>)
 8006b44:	2300      	movs	r3, #0
 8006b46:	4605      	mov	r5, r0
 8006b48:	4608      	mov	r0, r1
 8006b4a:	4611      	mov	r1, r2
 8006b4c:	6023      	str	r3, [r4, #0]
 8006b4e:	f7fd fa4a 	bl	8003fe6 <_fstat>
 8006b52:	1c43      	adds	r3, r0, #1
 8006b54:	d102      	bne.n	8006b5c <_fstat_r+0x1c>
 8006b56:	6823      	ldr	r3, [r4, #0]
 8006b58:	b103      	cbz	r3, 8006b5c <_fstat_r+0x1c>
 8006b5a:	602b      	str	r3, [r5, #0]
 8006b5c:	bd38      	pop	{r3, r4, r5, pc}
 8006b5e:	bf00      	nop
 8006b60:	20001ba0 	.word	0x20001ba0

08006b64 <_isatty_r>:
 8006b64:	b538      	push	{r3, r4, r5, lr}
 8006b66:	4c06      	ldr	r4, [pc, #24]	; (8006b80 <_isatty_r+0x1c>)
 8006b68:	2300      	movs	r3, #0
 8006b6a:	4605      	mov	r5, r0
 8006b6c:	4608      	mov	r0, r1
 8006b6e:	6023      	str	r3, [r4, #0]
 8006b70:	f7fd fa3e 	bl	8003ff0 <_isatty>
 8006b74:	1c43      	adds	r3, r0, #1
 8006b76:	d102      	bne.n	8006b7e <_isatty_r+0x1a>
 8006b78:	6823      	ldr	r3, [r4, #0]
 8006b7a:	b103      	cbz	r3, 8006b7e <_isatty_r+0x1a>
 8006b7c:	602b      	str	r3, [r5, #0]
 8006b7e:	bd38      	pop	{r3, r4, r5, pc}
 8006b80:	20001ba0 	.word	0x20001ba0

08006b84 <_lseek_r>:
 8006b84:	b538      	push	{r3, r4, r5, lr}
 8006b86:	4c07      	ldr	r4, [pc, #28]	; (8006ba4 <_lseek_r+0x20>)
 8006b88:	4605      	mov	r5, r0
 8006b8a:	4608      	mov	r0, r1
 8006b8c:	4611      	mov	r1, r2
 8006b8e:	2200      	movs	r2, #0
 8006b90:	6022      	str	r2, [r4, #0]
 8006b92:	461a      	mov	r2, r3
 8006b94:	f7fd fa2e 	bl	8003ff4 <_lseek>
 8006b98:	1c43      	adds	r3, r0, #1
 8006b9a:	d102      	bne.n	8006ba2 <_lseek_r+0x1e>
 8006b9c:	6823      	ldr	r3, [r4, #0]
 8006b9e:	b103      	cbz	r3, 8006ba2 <_lseek_r+0x1e>
 8006ba0:	602b      	str	r3, [r5, #0]
 8006ba2:	bd38      	pop	{r3, r4, r5, pc}
 8006ba4:	20001ba0 	.word	0x20001ba0

08006ba8 <_read_r>:
 8006ba8:	b538      	push	{r3, r4, r5, lr}
 8006baa:	4c07      	ldr	r4, [pc, #28]	; (8006bc8 <_read_r+0x20>)
 8006bac:	4605      	mov	r5, r0
 8006bae:	4608      	mov	r0, r1
 8006bb0:	4611      	mov	r1, r2
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	6022      	str	r2, [r4, #0]
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	f7fd f9dc 	bl	8003f74 <_read>
 8006bbc:	1c43      	adds	r3, r0, #1
 8006bbe:	d102      	bne.n	8006bc6 <_read_r+0x1e>
 8006bc0:	6823      	ldr	r3, [r4, #0]
 8006bc2:	b103      	cbz	r3, 8006bc6 <_read_r+0x1e>
 8006bc4:	602b      	str	r3, [r5, #0]
 8006bc6:	bd38      	pop	{r3, r4, r5, pc}
 8006bc8:	20001ba0 	.word	0x20001ba0

08006bcc <_init>:
 8006bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bce:	bf00      	nop
 8006bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bd2:	bc08      	pop	{r3}
 8006bd4:	469e      	mov	lr, r3
 8006bd6:	4770      	bx	lr

08006bd8 <_fini>:
 8006bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bda:	bf00      	nop
 8006bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bde:	bc08      	pop	{r3}
 8006be0:	469e      	mov	lr, r3
 8006be2:	4770      	bx	lr
