
LEKTOR_MIKROCONTROLLER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800200  00001444  000014d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001444  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001c  0080020a  0080020a  000014e2  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000014e2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001514  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001c8  00000000  00000000  00001554  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001a73  00000000  00000000  0000171c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001235  00000000  00000000  0000318f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000147a  00000000  00000000  000043c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000374  00000000  00000000  00005840  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000008d8  00000000  00000000  00005bb4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a04  00000000  00000000  0000648c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001b0  00000000  00000000  00006e90  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	b9 c0       	rjmp	.+370    	; 0x174 <__ctors_end>
       2:	00 00       	nop
       4:	0c 94 c2 08 	jmp	0x1184	; 0x1184 <__vector_1>
       8:	d5 c0       	rjmp	.+426    	; 0x1b4 <__bad_interrupt>
       a:	00 00       	nop
       c:	d3 c0       	rjmp	.+422    	; 0x1b4 <__bad_interrupt>
       e:	00 00       	nop
      10:	d1 c0       	rjmp	.+418    	; 0x1b4 <__bad_interrupt>
      12:	00 00       	nop
      14:	cf c0       	rjmp	.+414    	; 0x1b4 <__bad_interrupt>
      16:	00 00       	nop
      18:	cd c0       	rjmp	.+410    	; 0x1b4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	cb c0       	rjmp	.+406    	; 0x1b4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	c9 c0       	rjmp	.+402    	; 0x1b4 <__bad_interrupt>
      22:	00 00       	nop
      24:	c7 c0       	rjmp	.+398    	; 0x1b4 <__bad_interrupt>
      26:	00 00       	nop
      28:	c5 c0       	rjmp	.+394    	; 0x1b4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	c3 c0       	rjmp	.+390    	; 0x1b4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c1 c0       	rjmp	.+386    	; 0x1b4 <__bad_interrupt>
      32:	00 00       	nop
      34:	bf c0       	rjmp	.+382    	; 0x1b4 <__bad_interrupt>
      36:	00 00       	nop
      38:	bd c0       	rjmp	.+378    	; 0x1b4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	bb c0       	rjmp	.+374    	; 0x1b4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	b9 c0       	rjmp	.+370    	; 0x1b4 <__bad_interrupt>
      42:	00 00       	nop
      44:	b7 c0       	rjmp	.+366    	; 0x1b4 <__bad_interrupt>
      46:	00 00       	nop
      48:	b5 c0       	rjmp	.+362    	; 0x1b4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	b3 c0       	rjmp	.+358    	; 0x1b4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	51 c4       	rjmp	.+2210   	; 0x8f4 <__vector_20>
      52:	00 00       	nop
      54:	af c0       	rjmp	.+350    	; 0x1b4 <__bad_interrupt>
      56:	00 00       	nop
      58:	ad c0       	rjmp	.+346    	; 0x1b4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	ab c0       	rjmp	.+342    	; 0x1b4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	a9 c0       	rjmp	.+338    	; 0x1b4 <__bad_interrupt>
      62:	00 00       	nop
      64:	a7 c0       	rjmp	.+334    	; 0x1b4 <__bad_interrupt>
      66:	00 00       	nop
      68:	a5 c0       	rjmp	.+330    	; 0x1b4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	a3 c0       	rjmp	.+326    	; 0x1b4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a1 c0       	rjmp	.+322    	; 0x1b4 <__bad_interrupt>
      72:	00 00       	nop
      74:	9f c0       	rjmp	.+318    	; 0x1b4 <__bad_interrupt>
      76:	00 00       	nop
      78:	9d c0       	rjmp	.+314    	; 0x1b4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	9b c0       	rjmp	.+310    	; 0x1b4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	99 c0       	rjmp	.+306    	; 0x1b4 <__bad_interrupt>
      82:	00 00       	nop
      84:	97 c0       	rjmp	.+302    	; 0x1b4 <__bad_interrupt>
      86:	00 00       	nop
      88:	95 c0       	rjmp	.+298    	; 0x1b4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	93 c0       	rjmp	.+294    	; 0x1b4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	91 c0       	rjmp	.+290    	; 0x1b4 <__bad_interrupt>
      92:	00 00       	nop
      94:	8f c0       	rjmp	.+286    	; 0x1b4 <__bad_interrupt>
      96:	00 00       	nop
      98:	8d c0       	rjmp	.+282    	; 0x1b4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	8b c0       	rjmp	.+278    	; 0x1b4 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	89 c0       	rjmp	.+274    	; 0x1b4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	87 c0       	rjmp	.+270    	; 0x1b4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	85 c0       	rjmp	.+266    	; 0x1b4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	83 c0       	rjmp	.+262    	; 0x1b4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	81 c0       	rjmp	.+258    	; 0x1b4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	7f c0       	rjmp	.+254    	; 0x1b4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	7d c0       	rjmp	.+250    	; 0x1b4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	7b c0       	rjmp	.+246    	; 0x1b4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	79 c0       	rjmp	.+242    	; 0x1b4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	77 c0       	rjmp	.+238    	; 0x1b4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	75 c0       	rjmp	.+234    	; 0x1b4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	73 c0       	rjmp	.+230    	; 0x1b4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	71 c0       	rjmp	.+226    	; 0x1b4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	6f c0       	rjmp	.+222    	; 0x1b4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	6d c0       	rjmp	.+218    	; 0x1b4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	6b c0       	rjmp	.+214    	; 0x1b4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	69 c0       	rjmp	.+210    	; 0x1b4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	f6 02       	muls	r31, r22
      e6:	04 03       	mulsu	r16, r20
      e8:	12 03       	mulsu	r17, r18
      ea:	20 03       	mulsu	r18, r16
      ec:	2e 03       	fmul	r18, r22
      ee:	3c 03       	fmul	r19, r20
      f0:	4a 03       	fmul	r20, r18
      f2:	58 03       	fmul	r21, r16
      f4:	97 03       	fmuls	r17, r23
      f6:	68 03       	fmul	r22, r16
      f8:	78 03       	fmul	r23, r16
      fa:	88 03       	fmulsu	r16, r16
      fc:	a8 03       	fmulsu	r18, r16
      fe:	b5 03       	fmuls	r19, r21
     100:	c2 03       	fmuls	r20, r18
     102:	cf 03       	fmulsu	r20, r23
     104:	dc 03       	fmulsu	r21, r20
     106:	e9 03       	fmulsu	r22, r17
     108:	f6 03       	fmuls	r23, r22
     10a:	03 04       	cpc	r0, r3
     10c:	3b 04       	cpc	r3, r11
     10e:	11 04       	cpc	r1, r1
     110:	1f 04       	cpc	r1, r15
     112:	2d 04       	cpc	r2, r13
     114:	e5 04       	cpc	r14, r5
     116:	f3 04       	cpc	r15, r3
     118:	01 05       	cpc	r16, r1
     11a:	0f 05       	cpc	r16, r15
     11c:	1d 05       	cpc	r17, r13
     11e:	2b 05       	cpc	r18, r11
     120:	39 05       	cpc	r19, r9
     122:	47 05       	cpc	r20, r7
     124:	86 05       	cpc	r24, r6
     126:	57 05       	cpc	r21, r7
     128:	67 05       	cpc	r22, r7
     12a:	77 05       	cpc	r23, r7
     12c:	97 05       	cpc	r25, r7
     12e:	ae 05       	cpc	r26, r14
     130:	c5 05       	cpc	r28, r5
     132:	dc 05       	cpc	r29, r12
     134:	f3 05       	cpc	r31, r3
     136:	0a 06       	cpc	r0, r26
     138:	21 06       	cpc	r2, r17
     13a:	38 06       	cpc	r3, r24
     13c:	98 06       	cpc	r9, r24
     13e:	50 06       	cpc	r5, r16
     140:	68 06       	cpc	r6, r24
     142:	80 06       	cpc	r8, r16
     144:	c4 06       	cpc	r12, r20
     146:	d1 06       	cpc	r13, r17
     148:	de 06       	cpc	r13, r30
     14a:	eb 06       	cpc	r14, r27
     14c:	f8 06       	cpc	r15, r24
     14e:	05 07       	cpc	r16, r21
     150:	12 07       	cpc	r17, r18
     152:	1f 07       	cpc	r17, r31
     154:	5a 07       	cpc	r21, r26
     156:	2e 07       	cpc	r18, r30
     158:	3d 07       	cpc	r19, r29
     15a:	4c 07       	cpc	r20, r28
     15c:	6c 07       	cpc	r22, r28
     15e:	89 07       	cpc	r24, r25
     160:	a6 07       	cpc	r26, r22
     162:	c3 07       	cpc	r28, r19
     164:	e0 07       	cpc	r30, r16
     166:	fd 07       	cpc	r31, r29
     168:	1a 08       	sbc	r1, r10
     16a:	37 08       	sbc	r3, r7
     16c:	ba 08       	sbc	r11, r10
     16e:	58 08       	sbc	r5, r8
     170:	79 08       	sbc	r7, r9
     172:	9a 08       	sbc	r9, r10

00000174 <__ctors_end>:
     174:	11 24       	eor	r1, r1
     176:	1f be       	out	0x3f, r1	; 63
     178:	cf ef       	ldi	r28, 0xFF	; 255
     17a:	d1 e2       	ldi	r29, 0x21	; 33
     17c:	de bf       	out	0x3e, r29	; 62
     17e:	cd bf       	out	0x3d, r28	; 61
     180:	00 e0       	ldi	r16, 0x00	; 0
     182:	0c bf       	out	0x3c, r16	; 60

00000184 <__do_copy_data>:
     184:	12 e0       	ldi	r17, 0x02	; 2
     186:	a0 e0       	ldi	r26, 0x00	; 0
     188:	b2 e0       	ldi	r27, 0x02	; 2
     18a:	e4 e4       	ldi	r30, 0x44	; 68
     18c:	f4 e1       	ldi	r31, 0x14	; 20
     18e:	00 e0       	ldi	r16, 0x00	; 0
     190:	0b bf       	out	0x3b, r16	; 59
     192:	02 c0       	rjmp	.+4      	; 0x198 <__do_copy_data+0x14>
     194:	07 90       	elpm	r0, Z+
     196:	0d 92       	st	X+, r0
     198:	aa 30       	cpi	r26, 0x0A	; 10
     19a:	b1 07       	cpc	r27, r17
     19c:	d9 f7       	brne	.-10     	; 0x194 <__do_copy_data+0x10>

0000019e <__do_clear_bss>:
     19e:	22 e0       	ldi	r18, 0x02	; 2
     1a0:	aa e0       	ldi	r26, 0x0A	; 10
     1a2:	b2 e0       	ldi	r27, 0x02	; 2
     1a4:	01 c0       	rjmp	.+2      	; 0x1a8 <.do_clear_bss_start>

000001a6 <.do_clear_bss_loop>:
     1a6:	1d 92       	st	X+, r1

000001a8 <.do_clear_bss_start>:
     1a8:	a6 32       	cpi	r26, 0x26	; 38
     1aa:	b2 07       	cpc	r27, r18
     1ac:	e1 f7       	brne	.-8      	; 0x1a6 <.do_clear_bss_loop>
     1ae:	ef d0       	rcall	.+478    	; 0x38e <main>
     1b0:	0c 94 20 0a 	jmp	0x1440	; 0x1440 <_exit>

000001b4 <__bad_interrupt>:
     1b4:	25 cf       	rjmp	.-438    	; 0x0 <__vectors>

000001b6 <opdaterKommando>:

 volatile int state;
 volatile int firstCheck = 1;
 void opdaterKommando()
 {
	 if (lektorOptaget_ == '0' && lektortilStede_ == '0')
     1b6:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     1ba:	80 33       	cpi	r24, 0x30	; 48
     1bc:	f1 f4       	brne	.+60     	; 0x1fa <opdaterKommando+0x44>
     1be:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektortilStede_>
     1c2:	80 33       	cpi	r24, 0x30	; 48
     1c4:	d1 f4       	brne	.+52     	; 0x1fa <opdaterKommando+0x44>
	 {
		 if ((state == 00) && (firstCheck != 1))
     1c6:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <state>
     1ca:	90 91 1b 02 	lds	r25, 0x021B	; 0x80021b <state+0x1>
     1ce:	89 2b       	or	r24, r25
     1d0:	49 f4       	brne	.+18     	; 0x1e4 <opdaterKommando+0x2e>
     1d2:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     1d6:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	19 f0       	breq	.+6      	; 0x1e4 <opdaterKommando+0x2e>
		 {
			 aendring_ = 0;
     1de:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <aendring_>
     1e2:	7b c0       	rjmp	.+246    	; 0x2da <opdaterKommando+0x124>
		 }
		 else
		 {
			 aendring_ = 1;
     1e4:	81 e0       	ldi	r24, 0x01	; 1
     1e6:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <aendring_>
			 COMMAND = 'V'; // V indikerer at lektor er væk!	
     1ea:	86 e5       	ldi	r24, 0x56	; 86
     1ec:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <COMMAND>
			 state = 00;   
     1f0:	10 92 1b 02 	sts	0x021B, r1	; 0x80021b <state+0x1>
     1f4:	10 92 1a 02 	sts	0x021A, r1	; 0x80021a <state>
     1f8:	70 c0       	rjmp	.+224    	; 0x2da <opdaterKommando+0x124>
		 }
	 }
	 else if ((lektorOptaget_ == '0') && (lektortilStede_ == '1'))
     1fa:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     1fe:	80 33       	cpi	r24, 0x30	; 48
     200:	09 f5       	brne	.+66     	; 0x244 <opdaterKommando+0x8e>
     202:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektortilStede_>
     206:	81 33       	cpi	r24, 0x31	; 49
     208:	e9 f4       	brne	.+58     	; 0x244 <opdaterKommando+0x8e>
	 {
		 if ((state == 01) && (firstCheck != 1))
     20a:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <state>
     20e:	90 91 1b 02 	lds	r25, 0x021B	; 0x80021b <state+0x1>
     212:	01 97       	sbiw	r24, 0x01	; 1
     214:	49 f4       	brne	.+18     	; 0x228 <opdaterKommando+0x72>
     216:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     21a:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     21e:	01 97       	sbiw	r24, 0x01	; 1
     220:	19 f0       	breq	.+6      	; 0x228 <opdaterKommando+0x72>
		 {
			 aendring_ = 0;
     222:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <aendring_>
		 }
		 else
		 {
			 resetTimer();
     226:	59 c0       	rjmp	.+178    	; 0x2da <opdaterKommando+0x124>
			 aendring_ = 1;
     228:	43 d3       	rcall	.+1670   	; 0x8b0 <resetTimer>
     22a:	81 e0       	ldi	r24, 0x01	; 1
     22c:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <aendring_>
			 COMMAND = 'T';		// T Indikerer at lektor er tilstede
     230:	84 e5       	ldi	r24, 0x54	; 84
     232:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <COMMAND>
			 state = 01;
     236:	81 e0       	ldi	r24, 0x01	; 1
     238:	90 e0       	ldi	r25, 0x00	; 0
     23a:	90 93 1b 02 	sts	0x021B, r25	; 0x80021b <state+0x1>
     23e:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <state>
		 }
	 }
	 else if ((lektorOptaget_ == '1') && (lektortilStede_ == '0'))
     242:	4b c0       	rjmp	.+150    	; 0x2da <opdaterKommando+0x124>
     244:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     248:	81 33       	cpi	r24, 0x31	; 49
     24a:	01 f5       	brne	.+64     	; 0x28c <opdaterKommando+0xd6>
     24c:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektortilStede_>
     250:	80 33       	cpi	r24, 0x30	; 48
	 {
		 if ((state == 10) && (firstCheck != 1))
     252:	e1 f4       	brne	.+56     	; 0x28c <opdaterKommando+0xd6>
     254:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <state>
     258:	90 91 1b 02 	lds	r25, 0x021B	; 0x80021b <state+0x1>
     25c:	0a 97       	sbiw	r24, 0x0a	; 10
     25e:	49 f4       	brne	.+18     	; 0x272 <opdaterKommando+0xbc>
     260:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     264:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     268:	01 97       	sbiw	r24, 0x01	; 1
		 {
			 aendring_ = 0;
     26a:	19 f0       	breq	.+6      	; 0x272 <opdaterKommando+0xbc>
     26c:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <aendring_>
		 }
		 else
		 {
			 aendring_ = 1;
     270:	34 c0       	rjmp	.+104    	; 0x2da <opdaterKommando+0x124>
     272:	81 e0       	ldi	r24, 0x01	; 1
     274:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <aendring_>
			 COMMAND = 'O';		// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     278:	8f e4       	ldi	r24, 0x4F	; 79
     27a:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <COMMAND>
			 state = 10;
     27e:	8a e0       	ldi	r24, 0x0A	; 10
     280:	90 e0       	ldi	r25, 0x00	; 0
     282:	90 93 1b 02 	sts	0x021B, r25	; 0x80021b <state+0x1>
     286:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <state>
		 }
	 }
	 else if ((lektorOptaget_ == '1') && (lektortilStede_ == '1'))
     28a:	27 c0       	rjmp	.+78     	; 0x2da <opdaterKommando+0x124>
     28c:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     290:	81 33       	cpi	r24, 0x31	; 49
     292:	19 f5       	brne	.+70     	; 0x2da <opdaterKommando+0x124>
     294:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektortilStede_>
     298:	81 33       	cpi	r24, 0x31	; 49
	 {
		 if ((state == 11) && (firstCheck != 1))
     29a:	f9 f4       	brne	.+62     	; 0x2da <opdaterKommando+0x124>
     29c:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <state>
     2a0:	90 91 1b 02 	lds	r25, 0x021B	; 0x80021b <state+0x1>
     2a4:	0b 97       	sbiw	r24, 0x0b	; 11
     2a6:	49 f4       	brne	.+18     	; 0x2ba <opdaterKommando+0x104>
     2a8:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     2ac:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     2b0:	01 97       	sbiw	r24, 0x01	; 1
		 {
			 aendring_ = 0;
     2b2:	19 f0       	breq	.+6      	; 0x2ba <opdaterKommando+0x104>
     2b4:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <aendring_>
		 }
		 else
		 {
			 if (returnerTimerStatus() == 0)
     2b8:	10 c0       	rjmp	.+32     	; 0x2da <opdaterKommando+0x124>
     2ba:	f5 d2       	rcall	.+1514   	; 0x8a6 <returnerTimerStatus>
			 {
				 setTimer();
     2bc:	89 2b       	or	r24, r25
     2be:	09 f4       	brne	.+2      	; 0x2c2 <opdaterKommando+0x10c>
			 }
			 aendring_ = 1;
     2c0:	02 d3       	rcall	.+1540   	; 0x8c6 <setTimer>
     2c2:	81 e0       	ldi	r24, 0x01	; 1
     2c4:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <aendring_>
			 COMMAND = 'O';		// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     2c8:	8f e4       	ldi	r24, 0x4F	; 79
     2ca:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <COMMAND>
			 state = 11;
     2ce:	8b e0       	ldi	r24, 0x0B	; 11
     2d0:	90 e0       	ldi	r25, 0x00	; 0
     2d2:	90 93 1b 02 	sts	0x021B, r25	; 0x80021b <state+0x1>
     2d6:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <state>
		 }
	 }

	 if (firstCheck == 1)
     2da:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     2de:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     2e2:	01 97       	sbiw	r24, 0x01	; 1
	 {
		 firstCheck = 0;
     2e4:	21 f4       	brne	.+8      	; 0x2ee <opdaterKommando+0x138>
     2e6:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <firstCheck+0x1>
     2ea:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <firstCheck>
     2ee:	08 95       	ret

000002f0 <start1msDelay>:
 }

  void start1msDelay()
  {
	  // Timer3: Normal mode, PS = 0
	  TCCR3A = 0b00000000;
     2f0:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	  TCCR3B = 0b00000001;
     2f4:	81 e0       	ldi	r24, 0x01	; 1
     2f6:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	  // Overflow hvert MS.
	  //Sæt timerStatus til '1' (=going)
	  //timerStatus_3 = '1';
	  TCNT3 = (0xFFFF-16000);
     2fa:	8f e7       	ldi	r24, 0x7F	; 127
     2fc:	91 ec       	ldi	r25, 0xC1	; 193
     2fe:	90 93 95 00 	sts	0x0095, r25	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     302:	80 93 94 00 	sts	0x0094, r24	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
	  while ((TIFR3 & (1<<0)) == 0)
     306:	c0 9b       	sbis	0x18, 0	; 24
     308:	fe cf       	rjmp	.-4      	; 0x306 <start1msDelay+0x16>
	  {}
	  TCCR3B = 0;
     30a:	10 92 91 00 	sts	0x0091, r1	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	  TIFR3 = 1<<0;
     30e:	81 e0       	ldi	r24, 0x01	; 1
     310:	88 bb       	out	0x18, r24	; 24
     312:	08 95       	ret

00000314 <sendBurst>:
	  //timerStatus_3 = '0';
  }

  void sendBurst()
  {
	  ZCDetected_ = 0;
     314:	10 92 1e 02 	sts	0x021E, r1	; 0x80021e <ZCDetected_+0x1>
     318:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <ZCDetected_>
	  //PORTB = OUTPUT -- lad 120kHz signal fra OCRB komme ud.
	  DDRB |= 1 << 7;
	  start1msDelay();
     31c:	27 9a       	sbi	0x04, 7	; 4
	  //Sæt PORTH til input igen.
	  DDRB &= ~(1 << 7);
     31e:	e8 df       	rcall	.-48     	; 0x2f0 <start1msDelay>
     320:	27 98       	cbi	0x04, 7	; 4
     322:	08 95       	ret

00000324 <ventPaaZC>:
  }

  void ventPaaZC()
  {
	  ZCDetected_ = 0;
     324:	10 92 1e 02 	sts	0x021E, r1	; 0x80021e <ZCDetected_+0x1>
     328:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <ZCDetected_>
	  while(ZCDetected_ == 0)	{}
     32c:	80 91 1d 02 	lds	r24, 0x021D	; 0x80021d <ZCDetected_>
     330:	90 91 1e 02 	lds	r25, 0x021E	; 0x80021e <ZCDetected_+0x1>
     334:	89 2b       	or	r24, r25
     336:	d1 f3       	breq	.-12     	; 0x32c <ventPaaZC+0x8>
  }
     338:	08 95       	ret

0000033a <initBurst>:

  void initBurst()
  {
	  // PH = input (burst not outgoing)
	  DDRH = 0;
     33a:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	  // Toggle OC2B on compare match
	  // Mode = 4 (CTC)
	  // Clock prescaler = 1
	  TCCR0A = 0b01000010;
     33e:	82 e4       	ldi	r24, 0x42	; 66
     340:	84 bd       	out	0x24, r24	; 36
	  TCCR0B = 0b00000001;
     342:	91 e0       	ldi	r25, 0x01	; 1
     344:	95 bd       	out	0x25, r25	; 37
	  // 120kHz = 16000000Hz/(2*1*(1+OCR1B))  --> OCR1B = 119kHz...
	  OCR0A = 66;
     346:	87 bd       	out	0x27, r24	; 39
     348:	08 95       	ret

0000034a <start400usDelay>:
  }

   void start400usDelay()
   {
	   // Timer4: Normal mode, PS = 0
	   TCCR4A = 0b00000000;
     34a:	10 92 a0 00 	sts	0x00A0, r1	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
	   TCCR4B = 0b00000001;
     34e:	81 e0       	ldi	r24, 0x01	; 1
     350:	80 93 a1 00 	sts	0x00A1, r24	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
	   // Overflow hvert MS.
	   //Sæt timerStatus til '1' (=going)
	   //timerStatus_3 = '1';
	   TCNT4 = 63936;
     354:	80 ec       	ldi	r24, 0xC0	; 192
     356:	99 ef       	ldi	r25, 0xF9	; 249
     358:	90 93 a5 00 	sts	0x00A5, r25	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7000a5>
     35c:	80 93 a4 00 	sts	0x00A4, r24	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7000a4>
	   while ((TIFR4 & (1<<0)) == 0)
     360:	c8 9b       	sbis	0x19, 0	; 25
     362:	fe cf       	rjmp	.-4      	; 0x360 <start400usDelay+0x16>
	   {}
	   TCCR4B = 0;
     364:	10 92 a1 00 	sts	0x00A1, r1	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
	   TIFR4 = 1<<0;
     368:	81 e0       	ldi	r24, 0x01	; 1
     36a:	89 bb       	out	0x19, r24	; 25
     36c:	08 95       	ret

0000036e <sendCharX10>:
	  // 120kHz = 16000000Hz/(2*1*(1+OCR1B))  --> OCR1B = 119kHz...
	  OCR0A = 66;
  }

  void sendCharX10(char Tegn)
  {
     36e:	cf 93       	push	r28
     370:	df 93       	push	r29
     372:	d8 2f       	mov	r29, r24
	  // 8 data bits (LSB first)
	  for (i = 0; i<8; i++)
	  {
	  ventPaaZC();
	  start1msDelay();
	  start1msDelay();
     374:	c8 e0       	ldi	r28, 0x08	; 8
	  start400usDelay();
     376:	d6 df       	rcall	.-84     	; 0x324 <ventPaaZC>
     378:	bb df       	rcall	.-138    	; 0x2f0 <start1msDelay>
		  if(x & 0b00000001)
     37a:	ba df       	rcall	.-140    	; 0x2f0 <start1msDelay>
		  {
			  sendBurst();
     37c:	e6 df       	rcall	.-52     	; 0x34a <start400usDelay>
     37e:	d0 fd       	sbrc	r29, 0
		  }
		  x = x>>1;
     380:	c9 df       	rcall	.-110    	; 0x314 <sendBurst>
     382:	d6 95       	lsr	r29
	  unsigned char x = Tegn;
	  // Start bit
	  //ventPaaZC();
	  //sendBurst();
	  // 8 data bits (LSB first)
	  for (i = 0; i<8; i++)
     384:	c1 50       	subi	r28, 0x01	; 1
		  x = x>>1;
	  }
	  //ventPaaZC();
	  //sendBurst(); //stopbit
	  //Test ###DUNNO what the stopbit is###
  }
     386:	b9 f7       	brne	.-18     	; 0x376 <sendCharX10+0x8>
     388:	df 91       	pop	r29
     38a:	cf 91       	pop	r28
     38c:	08 95       	ret

0000038e <main>:
#include "ToggleSwitchLED.h"
#include "zeroCrossDetector.h"
#include "X10_Master.h"

int main(void)
{
     38e:	cf 93       	push	r28
     390:	df 93       	push	r29
     392:	00 d0       	rcall	.+0      	; 0x394 <main+0x6>
     394:	cd b7       	in	r28, 0x3d	; 61
     396:	de b7       	in	r29, 0x3e	; 62
	//Initializing
	initSensor('B', 2);
     398:	62 e0       	ldi	r22, 0x02	; 2
     39a:	70 e0       	ldi	r23, 0x00	; 0
     39c:	82 e4       	ldi	r24, 0x42	; 66
     39e:	fe d0       	rcall	.+508    	; 0x59c <initSensor>
	initToggleSwitch('B', 3);
     3a0:	63 e0       	ldi	r22, 0x03	; 3
     3a2:	70 e0       	ldi	r23, 0x00	; 0
     3a4:	82 e4       	ldi	r24, 0x42	; 66
     3a6:	e7 d2       	rcall	.+1486   	; 0x976 <initToggleSwitch>
	initToggleSwitchLED('B', 4);
     3a8:	64 e0       	ldi	r22, 0x04	; 4
     3aa:	70 e0       	ldi	r23, 0x00	; 0
	initZCDetector();
     3ac:	82 e4       	ldi	r24, 0x42	; 66
     3ae:	c2 d4       	rcall	.+2436   	; 0xd34 <initToggleSwitchLED>
	initBurst();
     3b0:	e2 d6       	rcall	.+3524   	; 0x1176 <initZCDetector>

		// Hvis der er sket en ændring, send STARTCODE efterfulgt af X10-kommando (bestående af LEKTORID1 og COMMAND).
		if (aendring_ == 1)
		{
			//COMMAND = 'c';
			streng[0] = LEKTORID1;
     3b2:	c3 df       	rcall	.-122    	; 0x33a <initBurst>
     3b4:	78 94       	sei
	//Streng som er manchester-encoded (strengen som egentlig sendes).
	int i = 0;
	while(1)
	{	
		// Go through UC1 & UC2 -- also changes LED according to actual status.
		lektorStatus_PaaKontor();
     3b6:	0f 2e       	mov	r0, r31
     3b8:	f1 e4       	ldi	r31, 0x41	; 65
		lektorStatus_Optaget();
     3ba:	bf 2e       	mov	r11, r31
     3bc:	f0 2d       	mov	r31, r0
		// Check om der er sket en ændring, opdatér kommando baseret på dette.
		opdaterKommando(); //Returnerer umiddelbart 'V' for 'Væk'.
     3be:	e2 d0       	rcall	.+452    	; 0x584 <lektorStatus_PaaKontor>
     3c0:	c8 d0       	rcall	.+400    	; 0x552 <lektorStatus_Optaget>

		// Hvis der er sket en ændring, send STARTCODE efterfulgt af X10-kommando (bestående af LEKTORID1 og COMMAND).
		if (aendring_ == 1)
     3c2:	f9 de       	rcall	.-526    	; 0x1b6 <opdaterKommando>
     3c4:	80 91 1f 02 	lds	r24, 0x021F	; 0x80021f <aendring_>
		{
			//COMMAND = 'c';
			streng[0] = LEKTORID1;
     3c8:	81 30       	cpi	r24, 0x01	; 1
			streng[1] = COMMAND;
     3ca:	c9 f7       	brne	.-14     	; 0x3be <main+0x30>
     3cc:	b9 82       	std	Y+1, r11	; 0x01
			streng[2] = '\0';
     3ce:	80 91 20 02 	lds	r24, 0x0220	; 0x800220 <COMMAND>
			unsigned char* konverteretStreng = stringToManchester(streng);
     3d2:	8a 83       	std	Y+2, r24	; 0x02
     3d4:	1b 82       	std	Y+3, r1	; 0x03
     3d6:	ce 01       	movw	r24, r28
			sendCharX10(STARTCODE);
     3d8:	01 96       	adiw	r24, 0x01	; 1
     3da:	26 d0       	rcall	.+76     	; 0x428 <stringToManchester>
     3dc:	7c 01       	movw	r14, r24
			for (i = 0; i < strlen((char*)konverteretStreng); i++)
     3de:	8e ee       	ldi	r24, 0xEE	; 238
     3e0:	c6 df       	rcall	.-116    	; 0x36e <sendCharX10>
     3e2:	67 01       	movw	r12, r14
			{
				sendCharX10(konverteretStreng[i]);
     3e4:	00 e0       	ldi	r16, 0x00	; 0
     3e6:	10 e0       	ldi	r17, 0x00	; 0
     3e8:	06 c0       	rjmp	.+12     	; 0x3f6 <main+0x68>
     3ea:	f6 01       	movw	r30, r12
     3ec:	81 91       	ld	r24, Z+
			streng[0] = LEKTORID1;
			streng[1] = COMMAND;
			streng[2] = '\0';
			unsigned char* konverteretStreng = stringToManchester(streng);
			sendCharX10(STARTCODE);
			for (i = 0; i < strlen((char*)konverteretStreng); i++)
     3ee:	6f 01       	movw	r12, r30
     3f0:	be df       	rcall	.-132    	; 0x36e <sendCharX10>
     3f2:	0f 5f       	subi	r16, 0xFF	; 255
     3f4:	1f 4f       	sbci	r17, 0xFF	; 255
			{
				sendCharX10(tilbageTilNormal[i]);
			}
			*/
			// Send stopBit?!
			ventPaaZC();
     3f6:	f7 01       	movw	r30, r14
     3f8:	01 90       	ld	r0, Z+
			start1msDelay();
     3fa:	00 20       	and	r0, r0
     3fc:	e9 f7       	brne	.-6      	; 0x3f8 <main+0x6a>
			start1msDelay();
     3fe:	31 97       	sbiw	r30, 0x01	; 1
     400:	ee 19       	sub	r30, r14
			start400usDelay();
     402:	ff 09       	sbc	r31, r15
     404:	0e 17       	cp	r16, r30
			sendBurst();
     406:	1f 07       	cpc	r17, r31
     408:	80 f3       	brcs	.-32     	; 0x3ea <main+0x5c>
			freePtr();
     40a:	8c df       	rcall	.-232    	; 0x324 <ventPaaZC>
     40c:	71 df       	rcall	.-286    	; 0x2f0 <start1msDelay>
			free(konverteretStreng);
     40e:	70 df       	rcall	.-288    	; 0x2f0 <start1msDelay>
     410:	9c df       	rcall	.-200    	; 0x34a <start400usDelay>
     412:	80 df       	rcall	.-256    	; 0x314 <sendBurst>
     414:	03 d0       	rcall	.+6      	; 0x41c <freePtr>
     416:	c7 01       	movw	r24, r14
     418:	83 d7       	rcall	.+3846   	; 0x1320 <free>
     41a:	d1 cf       	rjmp	.-94     	; 0x3be <main+0x30>

0000041c <freePtr>:
#include "Manchester.h"

static unsigned char * manchesterPtr = 0;

void freePtr(){
	free(manchesterPtr);
     41c:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <__data_end>
     420:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <__data_end+0x1>
     424:	7d c7       	rjmp	.+3834   	; 0x1320 <free>
     426:	08 95       	ret

00000428 <stringToManchester>:
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
     428:	8f 92       	push	r8
     42a:	9f 92       	push	r9
     42c:	af 92       	push	r10
     42e:	bf 92       	push	r11
     430:	cf 92       	push	r12
     432:	df 92       	push	r13
     434:	ef 92       	push	r14
     436:	ff 92       	push	r15
     438:	0f 93       	push	r16
     43a:	1f 93       	push	r17
     43c:	cf 93       	push	r28
     43e:	df 93       	push	r29
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     440:	22 e0       	ldi	r18, 0x02	; 2
     442:	88 30       	cpi	r24, 0x08	; 8
     444:	92 07       	cpc	r25, r18
     446:	09 f4       	brne	.+2      	; 0x44a <stringToManchester+0x22>
     448:	6c c0       	rjmp	.+216    	; 0x522 <stringToManchester+0xfa>
     44a:	ec 01       	movw	r28, r24
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
     44c:	fc 01       	movw	r30, r24
     44e:	01 90       	ld	r0, Z+
     450:	00 20       	and	r0, r0
     452:	e9 f7       	brne	.-6      	; 0x44e <stringToManchester+0x26>
     454:	31 97       	sbiw	r30, 0x01	; 1
     456:	e8 1b       	sub	r30, r24
     458:	f9 0b       	sbc	r31, r25
     45a:	5f 01       	movw	r10, r30
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
     45c:	cf 01       	movw	r24, r30
     45e:	88 0f       	add	r24, r24
     460:	99 1f       	adc	r25, r25
     462:	61 e0       	ldi	r22, 0x01	; 1
     464:	70 e0       	ldi	r23, 0x00	; 0
     466:	03 96       	adiw	r24, 0x03	; 3
     468:	a9 d6       	rcall	.+3410   	; 0x11bc <calloc>
     46a:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <__data_end+0x1>
     46e:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <__data_end>
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     472:	1a 14       	cp	r1, r10
     474:	1b 04       	cpc	r1, r11
     476:	0c f0       	brlt	.+2      	; 0x47a <stringToManchester+0x52>
     478:	56 c0       	rjmp	.+172    	; 0x526 <stringToManchester+0xfe>
     47a:	7e 01       	movw	r14, r28
     47c:	a0 e0       	ldi	r26, 0x00	; 0
     47e:	b0 e0       	ldi	r27, 0x00	; 0
     480:	60 e0       	ldi	r22, 0x00	; 0
     482:	70 e0       	ldi	r23, 0x00	; 0
     484:	28 e0       	ldi	r18, 0x08	; 8
     486:	30 e0       	ldi	r19, 0x00	; 0
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
     488:	01 e0       	ldi	r16, 0x01	; 1
     48a:	10 e0       	ldi	r17, 0x00	; 0
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     48c:	0f 2e       	mov	r0, r31
     48e:	f7 e0       	ldi	r31, 0x07	; 7
     490:	9f 2e       	mov	r9, r31
     492:	f0 2d       	mov	r31, r0
     494:	81 2c       	mov	r8, r1
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];
     496:	f7 01       	movw	r30, r14
     498:	c1 91       	ld	r28, Z+
     49a:	7f 01       	movw	r14, r30

		for (int j = 7; j >= 0; j--)
     49c:	47 e0       	ldi	r20, 0x07	; 7
     49e:	50 e0       	ldi	r21, 0x00	; 0
			if (counter < 0 || counter > 7)
			{
				counter = 7;
				++t;
			}
			if (ch & (1 << j))
     4a0:	d0 e0       	ldi	r29, 0x00	; 0
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
		{
			--counter;
     4a2:	21 50       	subi	r18, 0x01	; 1
     4a4:	31 09       	sbc	r19, r1

			if (counter < 0 || counter > 7)
     4a6:	28 30       	cpi	r18, 0x08	; 8
     4a8:	31 05       	cpc	r19, r1
     4aa:	20 f0       	brcs	.+8      	; 0x4b4 <stringToManchester+0x8c>
			{
				counter = 7;
				++t;
     4ac:	6f 5f       	subi	r22, 0xFF	; 255
     4ae:	7f 4f       	sbci	r23, 0xFF	; 255
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     4b0:	29 2d       	mov	r18, r9
     4b2:	38 2d       	mov	r19, r8
				++t;
			}
			if (ch & (1 << j))
     4b4:	fe 01       	movw	r30, r28
     4b6:	04 2e       	mov	r0, r20
     4b8:	02 c0       	rjmp	.+4      	; 0x4be <stringToManchester+0x96>
     4ba:	f5 95       	asr	r31
     4bc:	e7 95       	ror	r30
     4be:	0a 94       	dec	r0
     4c0:	e2 f7       	brpl	.-8      	; 0x4ba <stringToManchester+0x92>
     4c2:	e0 ff       	sbrs	r30, 0
     4c4:	12 c0       	rjmp	.+36     	; 0x4ea <stringToManchester+0xc2>
			{
				manchesterPtr[i + t] |= 1 << counter;
     4c6:	fb 01       	movw	r30, r22
     4c8:	ea 0f       	add	r30, r26
     4ca:	fb 1f       	adc	r31, r27
     4cc:	e8 0f       	add	r30, r24
     4ce:	f9 1f       	adc	r31, r25
     4d0:	68 01       	movw	r12, r16
     4d2:	02 2e       	mov	r0, r18
     4d4:	02 c0       	rjmp	.+4      	; 0x4da <stringToManchester+0xb2>
     4d6:	cc 0c       	add	r12, r12
     4d8:	dd 1c       	adc	r13, r13
     4da:	0a 94       	dec	r0
     4dc:	e2 f7       	brpl	.-8      	; 0x4d6 <stringToManchester+0xae>
     4de:	d0 80       	ld	r13, Z
     4e0:	cd 28       	or	r12, r13
     4e2:	c0 82       	st	Z, r12
				--counter;
     4e4:	21 50       	subi	r18, 0x01	; 1
     4e6:	31 09       	sbc	r19, r1
     4e8:	11 c0       	rjmp	.+34     	; 0x50c <stringToManchester+0xe4>
				manchesterPtr[i + t] &= (255 - (0 << counter));
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
     4ea:	fb 01       	movw	r30, r22
     4ec:	ea 0f       	add	r30, r26
     4ee:	fb 1f       	adc	r31, r27
     4f0:	e8 0f       	add	r30, r24
     4f2:	f9 1f       	adc	r31, r25
				--counter;
     4f4:	21 50       	subi	r18, 0x01	; 1
     4f6:	31 09       	sbc	r19, r1
				manchesterPtr[i + t] |= (1 << counter);
     4f8:	68 01       	movw	r12, r16
     4fa:	02 2e       	mov	r0, r18
     4fc:	02 c0       	rjmp	.+4      	; 0x502 <stringToManchester+0xda>
     4fe:	cc 0c       	add	r12, r12
     500:	dd 1c       	adc	r13, r13
     502:	0a 94       	dec	r0
     504:	e2 f7       	brpl	.-8      	; 0x4fe <stringToManchester+0xd6>
     506:	d0 80       	ld	r13, Z
     508:	cd 28       	or	r12, r13
     50a:	c0 82       	st	Z, r12

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
     50c:	41 50       	subi	r20, 0x01	; 1
     50e:	51 09       	sbc	r21, r1
     510:	40 f6       	brcc	.-112    	; 0x4a2 <stringToManchester+0x7a>
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
     512:	61 50       	subi	r22, 0x01	; 1
     514:	71 09       	sbc	r23, r1
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     516:	11 96       	adiw	r26, 0x01	; 1
     518:	aa 16       	cp	r10, r26
     51a:	bb 06       	cpc	r11, r27
     51c:	09 f0       	breq	.+2      	; 0x520 <stringToManchester+0xf8>
     51e:	bb cf       	rjmp	.-138    	; 0x496 <stringToManchester+0x6e>
     520:	02 c0       	rjmp	.+4      	; 0x526 <stringToManchester+0xfe>
	free(manchesterPtr);
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     522:	80 e0       	ldi	r24, 0x00	; 0
     524:	90 e0       	ldi	r25, 0x00	; 0
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
	}
	return manchesterPtr;													// Returnér manchesterkoden
}
     526:	df 91       	pop	r29
     528:	cf 91       	pop	r28
     52a:	1f 91       	pop	r17
     52c:	0f 91       	pop	r16
     52e:	ff 90       	pop	r15
     530:	ef 90       	pop	r14
     532:	df 90       	pop	r13
     534:	cf 90       	pop	r12
     536:	bf 90       	pop	r11
     538:	af 90       	pop	r10
     53a:	9f 90       	pop	r9
     53c:	8f 90       	pop	r8
     53e:	08 95       	ret

00000540 <skiftLEDTilstand_Optaget>:

}

 void skiftLEDTilstand_Optaget()
 {
	 if (lektorOptaget_ == '0')
     540:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     544:	80 33       	cpi	r24, 0x30	; 48
	 {
		 setToggleSwitchLED('0');
     546:	11 f4       	brne	.+4      	; 0x54c <skiftLEDTilstand_Optaget+0xc>
	 }

	 else
	 {
		 setToggleSwitchLED('1');
     548:	b6 c4       	rjmp	.+2412   	; 0xeb6 <setToggleSwitchLED>
     54a:	08 95       	ret
     54c:	81 e3       	ldi	r24, 0x31	; 49
     54e:	b3 c4       	rjmp	.+2406   	; 0xeb6 <setToggleSwitchLED>
     550:	08 95       	ret

00000552 <lektorStatus_Optaget>:
#include "RegistrerLektor_Optaget.h"
#include "ToggleSwitch.h"
#include "ToggleSwitchLED.h"
 
void lektorStatus_Optaget()
{
     552:	dd d2       	rcall	.+1466   	; 0xb0e <toggleSwitchStatus>
     554:	81 33       	cpi	r24, 0x31	; 49
     556:	21 f4       	brne	.+8      	; 0x560 <lektorStatus_Optaget+0xe>
     558:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <lektorOptaget_>
     55c:	f1 cf       	rjmp	.-30     	; 0x540 <skiftLEDTilstand_Optaget>
     55e:	08 95       	ret
     560:	80 e3       	ldi	r24, 0x30	; 48
     562:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <lektorOptaget_>
     566:	ec cf       	rjmp	.-40     	; 0x540 <skiftLEDTilstand_Optaget>
     568:	08 95       	ret

0000056a <skiftLEDTilstand_PaaKontor>:
 }


  void skiftLEDTilstand_PaaKontor()
  {
	  if (lektortilStede_ == '1' && returnerTimerStatus() == 0)
     56a:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektortilStede_>
     56e:	81 33       	cpi	r24, 0x31	; 49
     570:	31 f4       	brne	.+12     	; 0x57e <skiftLEDTilstand_PaaKontor+0x14>
     572:	99 d1       	rcall	.+818    	; 0x8a6 <returnerTimerStatus>
	  {
		  setToggleSwitchLED('0');
     574:	89 2b       	or	r24, r25
     576:	19 f4       	brne	.+6      	; 0x57e <skiftLEDTilstand_PaaKontor+0x14>
	  }
	  else
	  {
		  setToggleSwitchLED('1');
     578:	80 e3       	ldi	r24, 0x30	; 48
     57a:	9d c4       	rjmp	.+2362   	; 0xeb6 <setToggleSwitchLED>
     57c:	08 95       	ret
     57e:	81 e3       	ldi	r24, 0x31	; 49
     580:	9a c4       	rjmp	.+2356   	; 0xeb6 <setToggleSwitchLED>
     582:	08 95       	ret

00000584 <lektorStatus_PaaKontor>:
     584:	d5 d0       	rcall	.+426    	; 0x730 <kontorStatus>
     586:	81 33       	cpi	r24, 0x31	; 49
     588:	21 f4       	brne	.+8      	; 0x592 <lektorStatus_PaaKontor+0xe>
     58a:	80 93 19 02 	sts	0x0219, r24	; 0x800219 <lektortilStede_>
     58e:	ed cf       	rjmp	.-38     	; 0x56a <skiftLEDTilstand_PaaKontor>
     590:	08 95       	ret
     592:	80 e3       	ldi	r24, 0x30	; 48
     594:	80 93 19 02 	sts	0x0219, r24	; 0x800219 <lektortilStede_>
     598:	e8 cf       	rjmp	.-48     	; 0x56a <skiftLEDTilstand_PaaKontor>
     59a:	08 95       	ret

0000059c <initSensor>:
static char register_;
static short int pin_;

void initSensor(char register__, short int pin)
{
	if (register__ > 'L' || register__ < 'A')
     59c:	9f eb       	ldi	r25, 0xBF	; 191
     59e:	98 0f       	add	r25, r24
     5a0:	9c 30       	cpi	r25, 0x0C	; 12
     5a2:	20 f0       	brcs	.+8      	; 0x5ac <initSensor+0x10>
	{
		register_ = 'A';
     5a4:	81 e4       	ldi	r24, 0x41	; 65
     5a6:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <register_>
     5aa:	02 c0       	rjmp	.+4      	; 0x5b0 <initSensor+0x14>
	}
	else
	{
		register_ = register__;
     5ac:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <register_>
	}
	if (pin > 7 || pin < 0)
     5b0:	68 30       	cpi	r22, 0x08	; 8
     5b2:	71 05       	cpc	r23, r1
     5b4:	38 f0       	brcs	.+14     	; 0x5c4 <initSensor+0x28>
	{
		pin_ = 1;
     5b6:	81 e0       	ldi	r24, 0x01	; 1
     5b8:	90 e0       	ldi	r25, 0x00	; 0
     5ba:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <pin_+0x1>
     5be:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <pin_>
     5c2:	04 c0       	rjmp	.+8      	; 0x5cc <initSensor+0x30>
	}
	else
	{
		pin_ = pin;
     5c4:	70 93 0d 02 	sts	0x020D, r23	; 0x80020d <pin_+0x1>
     5c8:	60 93 0c 02 	sts	0x020C, r22	; 0x80020c <pin_>
	}

	switch (register_)
     5cc:	e0 91 0e 02 	lds	r30, 0x020E	; 0x80020e <register_>
     5d0:	8e 2f       	mov	r24, r30
     5d2:	90 e0       	ldi	r25, 0x00	; 0
     5d4:	fc 01       	movw	r30, r24
     5d6:	e1 54       	subi	r30, 0x41	; 65
     5d8:	f1 09       	sbc	r31, r1
     5da:	ec 30       	cpi	r30, 0x0C	; 12
     5dc:	f1 05       	cpc	r31, r1
     5de:	08 f0       	brcs	.+2      	; 0x5e2 <initSensor+0x46>
     5e0:	a6 c0       	rjmp	.+332    	; 0x72e <initSensor+0x192>
     5e2:	88 27       	eor	r24, r24
     5e4:	ee 58       	subi	r30, 0x8E	; 142
     5e6:	ff 4f       	sbci	r31, 0xFF	; 255
     5e8:	8f 4f       	sbci	r24, 0xFF	; 255
     5ea:	e0 c5       	rjmp	.+3008   	; 0x11ac <__tablejump2__>
	{
		case 'A':
		DDRA &= ~(1 << pin_);
     5ec:	21 b1       	in	r18, 0x01	; 1
     5ee:	81 e0       	ldi	r24, 0x01	; 1
     5f0:	90 e0       	ldi	r25, 0x00	; 0
     5f2:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     5f6:	02 c0       	rjmp	.+4      	; 0x5fc <initSensor+0x60>
     5f8:	88 0f       	add	r24, r24
     5fa:	99 1f       	adc	r25, r25
     5fc:	0a 94       	dec	r0
     5fe:	e2 f7       	brpl	.-8      	; 0x5f8 <initSensor+0x5c>
     600:	80 95       	com	r24
     602:	82 23       	and	r24, r18
     604:	81 b9       	out	0x01, r24	; 1
		break;
     606:	08 95       	ret
		case 'B':
		DDRB &= ~(1 << pin_);
     608:	24 b1       	in	r18, 0x04	; 4
     60a:	81 e0       	ldi	r24, 0x01	; 1
     60c:	90 e0       	ldi	r25, 0x00	; 0
     60e:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     612:	02 c0       	rjmp	.+4      	; 0x618 <initSensor+0x7c>
     614:	88 0f       	add	r24, r24
     616:	99 1f       	adc	r25, r25
     618:	0a 94       	dec	r0
     61a:	e2 f7       	brpl	.-8      	; 0x614 <initSensor+0x78>
     61c:	80 95       	com	r24
     61e:	82 23       	and	r24, r18
     620:	84 b9       	out	0x04, r24	; 4
		break;
     622:	08 95       	ret
		case 'C':
		DDRC &= ~(1 << pin_);
     624:	27 b1       	in	r18, 0x07	; 7
     626:	81 e0       	ldi	r24, 0x01	; 1
     628:	90 e0       	ldi	r25, 0x00	; 0
     62a:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     62e:	02 c0       	rjmp	.+4      	; 0x634 <initSensor+0x98>
     630:	88 0f       	add	r24, r24
     632:	99 1f       	adc	r25, r25
     634:	0a 94       	dec	r0
     636:	e2 f7       	brpl	.-8      	; 0x630 <initSensor+0x94>
     638:	80 95       	com	r24
     63a:	82 23       	and	r24, r18
     63c:	87 b9       	out	0x07, r24	; 7
		break;
     63e:	08 95       	ret
		case 'D':
		DDRD &= ~(1 << pin_);
     640:	2a b1       	in	r18, 0x0a	; 10
     642:	81 e0       	ldi	r24, 0x01	; 1
     644:	90 e0       	ldi	r25, 0x00	; 0
     646:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     64a:	02 c0       	rjmp	.+4      	; 0x650 <initSensor+0xb4>
     64c:	88 0f       	add	r24, r24
     64e:	99 1f       	adc	r25, r25
     650:	0a 94       	dec	r0
     652:	e2 f7       	brpl	.-8      	; 0x64c <initSensor+0xb0>
     654:	80 95       	com	r24
     656:	82 23       	and	r24, r18
     658:	8a b9       	out	0x0a, r24	; 10
		break;
     65a:	08 95       	ret
		case 'E':
		DDRE &= ~(1 << pin_);
     65c:	2d b1       	in	r18, 0x0d	; 13
     65e:	81 e0       	ldi	r24, 0x01	; 1
     660:	90 e0       	ldi	r25, 0x00	; 0
     662:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     666:	02 c0       	rjmp	.+4      	; 0x66c <initSensor+0xd0>
     668:	88 0f       	add	r24, r24
     66a:	99 1f       	adc	r25, r25
     66c:	0a 94       	dec	r0
     66e:	e2 f7       	brpl	.-8      	; 0x668 <initSensor+0xcc>
     670:	80 95       	com	r24
     672:	82 23       	and	r24, r18
     674:	8d b9       	out	0x0d, r24	; 13
		break;
     676:	08 95       	ret
		case 'F':
		DDRF &= ~(1 << pin_);
     678:	20 b3       	in	r18, 0x10	; 16
     67a:	81 e0       	ldi	r24, 0x01	; 1
     67c:	90 e0       	ldi	r25, 0x00	; 0
     67e:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     682:	02 c0       	rjmp	.+4      	; 0x688 <initSensor+0xec>
     684:	88 0f       	add	r24, r24
     686:	99 1f       	adc	r25, r25
     688:	0a 94       	dec	r0
     68a:	e2 f7       	brpl	.-8      	; 0x684 <initSensor+0xe8>
     68c:	80 95       	com	r24
     68e:	82 23       	and	r24, r18
     690:	80 bb       	out	0x10, r24	; 16
		break;
     692:	08 95       	ret
		case 'G':
		DDRG &= ~(1 << pin_);
     694:	23 b3       	in	r18, 0x13	; 19
     696:	81 e0       	ldi	r24, 0x01	; 1
     698:	90 e0       	ldi	r25, 0x00	; 0
     69a:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     69e:	02 c0       	rjmp	.+4      	; 0x6a4 <initSensor+0x108>
     6a0:	88 0f       	add	r24, r24
     6a2:	99 1f       	adc	r25, r25
     6a4:	0a 94       	dec	r0
     6a6:	e2 f7       	brpl	.-8      	; 0x6a0 <initSensor+0x104>
     6a8:	80 95       	com	r24
     6aa:	82 23       	and	r24, r18
     6ac:	83 bb       	out	0x13, r24	; 19
		break;
     6ae:	08 95       	ret
		case 'H':
		DDRH &= ~(1 << pin_);
     6b0:	e1 e0       	ldi	r30, 0x01	; 1
     6b2:	f1 e0       	ldi	r31, 0x01	; 1
     6b4:	20 81       	ld	r18, Z
     6b6:	81 e0       	ldi	r24, 0x01	; 1
     6b8:	90 e0       	ldi	r25, 0x00	; 0
     6ba:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     6be:	02 c0       	rjmp	.+4      	; 0x6c4 <initSensor+0x128>
     6c0:	88 0f       	add	r24, r24
     6c2:	99 1f       	adc	r25, r25
     6c4:	0a 94       	dec	r0
     6c6:	e2 f7       	brpl	.-8      	; 0x6c0 <initSensor+0x124>
     6c8:	80 95       	com	r24
     6ca:	82 23       	and	r24, r18
     6cc:	80 83       	st	Z, r24
		break;
     6ce:	08 95       	ret
		case 'J':
		DDRJ &= ~(1 << pin_);
     6d0:	e4 e0       	ldi	r30, 0x04	; 4
     6d2:	f1 e0       	ldi	r31, 0x01	; 1
     6d4:	20 81       	ld	r18, Z
     6d6:	81 e0       	ldi	r24, 0x01	; 1
     6d8:	90 e0       	ldi	r25, 0x00	; 0
     6da:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     6de:	02 c0       	rjmp	.+4      	; 0x6e4 <initSensor+0x148>
     6e0:	88 0f       	add	r24, r24
     6e2:	99 1f       	adc	r25, r25
     6e4:	0a 94       	dec	r0
     6e6:	e2 f7       	brpl	.-8      	; 0x6e0 <initSensor+0x144>
     6e8:	80 95       	com	r24
     6ea:	82 23       	and	r24, r18
     6ec:	80 83       	st	Z, r24
		break;
     6ee:	08 95       	ret
		case 'K':
		DDRK &= ~(1 << pin_);
     6f0:	e7 e0       	ldi	r30, 0x07	; 7
     6f2:	f1 e0       	ldi	r31, 0x01	; 1
     6f4:	20 81       	ld	r18, Z
     6f6:	81 e0       	ldi	r24, 0x01	; 1
     6f8:	90 e0       	ldi	r25, 0x00	; 0
     6fa:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     6fe:	02 c0       	rjmp	.+4      	; 0x704 <initSensor+0x168>
     700:	88 0f       	add	r24, r24
     702:	99 1f       	adc	r25, r25
     704:	0a 94       	dec	r0
     706:	e2 f7       	brpl	.-8      	; 0x700 <initSensor+0x164>
     708:	80 95       	com	r24
     70a:	82 23       	and	r24, r18
     70c:	80 83       	st	Z, r24
		break;
     70e:	08 95       	ret
		case 'L':
		DDRL &= ~(1 << pin_);
     710:	ea e0       	ldi	r30, 0x0A	; 10
     712:	f1 e0       	ldi	r31, 0x01	; 1
     714:	20 81       	ld	r18, Z
     716:	81 e0       	ldi	r24, 0x01	; 1
     718:	90 e0       	ldi	r25, 0x00	; 0
     71a:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     71e:	02 c0       	rjmp	.+4      	; 0x724 <initSensor+0x188>
     720:	88 0f       	add	r24, r24
     722:	99 1f       	adc	r25, r25
     724:	0a 94       	dec	r0
     726:	e2 f7       	brpl	.-8      	; 0x720 <initSensor+0x184>
     728:	80 95       	com	r24
     72a:	82 23       	and	r24, r18
     72c:	80 83       	st	Z, r24
     72e:	08 95       	ret

00000730 <kontorStatus>:
	}
}

char kontorStatus()
{
	switch (register_)
     730:	e0 91 0e 02 	lds	r30, 0x020E	; 0x80020e <register_>
     734:	8e 2f       	mov	r24, r30
     736:	90 e0       	ldi	r25, 0x00	; 0
     738:	fc 01       	movw	r30, r24
     73a:	e1 54       	subi	r30, 0x41	; 65
     73c:	f1 09       	sbc	r31, r1
     73e:	ec 30       	cpi	r30, 0x0C	; 12
     740:	f1 05       	cpc	r31, r1
     742:	08 f0       	brcs	.+2      	; 0x746 <kontorStatus+0x16>
     744:	98 c0       	rjmp	.+304    	; 0x876 <kontorStatus+0x146>
     746:	88 27       	eor	r24, r24
     748:	e2 58       	subi	r30, 0x82	; 130
     74a:	ff 4f       	sbci	r31, 0xFF	; 255
     74c:	8f 4f       	sbci	r24, 0xFF	; 255
     74e:	2e c5       	rjmp	.+2652   	; 0x11ac <__tablejump2__>
	{
		case 'A':
	
		if (PINA & (1 << pin_))
     750:	80 b1       	in	r24, 0x00	; 0
     752:	90 e0       	ldi	r25, 0x00	; 0
     754:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     758:	02 c0       	rjmp	.+4      	; 0x75e <kontorStatus+0x2e>
     75a:	95 95       	asr	r25
     75c:	87 95       	ror	r24
     75e:	0a 94       	dec	r0
     760:	e2 f7       	brpl	.-8      	; 0x75a <kontorStatus+0x2a>
     762:	80 fd       	sbrc	r24, 0
     764:	8a c0       	rjmp	.+276    	; 0x87a <kontorStatus+0x14a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     766:	80 e3       	ldi	r24, 0x30	; 48
     768:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << pin_))
     76a:	83 b1       	in	r24, 0x03	; 3
     76c:	90 e0       	ldi	r25, 0x00	; 0
     76e:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     772:	02 c0       	rjmp	.+4      	; 0x778 <kontorStatus+0x48>
     774:	95 95       	asr	r25
     776:	87 95       	ror	r24
     778:	0a 94       	dec	r0
     77a:	e2 f7       	brpl	.-8      	; 0x774 <kontorStatus+0x44>
     77c:	80 fd       	sbrc	r24, 0
     77e:	7f c0       	rjmp	.+254    	; 0x87e <kontorStatus+0x14e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     780:	80 e3       	ldi	r24, 0x30	; 48
     782:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << pin_))
     784:	86 b1       	in	r24, 0x06	; 6
     786:	90 e0       	ldi	r25, 0x00	; 0
     788:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     78c:	02 c0       	rjmp	.+4      	; 0x792 <kontorStatus+0x62>
     78e:	95 95       	asr	r25
     790:	87 95       	ror	r24
     792:	0a 94       	dec	r0
     794:	e2 f7       	brpl	.-8      	; 0x78e <kontorStatus+0x5e>
     796:	80 fd       	sbrc	r24, 0
     798:	74 c0       	rjmp	.+232    	; 0x882 <kontorStatus+0x152>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     79a:	80 e3       	ldi	r24, 0x30	; 48
     79c:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << pin_))
     79e:	89 b1       	in	r24, 0x09	; 9
     7a0:	90 e0       	ldi	r25, 0x00	; 0
     7a2:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     7a6:	02 c0       	rjmp	.+4      	; 0x7ac <kontorStatus+0x7c>
     7a8:	95 95       	asr	r25
     7aa:	87 95       	ror	r24
     7ac:	0a 94       	dec	r0
     7ae:	e2 f7       	brpl	.-8      	; 0x7a8 <kontorStatus+0x78>
     7b0:	80 fd       	sbrc	r24, 0
     7b2:	69 c0       	rjmp	.+210    	; 0x886 <kontorStatus+0x156>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7b4:	80 e3       	ldi	r24, 0x30	; 48
     7b6:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << pin_))
     7b8:	8c b1       	in	r24, 0x0c	; 12
     7ba:	90 e0       	ldi	r25, 0x00	; 0
     7bc:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     7c0:	02 c0       	rjmp	.+4      	; 0x7c6 <kontorStatus+0x96>
     7c2:	95 95       	asr	r25
     7c4:	87 95       	ror	r24
     7c6:	0a 94       	dec	r0
     7c8:	e2 f7       	brpl	.-8      	; 0x7c2 <kontorStatus+0x92>
     7ca:	80 fd       	sbrc	r24, 0
     7cc:	5e c0       	rjmp	.+188    	; 0x88a <kontorStatus+0x15a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7ce:	80 e3       	ldi	r24, 0x30	; 48
     7d0:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << pin_))
     7d2:	8f b1       	in	r24, 0x0f	; 15
     7d4:	90 e0       	ldi	r25, 0x00	; 0
     7d6:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     7da:	02 c0       	rjmp	.+4      	; 0x7e0 <kontorStatus+0xb0>
     7dc:	95 95       	asr	r25
     7de:	87 95       	ror	r24
     7e0:	0a 94       	dec	r0
     7e2:	e2 f7       	brpl	.-8      	; 0x7dc <kontorStatus+0xac>
     7e4:	80 fd       	sbrc	r24, 0
     7e6:	53 c0       	rjmp	.+166    	; 0x88e <kontorStatus+0x15e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7e8:	80 e3       	ldi	r24, 0x30	; 48
     7ea:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << pin_))
     7ec:	82 b3       	in	r24, 0x12	; 18
     7ee:	90 e0       	ldi	r25, 0x00	; 0
     7f0:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     7f4:	02 c0       	rjmp	.+4      	; 0x7fa <kontorStatus+0xca>
     7f6:	95 95       	asr	r25
     7f8:	87 95       	ror	r24
     7fa:	0a 94       	dec	r0
     7fc:	e2 f7       	brpl	.-8      	; 0x7f6 <kontorStatus+0xc6>
     7fe:	80 fd       	sbrc	r24, 0
     800:	48 c0       	rjmp	.+144    	; 0x892 <kontorStatus+0x162>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     802:	80 e3       	ldi	r24, 0x30	; 48
     804:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << pin_))
     806:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     80a:	90 e0       	ldi	r25, 0x00	; 0
     80c:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     810:	02 c0       	rjmp	.+4      	; 0x816 <kontorStatus+0xe6>
     812:	95 95       	asr	r25
     814:	87 95       	ror	r24
     816:	0a 94       	dec	r0
     818:	e2 f7       	brpl	.-8      	; 0x812 <kontorStatus+0xe2>
     81a:	80 fd       	sbrc	r24, 0
     81c:	3c c0       	rjmp	.+120    	; 0x896 <kontorStatus+0x166>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     81e:	80 e3       	ldi	r24, 0x30	; 48
     820:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << pin_))
     822:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     826:	90 e0       	ldi	r25, 0x00	; 0
     828:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     82c:	02 c0       	rjmp	.+4      	; 0x832 <kontorStatus+0x102>
     82e:	95 95       	asr	r25
     830:	87 95       	ror	r24
     832:	0a 94       	dec	r0
     834:	e2 f7       	brpl	.-8      	; 0x82e <kontorStatus+0xfe>
     836:	80 fd       	sbrc	r24, 0
     838:	30 c0       	rjmp	.+96     	; 0x89a <kontorStatus+0x16a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     83a:	80 e3       	ldi	r24, 0x30	; 48
     83c:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << pin_))
     83e:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     842:	90 e0       	ldi	r25, 0x00	; 0
     844:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     848:	02 c0       	rjmp	.+4      	; 0x84e <kontorStatus+0x11e>
     84a:	95 95       	asr	r25
     84c:	87 95       	ror	r24
     84e:	0a 94       	dec	r0
     850:	e2 f7       	brpl	.-8      	; 0x84a <kontorStatus+0x11a>
     852:	80 fd       	sbrc	r24, 0
     854:	24 c0       	rjmp	.+72     	; 0x89e <kontorStatus+0x16e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     856:	80 e3       	ldi	r24, 0x30	; 48
     858:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << pin_))
     85a:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     85e:	90 e0       	ldi	r25, 0x00	; 0
     860:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     864:	02 c0       	rjmp	.+4      	; 0x86a <kontorStatus+0x13a>
     866:	95 95       	asr	r25
     868:	87 95       	ror	r24
     86a:	0a 94       	dec	r0
     86c:	e2 f7       	brpl	.-8      	; 0x866 <kontorStatus+0x136>
     86e:	80 fd       	sbrc	r24, 0
     870:	18 c0       	rjmp	.+48     	; 0x8a2 <kontorStatus+0x172>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     872:	80 e3       	ldi	r24, 0x30	; 48
     874:	08 95       	ret
		}
		break;
		default: return '0';
     876:	80 e3       	ldi	r24, 0x30	; 48
     878:	08 95       	ret
		case 'A':
	
		if (PINA & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     87a:	81 e3       	ldi	r24, 0x31	; 49
     87c:	08 95       	ret

		case 'B':
		if (PINB & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     87e:	81 e3       	ldi	r24, 0x31	; 49
     880:	08 95       	ret

		case 'C':
		if (PINC & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     882:	81 e3       	ldi	r24, 0x31	; 49
     884:	08 95       	ret

		case 'D':
		if (PIND & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     886:	81 e3       	ldi	r24, 0x31	; 49
     888:	08 95       	ret

		case 'E':
		if (PINE & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     88a:	81 e3       	ldi	r24, 0x31	; 49
     88c:	08 95       	ret

		case 'F':
		if (PINF & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     88e:	81 e3       	ldi	r24, 0x31	; 49
     890:	08 95       	ret

		case 'G':
		if (PING & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     892:	81 e3       	ldi	r24, 0x31	; 49
     894:	08 95       	ret

		case 'H':
		if (PINH & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     896:	81 e3       	ldi	r24, 0x31	; 49
     898:	08 95       	ret

		case 'J':
		if (PINJ & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     89a:	81 e3       	ldi	r24, 0x31	; 49
     89c:	08 95       	ret

		case 'K':
		if (PINK & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     89e:	81 e3       	ldi	r24, 0x31	; 49
     8a0:	08 95       	ret

		case 'L':
		if (PINL & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     8a2:	81 e3       	ldi	r24, 0x31	; 49
			return lektorDetected_;
		}
		break;
		default: return '0';
	}
     8a4:	08 95       	ret

000008a6 <returnerTimerStatus>:
 volatile static int ctr_ = 0;
 volatile static int timerStatus_ = 0;

 int returnerTimerStatus()
 {
	return timerStatus_;
     8a6:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <timerStatus_>
     8aa:	90 91 10 02 	lds	r25, 0x0210	; 0x800210 <timerStatus_+0x1>
 }
     8ae:	08 95       	ret

000008b0 <resetTimer>:



 void resetTimer()
 {
	timerStatus_ = '0';
     8b0:	80 e3       	ldi	r24, 0x30	; 48
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	90 93 10 02 	sts	0x0210, r25	; 0x800210 <timerStatus_+0x1>
     8b8:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <timerStatus_>
	ctr_ = 0;
     8bc:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <ctr_+0x1>
     8c0:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <ctr_>
     8c4:	08 95       	ret

000008c6 <setTimer>:

 void setTimer()
 {
 
      //Sæt timerStatus til '1' (=going)
	  timerStatus_ = '1';	
     8c6:	81 e3       	ldi	r24, 0x31	; 49
     8c8:	90 e0       	ldi	r25, 0x00	; 0
     8ca:	90 93 10 02 	sts	0x0210, r25	; 0x800210 <timerStatus_+0x1>
     8ce:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <timerStatus_>
	  // Timer1: Normal mode, PS = 1024
	  TCCR1A = 0b00000000;
     8d2:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
	  TCCR1B = 0b00000101;
     8d6:	85 e0       	ldi	r24, 0x05	; 5
     8d8:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
	  // Enable Timer1 overflow interrupt
	  TCNT1 = (0xFFFF-15625);
     8dc:	86 ef       	ldi	r24, 0xF6	; 246
     8de:	92 ec       	ldi	r25, 0xC2	; 194
     8e0:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     8e4:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
	  TIMSK1 |= 0b00000001;
     8e8:	ef e6       	ldi	r30, 0x6F	; 111
     8ea:	f0 e0       	ldi	r31, 0x00	; 0
     8ec:	80 81       	ld	r24, Z
     8ee:	81 60       	ori	r24, 0x01	; 1
     8f0:	80 83       	st	Z, r24
     8f2:	08 95       	ret

000008f4 <__vector_20>:
	  
}

 ISR(TIMER1_OVF_vect)
 {
     8f4:	1f 92       	push	r1
     8f6:	0f 92       	push	r0
     8f8:	0f b6       	in	r0, 0x3f	; 63
     8fa:	0f 92       	push	r0
     8fc:	11 24       	eor	r1, r1
     8fe:	0b b6       	in	r0, 0x3b	; 59
     900:	0f 92       	push	r0
     902:	2f 93       	push	r18
     904:	3f 93       	push	r19
     906:	4f 93       	push	r20
     908:	5f 93       	push	r21
     90a:	6f 93       	push	r22
     90c:	7f 93       	push	r23
     90e:	8f 93       	push	r24
     910:	9f 93       	push	r25
     912:	af 93       	push	r26
     914:	bf 93       	push	r27
     916:	ef 93       	push	r30
     918:	ff 93       	push	r31
	 // Tæller ctr_ op hvert sekund.
	 ctr_++;
     91a:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <ctr_>
     91e:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <ctr_+0x1>
     922:	01 96       	adiw	r24, 0x01	; 1
     924:	90 93 12 02 	sts	0x0212, r25	; 0x800212 <ctr_+0x1>
     928:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <ctr_>
	 //	sætter tcnt1 til krævet værdi for 1s delay
	 TCNT1 = (0xFFFF-15625);
     92c:	86 ef       	ldi	r24, 0xF6	; 246
     92e:	92 ec       	ldi	r25, 0xC2	; 194
     930:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     934:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>

	 if (ctr_ == 600) //overflow 1 gang i sekundet betyder 600 = 10 min.	 
     938:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <ctr_>
     93c:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <ctr_+0x1>
     940:	88 35       	cpi	r24, 0x58	; 88
     942:	92 40       	sbci	r25, 0x02	; 2
	 {
		resetTimer();
     944:	29 f4       	brne	.+10     	; 0x950 <__vector_20+0x5c>
		TIMSK1 &= 0;
     946:	b4 df       	rcall	.-152    	; 0x8b0 <resetTimer>
     948:	ef e6       	ldi	r30, 0x6F	; 111
     94a:	f0 e0       	ldi	r31, 0x00	; 0
     94c:	80 81       	ld	r24, Z
	 }
     94e:	10 82       	st	Z, r1
     950:	ff 91       	pop	r31
     952:	ef 91       	pop	r30
     954:	bf 91       	pop	r27
     956:	af 91       	pop	r26
     958:	9f 91       	pop	r25
     95a:	8f 91       	pop	r24
     95c:	7f 91       	pop	r23
     95e:	6f 91       	pop	r22
     960:	5f 91       	pop	r21
     962:	4f 91       	pop	r20
     964:	3f 91       	pop	r19
     966:	2f 91       	pop	r18
     968:	0f 90       	pop	r0
     96a:	0b be       	out	0x3b, r0	; 59
     96c:	0f 90       	pop	r0
     96e:	0f be       	out	0x3f, r0	; 63
     970:	0f 90       	pop	r0
     972:	1f 90       	pop	r1
     974:	18 95       	reti

00000976 <initToggleSwitch>:
static char register_;
static short int pin_;

void initToggleSwitch(char register__, short int pin)
{
 	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     976:	9f eb       	ldi	r25, 0xBF	; 191
     978:	98 0f       	add	r25, r24
     97a:	9c 30       	cpi	r25, 0x0C	; 12
     97c:	10 f4       	brcc	.+4      	; 0x982 <initToggleSwitch+0xc>
     97e:	89 34       	cpi	r24, 0x49	; 73
     980:	21 f4       	brne	.+8      	; 0x98a <initToggleSwitch+0x14>
 	{
	 	register_ = 'A';
     982:	81 e4       	ldi	r24, 0x41	; 65
     984:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <register_>
     988:	02 c0       	rjmp	.+4      	; 0x98e <initToggleSwitch+0x18>
 	}
	else
	{
		register_ = register__;
     98a:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <register_>
	}
 	if (pin > 7)
     98e:	68 30       	cpi	r22, 0x08	; 8
     990:	71 05       	cpc	r23, r1
     992:	3c f0       	brlt	.+14     	; 0x9a2 <initToggleSwitch+0x2c>
 	{
	 	pin_ = 5;
     994:	85 e0       	ldi	r24, 0x05	; 5
     996:	90 e0       	ldi	r25, 0x00	; 0
     998:	90 93 14 02 	sts	0x0214, r25	; 0x800214 <pin_+0x1>
     99c:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <pin_>
     9a0:	04 c0       	rjmp	.+8      	; 0x9aa <initToggleSwitch+0x34>
 	}
	else
	{
		pin_ = pin;
     9a2:	70 93 14 02 	sts	0x0214, r23	; 0x800214 <pin_+0x1>
     9a6:	60 93 13 02 	sts	0x0213, r22	; 0x800213 <pin_>
	}
 	
 	switch (register_)
     9aa:	e0 91 15 02 	lds	r30, 0x0215	; 0x800215 <register_>
     9ae:	8e 2f       	mov	r24, r30
     9b0:	90 e0       	ldi	r25, 0x00	; 0
     9b2:	fc 01       	movw	r30, r24
     9b4:	e1 54       	subi	r30, 0x41	; 65
     9b6:	f1 09       	sbc	r31, r1
     9b8:	ec 30       	cpi	r30, 0x0C	; 12
     9ba:	f1 05       	cpc	r31, r1
     9bc:	08 f0       	brcs	.+2      	; 0x9c0 <initToggleSwitch+0x4a>
     9be:	a6 c0       	rjmp	.+332    	; 0xb0c <initToggleSwitch+0x196>
     9c0:	88 27       	eor	r24, r24
     9c2:	e6 57       	subi	r30, 0x76	; 118
     9c4:	ff 4f       	sbci	r31, 0xFF	; 255
     9c6:	8f 4f       	sbci	r24, 0xFF	; 255
     9c8:	f1 c3       	rjmp	.+2018   	; 0x11ac <__tablejump2__>
 	{
	 	case 'A':
	 	DDRA &= ~(1 << pin_);
     9ca:	21 b1       	in	r18, 0x01	; 1
     9cc:	81 e0       	ldi	r24, 0x01	; 1
     9ce:	90 e0       	ldi	r25, 0x00	; 0
     9d0:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     9d4:	02 c0       	rjmp	.+4      	; 0x9da <initToggleSwitch+0x64>
     9d6:	88 0f       	add	r24, r24
     9d8:	99 1f       	adc	r25, r25
     9da:	0a 94       	dec	r0
     9dc:	e2 f7       	brpl	.-8      	; 0x9d6 <initToggleSwitch+0x60>
     9de:	80 95       	com	r24
     9e0:	82 23       	and	r24, r18
     9e2:	81 b9       	out	0x01, r24	; 1
	 	break;
     9e4:	08 95       	ret
	 	case 'B':
	 	DDRB &= ~(1 << pin_);
     9e6:	24 b1       	in	r18, 0x04	; 4
     9e8:	81 e0       	ldi	r24, 0x01	; 1
     9ea:	90 e0       	ldi	r25, 0x00	; 0
     9ec:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     9f0:	02 c0       	rjmp	.+4      	; 0x9f6 <initToggleSwitch+0x80>
     9f2:	88 0f       	add	r24, r24
     9f4:	99 1f       	adc	r25, r25
     9f6:	0a 94       	dec	r0
     9f8:	e2 f7       	brpl	.-8      	; 0x9f2 <initToggleSwitch+0x7c>
     9fa:	80 95       	com	r24
     9fc:	82 23       	and	r24, r18
     9fe:	84 b9       	out	0x04, r24	; 4
	 	break;
     a00:	08 95       	ret
	 	case 'C':
	 	DDRC &= ~(1 << pin_);
     a02:	27 b1       	in	r18, 0x07	; 7
     a04:	81 e0       	ldi	r24, 0x01	; 1
     a06:	90 e0       	ldi	r25, 0x00	; 0
     a08:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     a0c:	02 c0       	rjmp	.+4      	; 0xa12 <initToggleSwitch+0x9c>
     a0e:	88 0f       	add	r24, r24
     a10:	99 1f       	adc	r25, r25
     a12:	0a 94       	dec	r0
     a14:	e2 f7       	brpl	.-8      	; 0xa0e <initToggleSwitch+0x98>
     a16:	80 95       	com	r24
     a18:	82 23       	and	r24, r18
     a1a:	87 b9       	out	0x07, r24	; 7
	 	break;
     a1c:	08 95       	ret
	 	case 'D':
	 	DDRD &= ~(1 << pin_);
     a1e:	2a b1       	in	r18, 0x0a	; 10
     a20:	81 e0       	ldi	r24, 0x01	; 1
     a22:	90 e0       	ldi	r25, 0x00	; 0
     a24:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     a28:	02 c0       	rjmp	.+4      	; 0xa2e <initToggleSwitch+0xb8>
     a2a:	88 0f       	add	r24, r24
     a2c:	99 1f       	adc	r25, r25
     a2e:	0a 94       	dec	r0
     a30:	e2 f7       	brpl	.-8      	; 0xa2a <initToggleSwitch+0xb4>
     a32:	80 95       	com	r24
     a34:	82 23       	and	r24, r18
     a36:	8a b9       	out	0x0a, r24	; 10
	 	break;
     a38:	08 95       	ret
	 	case 'E':
	 	DDRE &= ~(1 << pin_);
     a3a:	2d b1       	in	r18, 0x0d	; 13
     a3c:	81 e0       	ldi	r24, 0x01	; 1
     a3e:	90 e0       	ldi	r25, 0x00	; 0
     a40:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     a44:	02 c0       	rjmp	.+4      	; 0xa4a <initToggleSwitch+0xd4>
     a46:	88 0f       	add	r24, r24
     a48:	99 1f       	adc	r25, r25
     a4a:	0a 94       	dec	r0
     a4c:	e2 f7       	brpl	.-8      	; 0xa46 <initToggleSwitch+0xd0>
     a4e:	80 95       	com	r24
     a50:	82 23       	and	r24, r18
     a52:	8d b9       	out	0x0d, r24	; 13
	 	break;
     a54:	08 95       	ret
	 	case 'F':
	 	DDRF &= ~(1 << pin_);
     a56:	20 b3       	in	r18, 0x10	; 16
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	90 e0       	ldi	r25, 0x00	; 0
     a5c:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     a60:	02 c0       	rjmp	.+4      	; 0xa66 <initToggleSwitch+0xf0>
     a62:	88 0f       	add	r24, r24
     a64:	99 1f       	adc	r25, r25
     a66:	0a 94       	dec	r0
     a68:	e2 f7       	brpl	.-8      	; 0xa62 <initToggleSwitch+0xec>
     a6a:	80 95       	com	r24
     a6c:	82 23       	and	r24, r18
     a6e:	80 bb       	out	0x10, r24	; 16
	 	break;
     a70:	08 95       	ret
	 	case 'G':
	 	DDRG &= ~(1 << pin_);
     a72:	23 b3       	in	r18, 0x13	; 19
     a74:	81 e0       	ldi	r24, 0x01	; 1
     a76:	90 e0       	ldi	r25, 0x00	; 0
     a78:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     a7c:	02 c0       	rjmp	.+4      	; 0xa82 <initToggleSwitch+0x10c>
     a7e:	88 0f       	add	r24, r24
     a80:	99 1f       	adc	r25, r25
     a82:	0a 94       	dec	r0
     a84:	e2 f7       	brpl	.-8      	; 0xa7e <initToggleSwitch+0x108>
     a86:	80 95       	com	r24
     a88:	82 23       	and	r24, r18
     a8a:	83 bb       	out	0x13, r24	; 19
	 	break;
     a8c:	08 95       	ret
	 	case 'H':
	 	DDRH &= ~(1 << pin_);
     a8e:	e1 e0       	ldi	r30, 0x01	; 1
     a90:	f1 e0       	ldi	r31, 0x01	; 1
     a92:	20 81       	ld	r18, Z
     a94:	81 e0       	ldi	r24, 0x01	; 1
     a96:	90 e0       	ldi	r25, 0x00	; 0
     a98:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     a9c:	02 c0       	rjmp	.+4      	; 0xaa2 <initToggleSwitch+0x12c>
     a9e:	88 0f       	add	r24, r24
     aa0:	99 1f       	adc	r25, r25
     aa2:	0a 94       	dec	r0
     aa4:	e2 f7       	brpl	.-8      	; 0xa9e <initToggleSwitch+0x128>
     aa6:	80 95       	com	r24
     aa8:	82 23       	and	r24, r18
     aaa:	80 83       	st	Z, r24
	 	break;
     aac:	08 95       	ret
	 	case 'J':
	 	DDRJ &= ~(1 << pin_);
     aae:	e4 e0       	ldi	r30, 0x04	; 4
     ab0:	f1 e0       	ldi	r31, 0x01	; 1
     ab2:	20 81       	ld	r18, Z
     ab4:	81 e0       	ldi	r24, 0x01	; 1
     ab6:	90 e0       	ldi	r25, 0x00	; 0
     ab8:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     abc:	02 c0       	rjmp	.+4      	; 0xac2 <initToggleSwitch+0x14c>
     abe:	88 0f       	add	r24, r24
     ac0:	99 1f       	adc	r25, r25
     ac2:	0a 94       	dec	r0
     ac4:	e2 f7       	brpl	.-8      	; 0xabe <initToggleSwitch+0x148>
     ac6:	80 95       	com	r24
     ac8:	82 23       	and	r24, r18
     aca:	80 83       	st	Z, r24
	 	break;
     acc:	08 95       	ret
	 	case 'K':
	 	DDRK &= ~(1 << pin_);
     ace:	e7 e0       	ldi	r30, 0x07	; 7
     ad0:	f1 e0       	ldi	r31, 0x01	; 1
     ad2:	20 81       	ld	r18, Z
     ad4:	81 e0       	ldi	r24, 0x01	; 1
     ad6:	90 e0       	ldi	r25, 0x00	; 0
     ad8:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     adc:	02 c0       	rjmp	.+4      	; 0xae2 <initToggleSwitch+0x16c>
     ade:	88 0f       	add	r24, r24
     ae0:	99 1f       	adc	r25, r25
     ae2:	0a 94       	dec	r0
     ae4:	e2 f7       	brpl	.-8      	; 0xade <initToggleSwitch+0x168>
     ae6:	80 95       	com	r24
     ae8:	82 23       	and	r24, r18
     aea:	80 83       	st	Z, r24
	 	break;
     aec:	08 95       	ret
	 	case 'L':
	 	DDRL &= ~(1 << pin_);
     aee:	ea e0       	ldi	r30, 0x0A	; 10
     af0:	f1 e0       	ldi	r31, 0x01	; 1
     af2:	20 81       	ld	r18, Z
     af4:	81 e0       	ldi	r24, 0x01	; 1
     af6:	90 e0       	ldi	r25, 0x00	; 0
     af8:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     afc:	02 c0       	rjmp	.+4      	; 0xb02 <initToggleSwitch+0x18c>
     afe:	88 0f       	add	r24, r24
     b00:	99 1f       	adc	r25, r25
     b02:	0a 94       	dec	r0
     b04:	e2 f7       	brpl	.-8      	; 0xafe <initToggleSwitch+0x188>
     b06:	80 95       	com	r24
     b08:	82 23       	and	r24, r18
     b0a:	80 83       	st	Z, r24
     b0c:	08 95       	ret

00000b0e <toggleSwitchStatus>:

}

char toggleSwitchStatus()
{
	switch (register_)
     b0e:	e0 91 15 02 	lds	r30, 0x0215	; 0x800215 <register_>
     b12:	8e 2f       	mov	r24, r30
     b14:	90 e0       	ldi	r25, 0x00	; 0
     b16:	fc 01       	movw	r30, r24
     b18:	e1 54       	subi	r30, 0x41	; 65
     b1a:	f1 09       	sbc	r31, r1
     b1c:	ec 30       	cpi	r30, 0x0C	; 12
     b1e:	f1 05       	cpc	r31, r1
     b20:	08 f0       	brcs	.+2      	; 0xb24 <toggleSwitchStatus+0x16>
     b22:	06 c1       	rjmp	.+524    	; 0xd30 <toggleSwitchStatus+0x222>
     b24:	88 27       	eor	r24, r24
     b26:	ea 56       	subi	r30, 0x6A	; 106
     b28:	ff 4f       	sbci	r31, 0xFF	; 255
     b2a:	8f 4f       	sbci	r24, 0xFF	; 255
     b2c:	3f c3       	rjmp	.+1662   	; 0x11ac <__tablejump2__>
	{
		case 'A':
		
		if (PINA & (1 << pin_))
     b2e:	80 b1       	in	r24, 0x00	; 0
     b30:	90 e0       	ldi	r25, 0x00	; 0
     b32:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     b36:	02 c0       	rjmp	.+4      	; 0xb3c <toggleSwitchStatus+0x2e>
     b38:	95 95       	asr	r25
     b3a:	87 95       	ror	r24
     b3c:	0a 94       	dec	r0
     b3e:	e2 f7       	brpl	.-8      	; 0xb38 <toggleSwitchStatus+0x2a>
     b40:	80 ff       	sbrs	r24, 0
     b42:	06 c0       	rjmp	.+12     	; 0xb50 <toggleSwitchStatus+0x42>
		{
			tilstand_ = '1';
     b44:	81 e3       	ldi	r24, 0x31	; 49
     b46:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b4a:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b4e:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b50:	80 e3       	ldi	r24, 0x30	; 48
     b52:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b56:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b5a:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << pin_))
     b5c:	83 b1       	in	r24, 0x03	; 3
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     b64:	02 c0       	rjmp	.+4      	; 0xb6a <toggleSwitchStatus+0x5c>
     b66:	95 95       	asr	r25
     b68:	87 95       	ror	r24
     b6a:	0a 94       	dec	r0
     b6c:	e2 f7       	brpl	.-8      	; 0xb66 <toggleSwitchStatus+0x58>
     b6e:	80 ff       	sbrs	r24, 0
     b70:	06 c0       	rjmp	.+12     	; 0xb7e <toggleSwitchStatus+0x70>
		{
			tilstand_ = '1';
     b72:	81 e3       	ldi	r24, 0x31	; 49
     b74:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b78:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b7c:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b7e:	80 e3       	ldi	r24, 0x30	; 48
     b80:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b84:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b88:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << pin_))
     b8a:	86 b1       	in	r24, 0x06	; 6
     b8c:	90 e0       	ldi	r25, 0x00	; 0
     b8e:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     b92:	02 c0       	rjmp	.+4      	; 0xb98 <toggleSwitchStatus+0x8a>
     b94:	95 95       	asr	r25
     b96:	87 95       	ror	r24
     b98:	0a 94       	dec	r0
     b9a:	e2 f7       	brpl	.-8      	; 0xb94 <toggleSwitchStatus+0x86>
     b9c:	80 ff       	sbrs	r24, 0
     b9e:	06 c0       	rjmp	.+12     	; 0xbac <toggleSwitchStatus+0x9e>
		{
			tilstand_ = '1';
     ba0:	81 e3       	ldi	r24, 0x31	; 49
     ba2:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     ba6:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     baa:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bac:	80 e3       	ldi	r24, 0x30	; 48
     bae:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     bb2:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     bb6:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << pin_))
     bb8:	89 b1       	in	r24, 0x09	; 9
     bba:	90 e0       	ldi	r25, 0x00	; 0
     bbc:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     bc0:	02 c0       	rjmp	.+4      	; 0xbc6 <toggleSwitchStatus+0xb8>
     bc2:	95 95       	asr	r25
     bc4:	87 95       	ror	r24
     bc6:	0a 94       	dec	r0
     bc8:	e2 f7       	brpl	.-8      	; 0xbc2 <toggleSwitchStatus+0xb4>
     bca:	80 ff       	sbrs	r24, 0
     bcc:	06 c0       	rjmp	.+12     	; 0xbda <toggleSwitchStatus+0xcc>
		{
			tilstand_ = '1';
     bce:	81 e3       	ldi	r24, 0x31	; 49
     bd0:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     bd4:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     bd8:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bda:	80 e3       	ldi	r24, 0x30	; 48
     bdc:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     be0:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     be4:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << pin_))
     be6:	8c b1       	in	r24, 0x0c	; 12
     be8:	90 e0       	ldi	r25, 0x00	; 0
     bea:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     bee:	02 c0       	rjmp	.+4      	; 0xbf4 <toggleSwitchStatus+0xe6>
     bf0:	95 95       	asr	r25
     bf2:	87 95       	ror	r24
     bf4:	0a 94       	dec	r0
     bf6:	e2 f7       	brpl	.-8      	; 0xbf0 <toggleSwitchStatus+0xe2>
     bf8:	80 ff       	sbrs	r24, 0
     bfa:	06 c0       	rjmp	.+12     	; 0xc08 <toggleSwitchStatus+0xfa>
		{
			tilstand_ = '1';
     bfc:	81 e3       	ldi	r24, 0x31	; 49
     bfe:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c02:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c06:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c08:	80 e3       	ldi	r24, 0x30	; 48
     c0a:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c0e:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c12:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << pin_))
     c14:	8f b1       	in	r24, 0x0f	; 15
     c16:	90 e0       	ldi	r25, 0x00	; 0
     c18:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     c1c:	02 c0       	rjmp	.+4      	; 0xc22 <toggleSwitchStatus+0x114>
     c1e:	95 95       	asr	r25
     c20:	87 95       	ror	r24
     c22:	0a 94       	dec	r0
     c24:	e2 f7       	brpl	.-8      	; 0xc1e <toggleSwitchStatus+0x110>
     c26:	80 ff       	sbrs	r24, 0
     c28:	06 c0       	rjmp	.+12     	; 0xc36 <toggleSwitchStatus+0x128>
		{
			tilstand_ = '1';
     c2a:	81 e3       	ldi	r24, 0x31	; 49
     c2c:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c30:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c34:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c36:	80 e3       	ldi	r24, 0x30	; 48
     c38:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c3c:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c40:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << pin_))
     c42:	82 b3       	in	r24, 0x12	; 18
     c44:	90 e0       	ldi	r25, 0x00	; 0
     c46:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     c4a:	02 c0       	rjmp	.+4      	; 0xc50 <toggleSwitchStatus+0x142>
     c4c:	95 95       	asr	r25
     c4e:	87 95       	ror	r24
     c50:	0a 94       	dec	r0
     c52:	e2 f7       	brpl	.-8      	; 0xc4c <toggleSwitchStatus+0x13e>
     c54:	80 ff       	sbrs	r24, 0
     c56:	06 c0       	rjmp	.+12     	; 0xc64 <toggleSwitchStatus+0x156>
		{
			tilstand_ = '1';
     c58:	81 e3       	ldi	r24, 0x31	; 49
     c5a:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c5e:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c62:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c64:	80 e3       	ldi	r24, 0x30	; 48
     c66:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c6a:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c6e:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << pin_))
     c70:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     c74:	90 e0       	ldi	r25, 0x00	; 0
     c76:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     c7a:	02 c0       	rjmp	.+4      	; 0xc80 <toggleSwitchStatus+0x172>
     c7c:	95 95       	asr	r25
     c7e:	87 95       	ror	r24
     c80:	0a 94       	dec	r0
     c82:	e2 f7       	brpl	.-8      	; 0xc7c <toggleSwitchStatus+0x16e>
     c84:	80 ff       	sbrs	r24, 0
     c86:	06 c0       	rjmp	.+12     	; 0xc94 <toggleSwitchStatus+0x186>
		{
			tilstand_ = '1';
     c88:	81 e3       	ldi	r24, 0x31	; 49
     c8a:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c8e:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c92:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c94:	80 e3       	ldi	r24, 0x30	; 48
     c96:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c9a:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c9e:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << pin_))
     ca0:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     ca4:	90 e0       	ldi	r25, 0x00	; 0
     ca6:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     caa:	02 c0       	rjmp	.+4      	; 0xcb0 <toggleSwitchStatus+0x1a2>
     cac:	95 95       	asr	r25
     cae:	87 95       	ror	r24
     cb0:	0a 94       	dec	r0
     cb2:	e2 f7       	brpl	.-8      	; 0xcac <toggleSwitchStatus+0x19e>
     cb4:	80 ff       	sbrs	r24, 0
     cb6:	06 c0       	rjmp	.+12     	; 0xcc4 <toggleSwitchStatus+0x1b6>
		{
			tilstand_ = '1';
     cb8:	81 e3       	ldi	r24, 0x31	; 49
     cba:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     cbe:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     cc2:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     cc4:	80 e3       	ldi	r24, 0x30	; 48
     cc6:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     cca:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     cce:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << pin_))
     cd0:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     cd4:	90 e0       	ldi	r25, 0x00	; 0
     cd6:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     cda:	02 c0       	rjmp	.+4      	; 0xce0 <toggleSwitchStatus+0x1d2>
     cdc:	95 95       	asr	r25
     cde:	87 95       	ror	r24
     ce0:	0a 94       	dec	r0
     ce2:	e2 f7       	brpl	.-8      	; 0xcdc <toggleSwitchStatus+0x1ce>
     ce4:	80 ff       	sbrs	r24, 0
     ce6:	06 c0       	rjmp	.+12     	; 0xcf4 <toggleSwitchStatus+0x1e6>
		{
			tilstand_ = '1';
     ce8:	81 e3       	ldi	r24, 0x31	; 49
     cea:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     cee:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     cf2:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     cf4:	80 e3       	ldi	r24, 0x30	; 48
     cf6:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     cfa:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     cfe:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << pin_))
     d00:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     d04:	90 e0       	ldi	r25, 0x00	; 0
     d06:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     d0a:	02 c0       	rjmp	.+4      	; 0xd10 <toggleSwitchStatus+0x202>
     d0c:	95 95       	asr	r25
     d0e:	87 95       	ror	r24
     d10:	0a 94       	dec	r0
     d12:	e2 f7       	brpl	.-8      	; 0xd0c <toggleSwitchStatus+0x1fe>
     d14:	80 ff       	sbrs	r24, 0
     d16:	06 c0       	rjmp	.+12     	; 0xd24 <toggleSwitchStatus+0x216>
		{
			tilstand_ = '1';
     d18:	81 e3       	ldi	r24, 0x31	; 49
     d1a:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     d1e:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     d22:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     d24:	80 e3       	ldi	r24, 0x30	; 48
     d26:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     d2a:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     d2e:	08 95       	ret
		}
		break;
		default: return '0';
     d30:	80 e3       	ldi	r24, 0x30	; 48
	}
     d32:	08 95       	ret

00000d34 <initToggleSwitchLED>:
 static char register_;
 static short int pin_;

 void initToggleSwitchLED(char register__, short int pin)
 {
	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     d34:	9f eb       	ldi	r25, 0xBF	; 191
     d36:	98 0f       	add	r25, r24
     d38:	9c 30       	cpi	r25, 0x0C	; 12
     d3a:	10 f4       	brcc	.+4      	; 0xd40 <initToggleSwitchLED+0xc>
     d3c:	89 34       	cpi	r24, 0x49	; 73
     d3e:	21 f4       	brne	.+8      	; 0xd48 <initToggleSwitchLED+0x14>
	{
		register_ = 'A';
     d40:	81 e4       	ldi	r24, 0x41	; 65
     d42:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <register_>
     d46:	02 c0       	rjmp	.+4      	; 0xd4c <initToggleSwitchLED+0x18>
	}
	else
	{
		register_ = register__;
     d48:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <register_>
	}
	if (pin > 7 || pin < 0)
     d4c:	68 30       	cpi	r22, 0x08	; 8
     d4e:	71 05       	cpc	r23, r1
     d50:	38 f0       	brcs	.+14     	; 0xd60 <initToggleSwitchLED+0x2c>
	{
		pin_ = 3;
     d52:	83 e0       	ldi	r24, 0x03	; 3
     d54:	90 e0       	ldi	r25, 0x00	; 0
     d56:	90 93 17 02 	sts	0x0217, r25	; 0x800217 <pin_+0x1>
     d5a:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <pin_>
     d5e:	04 c0       	rjmp	.+8      	; 0xd68 <initToggleSwitchLED+0x34>
	}
	else
	{
		pin_ = pin;
     d60:	70 93 17 02 	sts	0x0217, r23	; 0x800217 <pin_+0x1>
     d64:	60 93 16 02 	sts	0x0216, r22	; 0x800216 <pin_>
	}

	//sæt given pin til output

	switch (register_)
     d68:	e0 91 18 02 	lds	r30, 0x0218	; 0x800218 <register_>
     d6c:	8e 2f       	mov	r24, r30
     d6e:	90 e0       	ldi	r25, 0x00	; 0
     d70:	fc 01       	movw	r30, r24
     d72:	e1 54       	subi	r30, 0x41	; 65
     d74:	f1 09       	sbc	r31, r1
     d76:	ec 30       	cpi	r30, 0x0C	; 12
     d78:	f1 05       	cpc	r31, r1
     d7a:	08 f0       	brcs	.+2      	; 0xd7e <initToggleSwitchLED+0x4a>
     d7c:	9b c0       	rjmp	.+310    	; 0xeb4 <initToggleSwitchLED+0x180>
     d7e:	88 27       	eor	r24, r24
     d80:	ee 55       	subi	r30, 0x5E	; 94
     d82:	ff 4f       	sbci	r31, 0xFF	; 255
     d84:	8f 4f       	sbci	r24, 0xFF	; 255
     d86:	12 c2       	rjmp	.+1060   	; 0x11ac <__tablejump2__>
	{
	case 'A':
	DDRA |= (1 << pin_);
     d88:	21 b1       	in	r18, 0x01	; 1
     d8a:	81 e0       	ldi	r24, 0x01	; 1
     d8c:	90 e0       	ldi	r25, 0x00	; 0
     d8e:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     d92:	02 c0       	rjmp	.+4      	; 0xd98 <initToggleSwitchLED+0x64>
     d94:	88 0f       	add	r24, r24
     d96:	99 1f       	adc	r25, r25
     d98:	0a 94       	dec	r0
     d9a:	e2 f7       	brpl	.-8      	; 0xd94 <initToggleSwitchLED+0x60>
     d9c:	82 2b       	or	r24, r18
     d9e:	81 b9       	out	0x01, r24	; 1
	break;
     da0:	08 95       	ret
	case 'B':
	DDRB |= (1 << pin_);
     da2:	24 b1       	in	r18, 0x04	; 4
     da4:	81 e0       	ldi	r24, 0x01	; 1
     da6:	90 e0       	ldi	r25, 0x00	; 0
     da8:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     dac:	02 c0       	rjmp	.+4      	; 0xdb2 <initToggleSwitchLED+0x7e>
     dae:	88 0f       	add	r24, r24
     db0:	99 1f       	adc	r25, r25
     db2:	0a 94       	dec	r0
     db4:	e2 f7       	brpl	.-8      	; 0xdae <initToggleSwitchLED+0x7a>
     db6:	82 2b       	or	r24, r18
     db8:	84 b9       	out	0x04, r24	; 4
	break;
     dba:	08 95       	ret
	case 'C':
	DDRC |= (1 << pin_);
     dbc:	27 b1       	in	r18, 0x07	; 7
     dbe:	81 e0       	ldi	r24, 0x01	; 1
     dc0:	90 e0       	ldi	r25, 0x00	; 0
     dc2:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     dc6:	02 c0       	rjmp	.+4      	; 0xdcc <initToggleSwitchLED+0x98>
     dc8:	88 0f       	add	r24, r24
     dca:	99 1f       	adc	r25, r25
     dcc:	0a 94       	dec	r0
     dce:	e2 f7       	brpl	.-8      	; 0xdc8 <initToggleSwitchLED+0x94>
     dd0:	82 2b       	or	r24, r18
     dd2:	87 b9       	out	0x07, r24	; 7
	break;
     dd4:	08 95       	ret
	case 'D':
	DDRD |= (1 << pin_);
     dd6:	2a b1       	in	r18, 0x0a	; 10
     dd8:	81 e0       	ldi	r24, 0x01	; 1
     dda:	90 e0       	ldi	r25, 0x00	; 0
     ddc:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     de0:	02 c0       	rjmp	.+4      	; 0xde6 <initToggleSwitchLED+0xb2>
     de2:	88 0f       	add	r24, r24
     de4:	99 1f       	adc	r25, r25
     de6:	0a 94       	dec	r0
     de8:	e2 f7       	brpl	.-8      	; 0xde2 <initToggleSwitchLED+0xae>
     dea:	82 2b       	or	r24, r18
     dec:	8a b9       	out	0x0a, r24	; 10
	break;
     dee:	08 95       	ret
	case 'E':
	DDRE |= (1 << pin_);
     df0:	2d b1       	in	r18, 0x0d	; 13
     df2:	81 e0       	ldi	r24, 0x01	; 1
     df4:	90 e0       	ldi	r25, 0x00	; 0
     df6:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     dfa:	02 c0       	rjmp	.+4      	; 0xe00 <initToggleSwitchLED+0xcc>
     dfc:	88 0f       	add	r24, r24
     dfe:	99 1f       	adc	r25, r25
     e00:	0a 94       	dec	r0
     e02:	e2 f7       	brpl	.-8      	; 0xdfc <initToggleSwitchLED+0xc8>
     e04:	82 2b       	or	r24, r18
     e06:	8d b9       	out	0x0d, r24	; 13
	break;
     e08:	08 95       	ret
	case 'F':
	DDRF |= (1 << pin_);
     e0a:	20 b3       	in	r18, 0x10	; 16
     e0c:	81 e0       	ldi	r24, 0x01	; 1
     e0e:	90 e0       	ldi	r25, 0x00	; 0
     e10:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     e14:	02 c0       	rjmp	.+4      	; 0xe1a <initToggleSwitchLED+0xe6>
     e16:	88 0f       	add	r24, r24
     e18:	99 1f       	adc	r25, r25
     e1a:	0a 94       	dec	r0
     e1c:	e2 f7       	brpl	.-8      	; 0xe16 <initToggleSwitchLED+0xe2>
     e1e:	82 2b       	or	r24, r18
     e20:	80 bb       	out	0x10, r24	; 16
	break;
     e22:	08 95       	ret
	case 'G':
	DDRG |= (1 << pin_);
     e24:	23 b3       	in	r18, 0x13	; 19
     e26:	81 e0       	ldi	r24, 0x01	; 1
     e28:	90 e0       	ldi	r25, 0x00	; 0
     e2a:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     e2e:	02 c0       	rjmp	.+4      	; 0xe34 <initToggleSwitchLED+0x100>
     e30:	88 0f       	add	r24, r24
     e32:	99 1f       	adc	r25, r25
     e34:	0a 94       	dec	r0
     e36:	e2 f7       	brpl	.-8      	; 0xe30 <initToggleSwitchLED+0xfc>
     e38:	82 2b       	or	r24, r18
     e3a:	83 bb       	out	0x13, r24	; 19
	break;
     e3c:	08 95       	ret
	case 'H':
	DDRH |= (1 << pin_);
     e3e:	e1 e0       	ldi	r30, 0x01	; 1
     e40:	f1 e0       	ldi	r31, 0x01	; 1
     e42:	20 81       	ld	r18, Z
     e44:	81 e0       	ldi	r24, 0x01	; 1
     e46:	90 e0       	ldi	r25, 0x00	; 0
     e48:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     e4c:	02 c0       	rjmp	.+4      	; 0xe52 <initToggleSwitchLED+0x11e>
     e4e:	88 0f       	add	r24, r24
     e50:	99 1f       	adc	r25, r25
     e52:	0a 94       	dec	r0
     e54:	e2 f7       	brpl	.-8      	; 0xe4e <initToggleSwitchLED+0x11a>
     e56:	82 2b       	or	r24, r18
     e58:	80 83       	st	Z, r24
	break;
     e5a:	08 95       	ret
	case 'J':
	DDRJ |= (1 << pin_);
     e5c:	e4 e0       	ldi	r30, 0x04	; 4
     e5e:	f1 e0       	ldi	r31, 0x01	; 1
     e60:	20 81       	ld	r18, Z
     e62:	81 e0       	ldi	r24, 0x01	; 1
     e64:	90 e0       	ldi	r25, 0x00	; 0
     e66:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     e6a:	02 c0       	rjmp	.+4      	; 0xe70 <initToggleSwitchLED+0x13c>
     e6c:	88 0f       	add	r24, r24
     e6e:	99 1f       	adc	r25, r25
     e70:	0a 94       	dec	r0
     e72:	e2 f7       	brpl	.-8      	; 0xe6c <initToggleSwitchLED+0x138>
     e74:	82 2b       	or	r24, r18
     e76:	80 83       	st	Z, r24
	break;
     e78:	08 95       	ret
	case 'K':
	DDRK |= (1 << pin_);
     e7a:	e7 e0       	ldi	r30, 0x07	; 7
     e7c:	f1 e0       	ldi	r31, 0x01	; 1
     e7e:	20 81       	ld	r18, Z
     e80:	81 e0       	ldi	r24, 0x01	; 1
     e82:	90 e0       	ldi	r25, 0x00	; 0
     e84:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     e88:	02 c0       	rjmp	.+4      	; 0xe8e <initToggleSwitchLED+0x15a>
     e8a:	88 0f       	add	r24, r24
     e8c:	99 1f       	adc	r25, r25
     e8e:	0a 94       	dec	r0
     e90:	e2 f7       	brpl	.-8      	; 0xe8a <initToggleSwitchLED+0x156>
     e92:	82 2b       	or	r24, r18
     e94:	80 83       	st	Z, r24
	break;
     e96:	08 95       	ret
	case 'L':
	DDRL |= (1 << pin_);
     e98:	ea e0       	ldi	r30, 0x0A	; 10
     e9a:	f1 e0       	ldi	r31, 0x01	; 1
     e9c:	20 81       	ld	r18, Z
     e9e:	81 e0       	ldi	r24, 0x01	; 1
     ea0:	90 e0       	ldi	r25, 0x00	; 0
     ea2:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     ea6:	02 c0       	rjmp	.+4      	; 0xeac <initToggleSwitchLED+0x178>
     ea8:	88 0f       	add	r24, r24
     eaa:	99 1f       	adc	r25, r25
     eac:	0a 94       	dec	r0
     eae:	e2 f7       	brpl	.-8      	; 0xea8 <initToggleSwitchLED+0x174>
     eb0:	82 2b       	or	r24, r18
     eb2:	80 83       	st	Z, r24
     eb4:	08 95       	ret

00000eb6 <setToggleSwitchLED>:
	}
 }


 void setToggleSwitchLED(char bool_)
 {
     eb6:	28 2f       	mov	r18, r24
	switch (register_)
     eb8:	e0 91 18 02 	lds	r30, 0x0218	; 0x800218 <register_>
     ebc:	8e 2f       	mov	r24, r30
     ebe:	90 e0       	ldi	r25, 0x00	; 0
     ec0:	fc 01       	movw	r30, r24
     ec2:	e1 54       	subi	r30, 0x41	; 65
     ec4:	f1 09       	sbc	r31, r1
     ec6:	ec 30       	cpi	r30, 0x0C	; 12
     ec8:	f1 05       	cpc	r31, r1
     eca:	08 f0       	brcs	.+2      	; 0xece <setToggleSwitchLED+0x18>
     ecc:	53 c1       	rjmp	.+678    	; 0x1174 <setToggleSwitchLED+0x2be>
     ece:	88 27       	eor	r24, r24
     ed0:	e2 55       	subi	r30, 0x52	; 82
     ed2:	ff 4f       	sbci	r31, 0xFF	; 255
     ed4:	8f 4f       	sbci	r24, 0xFF	; 255
     ed6:	6a c1       	rjmp	.+724    	; 0x11ac <__tablejump2__>
	{
		case 'A':
		if (bool_ == '0')
     ed8:	20 33       	cpi	r18, 0x30	; 48
     eda:	71 f4       	brne	.+28     	; 0xef8 <setToggleSwitchLED+0x42>
		{
			PORTA &= ~(1 << pin_);
     edc:	22 b1       	in	r18, 0x02	; 2
     ede:	81 e0       	ldi	r24, 0x01	; 1
     ee0:	90 e0       	ldi	r25, 0x00	; 0
     ee2:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     ee6:	02 c0       	rjmp	.+4      	; 0xeec <setToggleSwitchLED+0x36>
     ee8:	88 0f       	add	r24, r24
     eea:	99 1f       	adc	r25, r25
     eec:	0a 94       	dec	r0
     eee:	e2 f7       	brpl	.-8      	; 0xee8 <setToggleSwitchLED+0x32>
     ef0:	80 95       	com	r24
     ef2:	82 23       	and	r24, r18
     ef4:	82 b9       	out	0x02, r24	; 2
     ef6:	08 95       	ret
		}
		else 
		{
			PORTA |= (1 << pin_);
     ef8:	22 b1       	in	r18, 0x02	; 2
     efa:	81 e0       	ldi	r24, 0x01	; 1
     efc:	90 e0       	ldi	r25, 0x00	; 0
     efe:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     f02:	02 c0       	rjmp	.+4      	; 0xf08 <setToggleSwitchLED+0x52>
     f04:	88 0f       	add	r24, r24
     f06:	99 1f       	adc	r25, r25
     f08:	0a 94       	dec	r0
     f0a:	e2 f7       	brpl	.-8      	; 0xf04 <setToggleSwitchLED+0x4e>
     f0c:	82 2b       	or	r24, r18
     f0e:	82 b9       	out	0x02, r24	; 2
     f10:	08 95       	ret
		}
		break;

		case 'B':
		if (bool_ == '0')
     f12:	20 33       	cpi	r18, 0x30	; 48
     f14:	71 f4       	brne	.+28     	; 0xf32 <setToggleSwitchLED+0x7c>
		{
			PORTB &= ~(1 << pin_);
     f16:	25 b1       	in	r18, 0x05	; 5
     f18:	81 e0       	ldi	r24, 0x01	; 1
     f1a:	90 e0       	ldi	r25, 0x00	; 0
     f1c:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     f20:	02 c0       	rjmp	.+4      	; 0xf26 <setToggleSwitchLED+0x70>
     f22:	88 0f       	add	r24, r24
     f24:	99 1f       	adc	r25, r25
     f26:	0a 94       	dec	r0
     f28:	e2 f7       	brpl	.-8      	; 0xf22 <setToggleSwitchLED+0x6c>
     f2a:	80 95       	com	r24
     f2c:	82 23       	and	r24, r18
     f2e:	85 b9       	out	0x05, r24	; 5
     f30:	08 95       	ret
		}
		else
		{
			PORTB |= (1 << pin_);
     f32:	25 b1       	in	r18, 0x05	; 5
     f34:	81 e0       	ldi	r24, 0x01	; 1
     f36:	90 e0       	ldi	r25, 0x00	; 0
     f38:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     f3c:	02 c0       	rjmp	.+4      	; 0xf42 <setToggleSwitchLED+0x8c>
     f3e:	88 0f       	add	r24, r24
     f40:	99 1f       	adc	r25, r25
     f42:	0a 94       	dec	r0
     f44:	e2 f7       	brpl	.-8      	; 0xf3e <setToggleSwitchLED+0x88>
     f46:	82 2b       	or	r24, r18
     f48:	85 b9       	out	0x05, r24	; 5
     f4a:	08 95       	ret
		}
		break;
		case 'C':
		if (bool_ == '0')
     f4c:	20 33       	cpi	r18, 0x30	; 48
     f4e:	71 f4       	brne	.+28     	; 0xf6c <setToggleSwitchLED+0xb6>
		{
			PORTC &= ~(1 << pin_);
     f50:	28 b1       	in	r18, 0x08	; 8
     f52:	81 e0       	ldi	r24, 0x01	; 1
     f54:	90 e0       	ldi	r25, 0x00	; 0
     f56:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     f5a:	02 c0       	rjmp	.+4      	; 0xf60 <setToggleSwitchLED+0xaa>
     f5c:	88 0f       	add	r24, r24
     f5e:	99 1f       	adc	r25, r25
     f60:	0a 94       	dec	r0
     f62:	e2 f7       	brpl	.-8      	; 0xf5c <setToggleSwitchLED+0xa6>
     f64:	80 95       	com	r24
     f66:	82 23       	and	r24, r18
     f68:	88 b9       	out	0x08, r24	; 8
     f6a:	08 95       	ret
		}
		else
		{
			PORTC |= (1 << pin_);
     f6c:	28 b1       	in	r18, 0x08	; 8
     f6e:	81 e0       	ldi	r24, 0x01	; 1
     f70:	90 e0       	ldi	r25, 0x00	; 0
     f72:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     f76:	02 c0       	rjmp	.+4      	; 0xf7c <setToggleSwitchLED+0xc6>
     f78:	88 0f       	add	r24, r24
     f7a:	99 1f       	adc	r25, r25
     f7c:	0a 94       	dec	r0
     f7e:	e2 f7       	brpl	.-8      	; 0xf78 <setToggleSwitchLED+0xc2>
     f80:	82 2b       	or	r24, r18
     f82:	88 b9       	out	0x08, r24	; 8
     f84:	08 95       	ret
		}
		break;
		case 'D':
		if (bool_ == '0')
     f86:	20 33       	cpi	r18, 0x30	; 48
     f88:	71 f4       	brne	.+28     	; 0xfa6 <setToggleSwitchLED+0xf0>
		{
			PORTD &= ~(1 << pin_);
     f8a:	2b b1       	in	r18, 0x0b	; 11
     f8c:	81 e0       	ldi	r24, 0x01	; 1
     f8e:	90 e0       	ldi	r25, 0x00	; 0
     f90:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     f94:	02 c0       	rjmp	.+4      	; 0xf9a <setToggleSwitchLED+0xe4>
     f96:	88 0f       	add	r24, r24
     f98:	99 1f       	adc	r25, r25
     f9a:	0a 94       	dec	r0
     f9c:	e2 f7       	brpl	.-8      	; 0xf96 <setToggleSwitchLED+0xe0>
     f9e:	80 95       	com	r24
     fa0:	82 23       	and	r24, r18
     fa2:	8b b9       	out	0x0b, r24	; 11
     fa4:	08 95       	ret
		}
		else
		{
			PORTD |= (1 << pin_);
     fa6:	2b b1       	in	r18, 0x0b	; 11
     fa8:	81 e0       	ldi	r24, 0x01	; 1
     faa:	90 e0       	ldi	r25, 0x00	; 0
     fac:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     fb0:	02 c0       	rjmp	.+4      	; 0xfb6 <setToggleSwitchLED+0x100>
     fb2:	88 0f       	add	r24, r24
     fb4:	99 1f       	adc	r25, r25
     fb6:	0a 94       	dec	r0
     fb8:	e2 f7       	brpl	.-8      	; 0xfb2 <setToggleSwitchLED+0xfc>
     fba:	82 2b       	or	r24, r18
     fbc:	8b b9       	out	0x0b, r24	; 11
     fbe:	08 95       	ret
		}
		break;
		case 'E':
		if (bool_ == '0')
     fc0:	20 33       	cpi	r18, 0x30	; 48
     fc2:	71 f4       	brne	.+28     	; 0xfe0 <setToggleSwitchLED+0x12a>
		{
			PORTE &= ~(1 << pin_);
     fc4:	2e b1       	in	r18, 0x0e	; 14
     fc6:	81 e0       	ldi	r24, 0x01	; 1
     fc8:	90 e0       	ldi	r25, 0x00	; 0
     fca:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     fce:	02 c0       	rjmp	.+4      	; 0xfd4 <setToggleSwitchLED+0x11e>
     fd0:	88 0f       	add	r24, r24
     fd2:	99 1f       	adc	r25, r25
     fd4:	0a 94       	dec	r0
     fd6:	e2 f7       	brpl	.-8      	; 0xfd0 <setToggleSwitchLED+0x11a>
     fd8:	80 95       	com	r24
     fda:	82 23       	and	r24, r18
     fdc:	8e b9       	out	0x0e, r24	; 14
     fde:	08 95       	ret
		}
		else
		{
			PORTE |= (1 << pin_);
     fe0:	2e b1       	in	r18, 0x0e	; 14
     fe2:	81 e0       	ldi	r24, 0x01	; 1
     fe4:	90 e0       	ldi	r25, 0x00	; 0
     fe6:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     fea:	02 c0       	rjmp	.+4      	; 0xff0 <setToggleSwitchLED+0x13a>
     fec:	88 0f       	add	r24, r24
     fee:	99 1f       	adc	r25, r25
     ff0:	0a 94       	dec	r0
     ff2:	e2 f7       	brpl	.-8      	; 0xfec <setToggleSwitchLED+0x136>
     ff4:	82 2b       	or	r24, r18
     ff6:	8e b9       	out	0x0e, r24	; 14
     ff8:	08 95       	ret
		}
		break;
		case 'F':
		if (bool_ == '0')
     ffa:	20 33       	cpi	r18, 0x30	; 48
     ffc:	71 f4       	brne	.+28     	; 0x101a <setToggleSwitchLED+0x164>
		{
			PORTF &= ~(1 << pin_);
     ffe:	21 b3       	in	r18, 0x11	; 17
    1000:	81 e0       	ldi	r24, 0x01	; 1
    1002:	90 e0       	ldi	r25, 0x00	; 0
    1004:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    1008:	02 c0       	rjmp	.+4      	; 0x100e <setToggleSwitchLED+0x158>
    100a:	88 0f       	add	r24, r24
    100c:	99 1f       	adc	r25, r25
    100e:	0a 94       	dec	r0
    1010:	e2 f7       	brpl	.-8      	; 0x100a <setToggleSwitchLED+0x154>
    1012:	80 95       	com	r24
    1014:	82 23       	and	r24, r18
    1016:	81 bb       	out	0x11, r24	; 17
    1018:	08 95       	ret
		}
		else
		{
			PORTF |= (1 << pin_);
    101a:	21 b3       	in	r18, 0x11	; 17
    101c:	81 e0       	ldi	r24, 0x01	; 1
    101e:	90 e0       	ldi	r25, 0x00	; 0
    1020:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    1024:	02 c0       	rjmp	.+4      	; 0x102a <setToggleSwitchLED+0x174>
    1026:	88 0f       	add	r24, r24
    1028:	99 1f       	adc	r25, r25
    102a:	0a 94       	dec	r0
    102c:	e2 f7       	brpl	.-8      	; 0x1026 <setToggleSwitchLED+0x170>
    102e:	82 2b       	or	r24, r18
    1030:	81 bb       	out	0x11, r24	; 17
    1032:	08 95       	ret
		}
		break;
		case 'G':
		if (bool_ == '0')
    1034:	20 33       	cpi	r18, 0x30	; 48
    1036:	71 f4       	brne	.+28     	; 0x1054 <setToggleSwitchLED+0x19e>
		{
			PORTG &= ~(1 << pin_);
    1038:	24 b3       	in	r18, 0x14	; 20
    103a:	81 e0       	ldi	r24, 0x01	; 1
    103c:	90 e0       	ldi	r25, 0x00	; 0
    103e:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    1042:	02 c0       	rjmp	.+4      	; 0x1048 <setToggleSwitchLED+0x192>
    1044:	88 0f       	add	r24, r24
    1046:	99 1f       	adc	r25, r25
    1048:	0a 94       	dec	r0
    104a:	e2 f7       	brpl	.-8      	; 0x1044 <setToggleSwitchLED+0x18e>
    104c:	80 95       	com	r24
    104e:	82 23       	and	r24, r18
    1050:	84 bb       	out	0x14, r24	; 20
    1052:	08 95       	ret
		}
		else
		{
			PORTG |= (1 << pin_);
    1054:	24 b3       	in	r18, 0x14	; 20
    1056:	81 e0       	ldi	r24, 0x01	; 1
    1058:	90 e0       	ldi	r25, 0x00	; 0
    105a:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    105e:	02 c0       	rjmp	.+4      	; 0x1064 <setToggleSwitchLED+0x1ae>
    1060:	88 0f       	add	r24, r24
    1062:	99 1f       	adc	r25, r25
    1064:	0a 94       	dec	r0
    1066:	e2 f7       	brpl	.-8      	; 0x1060 <setToggleSwitchLED+0x1aa>
    1068:	82 2b       	or	r24, r18
    106a:	84 bb       	out	0x14, r24	; 20
    106c:	08 95       	ret
		}
		break;
		case 'H':
		if (bool_ == '0')
    106e:	20 33       	cpi	r18, 0x30	; 48
    1070:	81 f4       	brne	.+32     	; 0x1092 <setToggleSwitchLED+0x1dc>
		{
			PORTH &= ~(1 << pin_);
    1072:	e2 e0       	ldi	r30, 0x02	; 2
    1074:	f1 e0       	ldi	r31, 0x01	; 1
    1076:	20 81       	ld	r18, Z
    1078:	81 e0       	ldi	r24, 0x01	; 1
    107a:	90 e0       	ldi	r25, 0x00	; 0
    107c:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    1080:	02 c0       	rjmp	.+4      	; 0x1086 <setToggleSwitchLED+0x1d0>
    1082:	88 0f       	add	r24, r24
    1084:	99 1f       	adc	r25, r25
    1086:	0a 94       	dec	r0
    1088:	e2 f7       	brpl	.-8      	; 0x1082 <setToggleSwitchLED+0x1cc>
    108a:	80 95       	com	r24
    108c:	82 23       	and	r24, r18
    108e:	80 83       	st	Z, r24
    1090:	08 95       	ret
		}
		else
		{
			PORTH |= (1 << pin_);
    1092:	e2 e0       	ldi	r30, 0x02	; 2
    1094:	f1 e0       	ldi	r31, 0x01	; 1
    1096:	20 81       	ld	r18, Z
    1098:	81 e0       	ldi	r24, 0x01	; 1
    109a:	90 e0       	ldi	r25, 0x00	; 0
    109c:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    10a0:	02 c0       	rjmp	.+4      	; 0x10a6 <setToggleSwitchLED+0x1f0>
    10a2:	88 0f       	add	r24, r24
    10a4:	99 1f       	adc	r25, r25
    10a6:	0a 94       	dec	r0
    10a8:	e2 f7       	brpl	.-8      	; 0x10a2 <setToggleSwitchLED+0x1ec>
    10aa:	82 2b       	or	r24, r18
    10ac:	80 83       	st	Z, r24
    10ae:	08 95       	ret
		}
		break;
		case 'J':
		if (bool_ == '0')
    10b0:	20 33       	cpi	r18, 0x30	; 48
    10b2:	81 f4       	brne	.+32     	; 0x10d4 <setToggleSwitchLED+0x21e>
		{
			PORTJ &= ~(1 << pin_);
    10b4:	e5 e0       	ldi	r30, 0x05	; 5
    10b6:	f1 e0       	ldi	r31, 0x01	; 1
    10b8:	20 81       	ld	r18, Z
    10ba:	81 e0       	ldi	r24, 0x01	; 1
    10bc:	90 e0       	ldi	r25, 0x00	; 0
    10be:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    10c2:	02 c0       	rjmp	.+4      	; 0x10c8 <setToggleSwitchLED+0x212>
    10c4:	88 0f       	add	r24, r24
    10c6:	99 1f       	adc	r25, r25
    10c8:	0a 94       	dec	r0
    10ca:	e2 f7       	brpl	.-8      	; 0x10c4 <setToggleSwitchLED+0x20e>
    10cc:	80 95       	com	r24
    10ce:	82 23       	and	r24, r18
    10d0:	80 83       	st	Z, r24
    10d2:	08 95       	ret
		}
		else
		{
			PORTJ |= (1 << pin_);
    10d4:	e5 e0       	ldi	r30, 0x05	; 5
    10d6:	f1 e0       	ldi	r31, 0x01	; 1
    10d8:	20 81       	ld	r18, Z
    10da:	81 e0       	ldi	r24, 0x01	; 1
    10dc:	90 e0       	ldi	r25, 0x00	; 0
    10de:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    10e2:	02 c0       	rjmp	.+4      	; 0x10e8 <setToggleSwitchLED+0x232>
    10e4:	88 0f       	add	r24, r24
    10e6:	99 1f       	adc	r25, r25
    10e8:	0a 94       	dec	r0
    10ea:	e2 f7       	brpl	.-8      	; 0x10e4 <setToggleSwitchLED+0x22e>
    10ec:	82 2b       	or	r24, r18
    10ee:	80 83       	st	Z, r24
    10f0:	08 95       	ret
		}
		break;
		case 'K':
		if (bool_ == '0')
    10f2:	20 33       	cpi	r18, 0x30	; 48
    10f4:	81 f4       	brne	.+32     	; 0x1116 <setToggleSwitchLED+0x260>
		{
			PORTK &= ~(1 << pin_);
    10f6:	e8 e0       	ldi	r30, 0x08	; 8
    10f8:	f1 e0       	ldi	r31, 0x01	; 1
    10fa:	20 81       	ld	r18, Z
    10fc:	81 e0       	ldi	r24, 0x01	; 1
    10fe:	90 e0       	ldi	r25, 0x00	; 0
    1100:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    1104:	02 c0       	rjmp	.+4      	; 0x110a <setToggleSwitchLED+0x254>
    1106:	88 0f       	add	r24, r24
    1108:	99 1f       	adc	r25, r25
    110a:	0a 94       	dec	r0
    110c:	e2 f7       	brpl	.-8      	; 0x1106 <setToggleSwitchLED+0x250>
    110e:	80 95       	com	r24
    1110:	82 23       	and	r24, r18
    1112:	80 83       	st	Z, r24
    1114:	08 95       	ret
		}
		else
		{
			PORTK |= (1 << pin_);
    1116:	e8 e0       	ldi	r30, 0x08	; 8
    1118:	f1 e0       	ldi	r31, 0x01	; 1
    111a:	20 81       	ld	r18, Z
    111c:	81 e0       	ldi	r24, 0x01	; 1
    111e:	90 e0       	ldi	r25, 0x00	; 0
    1120:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    1124:	02 c0       	rjmp	.+4      	; 0x112a <setToggleSwitchLED+0x274>
    1126:	88 0f       	add	r24, r24
    1128:	99 1f       	adc	r25, r25
    112a:	0a 94       	dec	r0
    112c:	e2 f7       	brpl	.-8      	; 0x1126 <setToggleSwitchLED+0x270>
    112e:	82 2b       	or	r24, r18
    1130:	80 83       	st	Z, r24
    1132:	08 95       	ret
		}
		break;
		case 'L':
		if (bool_ == '0')
    1134:	20 33       	cpi	r18, 0x30	; 48
    1136:	81 f4       	brne	.+32     	; 0x1158 <setToggleSwitchLED+0x2a2>
		{
			PORTL &= ~(1 << pin_);
    1138:	eb e0       	ldi	r30, 0x0B	; 11
    113a:	f1 e0       	ldi	r31, 0x01	; 1
    113c:	20 81       	ld	r18, Z
    113e:	81 e0       	ldi	r24, 0x01	; 1
    1140:	90 e0       	ldi	r25, 0x00	; 0
    1142:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    1146:	02 c0       	rjmp	.+4      	; 0x114c <setToggleSwitchLED+0x296>
    1148:	88 0f       	add	r24, r24
    114a:	99 1f       	adc	r25, r25
    114c:	0a 94       	dec	r0
    114e:	e2 f7       	brpl	.-8      	; 0x1148 <setToggleSwitchLED+0x292>
    1150:	80 95       	com	r24
    1152:	82 23       	and	r24, r18
    1154:	80 83       	st	Z, r24
    1156:	08 95       	ret
		}
		else
		{
			PORTL |= (1 << pin_);
    1158:	eb e0       	ldi	r30, 0x0B	; 11
    115a:	f1 e0       	ldi	r31, 0x01	; 1
    115c:	20 81       	ld	r18, Z
    115e:	81 e0       	ldi	r24, 0x01	; 1
    1160:	90 e0       	ldi	r25, 0x00	; 0
    1162:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    1166:	02 c0       	rjmp	.+4      	; 0x116c <setToggleSwitchLED+0x2b6>
    1168:	88 0f       	add	r24, r24
    116a:	99 1f       	adc	r25, r25
    116c:	0a 94       	dec	r0
    116e:	e2 f7       	brpl	.-8      	; 0x1168 <setToggleSwitchLED+0x2b2>
    1170:	82 2b       	or	r24, r18
    1172:	80 83       	st	Z, r24
    1174:	08 95       	ret

00001176 <initZCDetector>:
 void initZCDetector()
 {
	 //------------------------------------//
	 //			 interrupt test			  //
	 //------------------------------------//
	 DDRD &= ~(1 << 0);
    1176:	50 98       	cbi	0x0a, 0	; 10
	 // PD2 (PCINT0 pin) is now an input
	 PORTD |= (1 << 0);
    1178:	58 9a       	sbi	0x0b, 0	; 11
	 // PD2 is now an input with pull-up enabled
	 //EICRA |= (1 << ISC11) | (1 << ISC10);   // set INT0 to trigger on ANY logic change
	 EICRA = 0b00000011;
    117a:	83 e0       	ldi	r24, 0x03	; 3
    117c:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x700069>
	 EIMSK |= (1 << 0);
    1180:	e8 9a       	sbi	0x1d, 0	; 29
    1182:	08 95       	ret

00001184 <__vector_1>:
	 //------------------------------------//
 }

 // Interrupt service routine for INT0 (Er INT3 for Atmega 2560)
 ISR(INT0_vect)
 {
    1184:	1f 92       	push	r1
    1186:	0f 92       	push	r0
    1188:	0f b6       	in	r0, 0x3f	; 63
    118a:	0f 92       	push	r0
    118c:	11 24       	eor	r1, r1
    118e:	8f 93       	push	r24
    1190:	9f 93       	push	r25
	 ZCDetected_ = 1;
    1192:	81 e0       	ldi	r24, 0x01	; 1
    1194:	90 e0       	ldi	r25, 0x00	; 0
    1196:	90 93 1e 02 	sts	0x021E, r25	; 0x80021e <ZCDetected_+0x1>
    119a:	80 93 1d 02 	sts	0x021D, r24	; 0x80021d <ZCDetected_>
    119e:	9f 91       	pop	r25
    11a0:	8f 91       	pop	r24
    11a2:	0f 90       	pop	r0
    11a4:	0f be       	out	0x3f, r0	; 63
    11a6:	0f 90       	pop	r0
    11a8:	1f 90       	pop	r1
    11aa:	18 95       	reti

000011ac <__tablejump2__>:
    11ac:	ee 0f       	add	r30, r30
    11ae:	ff 1f       	adc	r31, r31
    11b0:	88 1f       	adc	r24, r24
    11b2:	8b bf       	out	0x3b, r24	; 59
    11b4:	07 90       	elpm	r0, Z+
    11b6:	f6 91       	elpm	r31, Z
    11b8:	e0 2d       	mov	r30, r0
    11ba:	19 94       	eijmp

000011bc <calloc>:
    11bc:	0f 93       	push	r16
    11be:	1f 93       	push	r17
    11c0:	cf 93       	push	r28
    11c2:	df 93       	push	r29
    11c4:	86 9f       	mul	r24, r22
    11c6:	80 01       	movw	r16, r0
    11c8:	87 9f       	mul	r24, r23
    11ca:	10 0d       	add	r17, r0
    11cc:	96 9f       	mul	r25, r22
    11ce:	10 0d       	add	r17, r0
    11d0:	11 24       	eor	r1, r1
    11d2:	c8 01       	movw	r24, r16
    11d4:	0d d0       	rcall	.+26     	; 0x11f0 <malloc>
    11d6:	ec 01       	movw	r28, r24
    11d8:	00 97       	sbiw	r24, 0x00	; 0
    11da:	21 f0       	breq	.+8      	; 0x11e4 <calloc+0x28>
    11dc:	a8 01       	movw	r20, r16
    11de:	60 e0       	ldi	r22, 0x00	; 0
    11e0:	70 e0       	ldi	r23, 0x00	; 0
    11e2:	27 d1       	rcall	.+590    	; 0x1432 <memset>
    11e4:	ce 01       	movw	r24, r28
    11e6:	df 91       	pop	r29
    11e8:	cf 91       	pop	r28
    11ea:	1f 91       	pop	r17
    11ec:	0f 91       	pop	r16
    11ee:	08 95       	ret

000011f0 <malloc>:
    11f0:	0f 93       	push	r16
    11f2:	1f 93       	push	r17
    11f4:	cf 93       	push	r28
    11f6:	df 93       	push	r29
    11f8:	82 30       	cpi	r24, 0x02	; 2
    11fa:	91 05       	cpc	r25, r1
    11fc:	10 f4       	brcc	.+4      	; 0x1202 <malloc+0x12>
    11fe:	82 e0       	ldi	r24, 0x02	; 2
    1200:	90 e0       	ldi	r25, 0x00	; 0
    1202:	e0 91 24 02 	lds	r30, 0x0224	; 0x800224 <__flp>
    1206:	f0 91 25 02 	lds	r31, 0x0225	; 0x800225 <__flp+0x1>
    120a:	20 e0       	ldi	r18, 0x00	; 0
    120c:	30 e0       	ldi	r19, 0x00	; 0
    120e:	a0 e0       	ldi	r26, 0x00	; 0
    1210:	b0 e0       	ldi	r27, 0x00	; 0
    1212:	30 97       	sbiw	r30, 0x00	; 0
    1214:	19 f1       	breq	.+70     	; 0x125c <malloc+0x6c>
    1216:	40 81       	ld	r20, Z
    1218:	51 81       	ldd	r21, Z+1	; 0x01
    121a:	02 81       	ldd	r16, Z+2	; 0x02
    121c:	13 81       	ldd	r17, Z+3	; 0x03
    121e:	48 17       	cp	r20, r24
    1220:	59 07       	cpc	r21, r25
    1222:	c8 f0       	brcs	.+50     	; 0x1256 <malloc+0x66>
    1224:	84 17       	cp	r24, r20
    1226:	95 07       	cpc	r25, r21
    1228:	69 f4       	brne	.+26     	; 0x1244 <malloc+0x54>
    122a:	10 97       	sbiw	r26, 0x00	; 0
    122c:	31 f0       	breq	.+12     	; 0x123a <malloc+0x4a>
    122e:	12 96       	adiw	r26, 0x02	; 2
    1230:	0c 93       	st	X, r16
    1232:	12 97       	sbiw	r26, 0x02	; 2
    1234:	13 96       	adiw	r26, 0x03	; 3
    1236:	1c 93       	st	X, r17
    1238:	27 c0       	rjmp	.+78     	; 0x1288 <malloc+0x98>
    123a:	00 93 24 02 	sts	0x0224, r16	; 0x800224 <__flp>
    123e:	10 93 25 02 	sts	0x0225, r17	; 0x800225 <__flp+0x1>
    1242:	22 c0       	rjmp	.+68     	; 0x1288 <malloc+0x98>
    1244:	21 15       	cp	r18, r1
    1246:	31 05       	cpc	r19, r1
    1248:	19 f0       	breq	.+6      	; 0x1250 <malloc+0x60>
    124a:	42 17       	cp	r20, r18
    124c:	53 07       	cpc	r21, r19
    124e:	18 f4       	brcc	.+6      	; 0x1256 <malloc+0x66>
    1250:	9a 01       	movw	r18, r20
    1252:	bd 01       	movw	r22, r26
    1254:	ef 01       	movw	r28, r30
    1256:	df 01       	movw	r26, r30
    1258:	f8 01       	movw	r30, r16
    125a:	db cf       	rjmp	.-74     	; 0x1212 <malloc+0x22>
    125c:	21 15       	cp	r18, r1
    125e:	31 05       	cpc	r19, r1
    1260:	f9 f0       	breq	.+62     	; 0x12a0 <malloc+0xb0>
    1262:	28 1b       	sub	r18, r24
    1264:	39 0b       	sbc	r19, r25
    1266:	24 30       	cpi	r18, 0x04	; 4
    1268:	31 05       	cpc	r19, r1
    126a:	80 f4       	brcc	.+32     	; 0x128c <malloc+0x9c>
    126c:	8a 81       	ldd	r24, Y+2	; 0x02
    126e:	9b 81       	ldd	r25, Y+3	; 0x03
    1270:	61 15       	cp	r22, r1
    1272:	71 05       	cpc	r23, r1
    1274:	21 f0       	breq	.+8      	; 0x127e <malloc+0x8e>
    1276:	fb 01       	movw	r30, r22
    1278:	93 83       	std	Z+3, r25	; 0x03
    127a:	82 83       	std	Z+2, r24	; 0x02
    127c:	04 c0       	rjmp	.+8      	; 0x1286 <malloc+0x96>
    127e:	90 93 25 02 	sts	0x0225, r25	; 0x800225 <__flp+0x1>
    1282:	80 93 24 02 	sts	0x0224, r24	; 0x800224 <__flp>
    1286:	fe 01       	movw	r30, r28
    1288:	32 96       	adiw	r30, 0x02	; 2
    128a:	44 c0       	rjmp	.+136    	; 0x1314 <malloc+0x124>
    128c:	fe 01       	movw	r30, r28
    128e:	e2 0f       	add	r30, r18
    1290:	f3 1f       	adc	r31, r19
    1292:	81 93       	st	Z+, r24
    1294:	91 93       	st	Z+, r25
    1296:	22 50       	subi	r18, 0x02	; 2
    1298:	31 09       	sbc	r19, r1
    129a:	39 83       	std	Y+1, r19	; 0x01
    129c:	28 83       	st	Y, r18
    129e:	3a c0       	rjmp	.+116    	; 0x1314 <malloc+0x124>
    12a0:	20 91 22 02 	lds	r18, 0x0222	; 0x800222 <__brkval>
    12a4:	30 91 23 02 	lds	r19, 0x0223	; 0x800223 <__brkval+0x1>
    12a8:	23 2b       	or	r18, r19
    12aa:	41 f4       	brne	.+16     	; 0x12bc <malloc+0xcc>
    12ac:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    12b0:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    12b4:	30 93 23 02 	sts	0x0223, r19	; 0x800223 <__brkval+0x1>
    12b8:	20 93 22 02 	sts	0x0222, r18	; 0x800222 <__brkval>
    12bc:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    12c0:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    12c4:	21 15       	cp	r18, r1
    12c6:	31 05       	cpc	r19, r1
    12c8:	41 f4       	brne	.+16     	; 0x12da <malloc+0xea>
    12ca:	2d b7       	in	r18, 0x3d	; 61
    12cc:	3e b7       	in	r19, 0x3e	; 62
    12ce:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    12d2:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    12d6:	24 1b       	sub	r18, r20
    12d8:	35 0b       	sbc	r19, r21
    12da:	e0 91 22 02 	lds	r30, 0x0222	; 0x800222 <__brkval>
    12de:	f0 91 23 02 	lds	r31, 0x0223	; 0x800223 <__brkval+0x1>
    12e2:	e2 17       	cp	r30, r18
    12e4:	f3 07       	cpc	r31, r19
    12e6:	a0 f4       	brcc	.+40     	; 0x1310 <malloc+0x120>
    12e8:	2e 1b       	sub	r18, r30
    12ea:	3f 0b       	sbc	r19, r31
    12ec:	28 17       	cp	r18, r24
    12ee:	39 07       	cpc	r19, r25
    12f0:	78 f0       	brcs	.+30     	; 0x1310 <malloc+0x120>
    12f2:	ac 01       	movw	r20, r24
    12f4:	4e 5f       	subi	r20, 0xFE	; 254
    12f6:	5f 4f       	sbci	r21, 0xFF	; 255
    12f8:	24 17       	cp	r18, r20
    12fa:	35 07       	cpc	r19, r21
    12fc:	48 f0       	brcs	.+18     	; 0x1310 <malloc+0x120>
    12fe:	4e 0f       	add	r20, r30
    1300:	5f 1f       	adc	r21, r31
    1302:	50 93 23 02 	sts	0x0223, r21	; 0x800223 <__brkval+0x1>
    1306:	40 93 22 02 	sts	0x0222, r20	; 0x800222 <__brkval>
    130a:	81 93       	st	Z+, r24
    130c:	91 93       	st	Z+, r25
    130e:	02 c0       	rjmp	.+4      	; 0x1314 <malloc+0x124>
    1310:	e0 e0       	ldi	r30, 0x00	; 0
    1312:	f0 e0       	ldi	r31, 0x00	; 0
    1314:	cf 01       	movw	r24, r30
    1316:	df 91       	pop	r29
    1318:	cf 91       	pop	r28
    131a:	1f 91       	pop	r17
    131c:	0f 91       	pop	r16
    131e:	08 95       	ret

00001320 <free>:
    1320:	cf 93       	push	r28
    1322:	df 93       	push	r29
    1324:	00 97       	sbiw	r24, 0x00	; 0
    1326:	09 f4       	brne	.+2      	; 0x132a <free+0xa>
    1328:	81 c0       	rjmp	.+258    	; 0x142c <free+0x10c>
    132a:	fc 01       	movw	r30, r24
    132c:	32 97       	sbiw	r30, 0x02	; 2
    132e:	13 82       	std	Z+3, r1	; 0x03
    1330:	12 82       	std	Z+2, r1	; 0x02
    1332:	a0 91 24 02 	lds	r26, 0x0224	; 0x800224 <__flp>
    1336:	b0 91 25 02 	lds	r27, 0x0225	; 0x800225 <__flp+0x1>
    133a:	10 97       	sbiw	r26, 0x00	; 0
    133c:	81 f4       	brne	.+32     	; 0x135e <free+0x3e>
    133e:	20 81       	ld	r18, Z
    1340:	31 81       	ldd	r19, Z+1	; 0x01
    1342:	82 0f       	add	r24, r18
    1344:	93 1f       	adc	r25, r19
    1346:	20 91 22 02 	lds	r18, 0x0222	; 0x800222 <__brkval>
    134a:	30 91 23 02 	lds	r19, 0x0223	; 0x800223 <__brkval+0x1>
    134e:	28 17       	cp	r18, r24
    1350:	39 07       	cpc	r19, r25
    1352:	51 f5       	brne	.+84     	; 0x13a8 <free+0x88>
    1354:	f0 93 23 02 	sts	0x0223, r31	; 0x800223 <__brkval+0x1>
    1358:	e0 93 22 02 	sts	0x0222, r30	; 0x800222 <__brkval>
    135c:	67 c0       	rjmp	.+206    	; 0x142c <free+0x10c>
    135e:	ed 01       	movw	r28, r26
    1360:	20 e0       	ldi	r18, 0x00	; 0
    1362:	30 e0       	ldi	r19, 0x00	; 0
    1364:	ce 17       	cp	r28, r30
    1366:	df 07       	cpc	r29, r31
    1368:	40 f4       	brcc	.+16     	; 0x137a <free+0x5a>
    136a:	4a 81       	ldd	r20, Y+2	; 0x02
    136c:	5b 81       	ldd	r21, Y+3	; 0x03
    136e:	9e 01       	movw	r18, r28
    1370:	41 15       	cp	r20, r1
    1372:	51 05       	cpc	r21, r1
    1374:	f1 f0       	breq	.+60     	; 0x13b2 <free+0x92>
    1376:	ea 01       	movw	r28, r20
    1378:	f5 cf       	rjmp	.-22     	; 0x1364 <free+0x44>
    137a:	d3 83       	std	Z+3, r29	; 0x03
    137c:	c2 83       	std	Z+2, r28	; 0x02
    137e:	40 81       	ld	r20, Z
    1380:	51 81       	ldd	r21, Z+1	; 0x01
    1382:	84 0f       	add	r24, r20
    1384:	95 1f       	adc	r25, r21
    1386:	c8 17       	cp	r28, r24
    1388:	d9 07       	cpc	r29, r25
    138a:	59 f4       	brne	.+22     	; 0x13a2 <free+0x82>
    138c:	88 81       	ld	r24, Y
    138e:	99 81       	ldd	r25, Y+1	; 0x01
    1390:	84 0f       	add	r24, r20
    1392:	95 1f       	adc	r25, r21
    1394:	02 96       	adiw	r24, 0x02	; 2
    1396:	91 83       	std	Z+1, r25	; 0x01
    1398:	80 83       	st	Z, r24
    139a:	8a 81       	ldd	r24, Y+2	; 0x02
    139c:	9b 81       	ldd	r25, Y+3	; 0x03
    139e:	93 83       	std	Z+3, r25	; 0x03
    13a0:	82 83       	std	Z+2, r24	; 0x02
    13a2:	21 15       	cp	r18, r1
    13a4:	31 05       	cpc	r19, r1
    13a6:	29 f4       	brne	.+10     	; 0x13b2 <free+0x92>
    13a8:	f0 93 25 02 	sts	0x0225, r31	; 0x800225 <__flp+0x1>
    13ac:	e0 93 24 02 	sts	0x0224, r30	; 0x800224 <__flp>
    13b0:	3d c0       	rjmp	.+122    	; 0x142c <free+0x10c>
    13b2:	e9 01       	movw	r28, r18
    13b4:	fb 83       	std	Y+3, r31	; 0x03
    13b6:	ea 83       	std	Y+2, r30	; 0x02
    13b8:	49 91       	ld	r20, Y+
    13ba:	59 91       	ld	r21, Y+
    13bc:	c4 0f       	add	r28, r20
    13be:	d5 1f       	adc	r29, r21
    13c0:	ec 17       	cp	r30, r28
    13c2:	fd 07       	cpc	r31, r29
    13c4:	61 f4       	brne	.+24     	; 0x13de <free+0xbe>
    13c6:	80 81       	ld	r24, Z
    13c8:	91 81       	ldd	r25, Z+1	; 0x01
    13ca:	84 0f       	add	r24, r20
    13cc:	95 1f       	adc	r25, r21
    13ce:	02 96       	adiw	r24, 0x02	; 2
    13d0:	e9 01       	movw	r28, r18
    13d2:	99 83       	std	Y+1, r25	; 0x01
    13d4:	88 83       	st	Y, r24
    13d6:	82 81       	ldd	r24, Z+2	; 0x02
    13d8:	93 81       	ldd	r25, Z+3	; 0x03
    13da:	9b 83       	std	Y+3, r25	; 0x03
    13dc:	8a 83       	std	Y+2, r24	; 0x02
    13de:	e0 e0       	ldi	r30, 0x00	; 0
    13e0:	f0 e0       	ldi	r31, 0x00	; 0
    13e2:	12 96       	adiw	r26, 0x02	; 2
    13e4:	8d 91       	ld	r24, X+
    13e6:	9c 91       	ld	r25, X
    13e8:	13 97       	sbiw	r26, 0x03	; 3
    13ea:	00 97       	sbiw	r24, 0x00	; 0
    13ec:	19 f0       	breq	.+6      	; 0x13f4 <free+0xd4>
    13ee:	fd 01       	movw	r30, r26
    13f0:	dc 01       	movw	r26, r24
    13f2:	f7 cf       	rjmp	.-18     	; 0x13e2 <free+0xc2>
    13f4:	8d 91       	ld	r24, X+
    13f6:	9c 91       	ld	r25, X
    13f8:	11 97       	sbiw	r26, 0x01	; 1
    13fa:	9d 01       	movw	r18, r26
    13fc:	2e 5f       	subi	r18, 0xFE	; 254
    13fe:	3f 4f       	sbci	r19, 0xFF	; 255
    1400:	82 0f       	add	r24, r18
    1402:	93 1f       	adc	r25, r19
    1404:	20 91 22 02 	lds	r18, 0x0222	; 0x800222 <__brkval>
    1408:	30 91 23 02 	lds	r19, 0x0223	; 0x800223 <__brkval+0x1>
    140c:	28 17       	cp	r18, r24
    140e:	39 07       	cpc	r19, r25
    1410:	69 f4       	brne	.+26     	; 0x142c <free+0x10c>
    1412:	30 97       	sbiw	r30, 0x00	; 0
    1414:	29 f4       	brne	.+10     	; 0x1420 <free+0x100>
    1416:	10 92 25 02 	sts	0x0225, r1	; 0x800225 <__flp+0x1>
    141a:	10 92 24 02 	sts	0x0224, r1	; 0x800224 <__flp>
    141e:	02 c0       	rjmp	.+4      	; 0x1424 <free+0x104>
    1420:	13 82       	std	Z+3, r1	; 0x03
    1422:	12 82       	std	Z+2, r1	; 0x02
    1424:	b0 93 23 02 	sts	0x0223, r27	; 0x800223 <__brkval+0x1>
    1428:	a0 93 22 02 	sts	0x0222, r26	; 0x800222 <__brkval>
    142c:	df 91       	pop	r29
    142e:	cf 91       	pop	r28
    1430:	08 95       	ret

00001432 <memset>:
    1432:	dc 01       	movw	r26, r24
    1434:	01 c0       	rjmp	.+2      	; 0x1438 <memset+0x6>
    1436:	6d 93       	st	X+, r22
    1438:	41 50       	subi	r20, 0x01	; 1
    143a:	50 40       	sbci	r21, 0x00	; 0
    143c:	e0 f7       	brcc	.-8      	; 0x1436 <memset+0x4>
    143e:	08 95       	ret

00001440 <_exit>:
    1440:	f8 94       	cli

00001442 <__stop_program>:
    1442:	ff cf       	rjmp	.-2      	; 0x1442 <__stop_program>
