Analysis & Synthesis report for i2c_test
Mon Apr 18 18:04:44 2011
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o904:auto_generated
 12. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 13. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 14. SignalTap II Logic Analyzer Settings
 15. Connections to In-System Debugging Instance "auto_signaltap_0"
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 18 18:04:44 2011     ;
; Quartus II Version                 ; 10.0 Build 218 06/27/2010 SJ Full Version ;
; Revision Name                      ; i2c_test                                  ;
; Top-level Entity Name              ; i2c_test                                  ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 631                                       ;
;     Total combinational functions  ; 406                                       ;
;     Dedicated logic registers      ; 482                                       ;
; Total registers                    ; 482                                       ;
; Total pins                         ; 34                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 10,240                                    ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; i2c_test           ; i2c_test           ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+--------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ;
+--------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; i2c_test.v                                             ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Allen/Desktop/i2c_test/i2c_test.v                                  ;
; sld_signaltap.vhd                                      ; yes             ; Encrypted Megafunction       ; c:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd                                    ; yes             ; Encrypted Megafunction       ; c:/altera/10.0/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; lpm_shiftreg.tdf                                       ; yes             ; Megafunction                 ; c:/altera/10.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;
; sld_mbpmg.vhd                                          ; yes             ; Encrypted Megafunction       ; c:/altera/10.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd                           ; yes             ; Encrypted Megafunction       ; c:/altera/10.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd                                 ; yes             ; Encrypted Megafunction       ; c:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; altsyncram.tdf                                         ; yes             ; Megafunction                 ; c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf               ;
; db/altsyncram_o904.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Allen/Desktop/i2c_test/db/altsyncram_o904.tdf                      ;
; altdpram.tdf                                           ; yes             ; Megafunction                 ; c:/altera/10.0/quartus/libraries/megafunctions/altdpram.tdf                 ;
; lpm_mux.tdf                                            ; yes             ; Megafunction                 ; c:/altera/10.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; db/mux_psc.tdf                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Allen/Desktop/i2c_test/db/mux_psc.tdf                              ;
; lpm_decode.tdf                                         ; yes             ; Megafunction                 ; c:/altera/10.0/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; db/decode_dvf.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Allen/Desktop/i2c_test/db/decode_dvf.tdf                           ;
; lpm_counter.tdf                                        ; yes             ; Megafunction                 ; c:/altera/10.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;
; db/cntr_9gi.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Allen/Desktop/i2c_test/db/cntr_9gi.tdf                             ;
; db/cmpr_qgc.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Allen/Desktop/i2c_test/db/cmpr_qgc.tdf                             ;
; db/cntr_89j.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Allen/Desktop/i2c_test/db/cntr_89j.tdf                             ;
; db/cntr_cgi.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Allen/Desktop/i2c_test/db/cntr_cgi.tdf                             ;
; db/cmpr_rgc.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Allen/Desktop/i2c_test/db/cmpr_rgc.tdf                             ;
; db/cntr_23j.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Allen/Desktop/i2c_test/db/cntr_23j.tdf                             ;
; db/cmpr_ngc.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Allen/Desktop/i2c_test/db/cmpr_ngc.tdf                             ;
; sld_rom_sr.vhd                                         ; yes             ; Encrypted Megafunction       ; c:/altera/10.0/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_hub.vhd                                            ; yes             ; Encrypted Megafunction       ; c:/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; C:/Users/Allen/Desktop/i2c_test/db/altsyncram_6404.tdf ; yes             ; Auto-Generated Megafunction  ; C:/Users/Allen/Desktop/i2c_test/db/altsyncram_6404.tdf                      ;
; C:/Users/Allen/Desktop/i2c_test/db/mux_ssc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Allen/Desktop/i2c_test/db/mux_ssc.tdf                              ;
; C:/Users/Allen/Desktop/i2c_test/db/cntr_i6j.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Allen/Desktop/i2c_test/db/cntr_i6j.tdf                             ;
; C:/Users/Allen/Desktop/i2c_test/db/cntr_egi.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Allen/Desktop/i2c_test/db/cntr_egi.tdf                             ;
+--------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 631                      ;
;                                             ;                          ;
; Total combinational functions               ; 406                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 157                      ;
;     -- 3 input functions                    ; 143                      ;
;     -- <=2 input functions                  ; 106                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 341                      ;
;     -- arithmetic mode                      ; 65                       ;
;                                             ;                          ;
; Total registers                             ; 482                      ;
;     -- Dedicated logic registers            ; 482                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 34                       ;
; Total memory bits                           ; 10240                    ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 281                      ;
; Total fan-out                               ; 3055                     ;
; Average fan-out                             ; 3.13                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                    ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |i2c_test                                                                                            ; 406 (34)          ; 482 (21)     ; 10240       ; 0          ; 0            ; 0       ; 0         ; 34   ; 0            ; |i2c_test                                                                                                                                                                                                                                                                                              ;              ;
;    |sld_hub:auto_hub|                                                                                ; 103 (65)          ; 73 (45)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                             ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                     ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                   ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 269 (1)           ; 388 (0)      ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                               ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 268 (19)          ; 388 (92)     ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                         ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ;              ;
;                |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                            ;              ;
;             |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ;              ;
;                |mux_psc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                       ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ;              ;
;             |altsyncram_o904:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o904:auto_generated                                                                                                                                          ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 78 (78)           ; 59 (59)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ;              ;
;          |sld_ela_control:ela_control|                                                               ; 25 (1)            ; 66 (1)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 20 (0)            ; 50 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 30 (30)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 20 (0)            ; 20 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1 ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 4 (4)             ; 11 (1)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 87 (9)            ; 72 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 6 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ;              ;
;                |cntr_9gi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_9gi:auto_generated                                                      ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ;              ;
;                |cntr_89j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                               ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ;              ;
;                |cntr_cgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                     ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ;              ;
;                |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                        ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |i2c_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ;              ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o904:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 10           ; 1024         ; 10           ; 10240 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 482   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 221   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 260   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; SCLK                                                                                                                                    ; 2       ;
; SDI                                                                                                                                     ; 1       ;
; SDI~en                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|tdo                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 15                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o904:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                           ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                          ; String         ;
; sld_node_info                                   ; 805334528                                              ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                      ; Signed Integer ;
; sld_data_bits                                   ; 10                                                     ; Untyped        ;
; sld_trigger_bits                                ; 10                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                     ; Signed Integer ;
; sld_node_crc_hiword                             ; 764                                                    ; Untyped        ;
; sld_node_crc_loword                             ; 30591                                                  ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                      ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                   ; Untyped        ;
; sld_segment_size                                ; 1024                                                   ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                   ; String         ;
; sld_state_bits                                  ; 11                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                      ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                   ; String         ;
; sld_inversion_mask_length                       ; 54                                                     ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone IV E                     ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 10                  ; 10               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                ;
+---------------+---------------+-----------+----------------+-------------------+--------------------+---------+
; Name          ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection  ; Details ;
+---------------+---------------+-----------+----------------+-------------------+--------------------+---------+
; COUNT[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; COUNT[8]~reg0      ; N/A     ;
; GO            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GO                 ; N/A     ;
; GO            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GO                 ; N/A     ;
; I2C_SCLK      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I2C_SCLK~1         ; N/A     ;
; I2C_SCLK      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I2C_SCLK~1         ; N/A     ;
; I2C_SDAT      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I2C_SDAT           ; N/A     ;
; I2C_SDAT      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I2C_SDAT           ; N/A     ;
; SD_COUNTER[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SD_COUNTER[0]~reg0 ; N/A     ;
; SD_COUNTER[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SD_COUNTER[0]~reg0 ; N/A     ;
; SD_COUNTER[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SD_COUNTER[1]~reg0 ; N/A     ;
; SD_COUNTER[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SD_COUNTER[1]~reg0 ; N/A     ;
; SD_COUNTER[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SD_COUNTER[2]~reg0 ; N/A     ;
; SD_COUNTER[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SD_COUNTER[2]~reg0 ; N/A     ;
; SD_COUNTER[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SD_COUNTER[3]~reg0 ; N/A     ;
; SD_COUNTER[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SD_COUNTER[3]~reg0 ; N/A     ;
; SD_COUNTER[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SD_COUNTER[4]~reg0 ; N/A     ;
; SD_COUNTER[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SD_COUNTER[4]~reg0 ; N/A     ;
; SD_COUNTER[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SD_COUNTER[5]~reg0 ; N/A     ;
; SD_COUNTER[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SD_COUNTER[5]~reg0 ; N/A     ;
; SD_COUNTER[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SD_COUNTER[6]~reg0 ; N/A     ;
; SD_COUNTER[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SD_COUNTER[6]~reg0 ; N/A     ;
+---------------+---------------+-----------+----------------+-------------------+--------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Processing started: Mon Apr 18 18:04:39 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_test -c i2c_test
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Using design file i2c_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: i2c_test
Info: Elaborating entity "i2c_test" for the top level hierarchy
Critical Warning (10169): Verilog HDL warning at i2c_test.v(58): the port and data declarations for array port "SD_COUNTER" do not specify the same range for each dimension
Warning (10359): HDL warning at i2c_test.v(68): see declaration for object "SD_COUNTER"
Warning (10230): Verilog HDL assignment warning at i2c_test.v(80): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_test.v(102): truncated value with size 32 to match size of target (7)
Warning (10034): Output port "LED" at i2c_test.v(45) has no driver
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_o904.tdf
    Info: Found entity 1: altsyncram_o904
Info: Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info: Found entity 1: mux_psc
Info: Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info: Found entity 1: decode_dvf
Info: Found 1 design units, including 1 entities, in source file db/cntr_9gi.tdf
    Info: Found entity 1: cntr_9gi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info: Found entity 1: cmpr_qgc
Info: Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info: Found entity 1: cntr_89j
Info: Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info: Found entity 1: cntr_cgi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info: Found entity 1: cmpr_rgc
Info: Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info: Found entity 1: cntr_23j
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info: Found entity 1: cmpr_ngc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "LED[4]" is stuck at GND
    Warning (13410): Pin "LED[5]" is stuck at GND
    Warning (13410): Pin "LED[6]" is stuck at GND
    Warning (13410): Pin "LED[7]" is stuck at GND
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register SDI~en will power up to High
Info: Timing-Driven Synthesis is running on partition "Top"
Info: Succesfully connected in-system debug instance "auto_signaltap_0" to all 21 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
Info: Implemented 698 device resources after synthesis - the final resource count might be different
    Info: Implemented 10 input pins
    Info: Implemented 27 output pins
    Info: Implemented 1 bidirectional pins
    Info: Implemented 649 logic cells
    Info: Implemented 10 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 293 megabytes
    Info: Processing ended: Mon Apr 18 18:04:44 2011
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


