/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_3z & ~(celloutsig_1_9z);
  assign celloutsig_0_3z = celloutsig_0_0z[2] & ~(celloutsig_0_0z[2]);
  assign celloutsig_1_19z = celloutsig_1_8z & ~(celloutsig_1_2z);
  assign celloutsig_0_4z = celloutsig_0_3z & ~(celloutsig_0_1z);
  assign celloutsig_0_7z = in_data[78] & ~(celloutsig_0_0z[2]);
  assign celloutsig_0_10z = in_data[42] & ~(celloutsig_0_3z);
  assign celloutsig_0_13z = celloutsig_0_7z & ~(celloutsig_0_0z[4]);
  assign celloutsig_0_15z = celloutsig_0_13z & ~(celloutsig_0_10z);
  assign celloutsig_0_1z = celloutsig_0_0z[1] & ~(in_data[82]);
  assign celloutsig_0_16z = celloutsig_0_4z & ~(celloutsig_0_1z);
  assign celloutsig_1_0z = in_data[109] & ~(in_data[145]);
  assign celloutsig_1_1z = in_data[102] & ~(in_data[103]);
  assign celloutsig_1_2z = in_data[174] & ~(in_data[102]);
  assign celloutsig_1_3z = celloutsig_1_0z & ~(celloutsig_1_1z);
  assign celloutsig_1_8z = celloutsig_1_2z & ~(celloutsig_1_1z);
  assign celloutsig_1_9z = in_data[181] & ~(celloutsig_1_2z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_0z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[82:78];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
