/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [5:0] _01_;
  reg [5:0] _02_;
  wire [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  reg [2:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_41z;
  wire [4:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [13:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [12:0] celloutsig_0_67z;
  wire celloutsig_0_71z;
  wire [16:0] celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire [23:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  reg [13:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  reg [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [24:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_0z[14] & celloutsig_0_16z);
  assign celloutsig_1_0z = ~(in_data[137] & in_data[103]);
  assign celloutsig_1_5z = ~(in_data[163] & in_data[113]);
  assign celloutsig_0_10z = ~(celloutsig_0_1z[1] & celloutsig_0_7z);
  assign celloutsig_0_12z = ~(celloutsig_0_1z[6] & celloutsig_0_11z[1]);
  assign celloutsig_0_14z = ~(celloutsig_0_12z & celloutsig_0_5z);
  assign celloutsig_0_31z = ~(in_data[75] & celloutsig_0_27z);
  assign celloutsig_0_39z = ~((celloutsig_0_12z | celloutsig_0_24z[2]) & celloutsig_0_11z[0]);
  assign celloutsig_1_19z = ~((celloutsig_1_1z[4] | celloutsig_1_4z) & celloutsig_1_18z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z[1] | celloutsig_1_1z[3]) & (celloutsig_1_2z[6] | in_data[96]));
  assign celloutsig_0_16z = ~((celloutsig_0_9z | in_data[91]) & (celloutsig_0_13z | celloutsig_0_3z[2]));
  assign celloutsig_0_2z = ~((celloutsig_0_1z[2] | celloutsig_0_0z[12]) & (in_data[54] | in_data[74]));
  assign celloutsig_1_4z = celloutsig_1_1z[1] ^ in_data[115];
  assign celloutsig_1_16z = celloutsig_1_11z[10] ^ celloutsig_1_2z[8];
  assign celloutsig_0_9z = ~(celloutsig_0_3z[0] ^ celloutsig_0_0z[10]);
  assign celloutsig_0_21z = ~(celloutsig_0_19z ^ celloutsig_0_8z[23]);
  always_ff @(posedge clkin_data[128], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 11'h000;
    else _00_ <= { celloutsig_0_8z[15:6], celloutsig_0_48z };
  always_ff @(negedge clkin_data[128], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 6'h00;
    else _01_ <= celloutsig_0_1z[5:0];
  always_ff @(negedge clkin_data[160], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 6'h00;
    else _02_ <= { in_data[170:167], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_64z = { celloutsig_0_17z[7:5], celloutsig_0_20z, celloutsig_0_18z } / { 1'h1, celloutsig_0_41z };
  assign celloutsig_0_44z = { celloutsig_0_42z[2:1], celloutsig_0_29z } == { in_data[18:17], celloutsig_0_31z };
  assign celloutsig_0_19z = in_data[74:68] == celloutsig_0_1z[6:0];
  assign celloutsig_0_73z = { celloutsig_0_64z[1:0], celloutsig_0_11z } >= celloutsig_0_8z[12:6];
  assign celloutsig_0_32z = { celloutsig_0_4z[5:3], celloutsig_0_22z } > { celloutsig_0_4z[11:5], celloutsig_0_16z };
  assign celloutsig_0_45z = { celloutsig_0_4z[10:1], celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_10z } > { celloutsig_0_38z[0], celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_19z };
  assign celloutsig_0_27z = { celloutsig_0_4z[9:2], celloutsig_0_19z, celloutsig_0_15z } > celloutsig_0_4z[13:1];
  assign celloutsig_0_30z = { celloutsig_0_1z[1], celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_23z } > { celloutsig_0_8z[9:3], celloutsig_0_7z };
  assign celloutsig_0_43z = celloutsig_0_0z[10:3] && { in_data[44:39], celloutsig_0_5z, celloutsig_0_30z };
  assign celloutsig_0_48z = { celloutsig_0_14z, celloutsig_0_38z, celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_44z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_44z } && { celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_40z, celloutsig_0_41z };
  assign celloutsig_0_65z = { celloutsig_0_16z, celloutsig_0_30z, celloutsig_0_32z } && celloutsig_0_1z[2:0];
  assign celloutsig_1_9z = { celloutsig_1_8z[3:0], celloutsig_1_1z, _02_ } && in_data[190:176];
  assign celloutsig_1_18z = { celloutsig_1_10z[0], celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_16z } && { celloutsig_1_1z, _02_ };
  assign celloutsig_0_29z = _01_[1] & ~(celloutsig_0_25z);
  assign celloutsig_0_4z = { celloutsig_0_0z[12:11], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, celloutsig_0_0z[14:2] };
  assign celloutsig_0_22z = { celloutsig_0_15z[3:1], celloutsig_0_21z, celloutsig_0_7z } % { 1'h1, celloutsig_0_16z, celloutsig_0_3z };
  assign celloutsig_1_1z = { in_data[190:187], celloutsig_1_0z } * { in_data[170:167], celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[86:79] * in_data[55:48];
  assign celloutsig_0_46z = { in_data[24:20], celloutsig_0_34z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_1z } !== { celloutsig_0_43z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_42z, celloutsig_0_29z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_32z, celloutsig_0_42z, celloutsig_0_32z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_23z };
  assign celloutsig_0_7z = in_data[81:70] !== { _01_[3], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_15z = celloutsig_1_6z[19:11] !== celloutsig_1_14z;
  assign celloutsig_0_13z = { in_data[15:12], celloutsig_0_3z } !== celloutsig_0_0z[7:1];
  assign celloutsig_0_18z = in_data[37:22] !== celloutsig_0_0z;
  assign celloutsig_0_67z = { celloutsig_0_64z[4:2], celloutsig_0_17z } | { celloutsig_0_53z[10:3], celloutsig_0_10z, celloutsig_0_45z, celloutsig_0_38z };
  assign celloutsig_1_8z = _02_ | celloutsig_1_2z[7:2];
  assign celloutsig_0_17z = { celloutsig_0_15z[0], celloutsig_0_2z, celloutsig_0_1z } | { celloutsig_0_0z[12:4], celloutsig_0_16z };
  assign celloutsig_0_24z = in_data[44:40] | { celloutsig_0_11z[4:1], celloutsig_0_12z };
  assign celloutsig_0_5z = & celloutsig_0_0z[7:2];
  assign celloutsig_0_71z = & { _00_[10:4], celloutsig_0_30z };
  assign celloutsig_1_13z = & { celloutsig_1_9z, celloutsig_1_8z[2:1], celloutsig_1_2z };
  assign celloutsig_0_25z = & { celloutsig_0_17z[5:2], celloutsig_0_3z };
  assign celloutsig_0_20z = ^ celloutsig_0_11z;
  assign celloutsig_1_10z = { celloutsig_1_2z[9:4], celloutsig_1_9z } >> { celloutsig_1_8z[0], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_38z = { celloutsig_0_2z, celloutsig_0_36z, celloutsig_0_31z } << { celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_16z };
  assign celloutsig_0_28z = celloutsig_0_8z[12:8] << celloutsig_0_4z[11:7];
  assign celloutsig_0_34z = celloutsig_0_15z[3:1] ~^ { celloutsig_0_3z[1:0], celloutsig_0_27z };
  assign celloutsig_0_40z = celloutsig_0_17z[6:2] ~^ { _01_[3:0], celloutsig_0_18z };
  assign celloutsig_0_53z = celloutsig_0_0z[15:4] ~^ { celloutsig_0_4z[10:2], celloutsig_0_46z, celloutsig_0_46z, celloutsig_0_16z };
  assign celloutsig_1_14z = { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_3z } ~^ { celloutsig_1_1z[0], celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_15z = { celloutsig_0_3z[2:1], celloutsig_0_9z, celloutsig_0_2z } ~^ celloutsig_0_1z[7:4];
  assign celloutsig_0_0z = in_data[43:28] ^ in_data[37:22];
  assign celloutsig_0_41z = celloutsig_0_17z[6:3] ^ celloutsig_0_40z[3:0];
  assign celloutsig_0_42z = { celloutsig_0_15z[0], celloutsig_0_15z } ^ { celloutsig_0_4z[11:8], celloutsig_0_39z };
  assign celloutsig_0_72z = { celloutsig_0_67z[12:6], celloutsig_0_41z, celloutsig_0_65z, celloutsig_0_64z } ^ { celloutsig_0_0z[11:1], celloutsig_0_40z, celloutsig_0_71z };
  assign celloutsig_1_6z = { in_data[190:183], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } ^ { in_data[140:119], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_4z[10:7], celloutsig_0_2z } ^ { _01_[2], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_23z = ~((_01_[2] & celloutsig_0_7z) | celloutsig_0_8z[14]);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_3z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_3z = in_data[6:4];
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 10'h000;
    else if (clkin_data[32]) celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_11z = 14'h0000;
    else if (clkin_data[32]) celloutsig_1_11z = { celloutsig_1_10z[2:0], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z };
  assign { celloutsig_0_8z[16:3], celloutsig_0_8z[23:17] } = { celloutsig_0_4z, in_data[54:48] } ~^ { celloutsig_0_1z[1:0], _01_, _01_, celloutsig_0_1z[1], celloutsig_0_1z[7:2] };
  assign celloutsig_0_8z[2:0] = 3'h7;
  assign { out_data[128], out_data[96], out_data[48:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
