

================================================================
== Vivado HLS Report for 'Mul185'
================================================================
* Date:           Wed Dec  5 01:56:09 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haaris
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.670|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  66561|    1|  66561|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- loop_height  |    0|  66560|  3 ~ 260 |          -|          -| 0 ~ 256 |    no    |
        | + loop_width  |    0|    257|         3|          1|          1| 0 ~ 256 |    yes   |
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     126|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     117|
|Register         |        -|      -|     200|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     200|     243|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |Haaris_Core_mul_mxdS_U180  |Haaris_Core_mul_mxdS  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_114_p2                     |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_125_p2                     |     +    |      0|  0|  39|          32|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |exitcond7_i_i_fu_109_p2           |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_i_i_fu_120_p2            |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 126|         135|          73|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |dst_data_stream_V_V_blk_n   |   9|          2|    1|          2|
    |src1_cols_V_blk_n           |   9|          2|    1|          2|
    |src1_data_stream_V_V_blk_n  |   9|          2|    1|          2|
    |src1_rows_V_blk_n           |   9|          2|    1|          2|
    |src2_data_stream_V_V_blk_n  |   9|          2|    1|          2|
    |t_V_4_reg_98                |   9|          2|   32|         64|
    |t_V_reg_87                  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 117|         25|   73|        149|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   4|   0|    4|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |cols_V_reg_153                      |  32|   0|   32|          0|
    |exitcond_i_i_reg_167                |   1|   0|    1|          0|
    |exitcond_i_i_reg_167_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_V_reg_162                         |  32|   0|   32|          0|
    |rows_V_reg_148                      |  32|   0|   32|          0|
    |t_V_4_reg_98                        |  32|   0|   32|          0|
    |t_V_reg_87                          |  32|   0|   32|          0|
    |tmp_V_5_reg_176                     |  15|   0|   15|          0|
    |tmp_V_reg_181                       |  15|   0|   15|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 200|   0|  200|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |        Mul185        | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |        Mul185        | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |        Mul185        | return value |
|ap_done                       | out |    1| ap_ctrl_hs |        Mul185        | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |        Mul185        | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |        Mul185        | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |        Mul185        | return value |
|src1_rows_V_dout              |  in |   32|   ap_fifo  |      src1_rows_V     |    pointer   |
|src1_rows_V_empty_n           |  in |    1|   ap_fifo  |      src1_rows_V     |    pointer   |
|src1_rows_V_read              | out |    1|   ap_fifo  |      src1_rows_V     |    pointer   |
|src1_cols_V_dout              |  in |   32|   ap_fifo  |      src1_cols_V     |    pointer   |
|src1_cols_V_empty_n           |  in |    1|   ap_fifo  |      src1_cols_V     |    pointer   |
|src1_cols_V_read              | out |    1|   ap_fifo  |      src1_cols_V     |    pointer   |
|src1_data_stream_V_V_dout     |  in |   15|   ap_fifo  | src1_data_stream_V_V |    pointer   |
|src1_data_stream_V_V_empty_n  |  in |    1|   ap_fifo  | src1_data_stream_V_V |    pointer   |
|src1_data_stream_V_V_read     | out |    1|   ap_fifo  | src1_data_stream_V_V |    pointer   |
|src2_data_stream_V_V_dout     |  in |   15|   ap_fifo  | src2_data_stream_V_V |    pointer   |
|src2_data_stream_V_V_empty_n  |  in |    1|   ap_fifo  | src2_data_stream_V_V |    pointer   |
|src2_data_stream_V_V_read     | out |    1|   ap_fifo  | src2_data_stream_V_V |    pointer   |
|dst_data_stream_V_V_din       | out |   35|   ap_fifo  |  dst_data_stream_V_V |    pointer   |
|dst_data_stream_V_V_full_n    |  in |    1|   ap_fifo  |  dst_data_stream_V_V |    pointer   |
|dst_data_stream_V_V_write     | out |    1|   ap_fifo  |  dst_data_stream_V_V |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7_i_i)
3 --> 
	6  / (exitcond_i_i)
	4  / (!exitcond_i_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i35* %dst_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i15* %src2_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i15* %src1_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src1_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src1_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.26ns)   --->   "%rows_V = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src1_rows_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:832]   --->   Operation 12 'read' 'rows_V' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (2.26ns)   --->   "%cols_V = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src1_cols_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:832]   --->   Operation 13 'read' 'cols_V' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.97ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %3 ]"   --->   Operation 15 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.31ns)   --->   "%exitcond7_i_i = icmp eq i32 %t_V, %rows_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 16 'icmp' 'exitcond7_i_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 17 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.57ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 18 'add' 'i_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond7_i_i, label %.exit, label %1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 20 'specloopname' <Predicate = (!exitcond7_i_i)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 21 'specregionbegin' 'tmp_i_i' <Predicate = (!exitcond7_i_i)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.97ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 22 'br' <Predicate = (!exitcond7_i_i)> <Delay = 0.97>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = (exitcond7_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.57>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%t_V_4 = phi i32 [ 0, %1 ], [ %j_V, %.critedge.i.i ]"   --->   Operation 24 'phi' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.31ns)   --->   "%exitcond_i_i = icmp eq i32 %t_V_4, %cols_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 25 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 26 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.57ns)   --->   "%j_V = add i32 %t_V_4, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 27 'add' 'j_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %3, label %.critedge.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_18_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str58)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 29 'specregionbegin' 'tmp_18_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 30 'specprotocol' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (2.26ns)   --->   "%tmp_V_5 = call i15 @_ssdm_op_Read.ap_fifo.volatile.i15P(i15* %src1_data_stream_V_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 31 'read' 'tmp_V_5' <Predicate = (!exitcond_i_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str58, i32 %tmp_18_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 32 'specregionend' 'empty' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_19_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str58)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 33 'specregionbegin' 'tmp_19_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 34 'specprotocol' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (2.26ns)   --->   "%tmp_V = call i15 @_ssdm_op_Read.ap_fifo.volatile.i15P(i15* %src2_data_stream_V_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 35 'read' 'tmp_V' <Predicate = (!exitcond_i_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str58, i32 %tmp_19_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 36 'specregionend' 'empty_53' <Predicate = (!exitcond_i_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 37 'specloopname' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_17_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 38 'specregionbegin' 'tmp_17_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 39 'specpipeline' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str12) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:360->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 40 'specloopname' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%lhs_V = sext i15 %tmp_V_5 to i30" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:264->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 41 'sext' 'lhs_V' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%rhs_V = sext i15 %tmp_V to i30" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:264->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 42 'sext' 'rhs_V' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (4.41ns)   --->   "%r_V = mul i30 %rhs_V, %lhs_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:264->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 43 'mul' 'r_V' <Predicate = (!exitcond_i_i)> <Delay = 4.41> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%p_Val2_s = sext i30 %r_V to i35" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:341->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:266->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 44 'sext' 'p_Val2_s' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_20_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str56)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 45 'specregionbegin' 'tmp_20_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 46 'specprotocol' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i35P(i35* %dst_data_stream_V_V, i35 %p_Val2_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 47 'write' <Predicate = (!exitcond_i_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str56, i32 %tmp_20_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 48 'specregionend' 'empty_54' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_17_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:364->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 49 'specregionend' 'empty_55' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 50 'br' <Predicate = (!exitcond_i_i)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:365->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 51 'specregionend' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src1_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src1_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src1_data_stream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src2_data_stream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7    (specinterface    ) [ 0000000]
StgValue_8    (specinterface    ) [ 0000000]
StgValue_9    (specinterface    ) [ 0000000]
StgValue_10   (specinterface    ) [ 0000000]
StgValue_11   (specinterface    ) [ 0000000]
rows_V        (read             ) [ 0011111]
cols_V        (read             ) [ 0011111]
StgValue_14   (br               ) [ 0111111]
t_V           (phi              ) [ 0010000]
exitcond7_i_i (icmp             ) [ 0011111]
StgValue_17   (speclooptripcount) [ 0000000]
i_V           (add              ) [ 0111111]
StgValue_19   (br               ) [ 0000000]
StgValue_20   (specloopname     ) [ 0000000]
tmp_i_i       (specregionbegin  ) [ 0001111]
StgValue_22   (br               ) [ 0011111]
StgValue_23   (ret              ) [ 0000000]
t_V_4         (phi              ) [ 0001000]
exitcond_i_i  (icmp             ) [ 0011111]
StgValue_26   (speclooptripcount) [ 0000000]
j_V           (add              ) [ 0011111]
StgValue_28   (br               ) [ 0000000]
tmp_18_i_i    (specregionbegin  ) [ 0000000]
StgValue_30   (specprotocol     ) [ 0000000]
tmp_V_5       (read             ) [ 0001010]
empty         (specregionend    ) [ 0000000]
tmp_19_i_i    (specregionbegin  ) [ 0000000]
StgValue_34   (specprotocol     ) [ 0000000]
tmp_V         (read             ) [ 0001010]
empty_53      (specregionend    ) [ 0000000]
StgValue_37   (specloopname     ) [ 0000000]
tmp_17_i_i    (specregionbegin  ) [ 0000000]
StgValue_39   (specpipeline     ) [ 0000000]
StgValue_40   (specloopname     ) [ 0000000]
lhs_V         (sext             ) [ 0000000]
rhs_V         (sext             ) [ 0000000]
r_V           (mul              ) [ 0000000]
p_Val2_s      (sext             ) [ 0000000]
tmp_20_i_i    (specregionbegin  ) [ 0000000]
StgValue_46   (specprotocol     ) [ 0000000]
StgValue_47   (write            ) [ 0000000]
empty_54      (specregionend    ) [ 0000000]
empty_55      (specregionend    ) [ 0000000]
StgValue_50   (br               ) [ 0011111]
empty_56      (specregionend    ) [ 0000000]
StgValue_52   (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src1_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src1_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src1_data_stream_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_data_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src2_data_stream_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src2_data_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst_data_stream_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i15P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i35P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="rows_V_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="cols_V_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_V_5_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="15" slack="0"/>
<pin id="70" dir="0" index="1" bw="15" slack="0"/>
<pin id="71" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_5/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_V_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="15" slack="0"/>
<pin id="76" dir="0" index="1" bw="15" slack="0"/>
<pin id="77" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="StgValue_47_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="35" slack="0"/>
<pin id="83" dir="0" index="2" bw="30" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_47/5 "/>
</bind>
</comp>

<comp id="87" class="1005" name="t_V_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="t_V_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="t_V_4_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_4 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="t_V_4_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_4/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="exitcond7_i_i_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7_i_i/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_V_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="exitcond_i_i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="j_V_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="lhs_V_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="15" slack="1"/>
<pin id="133" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="rhs_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="15" slack="1"/>
<pin id="136" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="p_Val2_s_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="30" slack="0"/>
<pin id="139" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="141" class="1007" name="r_V_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="15" slack="0"/>
<pin id="143" dir="0" index="1" bw="15" slack="0"/>
<pin id="144" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="148" class="1005" name="rows_V_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_V "/>
</bind>
</comp>

<comp id="153" class="1005" name="cols_V_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="2"/>
<pin id="155" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_V "/>
</bind>
</comp>

<comp id="158" class="1005" name="exitcond7_i_i_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond7_i_i "/>
</bind>
</comp>

<comp id="162" class="1005" name="i_V_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="167" class="1005" name="exitcond_i_i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i_i "/>
</bind>
</comp>

<comp id="171" class="1005" name="j_V_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="176" class="1005" name="tmp_V_5_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="15" slack="1"/>
<pin id="178" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="181" class="1005" name="tmp_V_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="15" slack="1"/>
<pin id="183" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="42" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="91" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="91" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="102" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="102" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="140"><net_src comp="137" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="145"><net_src comp="134" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="131" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="141" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="151"><net_src comp="56" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="156"><net_src comp="62" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="161"><net_src comp="109" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="114" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="170"><net_src comp="120" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="125" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="179"><net_src comp="68" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="184"><net_src comp="74" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_V_V | {5 }
 - Input state : 
	Port: Mul185 : src1_rows_V | {1 }
	Port: Mul185 : src1_cols_V | {1 }
	Port: Mul185 : src1_data_stream_V_V | {4 }
	Port: Mul185 : src2_data_stream_V_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond7_i_i : 1
		i_V : 1
		StgValue_19 : 2
	State 3
		exitcond_i_i : 1
		j_V : 1
		StgValue_28 : 2
	State 4
		empty : 1
		empty_53 : 1
	State 5
		r_V : 1
		p_Val2_s : 2
		StgValue_47 : 3
		empty_54 : 1
		empty_55 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |        i_V_fu_114       |    0    |    0    |    39   |
|          |        j_V_fu_125       |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |   exitcond7_i_i_fu_109  |    0    |    0    |    18   |
|          |   exitcond_i_i_fu_120   |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        r_V_fu_141       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    rows_V_read_fu_56    |    0    |    0    |    0    |
|   read   |    cols_V_read_fu_62    |    0    |    0    |    0    |
|          |    tmp_V_5_read_fu_68   |    0    |    0    |    0    |
|          |     tmp_V_read_fu_74    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_47_write_fu_80 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       lhs_V_fu_131      |    0    |    0    |    0    |
|   sext   |       rhs_V_fu_134      |    0    |    0    |    0    |
|          |     p_Val2_s_fu_137     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |   114   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    cols_V_reg_153   |   32   |
|exitcond7_i_i_reg_158|    1   |
| exitcond_i_i_reg_167|    1   |
|     i_V_reg_162     |   32   |
|     j_V_reg_171     |   32   |
|    rows_V_reg_148   |   32   |
|     t_V_4_reg_98    |   32   |
|      t_V_reg_87     |   32   |
|   tmp_V_5_reg_176   |   15   |
|    tmp_V_reg_181    |   15   |
+---------------------+--------+
|        Total        |   224  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   114  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   224  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   224  |   114  |
+-----------+--------+--------+--------+
