;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	CMP -0, 0
	CMP -0, 0
	MOV -1, <-20
	MOV 90, 81
	DAT #0, #-402
	JMN <128, 106
	SPL 20, <212
	DJN 10, #522
	SLT -0, 0
	SUB @-127, 100
	SLT #270, <1
	JMZ 10, #522
	SLT #270, <1
	SLT #270, <1
	SUB #0, -40
	JMP @72, #200
	JMP @72, #200
	SLT @-210, @64
	JMP @72, #200
	SLT 20, @12
	SLT @-210, @64
	SLT @-210, @64
	SUB #270, <1
	SLT #270, <1
	CMP 30, 500
	SPL 0, <402
	SPL 0, <402
	ADD 30, 9
	ADD #-270, <1
	JMP 0, #2
	ADD 30, 9
	CMP -702, -19
	CMP -702, -19
	SLT -0, 0
	SLT -0, 0
	SUB -300, 10
	JMP @0, #-2
	JMP @72, #201
	ADD #270, <1
	SPL 0, <402
	SPL -100, -600
	SPL -100, -600
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
