@misc{AArch64-SVE2,
  title        = {{arm developer, Learn the architecture - Introducing SVE2}},
  howpublished = {\url{https://developer.arm.com/documentation/102340/0100/Introducing-SVE2}},
  note         = {Accessed: 2023-04-09}
}

@misc{Adobe-photoshop-lightroom,
  author       = {Adobe},
  title        = {{Adobe Photoshop Lightroom}},
  howpublished = {\url{https://www.adobe.com/products/photoshop-lightroom.html}},
  note         = {Accessed: 2023-04-08}
}

@inproceedings{Aetherling-paper,
  author    = {Durst, David and Feldman, Matthew and Huff, Dillon and Akeley, David and Daly, Ross and Bernstein, Gilbert Louis and Patrignani, Marco and Fatahalian, Kayvon and Hanrahan, Pat},
  title     = {{Type-Directed Scheduling of Streaming Accelerators}},
  year      = {2020},
  isbn      = {9781450376136},
  publisher = {Association for Computing Machinery},
  address   = {New York, NY, USA},
  url       = {https://doi.org/10.1145/3385412.3385983},
  doi       = {10.1145/3385412.3385983},
  booktitle = {Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation},
  pages     = {408–422},
  numpages  = {15},
  keywords  = {space-time types, scheduling, hardware description languages, FPGAs, image processing},
  location  = {London, UK},
  series    = {PLDI 2020}
}

@misc{Altera-first-opencl-fpgas,
  title        = {{Altera SDK for OpenCL is First in Industry to Achieve Khronos Conformance for FPGAs}},
  howpublished = {\url{https://www.khronos.org/news/permalink/altera-sdk-for-opencl-is-first-in-industry-to-achieve-khronos-conformance-f}},
  note         = {Accessed: 2023-04-10}
}

@misc{AMBA-AXI-spec,
  title        = {{AMBA AXI Protocol Specification}},
  howpublished = {\url{https://developer.arm.com/documentation/ihi0022/latest/}},
  note         = {Accessed: 2023-05-02}
}

@article{Anderson2020LearningTS,
  title   = {{Learning to Schedule Halide Pipelines for the GPU}},
  author  = {Luke Anderson and Andrew Adams and Karima Ma and Tzu-Mao Li and Jonathan Ragan-Kelley},
  journal = {ArXiv},
  year    = {2020},
  volume  = {abs/2012.07145}
}

@misc{ARM-neon,
  title        = {{Arm Neon}},
  howpublished = {\url{https://www.arm.com/en/technologies/neon}},
  note         = {Accessed: 2023-04-09}
}

@inproceedings{Calyx-paper,
  author    = {Nigam, Rachit and Thomas, Samuel and Li, Zhijing and Sampson, Adrian},
  title     = {{A Compiler Infrastructure for Accelerator Generators}},
  year      = {2021},
  isbn      = {9781450383172},
  publisher = {Association for Computing Machinery},
  address   = {New York, NY, USA},
  url       = {https://doi.org/10.1145/3445814.3446712},
  doi       = {10.1145/3445814.3446712},
  booktitle = {Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems},
  pages     = {804–817},
  numpages  = {14},
  keywords  = {Accelerator Design, Intermediate Language},
  location  = {Virtual, USA},
  series    = {ASPLOS '21}
}

@inproceedings{Clockwork-paper,
  title     = {{Clockwork: Resource-Efficient Static Scheduling for Multi-Rate Image Processing Applications on FPGAs}},
  author    = {Dillon Huff and Steve Dai and Pat Hanrahan},
  year      = {2021},
  doi       = {10.1109/FCCM51124.2021.00030},
  url       = {https://doi.org/10.1109/FCCM51124.2021.00030},
  researchr = {https://researchr.org/publication/HuffDH21-0},
  cites     = {0},
  citedby   = {0},
  pages     = {186-194},
  booktitle = {29th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, FCCM 2021, Orlando, FL, USA, May 9-12, 2021},
  publisher = {IEEE},
  isbn      = {978-1-6654-3555-0}
}

@book{computer-arch-quantitative-approach-book,
  author    = {Hennessy, John L. and Patterson, David A.},
  title     = {{Computer Architecture, Sixth Edition: A Quantitative Approach}},
  year      = {2017},
  isbn      = {0128119055},
  publisher = {Morgan Kaufmann Publishers Inc.},
  address   = {San Francisco, CA, USA},
  edition   = {6th}
}

@misc{CUDA-toolkit,
  title        = {{CUDA Toolkit, Develop, Optimize and Deploy GPU-Accelerated Apps}},
  howpublished = {\url{https://developer.nvidia.com/cuda-toolkit}},
  note         = {Accessed: 2023-04-10}
}

@article{Du2020HighLevelSD,
  title          = {{High-Level Synthesis Design for Stencil Computations on FPGA with High Bandwidth Memory}},
  author         = {Changdao Du and Yoshiki Yamaguchi},
  journal        = {Electronics},
  year           = {2020},
  number         = {8},
  volume         = {9},
  pages          = {1275},
  article-number = {1275},
  issn           = {2079-9292}
}

@inproceedings{Effectiveness-loop-unrolling-modulo-scheduling,
  author    = {Sanchez, J. and González, A.},
  booktitle = {Proceedings 2000 International Conference on Parallel Processing},
  title     = {{The effectiveness of loop unrolling for modulo scheduling in clustered VLIW architectures}},
  year      = {2000},
  volume    = {},
  number    = {},
  pages     = {555-562},
  doi       = {10.1109/ICPP.2000.876173}
}

@inproceedings{efficient-versatile-scheduling-sdc,
  author    = {Cong, J. and Zhiru Zhang},
  booktitle = {2006 43rd ACM/IEEE Design Automation Conference},
  title     = {{An efficient and versatile scheduling algorithm based on SDC formulation}},
  year      = {2006},
  volume    = {},
  number    = {},
  pages     = {433-438},
  doi       = {10.1145/1146909.1147025}
}

@inproceedings{eldridge2021mlir,
  title  = {{MLIR as hardware compiler infrastructure}},
  author = {Eldridge, Schuyler and Barua, Prithayan and Chapyzhenka, Aliaksei and Izraelevitz, Adam and Koenig, Jack and Lattner, Chris and Lenharth, Andrew and Leontiev, George and Schuiki, Fabian and Sunder, Ram and others}
}

@article{FPGA-architecture-principles-and-progression,
  author  = {Boutros, Andrew and Betz, Vaughn},
  journal = {IEEE Circuits and Systems Magazine},
  title   = {{FPGA Architecture: Principles and Progression}},
  year    = {2021},
  volume  = {21},
  number  = {2},
  pages   = {4-29},
  doi     = {10.1109/MCAS.2021.3071607}
}

@article{FPGA-Interconnect-Topologies-Exploration,
  author     = {Marrakchi, Zied and Mrabet, Hayder and Farooq, Umer and Mehrez, Habib},
  title      = {{FPGA Interconnect Topologies Exploration}},
  year       = {2009},
  issue_date = {January 2009},
  publisher  = {Hindawi Limited},
  address    = {London, GBR},
  volume     = {2009},
  issn       = {1687-7195},
  url        = {https://doi.org/10.1155/2009/259837},
  doi        = {10.1155/2009/259837},
  journal    = {Int. J. Reconfig. Comput.},
  month      = {jan},
  articleno  = {6},
  numpages   = {1}
}

@misc{Halide-CVPR2015,
  author       = {{Jonathan Ragan-Kelley, Andrew Adams, Dillon Sharlet}},
  title        = {{Halide @ CVPR2015}},
  howpublished = {\url{https://halide-lang.org/cvpr2015.html}},
  note         = {2015 IEEE Conference on Computer Vision and Pattern Recognition (CVPR)}
}

@article{Halide-HLS-paper,
  author     = {Pu, Jing and Bell, Steven and Yang, Xuan and Setter, Jeff and Richardson, Stephen and Ragan-Kelley, Jonathan and Horowitz, Mark},
  title      = {{Programming Heterogeneous Systems from an Image Processing DSL}},
  year       = {2017},
  issue_date = {September 2017},
  publisher  = {Association for Computing Machinery},
  address    = {New York, NY, USA},
  volume     = {14},
  number     = {3},
  issn       = {1544-3566},
  url        = {https://doi.org/10.1145/3107953},
  doi        = {10.1145/3107953},
  journal    = {ACM Trans. Archit. Code Optim.},
  month      = {August},
  articleno  = {26},
  numpages   = {25}
}

@article{Halide-tree-autoscheduler,
  author     = {Adams, Andrew and Ma, Karima and Anderson, Luke and Baghdadi, Riyadh and Li, Tzu-Mao and Gharbi, Micha\"{e}l and Steiner, Benoit and Johnson, Steven and Fatahalian, Kayvon and Durand, Fr\'{e}do and Ragan-Kelley, Jonathan},
  title      = {{Learning to Optimize Halide with Tree Search and Random Programs}},
  year       = {2019},
  issue_date = {August 2019},
  publisher  = {Association for Computing Machinery},
  address    = {New York, NY, USA},
  volume     = {38},
  number     = {4},
  issn       = {0730-0301},
  url        = {https://doi.org/10.1145/3306346.3322967},
  doi        = {10.1145/3306346.3322967},
  journal    = {ACM Trans. Graph.},
  month      = {jul},
  articleno  = {121},
  numpages   = {12},
  keywords   = {halide, optimizing compilers}
}

@misc{Halide-vulkan-pr-github,
  title        = {{[vulkan phase2] Vulkan Runtime}},
  howpublished = {\url{https://github.com/halide/Halide/pull/6924}},
  note         = {Accessed: 2023-04-08}
}

@misc{Halide-website,
  title        = {{Halide, a language for fast, portable computation on images and tensors}},
  howpublished = {\url{https://halide-lang.org/}},
  note         = {Accessed: 2023-04-08}
}

@inproceedings{halide13,
  author    = {Ragan-Kelley, Jonathan and Barnes, Connelly and Adams, Andrew and Paris, Sylvain and Durand, Fr\'{e}do and Amarasinghe, Saman},
  title     = {Halide: A Language and Compiler for Optimizing Parallelism, Locality, and Recomputation in Image Processing Pipelines},
  year      = {2013},
  isbn      = {9781450320146},
  publisher = {Association for Computing Machinery},
  address   = {New York, NY, USA},
  url       = {https://doi.org/10.1145/2491956.2462176},
  doi       = {10.1145/2491956.2462176},
  booktitle = {Proceedings of the 34th ACM SIGPLAN Conference on Programming Language Design and Implementation},
  pages     = {519–530},
  numpages  = {12},
  keywords  = {compiler, image processing, vectorization, domain specific language, locality, gpu, autotuning, parallelism, redundant computation, optimization},
  location  = {Seattle, Washington, USA},
  series    = {PLDI '13}
}

@article{Henriksen2017FutharkPF,
  title   = {{Futhark: purely functional GPU-programming with nested parallelism and in-place array updates}},
  author  = {Troels Henriksen and Niels G. W. Serup and M. Elsman and Fritz Henglein and Cosmin Eugen Oancea},
  journal = {Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation},
  year    = {2017}
}

@inproceedings{HeteroCL-paper,
  author    = {Lai, Yi-Hsiang and Chi, Yuze and Hu, Yuwei and Wang, Jie and Yu, Cody Hao and Zhou, Yuan and Cong, Jason and Zhang, Zhiru},
  title     = {{HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Reconfigurable Computing}},
  year      = {2019},
  isbn      = {9781450361378},
  publisher = {Association for Computing Machinery},
  address   = {New York, NY, USA},
  url       = {https://doi.org/10.1145/3289602.3293910},
  doi       = {10.1145/3289602.3293910},
  booktitle = {Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages     = {242–251},
  numpages  = {10},
  keywords  = {stencil, high-level synthesis, reconfigurable computing, domain-specific language, fpga, hardware accelerator, spatial architecture, multi-paradigm programming, compiler, systolic array, python},
  location  = {Seaside, CA, USA},
  series    = {FPGA '19}
}

@inproceedings{HeteroHalide-paper,
  author    = {Li, Jiajie and Chi, Yuze and Cong, Jason},
  title     = {{HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration}},
  year      = {2020},
  isbn      = {9781450370998},
  publisher = {Association for Computing Machinery},
  address   = {New York, NY, USA},
  url       = {https://doi.org/10.1145/3373087.3375320},
  doi       = {10.1145/3373087.3375320},
  booktitle = {Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages     = {51–57},
  numpages  = {7},
  keywords  = {domain-specific languages, high level synthesis, fpgas, image processing},
  location  = {Seaside, CA, USA},
  series    = {FPGA '20}
}

@inproceedings{HRMS-paper,
  author    = {Llosa, Josep and Valero, Mateo and Ayguad\'{e}, Eduard and Gonz\'{a}lez, Antonio},
  title     = {{Hypernode Reduction modulo Scheduling}},
  year      = {1995},
  isbn      = {0818673494},
  publisher = {IEEE Computer Society Press},
  address   = {Washington, DC, USA},
  booktitle = {Proceedings of the 28th Annual International Symposium on Microarchitecture},
  pages     = {350–360},
  numpages  = {11},
  keywords  = {register allocation, instruction scheduling, loop scheduling, register spilling, software pipelining},
  location  = {Ann Arbor, Michigan, USA},
  series    = {MICRO 28}
}

@misc{Intel-HLS,
  title        = {{Intel® High Level Synthesis Compiler}},
  howpublished = {\url{https://www.intel.es/content/www/es/es/software/programmable/quartus-prime/hls-compiler.html}},
  note         = {Accessed: 2023-04-11}
}

@misc{Intel-intrinsics-guide,
  title        = {{Intel® Intrinsics Guide}},
  howpublished = {\url{https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html}},
  note         = {Accessed: 2023-04-09}
}

@article{Intel-MMX-paper,
  author  = {Peleg, A. and Weiser, U.},
  journal = {IEEE Micro},
  title   = {MMX technology extension to the Intel architecture},
  year    = {1996},
  volume  = {16},
  number  = {4},
  pages   = {42-50},
  doi     = {10.1109/40.526924}
}

@inproceedings{Iterative-modulo-scheduling-paper,
  author    = {Rau, B. Ramakrishna},
  title     = {{Iterative modulo Scheduling: An Algorithm for Software Pipelining Loops}},
  year      = {1994},
  isbn      = {0897917073},
  publisher = {Association for Computing Machinery},
  address   = {New York, NY, USA},
  url       = {https://doi.org/10.1145/192724.192731},
  doi       = {10.1145/192724.192731},
  booktitle = {Proceedings of the 27th Annual International Symposium on Microarchitecture},
  pages     = {63–74},
  numpages  = {12},
  keywords  = {instruction scheduling, software pipelining, loop scheduling, modulo scheduling},
  location  = {San Jose, California, USA},
  series    = {MICRO 27}
}

@inproceedings{Kalms2019HiFlipVXAO,
  title     = {{HiFlipVX: An Open Source High-Level Synthesis FPGA Library for Image Processing}},
  author    = {Lester Kalms and Ariel Podlubne and Diana G{\"o}hringer},
  booktitle = {International Workshop on Applied Reconfigurable Computing},
  year      = {2019}
}

@inproceedings{Lam1988SoftwarePA,
  title     = {{Software pipelining: an effective scheduling technique for VLIW machines}},
  author    = {Monica S. Lam},
  booktitle = {ACM-SIGPLAN Symposium on Programming Language Design and Implementation},
  year      = {1988}
}

@inproceedings{LegUp-paper,
  author    = {Canis, Andrew and Choi, Jongsok and Aldham, Mark and Zhang, Victor and Kammoona, Ahmed and Anderson, Jason H. and Brown, Stephen and Czajkowski, Tomasz},
  title     = {{LegUp: High-Level Synthesis for FPGA-Based Processor/Accelerator Systems}},
  year      = {2011},
  isbn      = {9781450305549},
  publisher = {Association for Computing Machinery},
  address   = {New York, NY, USA},
  url       = {https://doi.org/10.1145/1950413.1950423},
  doi       = {10.1145/1950413.1950423},
  booktitle = {Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
  pages     = {33–36},
  numpages  = {4},
  keywords  = {high-level synthesis, fpgas, hardware/software co-design, field-programmable gate arrays},
  location  = {Monterey, CA, USA},
  series    = {FPGA '11}
}

@article{Lifetime-sensitive-modulo-scheduling-paper,
  author  = {Llosa, J. and Ayguade, E. and González, A. and Valero, M. and Eckhardt, J.},
  journal = {IEEE Transactions on Computers},
  title   = {{Lifetime-sensitive modulo scheduling in a production environment}},
  year    = {2001},
  volume  = {50},
  number  = {3},
  pages   = {234-249},
  doi     = {10.1109/12.910814}
}

@inproceedings{LIFT-paper,
  author    = {Steuwer, Michel and Remmelg, Toomas and Dubach, Christophe},
  booktitle = {{2017 IEEE/ACM International Symposium on Code Generation and Optimization (CGO)}},
  title     = {{LIFT: A functional data-parallel IR for high-performance GPU code generation}},
  year      = {2017},
  volume    = {},
  number    = {},
  pages     = {74-85},
  doi       = {10.1109/CGO.2017.7863730}
}

@article{List-scheduling-paper,
  author     = {Gibbons, Philip B. and Muchnick, Steven S.},
  title      = {Efficient Instruction Scheduling for a Pipelined Architecture},
  year       = {1986},
  issue_date = {July 1986},
  publisher  = {Association for Computing Machinery},
  address    = {New York, NY, USA},
  volume     = {21},
  number     = {7},
  issn       = {0362-1340},
  url        = {https://doi.org/10.1145/13310.13312},
  doi        = {10.1145/13310.13312},
  journal    = {SIGPLAN Not.},
  month      = {jul},
  pages      = {11–16},
  numpages   = {6}
}

@inproceedings{Local-Laplacian-Filters-paper,
  author    = {Paris, Sylvain and Hasinoff, Samuel W. and Kautz, Jan},
  title     = {{Local Laplacian Filters: Edge-Aware Image Processing with a Laplacian Pyramid}},
  year      = {2011},
  isbn      = {9781450309431},
  publisher = {Association for Computing Machinery},
  address   = {New York, NY, USA},
  url       = {https://doi.org/10.1145/1964921.1964963},
  doi       = {10.1145/1964921.1964963},
  booktitle = {ACM SIGGRAPH 2011 Papers},
  articleno = {68},
  numpages  = {12},
  keywords  = {image pyramids, edge-aware image processing},
  location  = {Vancouver, British Columbia, Canada},
  series    = {SIGGRAPH '11}
}

@article{Memory-wall-article,
  author     = {Wulf, Wm. A. and McKee, Sally A.},
  title      = {{Hitting the Memory Wall: Implications of the Obvious}},
  year       = {1995},
  issue_date = {March 1995},
  publisher  = {Association for Computing Machinery},
  address    = {New York, NY, USA},
  volume     = {23},
  number     = {1},
  issn       = {0163-5964},
  url        = {https://doi.org/10.1145/216585.216588},
  doi        = {10.1145/216585.216588},
  journal    = {SIGARCH Comput. Archit. News},
  month      = {mar},
  pages      = {20–24},
  numpages   = {5}
}

@misc{microchip-smarthls,
  title        = {{SmartHLS™ Compiler Software}},
  howpublished = {\url{https://www.microchip.com/en-us/products/fpgas-and-plds/fpga-and-soc-design-tools/smarthls-compiler}},
  note         = {Accessed: 2023-04-11}
}

@inproceedings{mlir,
  author    = {Lattner, Chris and Amini, Mehdi and Bondhugula, Uday and Cohen, Albert and Davis, Andy and Pienaar, Jacques and Riddle, River and Shpeisman, Tatiana and Vasilache, Nicolas and Zinenko, Oleksandr},
  booktitle = {2021 {{IEEE/ACM}} International Symposium on Code Generation and Optimization (CGO)},
  title     = {{{MLIR}}: Scaling Compiler Infrastructure for Domain Specific Computation},
  year      = {2021},
  volume    = {},
  number    = {},
  pages     = {2-14},
  doi       = {10.1109/CGO51591.2021.9370308}
}

@article{Modulo-scheduling-initial-paper,
  author     = {Rau, B. R. and Glaeser, C. D.},
  title      = {{Some Scheduling Techniques and an Easily Schedulable Horizontal Architecture for High Performance Scientific Computing}},
  year       = {1981},
  issue_date = {Dec. 1981},
  publisher  = {Association for Computing Machinery},
  address    = {New York, NY, USA},
  volume     = {12},
  number     = {4},
  issn       = {1050-916X},
  url        = {https://doi.org/10.1145/1014192.802449},
  doi        = {10.1145/1014192.802449},
  journal    = {SIGMICRO Newsl.},
  month      = {dec},
  pages      = {183–198},
  numpages   = {16}
}

@article{Modulo-scheduling-reduced-register-pressure,
  author  = {Llosa, J. and Valero, M. and Agyuade, E. and González, A.},
  journal = {IEEE Transactions on Computers},
  title   = {{Modulo scheduling with reduced register pressure}},
  year    = {1998},
  volume  = {47},
  number  = {6},
  pages   = {625-638},
  doi     = {10.1109/12.689643}
}

@misc{MPI-website,
  title        = {{MPI: A Message-Passing Interface Standard}},
  howpublished = {\url{https://www.mcs.anl.gov/research/projects/mpi/mpi-standard/mpi-report-1.1/mpi-report.htm}},
  note         = {Accessed: 2023-04-09}
}

@article{Mullapudi-autoscheduler,
  author     = {Mullapudi, Ravi Teja and Adams, Andrew and Sharlet, Dillon and Ragan-Kelley, Jonathan and Fatahalian, Kayvon},
  title      = {Automatically Scheduling Halide Image Processing Pipelines},
  year       = {2016},
  issue_date = {July 2016},
  publisher  = {Association for Computing Machinery},
  address    = {New York, NY, USA},
  volume     = {35},
  number     = {4},
  issn       = {0730-0301},
  url        = {https://doi.org/10.1145/2897824.2925952},
  doi        = {10.1145/2897824.2925952},
  journal    = {ACM Trans. Graph.},
  month      = {jul},
  articleno  = {83},
  numpages   = {11},
  keywords   = {optimizing compilers, image processing, halide}
}

@misc{OpenCL-website,
  title        = {{OpenCL™, Open standard for parallel programming of heterogeneous systems}},
  howpublished = {\url{https://www.khronos.org/api/opencl}},
  note         = {Accessed: 2023-04-09}
}

@misc{OpenMP-spec,
  title        = {{The OpenMP API specification for parallel programming}},
  howpublished = {\url{https://www.openmp.org/specifications/}},
  note         = {Accessed: 2023-04-09}
}

@article{Parallel-programming-FPGAs-article,
  author     = {Ryan Kastner and Janarbek Matai and Stephen Neuendorffer},
  title      = {{Parallel Programming for FPGAs}},
  journal    = {CoRR},
  volume     = {abs/1805.03648},
  year       = {2018},
  url        = {http://arxiv.org/abs/1805.03648},
  eprinttype = {arXiv},
  eprint     = {1805.03648},
  timestamp  = {Mon, 13 Aug 2018 16:49:11 +0200},
  biburl     = {https://dblp.org/rec/journals/corr/abs-1805-03648.bib},
  bibsource  = {dblp computer science bibliography, https://dblp.org}
}

@article{PENCIL-paper,
  author     = {Riyadh Baghdadi and
                Albert Cohen and
                Serge Guelton and
                Sven Verdoolaege and
                Jun Inoue and
                Tobias Grosser and
                Georgia Kouveli and
                Alexey Kravets and
                Anton Lokhmotov and
                Cedric Nugteren and
                Fraser Waters and
                Alastair F. Donaldson},
  title      = {{PENCIL: Towards a Platform-Neutral Compute Intermediate Language for DSLs}},
  journal    = {CoRR},
  volume     = {abs/1302.5586},
  year       = {2013},
  url        = {http://arxiv.org/abs/1302.5586},
  eprinttype = {arXiv},
  eprint     = {1302.5586},
  timestamp  = {Thu, 14 Nov 2019 08:03:28 +0100},
  biburl     = {https://dblp.org/rec/journals/corr/abs-1302-5586.bib},
  bibsource  = {dblp computer science bibliography, https://dblp.org}
}

@misc{QEMU,
  title        = {{QEMU, A generic and open source machine emulator and virtualizer}},
  howpublished = {\url{https://www.qemu.org/}},
  note         = {Accessed: 2023-04-05}
}

@phdthesis{RaganKelley14,
  author    = {Jonathan Ragan{-}Kelley},
  title     = {{Decoupling algorithms from the organization of computation for high performance image processing}},
  school    = {Massachusetts Institute of Technology, Cambridge, MA, {USA}},
  year      = {2014},
  url       = {https://hdl.handle.net/1721.1/89996},
  timestamp = {Wed, 04 May 2022 12:58:34 +0200},
  biburl    = {https://dblp.org/rec/phd/ndltd/RaganKelley14.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{rational-ii-hw-syhtesis-paper,
  author  = {Sittel, Patrick and Fiege, Nicolai and Wickerson, John and Zipf, Peter},
  journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  title   = {{Optimal and Heuristic Approaches to Modulo Scheduling With Rational Initiation Intervals in Hardware Synthesis}},
  year    = {2022},
  volume  = {41},
  number  = {3},
  pages   = {614-627},
  doi     = {10.1109/TCAD.2021.3060320}
}

@misc{RISCV-V-1.0-spec-release,
  title        = {{RISC-V, Vector Extension 1.0, frozen for public review.}},
  howpublished = {\url{https://github.com/riscv/riscv-v-spec/releases/tag/v1.0}},
  note         = {Accessed: 2023-04-09}
}

@inproceedings{SDC-based-module-scheduling-pipeline-syhtesis-paper,
  author    = {Zhang, Zhiru and Liu, Bin},
  booktitle = {2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
  title     = {{SDC-based modulo scheduling for pipeline synthesis}},
  year      = {2013},
  volume    = {},
  number    = {},
  pages     = {211-218},
  doi       = {10.1109/ICCAD.2013.6691121}
}

@article{Seto2018ScalarRW,
  title   = {{Scalar Replacement with Polyhedral Model}},
  author  = {Kenshu Seto},
  journal = {IPSJ Trans. Syst. LSI Des. Methodol.},
  year    = {2018},
  volume  = {11},
  pages   = {46-56}
}

@inproceedings{ShakeFlow-paper,
  author    = {Han, Sungsoo and Jang, Minseong and Kang, Jeehoon},
  title     = {{ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators}},
  year      = {2023},
  isbn      = {9781450399166},
  publisher = {Association for Computing Machinery},
  address   = {New York, NY, USA},
  url       = {https://doi.org/10.1145/3575693.3575701},
  doi       = {10.1145/3575693.3575701},
  booktitle = {Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2},
  pages     = {702–717},
  numpages  = {16},
  keywords  = {functional programming, combinator, hardware description language, latency insensitive interface},
  location  = {Vancouver, BC, Canada},
  series    = {ASPLOS 2023}
}

@misc{siemens-catapult-hls,
  title        = {{Catapult High-Level Synthesis and Verification}},
  howpublished = {\url{https://eda.sw.siemens.com/en-US/ic/catapult-high-level-synthesis/}},
  note         = {Accessed: 2023-04-11}
}

@article{Spatial-paper,
  author     = {Koeplinger, David and Feldman, Matthew and Prabhakar, Raghu and Zhang, Yaqi and Hadjis, Stefan and Fiszel, Ruben and Zhao, Tian and Nardi, Luigi and Pedram, Ardavan and Kozyrakis, Christos and Olukotun, Kunle},
  title      = {{Spatial: A Language and Compiler for Application Accelerators}},
  year       = {2018},
  issue_date = {April 2018},
  publisher  = {Association for Computing Machinery},
  address    = {New York, NY, USA},
  volume     = {53},
  number     = {4},
  issn       = {0362-1340},
  url        = {https://doi.org/10.1145/3296979.3192379},
  doi        = {10.1145/3296979.3192379},
  journal    = {SIGPLAN Not.},
  month      = {jun},
  pages      = {296–311},
  numpages   = {16},
  keywords   = {reconfigurable architectures, hardware accelerators, FPGAs, high-level synthesis, domain-specific languages, compilers, CGRAs}
}

@misc{SPIR-V-website,
  title        = {{SPIR-V, Extended Instruction Set, and Extension Specifications}},
  howpublished = {\url{https://registry.khronos.org/SPIR-V/}},
  note         = {Accessed: 2023-04-10}
}

@misc{tensorflow-website,
  title        = {{TensorFlow, an end-to-end open source platform for machine learning}},
  howpublished = {\url{https://www.tensorflow.org/}},
  note         = {Accessed: 2023-04-19}
}

@article{Tomasulo-algorithm,
  author  = {Tomasulo, R. M.},
  journal = {IBM Journal of Research and Development},
  title   = {{An Efficient Algorithm for Exploiting Multiple Arithmetic Units}},
  year    = {1967},
  volume  = {11},
  number  = {1},
  pages   = {25-33},
  doi     = {10.1147/rd.111.0025}
}

@article{Transformations-HLS-for-HPC-paper,
  author     = {de Fine Licht, Johannes and Besta, Maciej and Meierhans, Simon and Hoefler, Torsten},
  title      = {{Transformations of High-Level Synthesis Codes for High-Performance Computing}},
  year       = {2021},
  issue_date = {May 2021},
  publisher  = {IEEE Press},
  volume     = {32},
  number     = {5},
  issn       = {1045-9219},
  url        = {https://doi.org/10.1109/TPDS.2020.3039409},
  doi        = {10.1109/TPDS.2020.3039409},
  journal    = {IEEE Trans. Parallel Distrib. Syst.},
  month      = {may},
  pages      = {1014–1029},
  numpages   = {16}
}

@misc{Vitis-HLS-2022.2,
  title        = {{Vitis High-Level Synthesis 2022.2}},
  howpublished = {\url{https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0090-vitis-hls-hub.html}},
  note         = {Accessed: 2023-04-11}
}

@misc{Vitis-PL-Kernel-Properties,
  title        = {{Vitis Unified Software Platform Documentation: Application Acceleration Development (UG1393), PL Kernel Properties}},
  howpublished = {\url{https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/PL-Kernel-Properties}},
  note         = {Accessed: 2023-04-05}
}

@misc{Vitis-v++-command,
  title        = {{Vitis Unified Software Platform Documentation: Application Acceleration Development (UG1393), v++ Command}},
  howpublished = {\url{https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/v-Command}},
  note         = {Accessed: 2023-04-05}
}

@misc{Vulkan-website,
  title        = {{Vulkan, a low-overhead, cross-platform API, open standard for 3D graphics and computing.}},
  howpublished = {\url{https://vulkan.org/}},
  note         = {Accessed: 2023-04-08}
}

@misc{Xilinx-DSP48-block,
  title        = {{Xilinx, Understanding FPGA Architecture, DSP48 Block}},
  howpublished = {\url{https://www.xilinx.com/htmldocs/xilinx2017_4/sdaccel_doc/uwa1504034294196.html}},
  note         = {Accessed: 2023-04-12}
}

@misc{Xilinx-Vitis,
  title        = {{Vitis Unified Software Platform}},
  howpublished = {\url{https://www.xilinx.com/products/design-tools/vitis/vitis-platform.html}},
  note         = {Accessed: 2023-04-05}
}

@misc{Xilinx-XRT,
  title        = {{Xilinx Runtime Library (XRT)}},
  howpublished = {\url{https://www.xilinx.com/products/design-tools/vitis/xrt.html}},
  note         = {Accessed: 2023-04-05}
}

@misc{xrt-controlled-kernel-execution-models,
  title        = {{XRT Controlled Kernel Execution Models}},
  howpublished = {\url{https://xilinx.github.io/XRT/master/html/xrt_kernel_executions.html}},
  note         = {Accessed: 2023-04-19}
}

@misc{XRT-Kernel-Interface-Requirements,
  title        = {{Vitis Unified Software Platform Documentation: Application Acceleration Development (UG1393), Kernel Interface Requirements}},
  howpublished = {\url{https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Kernel-Interface-Requirements}},
  note         = {Accessed: 2023-04-05}
}

@misc{XRT-Managed-kernels-control-requirements,
  title        = {{Vitis Unified Software Platform Documentation: Application Acceleration Development (UG1393), Control Requirements for XRT-Managed Kernels}},
  howpublished = {\url{https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Control-Requirements-for-XRT-Managed-Kernels}},
  note         = {Accessed: 2023-04-05}
}

@inproceedings{yehpca2022scalehls,
  title     = {{ScaleHLS: A New Scalable High-Level Synthesis Framework on Multi-Level Intermediate Representation}},
  author    = {Ye, Hanchen and Hao, Cong and Cheng, Jianyi and Jeong, Hyunmin and Huang, Jack and Neuendorffer, Stephen and Chen, Deming},
  booktitle = {2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA)},
  year      = {2022}
}