
---------- Begin Simulation Statistics ----------
final_tick                               17361328008951                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 234829                       # Simulator instruction rate (inst/s)
host_mem_usage                               17112968                       # Number of bytes of host memory used
host_op_rate                                   397459                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4244.56                       # Real time elapsed on the host
host_tick_rate                                7929988                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   996748171                       # Number of instructions simulated
sim_ops                                    1687040079                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033659                       # Number of seconds simulated
sim_ticks                                 33659341965                       # Number of ticks simulated
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2517056                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5034408                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          155                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu0.num_fp_insts                           15                       # number of float instructions
system.cpu0.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu0.num_int_insts                          12                       # number of integer instructions
system.cpu0.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_mem_refs                            3                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu0.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        23                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2511573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5023207                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          155                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu1.num_fp_insts                           15                       # number of float instructions
system.cpu1.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu1.num_int_insts                          12                       # number of integer instructions
system.cpu1.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            3                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2530359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5061222                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          105                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu2.num_fp_insts                           15                       # number of float instructions
system.cpu2.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu2.num_int_insts                          12                       # number of integer instructions
system.cpu2.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      2530353                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      5061209                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          105                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu3.num_fp_insts                           15                       # number of float instructions
system.cpu3.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu3.num_int_insts                          12                       # number of integer instructions
system.cpu3.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                          3                       # Number of load instructions
system.cpu3.num_mem_refs                            3                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu3.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        23                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1889929                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3788893                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        89696                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        250355                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        164615952                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       117076893                       # number of cc regfile writes
system.switch_cpus0.committedInsts          248655247                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            420860081                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.406503                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.406503                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        360225862                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       161935934                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  26152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       117385                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        29181150                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.230446                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            52290489                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           2292706                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       10542547                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     50159593                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         3700                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      2305480                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    429186201                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     49997783                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       138792                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    427609534                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        230136                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       145577                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        173765                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       491276                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents           79                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       114225                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect         3160                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        634597925                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            426742404                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.591579                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        375415090                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.221867                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             427499358                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       377247549                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      223932451                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.460007                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.460007                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       684665      0.16%      0.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    214151765     50.06%     50.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        35840      0.01%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv           19      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        28960      0.01%     50.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc     37750641      8.83%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     37746470      8.82%     67.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     47266063     11.05%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     37745070      8.82%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     39116760      9.14%     96.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       924611      0.22%     97.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     10927601      2.55%     99.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      1369867      0.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     427748333                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      173645732                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    346503816                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    172799137                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    177412007                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1551993                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003628                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         337978     21.78%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu          3362      0.22%     21.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     21.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     21.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        14396      0.93%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt       136424      8.79%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         91585      5.90%     37.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       334428     21.55%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       438814     28.27%     87.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       195006     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     254969929                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    611600858                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    253943267                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    260100258                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         429185657                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        427748333                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded          544                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      8325985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         3100                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          461                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      4706762                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    101052922                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.232914                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.772997                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16459037     16.29%     16.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5718825      5.66%     21.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      8685233      8.59%     30.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8971469      8.88%     39.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11257615     11.14%     50.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     11990739     11.87%     62.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     10744783     10.63%     73.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      9509986      9.41%     82.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     17715235     17.53%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    101052922                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.231819                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads        14784                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        46937                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     50159593                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      2305480                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      110719847                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               101079074                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        164247903                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       116814880                       # number of cc regfile writes
system.switch_cpus1.committedInsts          248092887                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            419908422                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.407424                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.407424                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        359408555                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       161569961                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  30664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       117134                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        29116131                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.221024                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            52182247                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           2292698                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       10603179                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     50050911                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         3645                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      2305581                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    428231653                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     49889549                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       138474                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    426657247                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        232604                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       141621                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        173497                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       490409                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       113960                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         3174                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        633073917                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            425790343                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.591610                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        374532998                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.212448                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             426546768                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       376421957                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      223432728                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.454444                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.454444                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       684661      0.16%      0.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    213673374     50.06%     50.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        35837      0.01%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           20      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        28880      0.01%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc     37664703      8.82%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     37660534      8.82%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     47158279     11.05%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     37659136      8.82%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     39029821      9.14%     96.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       924578      0.22%     97.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     10906053      2.56%     99.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      1369852      0.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     426795729                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      173260044                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    345730953                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    172411508                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    177022381                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            1552166                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003637                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         336496     21.68%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu          3354      0.22%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc        14631      0.94%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt       137751      8.87%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         91611      5.90%     37.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       334488     21.55%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       438823     28.27%     87.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       195012     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     254403190                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    610464228                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    253378835                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    259532454                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         428231108                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        426795729                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded          545                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined      8323106                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         3155                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined      4698822                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    101048410                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.223676                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.775241                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16577826     16.41%     16.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5739308      5.68%     22.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      8689501      8.60%     30.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8974465      8.88%     39.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11240595     11.12%     50.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     11962776     11.84%     62.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     10722765     10.61%     73.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9488218      9.39%     82.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     17652956     17.47%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    101048410                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.222395                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads        14689                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        46986                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     50050911                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      2305581                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      110481071                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               101079074                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165499285                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117702585                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000004                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135768                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.404316                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.404316                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362178766                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162810415                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  30064                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       118060                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29337478                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.252995                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52550811                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292729                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       10465697                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50421220                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         3859                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305478                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431475568                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50258082                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       139332                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429888791                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        226116                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       148132                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174376                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       487406                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114828                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3232                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        638138143                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429020968                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.591528                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        377476793                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.244409                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429778515                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379227562                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225129133                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.473311                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.473311                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684668      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215297287     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35848      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           19      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        29046      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956122      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37951966      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47523253     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950567      8.83%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39325389      9.14%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924609      0.22%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10979463      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1369891      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430028129                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174569029                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348352769                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173725074                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178351071                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1552284                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003610                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         340680     21.95%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3364      0.22%     22.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc        14361      0.93%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt       134155      8.64%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91547      5.90%     37.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       334406     21.54%     59.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       438769     28.27%     87.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       195002     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256326716                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    614307850                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255295894                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261464242                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431475023                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430028129                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          545                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8339669                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         3073                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4736044                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    101049010                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.255639                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.766466                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16133571     15.97%     15.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5685649      5.63%     21.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      8680483      8.59%     30.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8980948      8.89%     39.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     11287135     11.17%     50.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12062025     11.94%     62.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10800147     10.69%     72.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9573293      9.47%     82.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     17845759     17.66%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    101049010                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.254373                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14625                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        46939                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50421220                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305478                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111293121                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               101079074                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        165499353                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       117702628                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249999973                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            423135716                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.404316                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.404316                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        362178758                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       162810389                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  29097                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       118063                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        29337492                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.252994                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            52550698                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           2292719                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       10446380                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     50421215                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         3855                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts      2305506                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    431475752                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     50257979                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       139362                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    429888709                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        226236                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       142262                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        174379                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       481603                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       114830                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect         3233                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        638139491                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            429020957                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.591530                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        377478444                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.244409                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             429778511                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       379227308                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      225129145                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.473311                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.473311                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       684664      0.16%      0.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    215297353     50.07%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        35847      0.01%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv           19      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        29054      0.01%     50.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc     37956117      8.83%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     37951961      8.83%     67.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     47523263     11.05%     78.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     37950563      8.83%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     39325371      9.14%     96.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       924608      0.22%     97.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     10979375      2.55%     99.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      1369883      0.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     430028079                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      174568962                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    348352639                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    173725057                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    178351321                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            1552149                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003609                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         340556     21.94%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu          3373      0.22%     22.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc        14439      0.93%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt       134139      8.64%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         91524      5.90%     37.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       334400     21.54%     59.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       438727     28.27%     87.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       194991     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     256326602                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    614308750                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    255295900                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    261464416                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         431475206                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        430028079                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded          546                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined      8339909                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         3113                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          463                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined      4736477                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    101049977                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.255598                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.766507                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16135759     15.97%     15.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5684665      5.63%     21.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      8680580      8.59%     30.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8980546      8.89%     39.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     11286877     11.17%     50.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12060701     11.94%     62.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     10801499     10.69%     72.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      9574191      9.47%     82.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     17845159     17.66%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    101049977                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.254373                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads        14628                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        46942                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     50421215                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      2305506                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      111293032                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               101079074                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     41719901                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        41719903                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     42002776                       # number of overall hits
system.cpu0.dcache.overall_hits::total       42002778                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      8196297                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8196298                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      8254916                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8254917                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  62648147447                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  62648147447                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  62648147447                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  62648147447                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     49916198                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     49916201                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     50257692                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     50257695                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.333333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.164201                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.164201                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.333333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.164252                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.164252                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  7643.469660                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7643.468728                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  7589.192603                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7589.191684                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        53677                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            122                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   439.975410                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2516647                       # number of writebacks
system.cpu0.dcache.writebacks::total          2516647                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      5692921                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5692921                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      5692921                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5692921                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      2503376                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2503376                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2517569                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2517569                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  19939718294                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  19939718294                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  21402905309                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  21402905309                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.050152                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.050152                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.050093                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.050093                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  7965.131204                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  7965.131204                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  8501.417562                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  8501.417562                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2516647                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     41320630                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       41320632                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      8179163                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8179164                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  61273555776                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  61273555776                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     49499793                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     49499796                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.333333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.165236                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.165236                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  7491.421283                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7491.420367                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      5692918                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5692918                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2486245                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2486245                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  18570843234                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  18570843234                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.050227                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050227                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  7469.434120                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  7469.434120                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       399271                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        399271                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        17134                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        17134                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1374591671                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1374591671                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       416405                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       416405                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.041147                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.041147                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 80225.964223                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80225.964223                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            3                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        17131                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        17131                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1368875060                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1368875060                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.041140                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.041140                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 79906.313700                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79906.313700                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       282875                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       282875                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        58619                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        58619                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       341494                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       341494                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.171655                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.171655                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        14193                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   1463187015                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1463187015                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.041561                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.041561                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 103092.159163                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 103092.159163                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.769529                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           44520347                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2517159                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.686744                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     17327668669317                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.001105                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.768425                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000002                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999548                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999550                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        404578719                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       404578719                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           21                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     20251083                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        20251104                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           21                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     20251083                       # number of overall hits
system.cpu0.icache.overall_hits::total       20251104                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          216                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           218                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          216                       # number of overall misses
system.cpu0.icache.overall_misses::total          218                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     18907074                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     18907074                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     18907074                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     18907074                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           23                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     20251299                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     20251322                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           23                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     20251299                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     20251322                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.086957                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.086957                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 87532.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 86729.697248                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 87532.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 86729.697248                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           27                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           27                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          189                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          189                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          189                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          189                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     16697619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     16697619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     16697619                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     16697619                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 88347.190476                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 88347.190476                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 88347.190476                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 88347.190476                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           21                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     20251083                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       20251104                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          216                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          218                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     18907074                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     18907074                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     20251299                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     20251322                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 87532.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 86729.697248                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           27                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          189                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     16697619                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     16697619                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 88347.190476                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 88347.190476                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          106.130404                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           20251295                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              191                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         106027.722513                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   104.130404                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.203380                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.207286                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.371094                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        162010767                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       162010767                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2500629                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       318703                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      2674839                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          410                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          410                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         16721                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        16721                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2500630                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          381                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      7551786                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            7552167                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        12160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    322163584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           322175744                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       476896                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               30521344                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2994656                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000053                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.007263                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2994498     99.99%     99.99% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 158      0.01%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2994656                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3352543767                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization          10.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         188811                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2514777372                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          7.5                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      2038363                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        2038363                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      2038363                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       2038363                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          188                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       478796                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       478987                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          188                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       478796                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       478987                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     16569081                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  12192455007                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  12209024088                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     16569081                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  12192455007                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  12209024088                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          188                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2517159                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2517350                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          188                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2517159                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2517350                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.190213                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.190274                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.190213                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.190274                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 88133.409574                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 25464.822194                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 25489.259809                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 88133.409574                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 25464.822194                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 25489.259809                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       476895                       # number of writebacks
system.cpu0.l2cache.writebacks::total          476895                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          188                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       478796                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       478984                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          188                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       478796                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       478984                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     16506477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  12033016272                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  12049522749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     16506477                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  12033016272                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  12049522749                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.190213                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.190273                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.190213                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.190273                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 87800.409574                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 25131.822889                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 25156.420150                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 87800.409574                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 25131.822889                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 25156.420150                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               476895                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       213930                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       213930                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       213930                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       213930                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      2302716                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      2302716                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      2302716                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      2302716                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          409                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          409                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          410                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          410                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.002439                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.002439                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.002439                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.002439                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        27639                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data         1297                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         1297                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        15424                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        15424                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   1350661986                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   1350661986                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        16721                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        16721                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.922433                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.922433                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 87568.852827                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 87568.852827                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        15424                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        15424                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1345525794                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   1345525794                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.922433                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.922433                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 87235.852827                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 87235.852827                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      2037066                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      2037066                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       463372                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       463563                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     16569081                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  10841793021                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  10858362102                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          188                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2500438                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2500629                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.185316                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.185379                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 88133.409574                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 23397.600677                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 23423.703147                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       463372                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       463560                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     16506477                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  10687490478                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  10703996955                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.185316                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.185377                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 87800.409574                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 23064.601396                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 23090.855456                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2078.491453                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5034404                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          479007                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           10.510084                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     0.350703                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.047355                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    33.024503                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2043.068893                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000086                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000012                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.008063                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.498796                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.507444                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2112                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          626                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          944                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        81029503                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       81029503                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 17327668677309                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33659331642                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29756.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29756.numOps                      0                       # Number of Ops committed
system.cpu0.thread29756.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     41623602                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        41623604                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     41906596                       # number of overall hits
system.cpu1.dcache.overall_hits::total       41906598                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      8183920                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8183921                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      8242404                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8242405                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  62822673423                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  62822673423                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  62822673423                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  62822673423                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     49807522                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     49807525                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     50149000                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     50149003                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.333333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.164311                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.164311                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.333333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.164358                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.164358                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  7676.354781                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7676.353843                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  7621.887185                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7621.886261                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        53940                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            124                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          435                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2510929                       # number of writebacks
system.cpu1.dcache.writebacks::total          2510929                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      5686028                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5686028                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      5686028                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5686028                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2497892                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2497892                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2512085                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2512085                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  19986104205                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  19986104205                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  21435504687                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  21435504687                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.050151                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050151                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.050092                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050092                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  8001.188284                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  8001.188284                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  8532.953577                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  8532.953577                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2510929                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     41224599                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       41224601                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      8166554                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8166555                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  61430437404                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  61430437404                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     49391153                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     49391156                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.333333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.165344                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165344                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  7522.198152                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7522.197231                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      5686025                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5686025                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2480529                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2480529                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  18599734314                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18599734314                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.050222                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050222                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  7498.293434                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  7498.293434                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       399003                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        399003                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        17366                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        17366                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1392236019                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1392236019                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       416369                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       416369                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.041708                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.041708                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 80170.218761                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80170.218761                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        17363                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        17363                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1386369891                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1386369891                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.041701                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.041701                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 79846.218453                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79846.218453                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       282994                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       282994                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        58484                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        58484                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       341478                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       341478                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.171267                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.171267                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        14193                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   1449400482                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   1449400482                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 102120.797717                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 102120.797717                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.769177                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44418684                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2511441                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.686533                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     17327668669317                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.001105                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.768072                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000002                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999547                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999549                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        403703465                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       403703465                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           21                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     20206994                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20207015                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           21                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     20206994                       # number of overall hits
system.cpu1.icache.overall_hits::total       20207015                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          213                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           215                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          213                       # number of overall misses
system.cpu1.icache.overall_misses::total          215                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     20733579                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20733579                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     20733579                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20733579                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           23                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     20207207                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20207230                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           23                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     20207207                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20207230                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.086957                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.086957                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 97340.746479                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 96435.251163                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 97340.746479                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 96435.251163                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           23                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           23                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          190                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     18548433                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     18548433                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     18548433                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     18548433                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 97623.331579                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 97623.331579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 97623.331579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 97623.331579                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           21                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     20206994                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20207015                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          213                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     20733579                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20733579                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     20207207                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20207230                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 97340.746479                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 96435.251163                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           23                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     18548433                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     18548433                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 97623.331579                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 97623.331579                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          106.181777                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20207207                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         105245.869792                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   104.181777                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.203480                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.207386                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        161658032                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       161658032                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2494915                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       330868                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2661147                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          645                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          645                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         16718                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        16718                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2494915                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7535101                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7535484                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    321431680                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           321443904                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       481087                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               30789568                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2993364                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000053                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.007265                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2993206     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 158      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2993364                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3345005646                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           9.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2509143345                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          7.5                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      2028454                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        2028454                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      2028454                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       2028454                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          189                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       482986                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       483178                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          189                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       482986                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       483178                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     18419229                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  12264727329                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  12283146558                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     18419229                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  12264727329                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  12283146558                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          189                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2511440                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2511632                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          189                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2511440                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2511632                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.192314                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.192376                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.192314                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.192376                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 97456.238095                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 25393.546250                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 25421.576640                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 97456.238095                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 25393.546250                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 25421.576640                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       481086                       # number of writebacks
system.cpu1.l2cache.writebacks::total          481086                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          189                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       482986                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       483175                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          189                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       482986                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       483175                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     18356292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  12103892991                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  12122249283                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     18356292                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  12103892991                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  12122249283                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.192314                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.192375                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.192314                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.192375                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 97123.238095                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 25060.546250                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 25088.734481                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 97123.238095                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 25060.546250                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 25088.734481                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               481086                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       222919                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       222919                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       222919                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       222919                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      2288009                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      2288009                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      2288009                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      2288009                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          644                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          644                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          645                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          645                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.001550                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.001550                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.001550                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.001550                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        27639                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         1290                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1290                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        15428                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        15428                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   1367124507                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   1367124507                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        16718                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        16718                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.922838                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.922838                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 88613.203721                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 88613.203721                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        15428                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        15428                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1361986983                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1361986983                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.922838                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.922838                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 88280.203721                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 88280.203721                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      2027164                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      2027164                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       467558                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       467750                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     18419229                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  10897602822                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  10916022051                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2494722                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2494914                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.187419                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.187481                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 97456.238095                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 23307.488744                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 23337.299949                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       467558                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       467747                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     18356292                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  10741906008                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  10760262300                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.187419                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.187480                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 97123.238095                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 22974.488744                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 23004.449628                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2078.868660                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5023204                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          483199                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           10.395725                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.578305                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.047938                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    33.559799                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2042.682617                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000141                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000012                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.008193                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.498702                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.507536                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2113                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          646                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          953                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.515869                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        80854479                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       80854479                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 17327668677309                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33659331642                       # Cumulative time (in ticks) in various power states
system.cpu1.thread12159.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread12159.numOps                      0                       # Number of Ops committed
system.cpu1.thread12159.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     41956201                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        41956203                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42239117                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42239119                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      8220572                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       8220573                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      8279148                       # number of overall misses
system.cpu2.dcache.overall_misses::total      8279149                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  62291257367                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  62291257367                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  62291257367                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  62291257367                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50176773                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50176776                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50518265                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50518268                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.163832                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.163832                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.163884                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.163884                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  7577.484555                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7577.483634                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  7523.872911                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7523.872003                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        54569                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            100                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   545.690000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2530157                       # number of writebacks
system.cpu2.dcache.writebacks::total          2530157                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      5703897                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5703897                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      5703897                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5703897                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2516675                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2516675                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2530871                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2530871                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  19829848613                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  19829848613                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  21229085642                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  21229085642                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050156                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050156                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050098                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050098                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  7879.383954                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7879.383954                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  8388.055196                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  8388.055196                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2530157                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     41556649                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       41556651                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      8203635                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      8203636                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  60990758190                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  60990758190                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49760284                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49760287                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.333333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.164863                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.164863                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  7434.601636                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  7434.600729                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      5703893                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      5703893                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2499742                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2499742                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  18535000779                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  18535000779                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050236                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050236                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  7414.765515                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7414.765515                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399552                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399552                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16937                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16937                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1300499177                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1300499177                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040666                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040666                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 76784.505934                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76784.505934                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16933                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16933                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1294847834                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1294847834                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040657                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040657                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 76468.897065                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 76468.897065                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       282916                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       282916                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        58576                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        58576                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341492                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341492                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.171530                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.171530                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14196                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14196                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1399237029                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1399237029                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041571                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041571                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 98565.583897                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 98565.583897                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.768628                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           44769991                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2530669                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.690971                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     17327668669317                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001106                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.767522                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999546                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999548                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406676813                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406676813                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           21                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356869                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356890                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           21                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356869                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356890                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           216                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          214                       # number of overall misses
system.cpu2.icache.overall_misses::total          216                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     19938375                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     19938375                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     19938375                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     19938375                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           23                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20357083                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20357106                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           23                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20357083                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20357106                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.086957                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.086957                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 93169.976636                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 92307.291667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 93169.976636                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 92307.291667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           23                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          191                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          191                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          191                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          191                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     18040275                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     18040275                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     18040275                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     18040275                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 94451.701571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 94451.701571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 94451.701571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 94451.701571                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           21                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356869                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356890                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          216                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     19938375                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     19938375                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20357083                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20357106                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 93169.976636                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 92307.291667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          191                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          191                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     18040275                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     18040275                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 94451.701571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 94451.701571                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          107.371613                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20357083                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              193                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         105477.113990                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   105.371613                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.205804                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.209710                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          192                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162857041                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162857041                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2514132                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       295162                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2701243                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          203                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          203                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16730                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16730                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2514132                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          385                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7591901                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7592286                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        12288                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323892864                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323905152                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       466249                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               29839936                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2997313                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000036                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.006003                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2997205    100.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 108      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2997313                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3370470489                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          10.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         190809                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2528204931                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          7.5                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2062453                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2062453                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2062453                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2062453                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          190                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       468215                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       468408                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          190                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       468215                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       468408                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     17908740                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  11920335399                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  11938244139                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     17908740                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  11920335399                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  11938244139                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          190                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2530668                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530861                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          190                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2530668                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530861                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.185016                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.185079                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.185016                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.185079                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 94256.526316                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 25459.106178                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 25486.849368                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 94256.526316                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 25459.106178                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 25486.849368                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       466248                       # number of writebacks
system.cpu2.l2cache.writebacks::total          466248                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          190                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       468215                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       468405                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          190                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       468215                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       468405                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     17845470                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  11764419804                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  11782265274                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     17845470                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  11764419804                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  11782265274                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.185016                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.185077                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.185016                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.185077                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 93923.526316                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 25126.106178                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 25154.012604                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 93923.526316                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 25126.106178                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 25154.012604                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               466248                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       201827                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       201827                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       201827                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       201827                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2328329                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2328329                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2328329                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2328329                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          202                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          202                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.004926                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.004926                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1301                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1301                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15429                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15429                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   1277497890                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   1277497890                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16730                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16730                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.922236                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.922236                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 82798.489209                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 82798.489209                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15429                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15429                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1272360033                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   1272360033                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.922236                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.922236                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 82465.489209                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 82465.489209                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2061152                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2061152                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          190                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       452786                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       452979                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     17908740                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  10642837509                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  10660746249                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          190                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513938                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2514131                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.180110                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.180173                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 94256.526316                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 23505.226551                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 23534.747194                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          190                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       452786                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       452976                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     17845470                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10492059771                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  10509905241                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.180110                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.180172                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 93923.526316                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 23172.226551                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 23201.903061                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2112.037532                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5061219                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          468418                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           10.804920                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.316203                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.068645                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.047355                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    56.539941                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2055.065389                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000077                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000017                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000012                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.013804                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.501725                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.515634                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2170                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          622                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          982                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.529785                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        81447938                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       81447938                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 17327668677309                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33659331642                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29756.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29756.numOps                      0                       # Number of Ops committed
system.cpu2.thread29756.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     41956248                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        41956250                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     42239673                       # number of overall hits
system.cpu3.dcache.overall_hits::total       42239675                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      8220484                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       8220485                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      8278541                       # number of overall misses
system.cpu3.dcache.overall_misses::total      8278542                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  62247085917                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  62247085917                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  62247085917                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  62247085917                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     50176732                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     50176735                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     50518214                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     50518217                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.333333                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.163831                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.163831                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.333333                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.163872                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.163872                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  7572.192333                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  7572.191412                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  7519.088921                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7519.088013                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        50095                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             95                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   527.315789                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2530151                       # number of writebacks
system.cpu3.dcache.writebacks::total          2530151                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      5703812                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5703812                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      5703812                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5703812                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      2516672                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2516672                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      2530865                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2530865                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  19825307826                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  19825307826                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  21226562835                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  21226562835                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.050156                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050156                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.050098                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050098                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  7877.589064                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  7877.589064                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  8387.078266                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  8387.078266                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2530151                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     41556695                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       41556697                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      8203548                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      8203549                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  60938916084                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  60938916084                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     49760243                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     49760246                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.333333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.164861                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.164862                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  7428.361007                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  7428.360102                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      5703808                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      5703808                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      2499740                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2499740                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  18522789003                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18522789003                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.050236                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.050236                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  7409.886229                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7409.886229                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data       399553                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        399553                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        16936                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        16936                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1308169833                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1308169833                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.040664                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.040664                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 77241.959908                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77241.959908                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            4                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        16932                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        16932                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1302518823                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1302518823                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.040654                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.040654                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 76926.460135                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 76926.460135                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       283425                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       283425                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        58057                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        58057                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       341482                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       341482                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.170015                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.170015                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        14193                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   1401255009                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   1401255009                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 98728.599239                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 98728.599239                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.768168                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           44770541                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2530663                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            17.691230                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     17327668669317                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.001106                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.767062                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000002                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999545                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999547                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        406676399                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       406676399                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           21                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     20356888                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        20356909                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           21                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     20356888                       # number of overall hits
system.cpu3.icache.overall_hits::total       20356909                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          213                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           215                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          213                       # number of overall misses
system.cpu3.icache.overall_misses::total          215                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     18763884                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     18763884                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     18763884                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     18763884                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           23                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     20357101                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     20357124                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           23                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     20357101                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     20357124                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.086957                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.086957                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 88093.352113                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 87273.879070                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 88093.352113                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 87273.879070                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           23                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           23                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          190                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          190                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     17054595                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     17054595                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     17054595                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     17054595                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 89761.026316                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 89761.026316                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 89761.026316                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 89761.026316                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           21                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     20356888                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       20356909                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          213                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     18763884                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     18763884                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     20357101                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     20357124                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 88093.352113                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 87273.879070                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           23                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          190                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     17054595                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     17054595                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 89761.026316                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 89761.026316                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          106.921859                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           20357101                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         106026.567708                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   104.921859                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.204926                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.208832                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        162857184                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       162857184                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        2514126                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       301781                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      2694580                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          203                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          203                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         16729                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        16729                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      2514126                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      7591883                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            7592266                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    323892096                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           323904320                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       466211                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               29837504                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2997268                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000036                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.006003                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2997160    100.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 108      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2997268                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      3370462164                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization          10.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     2528198937                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          7.5                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      2062485                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        2062485                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      2062485                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       2062485                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          189                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       468177                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       468369                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          189                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       468177                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       468369                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     16924059                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  11917903833                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  11934827892                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     16924059                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  11917903833                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  11934827892                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          189                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      2530662                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2530854                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          189                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      2530662                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2530854                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.185002                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.185064                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.185002                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.185064                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 89545.285714                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 25455.978899                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 25481.677677                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 89545.285714                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 25455.978899                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 25481.677677                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       466210                       # number of writebacks
system.cpu3.l2cache.writebacks::total          466210                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          189                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       468177                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       468366                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          189                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       468177                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       468366                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     16861122                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  11762000892                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  11778862014                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     16861122                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  11762000892                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  11778862014                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.185002                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.185062                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.185002                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.185062                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 89212.285714                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 25122.978899                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 25148.840894                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 89212.285714                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 25122.978899                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 25148.840894                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               466210                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       205856                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       205856                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       205856                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       205856                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      2324294                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      2324294                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      2324294                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      2324294                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          202                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          202                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.004926                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.004926                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        27639                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         1300                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         1300                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        15429                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        15429                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   1285176537                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   1285176537                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.922291                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.922291                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 83296.165468                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 83296.165468                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        15429                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        15429                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   1280038680                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   1280038680                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.922291                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.922291                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 82963.165468                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 82963.165468                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      2061185                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      2061185                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          189                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       452748                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       452940                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     16924059                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  10632727296                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  10649651355                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      2513933                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      2514125                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.180095                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.180158                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 89545.285714                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 23484.868616                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 23512.278348                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       452748                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       452937                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     16861122                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10481962212                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  10498823334                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.180095                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.180157                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 89212.285714                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 23151.868616                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 23179.434080                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2111.211342                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           5061206                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          468379                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           10.805792                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    17327668667319                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     0.316195                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.005744                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.047355                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    55.876272                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2054.965776                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000077                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000012                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.013642                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.501701                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.515432                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2169                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          623                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          981                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.529541                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        81447691                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       81447691                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 17327668677309                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33659331642                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1837231                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        435505                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1487941                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             56169                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 4                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              61710                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             61710                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1837232                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1434716                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      1447290                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      1402962                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      1402846                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5687814                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     61166528                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     61703040                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     59811328                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     59806400                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                242487296                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                             89692                       # Total snoops (count)
system.l3bus.snoopTraffic                     2145472                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1988660                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1988660    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1988660                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1891049368                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                5.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           319133819                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           321915067                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           312064302                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.9                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           312044637                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.9                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data       438701                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       442973                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       428377                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       428232                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             1738283                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data       438701                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       442973                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       428377                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       428232                       # number of overall hits
system.l3cache.overall_hits::total            1738283                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          188                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        40095                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        40013                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          190                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        39838                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        39945                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            160659                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          188                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        40095                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        40013                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          190                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        39838                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        39945                       # number of overall misses
system.l3cache.overall_misses::total           160659                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     15750234                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   3951272101                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     17596719                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   3946123590                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     17083899                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   3869889561                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     16102215                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   3869404385                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  15703222704                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     15750234                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   3951272101                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     17596719                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   3946123590                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     17083899                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   3869889561                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     16102215                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   3869404385                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  15703222704                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          188                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       478796                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       482986                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          190                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       468215                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       468177                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1898942                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          188                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       478796                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       482986                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          190                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       468215                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       468177                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1898942                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.083741                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.082845                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.085085                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.085320                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.084604                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.083741                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.082845                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.085085                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.085320                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.084604                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 83777.840426                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 98547.751615                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 93104.333333                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 98621.037913                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 89915.257895                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 97140.658693                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 85196.904762                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 96868.303542                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 97742.564712                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 83777.840426                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 98547.751615                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 93104.333333                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 98621.037913                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 89915.257895                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 97140.658693                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 85196.904762                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 96868.303542                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 97742.564712                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          33523                       # number of writebacks
system.l3cache.writebacks::total                33523                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          188                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        40095                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        40013                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          190                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        39838                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        39945                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       160647                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          188                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        40095                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        40013                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          190                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        39838                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        39945                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       160647                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     14498154                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   3684246061                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     16337979                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   3679637010                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     15818499                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   3604568481                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     14843475                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3603370685                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  14633320344                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     14498154                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   3684246061                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     16337979                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   3679637010                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     15818499                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   3604568481                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     14843475                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3603370685                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  14633320344                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.083741                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.082845                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.085085                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.085320                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.084598                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.083741                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.082845                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.085085                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.085320                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.084598                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 77117.840426                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 91887.917720                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 86444.333333                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 91961.037913                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 83255.257895                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 90480.658693                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 78536.904762                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 90208.303542                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 91089.907337                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 77117.840426                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 91887.917720                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 86444.333333                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 91961.037913                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 83255.257895                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 90480.658693                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 78536.904762                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 90208.303542                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 91089.907337                       # average overall mshr miss latency
system.l3cache.replacements                     89692                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       401982                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       401982                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       401982                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       401982                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1487941                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1487941                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1487941                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1487941                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_misses::.switch_cpus0.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             4                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        66600                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data         4119                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data         4016                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         4713                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data         4530                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            17378                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data        11305                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        11412                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        10716                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        10899                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          44332                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   1226029410                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   1243891197                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   1144578942                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   1154839671                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   4769339220                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        15424                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        15428                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15429                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        15429                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        61710                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.732949                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.739694                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.694536                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.706397                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.718392                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 108450.191066                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 108998.527603                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 106810.278275                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 105958.314616                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 107582.315709                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        11305                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        11412                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        10716                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        10899                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        44332                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1150738110                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1167887277                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1073210382                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   1082252331                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   4474088100                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.732949                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.739694                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.694536                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.706397                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.718392                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 101790.191066                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 102338.527603                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 100150.278275                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 99298.314616                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 100922.315709                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       434582                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       438957                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       423664                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       423702                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1720905                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        28790                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        28601                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          190                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        29122                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        29046                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       116327                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     15750234                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   2725242691                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     17596719                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   2702232393                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     17083899                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   2725310619                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     16102215                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   2714564714                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  10933883484                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          188                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       463372                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       467558                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          190                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       452786                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       452748                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1837232                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.062132                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.061171                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.064317                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.064155                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.063316                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 83777.840426                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 94659.350156                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 93104.333333                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 94480.346596                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 89915.257895                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 93582.536193                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 85196.904762                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 93457.436962                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 93992.654190                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        28790                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        28601                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          190                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        29122                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        29046                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       116315                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     14498154                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   2533507951                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     16337979                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   2511749733                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     15818499                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   2531358099                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     14843475                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   2521118354                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  10159232244                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.062132                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.061171                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.064317                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.064155                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.063310                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 77117.840426                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 87999.581487                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 86444.333333                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 87820.346596                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 83255.257895                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 86922.536193                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 78536.904762                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 86797.436962                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 87342.408494                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            38577.527760                       # Cycle average of tags in use
system.l3cache.tags.total_refs                3628206                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1889923                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.919764                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         17327751266970                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 38577.527760                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.588646                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.588646                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        61948                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1660                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        15818                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        44206                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.945251                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             62511827                       # Number of tag accesses
system.l3cache.tags.data_accesses            62511827                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     33523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     40086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     40000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     39838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     39929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000509449058                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2032                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2032                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              338979                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              31609                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160647                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33523                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160647                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33523                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.65                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160647                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33523                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   65593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   41396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   24617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    7000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   2292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      79.031988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1524.351446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         2027     99.75%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            3      0.15%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::67584-69631            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2032                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.472933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.446324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.972925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1599     78.69%     78.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               18      0.89%     79.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              340     16.73%     96.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               53      2.61%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.69%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.20%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.05%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2032                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                10281408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2145472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    305.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33659195445                       # Total gap between requests
system.mem_ctrls.avgGap                     173349.10                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        12032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      2565440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2560000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        12160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2549632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2555456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2142272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 357463.910391095502                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 76217770.468229055405                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 359365.314169771562                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 76056151.147041589022                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 361266.717948447564                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 75748123.734896078706                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 359365.314169771562                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 75921151.478755593300                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 63645688.683623082936                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          188                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        40095                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        40013                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          190                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        39838                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        39945                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        33523                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      7449960                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   2180192789                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      9251197                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   2178594993                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      8693961                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   2109950392                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      7756897                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   2104917652                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 912100386144                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     39627.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     54375.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     48948.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     54447.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     45757.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     52963.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     41041.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     52695.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  27208196.94                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            69000                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7033                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      637                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   4248                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           30                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      2566016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2560832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        12160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2549632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2556480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      10282112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        12160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2145472                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2145472                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          188                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        40094                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        40013                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          190                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        39838                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        39945                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         160658                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        33523                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         33523                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         1901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         1901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         1901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         1901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       357464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     76234883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       359365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     76080869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       361267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     75748124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       359365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     75951574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        305475728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       357464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       359365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       361267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       359365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1452672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63740759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63740759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63740759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         1901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         1901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         1901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         1901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       357464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     76234883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       359365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     76080869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       361267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     75748124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       359365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     75951574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       369216487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               160608                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               33473                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4629                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         4786                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         4807                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         5117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         5123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         5363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         5454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         5228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         5101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         5410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         5493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         5439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         5415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         5041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         4951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         4848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         4741                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          974                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1046                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          992                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1084                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1077                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1015                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          955                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          993                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          867                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          992                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1073                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         1147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         1035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         1183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         1202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         1031                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         1000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         1009                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5797452705                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             535145856                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8606807841                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                36096.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           53588.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              103139                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21847                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            64.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           65.27                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        69095                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   179.769650                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.788693                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   257.312723                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        42905     62.10%     62.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        15369     22.24%     84.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2263      3.28%     87.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1391      2.01%     89.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          951      1.38%     91.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          772      1.12%     92.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          733      1.06%     93.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          544      0.79%     93.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4167      6.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        69095                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              10278912                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2142272                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              305.380658                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               63.645689                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.92                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    215490169.440003                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    286491417.575998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   675568128.614375                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  125808136.608001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12000141006.804873                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 24143005621.325684                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 3422317373.260900                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  40868821853.630852                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1214.189567                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5007513703                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3031521402                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25620296537                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             116326                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33523                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56169                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             44332                       # Transaction distribution
system.membus.trans_dist::ReadExResp            44332                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         116327                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       411013                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       411013                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 411013                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     12427584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     12427584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                12427584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160663                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160663    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              160663                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           128016871                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          298085596                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       29719070                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     29526648                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       116674                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     10199992                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       10199802                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.998137                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed          14372                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups         7767                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits         7575                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          192                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      7064679                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       116609                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    100062610                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.205967                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.489459                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     21606896     21.59%     21.59% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     20251792     20.24%     41.83% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2        88294      0.09%     41.92% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     10421611     10.42%     52.34% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4       135221      0.14%     52.47% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       915270      0.91%     53.39% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       183397      0.18%     53.57% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      8731780      8.73%     62.30% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     37728349     37.70%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    100062610                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    248655247                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     420860081                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           48562082                       # Number of memory references committed
system.switch_cpus0.commit.loads             48145677                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          28977293                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         170156137                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          298129900                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         1372      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    211799407     50.33%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        35827      0.01%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        21920      0.01%     50.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc     37750555      8.97%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     37746439      8.97%     68.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     47197396     11.21%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     37745068      8.97%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     38587897      9.17%     97.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite       297238      0.07%     97.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead      9557780      2.27%     99.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       119167      0.03%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    420860081                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     37728349                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         7588382                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     39061265                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         38752924                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     15476585                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        173765                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     10078362                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     431829099                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          346                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           49995739                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            2292706                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               156709                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 1612                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       151788                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             257020749                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           29719070                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10221749                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            100727304                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         347660                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         20251299                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          101                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    101052922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     4.332075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.641965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        30876355     30.55%     30.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         9267097      9.17%     39.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         1066656      1.06%     40.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7298864      7.22%     48.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1918281      1.90%     49.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1242913      1.23%     51.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1243876      1.23%     52.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         1990163      1.97%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        46148717     45.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    101052922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.294018                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.542769                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           20251299                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             154301                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        2013901                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation           79                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       1889075                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache           122                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33659341965                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        173765                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        14598489                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       12874540                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            1                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         47035063                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     26371063                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     430509344                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       416500                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      15720756                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         40226                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       4584704                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    506125601                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1020107167                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       379645622                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        363698540                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    497549614                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         8575796                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         78758945                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               489516669                       # The number of ROB reads
system.switch_cpus0.rob.writes              856839979                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        248655247                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          420860081                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       29653032                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     29460848                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       116409                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10177768                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10177576                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998114                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          14373                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups         7769                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits         7576                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          193                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      7062253                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       116344                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    100058646                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.196623                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.490919                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     21769378     21.76%     21.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     20213172     20.20%     41.96% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2        87540      0.09%     42.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10403081     10.40%     52.44% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4       134516      0.13%     52.58% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       918425      0.92%     53.49% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       185416      0.19%     53.68% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      8708702      8.70%     62.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     37638416     37.62%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    100058646                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    248092887                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     419908422                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           48453719                       # Number of memory references committed
system.switch_cpus1.commit.loads             48037350                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          28911997                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         169769260                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          297457664                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         1369      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    211321445     50.33%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        35824      0.01%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        21872      0.01%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc     37664608      8.97%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     37660500      8.97%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     47089938     11.21%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     37659132      8.97%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     38501071      9.17%     97.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite       297211      0.07%     97.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead      9536279      2.27%     99.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       119158      0.03%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    419908422                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     37638416                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         7579403                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     39186639                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         38646254                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     15462616                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        173497                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     10056077                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     430868389                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          346                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           49887213                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            2292698                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               156352                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1610                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       150569                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             256451160                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           29653032                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10199525                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            100724279                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         347124                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         20207207                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           98                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    101048410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.322716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.643381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        31023297     30.70%     30.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         9245889      9.15%     39.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         1069448      1.06%     40.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7274469      7.20%     48.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         1917179      1.90%     50.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1244988      1.23%     51.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         1246904      1.23%     52.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1989613      1.97%     54.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        46036623     45.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    101048410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.293365                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.537134                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           20207207                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             154335                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        2013547                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       1889212                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           124                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33659341965                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        173497                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        14579786                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       12951156                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            1                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         46921948                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     26422021                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     429550330                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       422426                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      15726652                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         43774                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       4632952                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    504991741                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1017838690                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       378813308                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        362872639                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    496423687                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         8567880                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         78698080                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               488648553                       # The number of ROB reads
system.switch_cpus1.rob.writes              854931252                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        248092887                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          419908422                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29877315                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29684351                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117287                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10253173                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10252980                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998118                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14372                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7747                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7574                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          173                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           18                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7078431                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117222                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    100056725                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.228959                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.486038                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     21216294     21.20%     21.20% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     20336057     20.32%     41.53% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2        89288      0.09%     41.62% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     10459055     10.45%     52.07% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       135583      0.14%     52.21% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       904368      0.90%     53.11% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       179856      0.18%     53.29% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      8789130      8.78%     62.07% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     37947094     37.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    100056725                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000004                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135768                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821205                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404716                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133435                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081269                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299737412                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212942354     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956081      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37951943      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454360     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950565      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795519      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609197      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135768                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     37947094                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         7610238                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     38746203                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         39000789                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     15517403                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174376                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10131647                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434130625                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          344                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50256217                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292729                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157557                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1620                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       151550                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258389358                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29877315                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10274926                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            100723019                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348882                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20357083                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           98                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    101049010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.355158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.637982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        30501381     30.18%     30.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9316744      9.22%     39.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         1071668      1.06%     40.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7348216      7.27%     47.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1916153      1.90%     49.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1249470      1.24%     50.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         1252492      1.24%     52.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1990332      1.97%     54.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46402554     45.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    101049010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.295584                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.556309                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20357083                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             154297                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2016490                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1888989                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache           100                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33659341965                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174376                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        14645466                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       12764891                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles          276                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         47301065                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     26162935                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432805784                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       410376                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      15722394                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         32859                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       4364265                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508840166                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025539725                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381638252                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365672718                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500242040                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8597955                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         78960854                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               491581478                       # The number of ROB reads
system.switch_cpus2.rob.writes              861420827                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000004                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135768                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       29877345                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     29684375                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       117291                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     10253175                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       10252987                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.998166                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed          14373                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups         7748                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits         7576                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          172                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      7078572                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       117226                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    100057665                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.228919                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.486054                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     21217580     21.21%     21.21% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     20335963     20.32%     41.53% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2        89034      0.09%     41.62% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     10458978     10.45%     52.07% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4       135526      0.14%     52.21% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       904361      0.90%     53.11% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       179845      0.18%     53.29% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      8789252      8.78%     62.07% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     37947126     37.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    100057665                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249999973                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     423135716                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           48821198                       # Number of memory references committed
system.switch_cpus3.commit.loads             48404709                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          29133432                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         171081246                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          299737377                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    212942331     50.32%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc     37956076      8.97%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     37951938      8.97%     68.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     47454353     11.21%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     37950560      8.97%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     38795513      9.17%     97.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead      9609196      2.27%     99.97% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    423135716                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     37947126                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         7609816                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     38747603                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         39001270                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     15516908                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        174379                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     10131660                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     434130668                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          344                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           50256217                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            2292719                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               157554                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1620                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       151283                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             258389678                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           29877345                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10274936                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            100724250                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         348888                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         20357101                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           98                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    101049977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.355121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.637985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        30502205     30.19%     30.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         9316664      9.22%     39.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         1071866      1.06%     40.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         7348125      7.27%     47.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         1916249      1.90%     49.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1249455      1.24%     50.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1252480      1.24%     52.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1990528      1.97%     54.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        46402405     45.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    101049977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.295584                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.556312                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           20357101                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361328008951                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             154311                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        2016492                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       1889017                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache            95                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33659341965                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        174379                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        14644807                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       12740632                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles          232                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         47301076                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     26188850                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     432805988                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       410128                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      15721536                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         36284                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       4387724                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    508840433                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1025540251                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       381638530                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        365672838                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    500241979                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         8598278                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         78958343                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               491582475                       # The number of ROB reads
system.switch_cpus3.rob.writes              861421026                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249999973                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          423135716                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
