{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 12:19:12 2017 " "Info: Processing started: Tue Nov 07 12:19:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off floating_point_Divider -c floating_point_Divider --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off floating_point_Divider -c floating_point_Divider --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register RegF1\[0\] register RegF1\[5\] 269.11 MHz 3.716 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 269.11 MHz between source register \"RegF1\[0\]\" and destination register \"RegF1\[5\]\" (period= 3.716 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.532 ns + Longest register register " "Info: + Longest register to register delay is 3.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegF1\[0\] 1 REG LCFF_X25_Y13_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 4; REG Node = 'RegF1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegF1[0] } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.309 ns) 0.524 ns Add0~2 2 COMB LCCOMB_X25_Y13_N0 2 " "Info: 2: + IC(0.215 ns) + CELL(0.309 ns) = 0.524 ns; Loc. = LCCOMB_X25_Y13_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { RegF1[0] Add0~2 } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.559 ns Add0~6 3 COMB LCCOMB_X25_Y13_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.559 ns; Loc. = LCCOMB_X25_Y13_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.594 ns Add0~10 4 COMB LCCOMB_X25_Y13_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.594 ns; Loc. = LCCOMB_X25_Y13_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.629 ns Add0~14 5 COMB LCCOMB_X25_Y13_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.629 ns; Loc. = LCCOMB_X25_Y13_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.664 ns Add0~18 6 COMB LCCOMB_X25_Y13_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.664 ns; Loc. = LCCOMB_X25_Y13_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.789 ns Add0~21 7 COMB LCCOMB_X25_Y13_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 0.789 ns; Loc. = LCCOMB_X25_Y13_N10; Fanout = 1; COMB Node = 'Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~18 Add0~21 } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.309 ns) 1.659 ns Add1~26 8 COMB LCCOMB_X26_Y13_N12 1 " "Info: 8: + IC(0.561 ns) + CELL(0.309 ns) = 1.659 ns; Loc. = LCCOMB_X26_Y13_N12; Fanout = 1; COMB Node = 'Add1~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { Add0~21 Add1~26 } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 1.783 ns Add1~30 9 COMB LCCOMB_X26_Y13_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 1.783 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 1; COMB Node = 'Add1~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.908 ns Add1~33 10 COMB LCCOMB_X26_Y13_N16 17 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 1.908 ns; Loc. = LCCOMB_X26_Y13_N16; Fanout = 17; COMB Node = 'Add1~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~30 Add1~33 } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.053 ns) 2.310 ns RegF1\[5\]~2 11 COMB LCCOMB_X27_Y13_N6 7 " "Info: 11: + IC(0.349 ns) + CELL(0.053 ns) = 2.310 ns; Loc. = LCCOMB_X27_Y13_N6; Fanout = 7; COMB Node = 'RegF1\[5\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Add1~33 RegF1[5]~2 } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.746 ns) 3.532 ns RegF1\[5\] 12 REG LCFF_X25_Y13_N25 6 " "Info: 12: + IC(0.476 ns) + CELL(0.746 ns) = 3.532 ns; Loc. = LCFF_X25_Y13_N25; Fanout = 6; REG Node = 'RegF1\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { RegF1[5]~2 RegF1[5] } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.931 ns ( 54.67 % ) " "Info: Total cell delay = 1.931 ns ( 54.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.601 ns ( 45.33 % ) " "Info: Total interconnect delay = 1.601 ns ( 45.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.532 ns" { RegF1[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~21 Add1~26 Add1~30 Add1~33 RegF1[5]~2 RegF1[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.532 ns" { RegF1[0] {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~21 {} Add1~26 {} Add1~30 {} Add1~33 {} RegF1[5]~2 {} RegF1[5] {} } { 0.000ns 0.215ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.561ns 0.000ns 0.000ns 0.349ns 0.476ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.309ns 0.124ns 0.125ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.490 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 31 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns RegF1\[5\] 3 REG LCFF_X25_Y13_N25 6 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X25_Y13_N25; Fanout = 6; REG Node = 'RegF1\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { CLK~clkctrl RegF1[5] } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { CLK CLK~clkctrl RegF1[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RegF1[5] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.490 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 31 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns RegF1\[0\] 3 REG LCFF_X25_Y13_N17 4 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 4; REG Node = 'RegF1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { CLK~clkctrl RegF1[0] } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { CLK CLK~clkctrl RegF1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RegF1[0] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { CLK CLK~clkctrl RegF1[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RegF1[5] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { CLK CLK~clkctrl RegF1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RegF1[0] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 134 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 134 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.532 ns" { RegF1[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~21 Add1~26 Add1~30 Add1~33 RegF1[5]~2 RegF1[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.532 ns" { RegF1[0] {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~21 {} Add1~26 {} Add1~30 {} Add1~33 {} RegF1[5]~2 {} RegF1[5] {} } { 0.000ns 0.215ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.561ns 0.000ns 0.000ns 0.349ns 0.476ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.309ns 0.124ns 0.125ns 0.053ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { CLK CLK~clkctrl RegF1[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RegF1[5] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { CLK CLK~clkctrl RegF1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RegF1[0] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RegF1\[5\] St CLK 5.303 ns register " "Info: tsu for register \"RegF1\[5\]\" (data pin = \"St\", clock pin = \"CLK\") is 5.303 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.703 ns + Longest pin register " "Info: + Longest pin to register delay is 7.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns St 1 PIN PIN_N22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 3; PIN Node = 'St'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { St } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.466 ns) + CELL(0.366 ns) 5.696 ns Load~0 2 COMB LCCOMB_X26_Y13_N18 18 " "Info: 2: + IC(4.466 ns) + CELL(0.366 ns) = 5.696 ns; Loc. = LCCOMB_X26_Y13_N18; Fanout = 18; COMB Node = 'Load~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { St Load~0 } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.228 ns) 6.481 ns RegF1\[5\]~2 3 COMB LCCOMB_X27_Y13_N6 7 " "Info: 3: + IC(0.557 ns) + CELL(0.228 ns) = 6.481 ns; Loc. = LCCOMB_X27_Y13_N6; Fanout = 7; COMB Node = 'RegF1\[5\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { Load~0 RegF1[5]~2 } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.746 ns) 7.703 ns RegF1\[5\] 4 REG LCFF_X25_Y13_N25 6 " "Info: 4: + IC(0.476 ns) + CELL(0.746 ns) = 7.703 ns; Loc. = LCFF_X25_Y13_N25; Fanout = 6; REG Node = 'RegF1\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { RegF1[5]~2 RegF1[5] } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.204 ns ( 28.61 % ) " "Info: Total cell delay = 2.204 ns ( 28.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.499 ns ( 71.39 % ) " "Info: Total interconnect delay = 5.499 ns ( 71.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.703 ns" { St Load~0 RegF1[5]~2 RegF1[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.703 ns" { St {} St~combout {} Load~0 {} RegF1[5]~2 {} RegF1[5] {} } { 0.000ns 0.000ns 4.466ns 0.557ns 0.476ns } { 0.000ns 0.864ns 0.366ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 134 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.490 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 31 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns RegF1\[5\] 3 REG LCFF_X25_Y13_N25 6 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X25_Y13_N25; Fanout = 6; REG Node = 'RegF1\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { CLK~clkctrl RegF1[5] } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { CLK CLK~clkctrl RegF1[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RegF1[5] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.703 ns" { St Load~0 RegF1[5]~2 RegF1[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.703 ns" { St {} St~combout {} Load~0 {} RegF1[5]~2 {} RegF1[5] {} } { 0.000ns 0.000ns 4.466ns 0.557ns 0.476ns } { 0.000ns 0.864ns 0.366ns 0.228ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { CLK CLK~clkctrl RegF1[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RegF1[5] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK V RegF2\[6\] 6.919 ns register " "Info: tco from clock \"CLK\" to destination pin \"V\" through register \"RegF2\[6\]\" is 6.919 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.491 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 31 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns RegF2\[6\] 3 REG LCFF_X26_Y13_N19 3 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X26_Y13_N19; Fanout = 3; REG Node = 'RegF2\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { CLK~clkctrl RegF2[6] } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { CLK CLK~clkctrl RegF2[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RegF2[6] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 134 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.334 ns + Longest register pin " "Info: + Longest register to pin delay is 4.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegF2\[6\] 1 REG LCFF_X26_Y13_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y13_N19; Fanout = 3; REG Node = 'RegF2\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegF2[6] } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.228 ns) 0.915 ns V~0 2 COMB LCCOMB_X27_Y13_N4 1 " "Info: 2: + IC(0.687 ns) + CELL(0.228 ns) = 0.915 ns; Loc. = LCCOMB_X27_Y13_N4; Fanout = 1; COMB Node = 'V~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { RegF2[6] V~0 } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(2.036 ns) 4.334 ns V 3 PIN PIN_V9 0 " "Info: 3: + IC(1.383 ns) + CELL(2.036 ns) = 4.334 ns; Loc. = PIN_V9; Fanout = 0; PIN Node = 'V'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.419 ns" { V~0 V } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.264 ns ( 52.24 % ) " "Info: Total cell delay = 2.264 ns ( 52.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.070 ns ( 47.76 % ) " "Info: Total interconnect delay = 2.070 ns ( 47.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { RegF2[6] V~0 V } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.334 ns" { RegF2[6] {} V~0 {} V {} } { 0.000ns 0.687ns 1.383ns } { 0.000ns 0.228ns 2.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { CLK CLK~clkctrl RegF2[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RegF2[6] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { RegF2[6] V~0 V } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.334 ns" { RegF2[6] {} V~0 {} V {} } { 0.000ns 0.687ns 1.383ns } { 0.000ns 0.228ns 2.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RegE1\[1\] E1\[1\] CLK -2.524 ns register " "Info: th for register \"RegE1\[1\]\" (data pin = \"E1\[1\]\", clock pin = \"CLK\") is -2.524 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.491 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 31 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns RegE1\[1\] 3 REG LCFF_X27_Y13_N21 3 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X27_Y13_N21; Fanout = 3; REG Node = 'RegE1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { CLK~clkctrl RegE1[1] } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { CLK CLK~clkctrl RegE1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RegE1[1] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 134 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.164 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns E1\[1\] 1 PIN PIN_K1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K1; Fanout = 1; PIN Node = 'E1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { E1[1] } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.035 ns) + CELL(0.309 ns) 5.164 ns RegE1\[1\] 2 REG LCFF_X27_Y13_N21 3 " "Info: 2: + IC(4.035 ns) + CELL(0.309 ns) = 5.164 ns; Loc. = LCFF_X27_Y13_N21; Fanout = 3; REG Node = 'RegE1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.344 ns" { E1[1] RegE1[1] } "NODE_NAME" } } { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 21.86 % ) " "Info: Total cell delay = 1.129 ns ( 21.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.035 ns ( 78.14 % ) " "Info: Total interconnect delay = 4.035 ns ( 78.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { E1[1] RegE1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.164 ns" { E1[1] {} E1[1]~combout {} RegE1[1] {} } { 0.000ns 0.000ns 4.035ns } { 0.000ns 0.820ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { CLK CLK~clkctrl RegE1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RegE1[1] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { E1[1] RegE1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.164 ns" { E1[1] {} E1[1]~combout {} RegE1[1] {} } { 0.000ns 0.000ns 4.035ns } { 0.000ns 0.820ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 12:19:13 2017 " "Info: Processing ended: Tue Nov 07 12:19:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
