###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Tue Jan 19 01:21:10 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[3]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.117
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.251 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.250 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.211 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.035 | 0.003 |  -0.090 |   -0.207 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.051 | 0.052 |  -0.038 |   -0.155 | 
     | sb_wide/out_0_1_id1_reg_3_             |              | DFQD2BWP40                 | 0.051 | 0.001 |  -0.037 |   -0.154 | 
     | sb_wide/out_0_1_id1_reg_3_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.017 | 0.081 |   0.044 |   -0.073 | 
     | sb_wide/U480                           |              | AO22D4BWP40                | 0.017 | 0.000 |   0.044 |   -0.073 | 
     | sb_wide/U480                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.089 | 0.071 |   0.114 |   -0.003 | 
     | sb_wide                                | out_0_1[3] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.117 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.090 | 0.003 |   0.117 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[9]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.119
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.253 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.252 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.213 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.035 | 0.003 |  -0.090 |   -0.209 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.051 | 0.052 |  -0.038 |   -0.157 | 
     | sb_wide/out_0_1_id1_reg_9_             |              | DFQD2BWP40                 | 0.051 | 0.001 |  -0.037 |   -0.156 | 
     | sb_wide/out_0_1_id1_reg_9_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.019 | 0.083 |   0.045 |   -0.074 | 
     | sb_wide/U268                           |              | AO22D4BWP40                | 0.019 | 0.000 |   0.045 |   -0.074 | 
     | sb_wide/U268                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.089 | 0.071 |   0.116 |   -0.003 | 
     | sb_wide                                | out_0_1[9] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.119 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.089 | 0.003 |   0.119 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[12]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.120
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.134 |   -0.253 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.252 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.213 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |               | CKLNQD3BWP40               | 0.035 | 0.003 |  -0.090 |   -0.210 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.051 | 0.052 |  -0.038 |   -0.158 | 
     | sb_wide/out_0_1_id1_reg_12_            |               | DFQD2BWP40                 | 0.051 | 0.001 |  -0.037 |   -0.157 | 
     | sb_wide/out_0_1_id1_reg_12_            | CP ^ -> Q ^   | DFQD2BWP40                 | 0.019 | 0.082 |   0.045 |   -0.075 | 
     | sb_wide/U572                           |               | AO22D4BWP40                | 0.019 | 0.000 |   0.045 |   -0.075 | 
     | sb_wide/U572                           | A2 ^ -> Z ^   | AO22D4BWP40                | 0.091 | 0.071 |   0.116 |   -0.004 | 
     | sb_wide                                | out_0_1[12] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.120 |    0.000 | 
     |                                        |               | pe_tile_new_unq1           | 0.091 | 0.004 |   0.120 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[14]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.120
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.134 |   -0.254 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.253 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.214 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |               | CKLNQD3BWP40               | 0.035 | 0.003 |  -0.090 |   -0.210 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.051 | 0.052 |  -0.038 |   -0.158 | 
     | sb_wide/out_0_1_id1_reg_14_            |               | DFQD2BWP40                 | 0.051 | 0.001 |  -0.037 |   -0.157 | 
     | sb_wide/out_0_1_id1_reg_14_            | CP ^ -> Q ^   | DFQD2BWP40                 | 0.019 | 0.082 |   0.045 |   -0.075 | 
     | sb_wide/U616                           |               | AO22D4BWP40                | 0.019 | 0.000 |   0.045 |   -0.075 | 
     | sb_wide/U616                           | A2 ^ -> Z ^   | AO22D4BWP40                | 0.092 | 0.071 |   0.116 |   -0.004 | 
     | sb_wide                                | out_0_1[14] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.120 |    0.000 | 
     |                                        |               | pe_tile_new_unq1           | 0.092 | 0.004 |   0.120 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[8]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.121
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.255 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.253 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.214 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.035 | 0.003 |  -0.090 |   -0.211 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.051 | 0.052 |  -0.038 |   -0.159 | 
     | sb_wide/out_0_1_id1_reg_8_             |              | DFQD2BWP40                 | 0.051 | 0.001 |  -0.037 |   -0.158 | 
     | sb_wide/out_0_1_id1_reg_8_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.020 | 0.083 |   0.046 |   -0.075 | 
     | sb_wide/U516                           |              | AO22D4BWP40                | 0.020 | 0.000 |   0.046 |   -0.075 | 
     | sb_wide/U516                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.091 | 0.071 |   0.117 |   -0.004 | 
     | sb_wide                                | out_0_1[8] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.121 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.091 | 0.004 |   0.121 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[8]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.121
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.255 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.253 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.211 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |              | CKLNQD3BWP40               | 0.041 | 0.002 |  -0.088 |   -0.209 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.045 | 0.050 |  -0.038 |   -0.160 | 
     | sb_wide/out_3_4_id1_reg_8_             |              | DFQD2BWP40                 | 0.045 | 0.000 |  -0.038 |   -0.159 | 
     | sb_wide/out_3_4_id1_reg_8_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.018 | 0.080 |   0.042 |   -0.079 | 
     | sb_wide/U1100                          |              | AO22D4BWP40                | 0.018 | 0.000 |   0.042 |   -0.079 | 
     | sb_wide/U1100                          | A2 ^ -> Z ^  | AO22D4BWP40                | 0.102 | 0.071 |   0.113 |   -0.008 | 
     | sb_wide                                | out_3_4[8] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.121 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.104 | 0.008 |   0.121 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T2[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_2_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.124
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.257 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.256 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.217 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.035 | 0.002 |  -0.091 |   -0.215 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.057 | 0.049 |  -0.042 |   -0.166 | 
     | sb_1b/out_1_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.057 | 0.001 |  -0.041 |   -0.165 | 
     | sb_1b/out_1_2_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.024 | 0.095 |   0.054 |   -0.070 | 
     | sb_1b/FE_RC_14_0         |              | AOI22D1BWP40               | 0.024 | 0.000 |   0.054 |   -0.070 | 
     | sb_1b/FE_RC_14_0         | B2 ^ -> ZN v | AOI22D1BWP40               | 0.024 | 0.026 |   0.080 |   -0.044 | 
     | sb_1b/FE_RC_15_0         |              | CKND3BWP40                 | 0.024 | 0.000 |   0.080 |   -0.044 | 
     | sb_1b/FE_RC_15_0         | I v -> ZN ^  | CKND3BWP40                 | 0.062 | 0.041 |   0.121 |   -0.002 | 
     | sb_1b                    | out_1_2[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.124 |    0.000 | 
     |                          |              | pe_tile_new_unq1           | 0.062 | 0.002 |   0.124 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[6]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.124
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.258 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.256 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.214 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |              | CKLNQD3BWP40               | 0.041 | 0.002 |  -0.088 |   -0.212 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.045 | 0.050 |  -0.038 |   -0.163 | 
     | sb_wide/out_3_4_id1_reg_6_             |              | DFQD2BWP40                 | 0.045 | 0.000 |  -0.038 |   -0.162 | 
     | sb_wide/out_3_4_id1_reg_6_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.021 | 0.082 |   0.044 |   -0.080 | 
     | sb_wide/U1116                          |              | AO22D4BWP40                | 0.021 | 0.000 |   0.044 |   -0.080 | 
     | sb_wide/U1116                          | A2 ^ -> Z ^  | AO22D4BWP40                | 0.105 | 0.072 |   0.116 |   -0.009 | 
     | sb_wide                                | out_3_4[6] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.124 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.107 | 0.009 |   0.124 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[9]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.258 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.256 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.214 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |              | CKLNQD3BWP40               | 0.041 | 0.002 |  -0.088 |   -0.213 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.045 | 0.050 |  -0.038 |   -0.163 | 
     | sb_wide/out_3_4_id1_reg_9_             |              | DFQD2BWP40                 | 0.045 | 0.000 |  -0.038 |   -0.163 | 
     | sb_wide/out_3_4_id1_reg_9_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.018 | 0.080 |   0.042 |   -0.083 | 
     | sb_wide/U788                           |              | AO22D4BWP40                | 0.018 | 0.000 |   0.042 |   -0.083 | 
     | sb_wide/U788                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.104 | 0.074 |   0.116 |   -0.009 | 
     | sb_wide                                | out_3_4[9] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.125 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.106 | 0.009 |   0.125 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.258 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.257 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.218 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.035 | 0.002 |  -0.091 |   -0.216 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.057 | 0.049 |  -0.042 |   -0.167 | 
     | sb_1b/out_0_4_id1_reg_0_ |              | EDFQD0BWP40                | 0.057 | 0.001 |  -0.041 |   -0.166 | 
     | sb_1b/out_0_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD0BWP40                | 0.036 | 0.102 |   0.062 |   -0.063 | 
     | sb_1b/U88                |              | MUX2D3BWP40                | 0.036 | 0.000 |   0.062 |   -0.063 | 
     | sb_1b/U88                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.050 | 0.063 |   0.124 |   -0.000 | 
     | sb_1b                    | out_0_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.125 |    0.000 | 
     |                          |              | pe_tile_new_unq1           | 0.050 | 0.000 |   0.125 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_2_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.258 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.257 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.218 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.035 | 0.002 |  -0.091 |   -0.216 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.057 | 0.049 |  -0.042 |   -0.167 | 
     | sb_1b/out_0_2_id1_reg_0_ |              | EDFQD0BWP40                | 0.057 | 0.001 |  -0.041 |   -0.166 | 
     | sb_1b/out_0_2_id1_reg_0_ | CP ^ -> Q ^  | EDFQD0BWP40                | 0.032 | 0.102 |   0.061 |   -0.063 | 
     | sb_1b/U94                |              | MUX2D3BWP40                | 0.032 | 0.000 |   0.061 |   -0.063 | 
     | sb_1b/U94                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.052 | 0.063 |   0.124 |   -0.001 | 
     | sb_1b                    | out_0_2[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.125 |    0.000 | 
     |                          |              | pe_tile_new_unq1           | 0.052 | 0.001 |   0.125 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[0]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.258 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.257 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.215 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |              | CKLNQD3BWP40               | 0.041 | 0.002 |  -0.088 |   -0.213 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.045 | 0.050 |  -0.038 |   -0.163 | 
     | sb_wide/out_3_4_id1_reg_0_             |              | DFQD2BWP40                 | 0.045 | 0.000 |  -0.038 |   -0.163 | 
     | sb_wide/out_3_4_id1_reg_0_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.019 | 0.081 |   0.043 |   -0.082 | 
     | sb_wide/U780                           |              | AO22D4BWP40                | 0.019 | 0.000 |   0.043 |   -0.082 | 
     | sb_wide/U780                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.103 | 0.074 |   0.117 |   -0.008 | 
     | sb_wide                                | out_3_4[0] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.125 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.104 | 0.008 |   0.125 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[13]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.134 |   -0.259 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.257 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.215 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |               | CKLNQD3BWP40               | 0.041 | 0.002 |  -0.088 |   -0.213 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.045 | 0.050 |  -0.038 |   -0.164 | 
     | sb_wide/out_3_4_id1_reg_13_            |               | DFQD2BWP40                 | 0.045 | 0.000 |  -0.038 |   -0.163 | 
     | sb_wide/out_3_4_id1_reg_13_            | CP ^ -> Q ^   | DFQD2BWP40                 | 0.029 | 0.085 |   0.047 |   -0.078 | 
     | sb_wide/U792                           |               | AO22D4BWP40                | 0.029 | 0.000 |   0.047 |   -0.078 | 
     | sb_wide/U792                           | A2 ^ -> Z ^   | AO22D4BWP40                | 0.102 | 0.071 |   0.118 |   -0.007 | 
     | sb_wide                                | out_3_4[13] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.125 |    0.000 | 
     |                                        |               | pe_tile_new_unq1           | 0.103 | 0.007 |   0.125 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[6]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.259 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.258 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.219 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.035 | 0.004 |  -0.089 |   -0.215 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.052 | 0.052 |  -0.037 |   -0.163 | 
     | sb_wide/out_0_2_id1_reg_6_             |              | DFQD2BWP40                 | 0.052 | 0.002 |  -0.036 |   -0.161 | 
     | sb_wide/out_0_2_id1_reg_6_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.020 | 0.083 |   0.047 |   -0.079 | 
     | sb_wide/U672                           |              | AO22D4BWP40                | 0.020 | 0.000 |   0.047 |   -0.079 | 
     | sb_wide/U672                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.097 | 0.073 |   0.120 |   -0.005 | 
     | sb_wide                                | out_0_2[6] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.125 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.097 | 0.005 |   0.125 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[15]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.134 |   -0.259 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.258 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.219 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |               | CKLNQD3BWP40               | 0.035 | 0.004 |  -0.089 |   -0.215 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.052 | 0.052 |  -0.037 |   -0.163 | 
     | sb_wide/out_0_2_id1_reg_15_            |               | DFQD2BWP40                 | 0.052 | 0.001 |  -0.036 |   -0.162 | 
     | sb_wide/out_0_2_id1_reg_15_            | CP ^ -> Q ^   | DFQD2BWP40                 | 0.019 | 0.083 |   0.047 |   -0.079 | 
     | sb_wide/U60                            |               | AO22D4BWP40                | 0.019 | 0.000 |   0.047 |   -0.079 | 
     | sb_wide/U60                            | A2 ^ -> Z ^   | AO22D4BWP40                | 0.098 | 0.073 |   0.119 |   -0.006 | 
     | sb_wide                                | out_0_2[15] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.125 |    0.000 | 
     |                                        |               | pe_tile_new_unq1           | 0.098 | 0.006 |   0.125 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[1]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.259 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.257 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.215 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |              | CKLNQD3BWP40               | 0.041 | 0.002 |  -0.088 |   -0.214 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.050 | 0.053 |  -0.035 |   -0.161 | 
     | sb_wide/out_3_3_id1_reg_1_             |              | DFQD2BWP40                 | 0.050 | 0.000 |  -0.035 |   -0.161 | 
     | sb_wide/out_3_3_id1_reg_1_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.019 | 0.082 |   0.047 |   -0.079 | 
     | sb_wide/U456                           |              | AO22D4BWP40                | 0.019 | 0.000 |   0.047 |   -0.079 | 
     | sb_wide/U456                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.102 | 0.072 |   0.118 |   -0.007 | 
     | sb_wide                                | out_3_3[1] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.125 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.103 | 0.007 |   0.125 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[5]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.259 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.258 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.219 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.035 | 0.004 |  -0.089 |   -0.215 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.052 | 0.052 |  -0.037 |   -0.163 | 
     | sb_wide/out_0_2_id1_reg_5_             |              | DFQD2BWP40                 | 0.052 | 0.002 |  -0.036 |   -0.161 | 
     | sb_wide/out_0_2_id1_reg_5_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.018 | 0.082 |   0.046 |   -0.079 | 
     | sb_wide/U488                           |              | AO22D4BWP40                | 0.018 | 0.000 |   0.046 |   -0.079 | 
     | sb_wide/U488                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.099 | 0.073 |   0.119 |   -0.007 | 
     | sb_wide                                | out_0_2[5] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.125 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.100 | 0.007 |   0.125 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[4]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.259 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.258 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.219 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch |              | CKLNQD3BWP40               | 0.035 | 0.004 |  -0.089 |   -0.215 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.052 | 0.053 |  -0.036 |   -0.162 | 
     | sb_wide/out_1_0_id1_reg_4_             |              | DFQD2BWP40                 | 0.052 | 0.001 |  -0.035 |   -0.161 | 
     | sb_wide/out_1_0_id1_reg_4_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.024 | 0.085 |   0.050 |   -0.075 | 
     | sb_wide/FE_RC_15_0                     |              | AOI22D3BWP40               | 0.024 | 0.000 |   0.050 |   -0.075 | 
     | sb_wide/FE_RC_15_0                     | A2 ^ -> ZN v | AOI22D3BWP40               | 0.018 | 0.020 |   0.070 |   -0.056 | 
     | sb_wide/FE_RC_16_0                     |              | INVD5BWP40                 | 0.018 | 0.000 |   0.070 |   -0.056 | 
     | sb_wide/FE_RC_16_0                     | I v -> ZN ^  | INVD5BWP40                 | 0.090 | 0.053 |   0.123 |   -0.002 | 
     | sb_wide                                | out_1_0[4] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.126 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.090 | 0.002 |   0.126 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[11]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.134 |   -0.259 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.258 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.215 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |               | CKLNQD3BWP40               | 0.041 | 0.002 |  -0.088 |   -0.214 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.045 | 0.050 |  -0.038 |   -0.164 | 
     | sb_wide/out_3_4_id1_reg_11_            |               | DFQD2BWP40                 | 0.045 | 0.000 |  -0.038 |   -0.164 | 
     | sb_wide/out_3_4_id1_reg_11_            | CP ^ -> Q ^   | DFQD2BWP40                 | 0.022 | 0.083 |   0.045 |   -0.081 | 
     | sb_wide/U784                           |               | AO22D4BWP40                | 0.022 | 0.000 |   0.045 |   -0.081 | 
     | sb_wide/U784                           | A2 ^ -> Z ^   | AO22D4BWP40                | 0.100 | 0.075 |   0.119 |   -0.006 | 
     | sb_wide                                | out_3_4[11] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.126 |    0.000 | 
     |                                        |               | pe_tile_new_unq1           | 0.101 | 0.006 |   0.126 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[10]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.134 |   -0.259 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.258 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.215 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |               | CKLNQD3BWP40               | 0.041 | 0.002 |  -0.088 |   -0.214 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.050 | 0.053 |  -0.035 |   -0.161 | 
     | sb_wide/out_3_3_id1_reg_10_            |               | DFQD2BWP40                 | 0.050 | 0.000 |  -0.035 |   -0.161 | 
     | sb_wide/out_3_3_id1_reg_10_            | CP ^ -> Q ^   | DFQD2BWP40                 | 0.018 | 0.082 |   0.046 |   -0.079 | 
     | sb_wide/U536                           |               | AO22D4BWP40                | 0.018 | 0.000 |   0.046 |   -0.079 | 
     | sb_wide/U536                           | A2 ^ -> Z ^   | AO22D4BWP40                | 0.104 | 0.072 |   0.118 |   -0.007 | 
     | sb_wide                                | out_3_3[10] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.126 |    0.000 | 
     |                                        |               | pe_tile_new_unq1           | 0.105 | 0.007 |   0.126 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[8]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.259 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.258 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.219 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.035 | 0.004 |  -0.089 |   -0.215 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.052 | 0.052 |  -0.037 |   -0.163 | 
     | sb_wide/out_0_2_id1_reg_8_             |              | DFQD2BWP40                 | 0.052 | 0.001 |  -0.036 |   -0.162 | 
     | sb_wide/out_0_2_id1_reg_8_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.020 | 0.083 |   0.047 |   -0.079 | 
     | sb_wide/U520                           |              | AO22D4BWP40                | 0.020 | 0.000 |   0.047 |   -0.079 | 
     | sb_wide/U520                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.097 | 0.073 |   0.120 |   -0.006 | 
     | sb_wide                                | out_0_2[8] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.126 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.098 | 0.006 |   0.126 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[7]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.260 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.258 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.216 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |              | CKLNQD3BWP40               | 0.041 | 0.002 |  -0.088 |   -0.214 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.045 | 0.050 |  -0.038 |   -0.164 | 
     | sb_wide/out_3_4_id1_reg_7_             |              | DFQD2BWP40                 | 0.045 | 0.000 |  -0.038 |   -0.164 | 
     | sb_wide/out_3_4_id1_reg_7_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.020 | 0.081 |   0.043 |   -0.083 | 
     | sb_wide/U800                           |              | AO22D4BWP40                | 0.020 | 0.000 |   0.043 |   -0.083 | 
     | sb_wide/U800                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.105 | 0.075 |   0.118 |   -0.008 | 
     | sb_wide                                | out_3_4[7] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.126 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.106 | 0.008 |   0.126 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[3]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.260 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.258 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.219 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.035 | 0.004 |  -0.089 |   -0.215 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.052 | 0.052 |  -0.037 |   -0.163 | 
     | sb_wide/out_0_2_id1_reg_3_             |              | DFQD2BWP40                 | 0.052 | 0.002 |  -0.036 |   -0.162 | 
     | sb_wide/out_0_2_id1_reg_3_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.019 | 0.083 |   0.047 |   -0.079 | 
     | sb_wide/U372                           |              | AO22D4BWP40                | 0.019 | 0.000 |   0.047 |   -0.079 | 
     | sb_wide/U372                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.098 | 0.073 |   0.120 |   -0.006 | 
     | sb_wide                                | out_0_2[3] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.126 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.098 | 0.006 |   0.126 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[9]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.260 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.258 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.216 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |              | CKLNQD3BWP40               | 0.041 | 0.002 |  -0.088 |   -0.215 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.050 | 0.053 |  -0.035 |   -0.162 | 
     | sb_wide/out_3_3_id1_reg_9_             |              | DFQD2BWP40                 | 0.050 | 0.000 |  -0.035 |   -0.161 | 
     | sb_wide/out_3_3_id1_reg_9_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.018 | 0.082 |   0.046 |   -0.080 | 
     | sb_wide/U324                           |              | AO22D4BWP40                | 0.018 | 0.000 |   0.046 |   -0.080 | 
     | sb_wide/U324                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.100 | 0.073 |   0.120 |   -0.007 | 
     | sb_wide                                | out_3_3[9] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.126 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.101 | 0.007 |   0.126 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[12]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.134 |   -0.260 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.259 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.220 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |               | CKLNQD3BWP40               | 0.035 | 0.004 |  -0.089 |   -0.216 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.052 | 0.052 |  -0.037 |   -0.164 | 
     | sb_wide/out_0_2_id1_reg_12_            |               | DFQD2BWP40                 | 0.052 | 0.002 |  -0.036 |   -0.162 | 
     | sb_wide/out_0_2_id1_reg_12_            | CP ^ -> Q ^   | DFQD2BWP40                 | 0.024 | 0.084 |   0.048 |   -0.079 | 
     | sb_wide/U528                           |               | AO22D4BWP40                | 0.024 | 0.000 |   0.048 |   -0.079 | 
     | sb_wide/U528                           | A2 ^ -> Z ^   | AO22D4BWP40                | 0.095 | 0.073 |   0.121 |   -0.005 | 
     | sb_wide                                | out_0_2[12] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.126 |    0.000 | 
     |                                        |               | pe_tile_new_unq1           | 0.095 | 0.005 |   0.126 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[7]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.260 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.259 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.220 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.035 | 0.004 |  -0.089 |   -0.216 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.052 | 0.052 |  -0.037 |   -0.164 | 
     | sb_wide/out_0_2_id1_reg_7_             |              | DFQD2BWP40                 | 0.052 | 0.001 |  -0.036 |   -0.163 | 
     | sb_wide/out_0_2_id1_reg_7_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.021 | 0.083 |   0.047 |   -0.079 | 
     | sb_wide/U484                           |              | AO22D4BWP40                | 0.021 | 0.000 |   0.047 |   -0.079 | 
     | sb_wide/U484                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.098 | 0.073 |   0.120 |   -0.006 | 
     | sb_wide                                | out_0_2[7] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.127 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.098 | 0.006 |   0.127 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[13]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.134 |   -0.260 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.259 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.220 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |               | CKLNQD3BWP40               | 0.035 | 0.004 |  -0.089 |   -0.216 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.052 | 0.052 |  -0.037 |   -0.164 | 
     | sb_wide/out_0_2_id1_reg_13_            |               | DFQD2BWP40                 | 0.052 | 0.001 |  -0.036 |   -0.163 | 
     | sb_wide/out_0_2_id1_reg_13_            | CP ^ -> Q ^   | DFQD2BWP40                 | 0.020 | 0.083 |   0.047 |   -0.080 | 
     | sb_wide/U316                           |               | AO22D4BWP40                | 0.020 | 0.000 |   0.047 |   -0.080 | 
     | sb_wide/U316                           | A2 ^ -> Z ^   | AO22D4BWP40                | 0.098 | 0.073 |   0.120 |   -0.007 | 
     | sb_wide                                | out_0_2[13] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.127 |    0.000 | 
     |                                        |               | pe_tile_new_unq1           | 0.099 | 0.007 |   0.127 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[4]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.260 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.259 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.220 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.035 | 0.004 |  -0.089 |   -0.216 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.052 | 0.052 |  -0.037 |   -0.164 | 
     | sb_wide/out_0_2_id1_reg_4_             |              | DFQD2BWP40                 | 0.052 | 0.002 |  -0.036 |   -0.162 | 
     | sb_wide/out_0_2_id1_reg_4_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.021 | 0.084 |   0.048 |   -0.079 | 
     | sb_wide/U660                           |              | AO22D4BWP40                | 0.021 | 0.000 |   0.048 |   -0.079 | 
     | sb_wide/U660                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.097 | 0.073 |   0.121 |   -0.006 | 
     | sb_wide                                | out_0_2[4] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.127 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.097 | 0.006 |   0.127 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[9]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.260 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.259 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.220 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.035 | 0.004 |  -0.089 |   -0.216 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.052 | 0.052 |  -0.037 |   -0.164 | 
     | sb_wide/out_0_2_id1_reg_9_             |              | DFQD2BWP40                 | 0.052 | 0.001 |  -0.036 |   -0.163 | 
     | sb_wide/out_0_2_id1_reg_9_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.020 | 0.083 |   0.047 |   -0.079 | 
     | sb_wide/U264                           |              | AO22D4BWP40                | 0.020 | 0.000 |   0.047 |   -0.079 | 
     | sb_wide/U264                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.098 | 0.073 |   0.120 |   -0.007 | 
     | sb_wide                                | out_0_2[9] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.127 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.099 | 0.007 |   0.127 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[4]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.260 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.259 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.216 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |              | CKLNQD3BWP40               | 0.041 | 0.002 |  -0.088 |   -0.215 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.050 | 0.053 |  -0.035 |   -0.162 | 
     | sb_wide/out_3_3_id1_reg_4_             |              | DFQD2BWP40                 | 0.050 | 0.000 |  -0.035 |   -0.162 | 
     | sb_wide/out_3_3_id1_reg_4_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.017 | 0.080 |   0.045 |   -0.082 | 
     | sb_wide/U728                           |              | AO22D4BWP40                | 0.017 | 0.000 |   0.045 |   -0.082 | 
     | sb_wide/U728                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.104 | 0.074 |   0.119 |   -0.008 | 
     | sb_wide                                | out_3_3[4] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.127 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.105 | 0.008 |   0.127 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[0]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.260 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.259 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.220 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.035 | 0.004 |  -0.089 |   -0.216 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.052 | 0.052 |  -0.037 |   -0.164 | 
     | sb_wide/out_0_2_id1_reg_0_             |              | DFQD2BWP40                 | 0.052 | 0.002 |  -0.036 |   -0.163 | 
     | sb_wide/out_0_2_id1_reg_0_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.018 | 0.082 |   0.046 |   -0.081 | 
     | sb_wide/U764                           |              | AO22D4BWP40                | 0.018 | 0.000 |   0.046 |   -0.081 | 
     | sb_wide/U764                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.101 | 0.073 |   0.119 |   -0.008 | 
     | sb_wide                                | out_0_2[0] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.127 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.102 | 0.008 |   0.127 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[13]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.134 |   -0.261 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.259 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.217 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |               | CKLNQD3BWP40               | 0.041 | 0.002 |  -0.088 |   -0.215 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.050 | 0.053 |  -0.035 |   -0.162 | 
     | sb_wide/out_3_3_id1_reg_13_            |               | DFQD2BWP40                 | 0.050 | 0.000 |  -0.035 |   -0.162 | 
     | sb_wide/out_3_3_id1_reg_13_            | CP ^ -> Q ^   | DFQD2BWP40                 | 0.017 | 0.081 |   0.046 |   -0.081 | 
     | sb_wide/U328                           |               | AO22D4BWP40                | 0.017 | 0.000 |   0.046 |   -0.081 | 
     | sb_wide/U328                           | A2 ^ -> Z ^   | AO22D4BWP40                | 0.108 | 0.072 |   0.117 |   -0.010 | 
     | sb_wide                                | out_3_3[13] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.127 |    0.000 | 
     |                                        |               | pe_tile_new_unq1           | 0.109 | 0.010 |   0.127 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[1]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.261 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.259 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.217 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |              | CKLNQD3BWP40               | 0.041 | 0.003 |  -0.086 |   -0.213 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.054 | 0.055 |  -0.032 |   -0.159 | 
     | sb_wide/out_2_4_id1_reg_1_             |              | DFQD2BWP40                 | 0.054 | 0.001 |  -0.031 |   -0.158 | 
     | sb_wide/out_2_4_id1_reg_1_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.018 | 0.082 |   0.051 |   -0.076 | 
     | sb_wide/FE_RC_10_0                     |              | AOI22D3BWP40               | 0.018 | 0.000 |   0.051 |   -0.076 | 
     | sb_wide/FE_RC_10_0                     | A2 ^ -> ZN v | AOI22D3BWP40               | 0.021 | 0.020 |   0.071 |   -0.056 | 
     | sb_wide/FE_RC_11_0                     |              | INVD6BWP40                 | 0.021 | 0.000 |   0.071 |   -0.056 | 
     | sb_wide/FE_RC_11_0                     | I v -> ZN ^  | INVD6BWP40                 | 0.082 | 0.043 |   0.114 |   -0.013 | 
     | sb_wide                                | out_2_4[1] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.127 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.085 | 0.013 |   0.127 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.261 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.259 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.220 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.035 | 0.002 |  -0.091 |   -0.218 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.057 | 0.049 |  -0.042 |   -0.169 | 
     | sb_1b/out_2_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.057 | 0.001 |  -0.041 |   -0.168 | 
     | sb_1b/out_2_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.025 | 0.096 |   0.055 |   -0.072 | 
     | sb_1b/FE_RC_26_0         |              | AOI22D1BWP40               | 0.025 | 0.000 |   0.055 |   -0.072 | 
     | sb_1b/FE_RC_26_0         | B2 ^ -> ZN v | AOI22D1BWP40               | 0.026 | 0.028 |   0.083 |   -0.044 | 
     | sb_1b/FE_RC_27_0         |              | INVD3BWP40                 | 0.026 | 0.000 |   0.083 |   -0.044 | 
     | sb_1b/FE_RC_27_0         | I v -> ZN ^  | INVD3BWP40                 | 0.060 | 0.042 |   0.125 |   -0.002 | 
     | sb_1b                    | out_2_1[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.127 |    0.000 | 
     |                          |              | pe_tile_new_unq1           | 0.060 | 0.002 |   0.127 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[11]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.134 |   -0.261 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.259 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.217 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |               | CKLNQD3BWP40               | 0.041 | 0.003 |  -0.087 |   -0.214 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.043 | 0.049 |  -0.038 |   -0.165 | 
     | sb_wide/out_3_0_id1_reg_11_            |               | DFQD2BWP40                 | 0.043 | 0.001 |  -0.037 |   -0.164 | 
     | sb_wide/out_3_0_id1_reg_11_            | CP ^ -> Q ^   | DFQD2BWP40                 | 0.020 | 0.080 |   0.043 |   -0.084 | 
     | sb_wide/U292                           |               | AO22D4BWP40                | 0.020 | 0.000 |   0.043 |   -0.084 | 
     | sb_wide/U292                           | A2 ^ -> Z ^   | AO22D4BWP40                | 0.118 | 0.070 |   0.113 |   -0.014 | 
     | sb_wide                                | out_3_0[11] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.127 |    0.000 | 
     |                                        |               | pe_tile_new_unq1           | 0.122 | 0.014 |   0.127 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[2]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.261 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.259 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.217 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |              | CKLNQD3BWP40               | 0.041 | 0.002 |  -0.088 |   -0.215 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.050 | 0.053 |  -0.035 |   -0.163 | 
     | sb_wide/out_3_3_id1_reg_2_             |              | DFQD2BWP40                 | 0.050 | 0.000 |  -0.035 |   -0.162 | 
     | sb_wide/out_3_3_id1_reg_2_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.019 | 0.082 |   0.047 |   -0.080 | 
     | sb_wide/U716                           |              | AO22D4BWP40                | 0.019 | 0.000 |   0.047 |   -0.080 | 
     | sb_wide/U716                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.104 | 0.072 |   0.119 |   -0.008 | 
     | sb_wide                                | out_3_3[2] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.127 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.105 | 0.008 |   0.127 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[14]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.134 |   -0.261 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.259 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.217 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |               | CKLNQD3BWP40               | 0.041 | 0.002 |  -0.088 |   -0.215 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.050 | 0.053 |  -0.035 |   -0.163 | 
     | sb_wide/out_3_3_id1_reg_14_            |               | DFQD2BWP40                 | 0.050 | 0.000 |  -0.035 |   -0.162 | 
     | sb_wide/out_3_3_id1_reg_14_            | CP ^ -> Q ^   | DFQD2BWP40                 | 0.019 | 0.081 |   0.046 |   -0.081 | 
     | sb_wide/U556                           |               | AO22D4BWP40                | 0.019 | 0.000 |   0.046 |   -0.081 | 
     | sb_wide/U556                           | A2 ^ -> Z ^   | AO22D4BWP40                | 0.103 | 0.074 |   0.120 |   -0.007 | 
     | sb_wide                                | out_3_3[14] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.127 |    0.000 | 
     |                                        |               | pe_tile_new_unq1           | 0.104 | 0.007 |   0.127 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[1]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.261 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.260 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.221 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.035 | 0.004 |  -0.089 |   -0.217 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.052 | 0.052 |  -0.037 |   -0.165 | 
     | sb_wide/out_0_2_id1_reg_1_             |              | DFQD2BWP40                 | 0.052 | 0.001 |  -0.036 |   -0.163 | 
     | sb_wide/out_0_2_id1_reg_1_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.024 | 0.085 |   0.049 |   -0.079 | 
     | sb_wide/U440                           |              | AO22D4BWP40                | 0.024 | 0.000 |   0.049 |   -0.079 | 
     | sb_wide/U440                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.095 | 0.074 |   0.122 |   -0.005 | 
     | sb_wide                                | out_0_2[1] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.127 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.096 | 0.005 |   0.127 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[12]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.134 |   -0.261 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.259 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.217 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |               | CKLNQD3BWP40               | 0.041 | 0.002 |  -0.088 |   -0.216 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.045 | 0.050 |  -0.038 |   -0.166 | 
     | sb_wide/out_3_4_id1_reg_12_            |               | DFQD2BWP40                 | 0.045 | 0.000 |  -0.038 |   -0.165 | 
     | sb_wide/out_3_4_id1_reg_12_            | CP ^ -> Q ^   | DFQD2BWP40                 | 0.029 | 0.086 |   0.048 |   -0.080 | 
     | sb_wide/U1096                          |               | AO22D4BWP40                | 0.029 | 0.000 |   0.048 |   -0.080 | 
     | sb_wide/U1096                          | A2 ^ -> Z ^   | AO22D4BWP40                | 0.103 | 0.072 |   0.119 |   -0.008 | 
     | sb_wide                                | out_3_4[12] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.127 |    0.000 | 
     |                                        |               | pe_tile_new_unq1           | 0.104 | 0.008 |   0.127 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[14]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.134 |   -0.261 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.259 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.217 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |               | CKLNQD3BWP40               | 0.041 | 0.002 |  -0.088 |   -0.216 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.045 | 0.050 |  -0.038 |   -0.166 | 
     | sb_wide/out_3_4_id1_reg_14_            |               | DFQD2BWP40                 | 0.045 | 0.001 |  -0.038 |   -0.165 | 
     | sb_wide/out_3_4_id1_reg_14_            | CP ^ -> Q ^   | DFQD2BWP40                 | 0.028 | 0.085 |   0.047 |   -0.080 | 
     | sb_wide/U1092                          |               | AO22D4BWP40                | 0.028 | 0.000 |   0.047 |   -0.080 | 
     | sb_wide/U1092                          | A2 ^ -> Z ^   | AO22D4BWP40                | 0.107 | 0.071 |   0.119 |   -0.009 | 
     | sb_wide                                | out_3_4[14] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.127 |    0.000 | 
     |                                        |               | pe_tile_new_unq1           | 0.109 | 0.009 |   0.127 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[8]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.128
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.261 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.260 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.217 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |              | CKLNQD3BWP40               | 0.041 | 0.002 |  -0.088 |   -0.216 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.050 | 0.053 |  -0.035 |   -0.163 | 
     | sb_wide/out_3_3_id1_reg_8_             |              | DFQD2BWP40                 | 0.050 | 0.000 |  -0.035 |   -0.163 | 
     | sb_wide/out_3_3_id1_reg_8_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.019 | 0.082 |   0.047 |   -0.081 | 
     | sb_wide/U596                           |              | AO22D4BWP40                | 0.019 | 0.000 |   0.047 |   -0.081 | 
     | sb_wide/U596                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.105 | 0.072 |   0.119 |   -0.008 | 
     | sb_wide                                | out_3_3[8] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.128 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.107 | 0.008 |   0.128 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_2_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.128
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.261 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.260 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.221 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.035 | 0.002 |  -0.091 |   -0.219 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.057 | 0.049 |  -0.042 |   -0.170 | 
     | sb_1b/out_2_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.057 | 0.001 |  -0.041 |   -0.169 | 
     | sb_1b/out_2_2_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.031 | 0.097 |   0.056 |   -0.072 | 
     | sb_1b/FE_RC_9_0          |              | AOI22D1BWP40               | 0.031 | 0.000 |   0.056 |   -0.072 | 
     | sb_1b/FE_RC_9_0          | B2 ^ -> ZN v | AOI22D1BWP40               | 0.027 | 0.029 |   0.085 |   -0.043 | 
     | sb_1b/FE_RC_10_0         |              | CKND3BWP40                 | 0.027 | 0.000 |   0.085 |   -0.043 | 
     | sb_1b/FE_RC_10_0         | I v -> ZN ^  | CKND3BWP40                 | 0.061 | 0.041 |   0.126 |   -0.002 | 
     | sb_1b                    | out_2_2[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.128 |    0.000 | 
     |                          |              | pe_tile_new_unq1           | 0.061 | 0.002 |   0.128 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.128
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.262 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.260 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.221 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.035 | 0.002 |  -0.091 |   -0.219 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.057 | 0.049 |  -0.042 |   -0.170 | 
     | sb_1b/out_1_0_id1_reg_0_ |              | EDFQD1BWP40                | 0.057 | 0.001 |  -0.041 |   -0.169 | 
     | sb_1b/out_1_0_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.022 | 0.094 |   0.053 |   -0.075 | 
     | sb_1b/FE_RC_17_1         |              | AOI22D1BWP40               | 0.022 | 0.000 |   0.053 |   -0.075 | 
     | sb_1b/FE_RC_17_1         | B2 ^ -> ZN v | AOI22D1BWP40               | 0.020 | 0.024 |   0.076 |   -0.052 | 
     | sb_1b/FE_RC_18_1         |              | INVD2BWP40                 | 0.020 | 0.000 |   0.076 |   -0.052 | 
     | sb_1b/FE_RC_18_1         | I v -> ZN ^  | INVD2BWP40                 | 0.081 | 0.050 |   0.126 |   -0.002 | 
     | sb_1b                    | out_1_0[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.128 |    0.000 | 
     |                          |              | pe_tile_new_unq1           | 0.081 | 0.002 |   0.128 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[15]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.128
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.134 |   -0.262 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.260 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.218 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |               | CKLNQD3BWP40               | 0.041 | 0.002 |  -0.088 |   -0.216 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.045 | 0.050 |  -0.038 |   -0.167 | 
     | sb_wide/out_3_4_id1_reg_15_            |               | DFQD2BWP40                 | 0.045 | 0.001 |  -0.038 |   -0.166 | 
     | sb_wide/out_3_4_id1_reg_15_            | CP ^ -> Q ^   | DFQD2BWP40                 | 0.028 | 0.086 |   0.048 |   -0.080 | 
     | sb_wide/U126                           |               | AO22D4BWP40                | 0.028 | 0.000 |   0.048 |   -0.080 | 
     | sb_wide/U126                           | A2 ^ -> Z ^   | AO22D4BWP40                | 0.105 | 0.072 |   0.120 |   -0.008 | 
     | sb_wide                                | out_3_4[15] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.128 |    0.000 | 
     |                                        |               | pe_tile_new_unq1           | 0.106 | 0.008 |   0.128 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[10]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.128
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.134 |   -0.262 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.260 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.218 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |               | CKLNQD3BWP40               | 0.041 | 0.003 |  -0.087 |   -0.215 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.043 | 0.049 |  -0.038 |   -0.166 | 
     | sb_wide/out_3_0_id1_reg_10_            |               | DFQD2BWP40                 | 0.043 | 0.000 |  -0.037 |   -0.166 | 
     | sb_wide/out_3_0_id1_reg_10_            | CP ^ -> Q ^   | DFQD2BWP40                 | 0.020 | 0.082 |   0.044 |   -0.084 | 
     | sb_wide/U552                           |               | AO22D4BWP40                | 0.020 | 0.000 |   0.044 |   -0.084 | 
     | sb_wide/U552                           | A2 ^ -> Z ^   | AO22D4BWP40                | 0.117 | 0.070 |   0.115 |   -0.014 | 
     | sb_wide                                | out_3_0[10] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.128 |    0.000 | 
     |                                        |               | pe_tile_new_unq1           | 0.120 | 0.014 |   0.128 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[2]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.128
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.262 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.261 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.222 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.035 | 0.004 |  -0.089 |   -0.218 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.052 | 0.052 |  -0.037 |   -0.165 | 
     | sb_wide/out_0_2_id1_reg_2_             |              | DFQD2BWP40                 | 0.052 | 0.001 |  -0.036 |   -0.164 | 
     | sb_wide/out_0_2_id1_reg_2_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.023 | 0.084 |   0.048 |   -0.080 | 
     | sb_wide/U648                           |              | AO22D4BWP40                | 0.023 | 0.000 |   0.048 |   -0.080 | 
     | sb_wide/U648                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.098 | 0.074 |   0.122 |   -0.006 | 
     | sb_wide                                | out_0_2[2] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.128 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.098 | 0.006 |   0.128 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[7]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.128
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.262 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.040 | 0.002 |  -0.132 |   -0.260 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.041 | 0.042 |  -0.090 |   -0.218 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |              | CKLNQD3BWP40               | 0.041 | 0.003 |  -0.087 |   -0.215 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.043 | 0.049 |  -0.038 |   -0.166 | 
     | sb_wide/out_3_0_id1_reg_7_             |              | DFQD2BWP40                 | 0.043 | 0.001 |  -0.037 |   -0.165 | 
     | sb_wide/out_3_0_id1_reg_7_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.020 | 0.081 |   0.044 |   -0.084 | 
     | sb_wide/U432                           |              | AO22D4BWP40                | 0.020 | 0.000 |   0.044 |   -0.084 | 
     | sb_wide/U432                           | A2 ^ -> Z ^  | AO22D4BWP40                | 0.116 | 0.071 |   0.115 |   -0.013 | 
     | sb_wide                                | out_3_0[7] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.128 |    0.000 | 
     |                                        |              | pe_tile_new_unq1           | 0.119 | 0.013 |   0.128 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[13]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.128
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.134 |   -0.262 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.261 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.222 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |               | CKLNQD2BWP40               | 0.035 | 0.004 |  -0.089 |   -0.217 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD2BWP40               | 0.071 | 0.059 |  -0.030 |   -0.159 | 
     | sb_wide/out_0_4_id1_reg_13_            |               | DFQD2BWP40                 | 0.071 | 0.001 |  -0.030 |   -0.158 | 
     | sb_wide/out_0_4_id1_reg_13_            | CP ^ -> Q ^   | DFQD2BWP40                 | 0.017 | 0.085 |   0.055 |   -0.073 | 
     | sb_wide/U244                           |               | AO22D4BWP40                | 0.017 | 0.000 |   0.055 |   -0.073 | 
     | sb_wide/U244                           | A2 ^ -> Z ^   | AO22D4BWP40                | 0.089 | 0.070 |   0.126 |   -0.003 | 
     | sb_wide                                | out_0_4[13] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.128 |    0.000 | 
     |                                        |               | pe_tile_new_unq1           | 0.089 | 0.003 |   0.128 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.128
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.134 |   -0.262 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.261 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.222 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.035 | 0.002 |  -0.091 |   -0.220 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.057 | 0.049 |  -0.042 |   -0.171 | 
     | sb_1b/out_0_3_id1_reg_0_ |              | EDFQD0BWP40                | 0.057 | 0.001 |  -0.041 |   -0.169 | 
     | sb_1b/out_0_3_id1_reg_0_ | CP ^ -> Q ^  | EDFQD0BWP40                | 0.036 | 0.105 |   0.064 |   -0.064 | 
     | sb_1b/U80                |              | MUX2D3BWP40                | 0.036 | 0.000 |   0.064 |   -0.064 | 
     | sb_1b/U80                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.051 | 0.064 |   0.128 |   -0.001 | 
     | sb_1b                    | out_0_3[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.128 |    0.000 | 
     |                          |              | pe_tile_new_unq1           | 0.051 | 0.001 |   0.128 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[11]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.129
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.040 |       |  -0.134 |   -0.262 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.040 | 0.001 |  -0.132 |   -0.261 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.034 | 0.039 |  -0.093 |   -0.222 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |               | CKLNQD3BWP40               | 0.035 | 0.004 |  -0.089 |   -0.218 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.052 | 0.052 |  -0.037 |   -0.166 | 
     | sb_wide/out_0_2_id1_reg_11_            |               | DFQD2BWP40                 | 0.052 | 0.001 |  -0.036 |   -0.165 | 
     | sb_wide/out_0_2_id1_reg_11_            | CP ^ -> Q ^   | DFQD2BWP40                 | 0.022 | 0.085 |   0.048 |   -0.080 | 
     | sb_wide/U248                           |               | AO22D4BWP40                | 0.022 | 0.000 |   0.049 |   -0.080 | 
     | sb_wide/U248                           | A2 ^ -> Z ^   | AO22D4BWP40                | 0.098 | 0.073 |   0.122 |   -0.007 | 
     | sb_wide                                | out_0_2[11] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.129 |    0.000 | 
     |                                        |               | pe_tile_new_unq1           | 0.099 | 0.007 |   0.129 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 

