ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.resp_msg_get_ts,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	resp_msg_get_ts:
  24              	.LVL0:
  25              	.LFB70:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "i2c.h"
  22:Core/Src/main.c **** #include "spi.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** #include <stdio.h>
  29:Core/Src/main.c **** #include <string.h>
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** #include "deca_device_api.h"
  32:Core/Src/main.c **** #include "deca_regs.h"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 2


  33:Core/Src/main.c **** #include "sleep.h"
  34:Core/Src/main.c **** #include "port.h"
  35:Core/Src/main.c **** /* USER CODE END Includes */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PTD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PD */
  44:Core/Src/main.c **** /* USER CODE END PD */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  47:Core/Src/main.c **** /* USER CODE BEGIN PM */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PM */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE BEGIN PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  58:Core/Src/main.c **** void SystemClock_Config(void);
  59:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  64:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  65:Core/Src/main.c **** /* Example application name and version to display on LCD screen. */
  66:Core/Src/main.c **** #define APP_NAME "SS TWR INIT v1.3"
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* Inter-ranging delay period, in milliseconds. */
  69:Core/Src/main.c **** #define RNG_DELAY_MS 1000
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* Default communication configuration. We use here EVK1000's mode 4. See NOTE 1 below. */
  72:Core/Src/main.c **** static dwt_config_t config = {
  73:Core/Src/main.c ****     2,               /* Channel number. */
  74:Core/Src/main.c ****     DWT_PRF_64M,     /* Pulse repetition frequency. */
  75:Core/Src/main.c ****     DWT_PLEN_128,    /* Preamble length. Used in TX only. */
  76:Core/Src/main.c ****     DWT_PAC8,        /* Preamble acquisition chunk size. Used in RX only. */
  77:Core/Src/main.c ****     9,               /* TX preamble code. Used in TX only. */
  78:Core/Src/main.c ****     9,               /* RX preamble code. Used in RX only. */
  79:Core/Src/main.c ****     0,               /* 0 to use standard SFD, 1 to use non-standard SFD. */
  80:Core/Src/main.c ****     DWT_BR_6M8,      /* Data rate. */
  81:Core/Src/main.c ****     DWT_PHRMODE_STD, /* PHY header mode. */
  82:Core/Src/main.c ****     (129 + 8 - 8)    /* SFD timeout (preamble length + 1 + SFD length - PAC size). Used in RX only.
  83:Core/Src/main.c **** };
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** /* Default antenna delay values for 64 MHz PRF. See NOTE 2 below. */
  86:Core/Src/main.c **** #define TX_ANT_DLY 16436
  87:Core/Src/main.c **** #define RX_ANT_DLY 16436
  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** /* Frames used in the ranging process. See NOTE 3 below. */
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 3


  90:Core/Src/main.c **** static uint8 tx_poll_msg[] = {0x41, 0x88, 0, 0xCA, 0xDE, 'W', 'A', 'V', 'E', 0xE0, 0, 0};
  91:Core/Src/main.c **** static uint8 rx_resp_msg[] = {0x41, 0x88, 0, 0xCA, 0xDE, 'V', 'E', 'W', 'A', 0xE1, 0, 0, 0, 0, 0, 0
  92:Core/Src/main.c **** /* Length of the common part of the message (up to and including the function code, see NOTE 3 belo
  93:Core/Src/main.c **** #define ALL_MSG_COMMON_LEN 10
  94:Core/Src/main.c **** /* Indexes to access some of the fields in the frames defined above. */
  95:Core/Src/main.c **** #define ALL_MSG_SN_IDX 2
  96:Core/Src/main.c **** #define RESP_MSG_POLL_RX_TS_IDX 10
  97:Core/Src/main.c **** #define RESP_MSG_RESP_TX_TS_IDX 14
  98:Core/Src/main.c **** #define RESP_MSG_TS_LEN 4
  99:Core/Src/main.c **** /* Frame sequence number, incremented after each transmission. */
 100:Core/Src/main.c **** static uint8 frame_seq_nb = 0;
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** /* Buffer to store received response message.
 103:Core/Src/main.c ****  * Its size is adjusted to longest frame that this example code is supposed to handle. */
 104:Core/Src/main.c **** #define RX_BUF_LEN 20
 105:Core/Src/main.c **** static uint8 rx_buffer[RX_BUF_LEN];
 106:Core/Src/main.c **** 
 107:Core/Src/main.c **** /* Hold copy of status register state here for reference so that it can be examined at a debug brea
 108:Core/Src/main.c **** static uint32 status_reg = 0;
 109:Core/Src/main.c **** 
 110:Core/Src/main.c **** /* UWB microsecond (uus) to device time unit (dtu, around 15.65 ps) conversion factor.
 111:Core/Src/main.c ****  * 1 uus = 512 / 499.2 �s and 1 �s = 499.2 * 128 dtu. */
 112:Core/Src/main.c **** #define UUS_TO_DWT_TIME 65536
 113:Core/Src/main.c **** 
 114:Core/Src/main.c **** /* Delay between frames, in UWB microseconds. See NOTE 1 below. */
 115:Core/Src/main.c **** #define POLL_TX_TO_RESP_RX_DLY_UUS 140
 116:Core/Src/main.c **** /* Receive response timeout. See NOTE 5 below. */
 117:Core/Src/main.c **** #define RESP_RX_TIMEOUT_UUS 210
 118:Core/Src/main.c **** 
 119:Core/Src/main.c **** /* Speed of light in air, in metres per second. */
 120:Core/Src/main.c **** #define SPEED_OF_LIGHT 299702547
 121:Core/Src/main.c **** 
 122:Core/Src/main.c **** /* Hold copies of computed time of flight and distance here for reference so that it can be examine
 123:Core/Src/main.c **** static double tof;
 124:Core/Src/main.c **** static double distance;
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** /* String used to display measured distance on LCD screen (16 characters maximum). */
 127:Core/Src/main.c **** char dist_str[16] = {0};
 128:Core/Src/main.c **** 
 129:Core/Src/main.c **** /* Declaration of static functions. */
 130:Core/Src/main.c **** static void resp_msg_get_ts(uint8 *ts_field, uint32 *ts);
 131:Core/Src/main.c **** /* USER CODE END 0 */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c **** /**
 134:Core/Src/main.c ****   * @brief  The application entry point.
 135:Core/Src/main.c ****   * @retval int
 136:Core/Src/main.c ****   */
 137:Core/Src/main.c **** int main(void)
 138:Core/Src/main.c **** {
 139:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* USER CODE END 1 */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 146:Core/Src/main.c ****   HAL_Init();
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 4


 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* USER CODE END Init */
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* Configure the system clock */
 153:Core/Src/main.c ****   SystemClock_Config();
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /* USER CODE END SysInit */
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /* Initialize all configured peripherals */
 160:Core/Src/main.c ****   MX_GPIO_Init();
 161:Core/Src/main.c ****   MX_SPI1_Init();
 162:Core/Src/main.c ****   MX_I2C1_Init();
 163:Core/Src/main.c ****   MX_USART1_UART_Init();
 164:Core/Src/main.c ****   MX_USART3_UART_Init();
 165:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 166:Core/Src/main.c ****     /* Start with board specific hardware init. */
 167:Core/Src/main.c ****     //peripherals_init();
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****     /* Reset and initialise DW1000.
 170:Core/Src/main.c ****      * For initialisation, DW1000 clocks must be temporarily set to crystal speed. After initialisa
 171:Core/Src/main.c ****      * performance. */
 172:Core/Src/main.c ****     //reset_DW1000(); /* Target specific drive of RSTn line into DW1000 low for a period. */
 173:Core/Src/main.c ****     // spi_set_rate_low();
 174:Core/Src/main.c ****     if (dwt_initialise(DWT_LOADUCODE) == DWT_ERROR)
 175:Core/Src/main.c ****     {
 176:Core/Src/main.c ****         // lcd_display_str("INIT FAILED");
 177:Core/Src/main.c ****         //init false
 178:Core/Src/main.c ****         while (1)
 179:Core/Src/main.c ****         { };
 180:Core/Src/main.c ****     }
 181:Core/Src/main.c ****     // spi_set_rate_high();
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****     /* Configure DW1000. See NOTE 6 below. */
 184:Core/Src/main.c ****     dwt_configure(&config);
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****     /* Apply default antenna delay value. See NOTE 2 below. */
 187:Core/Src/main.c ****     dwt_setrxantennadelay(RX_ANT_DLY);
 188:Core/Src/main.c ****     dwt_settxantennadelay(TX_ANT_DLY);
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****     /* Set expected response's delay and timeout. See NOTE 1 and 5 below.
 191:Core/Src/main.c ****      * As this example only handles one incoming frame with always the same delay and timeout, thos
 192:Core/Src/main.c ****     dwt_setrxaftertxdelay(POLL_TX_TO_RESP_RX_DLY_UUS);
 193:Core/Src/main.c ****     dwt_setrxtimeout(RESP_RX_TIMEOUT_UUS);
 194:Core/Src/main.c ****   /* USER CODE END 2 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* Infinite loop */
 197:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 198:Core/Src/main.c ****   while (1)
 199:Core/Src/main.c ****   {
 200:Core/Src/main.c ****     /* USER CODE END WHILE */
 201:Core/Src/main.c ****       
 202:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 203:Core/Src/main.c ****            /* Write frame data to DW1000 and prepare transmission. See NOTE 7 below. */
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 5


 204:Core/Src/main.c ****         tx_poll_msg[ALL_MSG_SN_IDX] = frame_seq_nb;
 205:Core/Src/main.c ****         dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_TXFRS);
 206:Core/Src/main.c ****         dwt_writetxdata(sizeof(tx_poll_msg), tx_poll_msg, 0); /* Zero offset in TX buffer. */
 207:Core/Src/main.c ****         dwt_writetxfctrl(sizeof(tx_poll_msg), 0, 1); /* Zero offset in TX buffer, ranging. */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****         /* Start transmission, indicating that a response is expected so that reception is enabled 
 210:Core/Src/main.c ****          * set by dwt_setrxaftertxdelay() has elapsed. */
 211:Core/Src/main.c ****         dwt_starttx(DWT_START_TX_IMMEDIATE | DWT_RESPONSE_EXPECTED);
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****         /* We assume that the transmission is achieved correctly, poll for reception of a frame or 
 214:Core/Src/main.c ****         while (!((status_reg = dwt_read32bitreg(SYS_STATUS_ID)) & (SYS_STATUS_RXFCG | SYS_STATUS_AL
 215:Core/Src/main.c ****         { };
 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****         /* Increment frame sequence number after transmission of the poll message (modulo 256). */
 218:Core/Src/main.c ****         frame_seq_nb++;
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****         if (status_reg & SYS_STATUS_RXFCG)
 221:Core/Src/main.c ****         {
 222:Core/Src/main.c ****             uint32 frame_len;
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****             /* Clear good RX frame event in the DW1000 status register. */
 225:Core/Src/main.c ****             dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG);
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****             /* A frame has been received, read it into the local buffer. */
 228:Core/Src/main.c ****             frame_len = dwt_read32bitreg(RX_FINFO_ID) & RX_FINFO_RXFLEN_MASK;
 229:Core/Src/main.c ****             if (frame_len <= RX_BUF_LEN)
 230:Core/Src/main.c ****             {
 231:Core/Src/main.c ****                 dwt_readrxdata(rx_buffer, frame_len, 0);
 232:Core/Src/main.c ****             }
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****             /* Check that the frame is the expected response from the companion "SS TWR responder" 
 235:Core/Src/main.c ****              * As the sequence number field of the frame is not relevant, it is cleared to simplify
 236:Core/Src/main.c ****             rx_buffer[ALL_MSG_SN_IDX] = 0;
 237:Core/Src/main.c ****             if (memcmp(rx_buffer, rx_resp_msg, ALL_MSG_COMMON_LEN) == 0)
 238:Core/Src/main.c ****             {
 239:Core/Src/main.c ****                 uint32 poll_tx_ts, resp_rx_ts, poll_rx_ts, resp_tx_ts;
 240:Core/Src/main.c ****                 int32 rtd_init, rtd_resp;
 241:Core/Src/main.c ****                 float clockOffsetRatio ;
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****                 /* Retrieve poll transmission and response reception timestamps. See NOTE 9 below. 
 244:Core/Src/main.c ****                 poll_tx_ts = dwt_readtxtimestamplo32();
 245:Core/Src/main.c ****                 resp_rx_ts = dwt_readrxtimestamplo32();
 246:Core/Src/main.c **** 
 247:Core/Src/main.c ****                 /* Read carrier integrator value and calculate clock offset ratio. See NOTE 11 belo
 248:Core/Src/main.c ****                 //tính toán độ lệch tần số giữa bộ phát và bộ thu
 249:Core/Src/main.c ****                 clockOffsetRatio = dwt_readcarrierintegrator() * (FREQ_OFFSET_MULTIPLIER * HERTZ_TO
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****                 /* Get timestamps embedded in response message. */
 252:Core/Src/main.c ****                 resp_msg_get_ts(&rx_buffer[RESP_MSG_POLL_RX_TS_IDX], &poll_rx_ts);
 253:Core/Src/main.c ****                 resp_msg_get_ts(&rx_buffer[RESP_MSG_RESP_TX_TS_IDX], &resp_tx_ts);
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****                 /* Compute time of flight and distance, using clock offset ratio to correct for dif
 256:Core/Src/main.c ****                 rtd_init = resp_rx_ts - poll_tx_ts;
 257:Core/Src/main.c ****                 rtd_resp = resp_tx_ts - poll_rx_ts;
 258:Core/Src/main.c **** 
 259:Core/Src/main.c ****                 tof = ((rtd_init - rtd_resp * (1 - clockOffsetRatio)) / 2.0) * DWT_TIME_UNITS;
 260:Core/Src/main.c ****                 distance = tof * SPEED_OF_LIGHT;
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 6


 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****                 /* Display computed distance on LCD. */
 263:Core/Src/main.c ****                 sprintf(dist_str, "DIST: %3.2f m", distance);
 264:Core/Src/main.c ****             }
 265:Core/Src/main.c ****         }
 266:Core/Src/main.c ****         else
 267:Core/Src/main.c ****         {
 268:Core/Src/main.c ****             /* Clear RX error/timeout events in the DW1000 status register. */
 269:Core/Src/main.c ****             dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****             /* Reset RX to properly reinitialise LDE operation. */
 272:Core/Src/main.c ****             dwt_rxreset();
 273:Core/Src/main.c ****         }
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****         /* Execute a delay between ranging exchanges. */
 276:Core/Src/main.c ****         sleep_ms(RNG_DELAY_MS);
 277:Core/Src/main.c ****     }
 278:Core/Src/main.c ****   /* USER CODE END 3 */
 279:Core/Src/main.c **** }
 280:Core/Src/main.c **** 
 281:Core/Src/main.c **** /**
 282:Core/Src/main.c ****   * @brief System Clock Configuration
 283:Core/Src/main.c ****   * @retval None
 284:Core/Src/main.c ****   */
 285:Core/Src/main.c **** void SystemClock_Config(void)
 286:Core/Src/main.c **** {
 287:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 288:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 289:Core/Src/main.c **** 
 290:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 291:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 292:Core/Src/main.c ****   */
 293:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 294:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 295:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 296:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 297:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 298:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 299:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 300:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 301:Core/Src/main.c ****   {
 302:Core/Src/main.c ****     Error_Handler();
 303:Core/Src/main.c ****   }
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 306:Core/Src/main.c ****   */
 307:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 308:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 309:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 310:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 311:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 312:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 315:Core/Src/main.c ****   {
 316:Core/Src/main.c ****     Error_Handler();
 317:Core/Src/main.c ****   }
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 7


 318:Core/Src/main.c **** }
 319:Core/Src/main.c **** 
 320:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 321:Core/Src/main.c **** static void resp_msg_get_ts(uint8 *ts_field, uint32 *ts)
 322:Core/Src/main.c **** {
  27              		.loc 1 322 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 323:Core/Src/main.c ****     int i;
  32              		.loc 1 323 5 view .LVU1
 324:Core/Src/main.c ****     *ts = 0;
  33              		.loc 1 324 5 view .LVU2
  34              		.loc 1 324 9 is_stmt 0 view .LVU3
  35 0000 0023     		movs	r3, #0
  36 0002 0B60     		str	r3, [r1]
 325:Core/Src/main.c ****     for (i = 0; i < RESP_MSG_TS_LEN; i++)
  37              		.loc 1 325 5 is_stmt 1 view .LVU4
  38              	.LVL1:
  39              		.loc 1 325 5 is_stmt 0 view .LVU5
  40 0004 08E0     		b	.L2
  41              	.LVL2:
  42              	.L3:
 326:Core/Src/main.c ****     {
 327:Core/Src/main.c ****         *ts += ts_field[i] << (i * 8);
  43              		.loc 1 327 9 is_stmt 1 discriminator 3 view .LVU6
  44              		.loc 1 327 24 is_stmt 0 discriminator 3 view .LVU7
  45 0006 C25C     		ldrb	r2, [r0, r3]	@ zero_extendqisi2
  46              		.loc 1 327 34 discriminator 3 view .LVU8
  47 0008 4FEAC30C 		lsl	ip, r3, #3
  48              		.loc 1 327 28 discriminator 3 view .LVU9
  49 000c 02FA0CFC 		lsl	ip, r2, ip
  50              		.loc 1 327 13 discriminator 3 view .LVU10
  51 0010 0A68     		ldr	r2, [r1]
  52 0012 6244     		add	r2, r2, ip
  53 0014 0A60     		str	r2, [r1]
 325:Core/Src/main.c ****     for (i = 0; i < RESP_MSG_TS_LEN; i++)
  54              		.loc 1 325 38 is_stmt 1 discriminator 3 view .LVU11
 325:Core/Src/main.c ****     for (i = 0; i < RESP_MSG_TS_LEN; i++)
  55              		.loc 1 325 39 is_stmt 0 discriminator 3 view .LVU12
  56 0016 0133     		adds	r3, r3, #1
  57              	.LVL3:
  58              	.L2:
 325:Core/Src/main.c ****     for (i = 0; i < RESP_MSG_TS_LEN; i++)
  59              		.loc 1 325 17 is_stmt 1 discriminator 1 view .LVU13
 325:Core/Src/main.c ****     for (i = 0; i < RESP_MSG_TS_LEN; i++)
  60              		.loc 1 325 5 is_stmt 0 discriminator 1 view .LVU14
  61 0018 032B     		cmp	r3, #3
  62 001a F4DD     		ble	.L3
 328:Core/Src/main.c ****     }
 329:Core/Src/main.c **** }
  63              		.loc 1 329 1 view .LVU15
  64 001c 7047     		bx	lr
  65              		.cfi_endproc
  66              	.LFE70:
  68              		.section	.text.Error_Handler,"ax",%progbits
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 8


  69              		.align	1
  70              		.global	Error_Handler
  71              		.syntax unified
  72              		.thumb
  73              		.thumb_func
  75              	Error_Handler:
  76              	.LFB71:
 330:Core/Src/main.c **** /* USER CODE END 4 */
 331:Core/Src/main.c **** 
 332:Core/Src/main.c **** /**
 333:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 334:Core/Src/main.c ****   * @retval None
 335:Core/Src/main.c ****   */
 336:Core/Src/main.c **** void Error_Handler(void)
 337:Core/Src/main.c **** {
  77              		.loc 1 337 1 is_stmt 1 view -0
  78              		.cfi_startproc
  79              		@ Volatile: function does not return.
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
  82              		@ link register save eliminated.
 338:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 339:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 340:Core/Src/main.c ****   __disable_irq();
  83              		.loc 1 340 3 view .LVU17
  84              	.LBB4:
  85              	.LBI4:
  86              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 9


  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 10


  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  87              		.loc 2 140 27 view .LVU18
  88              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 11


 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  89              		.loc 2 142 3 view .LVU19
  90              		.syntax unified
  91              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  92 0000 72B6     		cpsid i
  93              	@ 0 "" 2
  94              		.thumb
  95              		.syntax unified
  96              	.L5:
  97              	.LBE5:
  98              	.LBE4:
 341:Core/Src/main.c ****   while (1)
  99              		.loc 1 341 3 discriminator 1 view .LVU20
 342:Core/Src/main.c ****   {
 343:Core/Src/main.c ****   }
 100              		.loc 1 343 3 discriminator 1 view .LVU21
 341:Core/Src/main.c ****   while (1)
 101              		.loc 1 341 9 discriminator 1 view .LVU22
 102 0002 FEE7     		b	.L5
 103              		.cfi_endproc
 104              	.LFE71:
 106              		.section	.text.SystemClock_Config,"ax",%progbits
 107              		.align	1
 108              		.global	SystemClock_Config
 109              		.syntax unified
 110              		.thumb
 111              		.thumb_func
 113              	SystemClock_Config:
 114              	.LFB69:
 286:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 115              		.loc 1 286 1 view -0
 116              		.cfi_startproc
 117              		@ args = 0, pretend = 0, frame = 64
 118              		@ frame_needed = 0, uses_anonymous_args = 0
 119 0000 00B5     		push	{lr}
 120              	.LCFI0:
 121              		.cfi_def_cfa_offset 4
 122              		.cfi_offset 14, -4
 123 0002 91B0     		sub	sp, sp, #68
 124              	.LCFI1:
 125              		.cfi_def_cfa_offset 72
 287:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 126              		.loc 1 287 3 view .LVU24
 287:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 127              		.loc 1 287 22 is_stmt 0 view .LVU25
 128 0004 2822     		movs	r2, #40
 129 0006 0021     		movs	r1, #0
 130 0008 06A8     		add	r0, sp, #24
 131 000a FFF7FEFF 		bl	memset
 132              	.LVL4:
 288:Core/Src/main.c **** 
 133              		.loc 1 288 3 is_stmt 1 view .LVU26
 288:Core/Src/main.c **** 
 134              		.loc 1 288 22 is_stmt 0 view .LVU27
 135 000e 0023     		movs	r3, #0
 136 0010 0193     		str	r3, [sp, #4]
 137 0012 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 12


 138 0014 0393     		str	r3, [sp, #12]
 139 0016 0493     		str	r3, [sp, #16]
 140 0018 0593     		str	r3, [sp, #20]
 293:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 141              		.loc 1 293 3 is_stmt 1 view .LVU28
 293:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 142              		.loc 1 293 36 is_stmt 0 view .LVU29
 143 001a 0122     		movs	r2, #1
 144 001c 0692     		str	r2, [sp, #24]
 294:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 145              		.loc 1 294 3 is_stmt 1 view .LVU30
 294:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 146              		.loc 1 294 30 is_stmt 0 view .LVU31
 147 001e 4FF48033 		mov	r3, #65536
 148 0022 0793     		str	r3, [sp, #28]
 295:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 149              		.loc 1 295 3 is_stmt 1 view .LVU32
 296:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 150              		.loc 1 296 3 view .LVU33
 296:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 151              		.loc 1 296 30 is_stmt 0 view .LVU34
 152 0024 0A92     		str	r2, [sp, #40]
 297:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 153              		.loc 1 297 3 is_stmt 1 view .LVU35
 297:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 154              		.loc 1 297 34 is_stmt 0 view .LVU36
 155 0026 0222     		movs	r2, #2
 156 0028 0D92     		str	r2, [sp, #52]
 298:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 157              		.loc 1 298 3 is_stmt 1 view .LVU37
 298:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 158              		.loc 1 298 35 is_stmt 0 view .LVU38
 159 002a 0E93     		str	r3, [sp, #56]
 299:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 160              		.loc 1 299 3 is_stmt 1 view .LVU39
 299:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 161              		.loc 1 299 32 is_stmt 0 view .LVU40
 162 002c 4FF4E013 		mov	r3, #1835008
 163 0030 0F93     		str	r3, [sp, #60]
 300:Core/Src/main.c ****   {
 164              		.loc 1 300 3 is_stmt 1 view .LVU41
 300:Core/Src/main.c ****   {
 165              		.loc 1 300 7 is_stmt 0 view .LVU42
 166 0032 06A8     		add	r0, sp, #24
 167 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 168              	.LVL5:
 300:Core/Src/main.c ****   {
 169              		.loc 1 300 6 view .LVU43
 170 0038 80B9     		cbnz	r0, .L10
 307:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 171              		.loc 1 307 3 is_stmt 1 view .LVU44
 307:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 172              		.loc 1 307 31 is_stmt 0 view .LVU45
 173 003a 0F23     		movs	r3, #15
 174 003c 0193     		str	r3, [sp, #4]
 309:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 175              		.loc 1 309 3 is_stmt 1 view .LVU46
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 13


 309:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 176              		.loc 1 309 34 is_stmt 0 view .LVU47
 177 003e 0221     		movs	r1, #2
 178 0040 0291     		str	r1, [sp, #8]
 310:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 179              		.loc 1 310 3 is_stmt 1 view .LVU48
 310:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 180              		.loc 1 310 35 is_stmt 0 view .LVU49
 181 0042 0023     		movs	r3, #0
 182 0044 0393     		str	r3, [sp, #12]
 311:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 183              		.loc 1 311 3 is_stmt 1 view .LVU50
 311:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 184              		.loc 1 311 36 is_stmt 0 view .LVU51
 185 0046 4FF48062 		mov	r2, #1024
 186 004a 0492     		str	r2, [sp, #16]
 312:Core/Src/main.c **** 
 187              		.loc 1 312 3 is_stmt 1 view .LVU52
 312:Core/Src/main.c **** 
 188              		.loc 1 312 36 is_stmt 0 view .LVU53
 189 004c 0593     		str	r3, [sp, #20]
 314:Core/Src/main.c ****   {
 190              		.loc 1 314 3 is_stmt 1 view .LVU54
 314:Core/Src/main.c ****   {
 191              		.loc 1 314 7 is_stmt 0 view .LVU55
 192 004e 01A8     		add	r0, sp, #4
 193 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 194              	.LVL6:
 314:Core/Src/main.c ****   {
 195              		.loc 1 314 6 view .LVU56
 196 0054 20B9     		cbnz	r0, .L11
 318:Core/Src/main.c **** 
 197              		.loc 1 318 1 view .LVU57
 198 0056 11B0     		add	sp, sp, #68
 199              	.LCFI2:
 200              		.cfi_remember_state
 201              		.cfi_def_cfa_offset 4
 202              		@ sp needed
 203 0058 5DF804FB 		ldr	pc, [sp], #4
 204              	.L10:
 205              	.LCFI3:
 206              		.cfi_restore_state
 302:Core/Src/main.c ****   }
 207              		.loc 1 302 5 is_stmt 1 view .LVU58
 208 005c FFF7FEFF 		bl	Error_Handler
 209              	.LVL7:
 210              	.L11:
 316:Core/Src/main.c ****   }
 211              		.loc 1 316 5 view .LVU59
 212 0060 FFF7FEFF 		bl	Error_Handler
 213              	.LVL8:
 214              		.cfi_endproc
 215              	.LFE69:
 217              		.global	__aeabi_i2d
 218              		.global	__aeabi_dmul
 219              		.global	__aeabi_d2f
 220              		.global	__aeabi_fsub
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 14


 221              		.global	__aeabi_i2f
 222              		.global	__aeabi_fmul
 223              		.global	__aeabi_f2d
 224              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 225              		.align	2
 226              	.LC0:
 227 0000 44495354 		.ascii	"DIST: %3.2f m\000"
 227      3A202533 
 227      2E326620 
 227      6D00
 228              		.section	.text.main,"ax",%progbits
 229              		.align	1
 230              		.global	main
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 235              	main:
 236              	.LFB68:
 138:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 237              		.loc 1 138 1 view -0
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 8
 240              		@ frame_needed = 0, uses_anonymous_args = 0
 241 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 242              	.LCFI4:
 243              		.cfi_def_cfa_offset 20
 244              		.cfi_offset 4, -20
 245              		.cfi_offset 5, -16
 246              		.cfi_offset 6, -12
 247              		.cfi_offset 7, -8
 248              		.cfi_offset 14, -4
 249 0002 83B0     		sub	sp, sp, #12
 250              	.LCFI5:
 251              		.cfi_def_cfa_offset 32
 146:Core/Src/main.c **** 
 252              		.loc 1 146 3 view .LVU61
 253 0004 FFF7FEFF 		bl	HAL_Init
 254              	.LVL9:
 153:Core/Src/main.c **** 
 255              		.loc 1 153 3 view .LVU62
 256 0008 FFF7FEFF 		bl	SystemClock_Config
 257              	.LVL10:
 160:Core/Src/main.c ****   MX_SPI1_Init();
 258              		.loc 1 160 3 view .LVU63
 259 000c FFF7FEFF 		bl	MX_GPIO_Init
 260              	.LVL11:
 161:Core/Src/main.c ****   MX_I2C1_Init();
 261              		.loc 1 161 3 view .LVU64
 262 0010 FFF7FEFF 		bl	MX_SPI1_Init
 263              	.LVL12:
 162:Core/Src/main.c ****   MX_USART1_UART_Init();
 264              		.loc 1 162 3 view .LVU65
 265 0014 FFF7FEFF 		bl	MX_I2C1_Init
 266              	.LVL13:
 163:Core/Src/main.c ****   MX_USART3_UART_Init();
 267              		.loc 1 163 3 view .LVU66
 268 0018 FFF7FEFF 		bl	MX_USART1_UART_Init
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 15


 269              	.LVL14:
 164:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 270              		.loc 1 164 3 view .LVU67
 271 001c FFF7FEFF 		bl	MX_USART3_UART_Init
 272              	.LVL15:
 174:Core/Src/main.c ****     {
 273              		.loc 1 174 5 view .LVU68
 174:Core/Src/main.c ****     {
 274              		.loc 1 174 9 is_stmt 0 view .LVU69
 275 0020 0120     		movs	r0, #1
 276 0022 FFF7FEFF 		bl	dwt_initialise
 277              	.LVL16:
 174:Core/Src/main.c ****     {
 278              		.loc 1 174 8 view .LVU70
 279 0026 B0F1FF3F 		cmp	r0, #-1
 280 002a 00D1     		bne	.L13
 281              	.L14:
 178:Core/Src/main.c ****         { };
 282              		.loc 1 178 9 is_stmt 1 discriminator 1 view .LVU71
 179:Core/Src/main.c ****     }
 283              		.loc 1 179 11 discriminator 1 view .LVU72
 178:Core/Src/main.c ****         { };
 284              		.loc 1 178 15 discriminator 1 view .LVU73
 285 002c FEE7     		b	.L14
 286              	.L13:
 179:Core/Src/main.c ****     }
 287              		.loc 1 179 12 view .LVU74
 184:Core/Src/main.c **** 
 288              		.loc 1 184 5 view .LVU75
 289 002e 5E48     		ldr	r0, .L22+16
 290 0030 FFF7FEFF 		bl	dwt_configure
 291              	.LVL17:
 187:Core/Src/main.c ****     dwt_settxantennadelay(TX_ANT_DLY);
 292              		.loc 1 187 5 view .LVU76
 293 0034 44F23400 		movw	r0, #16436
 294 0038 FFF7FEFF 		bl	dwt_setrxantennadelay
 295              	.LVL18:
 188:Core/Src/main.c **** 
 296              		.loc 1 188 5 view .LVU77
 297 003c 44F23400 		movw	r0, #16436
 298 0040 FFF7FEFF 		bl	dwt_settxantennadelay
 299              	.LVL19:
 192:Core/Src/main.c ****     dwt_setrxtimeout(RESP_RX_TIMEOUT_UUS);
 300              		.loc 1 192 5 view .LVU78
 301 0044 8C20     		movs	r0, #140
 302 0046 FFF7FEFF 		bl	dwt_setrxaftertxdelay
 303              	.LVL20:
 193:Core/Src/main.c ****   /* USER CODE END 2 */
 304              		.loc 1 193 5 view .LVU79
 305 004a D220     		movs	r0, #210
 306 004c FFF7FEFF 		bl	dwt_setrxtimeout
 307              	.LVL21:
 308 0050 0FE0     		b	.L19
 309              	.LVL22:
 310              	.L21:
 311              	.LBB6:
 231:Core/Src/main.c ****             }
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 16


 312              		.loc 1 231 17 view .LVU80
 313 0052 0022     		movs	r2, #0
 314 0054 5548     		ldr	r0, .L22+20
 315 0056 FFF7FEFF 		bl	dwt_readrxdata
 316              	.LVL23:
 231:Core/Src/main.c ****             }
 317              		.loc 1 231 17 is_stmt 0 view .LVU81
 318 005a 3FE0     		b	.L17
 319              	.L16:
 231:Core/Src/main.c ****             }
 320              		.loc 1 231 17 view .LVU82
 321              	.LBE6:
 269:Core/Src/main.c **** 
 322              		.loc 1 269 13 is_stmt 1 view .LVU83
 323 005c 544A     		ldr	r2, .L22+24
 324 005e 0021     		movs	r1, #0
 325 0060 0F20     		movs	r0, #15
 326 0062 FFF7FEFF 		bl	dwt_write32bitoffsetreg
 327              	.LVL24:
 272:Core/Src/main.c ****         }
 328              		.loc 1 272 13 view .LVU84
 329 0066 FFF7FEFF 		bl	dwt_rxreset
 330              	.LVL25:
 331              	.L18:
 276:Core/Src/main.c ****     }
 332              		.loc 1 276 9 view .LVU85
 333 006a 4FF47A70 		mov	r0, #1000
 334 006e FFF7FEFF 		bl	sleep_ms
 335              	.LVL26:
 198:Core/Src/main.c ****   {
 336              		.loc 1 198 9 view .LVU86
 337              	.L19:
 198:Core/Src/main.c ****   {
 338              		.loc 1 198 3 view .LVU87
 204:Core/Src/main.c ****         dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_TXFRS);
 339              		.loc 1 204 9 view .LVU88
 204:Core/Src/main.c ****         dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_TXFRS);
 340              		.loc 1 204 37 is_stmt 0 view .LVU89
 341 0072 504C     		ldr	r4, .L22+28
 342 0074 504B     		ldr	r3, .L22+32
 343 0076 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 344 0078 A370     		strb	r3, [r4, #2]
 205:Core/Src/main.c ****         dwt_writetxdata(sizeof(tx_poll_msg), tx_poll_msg, 0); /* Zero offset in TX buffer. */
 345              		.loc 1 205 9 is_stmt 1 view .LVU90
 346 007a 8022     		movs	r2, #128
 347 007c 0021     		movs	r1, #0
 348 007e 0F20     		movs	r0, #15
 349 0080 FFF7FEFF 		bl	dwt_write32bitoffsetreg
 350              	.LVL27:
 206:Core/Src/main.c ****         dwt_writetxfctrl(sizeof(tx_poll_msg), 0, 1); /* Zero offset in TX buffer, ranging. */
 351              		.loc 1 206 9 view .LVU91
 352 0084 0022     		movs	r2, #0
 353 0086 2146     		mov	r1, r4
 354 0088 0C20     		movs	r0, #12
 355 008a FFF7FEFF 		bl	dwt_writetxdata
 356              	.LVL28:
 207:Core/Src/main.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 17


 357              		.loc 1 207 9 view .LVU92
 358 008e 0122     		movs	r2, #1
 359 0090 0021     		movs	r1, #0
 360 0092 0C20     		movs	r0, #12
 361 0094 FFF7FEFF 		bl	dwt_writetxfctrl
 362              	.LVL29:
 211:Core/Src/main.c **** 
 363              		.loc 1 211 9 view .LVU93
 364 0098 0220     		movs	r0, #2
 365 009a FFF7FEFF 		bl	dwt_starttx
 366              	.LVL30:
 214:Core/Src/main.c ****         { };
 367              		.loc 1 214 9 view .LVU94
 368              	.L15:
 215:Core/Src/main.c **** 
 369              		.loc 1 215 11 discriminator 1 view .LVU95
 214:Core/Src/main.c ****         { };
 370              		.loc 1 214 15 discriminator 1 view .LVU96
 214:Core/Src/main.c ****         { };
 371              		.loc 1 214 32 is_stmt 0 discriminator 1 view .LVU97
 372 009e 0021     		movs	r1, #0
 373 00a0 0F20     		movs	r0, #15
 374 00a2 FFF7FEFF 		bl	dwt_read32bitoffsetreg
 375              	.LVL31:
 214:Core/Src/main.c ****         { };
 376              		.loc 1 214 30 discriminator 1 view .LVU98
 377 00a6 454B     		ldr	r3, .L22+36
 378 00a8 1860     		str	r0, [r3]
 214:Core/Src/main.c ****         { };
 379              		.loc 1 214 65 discriminator 1 view .LVU99
 380 00aa 454B     		ldr	r3, .L22+40
 381 00ac 0340     		ands	r3, r3, r0
 214:Core/Src/main.c ****         { };
 382              		.loc 1 214 15 discriminator 1 view .LVU100
 383 00ae 002B     		cmp	r3, #0
 384 00b0 F5D0     		beq	.L15
 215:Core/Src/main.c **** 
 385              		.loc 1 215 12 is_stmt 1 view .LVU101
 218:Core/Src/main.c **** 
 386              		.loc 1 218 9 view .LVU102
 218:Core/Src/main.c **** 
 387              		.loc 1 218 21 is_stmt 0 view .LVU103
 388 00b2 414A     		ldr	r2, .L22+32
 389 00b4 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 390 00b6 0133     		adds	r3, r3, #1
 391 00b8 1370     		strb	r3, [r2]
 220:Core/Src/main.c ****         {
 392              		.loc 1 220 9 is_stmt 1 view .LVU104
 220:Core/Src/main.c ****         {
 393              		.loc 1 220 12 is_stmt 0 view .LVU105
 394 00ba 10F4804F 		tst	r0, #16384
 395 00be CDD0     		beq	.L16
 396              	.LBB8:
 222:Core/Src/main.c **** 
 397              		.loc 1 222 13 is_stmt 1 view .LVU106
 225:Core/Src/main.c **** 
 398              		.loc 1 225 13 view .LVU107
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 18


 399 00c0 4FF48042 		mov	r2, #16384
 400 00c4 0021     		movs	r1, #0
 401 00c6 0F20     		movs	r0, #15
 402 00c8 FFF7FEFF 		bl	dwt_write32bitoffsetreg
 403              	.LVL32:
 228:Core/Src/main.c ****             if (frame_len <= RX_BUF_LEN)
 404              		.loc 1 228 13 view .LVU108
 228:Core/Src/main.c ****             if (frame_len <= RX_BUF_LEN)
 405              		.loc 1 228 25 is_stmt 0 view .LVU109
 406 00cc 0021     		movs	r1, #0
 407 00ce 1020     		movs	r0, #16
 408 00d0 FFF7FEFF 		bl	dwt_read32bitoffsetreg
 409              	.LVL33:
 228:Core/Src/main.c ****             if (frame_len <= RX_BUF_LEN)
 410              		.loc 1 228 23 view .LVU110
 411 00d4 00F07F01 		and	r1, r0, #127
 412              	.LVL34:
 229:Core/Src/main.c ****             {
 413              		.loc 1 229 13 is_stmt 1 view .LVU111
 229:Core/Src/main.c ****             {
 414              		.loc 1 229 16 is_stmt 0 view .LVU112
 415 00d8 1429     		cmp	r1, #20
 416 00da BAD9     		bls	.L21
 417              	.LVL35:
 418              	.L17:
 236:Core/Src/main.c ****             if (memcmp(rx_buffer, rx_resp_msg, ALL_MSG_COMMON_LEN) == 0)
 419              		.loc 1 236 13 is_stmt 1 view .LVU113
 236:Core/Src/main.c ****             if (memcmp(rx_buffer, rx_resp_msg, ALL_MSG_COMMON_LEN) == 0)
 420              		.loc 1 236 39 is_stmt 0 view .LVU114
 421 00dc 3348     		ldr	r0, .L22+20
 422 00de 0023     		movs	r3, #0
 423 00e0 8370     		strb	r3, [r0, #2]
 237:Core/Src/main.c ****             {
 424              		.loc 1 237 13 is_stmt 1 view .LVU115
 237:Core/Src/main.c ****             {
 425              		.loc 1 237 17 is_stmt 0 view .LVU116
 426 00e2 0A22     		movs	r2, #10
 427 00e4 3749     		ldr	r1, .L22+44
 428 00e6 FFF7FEFF 		bl	memcmp
 429              	.LVL36:
 237:Core/Src/main.c ****             {
 430              		.loc 1 237 16 view .LVU117
 431 00ea 0028     		cmp	r0, #0
 432 00ec BDD1     		bne	.L18
 433              	.LBB7:
 239:Core/Src/main.c ****                 int32 rtd_init, rtd_resp;
 434              		.loc 1 239 17 is_stmt 1 view .LVU118
 240:Core/Src/main.c ****                 float clockOffsetRatio ;
 435              		.loc 1 240 17 view .LVU119
 241:Core/Src/main.c **** 
 436              		.loc 1 241 17 view .LVU120
 244:Core/Src/main.c ****                 resp_rx_ts = dwt_readrxtimestamplo32();
 437              		.loc 1 244 17 view .LVU121
 244:Core/Src/main.c ****                 resp_rx_ts = dwt_readrxtimestamplo32();
 438              		.loc 1 244 30 is_stmt 0 view .LVU122
 439 00ee FFF7FEFF 		bl	dwt_readtxtimestamplo32
 440              	.LVL37:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 19


 441 00f2 0646     		mov	r6, r0
 442              	.LVL38:
 245:Core/Src/main.c **** 
 443              		.loc 1 245 17 is_stmt 1 view .LVU123
 245:Core/Src/main.c **** 
 444              		.loc 1 245 30 is_stmt 0 view .LVU124
 445 00f4 FFF7FEFF 		bl	dwt_readrxtimestamplo32
 446              	.LVL39:
 245:Core/Src/main.c **** 
 447              		.loc 1 245 30 view .LVU125
 448 00f8 0446     		mov	r4, r0
 449              	.LVL40:
 249:Core/Src/main.c **** 
 450              		.loc 1 249 17 is_stmt 1 view .LVU126
 249:Core/Src/main.c **** 
 451              		.loc 1 249 36 is_stmt 0 view .LVU127
 452 00fa FFF7FEFF 		bl	dwt_readcarrierintegrator
 453              	.LVL41:
 249:Core/Src/main.c **** 
 454              		.loc 1 249 64 view .LVU128
 455 00fe FFF7FEFF 		bl	__aeabi_i2d
 456              	.LVL42:
 457 0102 4FF0FF32 		mov	r2, #-1
 458 0106 304B     		ldr	r3, .L22+48
 459 0108 FFF7FEFF 		bl	__aeabi_dmul
 460              	.LVL43:
 249:Core/Src/main.c **** 
 461              		.loc 1 249 34 view .LVU129
 462 010c FFF7FEFF 		bl	__aeabi_d2f
 463              	.LVL44:
 464 0110 0546     		mov	r5, r0
 465              	.LVL45:
 252:Core/Src/main.c ****                 resp_msg_get_ts(&rx_buffer[RESP_MSG_RESP_TX_TS_IDX], &resp_tx_ts);
 466              		.loc 1 252 17 is_stmt 1 view .LVU130
 467 0112 264F     		ldr	r7, .L22+20
 468 0114 6946     		mov	r1, sp
 469 0116 07F10A00 		add	r0, r7, #10
 470              	.LVL46:
 252:Core/Src/main.c ****                 resp_msg_get_ts(&rx_buffer[RESP_MSG_RESP_TX_TS_IDX], &resp_tx_ts);
 471              		.loc 1 252 17 is_stmt 0 view .LVU131
 472 011a FFF7FEFF 		bl	resp_msg_get_ts
 473              	.LVL47:
 253:Core/Src/main.c **** 
 474              		.loc 1 253 17 is_stmt 1 view .LVU132
 475 011e 01A9     		add	r1, sp, #4
 476 0120 07F10E00 		add	r0, r7, #14
 477 0124 FFF7FEFF 		bl	resp_msg_get_ts
 478              	.LVL48:
 256:Core/Src/main.c ****                 rtd_resp = resp_tx_ts - poll_rx_ts;
 479              		.loc 1 256 17 view .LVU133
 256:Core/Src/main.c ****                 rtd_resp = resp_tx_ts - poll_rx_ts;
 480              		.loc 1 256 39 is_stmt 0 view .LVU134
 481 0128 A41B     		subs	r4, r4, r6
 482              	.LVL49:
 257:Core/Src/main.c **** 
 483              		.loc 1 257 17 is_stmt 1 view .LVU135
 257:Core/Src/main.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 20


 484              		.loc 1 257 39 is_stmt 0 view .LVU136
 485 012a 019E     		ldr	r6, [sp, #4]
 486              	.LVL50:
 257:Core/Src/main.c **** 
 487              		.loc 1 257 39 view .LVU137
 488 012c 009B     		ldr	r3, [sp]
 489 012e F61A     		subs	r6, r6, r3
 490              	.LVL51:
 259:Core/Src/main.c ****                 distance = tof * SPEED_OF_LIGHT;
 491              		.loc 1 259 17 is_stmt 1 view .LVU138
 259:Core/Src/main.c ****                 distance = tof * SPEED_OF_LIGHT;
 492              		.loc 1 259 50 is_stmt 0 view .LVU139
 493 0130 2946     		mov	r1, r5
 494 0132 4FF07E50 		mov	r0, #1065353216
 495 0136 FFF7FEFF 		bl	__aeabi_fsub
 496              	.LVL52:
 497 013a 0546     		mov	r5, r0
 498              	.LVL53:
 259:Core/Src/main.c ****                 distance = tof * SPEED_OF_LIGHT;
 499              		.loc 1 259 45 view .LVU140
 500 013c 3046     		mov	r0, r6
 501 013e FFF7FEFF 		bl	__aeabi_i2f
 502              	.LVL54:
 503 0142 2946     		mov	r1, r5
 504 0144 FFF7FEFF 		bl	__aeabi_fmul
 505              	.LVL55:
 506 0148 0546     		mov	r5, r0
 259:Core/Src/main.c ****                 distance = tof * SPEED_OF_LIGHT;
 507              		.loc 1 259 34 view .LVU141
 508 014a 2046     		mov	r0, r4
 509 014c FFF7FEFF 		bl	__aeabi_i2f
 510              	.LVL56:
 511 0150 2946     		mov	r1, r5
 512 0152 FFF7FEFF 		bl	__aeabi_fsub
 513              	.LVL57:
 514 0156 FFF7FEFF 		bl	__aeabi_f2d
 515              	.LVL58:
 259:Core/Src/main.c ****                 distance = tof * SPEED_OF_LIGHT;
 516              		.loc 1 259 71 view .LVU142
 517 015a 0022     		movs	r2, #0
 518 015c 1B4B     		ldr	r3, .L22+52
 519 015e FFF7FEFF 		bl	__aeabi_dmul
 520              	.LVL59:
 259:Core/Src/main.c ****                 distance = tof * SPEED_OF_LIGHT;
 521              		.loc 1 259 78 view .LVU143
 522 0162 0DA3     		adr	r3, .L22
 523 0164 D3E90023 		ldrd	r2, [r3]
 524 0168 FFF7FEFF 		bl	__aeabi_dmul
 525              	.LVL60:
 526 016c 0446     		mov	r4, r0
 527              	.LVL61:
 259:Core/Src/main.c ****                 distance = tof * SPEED_OF_LIGHT;
 528              		.loc 1 259 78 view .LVU144
 529 016e 0D46     		mov	r5, r1
 259:Core/Src/main.c ****                 distance = tof * SPEED_OF_LIGHT;
 530              		.loc 1 259 21 view .LVU145
 531 0170 174B     		ldr	r3, .L22+56
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 21


 532 0172 C3E90045 		strd	r4, [r3]
 260:Core/Src/main.c **** 
 533              		.loc 1 260 17 is_stmt 1 view .LVU146
 260:Core/Src/main.c **** 
 534              		.loc 1 260 32 is_stmt 0 view .LVU147
 535 0176 0AA3     		adr	r3, .L22+8
 536 0178 D3E90023 		ldrd	r2, [r3]
 537 017c FFF7FEFF 		bl	__aeabi_dmul
 538              	.LVL62:
 539 0180 0246     		mov	r2, r0
 540 0182 0B46     		mov	r3, r1
 260:Core/Src/main.c **** 
 541              		.loc 1 260 26 view .LVU148
 542 0184 1349     		ldr	r1, .L22+60
 543 0186 C1E90023 		strd	r2, [r1]
 263:Core/Src/main.c ****             }
 544              		.loc 1 263 17 is_stmt 1 view .LVU149
 545 018a 1349     		ldr	r1, .L22+64
 546 018c 1348     		ldr	r0, .L22+68
 547 018e FFF7FEFF 		bl	sprintf
 548              	.LVL63:
 549 0192 6AE7     		b	.L18
 550              	.L23:
 551 0194 AFF30080 		.align	3
 552              	.L22:
 553 0198 FA48CE3B 		.word	1003374842
 554 019c 1835B13D 		.word	1035023640
 555 01a0 00000013 		.word	318767104
 556 01a4 19DDB141 		.word	1102175513
 557 01a8 00000000 		.word	.LANCHOR0
 558 01ac 00000000 		.word	.LANCHOR4
 559 01b0 00902724 		.word	606572544
 560 01b4 00000000 		.word	.LANCHOR1
 561 01b8 00000000 		.word	.LANCHOR2
 562 01bc 00000000 		.word	.LANCHOR3
 563 01c0 00D02724 		.word	606588928
 564 01c4 00000000 		.word	.LANCHOR5
 565 01c8 FFFF0FBE 		.word	-1106247681
 566 01cc 0000E03F 		.word	1071644672
 567 01d0 00000000 		.word	.LANCHOR6
 568 01d4 00000000 		.word	.LANCHOR7
 569 01d8 00000000 		.word	.LC0
 570 01dc 00000000 		.word	.LANCHOR8
 571              	.LBE7:
 572              	.LBE8:
 573              		.cfi_endproc
 574              	.LFE68:
 576              		.global	dist_str
 577              		.section	.bss.dist_str,"aw",%nobits
 578              		.align	2
 579              		.set	.LANCHOR8,. + 0
 582              	dist_str:
 583 0000 00000000 		.space	16
 583      00000000 
 583      00000000 
 583      00000000 
 584              		.section	.bss.distance,"aw",%nobits
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 22


 585              		.align	3
 586              		.set	.LANCHOR7,. + 0
 589              	distance:
 590 0000 00000000 		.space	8
 590      00000000 
 591              		.section	.bss.frame_seq_nb,"aw",%nobits
 592              		.set	.LANCHOR2,. + 0
 595              	frame_seq_nb:
 596 0000 00       		.space	1
 597              		.section	.bss.rx_buffer,"aw",%nobits
 598              		.align	2
 599              		.set	.LANCHOR4,. + 0
 602              	rx_buffer:
 603 0000 00000000 		.space	20
 603      00000000 
 603      00000000 
 603      00000000 
 603      00000000 
 604              		.section	.bss.status_reg,"aw",%nobits
 605              		.align	2
 606              		.set	.LANCHOR3,. + 0
 609              	status_reg:
 610 0000 00000000 		.space	4
 611              		.section	.bss.tof,"aw",%nobits
 612              		.align	3
 613              		.set	.LANCHOR6,. + 0
 616              	tof:
 617 0000 00000000 		.space	8
 617      00000000 
 618              		.section	.data.config,"aw"
 619              		.align	2
 620              		.set	.LANCHOR0,. + 0
 623              	config:
 624 0000 02       		.byte	2
 625 0001 02       		.byte	2
 626 0002 14       		.byte	20
 627 0003 00       		.byte	0
 628 0004 09       		.byte	9
 629 0005 09       		.byte	9
 630 0006 00       		.byte	0
 631 0007 02       		.byte	2
 632 0008 00       		.byte	0
 633 0009 00       		.space	1
 634 000a 8100     		.short	129
 635              		.section	.data.rx_resp_msg,"aw"
 636              		.align	2
 637              		.set	.LANCHOR5,. + 0
 640              	rx_resp_msg:
 641 0000 418800CA 		.ascii	"A\210\000\312\336VEWA\341\000\000\000\000\000\000\000"
 641      DE564557 
 641      41E10000 
 641      00000000 
 641      00
 642 0011 000000   		.ascii	"\000\000\000"
 643              		.section	.data.tx_poll_msg,"aw"
 644              		.align	2
 645              		.set	.LANCHOR1,. + 0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 23


 648              	tx_poll_msg:
 649 0000 418800CA 		.ascii	"A\210\000\312\336WAVE\340\000\000"
 649      DE574156 
 649      45E00000 
 650              		.text
 651              	.Letext0:
 652              		.file 3 "d:\\10 2021.10\\arm-none-eabi\\include\\machine\\_default_types.h"
 653              		.file 4 "d:\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 654              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 655              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 656              		.file 7 "Core/decadriver/deca_device_api.h"
 657              		.file 8 "d:\\10 2021.10\\arm-none-eabi\\include\\stdio.h"
 658              		.file 9 "d:\\10 2021.10\\arm-none-eabi\\include\\string.h"
 659              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 660              		.file 11 "Core/Inc/gpio.h"
 661              		.file 12 "Core/Inc/spi.h"
 662              		.file 13 "Core/Inc/i2c.h"
 663              		.file 14 "Core/Inc/usart.h"
 664              		.file 15 "Core/Platform/sleep.h"
 665              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 666              		.file 17 "<built-in>"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 24


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:18     .text.resp_msg_get_ts:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:23     .text.resp_msg_get_ts:00000000 resp_msg_get_ts
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:69     .text.Error_Handler:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:75     .text.Error_Handler:00000000 Error_Handler
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:107    .text.SystemClock_Config:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:113    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:225    .rodata.main.str1.4:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:229    .text.main:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:235    .text.main:00000000 main
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:553    .text.main:00000198 $d
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:582    .bss.dist_str:00000000 dist_str
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:578    .bss.dist_str:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:585    .bss.distance:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:589    .bss.distance:00000000 distance
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:595    .bss.frame_seq_nb:00000000 frame_seq_nb
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:596    .bss.frame_seq_nb:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:598    .bss.rx_buffer:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:602    .bss.rx_buffer:00000000 rx_buffer
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:605    .bss.status_reg:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:609    .bss.status_reg:00000000 status_reg
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:612    .bss.tof:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:616    .bss.tof:00000000 tof
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:619    .data.config:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:623    .data.config:00000000 config
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:636    .data.rx_resp_msg:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:640    .data.rx_resp_msg:00000000 rx_resp_msg
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:644    .data.tx_poll_msg:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s:648    .data.tx_poll_msg:00000000 tx_poll_msg

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
__aeabi_i2d
__aeabi_dmul
__aeabi_d2f
__aeabi_fsub
__aeabi_i2f
__aeabi_fmul
__aeabi_f2d
HAL_Init
MX_GPIO_Init
MX_SPI1_Init
MX_I2C1_Init
MX_USART1_UART_Init
MX_USART3_UART_Init
dwt_initialise
dwt_configure
dwt_setrxantennadelay
dwt_settxantennadelay
dwt_setrxaftertxdelay
dwt_setrxtimeout
dwt_readrxdata
dwt_write32bitoffsetreg
dwt_rxreset
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccpmbT3U.s 			page 25


sleep_ms
dwt_writetxdata
dwt_writetxfctrl
dwt_starttx
dwt_read32bitoffsetreg
memcmp
dwt_readtxtimestamplo32
dwt_readrxtimestamplo32
dwt_readcarrierintegrator
sprintf
