// Seed: 3052717864
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output logic id_3,
    input id_4,
    output logic id_5,
    input id_6,
    output id_7,
    input logic id_8,
    input id_9,
    input logic id_10,
    input id_11,
    input logic id_12,
    input id_13,
    input id_14,
    input logic id_15,
    input logic id_16,
    input id_17,
    input id_18,
    output wire id_19
);
  logic id_20;
  always @(posedge id_6 or 1) id_19[1] <= 1'b0;
endmodule
