VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf-dirty
Revision: v8.0.0-rc2-2909-gdadca7ecf-dirty
Compiled: 2025-07-15T17:06:01
Compiler: GNU 11.4.0 on Linux-6.8.0-40-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml main.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/ysiddhanth/Desktop/dump/Clock-project/verilog/build/main_dummy.sdc --fix_clusters main_constraints.place --place


Architecture file: /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: main

# Loading Architecture Description
# Loading Architecture Description took 0.26 seconds (max_rss 28.6 MiB, delta_rss +23.0 MiB)
# Building complex block graph
# Building complex block graph took 0.06 seconds (max_rss 35.3 MiB, delta_rss +6.7 MiB)
# Load circuit
# Load circuit took 0.02 seconds (max_rss 40.2 MiB, delta_rss +4.9 MiB)
# Clean circuit
Absorbed 2132 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   35 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 141
# Clean circuit took 0.02 seconds (max_rss 46.7 MiB, delta_rss +6.5 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 46.9 MiB, delta_rss +0.2 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 46.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 360
    .input    :       4
    .output   :      10
    ASSP      :       1
    BIDIR_CELL:      14
    C_FRAG    :      14
    F_FRAG    :       4
    GND       :       1
    Q_FRAG    :     107
    T_FRAG    :     204
    VCC       :       1
  Nets  : 350
    Avg Fanout:     7.4
    Max Fanout:  1008.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
Warning 1: Inferred implicit clock source aclk_dff_Q.QZ[0] for netlist clock aclk (possibly data used as clock)
  Timing Graph Nodes: 2934
  Timing Graph Edges: 4768
  Timing Graph Levels: 22
# Build Timing Graph took 0.00 seconds (max_rss 46.9 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'aclk' Fanout: 48 pins (1.6%), 48 blocks (13.3%)
  Netlist Clock 'clk' Fanout: 59 pins (2.0%), 59 blocks (16.4%)
# Load Timing Constraints

SDC file '/home/ysiddhanth/Desktop/dump/Clock-project/verilog/build/main_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'aclk' Source: 'aclk_dff_Q.QZ[0]'
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 46.9 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: main.net
Circuit placement file: main.place
Circuit routing file: main.route
Circuit SDC file: /home/ysiddhanth/Desktop/dump/Clock-project/verilog/build/main_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'main_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'main.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.045513 seconds).
# Load Packing took 0.05 seconds (max_rss 48.9 MiB, delta_rss +2.0 MiB)
Warning 2: Netlist contains 0 global net to non-global architecture pin connections
Warning 3: Logic block #131 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 4: Logic block #132 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 284
Netlist num_blocks: 133
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 116.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 14.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 4
Netlist output pins: 38


Pb types usage...
  PB-LOGIC          : 116
   LOGIC            : 116
    FRAGS           : 116
     c_frag_modes   : 116
      SINGLE        : 14
       c_frag       : 14
      SPLIT         : 102
       b_frag       : 102
       t_frag       : 102
     f_frag         : 4
     q_frag_modes   : 107
      INT           : 52
       q_frag       : 52
      EXT           : 55
       q_frag       : 55
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 14
   BIDIR            : 14
    INPUT           : 4
     bidir          : 4
     inpad          : 4
    OUTPUT          : 10
     bidir          : 10
     outpad         : 10
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		116	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		14	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.10 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.13 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.44 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.00 seconds (max_rss 49.3 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 5: This architecture version is for VPR 8.1.0-dev+dadca7ecf-dirty while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 0.44 seconds (max_rss 348.9 MiB, delta_rss +299.7 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.16 seconds (max_rss 396.4 MiB, delta_rss +347.2 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 6: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 8: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 9: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 12.97 seconds (max_rss 396.4 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 396.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 12.97 seconds (max_rss 396.4 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 0.64 seconds (max_rss 454.3 MiB, delta_rss +57.9 MiB)
Warning 10: CHANX place cost fac is 0 at 2 2
Warning 11: CHANX place cost fac is 0 at 34 34
Warning 12: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading main_constraints.place.

Successfully read main_constraints.place.

## Initial Placement took 0.02 seconds (max_rss 454.3 MiB, delta_rss +0.0 MiB)

There are 2416 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 11422

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 16.8273 td_cost: 3.31849e-06
Initial placement estimated Critical Path Delay (CPD): 80.0538 ns
Initial placement estimated setup Total Negative Slack (sTNS): -5975.22 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -80.0538 ns

Initial placement estimated setup slack histogram:
[   -8e-08: -7.3e-08) 10 (  7.2%) |*****************
[ -7.3e-08: -6.5e-08) 13 (  9.4%) |**********************
[ -6.5e-08: -5.8e-08) 13 (  9.4%) |**********************
[ -5.8e-08:   -5e-08) 15 ( 10.8%) |**************************
[   -5e-08: -4.3e-08) 20 ( 14.4%) |**********************************
[ -4.3e-08: -3.6e-08)  8 (  5.8%) |**************
[ -3.6e-08: -2.8e-08) 28 ( 20.1%) |************************************************
[ -2.8e-08: -2.1e-08) 14 ( 10.1%) |************************
[ -2.1e-08: -1.3e-08)  8 (  5.8%) |**************
[ -1.3e-08: -5.9e-09) 10 (  7.2%) |*****************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 678
Warning 13: Starting t: 131 of 133 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 1.5e-01   0.976      16.59 3.4582e-06  77.690  -6.19e+03  -77.690   0.962  0.0159   38.0     1.00       678  0.200
   2    0.0 7.6e-02   0.996      16.58 3.2688e-06  81.472  -6.07e+03  -81.472   0.954  0.0164   38.0     1.00      1356  0.500
   3    0.0 6.8e-02   0.987      16.68 3.372e-06   82.842  -6.41e+03  -82.842   0.963  0.0157   38.0     1.00      2034  0.900
   4    0.0 3.4e-02   0.986      16.44 3.4323e-06  75.467  -6.26e+03  -75.467   0.940  0.0257   38.0     1.00      2712  0.500
   5    0.0 3.1e-02   1.030      16.71 3.3047e-06  78.830  -6.38e+03  -78.830   0.935  0.0285   38.0     1.00      3390  0.900
   6    0.0 2.8e-02   1.003      17.06 3.1547e-06  88.528  -6.46e+03  -88.528   0.935  0.0151   38.0     1.00      4068  0.900
   7    0.0 2.5e-02   0.997      16.81 3.3432e-06  80.204  -6.32e+03  -80.204   0.935  0.0182   38.0     1.00      4746  0.900
   8    0.0 2.2e-02   0.985      16.50 3.3661e-06  80.296  -6.17e+03  -80.296   0.925  0.0242   38.0     1.00      5424  0.900
   9    0.0 2.0e-02   0.967      16.76 3.2962e-06  80.843   -6.6e+03  -80.843   0.904  0.0147   38.0     1.00      6102  0.900
  10    0.0 1.8e-02   1.015      16.87 3.4612e-06  84.871  -6.43e+03  -84.871   0.907  0.0197   38.0     1.00      6780  0.900
  11    0.0 1.6e-02   0.985      16.87 3.3552e-06  79.592  -6.37e+03  -79.592   0.900  0.0166   38.0     1.00      7458  0.900
  12    0.0 1.5e-02   0.991      16.51 3.2479e-06  81.388  -6.31e+03  -81.388   0.903  0.0120   38.0     1.00      8136  0.900
  13    0.0 1.3e-02   0.989      16.59 3.331e-06   77.030  -6.19e+03  -77.030   0.855  0.0155   38.0     1.00      8814  0.900
  14    0.0 1.2e-02   1.007      16.38 3.2041e-06  87.489  -6.25e+03  -87.489   0.845  0.0210   38.0     1.00      9492  0.900
  15    0.0 1.1e-02   0.976      16.52 3.2343e-06  82.058  -6.16e+03  -82.058   0.863  0.0163   38.0     1.00     10170  0.900
  16    0.0 9.6e-03   1.000      16.10 3.2928e-06  74.509  -5.87e+03  -74.509   0.832  0.0107   38.0     1.00     10848  0.900
  17    0.0 8.7e-03   1.007      16.16 3.452e-06   67.920  -5.61e+03  -67.920   0.824  0.0178   38.0     1.00     11526  0.900
  18    0.0 7.8e-03   0.962      15.93 3.2352e-06  79.466  -6.14e+03  -79.466   0.808  0.0213   38.0     1.00     12204  0.900
  19    0.0 7.0e-03   1.012      15.92 3.2193e-06  77.351  -6.03e+03  -77.351   0.760  0.0158   38.0     1.00     12882  0.900
  20    0.0 6.7e-03   0.964      15.74 3.1196e-06  79.432  -6.12e+03  -79.432   0.742  0.0206   38.0     1.00     13560  0.950
  21    0.0 6.3e-03   1.015      15.55 3.0541e-06  84.117  -5.85e+03  -84.117   0.739  0.0321   38.0     1.00     14238  0.950
  22    0.0 6.0e-03   1.022      15.45 2.9996e-06  81.575  -6.02e+03  -81.575   0.739  0.0253   38.0     1.00     14916  0.950
  23    0.0 5.7e-03   0.990      15.61 2.9557e-06  81.307  -6.16e+03  -81.307   0.718  0.0139   38.0     1.00     15594  0.950
  24    0.0 5.4e-03   0.991      15.32 3.1874e-06  73.158   -5.9e+03  -73.158   0.708  0.0158   38.0     1.00     16272  0.950
  25    0.0 5.2e-03   0.985      15.33 3.0644e-06  80.133  -5.99e+03  -80.133   0.715  0.0135   38.0     1.00     16950  0.950
  26    0.0 4.9e-03   1.010      15.16 2.9454e-06  75.246  -5.58e+03  -75.246   0.665  0.0196   38.0     1.00     17628  0.950
  27    0.0 4.7e-03   1.016      15.31 3.0786e-06  74.053  -5.63e+03  -74.053   0.686  0.0152   38.0     1.00     18306  0.950
  28    0.0 4.4e-03   0.946      14.83 2.9992e-06  81.477  -6.22e+03  -81.477   0.662  0.0216   38.0     1.00     18984  0.950
  29    0.0 4.2e-03   0.999      14.55 3.0767e-06  71.200  -5.88e+03  -71.200   0.619  0.0231   38.0     1.00     19662  0.950
  30    0.0 4.0e-03   1.007      14.57 3.0695e-06  68.922  -5.62e+03  -68.922   0.611  0.0141   38.0     1.00     20340  0.950
  31    0.0 3.8e-03   0.976      14.14 2.9523e-06  70.985   -5.4e+03  -70.985   0.569  0.0140   38.0     1.00     21018  0.950
  32    0.0 3.6e-03   0.982      13.40 2.8544e-06  62.977   -5.1e+03  -62.977   0.497  0.0230   38.0     1.00     21696  0.950
  33    0.0 3.4e-03   1.041      14.22 2.8545e-06  75.370   -5.3e+03  -75.370   0.584  0.0205   38.0     1.00     22374  0.950
  34    0.0 3.3e-03   1.002      14.60 2.9274e-06  75.176  -5.52e+03  -75.176   0.532  0.0126   38.0     1.00     23052  0.950
  35    0.0 3.1e-03   0.984      14.14 2.8874e-06  77.001   -5.5e+03  -77.001   0.494  0.0224   38.0     1.00     23730  0.950
  36    0.0 2.9e-03   0.973      13.83 2.822e-06   78.404  -5.86e+03  -78.404   0.507  0.0142   38.0     1.00     24408  0.950
  37    0.0 2.8e-03   1.004      13.92 2.9424e-06  65.333  -5.41e+03  -65.333   0.513  0.0207   38.0     1.00     25086  0.950
  38    0.0 2.7e-03   1.006      13.66 2.8716e-06  65.723   -5.2e+03  -65.723   0.459  0.0095   38.0     1.00     25764  0.950
  39    0.0 2.5e-03   0.990      13.36 2.7499e-06  71.000  -5.25e+03  -71.000   0.451  0.0226   38.0     1.00     26442  0.950
  40    0.0 2.4e-03   0.984      12.72 2.8169e-06  62.126  -5.03e+03  -62.126   0.394  0.0115   38.0     1.00     27120  0.950
  41    0.0 2.3e-03   0.973      12.30 2.3552e-06  64.916  -5.19e+03  -64.916   0.388  0.0210   36.2     1.33     27798  0.950
  42    0.0 2.2e-03   0.991      12.68 2.0698e-06  69.923  -5.08e+03  -69.923   0.358  0.0153   34.4     1.69     28476  0.950
  43    0.0 2.1e-03   0.998      12.51 1.7797e-06  70.335  -5.21e+03  -70.335   0.327  0.0148   31.6     2.22     29154  0.950
  44    0.0 2.0e-03   0.981      12.61 1.7479e-06  59.944  -5.23e+03  -59.944   0.386  0.0174   28.0     2.89     29832  0.950
  45    0.0 1.9e-03   0.962      11.94 1.5005e-06  69.601   -5.4e+03  -69.601   0.307  0.0188   26.5     3.18     30510  0.950
  46    0.0 1.8e-03   0.961      11.34 1.1529e-06  64.668     -5e+03  -64.668   0.271  0.0176   23.0     3.84     31188  0.950
  47    0.0 1.7e-03   0.977      10.84 1.093e-06   60.301  -4.69e+03  -60.301   0.218  0.0107   19.1     4.58     31866  0.950
  48    0.0 1.6e-03   0.977      10.63 9.8133e-07  57.982  -4.82e+03  -57.982   0.258  0.0110   14.9     5.38     32544  0.950
  49    0.0 1.5e-03   1.006      10.61 8.8719e-07  56.757  -4.63e+03  -56.757   0.294  0.0065   12.2     5.89     33222  0.950
  50    0.0 1.4e-03   0.972      10.59 7.0587e-07  58.498  -4.62e+03  -58.498   0.350  0.0198   10.4     6.23     33900  0.950
  51    0.0 1.4e-03   0.966       9.90 9.1485e-07  53.102  -4.58e+03  -53.102   0.296  0.0242    9.4     6.40     34578  0.950
  52    0.0 1.3e-03   0.998       9.73 7.7332e-07  53.394  -4.29e+03  -53.394   0.307  0.0066    8.1     6.66     35256  0.950
  53    0.0 1.2e-03   0.977       9.65 7.109e-07   55.488  -4.48e+03  -55.488   0.332  0.0134    7.0     6.86     35934  0.950
  54    0.0 1.2e-03   0.992       9.53 8.1192e-07  53.035  -4.21e+03  -53.035   0.353  0.0060    6.3     7.01     36612  0.950
  55    0.0 1.1e-03   0.984       9.43 7.8096e-07  53.054  -4.17e+03  -53.054   0.381  0.0069    5.7     7.11     37290  0.950
  56    0.0 1.1e-03   0.980       9.31 8.4592e-07  49.446   -4.2e+03  -49.446   0.329  0.0107    5.4     7.17     37968  0.950
  57    0.0 1.0e-03   0.990       9.03 7.0836e-07  48.641  -4.06e+03  -48.641   0.370  0.0094    4.8     7.29     38646  0.950
  58    0.0 9.5e-04   0.985       8.88 7.3405e-07  48.984  -4.18e+03  -48.984   0.358  0.0135    4.4     7.35     39324  0.950
  59    0.0 9.0e-04   0.982       8.50 6.6648e-07  46.532  -3.97e+03  -46.532   0.333  0.0073    4.1     7.42     40002  0.950
  60    0.0 8.6e-04   0.980       8.49 6.7871e-07  46.898  -4.12e+03  -46.898   0.363  0.0153    3.6     7.50     40680  0.950
  61    0.0 8.2e-04   0.978       8.19 6.3978e-07  48.138  -4.05e+03  -48.138   0.364  0.0167    3.4     7.55     41358  0.950
  62    0.0 7.7e-04   1.002       8.23 6.5518e-07  46.411  -3.89e+03  -46.411   0.298  0.0052    3.1     7.60     42036  0.950
  63    0.0 7.4e-04   0.989       8.02 6.7443e-07  47.336  -3.95e+03  -47.336   0.364  0.0085    2.7     7.69     42714  0.950
  64    0.0 7.0e-04   1.005       8.03 7.3884e-07  46.188  -3.85e+03  -46.188   0.369  0.0028    2.5     7.72     43392  0.950
  65    0.0 6.6e-04   0.990       7.84 6.5996e-07  48.148  -3.97e+03  -48.148   0.385  0.0084    2.3     7.76     44070  0.950
  66    0.0 6.3e-04   0.987       7.68 6.5498e-07  46.710  -3.96e+03  -46.710   0.338  0.0057    2.2     7.78     44748  0.950
  67    0.0 6.0e-04   0.984       7.65 6.7002e-07  45.088   -3.9e+03  -45.088   0.425  0.0071    1.9     7.82     45426  0.950
  68    0.0 5.7e-04   0.989       7.60 5.949e-07   46.659  -3.84e+03  -46.659   0.394  0.0073    1.9     7.83     46104  0.950
  69    0.0 5.4e-04   0.997       7.59 6.4911e-07  44.290  -3.87e+03  -44.290   0.373  0.0032    1.8     7.84     46782  0.950
  70    0.0 5.1e-04   0.992       7.58 6.4719e-07  44.086  -3.84e+03  -44.086   0.409  0.0031    1.7     7.87     47460  0.950
  71    0.0 4.9e-04   0.998       7.52 6.8716e-07  42.494  -3.75e+03  -42.494   0.354  0.0047    1.6     7.88     48138  0.950
  72    0.0 4.6e-04   0.992       7.46 5.6183e-07  45.255  -3.76e+03  -45.255   0.360  0.0049    1.5     7.90     48816  0.950
  73    0.0 4.4e-04   0.997       7.43 6.2587e-07  43.713  -3.71e+03  -43.713   0.339  0.0052    1.4     7.93     49494  0.950
  74    0.0 4.2e-04   0.995       7.46 6.6977e-07  42.463  -3.71e+03  -42.463   0.248  0.0049    1.2     7.95     50172  0.950
  75    0.0 4.0e-04   0.993       7.37 6.1018e-07  42.644  -3.69e+03  -42.644   0.264  0.0046    1.0     8.00     50850  0.950
  76    0.0 3.8e-04   0.986       7.29 6.3807e-07  41.457  -3.65e+03  -41.457   0.229  0.0071    1.0     8.00     51528  0.950
  77    0.0 3.6e-04   0.994       7.22 6.73e-07    40.468  -3.64e+03  -40.468   0.236  0.0039    1.0     8.00     52206  0.950
  78    0.0 3.4e-04   0.995       7.16 6.6121e-07  40.305  -3.65e+03  -40.305   0.209  0.0022    1.0     8.00     52884  0.950
  79    0.0 3.2e-04   0.989       7.11 6.7404e-07  40.453  -3.61e+03  -40.453   0.227  0.0046    1.0     8.00     53562  0.950
  80    0.0 3.1e-04   0.993       7.03 6.5589e-07  41.086  -3.63e+03  -41.086   0.171  0.0029    1.0     8.00     54240  0.950
  81    0.0 2.9e-04   0.998       7.00 6.8406e-07  39.697  -3.58e+03  -39.697   0.153  0.0016    1.0     8.00     54918  0.950
  82    0.0 2.8e-04   0.998       7.01 6.5761e-07  41.523  -3.61e+03  -41.523   0.167  0.0014    1.0     8.00     55596  0.950
  83    0.0 2.6e-04   0.998       6.98 5.8412e-07  43.855  -3.63e+03  -43.855   0.136  0.0012    1.0     8.00     56274  0.950
  84    0.0 2.1e-04   0.998       6.98 6.4702e-07  40.743  -3.62e+03  -40.743   0.100  0.0012    1.0     8.00     56952  0.800
  85    0.0 1.7e-04   0.998       6.98 6.4261e-07  40.856  -3.63e+03  -40.856   0.115  0.0020    1.0     8.00     57630  0.800
  86    0.0 1.4e-04   0.998       6.91 6.4959e-07  40.199   -3.6e+03  -40.199   0.077  0.0012    1.0     8.00     58308  0.800
  87    0.0 1.1e-04   0.997       6.89 6.3211e-07  40.199  -3.63e+03  -40.199   0.066  0.0022    1.0     8.00     58986  0.800
  88    0.0 8.6e-05   0.999       6.86 6.3346e-07  41.247  -3.58e+03  -41.247   0.046  0.0008    1.0     8.00     59664  0.800
  89    0.0 6.9e-05   0.998       6.84 5.9645e-07  41.129  -3.61e+03  -41.129   0.038  0.0009    1.0     8.00     60342  0.800
  90    0.0 5.5e-05   0.999       6.84 6.2553e-07  40.699  -3.56e+03  -40.699   0.019  0.0003    1.0     8.00     61020  0.800
  91    0.0 4.4e-05   0.999       6.83 6.376e-07   40.699  -3.54e+03  -40.699   0.025  0.0002    1.0     8.00     61698  0.800
  92    0.0 3.5e-05   1.000       6.82 6.4811e-07  40.699  -3.56e+03  -40.699   0.016  0.0004    1.0     8.00     62376  0.800
  93    0.0 2.8e-05   0.999       6.83 6.2125e-07  40.560  -3.59e+03  -40.560   0.018  0.0004    1.0     8.00     63054  0.800
  94    0.0 2.3e-05   1.000       6.83 6.3892e-07  40.405  -3.54e+03  -40.405   0.016  0.0004    1.0     8.00     63732  0.800
  95    0.0 1.8e-05   0.999       6.84 6.2488e-07  39.961   -3.6e+03  -39.961   0.016  0.0005    1.0     8.00     64410  0.800
  96    0.0 0.0e+00   0.998       6.82 5.9876e-07  41.039  -3.59e+03  -41.039   0.013  0.0005    1.0     8.00     65088  0.800
## Placement Quench took 0.00 seconds (max_rss 454.3 MiB)

BB estimate of min-dist (placement) wire length: 4455

Completed placement consistency check successfully.

Swaps called: 65221

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 41.039 ns
Placement estimated setup Worst Negative Slack (sWNS): -41.039 ns
Placement estimated setup Total Negative Slack (sTNS): -3594.32 ns

Placement estimated setup slack histogram:
[ -4.1e-08: -3.8e-08) 17 ( 12.2%) |**************************
[ -3.8e-08: -3.4e-08) 12 (  8.6%) |*******************
[ -3.4e-08: -3.1e-08) 15 ( 10.8%) |***********************
[ -3.1e-08: -2.7e-08) 31 ( 22.3%) |************************************************
[ -2.7e-08: -2.4e-08) 19 ( 13.7%) |*****************************
[ -2.4e-08: -2.1e-08) 11 (  7.9%) |*****************
[ -2.1e-08: -1.7e-08)  3 (  2.2%) |*****
[ -1.7e-08: -1.4e-08)  8 (  5.8%) |************
[ -1.4e-08:   -1e-08)  7 (  5.0%) |***********
[   -1e-08: -6.9e-09) 16 ( 11.5%) |*************************

Placement estimated intra-domain critical path delays (CPDs):
  aclk to aclk CPD: 37.2372 ns (26.8549 MHz)
  clk to clk CPD: 41.039 ns (24.3671 MHz)

Placement estimated inter-domain critical path delays (CPDs):
  virtual_io_clock to clk CPD: 27.3068 ns (36.6209 MHz)
  clk to virtual_io_clock CPD: 29.6988 ns (33.6713 MHz)

Placement estimated intra-domain worst setup slacks per constraint:
  aclk to aclk worst setup slack: -37.2372 ns
  clk to clk worst setup slack: -41.039 ns

Placement estimated inter-domain worst setup slacks per constraint:
  virtual_io_clock to clk worst setup slack: -27.3068 ns
  clk to virtual_io_clock worst setup slack: -29.6988 ns

Placement estimated geomean non-virtual intra-domain period: 39.0919 ns (25.5807 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 19.3266 ns (51.7421 MHz)

Placement cost: 0.997819, bb_cost: 6.81287, td_cost: 6.07278e-07, 

Placement resource usage:
  PB-LOGIC   implemented as TL-LOGIC  : 116
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 14
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-ASSP    implemented as TL-ASSP   : 1

Placement number of temperatures: 96
Placement total # of swap attempts: 65221
	Swaps accepted: 29633 (45.4 %)
	Swaps rejected: 33981 (52.1 %)
	Swaps aborted :  1607 ( 2.5 %)
Placement Quench timing analysis took 0.000292775 seconds (0.000220177 STA, 7.2598e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0322751 seconds (0.0255297 STA, 0.00674541 slack) (98 full updates: 98 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 98 in 0.00152686 sec
Full Max Req/Worst Slack updates 97 in 0.000976185 sec
Incr Max Req/Worst Slack updates 1 in 8.536e-06 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 98 in 0.00325815 sec
# Placement took 0.85 seconds (max_rss 454.3 MiB, delta_rss +57.9 MiB)

Flow timing analysis took 0.0322751 seconds (0.0255297 STA, 0.00674541 slack) (98 full updates: 98 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 15.41 seconds (max_rss 454.3 MiB)
