AArch64 WW+FW+WR+dmb.sy+po+dmb.sy
"DMB.SYdWW Iffe PodRW Wse DMB.SYdWR Fre"
Cycle=Fre DMB.SYdWW Iffe PodRW Wse DMB.SYdWR
Relax=Iffe
Safe=Fre Wse PodRW DMB.SYdWW DMB.SYdWR
Generator=diy7 (version 7.52+10(dev))
Com=Iff Ws Fr
Orig=DMB.SYdWW Iffe PodRW Wse DMB.SYdWR Fre
{
0:X0=0x1; 0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself06;
1:X1=0x1; 1:X2=y;
2:X0=0x2; 2:X1=y; 2:X3=x;
}
 P0          | P1          | P2          ;
 STR W0,[X1] | Lself06:    | STR W0,[X1] ;
 DMB SY      | B L00       | DMB SY      ;
 STR W2,[X3] | MOV W0,#2   | LDR W2,[X3] ;
             | B L01       |             ;
             | L00:        |             ;
             | MOV W0,#1   |             ;
             | L01:        |             ;
             | STR W1,[X2] |             ;
exists
(y=0x2 /\ 1:X0=0x2 /\ 2:X2=0x0)
