Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Jan 23 13:27:09 2025
| Host         : CSEE4280 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_2_timing_summary_routed.rpt -pb project_2_timing_summary_routed.pb -rpx project_2_timing_summary_routed.rpx -warn_on_violation
| Design       : project_2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.731ns  (logic 7.993ns (42.670%)  route 10.739ns (57.330%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.895     6.361    u_mt/SW_IBUF[12]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.124     6.485 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.010     7.495    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.619    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.259 r  u_mt/LED0__0_carry__0/O[3]
                         net (fo=2, routed)           0.863     9.123    u_mt/LED0__0_carry__0_n_4
    SLICE_X4Y71          LUT3 (Prop_lut3_I1_O)        0.331     9.454 r  u_mt/LED0__85_carry__0_i_4/O
                         net (fo=2, routed)           0.849    10.303    u_mt/LED0__85_carry__0_i_4_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.332    10.635 r  u_mt/LED0__85_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.635    u_mt/LED0__85_carry__0_i_8_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.167 r  u_mt/LED0__85_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.167    u_mt/LED0__85_carry__0_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.501 r  u_mt/LED0__85_carry__1/O[1]
                         net (fo=1, routed)           0.842    12.342    u_sb/LED[14][7]
    SLICE_X2Y72          LUT3 (Prop_lut3_I1_O)        0.331    12.673 r  u_sb/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.280    14.953    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.778    18.731 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    18.731    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.218ns  (logic 7.889ns (43.304%)  route 10.329ns (56.696%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.895     6.361    u_mt/SW_IBUF[12]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.124     6.485 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.010     7.495    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.619    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.259 r  u_mt/LED0__0_carry__0/O[3]
                         net (fo=2, routed)           0.863     9.123    u_mt/LED0__0_carry__0_n_4
    SLICE_X4Y71          LUT3 (Prop_lut3_I1_O)        0.331     9.454 r  u_mt/LED0__85_carry__0_i_4/O
                         net (fo=2, routed)           0.849    10.303    u_mt/LED0__85_carry__0_i_4_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.332    10.635 r  u_mt/LED0__85_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.635    u_mt/LED0__85_carry__0_i_8_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.167 r  u_mt/LED0__85_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.167    u_mt/LED0__85_carry__0_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.406 r  u_mt/LED0__85_carry__1/O[2]
                         net (fo=1, routed)           0.590    11.995    u_sb/LED[14][8]
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.328    12.323 r  u_sb/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.122    14.445    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.772    18.218 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    18.218    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.199ns  (logic 7.645ns (42.009%)  route 10.554ns (57.991%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.895     6.361    u_mt/SW_IBUF[12]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.124     6.485 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.010     7.495    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.619    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.259 r  u_mt/LED0__0_carry__0/O[3]
                         net (fo=2, routed)           0.863     9.123    u_mt/LED0__0_carry__0_n_4
    SLICE_X4Y71          LUT3 (Prop_lut3_I1_O)        0.331     9.454 r  u_mt/LED0__85_carry__0_i_4/O
                         net (fo=2, routed)           0.849    10.303    u_mt/LED0__85_carry__0_i_4_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.332    10.635 r  u_mt/LED0__85_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.635    u_mt/LED0__85_carry__0_i_8_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.182 r  u_mt/LED0__85_carry__0/O[2]
                         net (fo=1, routed)           0.814    11.996    u_sb/LED[14][4]
    SLICE_X2Y72          LUT3 (Prop_lut3_I1_O)        0.324    12.320 r  u_sb/LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.123    14.442    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.756    18.199 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    18.199    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.956ns  (logic 7.738ns (43.091%)  route 10.219ns (56.909%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.895     6.361    u_mt/SW_IBUF[12]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.124     6.485 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.010     7.495    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.619    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.259 r  u_mt/LED0__0_carry__0/O[3]
                         net (fo=2, routed)           0.863     9.123    u_mt/LED0__0_carry__0_n_4
    SLICE_X4Y71          LUT3 (Prop_lut3_I1_O)        0.331     9.454 r  u_mt/LED0__85_carry__0_i_4/O
                         net (fo=2, routed)           0.849    10.303    u_mt/LED0__85_carry__0_i_4_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.332    10.635 r  u_mt/LED0__85_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.635    u_mt/LED0__85_carry__0_i_8_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.167 r  u_mt/LED0__85_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.167    u_mt/LED0__85_carry__0_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.480 r  u_mt/LED0__85_carry__1/O[3]
                         net (fo=1, routed)           0.325    11.805    u_mt/data0[15]
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.306    12.111 r  u_mt/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.276    14.387    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    17.956 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.956    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.788ns  (logic 7.775ns (43.708%)  route 10.013ns (56.292%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.895     6.361    u_mt/SW_IBUF[12]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.124     6.485 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.010     7.495    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.619    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.199 r  u_mt/LED0__0_carry__0/O[2]
                         net (fo=2, routed)           0.813     9.013    u_mt/LED0__0_carry__0_n_5
    SLICE_X4Y71          LUT3 (Prop_lut3_I1_O)        0.331     9.344 r  u_mt/LED0__85_carry_i_1/O
                         net (fo=2, routed)           0.811    10.155    u_mt/LED0__85_carry_i_1_n_0
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.327    10.482 r  u_mt/LED0__85_carry_i_5/O
                         net (fo=1, routed)           0.000    10.482    u_mt/LED0__85_carry_i_5_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.883 r  u_mt/LED0__85_carry/CO[3]
                         net (fo=1, routed)           0.000    10.883    u_mt/LED0__85_carry_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.217 r  u_mt/LED0__85_carry__0/O[1]
                         net (fo=1, routed)           0.811    12.028    u_sb/LED[14][3]
    SLICE_X1Y72          LUT3 (Prop_lut3_I1_O)        0.331    12.359 r  u_sb/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.673    14.032    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.756    17.788 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.788    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.776ns  (logic 7.622ns (42.880%)  route 10.154ns (57.120%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.895     6.361    u_mt/SW_IBUF[12]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.124     6.485 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.010     7.495    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.619    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.259 r  u_mt/LED0__0_carry__0/O[3]
                         net (fo=2, routed)           0.863     9.123    u_mt/LED0__0_carry__0_n_4
    SLICE_X4Y71          LUT3 (Prop_lut3_I1_O)        0.331     9.454 r  u_mt/LED0__85_carry__0_i_4/O
                         net (fo=2, routed)           0.849    10.303    u_mt/LED0__85_carry__0_i_4_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.332    10.635 r  u_mt/LED0__85_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.635    u_mt/LED0__85_carry__0_i_8_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.167 r  u_mt/LED0__85_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.167    u_mt/LED0__85_carry__0_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.389 r  u_mt/LED0__85_carry__1/O[0]
                         net (fo=1, routed)           0.805    12.194    u_sb/LED[14][6]
    SLICE_X2Y72          LUT3 (Prop_lut3_I1_O)        0.299    12.493 r  u_sb/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.731    14.224    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    17.776 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    17.776    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.474ns  (logic 7.461ns (42.698%)  route 10.013ns (57.302%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.895     6.361    u_mt/SW_IBUF[12]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.124     6.485 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.010     7.495    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.619    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.259 r  u_mt/LED0__0_carry__0/O[3]
                         net (fo=2, routed)           0.863     9.123    u_mt/LED0__0_carry__0_n_4
    SLICE_X4Y71          LUT3 (Prop_lut3_I1_O)        0.331     9.454 r  u_mt/LED0__85_carry__0_i_4/O
                         net (fo=2, routed)           0.849    10.303    u_mt/LED0__85_carry__0_i_4_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.332    10.635 r  u_mt/LED0__85_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.635    u_mt/LED0__85_carry__0_i_8_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.241 r  u_mt/LED0__85_carry__0/O[3]
                         net (fo=1, routed)           0.676    11.916    u_sb/LED[14][5]
    SLICE_X2Y72          LUT3 (Prop_lut3_I1_O)        0.306    12.222 r  u_sb/LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.720    13.943    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    17.474 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    17.474    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.429ns  (logic 7.423ns (42.591%)  route 10.006ns (57.409%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.895     6.361    u_mt/SW_IBUF[12]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.124     6.485 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.010     7.495    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.619    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.199 r  u_mt/LED0__0_carry__0/O[2]
                         net (fo=2, routed)           0.813     9.013    u_mt/LED0__0_carry__0_n_5
    SLICE_X4Y71          LUT3 (Prop_lut3_I1_O)        0.331     9.344 r  u_mt/LED0__85_carry_i_1/O
                         net (fo=2, routed)           0.811    10.155    u_mt/LED0__85_carry_i_1_n_0
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.327    10.482 r  u_mt/LED0__85_carry_i_5/O
                         net (fo=1, routed)           0.000    10.482    u_mt/LED0__85_carry_i_5_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.883 r  u_mt/LED0__85_carry/CO[3]
                         net (fo=1, routed)           0.000    10.883    u_mt/LED0__85_carry_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.106 r  u_mt/LED0__85_carry__0/O[0]
                         net (fo=1, routed)           0.590    11.696    u_sb/LED[14][2]
    SLICE_X1Y72          LUT3 (Prop_lut3_I1_O)        0.299    11.995 r  u_sb/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.886    13.881    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    17.429 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.429    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.063ns  (logic 7.062ns (41.386%)  route 10.001ns (58.614%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.895     6.361    u_mt/SW_IBUF[12]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.124     6.485 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.010     7.495    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.619    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.199 r  u_mt/LED0__0_carry__0/O[2]
                         net (fo=2, routed)           0.813     9.013    u_mt/LED0__0_carry__0_n_5
    SLICE_X4Y71          LUT3 (Prop_lut3_I1_O)        0.331     9.344 r  u_mt/LED0__85_carry_i_1/O
                         net (fo=2, routed)           0.811    10.155    u_mt/LED0__85_carry_i_1_n_0
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.327    10.482 r  u_mt/LED0__85_carry_i_5/O
                         net (fo=1, routed)           0.000    10.482    u_mt/LED0__85_carry_i_5_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.730 r  u_mt/LED0__85_carry/O[3]
                         net (fo=1, routed)           0.559    11.289    u_mt/data0[7]
    SLICE_X1Y72          LUT5 (Prop_lut5_I0_O)        0.306    11.595 r  u_mt/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.913    13.508    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    17.063 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.063    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.899ns  (logic 6.710ns (42.201%)  route 9.190ns (57.799%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=28, routed)          4.895     6.361    u_mt/SW_IBUF[12]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.124     6.485 r  u_mt/LED0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.010     7.495    u_mt/LED0__0_carry__0_i_3_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  u_mt/LED0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.619    u_mt/LED0__0_carry__0_i_7_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.846 r  u_mt/LED0__0_carry__0/O[1]
                         net (fo=2, routed)           0.814     8.660    u_mt/LED0__0_carry__0_n_6
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.331     8.991 r  u_mt/LED0__85_carry_i_2/O
                         net (fo=2, routed)           0.302     9.293    u_mt/LED0__85_carry_i_2_n_0
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.332     9.625 r  u_mt/LED0__85_carry_i_6/O
                         net (fo=1, routed)           0.000     9.625    u_mt/LED0__85_carry_i_6_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.873 r  u_mt/LED0__85_carry/O[2]
                         net (fo=1, routed)           0.453    10.325    u_mt/data0[6]
    SLICE_X1Y72          LUT5 (Prop_lut5_I0_O)        0.302    10.627 r  u_mt/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.717    12.344    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    15.899 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.899    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 1.542ns (61.393%)  route 0.970ns (38.607%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=19, routed)          0.492     0.737    u_ad/BTNC_IBUF
    SLICE_X3Y75          LUT6 (Prop_lut6_I4_O)        0.045     0.782 r  u_ad/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.477     1.259    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.511 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.511    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.522ns (59.960%)  route 1.016ns (40.040%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=19, routed)          0.669     0.913    u_sb/BTNC_IBUF
    SLICE_X2Y72          LUT3 (Prop_lut3_I2_O)        0.045     0.958 r  u_sb/LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.347     1.306    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.538 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.538    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.541ns (60.362%)  route 1.012ns (39.638%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=19, routed)          0.568     0.813    u_sb/BTNC_IBUF
    SLICE_X3Y75          LUT6 (Prop_lut6_I4_O)        0.045     0.858 r  u_sb/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.443     1.301    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.552 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.552    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.554ns (59.832%)  route 1.043ns (40.168%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=10, routed)          0.680     0.933    u_mt/BTNU_IBUF
    SLICE_X1Y72          LUT5 (Prop_lut5_I3_O)        0.045     0.978 r  u_mt/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.364     1.342    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.598 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.598    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.542ns (58.007%)  route 1.116ns (41.993%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=19, routed)          0.745     0.989    u_sb/BTNC_IBUF
    SLICE_X2Y72          LUT3 (Prop_lut3_I2_O)        0.045     1.034 r  u_sb/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.371     1.406    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.658 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.658    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.603ns (60.019%)  route 1.068ns (39.981%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=19, routed)          0.739     0.984    u_sb/BTNC_IBUF
    SLICE_X1Y72          LUT3 (Prop_lut3_I2_O)        0.042     1.026 r  u_sb/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.329     1.355    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.317     2.671 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.671    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.678ns  (logic 1.598ns (59.677%)  route 1.080ns (40.323%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  BTNL_IBUF_inst/O
                         net (fo=10, routed)          0.479     0.734    u_ad/BTNL_IBUF
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.045     0.779 f  u_ad/LED_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.107     0.886    u_mt/LED[5]
    SLICE_X1Y73          LUT6 (Prop_lut6_I2_O)        0.045     0.931 r  u_mt/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.494     1.426    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.678 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.678    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.694ns  (logic 1.538ns (57.090%)  route 1.156ns (42.910%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=19, routed)          0.739     0.984    u_sb/BTNC_IBUF
    SLICE_X1Y72          LUT3 (Prop_lut3_I2_O)        0.045     1.029 r  u_sb/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.445    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.694 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.694    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.772ns  (logic 1.549ns (55.880%)  route 1.223ns (44.120%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  BTND_IBUF_inst/O
                         net (fo=13, routed)          0.785     1.033    u_mt/BTND_IBUF
    SLICE_X1Y72          LUT5 (Prop_lut5_I4_O)        0.045     1.078 r  u_mt/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.438     1.516    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.772 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.772    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.807ns  (logic 1.612ns (57.412%)  route 1.195ns (42.588%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=19, routed)          0.669     0.913    u_sb/BTNC_IBUF
    SLICE_X2Y72          LUT3 (Prop_lut3_I2_O)        0.048     0.961 r  u_sb/LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.527     1.488    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.319     2.807 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.807    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------





