
;; Function generateMap (generateMap, funcdef_no=4, decl_uid=5634, cgraph_uid=5, symbol_order=4)

verify found no changes in insn with uid = 33.
verify found no changes in insn with uid = 42.
verify found no changes in insn with uid = 58.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 48 (  1.8)


generateMap

Dataflow summary:
def_info->table_size = 336, use_info->table_size = 225
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,3u} r1={6d,2u} r2={6d,2u} r3={4d} r7={1d,25u} r12={6d} r13={4d,38u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={14d,11u} r101={3d} r102={1d,25u} r103={1d,24u} r104={3d} r105={3d} r106={3d} r113={1d,4u} r118={1d,1u} r121={2d,9u} r124={3d,9u} r126={3d,3u} r127={2d,8u} r128={1d,2u} r129={1d,1u} r130={2d,6u,2e} r131={1d,2u} r132={2d,7u} r135={2d,7u} r136={2d,2u} r137={2d,1u} r139={1d,1u} r147={1d,1u} r148={1d,1u} r151={1d,1u} r154={1d,1u} r156={1d,1u} r165={2d,2u} r166={2d,2u} r167={1d,1u} r168={1d,1u} r171={1d,1u} r174={1d,4u} r176={1d,4u} r178={1d,5u} r179={1d,5u} r181={1d,1u} r183={1d,2u} r184={1d,1u} r185={1d,1u} r187={1d,1u} 
;;    total ref usage 566{335d,229u,2e} in 205{202 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d11(1){ }d17(2){ }d21(3){ }d22(7){ }d32(13){ }d36(14){ }d43(16){ }d47(17){ }d51(18){ }d55(19){ }d59(20){ }d63(21){ }d67(22){ }d71(23){ }d75(24){ }d79(25){ }d83(26){ }d87(27){ }d91(28){ }d95(29){ }d99(30){ }d103(31){ }d277(102){ }d278(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 128 131 135 136 137 183 184 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 128 131 135 136 137 183 184 185
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 183 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 183 184 185

( 2 6 4 5 8 )->[3]->( 4 23 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 130 147 148 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 183 184 185
;; live  gen 	 0 [r0] 100 [cc] 113 130 147 148 187
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 135 136 137 183 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 135 136 137 183 184 185

( 3 )->[4]->( 3 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u37(7){ }u38(13){ }u39(102){ }u40(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 135 136 137 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 183
;; lr  def 	 100 [cc] 129 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 135 136 137 183 184 185
;; live  gen 	 100 [cc] 129 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 135 136 137 179 183 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 135 136 137 179 183 184 185

( 4 )->[5]->( 3 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 135 136 137 179 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 136 184
;; lr  def 	 100 [cc] 118 151 178
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 135 136 137 179 183 184 185
;; live  gen 	 100 [cc] 118 151 178
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 178 179 183 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 178 179 183 184 185

( 5 )->[6]->( 3 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u63(7){ }u64(13){ }u65(102){ }u66(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 178 179 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 178 179 183 184 185
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 178 179 183 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 178 179 183 184 185

( 6 )->[7]->( 8 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u69(7){ }u70(13){ }u71(102){ }u72(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 178 179 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 178 179 185
;; lr  def 	 100 [cc] 135 154 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 178 179 183 184 185
;; live  gen 	 100 [cc] 135 154 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 178 179 183 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 178 179 183 184 185

( 7 )->[8]->( 3 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u89(7){ }u90(13){ }u91(102){ }u92(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 178 179 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179
;; lr  def 	 136 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 178 179 183 184 185
;; live  gen 	 136 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 183 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 183 184 185

( 12 )->[9]->( 20 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u98(7){ }u99(13){ }u100(102){ }u101(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 124 126 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 124 126 181
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181

( 7 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 121 132 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131
;; live  gen 	 121 132 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 128 132 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 128 132 139

( 10 11 )->[11]->( 11 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u108(7){ }u109(13){ }u110(102){ }u111(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 128 132 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 139
;; lr  def 	 100 [cc] 121 132 165 166 167 168
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 128 132 139
;; live  gen 	 100 [cc] 121 132 165 166 167 168
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 128 132 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 128 132 139

( 11 )->[12]->( 9 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	

( 17 16 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u135(7){ }u136(13){ }u137(102){ }u138(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; live  gen 	 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181

( 20 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u140(7){ }u141(13){ }u142(102){ }u143(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; live  gen 	 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181

( 14 13 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u144(7){ }u145(13){ }u146(102){ }u147(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; live  gen 	 100 [cc] 171
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181

( 15 )->[16]->( 13 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u152(7){ }u153(13){ }u154(102){ }u155(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181

( 15 )->[17]->( 13 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u160(7){ }u161(13){ }u162(102){ }u163(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181

( 17 )->[18]->( 24 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; live  out 	

( 21 )->[19]->( 20 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u168(7){ }u169(13){ }u170(102){ }u171(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126
;; lr  def 	 100 [cc] 124 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; live  gen 	 100 [cc] 124 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181

( 19 9 24 )->[20]->( 21 14 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u178(7){ }u179(13){ }u180(102){ }u181(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181

( 20 )->[21]->( 19 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; live  out 	

( 19 )->[22]->( 25 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u185(7){ }u186(13){ }u187(102){ }u188(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 13 [sp] 174 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 13 [sp] 174 176
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 3 )->[23]->( 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u200(7){ }u201(13){ }u202(102){ }u203(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 13 [sp]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 13 [sp]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 18 )->[24]->( 20 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u207(7){ }u208(13){ }u209(102){ }u210(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126
;; lr  def 	 124 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; live  gen 	 124 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181

( 22 23 )->[25]->( 1 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u215(7){ }u216(13){ }u217(102){ }u218(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 25 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u219(7){ }u220(13){ }u221(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 42 to worklist
  Adding insn 33 to worklist
  Adding insn 69 to worklist
  Adding insn 58 to worklist
  Adding insn 81 to worklist
  Adding insn 90 to worklist
  Adding insn 95 to worklist
  Adding insn 126 to worklist
  Adding insn 115 to worklist
  Adding insn 332 to worklist
  Adding insn 334 to worklist
  Adding insn 178 to worklist
  Adding insn 169 to worklist
  Adding insn 168 to worklist
  Adding insn 165 to worklist
  Adding insn 164 to worklist
  Adding insn 163 to worklist
  Adding insn 162 to worklist
  Adding insn 338 to worklist
  Adding insn 340 to worklist
  Adding insn 193 to worklist
  Adding insn 342 to worklist
  Adding insn 198 to worklist
  Adding insn 212 to worklist
  Adding insn 346 to worklist
  Adding insn 225 to worklist
  Adding insn 238 to worklist
  Adding insn 350 to worklist
  Adding insn 352 to worklist
  Adding insn 257 to worklist
  Adding insn 256 to worklist
  Adding insn 252 to worklist
  Adding insn 250 to worklist
  Adding insn 249 to worklist
  Adding insn 248 to worklist
  Adding insn 354 to worklist
  Adding insn 265 to worklist
  Adding insn 264 to worklist
  Adding insn 356 to worklist
Finished finding needed instructions:
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 183 184 185
  Adding insn 133 to worklist
  Adding insn 130 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 258 to worklist
  Adding insn 247 to worklist
  Adding insn 245 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
  Adding insn 224 to worklist
  Adding insn 223 to worklist
  Adding insn 222 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
  Adding insn 185 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
  Adding insn 278 to worklist
  Adding insn 277 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
  Adding insn 211 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
  Adding insn 192 to worklist
  Adding insn 189 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
  Adding insn 6 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
  Adding insn 237 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
  Adding insn 196 to worklist
  Adding insn 7 to worklist
  Adding insn 143 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 128 132 139
  Adding insn 177 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
  Adding insn 167 to worklist
  Adding insn 166 to worklist
  Adding insn 161 to worklist
  Adding insn 160 to worklist
  Adding insn 159 to worklist
  Adding insn 158 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 128 132 139
  Adding insn 151 to worklist
  Adding insn 149 to worklist
  Adding insn 148 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 178 179 183 184 185
  Adding insn 125 to worklist
  Adding insn 120 to worklist
  Adding insn 111 to worklist
  Adding insn 108 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 178 179 183 184 185
  Adding insn 94 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 178 179 183 184 185
  Adding insn 89 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
  Adding insn 84 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 135 136 137 179 183 184 185
  Adding insn 80 to worklist
  Adding insn 77 to worklist
  Adding insn 72 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 266 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 135 136 137 183 184 185
  Adding insn 68 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 59 to worklist
  Adding insn 331 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 183 184 185
  Adding insn 113 to worklist
  Adding insn 83 to worklist
  Adding insn 71 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 24 to worklist
  Adding insn 21 to worklist
  Adding insn 11 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 41 (  1.6)

Pass 0 for finding pseudo/allocno costs


  r187 costs: LO_REGS:28 HI_REGS:28 CALLER_SAVE_REGS:28 EVEN_REG:28 GENERAL_REGS:28 VFP_D0_D7_REGS:350 VFP_LO_REGS:350 ALL_REGS:350 MEM:154
  r185 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11
  r184 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:134 VFP_LO_REGS:134 ALL_REGS:134 MEM:85
  r183 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:209 VFP_LO_REGS:209 ALL_REGS:209 MEM:135
  r181 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:15
  r179 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:311
  r178 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:181
  r176 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:45
  r174 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:74 VFP_LO_REGS:74 ALL_REGS:74 MEM:45
  r171 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r168 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:600 VFP_LO_REGS:600 ALL_REGS:600 MEM:400
  r167 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:600 VFP_LO_REGS:600 ALL_REGS:600 MEM:400
  r166 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1200 VFP_LO_REGS:1200 ALL_REGS:1200 MEM:800
  r165 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1200 VFP_LO_REGS:1200 ALL_REGS:1200 MEM:800
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29 VFP_LO_REGS:29 ALL_REGS:29 MEM:20
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30 VFP_LO_REGS:30 ALL_REGS:30 MEM:20
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:420 VFP_LO_REGS:420 ALL_REGS:420 MEM:280
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:420 VFP_LO_REGS:420 ALL_REGS:420 MEM:280
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:315 VFP_LO_REGS:315 ALL_REGS:315 MEM:210
  r137 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:220 VFP_LO_REGS:220 ALL_REGS:220 MEM:141
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:159 VFP_LO_REGS:159 ALL_REGS:159 MEM:96
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:69 VFP_LO_REGS:69 ALL_REGS:69 MEM:36
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2410 VFP_LO_REGS:2410 ALL_REGS:2410 MEM:1601
  r131 costs: LO_REGS:2 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:40 VFP_LO_REGS:40 ALL_REGS:40 MEM:21
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1155 VFP_LO_REGS:1155 ALL_REGS:1155 MEM:770
  r129 costs: LO_REGS:0 HI_REGS:26 CALLER_SAVE_REGS:26 EVEN_REG:26 GENERAL_REGS:26 VFP_D0_D7_REGS:390 VFP_LO_REGS:390 ALL_REGS:390 MEM:260
  r128 costs: LO_REGS:6 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:45 VFP_LO_REGS:45 ALL_REGS:45 MEM:30
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25362 VFP_LO_REGS:25362 ALL_REGS:25362 MEM:16835
  r126 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:658 VFP_LO_REGS:658 ALL_REGS:658 MEM:435
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1019 VFP_LO_REGS:1019 ALL_REGS:1019 MEM:675
  r121 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:2729 VFP_LO_REGS:2729 ALL_REGS:2729 MEM:1815
  r118 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:560 VFP_LO_REGS:560 ALL_REGS:560 MEM:294


Pass 1 for finding pseudo/allocno costs

    r187: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r184: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r183: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r187 costs: GENERAL_REGS:28 VFP_D0_D7_REGS:630 VFP_LO_REGS:630 ALL_REGS:420 MEM:420
  r185 costs: GENERAL_REGS:0 MEM:20
  r184 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:135 VFP_LO_REGS:135 ALL_REGS:135 MEM:90
  r183 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:210 VFP_LO_REGS:210 ALL_REGS:210 MEM:140
  r181 costs: GENERAL_REGS:0 MEM:20
  r179 costs: GENERAL_REGS:0 MEM:320
  r178 costs: GENERAL_REGS:0 MEM:190
  r176 costs: GENERAL_REGS:0 MEM:50
  r174 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:75 VFP_LO_REGS:75 ALL_REGS:75 MEM:50
  r171 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r168 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:600 VFP_LO_REGS:600 ALL_REGS:600 MEM:400
  r167 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:600 VFP_LO_REGS:600 ALL_REGS:600 MEM:400
  r166 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1200 VFP_LO_REGS:1200 ALL_REGS:1200 MEM:800
  r165 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1200 VFP_LO_REGS:1200 ALL_REGS:1200 MEM:800
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:29 VFP_LO_REGS:29 ALL_REGS:29 MEM:20
  r154 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30 VFP_LO_REGS:30 ALL_REGS:30 MEM:20
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:420 VFP_LO_REGS:420 ALL_REGS:420 MEM:280
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:420 VFP_LO_REGS:420 ALL_REGS:420 MEM:280
  r139 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:315 VFP_LO_REGS:315 ALL_REGS:315 MEM:210
  r137 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:225 VFP_LO_REGS:225 ALL_REGS:225 MEM:150
  r136 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:165 VFP_LO_REGS:165 ALL_REGS:165 MEM:110
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:75 VFP_LO_REGS:75 ALL_REGS:75 MEM:50
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2415 VFP_LO_REGS:2415 ALL_REGS:2415 MEM:1610
  r131 costs: GENERAL_REGS:2 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:45 MEM:40
  r130 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1155 VFP_LO_REGS:1155 ALL_REGS:1155 MEM:770
  r129 costs: LO_REGS:0 HI_REGS:26 CALLER_SAVE_REGS:26 EVEN_REG:26 GENERAL_REGS:26 VFP_D0_D7_REGS:390 VFP_LO_REGS:390 ALL_REGS:390 MEM:260
  r128 costs: GENERAL_REGS:6 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:45 MEM:60
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:25379 VFP_LO_REGS:25379 ALL_REGS:25379 MEM:16920
  r126 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:659 VFP_LO_REGS:659 ALL_REGS:659 MEM:440
  r124 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1020 VFP_LO_REGS:1020 ALL_REGS:1020 MEM:680
  r121 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:2730 VFP_LO_REGS:2730 ALL_REGS:2730 MEM:1820
  r118 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:630 VFP_LO_REGS:630 ALL_REGS:630 MEM:420

;;   ======================================================
;;   -- basic block 3 from 54 to 69 -- before reload
;;   ======================================================

;;	  0--> b  0: i  54 loc r135                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  55 loc D#8#0                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  56 loc D#7#0                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 {r0=call [`rand'];use 0;clobber lr;}    :cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 330 loc r183                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 329 loc D#10                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 331 r187=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  59 r113=r187                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  60 loc r113%0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  62 {cc=cmp(0-r113,0);r147=0-r113;}         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  63 r130=r113&0x3                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  64 r148=r147&0x3                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  65 r130={(cc>=0)?-r148:r130}               :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  1: i 316 loc [r130*0x4+D#9]                      :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  68 cc=cmp(r130,0x3)                        :cortex_m4_ex:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  69 pc={(gtu(cc,0))?L261:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 330
  from 4 to 3
changing bb of uid 329
  from 4 to 3
changing bb of uid 316
  from 4 to 3
;;   total time = 8
;;   new head = 54
;;   new tail = 69

;;   ======================================================
;;   -- basic block 4 from 72 to 81 -- before reload
;;   ======================================================

;;	  0--> b  1: i  72 r129=[r130*0x4+r183]                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  1: i  73 loc [r130<<0x2+`CSWTCH.11']             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i  74 loc D#5                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i  75 loc D#6                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  1: i  77 r179=r137+r129                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  1: i  80 cc=cmp(r179,0)                          :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  1: i  81 pc={(cc<=0)?L139:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 72
;;   new tail = 81

;;   ======================================================
;;   -- basic block 5 from 84 to 90 -- before reload
;;   ======================================================

;;	  0--> b  2: i  84 r118=[r130*0x4+r184]                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  2: i  85 r178=r136+r118                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  2: i  86 r151=r178-0x1                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  2: i  89 cc=cmp(r151,0x16)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  2: i  90 pc={(gtu(cc,0))?L139:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 84
;;   new tail = 90

;;   ======================================================
;;   -- basic block 6 from 94 to 95 -- before reload
;;   ======================================================

;;	  0--> b  4: i  97 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  4: i  98 loc D#6#0                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  4: i  99 loc D#4+D#7#0                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  4: i 100 loc D#3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  4: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  4: i 102 loc D#5#0                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  4: i 103 loc D#2+D#8#0                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  4: i 104 loc D#1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  4: i 105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  4: i 108 r154=r178<<0x1+r178                     :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  4: i 111 r156=r154<<0x3+r131                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  3: i  94 cc=cmp(r179,0x17)                       :cortex_m4_ex:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  3--> b  3: i  95 pc={(cc>0)?L139:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 97
  from 7 to 6
changing bb of uid 98
  from 7 to 6
changing bb of uid 99
  from 7 to 6
changing bb of uid 100
  from 7 to 6
changing bb of uid 101
  from 7 to 6
changing bb of uid 102
  from 7 to 6
changing bb of uid 103
  from 7 to 6
changing bb of uid 104
  from 7 to 6
changing bb of uid 105
  from 7 to 6
changing bb of uid 108
  from 7 to 6
changing bb of uid 111
  from 7 to 6
;;   total time = 3
;;   new head = 97
;;   new tail = 95

;;   ======================================================
;;   -- basic block 7 from 115 to 126 -- before reload
;;   ======================================================

;;	  0--> b  4: i 115 [r156+r179]=r185#0                      :cortex_m4_a*2:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  4: i 116 loc r135                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  4: i 117 loc D#1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  4: i 118 loc D#3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  4: i 119 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  4: i 120 r135=r135+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  4: i 121 loc r135                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  4: i 122 loc D#1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  4: i 123 loc D#3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  4: i 124 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  4: i 125 cc=cmp(r135,0xfa)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  4: i 126 pc={(cc==0)?L146:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 115
;;   new tail = 126

;;   ======================================================
;;   -- basic block 8 from 318 to 332 -- before reload
;;   ======================================================

;;	  0--> b  5: i 318 loc zxn(r179#0)                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  5: i 130 r137=zxn(r179#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  5: i 319 loc zxn(r178#0)                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  5: i 133 r136=zxn(r178#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  5: i 136 loc r135                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  5: i 137 loc D#8#0                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  5: i 138 loc D#7#0                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  5: i 332 pc=L139                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 318
;;   new tail = 332

;;   ======================================================
;;   -- basic block 15 from 187 to 193 -- before reload
;;   ======================================================

;;	  0--> b  0: i 187 loc r127-0x1                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 188 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i 207 loc r127-0x1                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i 208 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i 209 loc r127                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i 210 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 189 r171=r127-0x13                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 192 cc=cmp(r171,0x6)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 193 pc={(gtu(cc,0))?L205:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 207
  from 17 to 15
changing bb of uid 208
  from 17 to 15
changing bb of uid 209
  from 17 to 15
changing bb of uid 210
  from 17 to 15
;;   total time = 2
;;   new head = 187
;;   new tail = 193

;;   ======================================================
;;   -- basic block 16 from 195 to 342 -- before reload
;;   ======================================================

;;	  0--> b  1: i 195 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 198 [r126+r127]=r181#0                      :cortex_m4_a*2:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 199 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 200 loc r127                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 201 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  1: i 342 pc=L202                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 195
;;   new tail = 342

;;   ======================================================
;;   -- basic block 17 from 211 to 212 -- before reload
;;   ======================================================

;;	  0--> b  2: i 211 cc=cmp(r127,0x1a)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  2: i 212 pc={(cc!=0)?L202:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 211
;;   new tail = 212

;;   ======================================================
;;   -- basic block 13 from 184 to 340 -- before reload
;;   ======================================================

;;	  0--> b  3: i 184 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  3: i 185 r127=r127+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  3: i 340 pc=L234                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 184
;;   new tail = 340

;;   ======================================================
;;   -- basic block 2 from 11 to 113 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 r128=sp                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 loc 0xc                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 loc 0xc                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 loc 0x18                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 loc 0x17                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 loc 0x17                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  21 sp=sp-0x240                             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  30 r2=0x240                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  31 r1=0x1                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  32 r0=sp                                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  33 {r0=call [`memset'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  41 r0=`map'                                :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  39 r2=0x4e2                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  40 r1=0x1                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  42 {r0=call [`memset'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i   3 r135=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i   4 r136=0xc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  71 r183=`*.LANCHOR0'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  83 r184=`*.LANCHOR1'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  24 r131=sp                                 :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 14--> b  0: i  25 loc sp                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  28 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  34 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  35 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  44 loc 0xfa                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  49 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  50 loc 0xc                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  51 loc 0xc                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 320 loc 0xc                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 317 loc 0xc                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i   5 r137=r136                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 113 r185=r135                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 16
;;   new head = 11
;;   new tail = 113

;;   ======================================================
;;   -- basic block 9 from 143 to 334 -- before reload
;;   ======================================================

;;	  0--> b  0: i 143 r126=const(`map'+0x31)                  :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r124=0xfffffffffffffffa                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 196 r181=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 334 pc=L229                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 143
;;   new tail = 334

;;   ======================================================
;;   -- basic block 10 from 148 to 151 -- before reload
;;   ======================================================

;;	  0--> b  0: i 148 r121=const(`map'+0x19)                  :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 149 r132=r131                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 151 r139=r121+0x4b0                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 148
;;   new tail = 151

rescanning insn with uid = 158.
rescanning insn with uid = 158.
rescanning insn with uid = 159.
rescanning insn with uid = 159.
rescanning insn with uid = 160.
rescanning insn with uid = 160.
rescanning insn with uid = 161.
rescanning insn with uid = 161.
rescanning insn with uid = 162.
rescanning insn with uid = 162.
rescanning insn with uid = 163.
rescanning insn with uid = 163.
rescanning insn with uid = 164.
rescanning insn with uid = 164.
rescanning insn with uid = 165.
rescanning insn with uid = 165.
rescanning insn with uid = 166.
rescanning insn with uid = 166.
rescanning insn with uid = 167.
rescanning insn with uid = 167.
rescanning insn with uid = 168.
rescanning insn with uid = 168.
rescanning insn with uid = 169.
rescanning insn with uid = 169.
;;   ======================================================
;;   -- basic block 11 from 153 to 178 -- before reload
;;   ======================================================

;;	  0--> b  0: i 153 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 154 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 155 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 158 r165=unspec[[r132]] 25                  :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 159 r166=unspec[[r132+0x4]] 25              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 160 r167=unspec[[r132+0x8]] 25              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 161 r168=unspec[[r132+0xc]] 25              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 165 [r121+0xc]=unspec[r168] 26              :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 162 [r121]=unspec[r165] 26                  :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 163 [r121+0x4]=unspec[r166] 26              :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 164 [r121+0x8]=unspec[r167] 26              :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 166 r165=unspec[[r132+0x10]] 25             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 167 r166=unspec[[r132+0x14]] 25             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 169 [r121+0x14]=unspec[r166] 26             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 170 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 171 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 172 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 173 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 168 [r121+0x10]=unspec[r165] 26             :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i 174 r121=r121+0x32                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 175 r132=r132+0x18                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 177 cc=cmp(r121,r139)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 178 pc={(cc!=0)?L176:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 153
;;   new tail = 178

;;   ======================================================
;;   -- basic block 12 from 338 to 338 -- before reload
;;   ======================================================

;;	  0--> b  0: i 338 pc=L337                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 338
;;   new tail = 338

;;   ======================================================
;;   -- basic block 14 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r127=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 18 from 346 to 346 -- before reload
;;   ======================================================

;;	  0--> b  0: i 346 pc=L345                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 346
;;   new tail = 346

;;   ======================================================
;;   -- basic block 19 from 217 to 225 -- before reload
;;   ======================================================

;;	  0--> b  0: i 217 loc r124+0x7                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 218 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 219 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 220 loc r124+0x8                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 221 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 222 r124=r124+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 223 r126=r126+0x32                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 224 cc=cmp(r124,0x13)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 225 pc={(cc==0)?L243:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 217
;;   new tail = 225

;;   ======================================================
;;   -- basic block 20 from 231 to 238 -- before reload
;;   ======================================================

;;	  0--> b  0: i 231 loc r124+0x7                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 232 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 233 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 237 cc=cmp(r124,0xa)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 238 pc={(leu(cc,0))?L287:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 231
;;   new tail = 238

;;   ======================================================
;;   -- basic block 21 from 350 to 350 -- before reload
;;   ======================================================

;;	  0--> b  0: i 350 pc=L349                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 350
;;   new tail = 350

;;   ======================================================
;;   -- basic block 22 from 245 to 352 -- before reload
;;   ======================================================

;;	  0--> b  0: i 245 r174=const(`map'+0x271)                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 247 r176=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 248 [r174]=unspec[r176] 26                  :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 249 [r174+0x4]=unspec[r176] 26              :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 250 [r174+0x8]=unspec[r176] 26              :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 252 [r174+0xc]=r176#0                       :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 253 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 254 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 255 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 256 clobber [scratch]                       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 257 clobber [sp]                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 258 sp=r128                                 :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 352 pc=L282                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 245
;;   new tail = 352

;;   ======================================================
;;   -- basic block 23 from 263 to 354 -- before reload
;;   ======================================================

;;	  0--> b  0: i 263 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 264 clobber [scratch]                       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 265 clobber [sp]                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 266 sp=r128                                 :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 354 pc=L282                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 263
;;   new tail = 354

;;   ======================================================
;;   -- basic block 24 from 273 to 356 -- before reload
;;   ======================================================

;;	  0--> b  0: i 273 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 274 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 275 loc r124+0x8                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 276 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 277 r124=r124+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 278 r126=r126+0x32                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 227 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 228 loc r124+0x8                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 356 pc=L229                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 273
;;   new tail = 356


;; Procedure interblock/speculative motions == 18/18 


starting the processing of deferred insns
ending the processing of deferred insns


generateMap

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,3u} r1={6d,2u} r2={6d,2u} r3={4d} r7={1d,25u} r12={6d} r13={4d,38u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={14d,11u} r101={3d} r102={1d,25u} r103={1d,24u} r104={3d} r105={3d} r106={3d} r113={1d,4u} r118={1d,1u} r121={2d,9u} r124={3d,9u} r126={3d,3u} r127={2d,8u} r128={1d,2u} r129={1d,1u} r130={2d,6u,2e} r131={1d,2u} r132={2d,7u} r135={2d,7u} r136={2d,2u} r137={2d,1u} r139={1d,1u} r147={1d,1u} r148={1d,1u} r151={1d,1u} r154={1d,1u} r156={1d,1u} r165={2d,2u} r166={2d,2u} r167={1d,1u} r168={1d,1u} r171={1d,1u} r174={1d,4u} r176={1d,4u} r178={1d,5u} r179={1d,5u} r181={1d,1u} r183={1d,2u} r184={1d,1u} r185={1d,1u} r187={1d,1u} 
;;    total ref usage 566{335d,229u,2e} in 205{202 regular + 3 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 8 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 2 12 2 (set (reg/f:SI 128 [ saved_stack.2_40 ])
        (reg/f:SI 13 sp)) "../System/map.c":16:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/map.c":17:2 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI walkx (const_int 12 [0xc])) "../System/map.c":17:10 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/map.c":18:2 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI walky (const_int 12 [0xc])) "../System/map.c":18:10 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/map.c":19:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI part_size (const_int 24 [0x18])) "../System/map.c":19:16 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/map.c":21:2 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:SI D.7602 (const_int 23 [0x17])) "../System/map.c":21:10 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:SI D.7605 (const_int 23 [0x17])) "../System/map.c":21:10 -1
     (nil))
(insn 21 20 30 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -576 [0xfffffffffffffdc0]))) "../System/map.c":21:10 7 {*arm_addsi3}
     (nil))
(insn 30 21 31 2 (set (reg:SI 2 r2)
        (const_int 576 [0x240])) "../System/map.c":24:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 2 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) "../System/map.c":24:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 2 (set (reg:SI 0 r0)
        (reg/f:SI 13 sp)) "../System/map.c":24:25 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 33 32 41 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005b0d800 __builtin_memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":24:25 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005b0d800 __builtin_memset>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(insn 41 33 39 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059d4990 map>)) "../System/map.c":27:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 41 40 2 (set (reg:SI 2 r2)
        (const_int 1250 [0x4e2])) "../System/map.c":27:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 42 2 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) "../System/map.c":27:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 42 40 3 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005b0d900 memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":27:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005b0d900 memset>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(insn 3 42 4 2 (set (reg/v:SI 135 [ i ])
        (const_int 0 [0])) "../System/map.c":31:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 3 71 2 (set (reg/v:SI 136 [ walky ])
        (const_int 12 [0xc])) "../System/map.c":18:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 4 83 2 (set (reg/f:SI 183)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 71 24 2 (set (reg/f:SI 184)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 83 25 2 (set (reg/f:SI 131 [ part.0 ])
        (reg/f:SI 13 sp)) "../System/map.c":21:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 25 24 26 2 (var_location:SI part.0 (reg/f:SI 13 sp)) "../System/map.c":21:10 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../System/map.c":22:2 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../System/map.c":22:6 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:SI y (const_int 0 [0])) -1
     (nil))
(debug_insn 29 28 34 2 (debug_marker) "../System/map.c":22:14 -1
     (nil))
(debug_insn 34 29 35 2 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 35 34 36 2 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 36 35 43 2 (debug_marker) "../System/map.c":27:2 -1
     (nil))
(debug_insn 43 36 44 2 (debug_marker) "../System/map.c":28:2 -1
     (nil))
(debug_insn 44 43 45 2 (var_location:SI max_i (const_int 250 [0xfa])) "../System/map.c":28:12 -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker) "../System/map.c":29:2 -1
     (nil))
(debug_insn 46 45 47 2 (debug_marker) "../System/map.c":30:2 -1
     (nil))
(debug_insn 47 46 48 2 (debug_marker) "../System/map.c":31:2 -1
     (nil))
(debug_insn 48 47 49 2 (debug_marker) "../System/map.c":31:6 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 50 49 51 2 (var_location:QI walky (const_int 12 [0xc])) -1
     (nil))
(debug_insn 51 50 52 2 (var_location:QI walkx (const_int 12 [0xc])) -1
     (nil))
(debug_insn 52 51 320 2 (debug_marker) "../System/map.c":31:14 -1
     (nil))
(debug_insn 320 52 317 2 (var_location:SI D#8 (const_int 12 [0xc])) -1
     (nil))
(debug_insn 317 320 5 2 (var_location:SI D#7 (const_int 12 [0xc])) -1
     (nil))
(insn 5 317 113 2 (set (reg/v:SI 137 [ walkx ])
        (reg/v:SI 136 [ walky ])) "../System/map.c":17:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 12 [0xc])
        (nil)))
(insn 113 5 139 2 (set (reg:SI 185)
        (reg/v:SI 135 [ i ])) "../System/map.c":61:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 139 113 53 3 5 (nil) [4 uses])
(note 53 139 54 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 3 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
(debug_insn 55 54 56 3 (var_location:QI walky (subreg:QI (debug_expr:SI D#8) 0)) -1
     (nil))
(debug_insn 56 55 57 3 (var_location:QI walkx (subreg:QI (debug_expr:SI D#7) 0)) -1
     (nil))
(debug_insn 57 56 58 3 (debug_marker) "../System/map.c":32:3 -1
     (nil))
(call_insn 58 57 330 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000005ed0600 rand>) [0 rand S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":32:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000005ed0600 rand>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 330 58 329 3 (var_location:SI D#10 (reg/f:SI 183)) -1
     (nil))
(debug_insn 329 330 331 3 (var_location:SI D#9 (debug_expr:SI D#10)) -1
     (nil))
(insn 331 329 59 3 (set (reg:SI 187)
        (reg:SI 0 r0)) "../System/map.c":32:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 59 331 60 3 (set (reg:SI 113 [ _1 ])
        (reg:SI 187)) "../System/map.c":32:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(debug_insn 60 59 61 3 (var_location:SI dir (mod:SI (reg:SI 113 [ _1 ])
        (const_int 4 [0x4]))) "../System/map.c":32:7 -1
     (nil))
(debug_insn 61 60 62 3 (debug_marker) "../System/map.c":34:3 -1
     (nil))
(insn 62 61 63 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (minus:SI (const_int 0 [0])
                        (reg:SI 113 [ _1 ]))
                    (const_int 0 [0])))
            (set (reg:SI 147)
                (minus:SI (const_int 0 [0])
                    (reg:SI 113 [ _1 ])))
        ]) "../System/map.c":32:7 46 {subsi3_compare0}
     (nil))
(insn 63 62 64 3 (set (reg:SI 130 [ _42 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 3 [0x3]))) "../System/map.c":32:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 64 63 65 3 (set (reg:SI 148)
        (and:SI (reg:SI 147)
            (const_int 3 [0x3]))) "../System/map.c":32:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(insn 65 64 316 3 (set (reg:SI 130 [ _42 ])
        (if_then_else:SI (ge:SI (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (neg:SI (reg:SI 148))
            (reg:SI 130 [ _42 ]))) "../System/map.c":32:7 371 {*if_neg_move}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
            (nil))))
(debug_insn 316 65 68 3 (var_location:SI D#6 (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                (const_int 4 [0x4]))
            (debug_expr:SI D#9)) [2 CSWTCH.10[_42]+0 S4 A32])) -1
     (nil))
(insn 68 316 69 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130 [ _42 ])
            (const_int 3 [0x3]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 69 68 70 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 261)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 261)
(note 70 69 72 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 72 70 73 4 (set (reg/v:SI 129 [ dirx ])
        (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 183)) [2 CSWTCH.10[_42]+0 S4 A32])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [2 CSWTCH.10[_42]+0 S4 A32])
        (nil)))
(debug_insn 73 72 74 4 (var_location:SI D#5 (mem/u:SI (plus:SI (ashift:SI (reg:SI 130 [ _42 ])
                (const_int 2 [0x2]))
            (symbol_ref/v:SI ("CSWTCH.11") [flags 0x82]  <var_decl 0000000005fd1ea0 CSWTCH.11>)) [2 CSWTCH.11[_42]+0 S4 A32])) -1
     (nil))
(debug_insn 74 73 75 4 (var_location:SI diry (debug_expr:SI D#5)) -1
     (nil))
(debug_insn 75 74 76 4 (var_location:SI dirx (debug_expr:SI D#6)) -1
     (nil))
(debug_insn 76 75 77 4 (debug_marker) "../System/map.c":57:3 -1
     (nil))
(insn 77 76 80 4 (set (reg:SI 179)
        (plus:SI (reg/v:SI 137 [ walkx ])
            (reg/v:SI 129 [ dirx ]))) "../System/map.c":57:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 129 [ dirx ])
        (nil)))
(insn 80 77 81 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0]))) "../System/map.c":57:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 81 80 82 4 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 139)
            (pc))) "../System/map.c":57:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 139)
(note 82 81 84 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 84 82 85 5 (set (reg/v:SI 118 [ diry ])
        (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 184)) [2 CSWTCH.11[_42]+0 S4 A32])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _42 ])
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) [2 CSWTCH.11[_42]+0 S4 A32])
            (nil))))
(insn 85 84 86 5 (set (reg:SI 178)
        (plus:SI (reg/v:SI 136 [ walky ])
            (reg/v:SI 118 [ diry ]))) "../System/map.c":57:29 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 118 [ diry ])
        (nil)))
(insn 86 85 89 5 (set (reg:SI 151)
        (plus:SI (reg:SI 178)
            (const_int -1 [0xffffffffffffffff]))) "../System/map.c":57:21 7 {*arm_addsi3}
     (nil))
(insn 89 86 90 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151)
            (const_int 22 [0x16]))) "../System/map.c":57:21 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(jump_insn 90 89 91 5 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 139)
            (pc))) "../System/map.c":57:21 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 139)
(note 91 90 97 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 97 91 98 6 (debug_marker) "../System/map.c":59:4 -1
     (nil))
(debug_insn 98 97 99 6 (var_location:QI D#4 (subreg:QI (debug_expr:SI D#6) 0)) "../System/map.c":59:10 -1
     (nil))
(debug_insn 99 98 100 6 (var_location:QI D#3 (plus:QI (debug_expr:QI D#4)
        (subreg:QI (debug_expr:SI D#7) 0))) "../System/map.c":59:10 -1
     (nil))
(debug_insn 100 99 101 6 (var_location:QI walkx (debug_expr:QI D#3)) "../System/map.c":59:10 -1
     (nil))
(debug_insn 101 100 102 6 (debug_marker) "../System/map.c":60:4 -1
     (nil))
(debug_insn 102 101 103 6 (var_location:QI D#2 (subreg:QI (debug_expr:SI D#5) 0)) "../System/map.c":60:10 -1
     (nil))
(debug_insn 103 102 104 6 (var_location:QI D#1 (plus:QI (debug_expr:QI D#2)
        (subreg:QI (debug_expr:SI D#8) 0))) "../System/map.c":60:10 -1
     (nil))
(debug_insn 104 103 105 6 (var_location:QI walky (debug_expr:QI D#1)) "../System/map.c":60:10 -1
     (nil))
(debug_insn 105 104 108 6 (debug_marker) "../System/map.c":61:4 -1
     (nil))
(insn 108 105 111 6 (set (reg:SI 154)
        (plus:SI (ashift:SI (reg:SI 178)
                (const_int 1 [0x1]))
            (reg:SI 178))) "../System/map.c":61:23 318 {*add_shiftsi}
     (nil))
(insn 111 108 94 6 (set (reg:SI 156)
        (plus:SI (ashift:SI (reg:SI 154)
                (const_int 3 [0x3]))
            (reg/f:SI 131 [ part.0 ]))) "../System/map.c":61:23 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 94 111 95 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 179)
            (const_int 23 [0x17]))) "../System/map.c":57:39 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 95 94 96 6 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 139)
            (pc))) "../System/map.c":57:39 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 139)
(note 96 95 107 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 107 96 109 7 NOTE_INSN_DELETED)
(note 109 107 115 7 NOTE_INSN_DELETED)
(insn 115 109 116 7 (set (mem:QI (plus:SI (reg:SI 156)
                (reg:SI 179)) [0 (*part.0_46)[_5]{lb: 0 sz: 24}[_3]+0 S1 A8])
        (subreg:QI (reg:SI 185) 0)) "../System/map.c":61:23 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(debug_insn 116 115 117 7 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
(debug_insn 117 116 118 7 (var_location:QI walky (debug_expr:QI D#1)) -1
     (nil))
(debug_insn 118 117 119 7 (var_location:QI walkx (debug_expr:QI D#3)) -1
     (nil))
(debug_insn 119 118 120 7 (debug_marker) "../System/map.c":31:22 -1
     (nil))
(insn 120 119 121 7 (set (reg/v:SI 135 [ i ])
        (plus:SI (reg/v:SI 135 [ i ])
            (const_int 1 [0x1]))) "../System/map.c":31:23 7 {*arm_addsi3}
     (nil))
(debug_insn 121 120 122 7 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
(debug_insn 122 121 123 7 (var_location:QI walky (debug_expr:QI D#1)) -1
     (nil))
(debug_insn 123 122 124 7 (var_location:QI walkx (debug_expr:QI D#3)) -1
     (nil))
(debug_insn 124 123 125 7 (debug_marker) "../System/map.c":31:14 -1
     (nil))
(insn 125 124 126 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ i ])
            (const_int 250 [0xfa]))) "../System/map.c":31:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 126 125 127 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 146)
            (pc))) "../System/map.c":31:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 759896892 (nil)))
 -> 146)
(note 127 126 318 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 318 127 130 8 (var_location:SI D#7 (zero_extend:SI (subreg:QI (reg:SI 179) 0))) -1
     (nil))
(insn 130 318 319 8 (set (reg/v:SI 137 [ walkx ])
        (zero_extend:SI (subreg:QI (reg:SI 179) 0))) "../System/map.c":59:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(debug_insn 319 130 133 8 (var_location:SI D#8 (zero_extend:SI (subreg:QI (reg:SI 178) 0))) -1
     (nil))
(insn 133 319 136 8 (set (reg/v:SI 136 [ walky ])
        (zero_extend:SI (subreg:QI (reg:SI 178) 0))) "../System/map.c":60:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(debug_insn 136 133 137 8 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
(debug_insn 137 136 138 8 (var_location:QI walky (subreg:QI (debug_expr:SI D#8) 0)) -1
     (nil))
(debug_insn 138 137 332 8 (var_location:QI walkx (subreg:QI (debug_expr:SI D#7) 0)) -1
     (nil))
(jump_insn 332 138 333 8 (set (pc)
        (label_ref 139)) 284 {*arm_jump}
     (nil)
 -> 139)
(barrier 333 332 337)
(code_label 337 333 142 9 19 (nil) [1 uses])
(note 142 337 143 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 143 142 7 9 (set (reg:SI 126 [ ivtmp.28 ])
        (const:SI (plus:SI (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059d4990 map>)
                (const_int 49 [0x31])))) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 143 196 9 (set (reg:SI 124 [ ivtmp.27 ])
        (const_int -6 [0xfffffffffffffffa])) "../System/map.c":69:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 196 7 334 9 (set (reg:SI 181)
        (const_int 0 [0])) "../System/map.c":78:14 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 334 196 335 9 (set (pc)
        (label_ref 229)) 284 {*arm_jump}
     (nil)
 -> 229)
(barrier 335 334 146)
(code_label 146 335 147 10 4 (nil) [1 uses])
(note 147 146 148 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 148 147 149 10 (set (reg:SI 121 [ ivtmp.36 ])
        (const:SI (plus:SI (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059d4990 map>)
                (const_int 25 [0x19])))) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 149 148 151 10 (set (reg:SI 132 [ ivtmp.38 ])
        (reg/f:SI 131 [ part.0 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131 [ part.0 ])
        (nil)))
(insn 151 149 176 10 (set (reg/f:SI 139 [ _113 ])
        (plus:SI (reg:SI 121 [ ivtmp.36 ])
            (const_int 1200 [0x4b0]))) 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059d4990 map>)
                (const_int 1225 [0x4c9])))
        (nil)))
(code_label 176 151 152 11 7 (nil) [1 uses])
(note 152 176 153 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 153 152 154 11 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 154 153 155 11 (var_location:SI x (const_int 0 [0])) -1
     (nil))
(debug_insn 155 154 158 11 (debug_marker) "../System/map.c":70:15 -1
     (nil))
(insn 158 155 159 11 (set (reg:SI 165)
        (unspec:SI [
                (mem:SI (reg:SI 132 [ ivtmp.38 ]) [0 MEM <char[1:24]> [(void *)_30]+0 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
(insn 159 158 160 11 (set (reg:SI 166)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 4 [0x4])) [0 MEM <char[1:24]> [(void *)_30]+4 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
(insn 160 159 161 11 (set (reg:SI 167)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 8 [0x8])) [0 MEM <char[1:24]> [(void *)_30]+8 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
(insn 161 160 165 11 (set (reg:SI 168)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 12 [0xc])) [0 MEM <char[1:24]> [(void *)_30]+12 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
(insn 165 161 162 11 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 12 [0xc])) [0 MEM <char[1:24]> [(void *)_24]+12 S4 A8])
        (unspec:SI [
                (reg:SI 168)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(insn 162 165 163 11 (set (mem:SI (reg:SI 121 [ ivtmp.36 ]) [0 MEM <char[1:24]> [(void *)_24]+0 S4 A8])
        (unspec:SI [
                (reg:SI 165)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 163 162 164 11 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 4 [0x4])) [0 MEM <char[1:24]> [(void *)_24]+4 S4 A8])
        (unspec:SI [
                (reg:SI 166)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(insn 164 163 166 11 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 8 [0x8])) [0 MEM <char[1:24]> [(void *)_24]+8 S4 A8])
        (unspec:SI [
                (reg:SI 167)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(insn 166 164 167 11 (set (reg:SI 165)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 16 [0x10])) [0 MEM <char[1:24]> [(void *)_30]+16 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
(insn 167 166 169 11 (set (reg:SI 166)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 20 [0x14])) [0 MEM <char[1:24]> [(void *)_30]+20 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
(insn 169 167 170 11 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 20 [0x14])) [0 MEM <char[1:24]> [(void *)_24]+20 S4 A8])
        (unspec:SI [
                (reg:SI 166)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(debug_insn 170 169 171 11 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 171 170 172 11 (debug_marker) "../System/map.c":69:19 -1
     (nil))
(debug_insn 172 171 173 11 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 173 172 168 11 (debug_marker) "../System/map.c":69:14 -1
     (nil))
(insn 168 173 174 11 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 16 [0x10])) [0 MEM <char[1:24]> [(void *)_24]+16 S4 A8])
        (unspec:SI [
                (reg:SI 165)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 174 168 175 11 (set (reg:SI 121 [ ivtmp.36 ])
        (plus:SI (reg:SI 121 [ ivtmp.36 ])
            (const_int 50 [0x32]))) "../System/map.c":69:2 7 {*arm_addsi3}
     (nil))
(insn 175 174 177 11 (set (reg:SI 132 [ ivtmp.38 ])
        (plus:SI (reg:SI 132 [ ivtmp.38 ])
            (const_int 24 [0x18]))) "../System/map.c":69:2 7 {*arm_addsi3}
     (nil))
(insn 177 175 178 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ ivtmp.36 ])
            (reg/f:SI 139 [ _113 ]))) "../System/map.c":69:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 178 177 336 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 176)
            (pc))) "../System/map.c":69:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1029002596 (nil)))
 -> 176)
(note 336 178 338 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(jump_insn 338 336 339 12 (set (pc)
        (label_ref 337)) 284 {*arm_jump}
     (nil)
 -> 337)
(barrier 339 338 202)
(code_label 202 339 183 13 10 (nil) [2 uses])
(note 183 202 184 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 184 183 185 13 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(insn 185 184 340 13 (set (reg:SI 127 [ ivtmp.17 ])
        (plus:SI (reg:SI 127 [ ivtmp.17 ])
            (const_int 1 [0x1]))) 7 {*arm_addsi3}
     (nil))
(jump_insn 340 185 341 13 (set (pc)
        (label_ref 234)) 284 {*arm_jump}
     (nil)
 -> 234)
(barrier 341 340 287)
(code_label 287 341 286 14 17 (nil) [1 uses])
(note 286 287 6 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 6 286 234 14 (set (reg:SI 127 [ ivtmp.17 ])
        (const_int 2 [0x2])) "../System/map.c":17:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 234 6 186 15 13 (nil) [1 uses])
(note 186 234 187 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 187 186 188 15 (var_location:SI x (plus:SI (reg:SI 127 [ ivtmp.17 ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 188 187 207 15 (debug_marker) "../System/map.c":77:4 -1
     (nil))
(debug_insn 207 188 208 15 (var_location:SI x (plus:SI (reg:SI 127 [ ivtmp.17 ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 208 207 209 15 (debug_marker) "../System/map.c":76:20 -1
     (nil))
(debug_insn 209 208 210 15 (var_location:SI x (reg:SI 127 [ ivtmp.17 ])) -1
     (nil))
(debug_insn 210 209 189 15 (debug_marker) "../System/map.c":76:15 -1
     (nil))
(insn 189 210 192 15 (set (reg:SI 171)
        (plus:SI (reg:SI 127 [ ivtmp.17 ])
            (const_int -19 [0xffffffffffffffed]))) "../System/map.c":77:6 7 {*arm_addsi3}
     (nil))
(insn 192 189 193 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 171)
            (const_int 6 [0x6]))) "../System/map.c":77:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(jump_insn 193 192 194 15 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 205)
            (pc))) "../System/map.c":77:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 205)
(note 194 193 195 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 195 194 198 16 (debug_marker) "../System/map.c":78:4 -1
     (nil))
(insn 198 195 199 16 (set (mem:QI (plus:SI (reg:SI 126 [ ivtmp.28 ])
                (reg:SI 127 [ ivtmp.17 ])) [0 MEM[base: _106, index: ivtmp.17_86, offset: 0B]+0 S1 A8])
        (subreg:QI (reg:SI 181) 0)) "../System/map.c":78:14 263 {*arm_movqi_insn}
     (nil))
(debug_insn 199 198 200 16 (debug_marker) "../System/map.c":76:20 -1
     (nil))
(debug_insn 200 199 201 16 (var_location:SI x (reg:SI 127 [ ivtmp.17 ])) -1
     (nil))
(debug_insn 201 200 342 16 (debug_marker) "../System/map.c":76:15 -1
     (nil))
(jump_insn 342 201 343 16 (set (pc)
        (label_ref 202)) 284 {*arm_jump}
     (nil)
 -> 202)
(barrier 343 342 205)
(code_label 205 343 206 17 9 (nil) [1 uses])
(note 206 205 211 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 211 206 212 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ ivtmp.17 ])
            (const_int 26 [0x1a]))) "../System/map.c":76:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 212 211 344 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 202)
            (pc))) "../System/map.c":76:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1030747484 (nil)))
 -> 202)
(note 344 212 346 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(jump_insn 346 344 347 18 (set (pc)
        (label_ref 345)) 284 {*arm_jump}
     (nil)
 -> 345)
(barrier 347 346 349)
(code_label 349 347 216 19 21 (nil) [1 uses])
(note 216 349 217 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 217 216 218 19 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 7 [0x7]))) -1
     (nil))
(debug_insn 218 217 219 19 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 219 218 220 19 (debug_marker) "../System/map.c":75:19 -1
     (nil))
(debug_insn 220 219 221 19 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 8 [0x8]))) -1
     (nil))
(debug_insn 221 220 222 19 (debug_marker) "../System/map.c":75:14 -1
     (nil))
(insn 222 221 223 19 (set (reg:SI 124 [ ivtmp.27 ])
        (plus:SI (reg:SI 124 [ ivtmp.27 ])
            (const_int 1 [0x1]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
(insn 223 222 224 19 (set (reg:SI 126 [ ivtmp.28 ])
        (plus:SI (reg:SI 126 [ ivtmp.28 ])
            (const_int 50 [0x32]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
(insn 224 223 225 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ ivtmp.27 ])
            (const_int 19 [0x13]))) "../System/map.c":75:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 225 224 229 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 243)
            (pc))) "../System/map.c":75:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 214971636 (nil)))
 -> 243)
(code_label 229 225 230 20 6 (nil) [2 uses])
(note 230 229 231 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 231 230 232 20 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 7 [0x7]))) -1
     (nil))
(debug_insn 232 231 233 20 (var_location:SI x (const_int 1 [0x1])) -1
     (nil))
(debug_insn 233 232 237 20 (debug_marker) "../System/map.c":76:15 -1
     (nil))
(insn 237 233 238 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ ivtmp.27 ])
            (const_int 10 [0xa]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 238 237 348 20 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 287)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 858993460 (nil)))
 -> 287)
(note 348 238 350 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(jump_insn 350 348 351 21 (set (pc)
        (label_ref 349)) 284 {*arm_jump}
     (nil)
 -> 349)
(barrier 351 350 243)
(code_label 243 351 244 22 12 (nil) [1 uses])
(note 244 243 245 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 245 244 247 22 (set (reg/f:SI 174)
        (const:SI (plus:SI (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059d4990 map>)
                (const_int 625 [0x271])))) "../System/map.c":84:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 247 245 248 22 (set (reg:SI 176)
        (const_int 0 [0])) "../System/map.c":84:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 248 247 249 22 (set (mem/c:SI (reg/f:SI 174) [0 MEM <char[1:13]> [(void *)&map + 625B]+0 S4 A8])
        (unspec:SI [
                (reg:SI 176)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":84:21 158 {unaligned_storesi}
     (nil))
(insn 249 248 250 22 (set (mem/c:SI (plus:SI (reg/f:SI 174)
                (const_int 4 [0x4])) [0 MEM <char[1:13]> [(void *)&map + 625B]+4 S4 A8])
        (unspec:SI [
                (reg:SI 176)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":84:21 158 {unaligned_storesi}
     (nil))
(insn 250 249 252 22 (set (mem/c:SI (plus:SI (reg/f:SI 174)
                (const_int 8 [0x8])) [0 MEM <char[1:13]> [(void *)&map + 625B]+8 S4 A8])
        (unspec:SI [
                (reg:SI 176)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":84:21 158 {unaligned_storesi}
     (nil))
(insn 252 250 253 22 (set (mem/c:QI (plus:SI (reg/f:SI 174)
                (const_int 12 [0xc])) [0 MEM <char[1:13]> [(void *)&map + 625B]+12 S1 A8])
        (subreg:QI (reg:SI 176) 0)) "../System/map.c":84:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg/f:SI 174)
            (nil))))
(debug_insn 253 252 254 22 (var_location:SI pathy (clobber (const_int 0 [0]))) "../System/map.c":82:18 -1
     (nil))
(debug_insn 254 253 255 22 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 255 254 256 22 (var_location:SI pathx (clobber (const_int 0 [0]))) -1
     (nil))
(insn 256 255 257 22 (clobber (mem:BLK (scratch) [0  A8])) -1
     (nil))
(insn 257 256 258 22 (clobber (mem:BLK (reg/f:SI 13 sp) [0  A8])) -1
     (nil))
(insn 258 257 352 22 (set (reg/f:SI 13 sp)
        (reg/f:SI 128 [ saved_stack.2_40 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128 [ saved_stack.2_40 ])
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(jump_insn 352 258 353 22 (set (pc)
        (label_ref 282)) 284 {*arm_jump}
     (nil)
 -> 282)
(barrier 353 352 261)
(code_label 261 353 262 23 2 (nil) [1 uses])
(note 262 261 263 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 263 262 264 23 (debug_marker) "../System/map.c":54:4 -1
     (nil))
(insn 264 263 265 23 (clobber (mem:BLK (scratch) [0  A8])) -1
     (nil))
(insn 265 264 266 23 (clobber (mem:BLK (reg/f:SI 13 sp) [0  A8])) -1
     (nil))
(insn 266 265 354 23 (set (reg/f:SI 13 sp)
        (reg/f:SI 128 [ saved_stack.2_40 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128 [ saved_stack.2_40 ])
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(jump_insn 354 266 355 23 (set (pc)
        (label_ref 282)) 284 {*arm_jump}
     (nil)
 -> 282)
(barrier 355 354 345)
(code_label 345 355 272 24 20 (nil) [1 uses])
(note 272 345 273 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 273 272 274 24 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 274 273 275 24 (debug_marker) "../System/map.c":75:19 -1
     (nil))
(debug_insn 275 274 276 24 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 8 [0x8]))) -1
     (nil))
(debug_insn 276 275 277 24 (debug_marker) "../System/map.c":75:14 -1
     (nil))
(insn 277 276 278 24 (set (reg:SI 124 [ ivtmp.27 ])
        (plus:SI (reg:SI 124 [ ivtmp.27 ])
            (const_int 1 [0x1]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
(insn 278 277 227 24 (set (reg:SI 126 [ ivtmp.28 ])
        (plus:SI (reg:SI 126 [ ivtmp.28 ])
            (const_int 50 [0x32]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
(debug_insn 227 278 228 24 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 228 227 356 24 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 8 [0x8]))) -1
     (nil))
(jump_insn 356 228 357 24 (set (pc)
        (label_ref 229)) 284 {*arm_jump}
     (nil)
 -> 229)
(barrier 357 356 282)
(code_label 282 357 283 25 1 (nil) [2 uses])
(note 283 282 359 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 359 283 0 NOTE_INSN_DELETED)

;; Function drawMiniMap (drawMiniMap, funcdef_no=5, decl_uid=5635, cgraph_uid=6, symbol_order=5)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 34 n_edges 54 count 63 (  1.9)


drawMiniMap

Dataflow summary:
def_info->table_size = 801, use_info->table_size = 352
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={17d,16u} r1={17d,8u} r2={17d,19u} r3={9d} r7={1d,33u} r12={16d} r13={1d,41u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={29d,14u} r101={8d} r102={1d,33u} r103={1d,32u} r104={8d} r105={8d} r106={8d} r115={1d,2u} r119={1d,6u} r120={1d,6u} r125={8d,19u} r126={1d,2u} r127={1d,2u} r128={2d,7u} r129={2d,3u} r130={2d,7u} r134={1d,4u} r144={1d,4u} r154={1d,4u} r164={1d,4u} r171={2d,2u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r202={1d,1u} r204={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r216={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r226={1d,1u} r228={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={3d,4u} r244={1d,5u} r246={1d,1u} r247={1d,1u} r249={1d,1u} r250={1d,12u} r251={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} 
;;    total ref usage 1141{800d,341u,0e} in 250{242 regular + 8 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d16(0){ }d33(1){ }d50(2){ }d59(3){ }d60(7){ }d77(13){ }d86(14){ }d103(16){ }d112(17){ }d121(18){ }d130(19){ }d139(20){ }d148(21){ }d157(22){ }d166(23){ }d175(24){ }d184(25){ }d193(26){ }d202(27){ }d211(28){ }d220(29){ }d229(30){ }d238(31){ }d692(102){ }d693(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 32 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115 126 127 128 171 177 178 179 180 181 182 244 246 250 251 254
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 115 126 127 128 171 177 178 179 180 181 182 244 246 250 251 254
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 254

( 30 32 )->[3]->( 7 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254

( 3 )->[4]->( 7 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(7){ }u25(13){ }u26(102){ }u27(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254

( 4 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(7){ }u31(13){ }u32(102){ }u33(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(7){ }u37(13){ }u38(102){ }u39(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254

( 4 5 3 6 )->[7]->( 30 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(7){ }u43(13){ }u44(102){ }u45(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 255
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 255
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254

( 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 249
;; lr  def 	 100 [cc] 120 188
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 120 188
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254

( 8 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(7){ }u65(13){ }u66(102){ }u67(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 256
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 256
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254

( 8 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u77(7){ }u78(13){ }u79(102){ }u80(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 257
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 257
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254

( 10 9 )->[11]->( 12 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u90(7){ }u91(13){ }u92(102){ }u93(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 126
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254

( 11 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u98(7){ }u99(13){ }u100(102){ }u101(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 127
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u105(7){ }u106(13){ }u107(102){ }u108(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 258
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 258
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254

( 11 13 12 )->[14]->( 18 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u118(7){ }u119(13){ }u120(102){ }u121(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 190
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254

( 14 )->[15]->( 16 18 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u126(7){ }u127(13){ }u128(102){ }u129(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 250
;; lr  def 	 100 [cc] 134 192 194 195 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 134 192 194 195 196
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 134 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 134 171 244 246 249 250 251 254

( 15 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u141(7){ }u142(13){ }u143(102){ }u144(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 134 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 134 250
;; lr  def 	 100 [cc] 198 199 200
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 134 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 198 199 200
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254

( 16 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u152(7){ }u153(13){ }u154(102){ }u155(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 259
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 259
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254

( 14 17 15 16 )->[18]->( 22 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u164(7){ }u165(13){ }u166(102){ }u167(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 202
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 202
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254

( 18 )->[19]->( 20 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u173(7){ }u174(13){ }u175(102){ }u176(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 250
;; lr  def 	 100 [cc] 144 204 206 207 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 144 204 206 207 208
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 144 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 144 171 244 246 249 250 251 254

( 19 )->[20]->( 21 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u188(7){ }u189(13){ }u190(102){ }u191(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 144 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 144 250
;; lr  def 	 100 [cc] 210 211 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 144 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 210 211 212
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254

( 20 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u199(7){ }u200(13){ }u201(102){ }u202(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 260
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 260
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254

( 18 21 19 20 )->[22]->( 26 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u211(7){ }u212(13){ }u213(102){ }u214(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 214
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 214
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254

( 22 )->[23]->( 24 26 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u220(7){ }u221(13){ }u222(102){ }u223(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 250
;; lr  def 	 100 [cc] 154 216 218 219 220
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 154 216 218 219 220
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 154 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 154 171 244 246 249 250 251 254

( 23 )->[24]->( 25 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u235(7){ }u236(13){ }u237(102){ }u238(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 154 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 154 250
;; lr  def 	 100 [cc] 222 223 224
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 154 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 222 223 224
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254

( 24 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u246(7){ }u247(13){ }u248(102){ }u249(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 261
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254

( 22 25 23 24 )->[26]->( 30 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u258(7){ }u259(13){ }u260(102){ }u261(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 226
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 226
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254

( 26 )->[27]->( 28 30 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u267(7){ }u268(13){ }u269(102){ }u270(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 251
;; lr  def 	 100 [cc] 164 228 233 234 235
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 164 228 233 234 235
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 164 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 164 171 244 246 249 250 251 254

( 27 )->[28]->( 29 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u282(7){ }u283(13){ }u284(102){ }u285(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 164 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 164 254
;; lr  def 	 100 [cc] 240 241 242
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 164 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 240 241 242
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254

( 28 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u293(7){ }u294(13){ }u295(102){ }u296(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 262
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 262
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254

( 28 27 26 29 7 )->[30]->( 3 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u305(7){ }u306(13){ }u307(102){ }u308(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 129 130
;; lr  def 	 100 [cc] 129 130 243
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 129 130 243
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254

( 30 )->[31]->( 32 33 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u323(7){ }u324(13){ }u325(102){ }u326(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 171
;; lr  def 	 100 [cc] 128 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 254
;; live  gen 	 100 [cc] 128 171
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 254

( 31 2 )->[32]->( 3 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u332(7){ }u333(13){ }u334(102){ }u335(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 171 246
;; lr  def 	 119 129 130 247 249
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 254
;; live  gen 	 119 129 130 247 249
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254

( 31 )->[33]->( 1 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u343(7){ }u344(13){ }u345(102){ }u346(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 33 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u347(7){ }u348(13){ }u349(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 407 to worklist
  Adding insn 34 to worklist
  Adding insn 37 to worklist
  Adding insn 40 to worklist
  Adding insn 43 to worklist
  Adding insn 409 to worklist
  Adding insn 50 to worklist
  Adding insn 67 to worklist
  Adding insn 411 to worklist
  Adding insn 73 to worklist
  Adding insn 85 to worklist
  Adding insn 94 to worklist
  Adding insn 97 to worklist
  Adding insn 103 to worklist
  Adding insn 116 to worklist
  Adding insn 133 to worklist
  Adding insn 140 to worklist
  Adding insn 146 to worklist
  Adding insn 161 to worklist
  Adding insn 178 to worklist
  Adding insn 185 to worklist
  Adding insn 191 to worklist
  Adding insn 206 to worklist
  Adding insn 223 to worklist
  Adding insn 230 to worklist
  Adding insn 236 to worklist
  Adding insn 251 to worklist
  Adding insn 271 to worklist
  Adding insn 281 to worklist
  Adding insn 287 to worklist
  Adding insn 312 to worklist
  Adding insn 304 to worklist
  Adding insn 301 to worklist
  Adding insn 320 to worklist
  Adding insn 413 to worklist
Finished finding needed instructions:
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 254
  Adding insn 319 to worklist
  Adding insn 318 to worklist
  Adding insn 315 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 311 to worklist
  Adding insn 309 to worklist
  Adding insn 306 to worklist
  Adding insn 299 to worklist
  Adding insn 298 to worklist
  Adding insn 297 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 52 to worklist
  Adding insn 399 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 289 to worklist
  Adding insn 406 to worklist
  Adding insn 286 to worklist
  Adding insn 285 to worklist
  Adding insn 284 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 280 to worklist
  Adding insn 279 to worklist
  Adding insn 278 to worklist
  Adding insn 277 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 164 171 244 246 249 250 251 254
  Adding insn 270 to worklist
  Adding insn 269 to worklist
  Adding insn 268 to worklist
  Adding insn 267 to worklist
  Adding insn 256 to worklist
  Adding insn 255 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 249 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 238 to worklist
  Adding insn 405 to worklist
  Adding insn 235 to worklist
  Adding insn 234 to worklist
  Adding insn 233 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 229 to worklist
  Adding insn 228 to worklist
  Adding insn 227 to worklist
  Adding insn 226 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 154 171 244 246 249 250 251 254
  Adding insn 222 to worklist
  Adding insn 221 to worklist
  Adding insn 220 to worklist
  Adding insn 219 to worklist
  Adding insn 211 to worklist
  Adding insn 210 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 204 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 193 to worklist
  Adding insn 404 to worklist
  Adding insn 190 to worklist
  Adding insn 189 to worklist
  Adding insn 188 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 144 171 244 246 249 250 251 254
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
  Adding insn 166 to worklist
  Adding insn 165 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 159 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 148 to worklist
  Adding insn 403 to worklist
  Adding insn 145 to worklist
  Adding insn 144 to worklist
  Adding insn 143 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 139 to worklist
  Adding insn 138 to worklist
  Adding insn 137 to worklist
  Adding insn 136 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 134 171 244 246 249 250 251 254
  Adding insn 132 to worklist
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 121 to worklist
  Adding insn 120 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 114 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 105 to worklist
  Adding insn 402 to worklist
  Adding insn 102 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 96 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 93 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 75 to worklist
  Adding insn 400 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 87 to worklist
  Adding insn 401 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 65 to worklist
  Adding insn 59 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 42 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 39 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 326 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 254
  Adding insn 276 to worklist
  Adding insn 266 to worklist
  Adding insn 113 to worklist
  Adding insn 60 to worklist
  Adding insn 5 to worklist
  Adding insn 26 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 34 n_edges 54 count 36 (  1.1)

Pass 0 for finding pseudo/allocno costs


  r262 costs: LO_REGS:18 HI_REGS:18 CALLER_SAVE_REGS:18 EVEN_REG:18 GENERAL_REGS:18 VFP_D0_D7_REGS:225 VFP_LO_REGS:225 ALL_REGS:225 MEM:99
  r261 costs: LO_REGS:18 HI_REGS:18 CALLER_SAVE_REGS:18 EVEN_REG:18 GENERAL_REGS:18 VFP_D0_D7_REGS:225 VFP_LO_REGS:225 ALL_REGS:225 MEM:99
  r260 costs: LO_REGS:18 HI_REGS:18 CALLER_SAVE_REGS:18 EVEN_REG:18 GENERAL_REGS:18 VFP_D0_D7_REGS:225 VFP_LO_REGS:225 ALL_REGS:225 MEM:99
  r259 costs: LO_REGS:18 HI_REGS:18 CALLER_SAVE_REGS:18 EVEN_REG:18 GENERAL_REGS:18 VFP_D0_D7_REGS:225 VFP_LO_REGS:225 ALL_REGS:225 MEM:99
  r258 costs: LO_REGS:26 HI_REGS:26 CALLER_SAVE_REGS:26 EVEN_REG:26 GENERAL_REGS:26 VFP_D0_D7_REGS:325 VFP_LO_REGS:325 ALL_REGS:325 MEM:143
  r257 costs: LO_REGS:200 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:2500 VFP_LO_REGS:2500 ALL_REGS:2500 MEM:1100
  r256 costs: LO_REGS:200 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:2500 VFP_LO_REGS:2500 ALL_REGS:2500 MEM:1100
  r255 costs: LO_REGS:1436 HI_REGS:1436 CALLER_SAVE_REGS:1436 EVEN_REG:1436 GENERAL_REGS:1436 VFP_D0_D7_REGS:17950 VFP_LO_REGS:17950 ALL_REGS:17950 MEM:7898
  r254 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:690 VFP_LO_REGS:690 ALL_REGS:690 MEM:460
  r251 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2025 VFP_LO_REGS:2025 ALL_REGS:2025 MEM:1350
  r250 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:20099 VFP_LO_REGS:20099 ALL_REGS:20099 MEM:13395
  r249 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3270 VFP_LO_REGS:3270 ALL_REGS:3270 MEM:2180
  r247 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:522 VFP_LO_REGS:522 ALL_REGS:522 MEM:270
  r246 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:284 VFP_LO_REGS:284 ALL_REGS:284 MEM:185
  r244 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:8069 VFP_LO_REGS:8069 ALL_REGS:8069 MEM:5375
  r243 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:150552 VFP_LO_REGS:150552 ALL_REGS:150552 MEM:96390
  r242 costs: LO_REGS:675 HI_REGS:675 CALLER_SAVE_REGS:675 EVEN_REG:675 GENERAL_REGS:675 VFP_D0_D7_REGS:675 VFP_LO_REGS:675 ALL_REGS:1350 MEM:900
  r241 costs: LO_REGS:675 HI_REGS:675 CALLER_SAVE_REGS:675 EVEN_REG:675 GENERAL_REGS:675 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1350 MEM:900
  r240 costs: LO_REGS:1350 HI_REGS:1350 CALLER_SAVE_REGS:1350 EVEN_REG:1350 GENERAL_REGS:1350 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1350 MEM:900
  r235 costs: LO_REGS:2010 HI_REGS:2010 CALLER_SAVE_REGS:2010 EVEN_REG:2010 GENERAL_REGS:2010 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:4020 MEM:2680
  r234 costs: LO_REGS:2010 HI_REGS:2010 CALLER_SAVE_REGS:2010 EVEN_REG:2010 GENERAL_REGS:2010 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4020 MEM:2680
  r233 costs: LO_REGS:4020 HI_REGS:4020 CALLER_SAVE_REGS:4020 EVEN_REG:4020 GENERAL_REGS:4020 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4020 MEM:2680
  r228 costs: LO_REGS:2010 HI_REGS:2278 CALLER_SAVE_REGS:2278 EVEN_REG:2278 GENERAL_REGS:2278 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:4020 MEM:2680
  r226 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r224 costs: LO_REGS:675 HI_REGS:675 CALLER_SAVE_REGS:675 EVEN_REG:675 GENERAL_REGS:675 VFP_D0_D7_REGS:675 VFP_LO_REGS:675 ALL_REGS:1350 MEM:900
  r223 costs: LO_REGS:675 HI_REGS:675 CALLER_SAVE_REGS:675 EVEN_REG:675 GENERAL_REGS:675 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1350 MEM:900
  r222 costs: LO_REGS:1350 HI_REGS:1350 CALLER_SAVE_REGS:1350 EVEN_REG:1350 GENERAL_REGS:1350 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1350 MEM:900
  r220 costs: LO_REGS:2010 HI_REGS:2010 CALLER_SAVE_REGS:2010 EVEN_REG:2010 GENERAL_REGS:2010 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:4020 MEM:2680
  r219 costs: LO_REGS:2010 HI_REGS:2010 CALLER_SAVE_REGS:2010 EVEN_REG:2010 GENERAL_REGS:2010 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4020 MEM:2680
  r218 costs: LO_REGS:4020 HI_REGS:4020 CALLER_SAVE_REGS:4020 EVEN_REG:4020 GENERAL_REGS:4020 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4020 MEM:2680
  r216 costs: LO_REGS:2010 HI_REGS:2278 CALLER_SAVE_REGS:2278 EVEN_REG:2278 GENERAL_REGS:2278 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:4020 MEM:2680
  r214 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r212 costs: LO_REGS:675 HI_REGS:675 CALLER_SAVE_REGS:675 EVEN_REG:675 GENERAL_REGS:675 VFP_D0_D7_REGS:675 VFP_LO_REGS:675 ALL_REGS:1350 MEM:900
  r211 costs: LO_REGS:675 HI_REGS:675 CALLER_SAVE_REGS:675 EVEN_REG:675 GENERAL_REGS:675 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1350 MEM:900
  r210 costs: LO_REGS:1350 HI_REGS:1350 CALLER_SAVE_REGS:1350 EVEN_REG:1350 GENERAL_REGS:1350 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1350 MEM:900
  r208 costs: LO_REGS:2010 HI_REGS:2010 CALLER_SAVE_REGS:2010 EVEN_REG:2010 GENERAL_REGS:2010 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:4020 MEM:2680
  r207 costs: LO_REGS:2010 HI_REGS:2010 CALLER_SAVE_REGS:2010 EVEN_REG:2010 GENERAL_REGS:2010 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4020 MEM:2680
  r206 costs: LO_REGS:4020 HI_REGS:4020 CALLER_SAVE_REGS:4020 EVEN_REG:4020 GENERAL_REGS:4020 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4020 MEM:2680
  r204 costs: LO_REGS:2010 HI_REGS:2278 CALLER_SAVE_REGS:2278 EVEN_REG:2278 GENERAL_REGS:2278 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:4020 MEM:2680
  r202 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r200 costs: LO_REGS:675 HI_REGS:675 CALLER_SAVE_REGS:675 EVEN_REG:675 GENERAL_REGS:675 VFP_D0_D7_REGS:675 VFP_LO_REGS:675 ALL_REGS:1350 MEM:900
  r199 costs: LO_REGS:675 HI_REGS:675 CALLER_SAVE_REGS:675 EVEN_REG:675 GENERAL_REGS:675 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1350 MEM:900
  r198 costs: LO_REGS:1350 HI_REGS:1350 CALLER_SAVE_REGS:1350 EVEN_REG:1350 GENERAL_REGS:1350 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:1350 MEM:900
  r196 costs: LO_REGS:2010 HI_REGS:2010 CALLER_SAVE_REGS:2010 EVEN_REG:2010 GENERAL_REGS:2010 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:4020 MEM:2680
  r195 costs: LO_REGS:2010 HI_REGS:2010 CALLER_SAVE_REGS:2010 EVEN_REG:2010 GENERAL_REGS:2010 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4020 MEM:2680
  r194 costs: LO_REGS:4020 HI_REGS:4020 CALLER_SAVE_REGS:4020 EVEN_REG:4020 GENERAL_REGS:4020 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4020 MEM:2680
  r192 costs: LO_REGS:2010 HI_REGS:2278 CALLER_SAVE_REGS:2278 EVEN_REG:2278 GENERAL_REGS:2278 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:4020 MEM:2680
  r190 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r188 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r182 costs: LO_REGS:15 HI_REGS:15 CALLER_SAVE_REGS:15 EVEN_REG:15 GENERAL_REGS:15 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:30 MEM:20
  r181 costs: LO_REGS:15 HI_REGS:15 CALLER_SAVE_REGS:15 EVEN_REG:15 GENERAL_REGS:15 VFP_D0_D7_REGS:15 VFP_LO_REGS:15 ALL_REGS:30 MEM:20
  r180 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:29 VFP_LO_REGS:29 ALL_REGS:29 MEM:15
  r179 costs: LO_REGS:15 HI_REGS:15 CALLER_SAVE_REGS:15 EVEN_REG:15 GENERAL_REGS:15 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:30 MEM:20
  r178 costs: LO_REGS:15 HI_REGS:15 CALLER_SAVE_REGS:15 EVEN_REG:15 GENERAL_REGS:15 VFP_D0_D7_REGS:15 VFP_LO_REGS:15 ALL_REGS:30 MEM:20
  r177 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:29 VFP_LO_REGS:29 ALL_REGS:29 MEM:15
  r171 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:734 VFP_LO_REGS:734 ALL_REGS:734 MEM:383
  r164 costs: LO_REGS:4695 HI_REGS:4695 CALLER_SAVE_REGS:4695 EVEN_REG:4695 GENERAL_REGS:4695 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4695 MEM:3130
  r154 costs: LO_REGS:4695 HI_REGS:4695 CALLER_SAVE_REGS:4695 EVEN_REG:4695 GENERAL_REGS:4695 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4695 MEM:3130
  r144 costs: LO_REGS:4695 HI_REGS:4695 CALLER_SAVE_REGS:4695 EVEN_REG:4695 GENERAL_REGS:4695 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4695 MEM:3130
  r134 costs: LO_REGS:4695 HI_REGS:4695 CALLER_SAVE_REGS:4695 EVEN_REG:4695 GENERAL_REGS:4695 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:4695 MEM:3130
  r130 costs: LO_REGS:0 HI_REGS:1436 CALLER_SAVE_REGS:1436 EVEN_REG:1436 GENERAL_REGS:1436 VFP_D0_D7_REGS:60672 VFP_LO_REGS:60672 ALL_REGS:60672 MEM:40370
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:55260 VFP_LO_REGS:55260 ALL_REGS:55260 MEM:36738
  r128 costs: LO_REGS:0 HI_REGS:1836 CALLER_SAVE_REGS:1836 EVEN_REG:1836 GENERAL_REGS:1836 VFP_D0_D7_REGS:21764 VFP_LO_REGS:21764 ALL_REGS:21764 MEM:14505
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1035 VFP_LO_REGS:1035 ALL_REGS:1035 MEM:690
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3015 VFP_LO_REGS:3015 ALL_REGS:3015 MEM:2010
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:42045 VFP_LO_REGS:42045 ALL_REGS:42045 MEM:28030
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:17040 VFP_LO_REGS:17040 ALL_REGS:17040 MEM:11360
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r115 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:45 VFP_LO_REGS:45 ALL_REGS:45 MEM:30


Pass 1 for finding pseudo/allocno costs

    r262: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r261: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r260: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r259: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r258: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r257: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r256: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r255: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r254: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r253: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r252: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r251: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r250: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r249: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r248: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r247: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r246: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r245: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r244: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r243: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r242: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r241: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r240: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r239: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r238: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r237: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r236: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r235: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r234: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r233: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r232: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r231: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r230: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r229: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r228: preferred LO_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r227: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r226: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r225: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r224: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r223: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r222: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r221: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r220: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r219: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r218: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r217: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r216: preferred LO_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r215: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r214: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r213: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r212: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r211: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r210: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r209: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r208: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r207: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r206: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r205: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r204: preferred LO_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r203: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r202: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r201: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r200: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r199: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r198: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r197: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r196: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r195: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r194: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r193: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r192: preferred LO_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r191: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r190: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r189: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r188: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r181: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r178: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r262 costs: GENERAL_REGS:18 VFP_D0_D7_REGS:405 VFP_LO_REGS:405 ALL_REGS:270 MEM:270
  r261 costs: GENERAL_REGS:18 VFP_D0_D7_REGS:405 VFP_LO_REGS:405 ALL_REGS:270 MEM:270
  r260 costs: GENERAL_REGS:18 VFP_D0_D7_REGS:405 VFP_LO_REGS:405 ALL_REGS:270 MEM:270
  r259 costs: GENERAL_REGS:18 VFP_D0_D7_REGS:405 VFP_LO_REGS:405 ALL_REGS:270 MEM:270
  r258 costs: GENERAL_REGS:26 VFP_D0_D7_REGS:585 VFP_LO_REGS:585 ALL_REGS:390 MEM:390
  r257 costs: GENERAL_REGS:200 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:3000 MEM:3000
  r256 costs: GENERAL_REGS:200 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:3000 MEM:3000
  r255 costs: GENERAL_REGS:1436 VFP_D0_D7_REGS:32310 VFP_LO_REGS:32310 ALL_REGS:21540 MEM:21540
  r254 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:690 VFP_LO_REGS:690 ALL_REGS:690 MEM:460
  r251 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2025 VFP_LO_REGS:2025 ALL_REGS:2025 MEM:1350
  r250 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r249 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3270 VFP_LO_REGS:3270 ALL_REGS:3270 MEM:2180
  r247 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r246 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:285 VFP_LO_REGS:285 ALL_REGS:285 MEM:190
  r244 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:8070 VFP_LO_REGS:8070 ALL_REGS:8070 MEM:5380
  r243 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:151470 VFP_LO_REGS:151470 ALL_REGS:151470 MEM:100980
  r242 costs: LO_REGS:675 HI_REGS:675 CALLER_SAVE_REGS:675 EVEN_REG:675 GENERAL_REGS:675 VFP_D0_D7_REGS:675 VFP_LO_REGS:675 ALL_REGS:1350 MEM:900
  r241 costs: LO_REGS:1350 HI_REGS:1350 CALLER_SAVE_REGS:1350 EVEN_REG:1350 GENERAL_REGS:1350 VFP_LO_REGS:0 ALL_REGS:1350 MEM:900
  r240 costs: LO_REGS:1350 HI_REGS:1350 CALLER_SAVE_REGS:1350 EVEN_REG:1350 GENERAL_REGS:1350 VFP_LO_REGS:0 ALL_REGS:1350 MEM:900
  r235 costs: LO_REGS:2010 HI_REGS:2010 CALLER_SAVE_REGS:2010 EVEN_REG:2010 GENERAL_REGS:2010 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:4020 MEM:2680
  r234 costs: LO_REGS:4020 HI_REGS:4020 CALLER_SAVE_REGS:4020 EVEN_REG:4020 GENERAL_REGS:4020 VFP_LO_REGS:0 ALL_REGS:4020 MEM:2680
  r233 costs: LO_REGS:4020 HI_REGS:4020 CALLER_SAVE_REGS:4020 EVEN_REG:4020 GENERAL_REGS:4020 VFP_LO_REGS:0 ALL_REGS:4020 MEM:2680
  r228 costs: LO_REGS:4020 HI_REGS:4288 CALLER_SAVE_REGS:4288 EVEN_REG:4288 GENERAL_REGS:4288 VFP_D0_D7_REGS:4020 VFP_LO_REGS:4020 ALL_REGS:6030 MEM:4690
  r226 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r224 costs: LO_REGS:675 HI_REGS:675 CALLER_SAVE_REGS:675 EVEN_REG:675 GENERAL_REGS:675 VFP_D0_D7_REGS:675 VFP_LO_REGS:675 ALL_REGS:1350 MEM:900
  r223 costs: LO_REGS:1350 HI_REGS:1350 CALLER_SAVE_REGS:1350 EVEN_REG:1350 GENERAL_REGS:1350 VFP_LO_REGS:0 ALL_REGS:1350 MEM:900
  r222 costs: LO_REGS:1350 HI_REGS:1350 CALLER_SAVE_REGS:1350 EVEN_REG:1350 GENERAL_REGS:1350 VFP_LO_REGS:0 ALL_REGS:1350 MEM:900
  r220 costs: LO_REGS:2010 HI_REGS:2010 CALLER_SAVE_REGS:2010 EVEN_REG:2010 GENERAL_REGS:2010 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:4020 MEM:2680
  r219 costs: LO_REGS:4020 HI_REGS:4020 CALLER_SAVE_REGS:4020 EVEN_REG:4020 GENERAL_REGS:4020 VFP_LO_REGS:0 ALL_REGS:4020 MEM:2680
  r218 costs: LO_REGS:4020 HI_REGS:4020 CALLER_SAVE_REGS:4020 EVEN_REG:4020 GENERAL_REGS:4020 VFP_LO_REGS:0 ALL_REGS:4020 MEM:2680
  r216 costs: LO_REGS:4020 HI_REGS:4288 CALLER_SAVE_REGS:4288 EVEN_REG:4288 GENERAL_REGS:4288 VFP_D0_D7_REGS:4020 VFP_LO_REGS:4020 ALL_REGS:6030 MEM:4690
  r214 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r212 costs: LO_REGS:675 HI_REGS:675 CALLER_SAVE_REGS:675 EVEN_REG:675 GENERAL_REGS:675 VFP_D0_D7_REGS:675 VFP_LO_REGS:675 ALL_REGS:1350 MEM:900
  r211 costs: LO_REGS:1350 HI_REGS:1350 CALLER_SAVE_REGS:1350 EVEN_REG:1350 GENERAL_REGS:1350 VFP_LO_REGS:0 ALL_REGS:1350 MEM:900
  r210 costs: LO_REGS:1350 HI_REGS:1350 CALLER_SAVE_REGS:1350 EVEN_REG:1350 GENERAL_REGS:1350 VFP_LO_REGS:0 ALL_REGS:1350 MEM:900
  r208 costs: LO_REGS:2010 HI_REGS:2010 CALLER_SAVE_REGS:2010 EVEN_REG:2010 GENERAL_REGS:2010 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:4020 MEM:2680
  r207 costs: LO_REGS:4020 HI_REGS:4020 CALLER_SAVE_REGS:4020 EVEN_REG:4020 GENERAL_REGS:4020 VFP_LO_REGS:0 ALL_REGS:4020 MEM:2680
  r206 costs: LO_REGS:4020 HI_REGS:4020 CALLER_SAVE_REGS:4020 EVEN_REG:4020 GENERAL_REGS:4020 VFP_LO_REGS:0 ALL_REGS:4020 MEM:2680
  r204 costs: LO_REGS:4020 HI_REGS:4288 CALLER_SAVE_REGS:4288 EVEN_REG:4288 GENERAL_REGS:4288 VFP_D0_D7_REGS:4020 VFP_LO_REGS:4020 ALL_REGS:6030 MEM:4690
  r202 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r200 costs: LO_REGS:675 HI_REGS:675 CALLER_SAVE_REGS:675 EVEN_REG:675 GENERAL_REGS:675 VFP_D0_D7_REGS:675 VFP_LO_REGS:675 ALL_REGS:1350 MEM:900
  r199 costs: LO_REGS:1350 HI_REGS:1350 CALLER_SAVE_REGS:1350 EVEN_REG:1350 GENERAL_REGS:1350 VFP_LO_REGS:0 ALL_REGS:1350 MEM:900
  r198 costs: LO_REGS:1350 HI_REGS:1350 CALLER_SAVE_REGS:1350 EVEN_REG:1350 GENERAL_REGS:1350 VFP_LO_REGS:0 ALL_REGS:1350 MEM:900
  r196 costs: LO_REGS:2010 HI_REGS:2010 CALLER_SAVE_REGS:2010 EVEN_REG:2010 GENERAL_REGS:2010 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:4020 MEM:2680
  r195 costs: LO_REGS:4020 HI_REGS:4020 CALLER_SAVE_REGS:4020 EVEN_REG:4020 GENERAL_REGS:4020 VFP_LO_REGS:0 ALL_REGS:4020 MEM:2680
  r194 costs: LO_REGS:4020 HI_REGS:4020 CALLER_SAVE_REGS:4020 EVEN_REG:4020 GENERAL_REGS:4020 VFP_LO_REGS:0 ALL_REGS:4020 MEM:2680
  r192 costs: LO_REGS:4020 HI_REGS:4288 CALLER_SAVE_REGS:4288 EVEN_REG:4288 GENERAL_REGS:4288 VFP_D0_D7_REGS:4020 VFP_LO_REGS:4020 ALL_REGS:6030 MEM:4690
  r190 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r188 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r182 costs: LO_REGS:30 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_LO_REGS:0 ALL_REGS:30 MEM:20
  r181 costs: LO_REGS:15 HI_REGS:15 CALLER_SAVE_REGS:15 EVEN_REG:15 GENERAL_REGS:15 VFP_D0_D7_REGS:15 VFP_LO_REGS:15 ALL_REGS:30 MEM:20
  r180 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:30 VFP_LO_REGS:30 ALL_REGS:30 MEM:20
  r179 costs: LO_REGS:30 HI_REGS:30 CALLER_SAVE_REGS:30 EVEN_REG:30 GENERAL_REGS:30 VFP_LO_REGS:0 ALL_REGS:30 MEM:20
  r178 costs: LO_REGS:15 HI_REGS:15 CALLER_SAVE_REGS:15 EVEN_REG:15 GENERAL_REGS:15 VFP_D0_D7_REGS:15 VFP_LO_REGS:15 ALL_REGS:30 MEM:20
  r177 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:30 VFP_LO_REGS:30 ALL_REGS:30 MEM:20
  r171 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:825 VFP_LO_REGS:825 ALL_REGS:825 MEM:550
  r164 costs: LO_REGS:6705 HI_REGS:6705 CALLER_SAVE_REGS:6705 EVEN_REG:6705 GENERAL_REGS:6705 VFP_LO_REGS:2010 ALL_REGS:6705 MEM:5140
  r154 costs: LO_REGS:6705 HI_REGS:6705 CALLER_SAVE_REGS:6705 EVEN_REG:6705 GENERAL_REGS:6705 VFP_LO_REGS:2010 ALL_REGS:6705 MEM:5140
  r144 costs: LO_REGS:6705 HI_REGS:6705 CALLER_SAVE_REGS:6705 EVEN_REG:6705 GENERAL_REGS:6705 VFP_LO_REGS:2010 ALL_REGS:6705 MEM:5140
  r134 costs: LO_REGS:6705 HI_REGS:6705 CALLER_SAVE_REGS:6705 EVEN_REG:6705 GENERAL_REGS:6705 VFP_LO_REGS:2010 ALL_REGS:6705 MEM:5140
  r130 costs: LO_REGS:0 HI_REGS:1436 CALLER_SAVE_REGS:1436 EVEN_REG:1436 GENERAL_REGS:1436 VFP_D0_D7_REGS:60690 VFP_LO_REGS:60690 ALL_REGS:60690 MEM:40460
  r129 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:55350 VFP_LO_REGS:55350 ALL_REGS:55350 MEM:36900
  r128 costs: LO_REGS:0 HI_REGS:1836 CALLER_SAVE_REGS:1836 EVEN_REG:1836 GENERAL_REGS:1836 VFP_D0_D7_REGS:21765 VFP_LO_REGS:21765 ALL_REGS:21765 MEM:14510
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1035 VFP_LO_REGS:1035 ALL_REGS:1035 MEM:690
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3015 VFP_LO_REGS:3015 ALL_REGS:3015 MEM:2010
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:42045 VFP_LO_REGS:42045 ALL_REGS:42045 MEM:28030
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:17040 VFP_LO_REGS:17040 ALL_REGS:17040 MEM:11360
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r115 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:45 VFP_LO_REGS:45 ALL_REGS:45 MEM:30

;;   ======================================================
;;   -- basic block 2 from 8 to 407 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 r177=`px'                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 r180=`py'                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 r244=`Blocksize'                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  12 r179=[r177]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  4--> b  0: i  18 r182=[r180]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  5--> b  0: i  10 r115=[r244]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  13 r178=fix(fix(r179))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  7--> b  0: i  19 r181=fix(fix(r182))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	  8--> b  0: i  26 r171=const(`pixels'+0x8c)               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  14 r126=r178/r115                          :nothing:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  15 loc r126                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  20 r127=r181/r115                          :nothing:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  21 loc r127                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  24 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 113 r250=`sp'                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  60 r246=`map'                              :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 13--> b  0: i   5 r128=0                                  :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 14--> b  0: i 266 r251=r250+0x53c                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 276 r254=r250+0x540                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 407 pc=L321                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 16
;;   new head = 8
;;   new tail = 407

;;   ======================================================
;;   -- basic block 3 from 30 to 34 -- before reload
;;   ======================================================

;;	  0--> b  0: i  30 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 {pc={(r128==0)?L44:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 30
;;   new tail = 34

;;   ======================================================
;;   -- basic block 4 from 37 to 37 -- before reload
;;   ======================================================

;;	  0--> b  0: i  37 {pc={(r130==0)?L44:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 37
;;   new tail = 37

;;   ======================================================
;;   -- basic block 5 from 39 to 40 -- before reload
;;   ======================================================

;;	  0--> b  0: i  39 cc=cmp(r128,0x30)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  40 pc={(cc==0)?L44:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 39
;;   new tail = 40

;;   ======================================================
;;   -- basic block 6 from 42 to 43 -- before reload
;;   ======================================================

;;	  0--> b  0: i  42 cc=cmp(r130,0x62)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  43 pc={(cc!=0)?L56:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 42
;;   new tail = 43

;;   ======================================================
;;   -- basic block 7 from 46 to 409 -- before reload
;;   ======================================================

;;	  0--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 r2=0x47                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  48 r1=r2                                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  49 r0=0xff                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  50 {r0=call [`create_rgb'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 399 r255=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  52 r125=zxn(r255#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  53 loc r125#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 409 pc=L291                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 46
;;   new tail = 409

;;   ======================================================
;;   -- basic block 8 from 58 to 67 -- before reload
;;   ======================================================

;;	  0--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 r120=r130>>0x1                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  65 r188=zxn([r249+r120])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  67 {pc={(r188!=0)?L79:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 58
;;   new tail = 67

;;   ======================================================
;;   -- basic block 9 from 69 to 411 -- before reload
;;   ======================================================

;;	  0--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  70 r2=0xff                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  71 r1=r2                                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  72 r0=r2                                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  73 {r0=call [`create_rgb'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 400 r256=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  75 r125=zxn(r256#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  76 loc r125#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 411 pc=L89                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 69
;;   new tail = 411

;;   ======================================================
;;   -- basic block 10 from 81 to 88 -- before reload
;;   ======================================================

;;	  0--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  82 r2=0x47                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  83 r1=r2                                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  84 r0=r2                                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  85 {r0=call [`create_rgb'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 401 r257=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  87 r125=zxn(r257#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  88 loc r125#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 81
;;   new tail = 88

;;   ======================================================
;;   -- basic block 11 from 91 to 94 -- before reload
;;   ======================================================

;;	  0--> b  0: i  91 loc r125#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  93 cc=cmp(r120,r126)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  94 pc={(cc!=0)?L107:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 91
;;   new tail = 94

;;   ======================================================
;;   -- basic block 12 from 96 to 97 -- before reload
;;   ======================================================

;;	  0--> b  0: i  96 cc=cmp(r119,r127)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  97 pc={(cc!=0)?L107:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 96
;;   new tail = 97

;;   ======================================================
;;   -- basic block 13 from 99 to 106 -- before reload
;;   ======================================================

;;	  0--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 100 r2=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 101 r1=r2                                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 102 r0=r2                                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 103 {r0=call [`create_rgb'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 402 r258=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 105 r125=zxn(r258#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 106 loc r125#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 99
;;   new tail = 106

;;   ======================================================
;;   -- basic block 14 from 109 to 116 -- before reload
;;   ======================================================

;;	  0--> b  0: i 109 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 110 loc r125#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 111 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 112 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 114 r190=zxn([r250+0x18])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 116 {pc={(r190==0)?L150:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 109
;;   new tail = 116

;;   ======================================================
;;   -- basic block 15 from 118 to 133 -- before reload
;;   ======================================================

;;	  0--> b  0: i 118 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 129 r195=[r250+0x8]                         :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 120 r192=[r244]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 121 r134=flt(r192)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  3--> b  0: i 122 loc fix([const(`sp'+0x8)]/r134)         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 123 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 124 loc [const(`sp'+0xc)]                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 125 loc D#18/r134                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 126 loc fix(D#17)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 127 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 130 r194=r195/r134                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 20--> b  0: i 131 r196=fix(fix(r194))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 22--> b  0: i 132 cc=cmp(r120,r196)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 23--> b  0: i 133 pc={(cc!=0)?L150:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 23
;;   new head = 118
;;   new tail = 133

;;   ======================================================
;;   -- basic block 16 from 136 to 140 -- before reload
;;   ======================================================

;;	  0--> b  0: i 136 r199=[r250+0xc]                         :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i 137 r198=r199/r134                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	 17--> b  0: i 138 r200=fix(fix(r198))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 19--> b  0: i 139 cc=cmp(r119,r200)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 140 pc={(cc!=0)?L150:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 20
;;   new head = 136
;;   new tail = 140

;;   ======================================================
;;   -- basic block 17 from 142 to 149 -- before reload
;;   ======================================================

;;	  0--> b  0: i 142 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 143 r2=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 144 r1=r2                                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 145 r0=0xff                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 146 {r0=call [`create_rgb'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 403 r259=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 148 r125=zxn(r259#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 149 loc r125#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 142
;;   new tail = 149

;;   ======================================================
;;   -- basic block 18 from 152 to 161 -- before reload
;;   ======================================================

;;	  0--> b  0: i 152 loc r125#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 153 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 154 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 155 loc r125#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 156 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 157 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 159 r202=zxn([r250+0x1d4])                  :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 161 {pc={(r202==0)?L195:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 152
;;   new tail = 161

;;   ======================================================
;;   -- basic block 19 from 163 to 178 -- before reload
;;   ======================================================

;;	  0--> b  0: i 163 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 174 r207=[r250+0x1c4]                       :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 165 r204=[r244]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 166 r144=flt(r204)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  3--> b  0: i 167 loc fix([const(`sp'+0x1c4)]/r144)       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 168 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 169 loc [const(`sp'+0x1c8)]                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 170 loc D#16/r144                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 171 loc fix(D#15)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 172 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 175 r206=r207/r144                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 20--> b  0: i 176 r208=fix(fix(r206))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 22--> b  0: i 177 cc=cmp(r120,r208)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 23--> b  0: i 178 pc={(cc!=0)?L195:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 23
;;   new head = 163
;;   new tail = 178

;;   ======================================================
;;   -- basic block 20 from 181 to 185 -- before reload
;;   ======================================================

;;	  0--> b  0: i 181 r211=[r250+0x1c8]                       :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i 182 r210=r211/r144                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	 17--> b  0: i 183 r212=fix(fix(r210))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 19--> b  0: i 184 cc=cmp(r119,r212)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 185 pc={(cc!=0)?L195:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 20
;;   new head = 181
;;   new tail = 185

;;   ======================================================
;;   -- basic block 21 from 187 to 194 -- before reload
;;   ======================================================

;;	  0--> b  0: i 187 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 188 r2=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 189 r1=r2                                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 190 r0=0xff                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 191 {r0=call [`create_rgb'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 404 r260=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 193 r125=zxn(r260#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 194 loc r125#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 187
;;   new tail = 194

;;   ======================================================
;;   -- basic block 22 from 197 to 206 -- before reload
;;   ======================================================

;;	  0--> b  0: i 197 loc r125#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 198 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 199 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 200 loc r125#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 201 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 202 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 204 r214=zxn([r250+0x390])                  :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 206 {pc={(r214==0)?L240:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 197
;;   new tail = 206

;;   ======================================================
;;   -- basic block 23 from 208 to 223 -- before reload
;;   ======================================================

;;	  0--> b  0: i 208 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 219 r219=[r250+0x380]                       :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 210 r216=[r244]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 211 r154=flt(r216)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  3--> b  0: i 212 loc fix([const(`sp'+0x380)]/r154)       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 213 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 214 loc [const(`sp'+0x384)]                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 215 loc D#14/r154                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 216 loc fix(D#13)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 217 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 220 r218=r219/r154                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 20--> b  0: i 221 r220=fix(fix(r218))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 22--> b  0: i 222 cc=cmp(r120,r220)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 23--> b  0: i 223 pc={(cc!=0)?L240:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 23
;;   new head = 208
;;   new tail = 223

;;   ======================================================
;;   -- basic block 24 from 226 to 230 -- before reload
;;   ======================================================

;;	  0--> b  0: i 226 r223=[r250+0x384]                       :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i 227 r222=r223/r154                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	 17--> b  0: i 228 r224=fix(fix(r222))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 19--> b  0: i 229 cc=cmp(r119,r224)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 230 pc={(cc!=0)?L240:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 20
;;   new head = 226
;;   new tail = 230

;;   ======================================================
;;   -- basic block 25 from 232 to 239 -- before reload
;;   ======================================================

;;	  0--> b  0: i 232 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 233 r2=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 234 r1=r2                                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 235 r0=0xff                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 236 {r0=call [`create_rgb'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 405 r261=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 238 r125=zxn(r261#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 239 loc r125#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 232
;;   new tail = 239

;;   ======================================================
;;   -- basic block 26 from 242 to 251 -- before reload
;;   ======================================================

;;	  0--> b  0: i 242 loc r125#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 243 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 244 loc 0x3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 245 loc r125#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 246 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 247 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 249 r226=zxn([r250+0x54c])                  :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 251 {pc={(r226==0)?L291:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 242
;;   new tail = 251

;;   ======================================================
;;   -- basic block 27 from 253 to 271 -- before reload
;;   ======================================================

;;	  0--> b  0: i 253 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 267 r234=[r251]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  1--> b  0: i 255 r228=[r244]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 256 r164=flt(r228)                          :cortex_m4_ex_v:GENERAL_REGS+0(-1)VFP_LO_REGS+1(1)
;;	  3--> b  0: i 257 loc fix([const(`sp'+0x53c)]/r164)       :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 258 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 259 loc [const(`sp'+0x540)]                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 260 loc D#12/r164                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 261 loc fix(D#11)                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 262 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 268 r233=r234/r164                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(0)
;;	 20--> b  0: i 269 r235=fix(fix(r233))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 22--> b  0: i 270 cc=cmp(r120,r235)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 23--> b  0: i 271 pc={(cc!=0)?L291:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 23
;;   new head = 253
;;   new tail = 271

;;   ======================================================
;;   -- basic block 28 from 277 to 281 -- before reload
;;   ======================================================

;;	  0--> b  0: i 277 r241=[r254]                             :cortex_m4_exa_va,cortex_m4_exb_vb:GENERAL_REGS+0(0)VFP_LO_REGS+1(1)
;;	  2--> b  0: i 278 r240=r241/r164                          :cortex_m4_ex_v,cortex_m4_v*13:GENERAL_REGS+0(0)VFP_LO_REGS+1(-1)
;;	 17--> b  0: i 279 r242=fix(fix(r240))                     :cortex_m4_ex_v:GENERAL_REGS+1(1)VFP_LO_REGS+0(-1)
;;	 19--> b  0: i 280 cc=cmp(r119,r242)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 281 pc={(cc!=0)?L291:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 20
;;   new head = 277
;;   new tail = 281

;;   ======================================================
;;   -- basic block 29 from 283 to 290 -- before reload
;;   ======================================================

;;	  0--> b  0: i 283 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 284 r2=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 285 r1=r2                                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 286 r0=0xff                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 287 {r0=call [`create_rgb'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 406 r262=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 289 r125=zxn(r262#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 290 loc r125#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 283
;;   new tail = 290

rescanning insn with uid = 301.
rescanning insn with uid = 301.
rescanning insn with uid = 304.
rescanning insn with uid = 304.
;;   ======================================================
;;   -- basic block 30 from 293 to 312 -- before reload
;;   ======================================================

;;	  0--> b  0: i 293 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 294 loc r125#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 295 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 296 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 306 r130=r130+0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 297 r243=0                                  :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 298 zxt(r243,0x10,0)=r125                   :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 299 zxt(r243,0x10,0x10)=r125                :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 301 [r129]=unspec[r243] 26                  :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 302 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 303 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 304 [r129+0x1e0]=unspec[r243] 26            :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 305 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 307 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 308 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 309 r129=r129+0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 311 cc=cmp(r130,0x64)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 312 pc={(cc!=0)?L310:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 293
;;   new tail = 312

;;   ======================================================
;;   -- basic block 31 from 314 to 320 -- before reload
;;   ======================================================

;;	  0--> b  0: i 314 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 315 r128=r128+0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 316 loc r128                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 317 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 318 r171=r171+0x3c0                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 319 cc=cmp(r128,0x32)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 320 pc={(cc==0)?L331:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 314
;;   new tail = 320

;;   ======================================================
;;   -- basic block 32 from 323 to 413 -- before reload
;;   ======================================================

;;	  0--> b  0: i 323 loc r128                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 324 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 325 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 326 r119=r128>>0x1                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  61 r247=0x32                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   3 r129=r171                               :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i   4 r130=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  63 r249=r247*r119+r246                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 413 pc=L310                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 323
;;   new tail = 413


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


drawMiniMap

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={17d,16u} r1={17d,8u} r2={17d,19u} r3={9d} r7={1d,33u} r12={16d} r13={1d,41u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={29d,14u} r101={8d} r102={1d,33u} r103={1d,32u} r104={8d} r105={8d} r106={8d} r115={1d,2u} r119={1d,6u} r120={1d,6u} r125={8d,19u} r126={1d,2u} r127={1d,2u} r128={2d,7u} r129={2d,3u} r130={2d,7u} r134={1d,4u} r144={1d,4u} r154={1d,4u} r164={1d,4u} r171={2d,2u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r202={1d,1u} r204={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r216={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r226={1d,1u} r228={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={3d,4u} r244={1d,5u} r246={1d,1u} r247={1d,1u} r249={1d,1u} r250={1d,12u} r251={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} 
;;    total ref usage 1141{800d,341u,0e} in 250{242 regular + 8 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 2 11 2 (debug_marker) "../System/map.c":90:2 -1
     (nil))
(insn 11 8 17 2 (set (reg/f:SI 177)
        (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059d42d0 px>)) "../System/map.c":90:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 11 9 2 (set (reg/f:SI 180)
        (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059d4360 py>)) "../System/map.c":91:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 17 12 2 (set (reg/f:SI 244)
        (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>)) "../System/map.c":90:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 9 18 2 (set (reg:SF 179 [ px ])
        (mem/c:SF (reg/f:SI 177) [1 px+0 S4 A32])) "../System/map.c":90:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 177)
        (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059d42d0 px>) [1 px+0 S4 A32])
            (nil))))
(insn 18 12 10 2 (set (reg:SF 182 [ py ])
        (mem/c:SF (reg/f:SI 180) [1 py+0 S4 A32])) "../System/map.c":91:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 180)
        (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059d4360 py>) [1 py+0 S4 A32])
            (nil))))
(insn 10 18 13 2 (set (reg:SI 115 [ Blocksize.4_3 ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":90:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
        (nil)))
(insn 13 10 19 2 (set (reg:SI 178)
        (fix:SI (fix:SF (reg:SF 179 [ px ])))) "../System/map.c":90:13 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 179 [ px ])
        (nil)))
(insn 19 13 26 2 (set (reg:SI 181)
        (fix:SI (fix:SF (reg:SF 182 [ py ])))) "../System/map.c":91:13 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 182 [ py ])
        (nil)))
(insn 26 19 14 2 (set (reg:SI 171 [ ivtmp.67 ])
        (const:SI (plus:SI (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 00000000059d4a20 pixels>)
                (const_int 140 [0x8c])))) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 26 15 2 (set (reg/v:SI 126 [ dpx ])
        (div:SI (reg:SI 178)
            (reg:SI 115 [ Blocksize.4_3 ]))) "../System/map.c":90:6 162 {divsi3}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(debug_insn 15 14 16 2 (var_location:SI dpx (reg/v:SI 126 [ dpx ])) "../System/map.c":90:6 -1
     (nil))
(debug_insn 16 15 20 2 (debug_marker) "../System/map.c":91:2 -1
     (nil))
(insn 20 16 21 2 (set (reg/v:SI 127 [ dpy ])
        (div:SI (reg:SI 181)
            (reg:SI 115 [ Blocksize.4_3 ]))) "../System/map.c":91:6 162 {divsi3}
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_DEAD (reg:SI 115 [ Blocksize.4_3 ])
            (nil))))
(debug_insn 21 20 22 2 (var_location:SI dpy (reg/v:SI 127 [ dpy ])) "../System/map.c":91:6 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../System/map.c":92:2 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/map.c":92:6 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI y (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 113 2 (debug_marker) "../System/map.c":92:14 -1
     (nil))
(insn 113 25 60 2 (set (reg/f:SI 250)
        (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)) "../System/map.c":102:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 113 5 2 (set (reg/f:SI 246)
        (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059d4990 map>)) "../System/map.c":98:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 60 266 2 (set (reg/v:SI 128 [ y ])
        (const_int 0 [0])) "../System/map.c":92:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 266 5 276 2 (set (reg/f:SI 251)
        (plus:SI (reg/f:SI 250)
            (const_int 1340 [0x53c]))) "../System/map.c":103:21 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 1340 [0x53c])))
        (nil)))
(insn 276 266 407 2 (set (reg/f:SI 254)
        (plus:SI (reg/f:SI 250)
            (const_int 1344 [0x540]))) "../System/map.c":104:21 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 1344 [0x540])))
        (nil)))
(jump_insn 407 276 408 2 (set (pc)
        (label_ref 321)) 284 {*arm_jump}
     (nil)
 -> 321)
(barrier 408 407 310)
(code_label 310 408 29 3 39 (nil) [2 uses])
(note 29 310 33 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 33 29 30 3 NOTE_INSN_DELETED)
(debug_insn 30 33 31 3 (var_location:SI x (reg/v:SI 130 [ x ])) -1
     (nil))
(debug_insn 31 30 32 3 (debug_marker) "../System/map.c":94:4 -1
     (nil))
(debug_insn 32 31 34 3 (debug_marker) "../System/map.c":95:4 -1
     (nil))
(jump_insn 34 32 35 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 128 [ y ])
                        (const_int 0 [0]))
                    (label_ref:SI 44)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/map.c":95:6 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 232894604 (nil)))
 -> 44)
(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 36 35 37 4 NOTE_INSN_DELETED)
(jump_insn 37 36 38 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 130 [ x ])
                        (const_int 0 [0]))
                    (label_ref:SI 44)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/map.c":95:14 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 386547060 (nil)))
 -> 44)
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 48 [0x30]))) "../System/map.c":95:24 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 40 39 41 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:24 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241269788 (nil)))
 -> 44)
(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 98 [0x62]))) "../System/map.c":95:47 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 43 42 44 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) "../System/map.c":95:47 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 602047044 (nil)))
 -> 56)
(code_label 44 43 45 7 30 (nil) [3 uses])
(note 45 44 51 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 51 45 46 7 NOTE_INSN_DELETED)
(debug_insn 46 51 47 7 (debug_marker) "../System/map.c":96:5 -1
     (nil))
(insn 47 46 48 7 (set (reg:SI 2 r2)
        (const_int 71 [0x47])) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 7 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
(insn 49 48 50 7 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 50 49 399 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":96:13 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 399 50 52 7 (set (reg:SI 255)
        (reg:SI 0 r0)) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 52 399 53 7 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 255) 0))) "../System/map.c":96:11 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 255)
        (nil)))
(debug_insn 53 52 409 7 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":96:11 -1
     (nil))
(jump_insn 409 53 410 7 (set (pc)
        (label_ref 291)) "../System/map.c":96:11 284 {*arm_jump}
     (nil)
 -> 291)
(barrier 410 409 56)
(code_label 56 410 57 8 31 (nil) [1 uses])
(note 57 56 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 66 57 58 8 NOTE_INSN_DELETED)
(debug_insn 58 66 59 8 (debug_marker) "../System/map.c":98:5 -1
     (nil))
(insn 59 58 65 8 (set (reg:SI 120 [ _9 ])
        (ashiftrt:SI (reg/v:SI 130 [ x ])
            (const_int 1 [0x1]))) "../System/map.c":98:18 147 {*arm_shiftsi3}
     (nil))
(insn 65 59 67 8 (set (reg:SI 188 [ map[_8][_9] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 249)
                    (reg:SI 120 [ _9 ])) [0 map[_8][_9]+0 S1 A8]))) "../System/map.c":98:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(jump_insn 67 65 68 8 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 188 [ map[_8][_9] ])
                        (const_int 0 [0]))
                    (label_ref 79)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/map.c":98:7 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 188 [ map[_8][_9] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 79)
(note 68 67 74 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 74 68 69 9 NOTE_INSN_DELETED)
(debug_insn 69 74 70 9 (debug_marker) "../System/map.c":98:28 -1
     (nil))
(insn 70 69 71 9 (set (reg:SI 2 r2)
        (const_int 255 [0xff])) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 70 72 9 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))
(insn 72 71 73 9 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))
(call_insn 73 72 400 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":98:36 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 400 73 75 9 (set (reg:SI 256)
        (reg:SI 0 r0)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 75 400 76 9 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 256) 0))) "../System/map.c":98:34 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 256)
        (nil)))
(debug_insn 76 75 411 9 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":98:34 -1
     (nil))
(jump_insn 411 76 412 9 (set (pc)
        (label_ref 89)) 284 {*arm_jump}
     (nil)
 -> 89)
(barrier 412 411 79)
(code_label 79 412 80 10 33 (nil) [1 uses])
(note 80 79 86 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 86 80 81 10 NOTE_INSN_DELETED)
(debug_insn 81 86 82 10 (debug_marker) "../System/map.c":99:10 -1
     (nil))
(insn 82 81 83 10 (set (reg:SI 2 r2)
        (const_int 71 [0x47])) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 10 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
(insn 84 83 85 10 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
(call_insn 85 84 401 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":99:18 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 401 85 87 10 (set (reg:SI 257)
        (reg:SI 0 r0)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 87 401 88 10 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 257) 0))) "../System/map.c":99:16 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 257)
        (nil)))
(debug_insn 88 87 89 10 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":99:16 -1
     (nil))
(code_label 89 88 90 11 34 (nil) [1 uses])
(note 90 89 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 91 90 92 11 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 92 91 93 11 (debug_marker) "../System/map.c":100:5 -1
     (nil))
(insn 93 92 94 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg/v:SI 126 [ dpx ]))) "../System/map.c":100:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 95 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../System/map.c":100:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 107)
(note 95 94 96 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 96 95 97 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg/v:SI 127 [ dpy ]))) "../System/map.c":100:19 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 97 96 98 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../System/map.c":100:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 107)
(note 98 97 104 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 104 98 99 13 NOTE_INSN_DELETED)
(debug_insn 99 104 100 13 (debug_marker) "../System/map.c":100:34 -1
     (nil))
(insn 100 99 101 13 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 100 102 13 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 102 101 103 13 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 103 102 402 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":100:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 402 103 105 13 (set (reg:SI 258)
        (reg:SI 0 r0)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 105 402 106 13 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 258) 0))) "../System/map.c":100:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 258)
        (nil)))
(debug_insn 106 105 107 13 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":100:40 -1
     (nil))
(code_label 107 106 108 14 35 (nil) [2 uses])
(note 108 107 115 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 115 108 109 14 NOTE_INSN_DELETED)
(debug_insn 109 115 110 14 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 110 109 111 14 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 111 110 112 14 (debug_marker) "../System/map.c":101:17 -1
     (nil))
(debug_insn 112 111 114 14 (debug_marker) "../System/map.c":102:6 -1
     (nil))
(insn 114 112 116 14 (set (reg:SI 190 [ sp[0].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 24 [0x18])) [0 sp[0].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 24 [0x18]))) [0 sp[0].life+0 S1 A32]))
        (nil)))
(jump_insn 116 114 117 14 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 190 [ sp[0].life ])
                        (const_int 0 [0]))
                    (label_ref:SI 150)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/map.c":102:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 190 [ sp[0].life ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 354334804 (nil))))
 -> 150)
(note 117 116 118 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 118 117 129 15 (debug_marker) "../System/map.c":103:6 -1
     (nil))
(insn 129 118 120 15 (set (reg:SF 195 [ sp[0].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 8 [0x8])) [1 sp[0].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                    (const_int 8 [0x8]))) [1 sp[0].x+0 S4 A32])
        (nil)))
(insn 120 129 121 15 (set (reg:SI 192 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
        (nil)))
(insn 121 120 122 15 (set (reg:SF 134 [ _73 ])
        (float:SF (reg:SI 192 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 192 [ Blocksize ])
        (nil)))
(debug_insn 122 121 123 15 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 8 [0x8]))) [1 sp[0].x+0 S4 A32])
            (reg:SF 134 [ _73 ])))) "../System/map.c":103:10 -1
     (nil))
(debug_insn 123 122 124 15 (debug_marker) "../System/map.c":104:6 -1
     (nil))
(debug_insn 124 123 125 15 (var_location:SF D#18 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 12 [0xc]))) [1 sp[0].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
(debug_insn 125 124 126 15 (var_location:SF D#17 (div:SF (debug_expr:SF D#18)
        (reg:SF 134 [ _73 ]))) "../System/map.c":104:24 -1
     (nil))
(debug_insn 126 125 127 15 (var_location:SI spy (fix:SI (debug_expr:SF D#17))) "../System/map.c":104:10 -1
     (nil))
(debug_insn 127 126 130 15 (debug_marker) "../System/map.c":105:6 -1
     (nil))
(insn 130 127 131 15 (set (reg:SF 194)
        (div:SF (reg:SF 195 [ sp[0].x ])
            (reg:SF 134 [ _73 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 195 [ sp[0].x ])
        (nil)))
(insn 131 130 132 15 (set (reg:SI 196 [ spx ])
        (fix:SI (fix:SF (reg:SF 194)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 194)
        (nil)))
(insn 132 131 133 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 196 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 196 [ spx ])
        (nil)))
(jump_insn 133 132 134 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 150)
(note 134 133 136 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 136 134 137 16 (set (reg:SF 199 [ sp[0].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 12 [0xc])) [1 sp[0].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                    (const_int 12 [0xc]))) [1 sp[0].y+0 S4 A32])
        (nil)))
(insn 137 136 138 16 (set (reg:SF 198)
        (div:SF (reg:SF 199 [ sp[0].y ])
            (reg:SF 134 [ _73 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 199 [ sp[0].y ])
        (expr_list:REG_DEAD (reg:SF 134 [ _73 ])
            (nil))))
(insn 138 137 139 16 (set (reg:SI 200 [ spy ])
        (fix:SI (fix:SF (reg:SF 198)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 198)
        (nil)))
(insn 139 138 140 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 200 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 200 [ spy ])
        (nil)))
(jump_insn 140 139 141 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 150)
(note 141 140 147 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 147 141 142 17 NOTE_INSN_DELETED)
(debug_insn 142 147 143 17 (debug_marker) "../System/map.c":105:34 -1
     (nil))
(insn 143 142 144 17 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 144 143 145 17 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 145 144 146 17 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 146 145 403 17 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 403 146 148 17 (set (reg:SI 259)
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 148 403 149 17 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 259) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 259)
        (nil)))
(debug_insn 149 148 150 17 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
(code_label 150 149 151 18 36 (nil) [3 uses])
(note 151 150 160 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 160 151 152 18 NOTE_INSN_DELETED)
(debug_insn 152 160 153 18 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 153 152 154 18 (debug_marker) "../System/map.c":101:33 -1
     (nil))
(debug_insn 154 153 155 18 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))
(debug_insn 155 154 156 18 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 156 155 157 18 (debug_marker) "../System/map.c":101:17 -1
     (nil))
(debug_insn 157 156 159 18 (debug_marker) "../System/map.c":102:6 -1
     (nil))
(insn 159 157 161 18 (set (reg:SI 202 [ sp[1].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 468 [0x1d4])) [0 sp[1].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 468 [0x1d4]))) [0 sp[1].life+0 S1 A32]))
        (nil)))
(jump_insn 161 159 162 18 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 202 [ sp[1].life ])
                        (const_int 0 [0]))
                    (label_ref:SI 195)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/map.c":102:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 202 [ sp[1].life ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 354334804 (nil))))
 -> 195)
(note 162 161 163 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 163 162 174 19 (debug_marker) "../System/map.c":103:6 -1
     (nil))
(insn 174 163 165 19 (set (reg:SF 207 [ sp[1].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 452 [0x1c4])) [1 sp[1].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                    (const_int 452 [0x1c4]))) [1 sp[1].x+0 S4 A32])
        (nil)))
(insn 165 174 166 19 (set (reg:SI 204 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
        (nil)))
(insn 166 165 167 19 (set (reg:SF 144 [ _91 ])
        (float:SF (reg:SI 204 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 204 [ Blocksize ])
        (nil)))
(debug_insn 167 166 168 19 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 452 [0x1c4]))) [1 sp[1].x+0 S4 A32])
            (reg:SF 144 [ _91 ])))) "../System/map.c":103:10 -1
     (nil))
(debug_insn 168 167 169 19 (debug_marker) "../System/map.c":104:6 -1
     (nil))
(debug_insn 169 168 170 19 (var_location:SF D#16 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 456 [0x1c8]))) [1 sp[1].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
(debug_insn 170 169 171 19 (var_location:SF D#15 (div:SF (debug_expr:SF D#16)
        (reg:SF 144 [ _91 ]))) "../System/map.c":104:24 -1
     (nil))
(debug_insn 171 170 172 19 (var_location:SI spy (fix:SI (debug_expr:SF D#15))) "../System/map.c":104:10 -1
     (nil))
(debug_insn 172 171 175 19 (debug_marker) "../System/map.c":105:6 -1
     (nil))
(insn 175 172 176 19 (set (reg:SF 206)
        (div:SF (reg:SF 207 [ sp[1].x ])
            (reg:SF 144 [ _91 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 207 [ sp[1].x ])
        (nil)))
(insn 176 175 177 19 (set (reg:SI 208 [ spx ])
        (fix:SI (fix:SF (reg:SF 206)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 206)
        (nil)))
(insn 177 176 178 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 208 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 208 [ spx ])
        (nil)))
(jump_insn 178 177 179 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 195)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 195)
(note 179 178 181 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 181 179 182 20 (set (reg:SF 211 [ sp[1].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 456 [0x1c8])) [1 sp[1].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                    (const_int 456 [0x1c8]))) [1 sp[1].y+0 S4 A32])
        (nil)))
(insn 182 181 183 20 (set (reg:SF 210)
        (div:SF (reg:SF 211 [ sp[1].y ])
            (reg:SF 144 [ _91 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 211 [ sp[1].y ])
        (expr_list:REG_DEAD (reg:SF 144 [ _91 ])
            (nil))))
(insn 183 182 184 20 (set (reg:SI 212 [ spy ])
        (fix:SI (fix:SF (reg:SF 210)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 210)
        (nil)))
(insn 184 183 185 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 212 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ spy ])
        (nil)))
(jump_insn 185 184 186 20 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 195)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 195)
(note 186 185 192 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(note 192 186 187 21 NOTE_INSN_DELETED)
(debug_insn 187 192 188 21 (debug_marker) "../System/map.c":105:34 -1
     (nil))
(insn 188 187 189 21 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 189 188 190 21 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 190 189 191 21 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 191 190 404 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 404 191 193 21 (set (reg:SI 260)
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 193 404 194 21 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 260) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 260)
        (nil)))
(debug_insn 194 193 195 21 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
(code_label 195 194 196 22 37 (nil) [3 uses])
(note 196 195 205 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 205 196 197 22 NOTE_INSN_DELETED)
(debug_insn 197 205 198 22 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 198 197 199 22 (debug_marker) "../System/map.c":101:33 -1
     (nil))
(debug_insn 199 198 200 22 (var_location:SI i (const_int 2 [0x2])) -1
     (nil))
(debug_insn 200 199 201 22 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 201 200 202 22 (debug_marker) "../System/map.c":101:17 -1
     (nil))
(debug_insn 202 201 204 22 (debug_marker) "../System/map.c":102:6 -1
     (nil))
(insn 204 202 206 22 (set (reg:SI 214 [ sp[2].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 912 [0x390])) [0 sp[2].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 912 [0x390]))) [0 sp[2].life+0 S1 A32]))
        (nil)))
(jump_insn 206 204 207 22 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 214 [ sp[2].life ])
                        (const_int 0 [0]))
                    (label_ref:SI 240)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/map.c":102:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 214 [ sp[2].life ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 354334804 (nil))))
 -> 240)
(note 207 206 208 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 208 207 219 23 (debug_marker) "../System/map.c":103:6 -1
     (nil))
(insn 219 208 210 23 (set (reg:SF 219 [ sp[2].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 896 [0x380])) [1 sp[2].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                    (const_int 896 [0x380]))) [1 sp[2].x+0 S4 A32])
        (nil)))
(insn 210 219 211 23 (set (reg:SI 216 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
        (nil)))
(insn 211 210 212 23 (set (reg:SF 154 [ _109 ])
        (float:SF (reg:SI 216 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 216 [ Blocksize ])
        (nil)))
(debug_insn 212 211 213 23 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 896 [0x380]))) [1 sp[2].x+0 S4 A32])
            (reg:SF 154 [ _109 ])))) "../System/map.c":103:10 -1
     (nil))
(debug_insn 213 212 214 23 (debug_marker) "../System/map.c":104:6 -1
     (nil))
(debug_insn 214 213 215 23 (var_location:SF D#14 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 900 [0x384]))) [1 sp[2].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
(debug_insn 215 214 216 23 (var_location:SF D#13 (div:SF (debug_expr:SF D#14)
        (reg:SF 154 [ _109 ]))) "../System/map.c":104:24 -1
     (nil))
(debug_insn 216 215 217 23 (var_location:SI spy (fix:SI (debug_expr:SF D#13))) "../System/map.c":104:10 -1
     (nil))
(debug_insn 217 216 220 23 (debug_marker) "../System/map.c":105:6 -1
     (nil))
(insn 220 217 221 23 (set (reg:SF 218)
        (div:SF (reg:SF 219 [ sp[2].x ])
            (reg:SF 154 [ _109 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 219 [ sp[2].x ])
        (nil)))
(insn 221 220 222 23 (set (reg:SI 220 [ spx ])
        (fix:SI (fix:SF (reg:SF 218)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 218)
        (nil)))
(insn 222 221 223 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 220 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 220 [ spx ])
        (nil)))
(jump_insn 223 222 224 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 240)
(note 224 223 226 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 226 224 227 24 (set (reg:SF 223 [ sp[2].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 900 [0x384])) [1 sp[2].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                    (const_int 900 [0x384]))) [1 sp[2].y+0 S4 A32])
        (nil)))
(insn 227 226 228 24 (set (reg:SF 222)
        (div:SF (reg:SF 223 [ sp[2].y ])
            (reg:SF 154 [ _109 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 223 [ sp[2].y ])
        (expr_list:REG_DEAD (reg:SF 154 [ _109 ])
            (nil))))
(insn 228 227 229 24 (set (reg:SI 224 [ spy ])
        (fix:SI (fix:SF (reg:SF 222)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 222)
        (nil)))
(insn 229 228 230 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 224 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 224 [ spy ])
        (nil)))
(jump_insn 230 229 231 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 240)
(note 231 230 237 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 237 231 232 25 NOTE_INSN_DELETED)
(debug_insn 232 237 233 25 (debug_marker) "../System/map.c":105:34 -1
     (nil))
(insn 233 232 234 25 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 234 233 235 25 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 235 234 236 25 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 236 235 405 25 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 405 236 238 25 (set (reg:SI 261)
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 238 405 239 25 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 261) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 261)
        (nil)))
(debug_insn 239 238 240 25 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
(code_label 240 239 241 26 38 (nil) [3 uses])
(note 241 240 250 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(note 250 241 242 26 NOTE_INSN_DELETED)
(debug_insn 242 250 243 26 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 243 242 244 26 (debug_marker) "../System/map.c":101:33 -1
     (nil))
(debug_insn 244 243 245 26 (var_location:SI i (const_int 3 [0x3])) -1
     (nil))
(debug_insn 245 244 246 26 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 246 245 247 26 (debug_marker) "../System/map.c":101:17 -1
     (nil))
(debug_insn 247 246 249 26 (debug_marker) "../System/map.c":102:6 -1
     (nil))
(insn 249 247 251 26 (set (reg:SI 226 [ sp[3].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 1356 [0x54c])) [0 sp[3].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1356 [0x54c]))) [0 sp[3].life+0 S1 A32]))
        (nil)))
(jump_insn 251 249 252 26 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 226 [ sp[3].life ])
                        (const_int 0 [0]))
                    (label_ref:SI 291)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/map.c":102:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 226 [ sp[3].life ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 354334804 (nil))))
 -> 291)
(note 252 251 253 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 253 252 267 27 (debug_marker) "../System/map.c":103:6 -1
     (nil))
(insn 267 253 255 27 (set (reg:SF 234 [ sp[3].x ])
        (mem/c:SF (reg/f:SI 251) [1 sp[3].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                    (const_int 1340 [0x53c]))) [1 sp[3].x+0 S4 A32])
        (nil)))
(insn 255 267 256 27 (set (reg:SI 228 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
        (nil)))
(insn 256 255 257 27 (set (reg:SF 164 [ _127 ])
        (float:SF (reg:SI 228 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 228 [ Blocksize ])
        (nil)))
(debug_insn 257 256 258 27 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1340 [0x53c]))) [1 sp[3].x+0 S4 A32])
            (reg:SF 164 [ _127 ])))) "../System/map.c":103:10 -1
     (nil))
(debug_insn 258 257 259 27 (debug_marker) "../System/map.c":104:6 -1
     (nil))
(debug_insn 259 258 260 27 (var_location:SF D#12 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 1344 [0x540]))) [1 sp[3].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
(debug_insn 260 259 261 27 (var_location:SF D#11 (div:SF (debug_expr:SF D#12)
        (reg:SF 164 [ _127 ]))) "../System/map.c":104:24 -1
     (nil))
(debug_insn 261 260 262 27 (var_location:SI spy (fix:SI (debug_expr:SF D#11))) "../System/map.c":104:10 -1
     (nil))
(debug_insn 262 261 268 27 (debug_marker) "../System/map.c":105:6 -1
     (nil))
(insn 268 262 269 27 (set (reg:SF 233)
        (div:SF (reg:SF 234 [ sp[3].x ])
            (reg:SF 164 [ _127 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 234 [ sp[3].x ])
        (nil)))
(insn 269 268 270 27 (set (reg:SI 235 [ spx ])
        (fix:SI (fix:SF (reg:SF 233)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 233)
        (nil)))
(insn 270 269 271 27 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 235 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 235 [ spx ])
        (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
            (nil))))
(jump_insn 271 270 272 27 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 291)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 291)
(note 272 271 277 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 277 272 278 28 (set (reg:SF 241 [ sp[3].y ])
        (mem/c:SF (reg/f:SI 254) [1 sp[3].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                    (const_int 1344 [0x540]))) [1 sp[3].y+0 S4 A32])
        (nil)))
(insn 278 277 279 28 (set (reg:SF 240)
        (div:SF (reg:SF 241 [ sp[3].y ])
            (reg:SF 164 [ _127 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 241 [ sp[3].y ])
        (expr_list:REG_DEAD (reg:SF 164 [ _127 ])
            (nil))))
(insn 279 278 280 28 (set (reg:SI 242 [ spy ])
        (fix:SI (fix:SF (reg:SF 240)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 240)
        (nil)))
(insn 280 279 281 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 242 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 242 [ spy ])
        (nil)))
(jump_insn 281 280 282 28 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 291)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 291)
(note 282 281 288 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(note 288 282 283 29 NOTE_INSN_DELETED)
(debug_insn 283 288 284 29 (debug_marker) "../System/map.c":105:34 -1
     (nil))
(insn 284 283 285 29 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 285 284 286 29 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 286 285 287 29 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 287 286 406 29 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 406 287 289 29 (set (reg:SI 262)
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 289 406 290 29 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 262) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 262)
        (nil)))
(debug_insn 290 289 291 29 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
(code_label 291 290 292 30 32 (nil) [4 uses])
(note 292 291 293 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 293 292 294 30 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 294 293 295 30 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 295 294 296 30 (debug_marker) "../System/map.c":109:4 -1
     (nil))
(debug_insn 296 295 306 30 (debug_marker) "../System/map.c":110:4 -1
     (nil))
(insn 306 296 297 30 (set (reg/v:SI 130 [ x ])
        (plus:SI (reg/v:SI 130 [ x ])
            (const_int 2 [0x2]))) "../System/map.c":93:30 7 {*arm_addsi3}
     (nil))
(insn 297 306 298 30 (set (reg:SI 243 [ color ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 298 297 299 30 (set (zero_extract:SI (reg:SI 243 [ color ])
            (const_int 16 [0x10])
            (const_int 0 [0]))
        (reg/v:SI 125 [ color ])) 99 {insv_t2}
     (nil))
(insn 299 298 301 30 (set (zero_extract:SI (reg:SI 243 [ color ])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (reg/v:SI 125 [ color ])) 99 {insv_t2}
     (expr_list:REG_DEAD (reg/v:SI 125 [ color ])
        (nil)))
(insn 301 299 302 30 (set (mem:SI (reg:SI 129 [ ivtmp.54 ]) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)vectp.45_242]+0 S4 A16])
        (unspec:SI [
                (reg:SI 243 [ color ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":109:27 158 {unaligned_storesi}
     (nil))
(debug_insn 302 301 303 30 (debug_marker) "../System/map.c":111:4 -1
     (nil))
(debug_insn 303 302 304 30 (debug_marker) "../System/map.c":112:4 -1
     (nil))
(insn 304 303 305 30 (set (mem:SI (plus:SI (reg:SI 129 [ ivtmp.54 ])
                (const_int 480 [0x1e0])) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)_229]+0 S4 A16])
        (unspec:SI [
                (reg:SI 243 [ color ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":111:31 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 243 [ color ])
        (nil)))
(debug_insn 305 304 307 30 (debug_marker) "../System/map.c":93:29 -1
     (nil))
(debug_insn 307 305 308 30 (var_location:SI x (reg/v:SI 130 [ x ])) -1
     (nil))
(debug_insn 308 307 309 30 (debug_marker) "../System/map.c":93:15 -1
     (nil))
(insn 309 308 311 30 (set (reg:SI 129 [ ivtmp.54 ])
        (plus:SI (reg:SI 129 [ ivtmp.54 ])
            (const_int 4 [0x4]))) "../System/map.c":93:3 7 {*arm_addsi3}
     (nil))
(insn 311 309 312 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 100 [0x64]))) "../System/map.c":93:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 312 311 313 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 310)
            (pc))) "../System/map.c":93:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1052275756 (nil)))
 -> 310)
(note 313 312 314 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 314 313 315 31 (debug_marker) "../System/map.c":92:29 -1
     (nil))
(insn 315 314 316 31 (set (reg/v:SI 128 [ y ])
        (plus:SI (reg/v:SI 128 [ y ])
            (const_int 2 [0x2]))) "../System/map.c":92:30 7 {*arm_addsi3}
     (nil))
(debug_insn 316 315 317 31 (var_location:SI y (reg/v:SI 128 [ y ])) -1
     (nil))
(debug_insn 317 316 318 31 (debug_marker) "../System/map.c":92:14 -1
     (nil))
(insn 318 317 319 31 (set (reg:SI 171 [ ivtmp.67 ])
        (plus:SI (reg:SI 171 [ ivtmp.67 ])
            (const_int 960 [0x3c0]))) "../System/map.c":92:2 7 {*arm_addsi3}
     (nil))
(insn 319 318 320 31 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 50 [0x32]))) "../System/map.c":92:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 320 319 321 31 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 331)
            (pc))) "../System/map.c":92:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 42994324 (nil)))
 -> 331)
(code_label 321 320 322 32 29 (nil) [1 uses])
(note 322 321 62 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(note 62 322 323 32 NOTE_INSN_DELETED)
(debug_insn 323 62 324 32 (var_location:SI y (reg/v:SI 128 [ y ])) -1
     (nil))
(debug_insn 324 323 325 32 (var_location:SI x (const_int 0 [0])) -1
     (nil))
(debug_insn 325 324 326 32 (debug_marker) "../System/map.c":93:15 -1
     (nil))
(insn 326 325 61 32 (set (reg:SI 119 [ _8 ])
        (ashiftrt:SI (reg/v:SI 128 [ y ])
            (const_int 1 [0x1]))) "../System/map.c":98:13 147 {*arm_shiftsi3}
     (nil))
(insn 61 326 3 32 (set (reg:SI 247)
        (const_int 50 [0x32])) "../System/map.c":98:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 3 61 4 32 (set (reg:SI 129 [ ivtmp.54 ])
        (reg:SI 171 [ ivtmp.67 ])) "../System/map.c":98:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 3 63 32 (set (reg/v:SI 130 [ x ])
        (const_int 0 [0])) "../System/map.c":93:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 4 413 32 (set (reg:SI 249)
        (plus:SI (mult:SI (reg:SI 247)
                (reg:SI 119 [ _8 ]))
            (reg/f:SI 246))) "../System/map.c":98:16 57 {*mla}
     (expr_list:REG_DEAD (reg:SI 247)
        (nil)))
(jump_insn 413 63 414 32 (set (pc)
        (label_ref 310)) 284 {*arm_jump}
     (nil)
 -> 310)
(barrier 414 413 331)
(code_label 331 414 332 33 28 (nil) [1 uses])
(note 332 331 415 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(note 415 332 0 NOTE_INSN_DELETED)
