// Seed: 698107898
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    output wor id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    input uwire id_7,
    output wor id_8,
    input tri1 id_9,
    input wor id_10,
    input supply1 id_11
    , id_16,
    output wor id_12,
    output tri1 id_13,
    input tri1 id_14
);
  assign id_16 = 1;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input uwire id_2,
    output wire id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply1 id_6
);
  wire id_8;
  always_comb @(posedge 1) id_1 = 1;
  wire id_9;
  module_0(
      id_0, id_1, id_4, id_3, id_3, id_5, id_6, id_6, id_3, id_2, id_4, id_0, id_1, id_1, id_2
  );
endmodule
