<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='107' ll='114' type='const RegisterBankInfo::ValueMapping [5]'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='158' u='a' c='_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='161' u='a' c='_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='106'>// For some instructions which can operate 64-bit only for the scalar version.</doc>
