<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clk_qsfp
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element receiver_switching
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element reset_bridge_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element resiver_switching
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element resiver_switching
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element resiver_switching
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element resiver_switching
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element resiver_switching
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element resiver_switching
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element resiver_switching
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element resiver_switching
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element xcvr_atx_pll_a10_0
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element xcvr_native_a10_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element xcvr_reset_control_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="10AX115N2F45E1SG" />
 <parameter name="deviceFamily" value="Arria 10" />
 <parameter name="deviceSpeedGrade" value="1" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk_qsfp" internal="clk_qsfp.in_clk" type="clock" dir="end" />
 <interface
   name="pll_refclk0"
   internal="xcvr_atx_pll_a10_0.pll_refclk0"
   type="clock"
   dir="end" />
 <interface
   name="reset_1"
   internal="reset_bridge_0.in_reset"
   type="reset"
   dir="end" />
 <interface name="rx_bitslip_ch0" internal="xcvr_native_a10_0.rx_bitslip_ch0" />
 <interface name="rx_bitslip_ch1" internal="xcvr_native_a10_0.rx_bitslip_ch1" />
 <interface name="rx_bitslip_ch2" internal="xcvr_native_a10_0.rx_bitslip_ch2" />
 <interface name="rx_bitslip_ch3" internal="xcvr_native_a10_0.rx_bitslip_ch3" />
 <interface name="rx_cdr_refclk0" internal="xcvr_native_a10_0.rx_cdr_refclk0" />
 <interface name="rx_clkout_ch0" internal="xcvr_native_a10_0.rx_clkout_ch0" />
 <interface name="rx_clkout_ch1" internal="xcvr_native_a10_0.rx_clkout_ch1" />
 <interface name="rx_clkout_ch2" internal="xcvr_native_a10_0.rx_clkout_ch2" />
 <interface name="rx_clkout_ch3" internal="xcvr_native_a10_0.rx_clkout_ch3" />
 <interface name="rx_coreclkin_ch0" internal="xcvr_native_a10_0.rx_coreclkin_ch0" />
 <interface name="rx_coreclkin_ch1" internal="xcvr_native_a10_0.rx_coreclkin_ch1" />
 <interface name="rx_coreclkin_ch2" internal="xcvr_native_a10_0.rx_coreclkin_ch2" />
 <interface name="rx_coreclkin_ch3" internal="xcvr_native_a10_0.rx_coreclkin_ch3" />
 <interface name="rx_datak_ch0" internal="xcvr_native_a10_0.rx_datak_ch0" />
 <interface name="rx_datak_ch1" internal="xcvr_native_a10_0.rx_datak_ch1" />
 <interface
   name="rx_is_lockedtodata"
   internal="xcvr_reset_control_0.rx_is_lockedtodata" />
 <interface
   name="rx_is_lockedtodata_ch0"
   internal="xcvr_native_a10_0.rx_is_lockedtodata_ch0" />
 <interface
   name="rx_is_lockedtodata_ch1"
   internal="xcvr_native_a10_0.rx_is_lockedtodata_ch1" />
 <interface
   name="rx_is_lockedtodata_ch2"
   internal="xcvr_native_a10_0.rx_is_lockedtodata_ch2" />
 <interface
   name="rx_is_lockedtodata_ch3"
   internal="xcvr_native_a10_0.rx_is_lockedtodata_ch3" />
 <interface
   name="rx_is_lockedtoref_ch0"
   internal="xcvr_native_a10_0.rx_is_lockedtoref_ch0" />
 <interface
   name="rx_is_lockedtoref_ch1"
   internal="xcvr_native_a10_0.rx_is_lockedtoref_ch1" />
 <interface
   name="rx_is_lockedtoref_ch2"
   internal="xcvr_native_a10_0.rx_is_lockedtoref_ch2" />
 <interface
   name="rx_is_lockedtoref_ch3"
   internal="xcvr_native_a10_0.rx_is_lockedtoref_ch3" />
 <interface
   name="rx_parallel_data_ch0"
   internal="xcvr_native_a10_0.rx_parallel_data_ch0" />
 <interface
   name="rx_parallel_data_ch1"
   internal="xcvr_native_a10_0.rx_parallel_data_ch1" />
 <interface
   name="rx_parallel_data_ch2"
   internal="xcvr_native_a10_0.rx_parallel_data_ch2" />
 <interface
   name="rx_parallel_data_ch3"
   internal="xcvr_native_a10_0.rx_parallel_data_ch3" />
 <interface
   name="rx_patterndetect_ch0"
   internal="xcvr_native_a10_0.rx_patterndetect_ch0" />
 <interface
   name="rx_patterndetect_ch1"
   internal="xcvr_native_a10_0.rx_patterndetect_ch1" />
 <interface name="rx_ready" internal="xcvr_reset_control_0.rx_ready" />
 <interface
   name="rx_serial_data_ch0"
   internal="xcvr_native_a10_0.rx_serial_data_ch0" />
 <interface
   name="rx_serial_data_ch1"
   internal="xcvr_native_a10_0.rx_serial_data_ch1" />
 <interface
   name="rx_serial_data_ch2"
   internal="xcvr_native_a10_0.rx_serial_data_ch2" />
 <interface
   name="rx_serial_data_ch3"
   internal="xcvr_native_a10_0.rx_serial_data_ch3" />
 <interface
   name="rx_seriallpbken_ch0"
   internal="xcvr_native_a10_0.rx_seriallpbken_ch0" />
 <interface
   name="rx_seriallpbken_ch1"
   internal="xcvr_native_a10_0.rx_seriallpbken_ch1" />
 <interface
   name="rx_seriallpbken_ch2"
   internal="xcvr_native_a10_0.rx_seriallpbken_ch2" />
 <interface
   name="rx_seriallpbken_ch3"
   internal="xcvr_native_a10_0.rx_seriallpbken_ch3" />
 <interface
   name="rx_syncstatus_ch0"
   internal="xcvr_native_a10_0.rx_syncstatus_ch0" />
 <interface
   name="rx_syncstatus_ch1"
   internal="xcvr_native_a10_0.rx_syncstatus_ch1" />
 <interface
   name="tx_clkout_ch0"
   internal="xcvr_native_a10_0.tx_clkout_ch0"
   type="clock"
   dir="start" />
 <interface
   name="tx_clkout_ch1"
   internal="xcvr_native_a10_0.tx_clkout_ch1"
   type="clock"
   dir="start" />
 <interface
   name="tx_clkout_ch2"
   internal="xcvr_native_a10_0.tx_clkout_ch2"
   type="clock"
   dir="start" />
 <interface
   name="tx_clkout_ch3"
   internal="xcvr_native_a10_0.tx_clkout_ch3"
   type="clock"
   dir="start" />
 <interface
   name="tx_coreclkin_ch0"
   internal="xcvr_native_a10_0.tx_coreclkin_ch0"
   type="clock"
   dir="end" />
 <interface
   name="tx_coreclkin_ch1"
   internal="xcvr_native_a10_0.tx_coreclkin_ch1"
   type="clock"
   dir="end" />
 <interface
   name="tx_coreclkin_ch2"
   internal="xcvr_native_a10_0.tx_coreclkin_ch2"
   type="clock"
   dir="end" />
 <interface
   name="tx_coreclkin_ch3"
   internal="xcvr_native_a10_0.tx_coreclkin_ch3"
   type="clock"
   dir="end" />
 <interface
   name="tx_datak_ch0"
   internal="xcvr_native_a10_0.tx_datak_ch0"
   type="conduit"
   dir="end" />
 <interface
   name="tx_datak_ch1"
   internal="xcvr_native_a10_0.tx_datak_ch1"
   type="conduit"
   dir="end" />
 <interface
   name="tx_datak_ch2"
   internal="xcvr_native_a10_0.tx_datak_ch2"
   type="conduit"
   dir="end" />
 <interface
   name="tx_datak_ch3"
   internal="xcvr_native_a10_0.tx_datak_ch3"
   type="conduit"
   dir="end" />
 <interface
   name="tx_parallel_data_ch0"
   internal="xcvr_native_a10_0.tx_parallel_data_ch0"
   type="conduit"
   dir="end" />
 <interface
   name="tx_parallel_data_ch1"
   internal="xcvr_native_a10_0.tx_parallel_data_ch1"
   type="conduit"
   dir="end" />
 <interface
   name="tx_parallel_data_ch2"
   internal="xcvr_native_a10_0.tx_parallel_data_ch2"
   type="conduit"
   dir="end" />
 <interface
   name="tx_parallel_data_ch3"
   internal="xcvr_native_a10_0.tx_parallel_data_ch3"
   type="conduit"
   dir="end" />
 <interface name="tx_ready" internal="xcvr_reset_control_0.tx_ready" />
 <interface
   name="tx_serial_data_ch0"
   internal="xcvr_native_a10_0.tx_serial_data_ch0"
   type="conduit"
   dir="end" />
 <interface
   name="tx_serial_data_ch1"
   internal="xcvr_native_a10_0.tx_serial_data_ch1"
   type="conduit"
   dir="end" />
 <interface
   name="tx_serial_data_ch2"
   internal="xcvr_native_a10_0.tx_serial_data_ch2"
   type="conduit"
   dir="end" />
 <interface
   name="tx_serial_data_ch3"
   internal="xcvr_native_a10_0.tx_serial_data_ch3"
   type="conduit"
   dir="end" />
 <module name="clk_qsfp" kind="altera_clock_bridge" version="18.0" enabled="1">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="125000000" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module
   name="reset_bridge_0"
   kind="altera_reset_bridge"
   version="18.0"
   enabled="1">
  <parameter name="ACTIVE_LOW_RESET" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="deassert" />
  <parameter name="USE_RESET_REQUEST" value="0" />
 </module>
 <module
   name="xcvr_atx_pll_a10_0"
   kind="altera_xcvr_atx_pll_a10"
   version="18.0"
   enabled="1">
  <parameter name="base_device" value="NIGHTFURY5" />
  <parameter name="bw_sel" value="medium" />
  <parameter name="device" value="10AX115N2F45E1SG" />
  <parameter name="device_family" value="Arria 10" />
  <parameter name="enable_16G_path" value="0" />
  <parameter name="enable_8G_path" value="1" />
  <parameter name="enable_analog_resets" value="0" />
  <parameter name="enable_bonding_clks" value="0" />
  <parameter name="enable_cascade_out" value="0" />
  <parameter name="enable_debug_ports_parameters" value="0" />
  <parameter name="enable_ext_lockdetect_ports" value="0" />
  <parameter name="enable_fb_comp_bonding" value="0" />
  <parameter name="enable_hfreq_clk" value="0" />
  <parameter name="enable_hip_cal_done_port" value="0" />
  <parameter name="enable_manual_configuration" value="1" />
  <parameter name="enable_mcgb" value="0" />
  <parameter name="enable_mcgb_pcie_clksw" value="0" />
  <parameter name="enable_pcie_clk" value="0" />
  <parameter name="enable_pld_atx_cal_busy_port" value="1" />
  <parameter name="enable_pld_mcgb_cal_busy_port" value="0" />
  <parameter name="enable_pll_reconfig" value="0" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="generate_docs" value="0" />
  <parameter name="mcgb_aux_clkin_cnt" value="0" />
  <parameter name="mcgb_div" value="1" />
  <parameter name="message_level" value="error" />
  <parameter name="pma_width" value="64" />
  <parameter name="primary_pll_buffer">GX clock output buffer</parameter>
  <parameter name="prot_mode" value="Basic" />
  <parameter name="rcfg_debug" value="0" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="rcfg_file_prefix">altera_xcvr_atx_pll_a10</parameter>
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="rcfg_multi_enable" value="0" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter name="rcfg_profile_data0" value="" />
  <parameter name="rcfg_profile_data1" value="" />
  <parameter name="rcfg_profile_data2" value="" />
  <parameter name="rcfg_profile_data3" value="" />
  <parameter name="rcfg_profile_data4" value="" />
  <parameter name="rcfg_profile_data5" value="" />
  <parameter name="rcfg_profile_data6" value="" />
  <parameter name="rcfg_profile_data7" value="" />
  <parameter name="rcfg_profile_select" value="1" />
  <parameter name="rcfg_reduced_files_enable" value="0" />
  <parameter name="rcfg_separate_avmm_busy" value="0" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter name="rcfg_txt_file_enable" value="0" />
  <parameter name="refclk_cnt" value="1" />
  <parameter name="refclk_index" value="0" />
  <parameter name="set_altera_xcvr_atx_pll_a10_calibration_en" value="1" />
  <parameter name="set_auto_reference_clock_frequency" value="125.0" />
  <parameter name="set_capability_reg_enable" value="0" />
  <parameter name="set_csr_soft_logic_enable" value="0" />
  <parameter name="set_fref_clock_frequency" value="156.25" />
  <parameter name="set_hip_cal_en" value="0" />
  <parameter name="set_k_counter" value="2000000000" />
  <parameter name="set_l_cascade_counter" value="15" />
  <parameter name="set_l_cascade_predivider" value="1" />
  <parameter name="set_l_counter" value="16" />
  <parameter name="set_m_counter" value="24" />
  <parameter name="set_manual_reference_clock_frequency" value="200.0" />
  <parameter name="set_output_clock_frequency" value="3125.0" />
  <parameter name="set_rcfg_emb_strm_enable" value="0" />
  <parameter name="set_ref_clk_div" value="1" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="silicon_rev" value="false" />
  <parameter name="support_mode" value="user_mode" />
  <parameter name="test_mode" value="0" />
 </module>
 <module
   name="xcvr_native_a10_0"
   kind="altera_xcvr_native_a10"
   version="18.0"
   enabled="1">
  <parameter name="anlg_enable_rx_default_ovr" value="0" />
  <parameter name="anlg_enable_tx_default_ovr" value="0" />
  <parameter name="anlg_link" value="sr" />
  <parameter name="anlg_rx_adp_ctle_acgain_4s">radp_ctle_acgain_4s_1</parameter>
  <parameter name="anlg_rx_adp_ctle_eqz_1s_sel">radp_ctle_eqz_1s_sel_3</parameter>
  <parameter name="anlg_rx_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="anlg_rx_adp_vga_sel" value="radp_vga_sel_2" />
  <parameter name="anlg_rx_eq_dc_gain_trim" value="stg2_gain7" />
  <parameter name="anlg_rx_one_stage_enable" value="s1_mode" />
  <parameter name="anlg_rx_term_sel" value="r_r1" />
  <parameter name="anlg_tx_analog_mode" value="user_custom" />
  <parameter name="anlg_tx_compensation_en" value="enable" />
  <parameter name="anlg_tx_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="anlg_tx_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="anlg_tx_slew_rate_ctrl" value="slew_r7" />
  <parameter name="anlg_tx_term_sel" value="r_r1" />
  <parameter name="anlg_tx_vod_output_swing_ctrl" value="0" />
  <parameter name="anlg_voltage" value="1_0V" />
  <parameter name="base_device" value="NIGHTFURY5" />
  <parameter name="bonded_mode" value="not_bonded" />
  <parameter name="cdr_refclk_cnt" value="1" />
  <parameter name="cdr_refclk_select" value="0" />
  <parameter name="channels" value="4" />
  <parameter name="design_environment" value="QSYS" />
  <parameter name="device" value="10AX115N2F45E1SG" />
  <parameter name="device_family" value="Arria 10" />
  <parameter name="disable_continuous_dfe" value="false" />
  <parameter name="duplex_mode" value="tx" />
  <parameter name="enable_analog_settings" value="0" />
  <parameter name="enable_hard_reset" value="0" />
  <parameter name="enable_hip" value="0" />
  <parameter name="enable_parallel_loopback" value="0" />
  <parameter name="enable_pcie_data_mask_option" value="0" />
  <parameter name="enable_pcie_dfe_ip" value="false" />
  <parameter name="enable_port_krfec_rx_enh_frame" value="0" />
  <parameter name="enable_port_krfec_rx_enh_frame_diag_status" value="0" />
  <parameter name="enable_port_krfec_tx_enh_frame" value="0" />
  <parameter name="enable_port_pipe_rx_polarity" value="0" />
  <parameter name="enable_port_rx_analog_reset_ack" value="0" />
  <parameter name="enable_port_rx_enh_bitslip" value="0" />
  <parameter name="enable_port_rx_enh_blk_lock" value="0" />
  <parameter name="enable_port_rx_enh_clr_errblk_count" value="0" />
  <parameter name="enable_port_rx_enh_crc32_err" value="0" />
  <parameter name="enable_port_rx_enh_data_valid" value="0" />
  <parameter name="enable_port_rx_enh_fifo_align_clr" value="0" />
  <parameter name="enable_port_rx_enh_fifo_align_val" value="0" />
  <parameter name="enable_port_rx_enh_fifo_cnt" value="0" />
  <parameter name="enable_port_rx_enh_fifo_del" value="0" />
  <parameter name="enable_port_rx_enh_fifo_empty" value="0" />
  <parameter name="enable_port_rx_enh_fifo_full" value="0" />
  <parameter name="enable_port_rx_enh_fifo_insert" value="0" />
  <parameter name="enable_port_rx_enh_fifo_pempty" value="0" />
  <parameter name="enable_port_rx_enh_fifo_pfull" value="0" />
  <parameter name="enable_port_rx_enh_fifo_rd_en" value="0" />
  <parameter name="enable_port_rx_enh_frame" value="0" />
  <parameter name="enable_port_rx_enh_frame_diag_status" value="0" />
  <parameter name="enable_port_rx_enh_frame_lock" value="0" />
  <parameter name="enable_port_rx_enh_highber" value="0" />
  <parameter name="enable_port_rx_enh_highber_clr_cnt" value="0" />
  <parameter name="enable_port_rx_is_lockedtodata" value="1" />
  <parameter name="enable_port_rx_is_lockedtoref" value="1" />
  <parameter name="enable_port_rx_pma_clkout" value="0" />
  <parameter name="enable_port_rx_pma_clkslip" value="0" />
  <parameter name="enable_port_rx_pma_div_clkout" value="0" />
  <parameter name="enable_port_rx_pma_iqtxrx_clkout" value="0" />
  <parameter name="enable_port_rx_pma_qpipulldn" value="0" />
  <parameter name="enable_port_rx_polinv" value="0" />
  <parameter name="enable_port_rx_seriallpbken" value="1" />
  <parameter name="enable_port_rx_seriallpbken_tx" value="0" />
  <parameter name="enable_port_rx_signaldetect" value="0" />
  <parameter name="enable_port_rx_std_bitrev_ena" value="0" />
  <parameter name="enable_port_rx_std_bitslip" value="1" />
  <parameter name="enable_port_rx_std_bitslipboundarysel" value="0" />
  <parameter name="enable_port_rx_std_byterev_ena" value="0" />
  <parameter name="enable_port_rx_std_pcfifo_empty" value="0" />
  <parameter name="enable_port_rx_std_pcfifo_full" value="0" />
  <parameter name="enable_port_rx_std_rmfifo_empty" value="0" />
  <parameter name="enable_port_rx_std_rmfifo_full" value="0" />
  <parameter name="enable_port_rx_std_signaldetect" value="0" />
  <parameter name="enable_port_rx_std_wa_a1a2size" value="0" />
  <parameter name="enable_port_rx_std_wa_patternalign" value="0" />
  <parameter name="enable_port_tx_analog_reset_ack" value="0" />
  <parameter name="enable_port_tx_enh_bitslip" value="0" />
  <parameter name="enable_port_tx_enh_fifo_cnt" value="0" />
  <parameter name="enable_port_tx_enh_fifo_empty" value="0" />
  <parameter name="enable_port_tx_enh_fifo_full" value="0" />
  <parameter name="enable_port_tx_enh_fifo_pempty" value="0" />
  <parameter name="enable_port_tx_enh_fifo_pfull" value="0" />
  <parameter name="enable_port_tx_enh_frame" value="0" />
  <parameter name="enable_port_tx_enh_frame_burst_en" value="0" />
  <parameter name="enable_port_tx_enh_frame_diag_status" value="0" />
  <parameter name="enable_port_tx_pma_clkout" value="0" />
  <parameter name="enable_port_tx_pma_div_clkout" value="0" />
  <parameter name="enable_port_tx_pma_elecidle" value="0" />
  <parameter name="enable_port_tx_pma_iqtxrx_clkout" value="0" />
  <parameter name="enable_port_tx_pma_qpipulldn" value="0" />
  <parameter name="enable_port_tx_pma_qpipullup" value="0" />
  <parameter name="enable_port_tx_pma_rxfound" value="0" />
  <parameter name="enable_port_tx_pma_txdetectrx" value="0" />
  <parameter name="enable_port_tx_polinv" value="0" />
  <parameter name="enable_port_tx_std_bitslipboundarysel" value="1" />
  <parameter name="enable_port_tx_std_pcfifo_empty" value="0" />
  <parameter name="enable_port_tx_std_pcfifo_full" value="0" />
  <parameter name="enable_ports_adaptation" value="0" />
  <parameter name="enable_ports_pipe_g3_analog" value="0" />
  <parameter name="enable_ports_pipe_hclk" value="0" />
  <parameter name="enable_ports_pipe_rx_elecidle" value="0" />
  <parameter name="enable_ports_pipe_sw" value="0" />
  <parameter name="enable_ports_rx_manual_cdr_mode" value="0" />
  <parameter name="enable_ports_rx_manual_ppm" value="0" />
  <parameter name="enable_ports_rx_prbs" value="0" />
  <parameter name="enable_simple_interface" value="1" />
  <parameter name="enable_skp_ports" value="0" />
  <parameter name="enable_split_interface" value="0" />
  <parameter name="enable_transparent_pcs" value="0" />
  <parameter name="enh_low_latency_enable" value="0" />
  <parameter name="enh_pcs_pma_width" value="64" />
  <parameter name="enh_pld_pcs_width" value="64" />
  <parameter name="enh_rx_64b66b_enable" value="0" />
  <parameter name="enh_rx_bitslip_enable" value="0" />
  <parameter name="enh_rx_blksync_enable" value="0" />
  <parameter name="enh_rx_crcchk_enable" value="0" />
  <parameter name="enh_rx_descram_enable" value="0" />
  <parameter name="enh_rx_dispchk_enable" value="0" />
  <parameter name="enh_rx_frmsync_enable" value="0" />
  <parameter name="enh_rx_frmsync_mfrm_length" value="2048" />
  <parameter name="enh_rx_krfec_err_mark_enable" value="0" />
  <parameter name="enh_rx_krfec_err_mark_type" value="10G" />
  <parameter name="enh_rx_polinv_enable" value="0" />
  <parameter name="enh_rxfifo_align_del" value="0" />
  <parameter name="enh_rxfifo_control_del" value="0" />
  <parameter name="enh_rxfifo_mode" value="Phase compensation" />
  <parameter name="enh_rxfifo_pempty" value="2" />
  <parameter name="enh_rxfifo_pfull" value="23" />
  <parameter name="enh_rxtxfifo_double_width" value="0" />
  <parameter name="enh_tx_64b66b_enable" value="0" />
  <parameter name="enh_tx_bitslip_enable" value="0" />
  <parameter name="enh_tx_crcerr_enable" value="0" />
  <parameter name="enh_tx_crcgen_enable" value="0" />
  <parameter name="enh_tx_dispgen_enable" value="0" />
  <parameter name="enh_tx_frmgen_burst_enable" value="0" />
  <parameter name="enh_tx_frmgen_enable" value="0" />
  <parameter name="enh_tx_frmgen_mfrm_length" value="2048" />
  <parameter name="enh_tx_krfec_burst_err_enable" value="0" />
  <parameter name="enh_tx_krfec_burst_err_len" value="1" />
  <parameter name="enh_tx_polinv_enable" value="0" />
  <parameter name="enh_tx_randomdispbit_enable" value="0" />
  <parameter name="enh_tx_scram_enable" value="0" />
  <parameter name="enh_tx_scram_seed" value="0" />
  <parameter name="enh_tx_sh_err" value="0" />
  <parameter name="enh_txfifo_mode" value="Phase compensation" />
  <parameter name="enh_txfifo_pempty" value="2" />
  <parameter name="enh_txfifo_pfull" value="11" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="generate_docs" value="1" />
  <parameter name="message_level" value="error" />
  <parameter name="number_physical_bonding_clocks" value="1" />
  <parameter name="pcie_rate_match" value="Bypass" />
  <parameter name="pcs_direct_width" value="8" />
  <parameter name="pll_select" value="0" />
  <parameter name="plls" value="1" />
  <parameter name="pma_mode" value="basic" />
  <parameter name="protocol_mode" value="basic_std" />
  <parameter name="rcfg_enable" value="1" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="rcfg_file_prefix">altera_xcvr_native_a10</parameter>
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter name="rcfg_iface_enable" value="0" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="rcfg_multi_enable" value="0" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter name="rcfg_profile_data0" value="" />
  <parameter name="rcfg_profile_data1" value="" />
  <parameter name="rcfg_profile_data2" value="" />
  <parameter name="rcfg_profile_data3" value="" />
  <parameter name="rcfg_profile_data4" value="" />
  <parameter name="rcfg_profile_data5" value="" />
  <parameter name="rcfg_profile_data6" value="" />
  <parameter name="rcfg_profile_data7" value="" />
  <parameter name="rcfg_profile_select" value="1" />
  <parameter name="rcfg_reduced_files_enable" value="0" />
  <parameter name="rcfg_separate_avmm_busy" value="0" />
  <parameter name="rcfg_shared" value="0" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter name="rx_pma_ctle_adaptation_mode" value="manual" />
  <parameter name="rx_pma_dfe_adaptation_mode" value="disabled" />
  <parameter name="rx_pma_dfe_fixed_taps" value="3" />
  <parameter name="rx_pma_div_clkout_divider" value="0" />
  <parameter name="rx_ppm_detect_threshold" value="1000" />
  <parameter name="set_capability_reg_enable" value="0" />
  <parameter name="set_cdr_refclk_freq" value="125.000000" />
  <parameter name="set_csr_soft_logic_enable" value="0" />
  <parameter name="set_data_rate" value="6250" />
  <parameter name="set_disconnect_analog_resets" value="0" />
  <parameter name="set_embedded_debug_enable" value="0" />
  <parameter name="set_enable_calibration" value="1" />
  <parameter name="set_hip_cal_en" value="0" />
  <parameter name="set_odi_soft_logic_enable" value="0" />
  <parameter name="set_pcs_bonding_master" value="Auto" />
  <parameter name="set_prbs_soft_logic_enable" value="0" />
  <parameter name="set_rcfg_emb_strm_enable" value="0" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="sim_reduced_counters" value="false" />
  <parameter name="std_data_mask_count_multi" value="0" />
  <parameter name="std_low_latency_bypass_enable" value="0" />
  <parameter name="std_pcs_pma_width" value="20" />
  <parameter name="std_rx_8b10b_enable" value="1" />
  <parameter name="std_rx_bitrev_enable" value="0" />
  <parameter name="std_rx_byte_deser_mode" value="Deserialize x2" />
  <parameter name="std_rx_byterev_enable" value="0" />
  <parameter name="std_rx_pcfifo_mode" value="low_latency" />
  <parameter name="std_rx_polinv_enable" value="0" />
  <parameter name="std_rx_rmfifo_mode" value="disabled" />
  <parameter name="std_rx_rmfifo_pattern_n" value="0" />
  <parameter name="std_rx_rmfifo_pattern_p" value="0" />
  <parameter name="std_rx_word_aligner_fast_sync_status_enable" value="0" />
  <parameter name="std_rx_word_aligner_mode">synchronous state machine</parameter>
  <parameter name="std_rx_word_aligner_pattern" value="643" />
  <parameter name="std_rx_word_aligner_pattern_len" value="10" />
  <parameter name="std_rx_word_aligner_renumber" value="3" />
  <parameter name="std_rx_word_aligner_rgnumber" value="3" />
  <parameter name="std_rx_word_aligner_rknumber" value="3" />
  <parameter name="std_rx_word_aligner_rvnumber" value="0" />
  <parameter name="std_tx_8b10b_disp_ctrl_enable" value="0" />
  <parameter name="std_tx_8b10b_enable" value="1" />
  <parameter name="std_tx_bitrev_enable" value="0" />
  <parameter name="std_tx_bitslip_enable" value="1" />
  <parameter name="std_tx_byte_ser_mode" value="Serialize x2" />
  <parameter name="std_tx_byterev_enable" value="0" />
  <parameter name="std_tx_pcfifo_mode" value="low_latency" />
  <parameter name="std_tx_polinv_enable" value="0" />
  <parameter name="support_mode" value="user_mode" />
  <parameter name="tx_pma_clk_div" value="1" />
  <parameter name="tx_pma_div_clkout_divider" value="0" />
  <parameter name="validation_rule_select" value="" />
 </module>
 <module
   name="xcvr_reset_control_0"
   kind="altera_xcvr_reset_control"
   version="18.0"
   enabled="1">
  <parameter name="CHANNELS" value="4" />
  <parameter name="PLLS" value="1" />
  <parameter name="REDUCED_SIM_TIME" value="1" />
  <parameter name="RX_ENABLE" value="0" />
  <parameter name="RX_PER_CHANNEL" value="1" />
  <parameter name="SYNCHRONIZE_PLL_RESET" value="0" />
  <parameter name="SYNCHRONIZE_RESET" value="1" />
  <parameter name="SYS_CLK_IN_MHZ" value="125" />
  <parameter name="TX_ENABLE" value="1" />
  <parameter name="TX_PER_CHANNEL" value="1" />
  <parameter name="TX_PLL_ENABLE" value="1" />
  <parameter name="T_PLL_LOCK_HYST" value="0" />
  <parameter name="T_PLL_POWERDOWN" value="1000" />
  <parameter name="T_RX_ANALOGRESET" value="70000" />
  <parameter name="T_RX_DIGITALRESET" value="4000" />
  <parameter name="T_TX_ANALOGRESET" value="70000" />
  <parameter name="T_TX_DIGITALRESET" value="70000" />
  <parameter name="device_family" value="Arria 10" />
  <parameter name="gui_pll_cal_busy" value="0" />
  <parameter name="gui_rx_auto_reset" value="0" />
  <parameter name="gui_split_interfaces" value="1" />
  <parameter name="gui_tx_auto_reset" value="0" />
 </module>
 <connection
   kind="clock"
   version="18.0"
   start="clk_qsfp.out_clk"
   end="reset_bridge_0.clk" />
 <connection
   kind="clock"
   version="18.0"
   start="clk_qsfp.out_clk"
   end="xcvr_reset_control_0.clock" />
 <connection
   kind="clock"
   version="18.0"
   start="clk_qsfp.out_clk"
   end="xcvr_native_a10_0.reconfig_clk_ch0" />
 <connection
   kind="clock"
   version="18.0"
   start="clk_qsfp.out_clk"
   end="xcvr_native_a10_0.reconfig_clk_ch1" />
 <connection
   kind="clock"
   version="18.0"
   start="clk_qsfp.out_clk"
   end="xcvr_native_a10_0.reconfig_clk_ch2" />
 <connection
   kind="clock"
   version="18.0"
   start="clk_qsfp.out_clk"
   end="xcvr_native_a10_0.reconfig_clk_ch3" />
 <connection
   kind="conduit"
   version="18.0"
   start="xcvr_atx_pll_a10_0.pll_locked"
   end="xcvr_reset_control_0.pll_locked0">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.0"
   start="xcvr_reset_control_0.tx_analogreset1"
   end="xcvr_native_a10_0.tx_analogreset_ch1">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.0"
   start="xcvr_reset_control_0.tx_analogreset3"
   end="xcvr_native_a10_0.tx_analogreset_ch3">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.0"
   start="xcvr_native_a10_0.tx_analogreset_ch0"
   end="xcvr_reset_control_0.tx_analogreset0">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.0"
   start="xcvr_native_a10_0.tx_analogreset_ch2"
   end="xcvr_reset_control_0.tx_analogreset2">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.0"
   start="xcvr_reset_control_0.tx_cal_busy1"
   end="xcvr_native_a10_0.tx_cal_busy_ch1">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.0"
   start="xcvr_reset_control_0.tx_cal_busy3"
   end="xcvr_native_a10_0.tx_cal_busy_ch3">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.0"
   start="xcvr_native_a10_0.tx_cal_busy_ch0"
   end="xcvr_reset_control_0.tx_cal_busy0">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.0"
   start="xcvr_native_a10_0.tx_cal_busy_ch2"
   end="xcvr_reset_control_0.tx_cal_busy2">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.0"
   start="xcvr_reset_control_0.tx_digitalreset1"
   end="xcvr_native_a10_0.tx_digitalreset_ch1">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.0"
   start="xcvr_reset_control_0.tx_digitalreset3"
   end="xcvr_native_a10_0.tx_digitalreset_ch3">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.0"
   start="xcvr_native_a10_0.tx_digitalreset_ch0"
   end="xcvr_reset_control_0.tx_digitalreset0">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.0"
   start="xcvr_native_a10_0.tx_digitalreset_ch2"
   end="xcvr_reset_control_0.tx_digitalreset2">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="hssi_serial_clock"
   version="18.0"
   start="xcvr_atx_pll_a10_0.tx_serial_clk"
   end="xcvr_native_a10_0.tx_serial_clk0_ch0" />
 <connection
   kind="hssi_serial_clock"
   version="18.0"
   start="xcvr_atx_pll_a10_0.tx_serial_clk"
   end="xcvr_native_a10_0.tx_serial_clk0_ch1" />
 <connection
   kind="hssi_serial_clock"
   version="18.0"
   start="xcvr_atx_pll_a10_0.tx_serial_clk"
   end="xcvr_native_a10_0.tx_serial_clk0_ch2" />
 <connection
   kind="hssi_serial_clock"
   version="18.0"
   start="xcvr_atx_pll_a10_0.tx_serial_clk"
   end="xcvr_native_a10_0.tx_serial_clk0_ch3" />
 <connection
   kind="reset"
   version="18.0"
   start="reset_bridge_0.out_reset"
   end="xcvr_native_a10_0.reconfig_reset_ch0" />
 <connection
   kind="reset"
   version="18.0"
   start="reset_bridge_0.out_reset"
   end="xcvr_native_a10_0.reconfig_reset_ch1" />
 <connection
   kind="reset"
   version="18.0"
   start="reset_bridge_0.out_reset"
   end="xcvr_native_a10_0.reconfig_reset_ch2" />
 <connection
   kind="reset"
   version="18.0"
   start="reset_bridge_0.out_reset"
   end="xcvr_native_a10_0.reconfig_reset_ch3" />
 <connection
   kind="reset"
   version="18.0"
   start="reset_bridge_0.out_reset"
   end="xcvr_reset_control_0.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
