{
    "hands_on_practices": [
        {
            "introduction": "A primary goal of logic synthesis is to transform a Boolean function's initial description into a physical implementation that is efficient in terms of area, delay, and power. This first practice demonstrates the most fundamental optimization technique: algebraic factorization. By calculating and comparing the area cost of a function in its unoptimized two-level form versus a more compact multi-level form, you will gain a concrete understanding of how restructuring logic directly impacts circuit size .",
            "id": "4257823",
            "problem": "Consider a Boolean function $F(a,b,c,d,e)$ in the context of logic synthesis for integrated circuits and Electronic Design Automation (EDA). Use the fundamental laws of Boolean algebra (commutativity, associativity, distributivity, and idempotence) and the definition of literals and two-level logic to reason about area. The two-level implementation is the sum-of-products realization that directly uses product terms and a single summation gate. The function is given in an unfactored two-level form:\n$$\nF(a,b,c,d,e) = a b c + a b d + a b e + a c d + a c e + b c d + b c e.\n$$\nA specific multi-level algebraic factorization of $F$ is provided for comparison:\n$$\nF(a,b,c,d,e) = (a b)(c + d + e) + c(a + b)(d + e).\n$$\nDefine the area cost $C$ of a network to be the sum of all gate areas plus a literal-use penalty proportional to the number of primary-input literals appearing as inputs to gates. Explicitly, let $C$ be given by\n$$\nC = \\sum \\text{(areas of instantiated gates)} + \\lambda \\times L,\n$$\nwhere $L$ is the total count of primary-input literals (each occurrence of $a$, $b$, $c$, $d$, or $e$ as a gate input is counted once, complemented or not), and $\\lambda$ is a literal penalty weight. Assume the following gate area values and literal penalty:\n- $A_{\\mathrm{AND}}(2) = 6$, $A_{\\mathrm{AND}}(3) = 9$,\n- $A_{\\mathrm{OR}}(2) = 6$, $A_{\\mathrm{OR}}(3) = 9$, $A_{\\mathrm{OR}}(7) = 21$,\n- $A_{\\mathrm{INV}} = 2$ (not needed here as all literals are uncomplemented),\n- $\\lambda = 1$.\n\nFor the two-level implementation, realize each product term $a b c$, $a b d$, $a b e$, $a c d$, $a c e$, $b c d$, $b c e$ using a $3$-input AND gate and sum them with a single $7$-input OR gate. For the factored implementation, realize the subexpressions $S_{1} = a + b$ as a $2$-input OR, $S_{2} = d + e$ as a $2$-input OR, and $S_{3} = c + d + e$ as a $3$-input OR; realize $a b$ as a $2$-input AND, realize $(a b) S_{3}$ as a $2$-input AND, and realize $c S_{1} S_{2}$ as a $3$-input AND; then sum the two top-level terms with a $2$-input OR. In counting $L$ for the factored implementation, include only occurrences of primary inputs $a$, $b$, $c$, $d$, and $e$ at gate inputs; do not count occurrences of intermediate signals such as $S_{1}$, $S_{2}$, $S_{3}$, or $a b$.\n\nUsing these definitions and data, compute the area difference\n$$\n\\Delta C = C_{\\mathrm{two}} - C_{\\mathrm{fact}},\n$$\nwhere $C_{\\mathrm{two}}$ is the area cost of the two-level implementation and $C_{\\mathrm{fact}}$ is the area cost of the factored implementation. Express your final answer as a single real number with no units. No rounding is required.",
            "solution": "The problem statement is first subjected to a rigorous validation process.\n\n**Step 1: Extract Givens**\n- The Boolean function in two-level sum-of-products (SOP) form is:\n$F(a,b,c,d,e) = a b c + a b d + a b e + a c d + a c e + b c d + b c e$.\n- A specific multi-level factorization is given as:\n$F(a,b,c,d,e) = (a b)(c + d + e) + c(a + b)(d + e)$.\n- The area cost function is defined as $C = \\sum \\text{(areas of instantiated gates)} + \\lambda \\times L$, where $L$ is the total count of primary-input literals at gate inputs and the literal penalty weight is $\\lambda = 1$.\n- Gate area costs are provided:\n  - $A_{\\mathrm{AND}}(2) = 6$\n  - $A_{\\mathrm{AND}}(3) = 9$\n  - $A_{\\mathrm{OR}}(2) = 6$\n  - $A_{\\mathrm{OR}}(3) = 9$\n  - $A_{\\mathrm{OR}}(7) = 21$\n- The implementation for the two-level form ($C_{\\mathrm{two}}$) consists of seven $3$-input AND gates and one $7$-input OR gate.\n- The implementation for the factored form ($C_{\\mathrm{fact}}$) is explicitly defined:\n  - Subexpressions: $S_{1} = a + b$ (2-input OR), $S_{2} = d + e$ (2-input OR), $S_{3} = c + d + e$ (3-input OR).\n  - Products: $a b$ (2-input AND), $(a b) S_{3}$ (2-input AND), and $c S_{1} S_{2}$ (3-input AND).\n  - Final sum: a 2-input OR gate.\n- The objective is to compute the area difference $\\Delta C = C_{\\mathrm{two}} - C_{\\mathrm{fact}}$.\n\n**Step 2: Validate Using Extracted Givens**\nThe problem is well-posed, scientifically grounded in the principles of digital logic synthesis, and uses objective, formal language. A critical validation step is to confirm the Boolean equivalence of the two provided forms of the function $F$.\n\nExpanding the factored form:\n$$\n(a b)(c + d + e) = a b c + a b d + a b e\n$$\n$$\nc(a + b)(d + e) = c(ad + ae + bd + be) = a c d + a c e + b c d + b c e\n$$\nSumming these two expansions yields:\n$$\na b c + a b d + a b e + a c d + a c e + b c d + b c e\n$$\nThis expression is identical to the given two-level form. The equivalence holds, and the problem is logically consistent. The cost functions, gate areas, and implementation recipes are all explicitly defined, leaving no ambiguity. Therefore, the problem is valid.\n\n**Step 3: Solution**\n\nWe proceed to compute the area costs for both implementations as specified.\n\n**Calculation of the Two-Level Implementation Cost, $C_{\\mathrm{two}}$**\nThe two-level implementation consists of realizing the seven product terms and summing them.\n- **Gate-Level Structure:**\n  - The seven $3$-literal product terms ($abc, abd, \\dots, bce$) are each implemented with a $3$-input AND gate. This requires $7$ gates of type AND(3).\n  - The sum of these seven terms is implemented with a single $7$-input OR gate. This requires $1$ gate of type OR(7).\n- **Gate Area Calculation:**\n  - The total area contribution from the AND gates is $7 \\times A_{\\mathrm{AND}}(3) = 7 \\times 9 = 63$.\n  - The area contribution from the OR gate is $1 \\times A_{\\mathrm{OR}}(7) = 1 \\times 21 = 21$.\n  - The total gate area is $\\sum A_{\\text{gates}} = 63 + 21 = 84$.\n- **Literal Count ($L_{\\mathrm{two}}$):**\n  - The inputs to the seven AND gates are the primary input literals. Each AND gate has $3$ literal inputs.\n  - The total number of literal occurrences is $L_{\\mathrm{two}} = 7 \\times 3 = 21$.\n- **Total Cost ($C_{\\mathrm{two}}$):**\n  - With $\\lambda=1$, the cost is $C_{\\mathrm{two}} = (\\sum A_{\\text{gates}}) + \\lambda \\times L_{\\mathrm{two}} = 84 + 1 \\times 21 = 105$.\n\n**Calculation of the Factored Implementation Cost, $C_{\\mathrm{fact}}$**\nThe cost is calculated based on the specific network structure provided in the problem statement.\n- **Gate-Level Structure and Area:**\n  1. For $S_1 = a + b$: one 2-input OR gate, area $A_{\\mathrm{OR}}(2) = 6$.\n  2. For $S_2 = d + e$: one 2-input OR gate, area $A_{\\mathrm{OR}}(2) = 6$.\n  3. For $S_3 = c + d + e$: one 3-input OR gate, area $A_{\\mathrm{OR}}(3) = 9$.\n  4. For $ab$: one 2-input AND gate, area $A_{\\mathrm{AND}}(2) = 6$.\n  5. For $(ab)S_3$: one 2-input AND gate, area $A_{\\mathrm{AND}}(2) = 6$.\n  6. For $c S_1 S_2$: one 3-input AND gate, area $A_{\\mathrm{AND}}(3) = 9$.\n  7. For the final sum: one 2-input OR gate, area $A_{\\mathrm{OR}}(2) = 6$.\n  - Total gate area is the sum of the individual gate areas:\n    $\\sum A_{\\text{gates}} = 6 + 6 + 9 + 6 + 6 + 9 + 6 = 48$.\n- **Literal Count ($L_{\\mathrm{fact}}$):**\n  - We count only the primary input literals ($a, b, c, d, e$) that serve as direct inputs to these gates.\n  1. Gate for $S_1 = a+b$: inputs are $a, b$. Literal count is $2$.\n  2. Gate for $S_2 = d+e$: inputs are $d, e$. Literal count is $2$.\n  3. Gate for $S_3 = c+d+e$: inputs are $c, d, e$. Literal count is $3$.\n  4. Gate for $ab$: inputs are $a, b$. Literal count is $2$.\n  5. Gate for $(ab)S_3$: inputs are intermediate signals, not primary literals. Literal count is $0$.\n  6. Gate for $c S_1 S_2$: one input is primary literal $c$. The other two are intermediate signals. Literal count is $1$.\n  7. Gate for the final sum: inputs are intermediate signals. Literal count is $0$.\n  - The total literal count is $L_{\\mathrm{fact}} = 2 + 2 + 3 + 2 + 0 + 1 + 0 = 10$.\n- **Total Cost ($C_{\\mathrm{fact}}$):**\n  - With $\\lambda=1$, the cost is $C_{\\mathrm{fact}} = (\\sum A_{\\text{gates}}) + \\lambda \\times L_{\\mathrm{fact}} = 48 + 1 \\times 10 = 58$.\n\n**Calculation of the Area Difference, $\\Delta C$**\nThe final step is to compute the difference between the two costs.\n$$\n\\Delta C = C_{\\mathrm{two}} - C_{\\mathrm{fact}} = 105 - 58 = 47\n$$\nThe positive value indicates that the specified multi-level factorization provides a significant area cost reduction compared to the un-optimized two-level SOP implementation, under the given cost model.",
            "answer": "$$\n\\boxed{47}\n$$"
        },
        {
            "introduction": "Effective logic synthesis is rarely about optimizing a single metric; it is an exercise in managing trade-offs. This practice explores the classic tension between circuit area and performance by examining the decision to either share or duplicate a common sub-expression. By modeling both the area savings from sharing and the potential delay penalty caused by increased fanout, you will quantify a core challenge in synthesis and learn how a weighted cost function can guide these critical implementation choices .",
            "id": "4257784",
            "problem": "Consider a two-output Boolean network in the domain of Electronic Design Automation (EDA) for integrated circuits with outputs $y_{1}$ and $y_{2}$ over primary inputs $a$, $b$, $c$, $d$, $e$, $f$, and $g$. The original specification is given in Sum of Products (SOP) form as $y_{1} = (a b) + (c d) + (e f)$ and $y_{2} = (a b) + c + (e f g)$. Two implementation strategies are considered: duplication and sharing.\n\nAdopt the following modeling bases.\n\n- Literal-count area model: The area proxy is the literal count $L$, defined as the total number of occurrences of primary input literals at gate inputs across the implemented multi-level netlist. Internal signals produced by gates are not counted as literals.\n- Gate-level architecture: All product terms are implemented using two-input AND gates. The three-input term $(e f g)$ is implemented as a cascade of two-input AND gates. Each output $y_{1}$, $y_{2}$ is formed by a single three-input OR gate that collects its corresponding terms.\n- Delay model: Each gate $G$ has delay $d_{G} = d_{0,G} + k \\, F_{G}$, where $d_{0,G}$ is the intrinsic delay, $k$ is the fanout-induced delay coefficient, and $F_{G}$ is the fanout count of the output of $G$ (number of gate inputs driven by $G$). Primary inputs have zero delay. The output delay of each $y_{i}$ is the OR-gate delay added to the maximum arrival time among its inputs.\n\nTwo concrete netlists are defined:\n\n- Duplication netlist: Implement $(e f)$ twice, once feeding the $y_{1}$ OR gate and once feeding the AND-with-$g$ that forms $(e f) g$ for $y_{2}$. The AND gate for $(a b)$ is shared by both outputs; the AND gate for $(c d)$ drives $y_{1}$; the $c$ input drives $y_{2}$ directly; the AND gate that forms $(e f) g$ drives $y_{2}$.\n- Sharing netlist: Implement $h = (e f)$ once and reuse it; feed $h$ directly into the $y_{1}$ OR gate and also into an AND-with-$g$ to form $h g$ for $y_{2}$. All other gates and connections are the same as in the duplication netlist.\n\nFanout counts are as follows:\n\n- The AND gate for $(a b)$ drives both OR gates, so $F = 2$.\n- The AND gate for $(c d)$ drives only the $y_{1}$ OR gate, so $F = 1$.\n- In the duplication netlist, each $(e f)$ AND drives a single load ($y_{1}$ OR or the AND-with-$g$), so $F = 1$ for both copies.\n- In the sharing netlist, the single $h = (e f)$ AND drives two loads ($y_{1}$ OR and the AND-with-$g$), so $F = 2$.\n- The AND-with-$g$ gate that receives either $(e f)$ or $h$ drives only the $y_{2}$ OR gate, so $F = 1$.\n- Each three-input OR gate drives its primary output only, so $F = 1$.\n\nUse the following gate parameters: two-input AND intrinsic delay $d_{0,\\text{AND2}} = 14$ ps, three-input OR intrinsic delay $d_{0,\\text{OR3}} = 22$ ps, and fanout coefficient $k = 5$ ps. Let the trade-off cost be $C = L + \\lambda \\, T_{\\max}$, where $L$ is the literal count for the netlist, $T_{\\max}$ is the maximum of the output delays for $y_{1}$ and $y_{2}$, and $\\lambda = 0.18 \\text{ ps}^{-1}$ is a weighting factor chosen to make $C$ dimensionless.\n\nCompute the difference $\\Delta C = C_{\\text{share}} - C_{\\text{dup}}$ for the above two netlists. Express the final numerical value as a dimensionless quantity and round your answer to four significant figures.",
            "solution": "The user wants to compute the difference in a trade-off cost function, $\\Delta C = C_{\\text{share}} - C_{\\text{dup}}$, between two different logic netlist implementations for a given two-output Boolean function. The cost function is defined as $C = L + \\lambda \\, T_{\\max}$, where $L$ is the literal count, $T_{\\max}$ is the maximum output delay, and $\\lambda$ is a given weighting factor. To find $\\Delta C$, we must first compute the cost $C$ for each netlist individually.\n\nThe given parameters are:\n-   Two-input AND intrinsic delay: $d_{0,\\text{AND2}} = 14$ ps\n-   Three-input OR intrinsic delay: $d_{0,\\text{OR3}} = 22$ ps\n-   Fanout-induced delay coefficient: $k = 5$ ps\n-   Cost weighting factor: $\\lambda = 0.18 \\text{ ps}^{-1}$\n\nThe gate delay model is $d_G = d_{0,G} + k F_G$, where $F_G$ is the fanout count of gate $G$.\n\nFirst, we analyze the duplication netlist, denoted by the subscript 'dup'.\n\n**1. Analysis of the Duplication Netlist ($C_{\\text{dup}}$)**\n\n**A. Literal Count ($L_{\\text{dup}}$)**\nThe literal count $L$ is the total count of primary input literals at the inputs of all gates.\n-   Gate for $(a b)$: $2$ literals ($a, b$).\n-   Gate for $(c d)$: $2$ literals ($c, d$).\n-   First gate for $(e f)$ (for $y_1$): $2$ literals ($e, f$).\n-   Second gate for $(e f)$ (for $y_2$ pathway): $2$ literals ($e, f$).\n-   Gate for $(e f)g$: $1$ literal ($g$).\n-   The OR gate for $y_2 = (ab) + c + (efg)$ has a direct primary input $c$: $1$ literal.\nThe total literal count is the sum of these:\n$$L_{\\text{dup}} = 2 + 2 + 2 + 2 + 1 + 1 = 10$$\n\n**B. Maximum Delay ($T_{\\max, \\text{dup}}$)**\nWe calculate the delay of each gate and then the signal arrival time at each primary output.\n\nGate Delays:\n-   $G_{ab}$: AND gate for $(a b)$, fanout $F=2$. Delay $d_{ab} = d_{0,\\text{AND2}} + k(2) = 14 + 5(2) = 24$ ps.\n-   $G_{cd}$: AND gate for $(c d)$, fanout $F=1$. Delay $d_{cd} = d_{0,\\text{AND2}} + k(1) = 14 + 5(1) = 19$ ps.\n-   $G_{ef,1}$: First AND gate for $(e f)$, fanout $F=1$. Delay $d_{ef,1} = d_{0,\\text{AND2}} + k(1) = 14 + 5(1) = 19$ ps.\n-   $G_{ef,2}$: Second AND gate for $(e f)$, fanout $F=1$. Delay $d_{ef,2} = d_{0,\\text{AND2}} + k(1) = 14 + 5(1) = 19$ ps.\n-   $G_{efg}$: AND gate for $(ef)g$, fanout $F=1$. Delay $d_{efg} = d_{0,\\text{AND2}} + k(1) = 14 + 5(1) = 19$ ps.\n-   $G_{y1}$: OR gate for $y_1$, fanout $F=1$. Delay $d_{y1} = d_{0,\\text{OR3}} + k(1) = 22 + 5(1) = 27$ ps.\n-   $G_{y2}$: OR gate for $y_2$, fanout $F=1$. Delay $d_{y2} = d_{0,\\text{OR3}} + k(1) = 22 + 5(1) = 27$ ps.\n\nOutput Delays:\n-   For $y_1$: The inputs to its OR gate arrive from $G_{ab}$, $G_{cd}$, and $G_{ef,1}$. Primary inputs have zero arrival time. The arrival times at the OR gate's inputs are the delays of the gates driving them: $d_{ab}=24$ ps, $d_{cd}=19$ ps, $d_{ef,1}=19$ ps.\n    The total delay for $y_1$ is the maximum of these arrival times plus the OR gate's delay:\n    $$T_{y_1, \\text{dup}} = \\max(24, 19, 19) + d_{y1} = 24 + 27 = 51 \\text{ ps}$$\n-   For $y_2$: The inputs to its OR gate arrive from $G_{ab}$, primary input $c$, and $G_{efg}$.\n    -   Arrival time from $G_{ab}$: $d_{ab}=24$ ps.\n    -   Arrival time from $c$: $0$ ps.\n    -   Arrival time from $G_{efg}$: This gate is in a cascade. The arrival time at its input from $G_{ef,2}$ is $d_{ef,2}=19$ ps. The arrival time from primary input $g$ is $0$ ps. The output of $G_{efg}$ is thus available at time $\\max(19, 0) + d_{efg} = 19 + 19 = 38$ ps.\n    The total delay for $y_2$ is the maximum of these arrival times plus the OR gate's delay:\n    $$T_{y_2, \\text{dup}} = \\max(24, 0, 38) + d_{y2} = 38 + 27 = 65 \\text{ ps}$$\nThe maximum delay for the netlist is:\n$$T_{\\max, \\text{dup}} = \\max(T_{y_1, \\text{dup}}, T_{y_2, \\text{dup}}) = \\max(51, 65) = 65 \\text{ ps}$$\n\n**C. Cost Calculation ($C_{\\text{dup}}$)**\n$$C_{\\text{dup}} = L_{\\text{dup}} + \\lambda T_{\\max, \\text{dup}} = 10 + (0.18)(65) = 10 + 11.7 = 21.7$$\n\nNext, we analyze the sharing netlist, denoted by the subscript 'share'.\n\n**2. Analysis of the Sharing Netlist ($C_{\\text{share}}$)**\n\n**A. Literal Count ($L_{\\text{share}}$)**\nThe term $(e f)$ is implemented by a single gate $G_h$ which is shared.\n-   Gate for $(a b)$: $2$ literals ($a, b$).\n-   Gate for $(c d)$: $2$ literals ($c, d$).\n-   Shared gate $G_h$ for $(e f)$: $2$ literals ($e, f$).\n-   Gate for $h g$: $1$ literal ($g$).\n-   Direct input $c$ to $y_2$'s OR gate: $1$ literal.\nThe total literal count is:\n$$L_{\\text{share}} = 2 + 2 + 2 + 1 + 1 = 8$$\n\n**B. Maximum Delay ($T_{\\max, \\text{share}}$)**\nGate delays change due to different fanout counts.\n-   $G_{ab}$: fanout $F=2$, $d_{ab} = 14 + 5(2) = 24$ ps (no change).\n-   $G_{cd}$: fanout $F=1$, $d_{cd} = 14 + 5(1) = 19$ ps (no change).\n-   $G_h$: Shared AND gate for $(e f)$, fanout $F=2$. Delay $d_h = d_{0,\\text{AND2}} + k(2) = 14 + 5(2) = 24$ ps.\n-   $G_{hg}$: AND gate for $h g$, fanout $F=1$. Delay $d_{hg} = d_{0,\\text{AND2}} + k(1) = 14 + 5(1) = 19$ ps.\n-   $G_{y1}$: fanout $F=1$, $d_{y1} = 22 + 5(1) = 27$ ps (no change).\n-   $G_{y2}$: fanout $F=1$, $d_{y2} = 22 + 5(1) = 27$ ps (no change).\n\nOutput Delays:\n-   For $y_1$: The inputs to its OR gate arrive from $G_{ab}$, $G_{cd}$, and $G_h$. Arrival times are $d_{ab}=24$ ps, $d_{cd}=19$ ps, and $d_{h}=24$ ps.\n    $$T_{y_1, \\text{share}} = \\max(24, 19, 24) + d_{y1} = 24 + 27 = 51 \\text{ ps}$$\n-   For $y_2$: The inputs to its OR gate arrive from $G_{ab}$, primary input $c$, and $G_{hg}$.\n    -   Arrival time from $G_{ab}$: $d_{ab}=24$ ps.\n    -   Arrival time from $c$: $0$ ps.\n    -   Arrival time from $G_{hg}$: The arrival time at its input from the shared gate $G_h$ is $d_h=24$ ps. The arrival time from primary input $g$ is $0$ ps. The output of $G_{hg}$ is thus available at time $\\max(24, 0) + d_{hg} = 24 + 19 = 43$ ps.\n    The total delay for $y_2$ is:\n    $$T_{y_2, \\text{share}} = \\max(24, 0, 43) + d_{y2} = 43 + 27 = 70 \\text{ ps}$$\nThe maximum delay for the netlist is:\n$$T_{\\max, \\text{share}} = \\max(T_{y_1, \\text{share}}, T_{y_2, \\text{share}}) = \\max(51, 70) = 70 \\text{ ps}$$\n\n**C. Cost Calculation ($C_{\\text{share}}$)**\n$$C_{\\text{share}} = L_{\\text{share}} + \\lambda T_{\\max, \\text{share}} = 8 + (0.18)(70) = 8 + 12.6 = 20.6$$\n\n**3. Final Calculation of the Difference ($\\Delta C$)**\n\nThe difference in cost is calculated as:\n$$\\Delta C = C_{\\text{share}} - C_{\\text{dup}} = 20.6 - 21.7 = -1.1$$\nThe problem requires the final answer to be rounded to four significant figures.\n$$\\Delta C = -1.100$$\n\nA negative value indicates that the sharing strategy results in a lower overall cost under the given model and parameters, despite increasing the maximum circuit delay. The reduction in area (literal count) outweighs the penalty from the increased delay.",
            "answer": "$$\\boxed{-1.100}$$"
        },
        {
            "introduction": "After a logic network is synthesized and optimized, we must rigorously verify that it meets its timing requirements. Static Timing Analysis (STA) is the industry-standard methodology for this verification, providing a way to check performance without exhaustive simulation. This exercise will guide you through the core STA algorithm, where you will perform the forward and backward traversals on a circuit graph to compute arrival times, required times, and timing slack, ultimately identifying the performance-limiting critical path .",
            "id": "4257797",
            "problem": "In Electronic Design Automation (EDA) for integrated circuits, Static Timing Analysis (STA) models a combinational network as a Directed Acyclic Graph (DAG) whose vertices represent pins and cells and whose edges represent signal propagation with delay. Timing slack is defined using the notions of forward arrival time and backward required time, derived from the fundamental definitions of maximum delay accumulation for arrival time and minimum allowable time for required time over the DAG. Consider the following mapped network of logic gates with pin-dependent cell delays and interconnect delays. All time quantities must be treated as real-valued, with the unit nanoseconds $(\\mathrm{ns})$ explicitly used where applicable.\n\nPrimary inputs with specified arrival times:\n- $A$: $0\\,\\mathrm{ns}$,\n- $B$: $0\\,\\mathrm{ns}$,\n- $C$: $0.5\\,\\mathrm{ns}$.\n\nCell library pin-to-output delays:\n- Two-input NAND gate $G_{\\mathrm{NAND2}}$: $A\\rightarrow Y$ delay $0.20\\,\\mathrm{ns}$, $B\\rightarrow Y$ delay $0.15\\,\\mathrm{ns}$.\n- Two-input NOR gate $G_{\\mathrm{NOR2}}$: $A\\rightarrow Y$ delay $0.25\\,\\mathrm{ns}$, $B\\rightarrow Y$ delay $0.20\\,\\mathrm{ns}$.\n- Inverter $G_{\\mathrm{INV}}$: $X\\rightarrow Y$ delay $0.10\\,\\mathrm{ns}$.\n\nNetwork topology (cell instances and connections):\n- $N1$: $G_{\\mathrm{NAND2}}$ with inputs driven by $A$ and $B$, output $Y1$.\n- $N2$: $G_{\\mathrm{INV}}$ with input driven by $C$, output $Y2$.\n- $N3$: $G_{\\mathrm{NOR2}}$ with inputs $A$-pin driven by $Y1$ and $B$-pin driven by $Y2$, output $O1$.\n- $N4$: $G_{\\mathrm{INV}}$ with input driven by $Y1$, output $Y4$.\n- $N5$: $G_{\\mathrm{NOR2}}$ with inputs $A$-pin driven by $Y4$ and $B$-pin driven by $C$, output $O2$.\n\nInterconnect (net) delays along each directed connection:\n- $A\\rightarrow N1.A$: $0.01\\,\\mathrm{ns}$,\n- $B\\rightarrow N1.B$: $0.01\\,\\mathrm{ns}$,\n- $C\\rightarrow N2.X$: $0.02\\,\\mathrm{ns}$,\n- $Y1\\rightarrow N3.A$: $0.06\\,\\mathrm{ns}$,\n- $Y2\\rightarrow N3.B$: $0.04\\,\\mathrm{ns}$,\n- $Y1\\rightarrow N4.X$: $0.05\\,\\mathrm{ns}$,\n- $Y4\\rightarrow N5.A$: $0.03\\,\\mathrm{ns}$,\n- $C\\rightarrow N5.B$: $0.02\\,\\mathrm{ns}$.\n\nSink required arrival times at the primary outputs:\n- $O1$: $1.20\\,\\mathrm{ns}$,\n- $O2$: $1.00\\,\\mathrm{ns}$.\n\nStarting from the foundational definitions of arrival time as the latest signal time at each node propagated forward over the DAG and required time as the earliest allowable time propagated backward from sinks, and defining slack at a node as required time minus arrival time, do the following:\n- Explain how timing slack and critical path in a combinational mapped network are identified via topological forward and backward traversals based on these definitions.\n- Compute the forward arrival time at every gate output and the backward required time at every node, including primary inputs $A$, $B$, and $C$.\n- Compute the slack at each node output and at each primary input.\n- Identify the critical path by reasoning from the computed arrival and slack values.\n\nFinally, report the minimum slack across all nodes in the network. Round your final reported minimum slack to four significant figures and express the value in $\\mathrm{ns}$.",
            "solution": "The problem is well-posed, scientifically grounded in the principles of Static Timing Analysis (STA), and provides all necessary data for a unique solution. The concepts of arrival time, required time, slack, and critical path are fundamental to digital circuit design and are objectively defined. Therefore, the problem is valid, and a full solution can be constructed.\n\n### Conceptual Framework for Static Timing Analysis\n\nStatic Timing Analysis (STA) is a method for verifying the timing performance of a digital circuit without performing a full dynamic simulation. It models the circuit as a Directed Acyclic Graph (DAG), where nodes represent logic gate pins or primary inputs/outputs (I/Os), and edges represent the signal propagation paths with associated delays. The core of STA involves two topological traversals of this graph: a forward pass to compute arrival times and a backward pass to compute required times.\n\n_Arrival Time_ ($AT$): The arrival time at a node is the latest possible time at which a signal transition can reach that node, considering all possible paths from the primary inputs. It is computed via a forward topological traversal from the primary inputs (PIs) to the primary outputs (POs). For any given node $u$, the arrival time is calculated as the maximum of the arrival times through all its fan-in nodes $v_i$.\n$$AT(u) = \\max_{v_i \\in \\text{fanin}(u)} \\left( AT(v_i) + \\text{delay}(v_i \\rightarrow u) \\right)$$\nThe term $\\text{delay}(v_i \\rightarrow u)$ encompasses both the interconnect delay from the output of gate $v_i$ to the input of gate $u$, and the internal pin-to-output delay of gate $u$ from that specific input. For primary inputs, the arrival times are specified as part of the initial conditions.\n\n_Required Time_ ($RT$): The required time at a node is the latest time a signal transition can arrive at that node without causing a timing violation at any primary output. It is computed via a backward topological traversal from the POs to the PIs. For any given node $u$, the required time is the minimum of the required times dictated by all its fan-out nodes $w_j$.\n$$RT(u) = \\min_{w_j \\in \\text{fanout}(u)} \\left( RT(w_j) - \\text{delay}(u \\rightarrow w_j) \\right)$$\nThe term $\\text{delay}(u \\rightarrow w_j)$ includes the internal delay of gate $w_j$ and the subsequent interconnect delay. For primary outputs, the required times are specified as external timing constraints.\n\n_Slack_: The slack at a node $u$ is the difference between its required time and its arrival time.\n$$S(u) = RT(u) - AT(u)$$\nSlack represents the available timing margin. A positive slack indicates that the path is faster than necessary. A zero or negative slack indicates that the path is critical or has violated the timing constraint, respectively.\n\n_Critical Path_: The critical path is the specific sequence of nodes and edges from a PI to a PO that exhibits the minimum slack in the entire circuit. This path determines the maximum operational frequency of the design. It is identified by finding the node (typically a PO) with the minimum slack and tracing backward to a PI, at each step selecting the fan-in path that was responsible for the maximum arrival time (the \"late path\") and ensuring this path also corresponds to the minimum required time constraint.\n\n### Computation of Arrival Times (Forward Traversal)\n\nWe begin with the specified arrival times at the primary inputs:\n$AT(A) = 0.0\\,\\mathrm{ns}$\n$AT(B) = 0.0\\,\\mathrm{ns}$\n$AT(C) = 0.5\\,\\mathrm{ns}$\n\nWe proceed in topological order through the network:\n1.  **Gate $N1$ ($G_{\\mathrm{NAND2}}$):**\n    -   Arrival time at input $N1.A$: $AT(N1.A) = AT(A) + d(A\\rightarrow N1.A) = 0.0 + 0.01 = 0.01\\,\\mathrm{ns}$.\n    -   Arrival time at input $N1.B$: $AT(N1.B) = AT(B) + d(B\\rightarrow N1.B) = 0.0 + 0.01 = 0.01\\,\\mathrm{ns}$.\n    -   Arrival time at output $Y1$:\n        $AT(Y1) = \\max \\left( AT(N1.A) + d(N1.A \\rightarrow Y1), AT(N1.B) + d(N1.B \\rightarrow Y1) \\right)$\n        $AT(Y1) = \\max \\left( 0.01 + 0.20, 0.01 + 0.15 \\right) = \\max(0.21, 0.16) = 0.21\\,\\mathrm{ns}$.\n\n2.  **Gate $N2$ ($G_{\\mathrm{INV}}$):**\n    -   Arrival time at input $N2.X$: $AT(N2.X) = AT(C) + d(C\\rightarrow N2.X) = 0.5 + 0.02 = 0.52\\,\\mathrm{ns}$.\n    -   Arrival time at output $Y2$:\n        $AT(Y2) = AT(N2.X) + d(N2.X \\rightarrow Y2) = 0.52 + 0.10 = 0.62\\,\\mathrm{ns}$.\n\n3.  **Gate $N4$ ($G_{\\mathrm{INV}}$):**\n    -   Arrival time at input $N4.X$: $AT(N4.X) = AT(Y1) + d(Y1\\rightarrow N4.X) = 0.21 + 0.05 = 0.26\\,\\mathrm{ns}$.\n    -   Arrival time at output $Y4$:\n        $AT(Y4) = AT(N4.X) + d(N4.X \\rightarrow Y4) = 0.26 + 0.10 = 0.36\\,\\mathrm{ns}$.\n\n4.  **Gate $N3$ ($G_{\\mathrm{NOR2}}$):**\n    -   Arrival time at input $N3.A$: $AT(N3.A) = AT(Y1) + d(Y1\\rightarrow N3.A) = 0.21 + 0.06 = 0.27\\,\\mathrm{ns}$.\n    -   Arrival time at input $N3.B$: $AT(N3.B) = AT(Y2) + d(Y2\\rightarrow N3.B) = 0.62 + 0.04 = 0.66\\,\\mathrm{ns}$.\n    -   Arrival time at output $O1$:\n        $AT(O1) = \\max \\left( AT(N3.A) + d(N3.A \\rightarrow O1), AT(N3.B) + d(N3.B \\rightarrow O1) \\right)$\n        $AT(O1) = \\max \\left( 0.27 + 0.25, 0.66 + 0.20 \\right) = \\max(0.52, 0.86) = 0.86\\,\\mathrm{ns}$.\n\n5.  **Gate $N5$ ($G_{\\mathrm{NOR2}}$):**\n    -   Arrival time at input $N5.A$: $AT(N5.A) = AT(Y4) + d(Y4\\rightarrow N5.A) = 0.36 + 0.03 = 0.39\\,\\mathrm{ns}$.\n    -   Arrival time at input $N5.B$: $AT(N5.B) = AT(C) + d(C\\rightarrow N5.B) = 0.5 + 0.02 = 0.52\\,\\mathrm{ns}$.\n    -   Arrival time at output $O2$:\n        $AT(O2) = \\max \\left( AT(N5.A) + d(N5.A \\rightarrow O2), AT(N5.B) + d(N5.B \\rightarrow O2) \\right)$\n        $AT(O2) = \\max \\left( 0.39 + 0.25, 0.52 + 0.20 \\right) = \\max(0.64, 0.72) = 0.72\\,\\mathrm{ns}$.\n\n### Computation of Required Times (Backward Traversal)\n\nWe begin with the specified required times at the primary outputs:\n$RT(O1) = 1.20\\,\\mathrm{ns}$\n$RT(O2) = 1.00\\,\\mathrm{ns}$\n\nWe proceed in reverse topological order:\n1.  **From $O1$ (output of $N3$):**\n    -   Required time at input $N3.A$: $RT(N3.A) = RT(O1) - d(N3.A \\rightarrow O1) = 1.20 - 0.25 = 0.95\\,\\mathrm{ns}$.\n    -   Required time at input $N3.B$: $RT(N3.B) = RT(O1) - d(N3.B \\rightarrow O1) = 1.20 - 0.20 = 1.00\\,\\mathrm{ns}$.\n\n2.  **From $O2$ (output of $N5$):**\n    -   Required time at input $N5.A$: $RT(N5.A) = RT(O2) - d(N5.A \\rightarrow O2) = 1.00 - 0.25 = 0.75\\,\\mathrm{ns}$.\n    -   Required time at input $N5.B$: $RT(N5.B) = RT(O2) - d(N5.B \\rightarrow O2) = 1.00 - 0.20 = 0.80\\,\\mathrm{ns}$.\n\n3.  **At Node $Y4$ (input to $N5.A$):**\n    $RT(Y4) = RT(N5.A) - d(Y4\\rightarrow N5.A) = 0.75 - 0.03 = 0.72\\,\\mathrm{ns}$.\n\n4.  **At Node $Y2$ (input to $N3.B$):**\n    $RT(Y2) = RT(N3.B) - d(Y2\\rightarrow N3.B) = 1.00 - 0.04 = 0.96\\,\\mathrm{ns}$.\n\n5.  **At Node $Y1$ (input to $N3.A$ and $N4.X$):**\n    -   Required time from fan-out $N3.A$: $RT(N3.A) - d(Y1 \\rightarrow N3.A) = 0.95 - 0.06 = 0.89\\,\\mathrm{ns}$.\n    -   Required time at input $N4.X$: $RT(N4.X) = RT(Y4) - d(N4.X \\rightarrow Y4) = 0.72 - 0.10 = 0.62\\,\\mathrm{ns}$.\n    -   Required time from fan-out $N4.X$: $RT(N4.X) - d(Y1 \\rightarrow N4.X) = 0.62 - 0.05 = 0.57\\,\\mathrm{ns}$.\n    -   $RT(Y1) = \\min(0.89, 0.57) = 0.57\\,\\mathrm{ns}$.\n\n6.  **At Primary Input $C$ (input to $N2.X$ and $N5.B$):**\n    -   Required time at input $N2.X$: $RT(N2.X) = RT(Y2) - d(N2.X \\rightarrow Y2) = 0.96 - 0.10 = 0.86\\,\\mathrm{ns}$.\n    -   Required time from fan-out $N2.X$: $RT(N2.X) - d(C \\rightarrow N2.X) = 0.86 - 0.02 = 0.84\\,\\mathrm{ns}$.\n    -   Required time from fan-out $N5.B$: $RT(N5.B) - d(C \\rightarrow N5.B) = 0.80 - 0.02 = 0.78\\,\\mathrm{ns}$.\n    -   $RT(C) = \\min(0.84, 0.78) = 0.78\\,\\mathrm{ns}$.\n\n7.  **At Primary Input $A$ (input to $N1.A$):**\n    -   Required time at input $N1.A$: $RT(N1.A) = RT(Y1) - d(N1.A \\rightarrow Y1) = 0.57 - 0.20 = 0.37\\,\\mathrm{ns}$.\n    -   $RT(A) = RT(N1.A) - d(A \\rightarrow N1.A) = 0.37 - 0.01 = 0.36\\,\\mathrm{ns}$.\n\n8.  **At Primary Input $B$ (input to $N1.B$):**\n    -   Required time at input $N1.B$: $RT(N1.B) = RT(Y1) - d(N1.B \\rightarrow Y1) = 0.57 - 0.15 = 0.42\\,\\mathrm{ns}$.\n    -   $RT(B) = RT(N1.B) - d(B \\rightarrow N1.B) = 0.42 - 0.01 = 0.41\\,\\mathrm{ns}$.\n\n### Computation of Slack and Identification of Critical Path\n\nWe compute the slack $S = RT - AT$ at each primary input and gate output.\n\n-   $S(A) = RT(A) - AT(A) = 0.36 - 0.0 = 0.36\\,\\mathrm{ns}$.\n-   $S(B) = RT(B) - AT(B) = 0.41 - 0.0 = 0.41\\,\\mathrm{ns}$.\n-   $S(C) = RT(C) - AT(C) = 0.78 - 0.5 = 0.28\\,\\mathrm{ns}$.\n-   $S(Y1) = RT(Y1) - AT(Y1) = 0.57 - 0.21 = 0.36\\,\\mathrm{ns}$.\n-   $S(Y2) = RT(Y2) - AT(Y2) = 0.96 - 0.62 = 0.34\\,\\mathrm{ns}$.\n-   $S(Y4) = RT(Y4) - AT(Y4) = 0.72 - 0.36 = 0.36\\,\\mathrm{ns}$.\n-   $S(O1) = RT(O1) - AT(O1) = 1.20 - 0.86 = 0.34\\,\\mathrm{ns}$.\n-   $S(O2) = RT(O2) - AT(O2) = 1.00 - 0.72 = 0.28\\,\\mathrm{ns}$.\n\nThe minimum slack across all computed nodes is $0.28\\,\\mathrm{ns}$. This value is observed at primary input $C$ and primary output $O2$. The critical path must therefore connect $C$ to $O2$.\n\nTo confirm, we trace the path:\n-   At output $O2$, the late arrival time $AT(O2) = 0.72\\,\\mathrm{ns}$ was determined by the path through input $N5.B$.\n-   The signal at $N5.B$ originates from primary input $C$. The arrival time is $AT(N5.B) = AT(C) + d(C \\rightarrow N5.B) = 0.5 + 0.02 = 0.52\\,\\mathrm{ns}$.\n-   The required time at primary input $C$, $RT(C) = 0.78\\,\\mathrm{ns}$, was determined by the minimum of its fan-out paths, which was the path to $N5.B$.\n-   Since both the forward propagation of the latest arrival time and the backward propagation of the tightest required time follow the same sequence of nodes, we can definitively identify the critical path.\n\nThe critical path is the sequence of nodes and edges: $C \\rightarrow (\\text{net}) \\rightarrow N5.B \\rightarrow (\\text{cell } N5) \\rightarrow O2$. All nodes along this path share the minimum slack of $0.28\\,\\mathrm{ns}$.\n\nThe minimum slack across all nodes in the network is $0.28\\,\\mathrm{ns}$. The problem requires this value to be rounded to four significant figures.",
            "answer": "$$\n\\boxed{0.2800}\n$$"
        }
    ]
}