Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Prac_2_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Prac_2_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Prac_2_top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Prac_2_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Ivan/Documents/FPGA/Prac_2/frqDiv2.vhd" in Library work.
Architecture structural of Entity frqdiv2 is up to date.
Compiling vhdl file "C:/Users/Ivan/Documents/FPGA/Prac_2/frqDivN.vhd" in Library work.
Architecture structural of Entity frqdivn is up to date.
Compiling vhdl file "C:/Users/Ivan/Documents/FPGA/Prac_2/cnt4bit.vhd" in Library work.
Architecture structural of Entity cnt4bit is up to date.
Compiling vhdl file "C:/Users/Ivan/Documents/FPGA/Pract_2/sgm.vhd" in Library work.
Architecture structural of Entity sgm is up to date.
Compiling vhdl file "C:/Users/Ivan/Documents/FPGA/Prac_2/Pra_2_top.vhd" in Library work.
Architecture behavioral of Entity prac_2_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Prac_2_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <frqDivN> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cnt4bit> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <sgm> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <frqDiv2> in library <work> (architecture <structural>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Prac_2_top> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/Ivan/Documents/FPGA/Prac_2/Pra_2_top.vhd" line 47: Instantiating black box module <bufg>.
Entity <Prac_2_top> analyzed. Unit <Prac_2_top> generated.

Analyzing Entity <frqDivN> in library <work> (Architecture <structural>).
Entity <frqDivN> analyzed. Unit <frqDivN> generated.

Analyzing Entity <frqDiv2> in library <work> (Architecture <structural>).
Entity <frqDiv2> analyzed. Unit <frqDiv2> generated.

Analyzing Entity <cnt4bit> in library <work> (Architecture <structural>).
Entity <cnt4bit> analyzed. Unit <cnt4bit> generated.

Analyzing Entity <sgm> in library <work> (Architecture <structural>).
Entity <sgm> analyzed. Unit <sgm> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <cnt4bit>.
    Related source file is "C:/Users/Ivan/Documents/FPGA/Prac_2/cnt4bit.vhd".
    Found 4-bit register for signal <D_OUT>.
    Found 4-bit register for signal <D_OUT_TMP>.
    Found 1-bit xor2 for signal <D_OUT_TMP_1$xor0000> created at line 51.
    Found 1-bit xor2 for signal <D_OUT_TMP_2$xor0000> created at line 52.
    Found 1-bit xor2 for signal <D_OUT_TMP_3$xor0000> created at line 53.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <cnt4bit> synthesized.


Synthesizing Unit <sgm>.
    Related source file is "C:/Users/Ivan/Documents/FPGA/Pract_2/sgm.vhd".
    Found 16x7-bit ROM for signal <Sg$mux0001> created at line 33.
    Found 7-bit register for signal <Sg>.
    Summary:
	inferred   1 ROM(s).
	inferred   7 D-type flip-flop(s).
Unit <sgm> synthesized.


Synthesizing Unit <frqDiv2>.
    Related source file is "C:/Users/Ivan/Documents/FPGA/Prac_2/frqDiv2.vhd".
    Found 1-bit register for signal <CK_OUT_TMP>.
    Found 1-bit register for signal <dLt>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <frqDiv2> synthesized.


Synthesizing Unit <frqDivN>.
    Related source file is "C:/Users/Ivan/Documents/FPGA/Prac_2/frqDivN.vhd".
WARNING:Xst:1780 - Signal <ckOut_temp<23>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Rg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <frqDivN> synthesized.


Synthesizing Unit <Prac_2_top>.
    Related source file is "C:/Users/Ivan/Documents/FPGA/Prac_2/Pra_2_top.vhd".
WARNING:Xst:653 - Signal <ckEn> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <Prac_2_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Registers                                            : 55
 1-bit register                                        : 53
 4-bit register                                        : 1
 7-bit register                                        : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <sgm>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_Sg_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <sgm> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Prac_2_top> ...

Optimizing unit <cnt4bit> ...

Optimizing unit <sgm> ...

Optimizing unit <frqDivN> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Prac_2_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Prac_2_top.ngr
Top Level Output File Name         : Prac_2_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 59
#      INV                         : 24
#      LUT2                        : 25
#      LUT3                        : 2
#      LUT4                        : 7
#      VCC                         : 1
# FlipFlops/Latches                : 64
#      FD                          : 31
#      FDE                         : 31
#      FDR                         : 2
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 8
#      IBUFG                       : 1
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       34  out of   4656     0%  
 Number of Slice Flip Flops:             57  out of   9312     0%  
 Number of 4 input LUTs:                 58  out of   9312     0%  
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    232     3%  
    IOB Flip Flops:                       7
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
freqDiv/frqDiv2_24/CK_OUT_TMP      | NONE(cnt/D_OUT_3)      | 8     |
ckIn                               | IBUFG+BUFG             | 56    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.880ns (Maximum Frequency: 347.222MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'freqDiv/frqDiv2_24/CK_OUT_TMP'
  Clock period: 2.365ns (frequency: 422.833MHz)
  Total number of paths / destination ports: 13 / 8
-------------------------------------------------------------------------
Delay:               2.365ns (Levels of Logic = 1)
  Source:            cnt/D_OUT_TMP_1 (FF)
  Destination:       cnt/D_OUT_TMP_1 (FF)
  Source Clock:      freqDiv/frqDiv2_24/CK_OUT_TMP rising
  Destination Clock: freqDiv/frqDiv2_24/CK_OUT_TMP rising

  Data Path: cnt/D_OUT_TMP_1 to cnt/D_OUT_TMP_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.591   0.762  cnt/D_OUT_TMP_1 (cnt/D_OUT_TMP_1)
     LUT2:I0->O            1   0.704   0.000  cnt/Mxor_D_OUT_TMP_1_xor0000_Result1 (cnt/D_OUT_TMP_1_xor0000)
     FD:D                      0.308          cnt/D_OUT_TMP_1
    ----------------------------------------
    Total                      2.365ns (1.603ns logic, 0.762ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ckIn'
  Clock period: 2.880ns (frequency: 347.222MHz)
  Total number of paths / destination ports: 97 / 73
-------------------------------------------------------------------------
Delay:               2.880ns (Levels of Logic = 1)
  Source:            freqDiv/Rg (FF)
  Destination:       freqDiv/frqDiv2_01/CK_OUT_TMP (FF)
  Source Clock:      ckIn rising
  Destination Clock: ckIn rising

  Data Path: freqDiv/Rg to freqDiv/frqDiv2_01/CK_OUT_TMP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.610  freqDiv/Rg (freqDiv/Rg)
     LUT2:I1->O            1   0.704   0.420  freqDiv/frqDiv2_01/ckEn1 (freqDiv/frqDiv2_01/ckEn)
     FDE:CE                    0.555          freqDiv/frqDiv2_01/CK_OUT_TMP
    ----------------------------------------
    Total                      2.880ns (1.850ns logic, 1.030ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ckIn'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            seInd/Sg_6 (FF)
  Destination:       Sg<6> (PAD)
  Source Clock:      ckIn rising

  Data Path: seInd/Sg_6 to Sg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  seInd/Sg_6 (seInd/Sg_6)
     OBUF:I->O                 3.272          Sg_6_OBUF (Sg<6>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.76 secs
 
--> 

Total memory usage is 4513732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

