Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Sat Aug 16 22:38:43 2025
| Host         : Azat running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file IR_transmission_control_sets_placed.rpt
| Design       : IR_transmission
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              15 |            4 |
| Yes          | No                    | No                     |               9 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              37 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | ir_out_i_1_n_0       |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                      |                  |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | bit_count[5]_i_1_n_0 | counter0         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | shift_reg[7]_i_1_n_0 |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG |                      | carrier          |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG | counter              | counter0         |                7 |             31 |         4.43 |
+----------------+----------------------+------------------+------------------+----------------+--------------+


