// Seed: 464756575
module module_0 #(
    parameter id_1 = 32'd59
);
  supply0 _id_1 = id_1 ==? 1;
  logic id_2[1 'b0 : id_1];
  ;
  parameter id_3 = 1;
  assign id_1 = id_1;
  parameter id_4 = 1;
  assign id_1 = id_2;
  supply1 id_5 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd96,
    parameter id_14 = 32'd23,
    parameter id_8  = 32'd18
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  output wire id_9;
  inout wire _id_8;
  output tri id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  localparam id_10 = 1;
  logic id_11 = id_2 != id_1[id_8];
  parameter id_12 = id_10 == 1;
  wire id_13;
  module_0 modCall_1 ();
  always @(*) begin : LABEL_0
    $clog2(id_10);
    ;
  end
  logic _id_14;
  assign id_7 = 1 & id_8;
  wire [1 'b0 : id_10  ==  1 'b0] id_15;
  wire [id_14 : -1 'b0] id_16;
endmodule
