// Seed: 3348262710
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  assign module_1.id_0 = 0;
  wire id_6;
  logic [1 'h0 : 1] id_7 = id_6;
  assign id_7 = -1;
endmodule
module module_0 #(
    parameter id_3 = 32'd5
) (
    output wor id_0,
    input wire id_1,
    output tri id_2,
    input tri0 _id_3,
    input tri id_4,
    input supply0 module_1,
    input uwire id_6,
    output supply0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    output tri1 id_11
);
  wire [id_3 : 1] id_13;
  nor primCall (id_8, id_1, id_6, id_10, id_9, id_13, id_14);
  tri1 id_14;
  ;
  assign id_11 = id_13;
  module_0 modCall_1 (
      id_13,
      id_14,
      id_13,
      id_13
  );
  assign id_11 = id_6;
  assign id_14 = -1;
endmodule
