

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_VITIS_LOOP_27_2'
================================================================
* Date:           Wed Nov 12 17:49:01 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.402 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_2  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    112|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     82|    -|
|Register         |        -|    -|     121|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     121|    194|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |addr_cmp_fu_106_p2   |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln27_fu_123_p2  |      icmp|   0|  0|  23|          16|          16|
    |cur_6_fu_111_p3      |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 112|          82|          98|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_cur_5   |  14|          3|    9|         27|
    |cur_fu_44                |   9|          2|    9|         18|
    |reuse_addr_reg_fu_36     |   9|          2|   64|        128|
    |reuse_reg_fu_40          |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  82|         18|  102|        214|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |cur_fu_44                    |   9|   0|    9|          0|
    |parent_addr_reg_174          |   9|   0|    9|          0|
    |reuse_addr_reg_fu_36         |  64|   0|   64|          0|
    |reuse_reg_fu_40              |  16|   0|   16|          0|
    |trunc_ln27_reg_180           |   9|   0|    9|          0|
    |zext_ln27_reg_168            |   9|   0|   64|         55|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 121|   0|  176|         55|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-----------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_27_2|  return value|
|cur_9            |   in|    9|     ap_none|                                                     cur_9|        scalar|
|ra_1_reload      |   in|   16|     ap_none|                                               ra_1_reload|        scalar|
|parent_address0  |  out|    9|   ap_memory|                                                    parent|         array|
|parent_ce0       |  out|    1|   ap_memory|                                                    parent|         array|
|parent_q0        |   in|   16|   ap_memory|                                                    parent|         array|
|parent_address1  |  out|    9|   ap_memory|                                                    parent|         array|
|parent_ce1       |  out|    1|   ap_memory|                                                    parent|         array|
|parent_we1       |  out|    1|   ap_memory|                                                    parent|         array|
|parent_d1        |  out|   16|   ap_memory|                                                    parent|         array|
+-----------------+-----+-----+------------+----------------------------------------------------------+--------------+

