{
    "BENCHMARKS": {
        "8bit_vedic_multiplier": {
            "status": "inactive",
            "top": "vedic8x8",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/8bit_vedic_multiplier/rtl/vedic8x8.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "apbtoaes128": {
            "status": "inactive",
            "top": "aes_ip",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/apbtoaes128/rtl/aes_ip.v",
            "CLOCK_DATA": {
                "Clock1": "PCLK"
            }
        },
        "ata_ocidec-1": {
            "status": "inactive",
            "top": "atahost_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/ata_ocidec-1/rtl/atahost_top.v",
            "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "ata_ocidec-2": {
            "status": "inactive",
            "top": "atahost_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/ata_ocidec-2/rtl/atahost_top.v",
            "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "bin2bcd": {
            "status": "inactive",
            "top": "bin2bcd",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/bin2bcd/rtl/bin2bcd.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "binary_to_bcd": {
            "status": "inactive",
            "top": "top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/binary_to_bcd/rtl/top.v",
            "CLOCK_DATA": {
                "Clock1": "clk_0",
                "Clock2": "clk_1"
            }
        },
        "ca_prng": {
            "status": "inactive",
            "top": "ca_prng",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/ca_prng/rtl/ca_prng.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cavlc": {
            "status": "inactive",
            "top": "cavlc",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/cavlc/rtl/cavlc.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cf_cordic": {
            "status": "inactive",
            "top": "cf_cordic_v_32_32_32",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/cf_cordic/rtl/cf_cordic_v_32_32_32.v",
            "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "cf_fft": {
            "status": "inactive",
            "top": "cf_fft_256_16",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/cf_fft/rtl/cf_fft_256_16.v",
            "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "cf_fp_mul": {
            "status": "inactive",
            "top": "cf_fft_256_16",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/cf_fp_mul/rtl/cf_fp_mul_p_5_10.v",
            "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "counter": {
            "status": "inactive",
            "top": "cf_fft_256_16",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/counter/rtl/counter.v",
            "CLOCK_DATA": {
                "Clock1": "clk_counter"
            }
        },
        "counter120bitx5": {
            "status": "inactive",
            "top": "counter120bitx5",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/counter120bitx5/rtl/counter_5_120_13.v",
            "CLOCK_DATA": {
                "Clock1": "clk1",
                "Clock2": "clk2",
                "Clock3": "clk3",
                "Clock4": "clk4",
                "Clock5": "clk5"
            }
        },
        "counter_16bit": {
            "status": "inactive",
            "top": "counter_16bit",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/counter_16bit/rtl/counter_16bit.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "crcahb": {
            "status": "inactive",
            "top": "crc_ip",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/crcahb/rtl/rtl/crc_ip.v",
            "CLOCK_DATA": {
                "Clock1": "HCLK"
            }
        },
        "DCT": {
            "status": "inactive",
            "top": "dct_syn_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/DCT/rtl/dct_syn_top.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "divider": {
            "status": "inactive",
            "top": "div_su",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/divider/rtl/verilog/div_su.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "double_fpu": {
            "status": "inactive",
            "top": "div_su",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/double_fpu/rtl/fpu_double.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "dpll-isdn": {
            "status": "inactive",
            "top": "div_su",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/dpll-isdn/rtl/Sources/dpll.v",
            "CLOCK_DATA": {
                "Clock1": "MainClock"
            }
        },
        "ecg": {
            "status": "inactive",
            "top": "f3m_mult3",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/ecg/rtl/f3m.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fast_antilog": {
            "status": "inactive",
            "top": "f3m_mult3",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/fast_antilog/rtl/AntiLog2.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fast_fourier_transform": {
            "status": "inactive",
            "top": "cf_fft_256_8",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/fast_fourier_transform/rtl/cf_fft_256_8.v",
            "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "fast_log": {
            "status": "inactive",
            "top": "Log2highacc",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/fast_log/rtl/Log2highacc.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fixed_point_arithmetic_parameterized": {
            "status": "inactive",
            "top": "qmult",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/fixed_point_arithmetic_parameterized/rtl/qmult.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fpga-median": {
            "status": "inactive",
            "top": "median",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/fpga-median/rtl/median.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gng": {
            "status": "inactive",
            "top": "median",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/gng/rtl/gng.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "hardware_divider": {
            "status": "inactive",
            "top": "divider_dshift",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/hardware_divider/rtl/divider_dshift.v",
            "CLOCK_DATA": {
                "Clock1": "i_clk"
            }
        },
        "iir": {
            "status": "inactive",
            "top": "iir_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/iir/rtl/iir_top.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "mesi_isc": {
            "status": "inactive",
            "top": "mesi_isc",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/mesi_isc/rtl/src/rtl/mesi_isc.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "mod3_calc": {
            "status": "inactive",
            "top": "mod3",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/mod3_calc/rtl/rtl/mod3.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "nlprg": {
            "status": "inactive",
            "top": "nlprg8",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/nlprg/rtl/nlprg8.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "pairing": {
            "status": "inactive",
            "top": "nlprg8",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/pairing/rtl/pairing.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "priority_encoder": {
            "status": "inactive",
            "top": "bitscan",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/rtl/bitscan.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "serial_div_uu": {
            "status": "inactive",
            "top": "pwm_reader",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/serial_div_uu/rtl/pwm_reader.v",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "shift_reg_8192": {
            "status": "inactive",
            "top": "shift_reg_8192",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/shift_reg_8192/rtl/shift_reg_8192.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "signed_integer_divider": {
            "status": "inactive",
            "top": "divider_dshift",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/signed_integer_divider/rtl/divider_dshift.v",
            "CLOCK_DATA": {
                "Clock1": "i_clk"
            }
        },
        "simon_bit_serial": {
            "status": "inactive",
            "top": "divider_dshift",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/simon_bit_serial/rtl/simon_bit_serial_top.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "simple_pic": {
            "status": "inactive",
            "top": "simple_pic",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/simple_pic/rtl/simple_pic.v",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "tiny_tate_bilinear_pairing": {
            "status": "inactive",
            "top": "pairing",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/tiny_tate_bilinear_pairing/rtl/pairing.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "trigonometric_functions_in_double_fpu": {
            "status": "inactive",
            "top": "top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/trigonometric_functions_in_double_fpu/rtl/verilog/top.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "two_dimensional_fast_hartley_transform": {
            "status": "inactive",
            "top": "fht_8x8_core",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/two_dimensional_fast_hartley_transform/rtl/fht_8x8_core.v",
            "CLOCK_DATA": {
                "Clock1": "sclk"
            }
        },
        "verilog_cordic_core": {
            "status": "inactive",
            "top": "cordic",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/verilog_cordic_core/rtl/cordic.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "viterb_encoder_and_decoder": {
            "status": "inactive",
            "top": "viterbi_tx_rx",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/viterb_encoder_and_decoder/rtl/viterbi_tx_rx.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
}