

================================================================
== Vivado HLS Report for 'operator_double_div11'
================================================================
* Date:           Fri Aug  3 10:00:12 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div11
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  30.00|    24.311|        3.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    5|    1|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |                        |              |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module    | min | max | min | max |   Type  |
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_int_57_div11_fu_73  |int_57_div11  |    4|    4|    4|    4|   none  |
        +------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     741|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     106|   10074|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      33|
|Register         |        -|      -|     125|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     231|   10848|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |      10|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------+--------------+---------+-------+-----+-------+
    |        Instance        |    Module    | BRAM_18K| DSP48E|  FF |  LUT  |
    +------------------------+--------------+---------+-------+-----+-------+
    |grp_int_57_div11_fu_73  |int_57_div11  |        0|      0|  106|  10074|
    +------------------------+--------------+---------+-------+-----+-------+
    |Total                   |              |        0|      0|  106|  10074|
    +------------------------+--------------+---------+-------+-----+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |shift_V_1_fu_196_p2              |     +    |      0|  0|   18|           2|          11|
    |xf_V_4_fu_308_p2                 |     +    |      0|  0|   64|           3|          57|
    |new_exp_V_1_fu_134_p2            |     -    |      0|  0|   18|          11|          11|
    |shift_V_fu_190_p2                |     -    |      0|  0|   18|           1|          11|
    |ap_block_state2_on_subcall_done  |    and   |      0|  0|    6|           1|           1|
    |sel_tmp4_fu_214_p2               |    and   |      0|  0|    6|           1|           1|
    |sel_tmp8_fu_242_p2               |    and   |      0|  0|    6|           1|           1|
    |icmp_fu_184_p2                   |   icmp   |      0|  0|   13|          10|           1|
    |tmp_1_fu_122_p2                  |   icmp   |      0|  0|   13|          11|           2|
    |tmp_2_fu_128_p2                  |   icmp   |      0|  0|   13|          11|          11|
    |tmp_4_fu_162_p2                  |   icmp   |      0|  0|   13|          11|           1|
    |tmp_5_fu_168_p2                  |   icmp   |      0|  0|   13|          11|          11|
    |tmp_fu_108_p2                    |   icmp   |      0|  0|   29|          52|          51|
    |r_V_fu_284_p2                    |   lshr   |      0|  0|  160|          53|          53|
    |sel_tmp3_demorgan_fu_202_p2      |    or    |      0|  0|    6|           1|           1|
    |tmp_7_fu_148_p2                  |    or    |      0|  0|    6|           1|           1|
    |p_Repl2_1_fu_154_p3              |  select  |      0|  0|   11|           1|          11|
    |p_new_exp_V_1_fu_140_p3          |  select  |      0|  0|    2|           1|           2|
    |shift_V_2_fu_220_p3              |  select  |      0|  0|   11|           1|          11|
    |shift_V_3_fu_228_p3              |  select  |      0|  0|   11|           1|           1|
    |shift_V_4_fu_248_p3              |  select  |      0|  0|   11|           1|          11|
    |shift_V_cast_cast_fu_114_p3      |  select  |      0|  0|    3|           1|           3|
    |xf_V_3_fu_300_p3                 |  select  |      0|  0|   57|           1|          57|
    |xf_V_fu_264_p3                   |  select  |      0|  0|   53|           1|          53|
    |r_V_1_fu_294_p2                  |    shl   |      0|  0|  168|          57|          57|
    |sel_tmp3_fu_208_p2               |    xor   |      0|  0|    6|           1|           2|
    |sel_tmp7_fu_236_p2               |    xor   |      0|  0|    6|           1|           2|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |      0|  0|  741|         248|         435|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  15|          3|    1|          3|
    |ap_phi_mux_p_Repl2_s_phi_fu_67_p4  |   9|          2|   52|        104|
    |p_Repl2_s_reg_64                   |   9|          2|   52|        104|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  33|          7|  105|        211|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   2|   0|    2|          0|
    |grp_int_57_div11_fu_73_ap_start_reg  |   1|   0|    1|          0|
    |p_Repl2_1_reg_346                    |  11|   0|   11|          0|
    |p_Repl2_2_reg_332                    |   1|   0|    1|          0|
    |p_Repl2_s_reg_64                     |  52|   0|   52|          0|
    |tmp_1_reg_342                        |   1|   0|    1|          0|
    |xf_V_4_reg_351                       |  57|   0|   57|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 125|   0|  125|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------+-----+-----+------------+-----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div11 | return value |
|in_r       |  in |   64|   ap_none  |          in_r         |    scalar    |
+-----------+-----+-----+------------+-----------------------+--------------+

