# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do practice_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/practice {C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/practice/mx2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:18 on Oct 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/practice" C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/practice/mx2.v 
# -- Compiling module mx2
# 
# Top level modules:
# 	mx2
# End time: 10:11:18 on Oct 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/practice {C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/practice/gates.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:18 on Oct 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/practice" C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/practice/gates.v 
# -- Compiling module _inv
# -- Compiling module _and2
# -- Compiling module _nand2
# -- Compiling module _or2
# -- Compiling module _nor2
# -- Compiling module _xor2
# -- Compiling module _xnor2
# -- Compiling module _or3
# -- Compiling module _and3
# -- Compiling module _xor3
# -- Compiling module _or4
# -- Compiling module _and4
# -- Compiling module _or5
# -- Compiling module _and5
# -- Compiling module _inv_4bits
# -- Compiling module _and2_4bits
# -- Compiling module _or2_4bits
# -- Compiling module _xor2_4bits
# -- Compiling module _xnor2_4bits
# -- Compiling module _inv_32bits
# -- Compiling module _and2_32bits
# -- Compiling module _or2_32bits
# -- Compiling module _xor2_32bits
# -- Compiling module _xnor2_32bits
# 
# Top level modules:
# 	_nand2
# 	_nor2
# 	_xnor2
# 	_or3
# 	_and3
# 	_xor3
# 	_or4
# 	_and4
# 	_or5
# 	_and5
# 	_and2_4bits
# 	_or2_4bits
# 	_inv_32bits
# 	_and2_32bits
# 	_or2_32bits
# 	_xor2_32bits
# 	_xnor2_32bits
# End time: 10:11:18 on Oct 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/practice {C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/practice/tb_testif.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:18 on Oct 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/practice" C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/practice/tb_testif.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:11:18 on Oct 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_testif
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_testif 
# Start time: 10:11:18 on Oct 11,2022
# ** Error: (vsim-3170) Could not find 'tb_testif'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/practice/simulation/modelsim/rtl_work
#             C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/practice/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./practice_run_msim_rtl_verilog.do PAUSED at line 13
