
---------- Begin Simulation Statistics ----------
final_tick                                37443568000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227548                       # Simulator instruction rate (inst/s)
host_mem_usage                                4445668                       # Number of bytes of host memory used
host_op_rate                                   356221                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    72.12                       # Real time elapsed on the host
host_tick_rate                              519170344                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16411220                       # Number of instructions simulated
sim_ops                                      25691336                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.037444                       # Number of seconds simulated
sim_ticks                                 37443568000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              7.488714                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149607                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469158                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2708                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672205                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           86                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       42184944                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.133534                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4764226                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          249                       # TLB misses on write requests
system.cpu0.numCycles                        74887136                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32702192                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    6411220                       # Number of instructions committed
system.cpu1.committedOps                      9327875                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.680635                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1246442                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1207372                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       232817                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4636115                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        18080                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       62024448                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.085612                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1491032                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          253                       # TLB misses on write requests
system.cpu1.numCycles                        74887119                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3253925     34.88%     34.91% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.91% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.02%     34.92% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               692214      7.42%     42.34% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     42.34% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     42.34% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     42.34% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     42.34% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     42.34% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     42.34% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     42.34% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     42.36% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     42.36% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     42.37% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     42.37% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.02%     42.39% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     42.40% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     42.40% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     42.40% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     42.41% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.45%     42.86% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               251378      2.69%     45.56% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           694296      7.44%     53.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         4383961     47.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 9327875                       # Class of committed instruction
system.cpu1.tickCycles                       12862671                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       822725                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1646504                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       951889                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5192                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1903843                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5192                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             238800                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       675876                       # Transaction distribution
system.membus.trans_dist::CleanEvict           146849                       # Transaction distribution
system.membus.trans_dist::ReadExReq            584979                       # Transaction distribution
system.membus.trans_dist::ReadExResp           584979                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        238800                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2470283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2470283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2470283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     95977920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     95977920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                95977920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            823779                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  823779    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              823779                       # Request fanout histogram
system.membus.reqLayer4.occupancy          4655131000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              12.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4323256000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4691451                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4691451                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4691451                       # number of overall hits
system.cpu0.icache.overall_hits::total        4691451                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        72711                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         72711                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        72711                       # number of overall misses
system.cpu0.icache.overall_misses::total        72711                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1739401500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1739401500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1739401500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1739401500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4764162                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4764162                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4764162                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4764162                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015262                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015262                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015262                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015262                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23922.123200                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23922.123200                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23922.123200                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23922.123200                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72695                       # number of writebacks
system.cpu0.icache.writebacks::total            72695                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72711                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72711                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72711                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72711                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1666690500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1666690500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1666690500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1666690500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015262                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015262                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015262                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015262                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22922.123200                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22922.123200                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22922.123200                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22922.123200                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72695                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4691451                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4691451                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        72711                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        72711                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1739401500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1739401500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4764162                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4764162                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015262                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015262                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23922.123200                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23922.123200                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72711                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72711                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1666690500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1666690500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015262                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015262                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22922.123200                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22922.123200                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999635                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4764162                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72711                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            65.521888                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999635                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38186007                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38186007                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810325                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810325                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810381                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810381                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290506                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290506                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290564                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290564                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  22031037000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22031037000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  22031037000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22031037000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100831                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100831                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100945                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100945                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138281                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138281                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138302                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138302                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 75836.771013                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75836.771013                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 75821.633100                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75821.633100                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       141068                       # number of writebacks
system.cpu0.dcache.writebacks::total           141068                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10190                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10190                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10190                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10190                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280316                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280316                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280373                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280373                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  21073311500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  21073311500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  21074913000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  21074913000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133431                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133431                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133451                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133451                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 75176.984189                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 75176.984189                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 75167.412697                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 75167.412697                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280357                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192727                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192727                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269892                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269892                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  20706590000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20706590000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462619                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462619                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184527                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184527                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 76721.762779                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 76721.762779                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  20346068000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  20346068000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 75796.832682                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 75796.832682                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617598                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617598                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20614                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20614                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1324447000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1324447000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032300                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032300                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 64249.878723                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64249.878723                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8727                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8727                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11887                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11887                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    727243500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    727243500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018625                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018625                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 61179.734163                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61179.734163                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           56                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           56                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           58                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           58                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.508772                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.508772                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      1601500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      1601500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 28096.491228                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 28096.491228                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999658                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090754                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280373                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.457045                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999658                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087933                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087933                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1479863                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1479863                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1479863                       # number of overall hits
system.cpu1.icache.overall_hits::total        1479863                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11102                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11102                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11102                       # number of overall misses
system.cpu1.icache.overall_misses::total        11102                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    280396000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    280396000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    280396000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    280396000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1490965                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1490965                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1490965                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1490965                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007446                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007446                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007446                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007446                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25256.350207                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25256.350207                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25256.350207                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25256.350207                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11086                       # number of writebacks
system.cpu1.icache.writebacks::total            11086                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11102                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11102                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11102                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11102                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    269294000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    269294000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    269294000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    269294000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.007446                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007446                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.007446                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007446                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24256.350207                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24256.350207                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24256.350207                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24256.350207                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11086                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1479863                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1479863                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11102                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11102                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    280396000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    280396000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1490965                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1490965                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007446                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007446                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25256.350207                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25256.350207                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11102                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11102                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    269294000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    269294000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.007446                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007446                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24256.350207                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24256.350207                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999618                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1490965                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11102                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           134.296974                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999618                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11938822                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11938822                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4665499                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4665499                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4665499                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4665499                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       934922                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        934922                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       934922                       # number of overall misses
system.cpu1.dcache.overall_misses::total       934922                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  64152662500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  64152662500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  64152662500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  64152662500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5600421                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5600421                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5600421                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5600421                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166938                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166938                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166938                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166938                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68618.197561                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68618.197561                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68618.197561                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68618.197561                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       580479                       # number of writebacks
system.cpu1.dcache.writebacks::total           580479                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       347154                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       347154                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       347154                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       347154                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       587768                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       587768                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       587768                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       587768                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  50752514000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  50752514000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  50752514000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  50752514000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104951                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104951                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104951                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104951                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86347.868547                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86347.868547                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86347.868547                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86347.868547                       # average overall mshr miss latency
system.cpu1.dcache.replacements                587751                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       964729                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         964729                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9376                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9376                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    333272000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    333272000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       974105                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       974105                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.009625                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009625                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 35545.221843                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35545.221843                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9042                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9042                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    310041500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    310041500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.009282                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009282                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 34289.040035                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34289.040035                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3700770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3700770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       925546                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       925546                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  63819390500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  63819390500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4626316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4626316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200061                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200061                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68953.234631                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68953.234631                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       346820                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       346820                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       578726                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       578726                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  50442472500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  50442472500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125094                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125094                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87161.234332                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87161.234332                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999642                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5253266                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           587767                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.937667                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999642                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45391135                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45391135                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               63335                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               47939                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9252                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7649                       # number of demand (read+write) hits
system.l2.demand_hits::total                   128175                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              63335                       # number of overall hits
system.l2.overall_hits::.cpu0.data              47939                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9252                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7649                       # number of overall hits
system.l2.overall_hits::total                  128175                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              9376                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            232434                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1850                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            580119                       # number of demand (read+write) misses
system.l2.demand_misses::total                 823779                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             9376                       # number of overall misses
system.l2.overall_misses::.cpu0.data           232434                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1850                       # number of overall misses
system.l2.overall_misses::.cpu1.data           580119                       # number of overall misses
system.l2.overall_misses::total                823779                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    831976000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  20138326500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    150027000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  49785859500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      70906189000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    831976000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  20138326500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    150027000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  49785859500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     70906189000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72711                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280373                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11102                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          587768                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               951954                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72711                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280373                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11102                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         587768                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              951954                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.128949                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.829017                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.166637                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.986986                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.865356                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.128949                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.829017                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.166637                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.986986                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.865356                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88734.641638                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86641.052944                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81095.675676                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85820.080880                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86074.285700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88734.641638                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86641.052944                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81095.675676                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85820.080880                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86074.285700                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              675877                       # number of writebacks
system.l2.writebacks::total                    675877                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         9376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       232434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       580119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            823779                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         9376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       232434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       580119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           823779                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    738216000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  17813986500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    131527000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  43984669500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  62668399000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    738216000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  17813986500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    131527000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  43984669500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  62668399000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.128949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.829017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.166637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.986986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.865356                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.128949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.829017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.166637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.986986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.865356                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78734.641638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76641.052944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71095.675676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75820.080880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76074.285700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78734.641638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76641.052944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71095.675676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75820.080880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76074.285700                       # average overall mshr miss latency
system.l2.replacements                         827873                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       721547                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           721547                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       721547                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       721547                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        83781                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            83781                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        83781                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        83781                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           45                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            45                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             4233                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1401                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5634                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7654                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         577325                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              584979                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    662912500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  49556683500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   50219596000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       578726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            590613                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.643897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.997579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990461                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86609.942514                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85838.450613                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85848.544991                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7654                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       577325                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         584979                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    586372500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  43783433500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  44369806000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.643897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.997579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990461                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76609.942514                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75838.450613                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75848.544991                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         63335                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9252                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              72587                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         9376                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1850                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11226                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    831976000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    150027000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    982003000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11102                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          83813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.128949                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.166637                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.133941                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88734.641638                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81095.675676                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87475.770533                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         9376                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1850                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11226                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    738216000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    131527000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    869743000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.128949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.166637                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.133941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78734.641638                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71095.675676                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77475.770533                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        43706                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             49954                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       224780                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2794                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          227574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  19475414000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    229176000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19704590000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277528                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.837213                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.309002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.820004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86642.112288                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82024.337867                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86585.418369                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       224780                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2794                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       227574                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  17227614000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    201236000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17428850000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.837213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.309002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.820004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76642.112288                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72024.337867                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76585.418369                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.361258                       # Cycle average of tags in use
system.l2.tags.total_refs                     1903798                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    828897                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.296785                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.989876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       79.873450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      301.869301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.607720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      631.020911                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.078001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.294794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.616231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999376                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          237                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          595                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16059641                       # Number of tag accesses
system.l2.tags.data_accesses                 16059641                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        600064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      14875776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        118400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      37127616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           52721856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       600064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       118400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        718464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     43256064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        43256064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           9376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         232434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         580119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              823779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       675876                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             675876                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16025823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        397285216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3162092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        991561915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1408035046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16025823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3162092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19187915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1155233497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1155233497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1155233497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16025823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       397285216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3162092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       991561915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2563268543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    675872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      9376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    232317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    580090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000257265750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        42042                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        42042                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2193762                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             635027                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      823779                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     675876                       # Number of write requests accepted
system.mem_ctrls.readBursts                    823779                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   675876                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    146                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             40661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             39267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             38164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             68733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             99263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             80340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             68797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            37021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            67682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            57359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            37226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             36086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             36371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             37139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             49768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             62547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             54431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             49815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            36289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            36159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            36052                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13215037500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4118165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28658156250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16044.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34794.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   725963                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  623667                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                823779                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               675876                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  450231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  305996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   67022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  43646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  43269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  43190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  43538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  43426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  47051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  43355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  45308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  45624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  42464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  42384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  42446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       149844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    640.429674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   417.107039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   417.691496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27054     18.05%     18.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19920     13.29%     31.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7119      4.75%     36.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5945      3.97%     40.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4551      3.04%     43.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5023      3.35%     46.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4014      2.68%     49.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3752      2.50%     51.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        72466     48.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       149844                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        42042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.590481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.058599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.742352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          41983     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           29      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           15      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         42042                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        42042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.075520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.069151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.483874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            40760     96.95%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              401      0.95%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              289      0.69%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              281      0.67%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              222      0.53%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               69      0.16%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         42042                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               52712512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                43254208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                52721856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             43256064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1407.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1155.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1408.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1155.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   37443553000                       # Total gap between requests
system.mem_ctrls.avgGap                      24968.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       600064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     14868288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       118400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     37125760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     43254208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16025823.180098647252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 397085235.039566695690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3162091.817745573353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 991512347.327583670616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1155183929.052914857864                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         9376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       232434                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       580119                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       675876                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    351765250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   8192034250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     55635250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  20058721500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 940942190750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37517.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35244.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30073.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34576.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1392181.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            563695860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            299600070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3030044640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1796416020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2955189120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15688030200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1167357600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        25500333510                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        681.033750                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2709450500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1250080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  33484037500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            506233140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            269057910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2850694980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1731505320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2955189120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15200327940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1578054240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        25091062650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        670.103411                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3834562750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1250080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32358925250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            361341                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1397424                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        83781                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          298557                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           590613                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          590612                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         83813                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277528                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       218117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1763286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2855796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9305984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     26972224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1420032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     74767744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              112465984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          827873                       # Total snoops (count)
system.tol2bus.snoopTraffic                  43256128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1779827                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002917                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053932                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1774635     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5192      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1779827                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1757249500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         882086127                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16667471                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         420579958                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109091450                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  37443568000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
