// Seed: 3594166627
module module_0 #(
    parameter id_5 = 32'd6
) ();
  assign id_1 = 1 && id_1;
  wire id_2;
  id_3 :
  assert property (@(posedge 1) 1) id_1 = id_3 - 1'h0;
  assign module_1.id_3 = 0;
  wire id_4;
  defparam id_5 = ({1{1}});
  wire id_6;
endmodule : SymbolIdentifier
module module_1 (
    input wire id_0
    , id_10,
    input tri0 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input uwire id_4,
    output tri1 id_5,
    input logic id_6,
    input tri1 id_7,
    output logic id_8
);
  assign id_8 = 1;
  always begin : LABEL_0
    id_8 = id_6;
    id_8 = {1, 1, id_1} * 1;
    id_3 = 1'b0;
  end
  always id_8 <= 1;
  module_0 modCall_1 ();
  assign id_3 = 1'h0 == 1'b0;
  wire id_11;
endmodule
