<profile>

<section name = "Vivado HLS Report for 'depthwise_conv2d_fix_2'" level="0">
<item name = "Date">Tue Dec 31 23:13:15 2019
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.806, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">15889, 62929, 15889, 62929, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">15888, 62928, 993 ~ 3933, -, -, 16, no</column>
<column name=" + Loop 1.1">985, 3925, 11, 5, 1, 196 ~ 784, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 10, -, -, -</column>
<column name="Expression">-, 0, 0, 838, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 65, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 287, -</column>
<column name="Register">-, -, 935, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 4, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="network_mux_164_16_1_1_x_U34">network_mux_164_16_1_1_x, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mac_muladd_9ns_6ns_5ns_14_1_1_U35">network_mac_muladd_9ns_6ns_5ns_14_1_1, i0 * i1 + i2</column>
<column name="network_mul_mul_16s_16s_30_1_1_U36">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U37">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U38">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U39">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U40">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U41">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U42">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U43">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U44">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="bound_fu_408_p2">*, 0, 0, 17, 5, 5</column>
<column name="tmp10_0_0_mid2_fu_663_p2">*, 0, 0, 51, 9, 7</column>
<column name="tmp10_1_0_mid2_fu_683_p2">*, 0, 0, 51, 9, 7</column>
<column name="tmp10_2_0_mid2_fu_729_p2">*, 0, 0, 51, 9, 7</column>
<column name="add_ln23_1_fu_419_p2">+, 0, 0, 15, 9, 9</column>
<column name="add_ln23_fu_414_p2">+, 0, 0, 15, 9, 9</column>
<column name="add_ln27_1_fu_467_p2">+, 0, 0, 15, 1, 8</column>
<column name="add_ln27_2_fu_477_p2">+, 0, 0, 15, 2, 8</column>
<column name="add_ln27_3_fu_487_p2">+, 0, 0, 15, 2, 8</column>
<column name="add_ln27_4_fu_497_p2">+, 0, 0, 15, 3, 8</column>
<column name="add_ln27_5_fu_507_p2">+, 0, 0, 15, 3, 8</column>
<column name="add_ln27_6_fu_517_p2">+, 0, 0, 15, 3, 8</column>
<column name="add_ln27_7_fu_527_p2">+, 0, 0, 15, 3, 8</column>
<column name="add_ln27_8_fu_537_p2">+, 0, 0, 15, 4, 8</column>
<column name="add_ln27_fu_456_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln32_fu_618_p2">+, 0, 0, 14, 10, 1</column>
<column name="add_ln40_10_fu_817_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln40_2_fu_710_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln40_3_fu_737_p2">+, 0, 0, 15, 5, 2</column>
<column name="add_ln40_4_fu_746_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln40_5_fu_756_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln40_6_fu_791_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln40_7_fu_800_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln40_8_fu_809_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln40_9_fu_813_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln40_fu_691_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln48_1_fu_855_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln48_2_fu_889_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln48_3_fu_893_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln48_4_fu_956_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln48_5_fu_937_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln48_6_fu_941_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln48_7_fu_945_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln48_8_fu_950_p2">+, 0, 0, 16, 16, 16</column>
<column name="out_d_fu_430_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_h_fu_624_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_w_fu_701_p2">+, 0, 0, 15, 5, 1</column>
<column name="output_r_d0">+, 0, 0, 16, 16, 16</column>
<column name="tmp10_0_0_mid2_v_v_fu_653_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp10_1_0_mid2_v_v_fu_674_p2">+, 0, 0, 15, 9, 1</column>
<column name="tmp10_2_0_mid2_v_v_fu_720_p2">+, 0, 0, 15, 9, 2</column>
<column name="tmp12_mid2_v_v_fu_668_p2">+, 0, 0, 15, 9, 9</column>
<column name="icmp_ln23_fu_424_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="icmp_ln32_fu_613_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="icmp_ln33_fu_630_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="out_w_0_mid2_fu_635_p3">select, 0, 0, 5, 1, 1</column>
<column name="tmp10_0_0_mid2_v_v_v_1_fu_643_p3">select, 0, 0, 5, 1, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 14, 1, 14</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_332_p4">9, 2, 10, 20</column>
<column name="ap_phi_mux_out_h_0_phi_fu_343_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_out_w_0_phi_fu_355_p4">9, 2, 5, 10</column>
<column name="indvar_flatten_reg_328">9, 2, 10, 20</column>
<column name="input_r_address0">33, 6, 14, 84</column>
<column name="input_r_address1">27, 5, 14, 70</column>
<column name="kernel_address0">33, 6, 8, 48</column>
<column name="kernel_address1">27, 5, 8, 40</column>
<column name="out_d_0_reg_293">9, 2, 5, 10</column>
<column name="out_h_0_reg_339">9, 2, 5, 10</column>
<column name="out_w_0_reg_351">9, 2, 5, 10</column>
<column name="phi_mul5_reg_316">9, 2, 9, 18</column>
<column name="phi_mul_reg_304">9, 2, 9, 18</column>
<column name="reg_362">9, 2, 16, 32</column>
<column name="reg_367">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln23_1_reg_1067">9, 0, 9, 0</column>
<column name="add_ln23_reg_1062">9, 0, 9, 0</column>
<column name="add_ln27_reg_1085">8, 0, 8, 0</column>
<column name="add_ln32_reg_1231">10, 0, 10, 0</column>
<column name="add_ln40_10_reg_1369">14, 0, 14, 0</column>
<column name="add_ln40_8_reg_1359">14, 0, 14, 0</column>
<column name="add_ln40_9_reg_1364">14, 0, 14, 0</column>
<column name="add_ln48_1_reg_1394">16, 0, 16, 0</column>
<column name="add_ln48_3_reg_1414">16, 0, 16, 0</column>
<column name="add_ln48_8_reg_1434">16, 0, 16, 0</column>
<column name="add_ln48_reg_1334">14, 0, 14, 0</column>
<column name="add_ln48_reg_1334_pp0_iter1_reg">14, 0, 14, 0</column>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="bound_reg_1057">10, 0, 10, 0</column>
<column name="empty_reg_1052">5, 0, 5, 0</column>
<column name="icmp_ln32_reg_1227">1, 0, 1, 0</column>
<column name="icmp_ln32_reg_1227_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln33_reg_1241">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_328">10, 0, 10, 0</column>
<column name="kernel_load_1_reg_1117">16, 0, 16, 0</column>
<column name="kernel_load_2_reg_1122">16, 0, 16, 0</column>
<column name="kernel_load_3_reg_1137">16, 0, 16, 0</column>
<column name="kernel_load_4_reg_1142">16, 0, 16, 0</column>
<column name="kernel_load_5_reg_1157">16, 0, 16, 0</column>
<column name="kernel_load_6_reg_1162">16, 0, 16, 0</column>
<column name="kernel_load_reg_1102">16, 0, 16, 0</column>
<column name="out_d_0_reg_293">5, 0, 5, 0</column>
<column name="out_d_reg_1075">5, 0, 5, 0</column>
<column name="out_h_0_reg_339">5, 0, 5, 0</column>
<column name="out_h_reg_1236">5, 0, 5, 0</column>
<column name="out_w_0_mid2_reg_1246">5, 0, 5, 0</column>
<column name="out_w_0_reg_351">5, 0, 5, 0</column>
<column name="out_w_reg_1295">5, 0, 5, 0</column>
<column name="phi_mul5_reg_316">9, 0, 9, 0</column>
<column name="phi_mul_reg_304">9, 0, 9, 0</column>
<column name="reg_362">16, 0, 16, 0</column>
<column name="reg_367">16, 0, 16, 0</column>
<column name="sext_ln27_1_reg_1182">30, 0, 30, 0</column>
<column name="sext_ln27_2_reg_1187">30, 0, 30, 0</column>
<column name="sext_ln27_3_reg_1192">30, 0, 30, 0</column>
<column name="sext_ln27_4_reg_1197">30, 0, 30, 0</column>
<column name="sext_ln27_5_reg_1202">30, 0, 30, 0</column>
<column name="sext_ln27_6_reg_1207">30, 0, 30, 0</column>
<column name="sext_ln27_7_reg_1212">30, 0, 30, 0</column>
<column name="sext_ln27_reg_1177">30, 0, 30, 0</column>
<column name="sext_ln30_reg_1217">30, 0, 30, 0</column>
<column name="tmp10_0_0_mid2_reg_1264">14, 0, 14, 0</column>
<column name="tmp10_0_0_mid2_v_v_reg_1258">9, 0, 9, 0</column>
<column name="tmp10_0_0_mid2_v_v_v_1_reg_1253">5, 0, 5, 0</column>
<column name="tmp10_1_0_mid2_reg_1276">14, 0, 14, 0</column>
<column name="tmp10_2_0_mid2_reg_1311">14, 0, 14, 0</column>
<column name="tmp12_mid2_v_v_reg_1271">9, 0, 9, 0</column>
<column name="tmp_4_reg_1222">16, 0, 16, 0</column>
<column name="trunc_ln27_reg_1080">4, 0, 4, 0</column>
<column name="trunc_ln48_1_reg_1374">16, 0, 16, 0</column>
<column name="trunc_ln48_2_reg_1379">16, 0, 16, 0</column>
<column name="trunc_ln48_3_reg_1399">16, 0, 16, 0</column>
<column name="trunc_ln48_4_reg_1404">16, 0, 16, 0</column>
<column name="trunc_ln48_5_reg_1419">16, 0, 16, 0</column>
<column name="trunc_ln48_6_reg_1424">16, 0, 16, 0</column>
<column name="trunc_ln48_7_reg_1429">16, 0, 16, 0</column>
<column name="trunc_ln48_s_reg_1344">16, 0, 16, 0</column>
<column name="trunc_ln_reg_1339">16, 0, 16, 0</column>
<column name="zext_ln40_1_cast29_reg_1035">7, 0, 14, 7</column>
<column name="zext_ln40_1_reg_1283">5, 0, 14, 9</column>
<column name="zext_ln40_3_reg_1300">5, 0, 14, 9</column>
<column name="zext_ln40_5_reg_1318">5, 0, 14, 9</column>
<column name="zext_ln40_reg_1030">7, 0, 9, 2</column>
<column name="zext_ln48_1_cast_reg_1047">6, 0, 14, 8</column>
<column name="zext_ln48_reg_1042">6, 0, 9, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="input_height">in, 7, ap_none, input_height, scalar</column>
<column name="input_width">in, 6, ap_none, input_width, scalar</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 16, ap_memory, input_r, array</column>
<column name="output_height">in, 6, ap_none, output_height, scalar</column>
<column name="output_width">in, 6, ap_none, output_width, scalar</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
<column name="kernel_address0">out, 8, ap_memory, kernel, array</column>
<column name="kernel_ce0">out, 1, ap_memory, kernel, array</column>
<column name="kernel_q0">in, 16, ap_memory, kernel, array</column>
<column name="kernel_address1">out, 8, ap_memory, kernel, array</column>
<column name="kernel_ce1">out, 1, ap_memory, kernel, array</column>
<column name="kernel_q1">in, 16, ap_memory, kernel, array</column>
</table>
</item>
</section>
</profile>
