TimeQuest Timing Analyzer report for LCD_DMD_driver
Mon Aug 15 21:08:00 2016
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'hFlag'
 13. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'dotClock'
 15. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'hFlag'
 18. Slow 1200mV 85C Model Hold: 'dotClock'
 19. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'dotClock'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'hFlag'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Slow 1200mV 85C Model Metastability Report
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'hFlag'
 37. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Setup: 'dotClock'
 39. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'hFlag'
 42. Slow 1200mV 0C Model Hold: 'dotClock'
 43. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'dotClock'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'hFlag'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Slow 1200mV 0C Model Metastability Report
 54. Fast 1200mV 0C Model Setup Summary
 55. Fast 1200mV 0C Model Hold Summary
 56. Fast 1200mV 0C Model Recovery Summary
 57. Fast 1200mV 0C Model Removal Summary
 58. Fast 1200mV 0C Model Minimum Pulse Width Summary
 59. Fast 1200mV 0C Model Setup: 'hFlag'
 60. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Setup: 'dotClock'
 62. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Hold: 'dotClock'
 64. Fast 1200mV 0C Model Hold: 'hFlag'
 65. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'dotClock'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'hFlag'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Fast 1200mV 0C Model Metastability Report
 77. Multicorner Timing Analysis Summary
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Board Trace Model Assignments
 83. Input Transition Times
 84. Signal Integrity Metrics (Slow 1200mv 0c Model)
 85. Signal Integrity Metrics (Slow 1200mv 85c Model)
 86. Signal Integrity Metrics (Fast 1200mv 0c Model)
 87. Setup Transfers
 88. Hold Transfers
 89. Report TCCS
 90. Report RSKM
 91. Unconstrained Paths
 92. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name      ; LCD_DMD_driver                                     ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE6E22C8                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period    ; Frequency  ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; clock_50                                       ; Base      ; 20.000    ; 50.0 MHz   ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { clock_50 }                                       ;
; dotClock                                       ; Base      ; 1.000     ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { dotClock }                                       ;
; hFlag                                          ; Base      ; 1.000     ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { hFlag }                                          ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 2.500     ; 400.0 MHz  ; 0.000 ; 1.250    ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; clock_50 ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[0] } ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 16000.000 ; 0.06 MHz   ; 0.000 ; 8000.000 ; 50.00      ; 800       ; 1           ;       ;        ;           ;            ; false    ; clock_50 ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                             ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                           ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; 110.08 MHz ; 110.08 MHz      ; dotClock                                       ;                                                ;
; 129.37 MHz ; 129.37 MHz      ; hFlag                                          ;                                                ;
; 259.67 MHz ; 259.67 MHz      ; u1|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 276.93 MHz ; 238.04 MHz      ; u1|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; hFlag                                          ; -7.897 ; -697.403      ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; -5.566 ; -5.566        ;
; dotClock                                       ; -4.561 ; -539.204      ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; -3.577 ; -66.128       ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; hFlag                                          ; 0.454 ; 0.000         ;
; dotClock                                       ; 0.485 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.771 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; dotClock                                       ; -3.201   ; -326.166      ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; -1.701   ; -54.432       ;
; hFlag                                          ; -1.487   ; -169.518      ;
; clock_50                                       ; 9.934    ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 7999.719 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'hFlag'                                                                             ;
+--------+----------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+------------------+--------------+-------------+--------------+------------+------------+
; -7.897 ; settings[0][0] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -0.906     ; 7.482      ;
; -7.802 ; settings[0][0] ; currentPixel[9]  ; dotClock     ; hFlag       ; 0.500        ; -0.909     ; 7.384      ;
; -7.800 ; settings[1][2] ; blueE[5]         ; dotClock     ; hFlag       ; 0.500        ; -0.807     ; 7.484      ;
; -7.800 ; settings[1][2] ; blueE[2]         ; dotClock     ; hFlag       ; 0.500        ; -0.807     ; 7.484      ;
; -7.800 ; settings[1][2] ; blueE[3]         ; dotClock     ; hFlag       ; 0.500        ; -0.807     ; 7.484      ;
; -7.800 ; settings[1][2] ; blueE[4]         ; dotClock     ; hFlag       ; 0.500        ; -0.807     ; 7.484      ;
; -7.797 ; settings[1][2] ; currentPixel[9]  ; dotClock     ; hFlag       ; 0.500        ; -0.804     ; 7.484      ;
; -7.788 ; settings[0][1] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -0.749     ; 7.530      ;
; -7.787 ; settings[0][0] ; currentPixel[0]  ; dotClock     ; hFlag       ; 0.500        ; -0.910     ; 7.368      ;
; -7.787 ; settings[0][0] ; currentPixel[1]  ; dotClock     ; hFlag       ; 0.500        ; -0.910     ; 7.368      ;
; -7.787 ; settings[0][0] ; currentPixel[2]  ; dotClock     ; hFlag       ; 0.500        ; -0.910     ; 7.368      ;
; -7.787 ; settings[0][0] ; currentPixel[3]  ; dotClock     ; hFlag       ; 0.500        ; -0.910     ; 7.368      ;
; -7.787 ; settings[0][0] ; currentPixel[4]  ; dotClock     ; hFlag       ; 0.500        ; -0.910     ; 7.368      ;
; -7.787 ; settings[0][0] ; currentPixel[5]  ; dotClock     ; hFlag       ; 0.500        ; -0.910     ; 7.368      ;
; -7.787 ; settings[0][0] ; currentPixel[6]  ; dotClock     ; hFlag       ; 0.500        ; -0.910     ; 7.368      ;
; -7.768 ; settings[0][4] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -0.749     ; 7.510      ;
; -7.767 ; settings[1][2] ; greenE[5]        ; dotClock     ; hFlag       ; 0.500        ; -0.807     ; 7.451      ;
; -7.767 ; settings[1][2] ; greenE[2]        ; dotClock     ; hFlag       ; 0.500        ; -0.807     ; 7.451      ;
; -7.767 ; settings[1][2] ; greenE[3]        ; dotClock     ; hFlag       ; 0.500        ; -0.807     ; 7.451      ;
; -7.767 ; settings[1][2] ; greenE[4]        ; dotClock     ; hFlag       ; 0.500        ; -0.807     ; 7.451      ;
; -7.763 ; settings[1][2] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -0.801     ; 7.453      ;
; -7.761 ; settings[1][2] ; redE[5]          ; dotClock     ; hFlag       ; 0.500        ; -0.806     ; 7.446      ;
; -7.761 ; settings[1][2] ; redE[2]          ; dotClock     ; hFlag       ; 0.500        ; -0.806     ; 7.446      ;
; -7.761 ; settings[1][2] ; redE[3]          ; dotClock     ; hFlag       ; 0.500        ; -0.806     ; 7.446      ;
; -7.761 ; settings[1][2] ; redE[4]          ; dotClock     ; hFlag       ; 0.500        ; -0.806     ; 7.446      ;
; -7.761 ; settings[1][1] ; blueE[5]         ; dotClock     ; hFlag       ; 0.500        ; -1.040     ; 7.212      ;
; -7.761 ; settings[1][1] ; blueE[2]         ; dotClock     ; hFlag       ; 0.500        ; -1.040     ; 7.212      ;
; -7.761 ; settings[1][1] ; blueE[3]         ; dotClock     ; hFlag       ; 0.500        ; -1.040     ; 7.212      ;
; -7.761 ; settings[1][1] ; blueE[4]         ; dotClock     ; hFlag       ; 0.500        ; -1.040     ; 7.212      ;
; -7.758 ; settings[1][1] ; currentPixel[9]  ; dotClock     ; hFlag       ; 0.500        ; -1.037     ; 7.212      ;
; -7.751 ; settings[1][2] ; pixelX[3]        ; dotClock     ; hFlag       ; 0.500        ; -0.805     ; 7.437      ;
; -7.751 ; settings[1][2] ; pixelX[2]        ; dotClock     ; hFlag       ; 0.500        ; -0.805     ; 7.437      ;
; -7.751 ; settings[1][2] ; pixelX[1]        ; dotClock     ; hFlag       ; 0.500        ; -0.805     ; 7.437      ;
; -7.751 ; settings[1][2] ; pixelX[4]        ; dotClock     ; hFlag       ; 0.500        ; -0.805     ; 7.437      ;
; -7.751 ; settings[1][2] ; pixelX[7]        ; dotClock     ; hFlag       ; 0.500        ; -0.805     ; 7.437      ;
; -7.751 ; settings[1][2] ; pixelX[5]        ; dotClock     ; hFlag       ; 0.500        ; -0.805     ; 7.437      ;
; -7.751 ; settings[1][2] ; pixelX[6]        ; dotClock     ; hFlag       ; 0.500        ; -0.805     ; 7.437      ;
; -7.751 ; settings[0][2] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -0.906     ; 7.336      ;
; -7.746 ; settings[1][2] ; pixelYcount[0]   ; dotClock     ; hFlag       ; 0.500        ; -0.808     ; 7.429      ;
; -7.746 ; settings[1][2] ; pixelYcount[1]   ; dotClock     ; hFlag       ; 0.500        ; -0.808     ; 7.429      ;
; -7.746 ; settings[1][2] ; pixelYcount[2]   ; dotClock     ; hFlag       ; 0.500        ; -0.808     ; 7.429      ;
; -7.746 ; settings[1][2] ; pixelYcount[3]   ; dotClock     ; hFlag       ; 0.500        ; -0.808     ; 7.429      ;
; -7.746 ; settings[1][2] ; pixelYcount[4]   ; dotClock     ; hFlag       ; 0.500        ; -0.808     ; 7.429      ;
; -7.746 ; settings[1][2] ; pixelYcount[5]   ; dotClock     ; hFlag       ; 0.500        ; -0.808     ; 7.429      ;
; -7.746 ; settings[1][2] ; pixelYcount[6]   ; dotClock     ; hFlag       ; 0.500        ; -0.808     ; 7.429      ;
; -7.746 ; settings[1][2] ; pixelYcount[7]   ; dotClock     ; hFlag       ; 0.500        ; -0.808     ; 7.429      ;
; -7.746 ; settings[1][2] ; pixelYcount[8]   ; dotClock     ; hFlag       ; 0.500        ; -0.808     ; 7.429      ;
; -7.746 ; settings[1][2] ; pixelYcount[9]   ; dotClock     ; hFlag       ; 0.500        ; -0.808     ; 7.429      ;
; -7.746 ; settings[1][2] ; pixelYcount[10]  ; dotClock     ; hFlag       ; 0.500        ; -0.808     ; 7.429      ;
; -7.746 ; settings[1][2] ; pixelYcount[11]  ; dotClock     ; hFlag       ; 0.500        ; -0.808     ; 7.429      ;
; -7.746 ; settings[1][2] ; pixelYcount[12]  ; dotClock     ; hFlag       ; 0.500        ; -0.808     ; 7.429      ;
; -7.746 ; settings[1][2] ; pixelYcount[13]  ; dotClock     ; hFlag       ; 0.500        ; -0.808     ; 7.429      ;
; -7.746 ; settings[1][2] ; pixelYcount[14]  ; dotClock     ; hFlag       ; 0.500        ; -0.808     ; 7.429      ;
; -7.746 ; settings[1][2] ; pixelYcount[15]  ; dotClock     ; hFlag       ; 0.500        ; -0.808     ; 7.429      ;
; -7.745 ; settings[1][5] ; blueE[5]         ; dotClock     ; hFlag       ; 0.500        ; -0.817     ; 7.419      ;
; -7.745 ; settings[1][5] ; blueE[2]         ; dotClock     ; hFlag       ; 0.500        ; -0.817     ; 7.419      ;
; -7.745 ; settings[1][5] ; blueE[3]         ; dotClock     ; hFlag       ; 0.500        ; -0.817     ; 7.419      ;
; -7.745 ; settings[1][5] ; blueE[4]         ; dotClock     ; hFlag       ; 0.500        ; -0.817     ; 7.419      ;
; -7.742 ; settings[1][5] ; currentPixel[9]  ; dotClock     ; hFlag       ; 0.500        ; -0.814     ; 7.419      ;
; -7.728 ; settings[1][1] ; greenE[5]        ; dotClock     ; hFlag       ; 0.500        ; -1.040     ; 7.179      ;
; -7.728 ; settings[1][1] ; greenE[2]        ; dotClock     ; hFlag       ; 0.500        ; -1.040     ; 7.179      ;
; -7.728 ; settings[1][1] ; greenE[3]        ; dotClock     ; hFlag       ; 0.500        ; -1.040     ; 7.179      ;
; -7.728 ; settings[1][1] ; greenE[4]        ; dotClock     ; hFlag       ; 0.500        ; -1.040     ; 7.179      ;
; -7.724 ; settings[1][1] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -1.034     ; 7.181      ;
; -7.722 ; settings[1][1] ; redE[5]          ; dotClock     ; hFlag       ; 0.500        ; -1.039     ; 7.174      ;
; -7.722 ; settings[1][1] ; redE[2]          ; dotClock     ; hFlag       ; 0.500        ; -1.039     ; 7.174      ;
; -7.722 ; settings[1][1] ; redE[3]          ; dotClock     ; hFlag       ; 0.500        ; -1.039     ; 7.174      ;
; -7.722 ; settings[1][1] ; redE[4]          ; dotClock     ; hFlag       ; 0.500        ; -1.039     ; 7.174      ;
; -7.712 ; settings[1][5] ; greenE[5]        ; dotClock     ; hFlag       ; 0.500        ; -0.817     ; 7.386      ;
; -7.712 ; settings[1][5] ; greenE[2]        ; dotClock     ; hFlag       ; 0.500        ; -0.817     ; 7.386      ;
; -7.712 ; settings[1][5] ; greenE[3]        ; dotClock     ; hFlag       ; 0.500        ; -0.817     ; 7.386      ;
; -7.712 ; settings[1][5] ; greenE[4]        ; dotClock     ; hFlag       ; 0.500        ; -0.817     ; 7.386      ;
; -7.712 ; settings[1][1] ; pixelX[3]        ; dotClock     ; hFlag       ; 0.500        ; -1.038     ; 7.165      ;
; -7.712 ; settings[1][1] ; pixelX[2]        ; dotClock     ; hFlag       ; 0.500        ; -1.038     ; 7.165      ;
; -7.712 ; settings[1][1] ; pixelX[1]        ; dotClock     ; hFlag       ; 0.500        ; -1.038     ; 7.165      ;
; -7.712 ; settings[1][1] ; pixelX[4]        ; dotClock     ; hFlag       ; 0.500        ; -1.038     ; 7.165      ;
; -7.712 ; settings[1][1] ; pixelX[7]        ; dotClock     ; hFlag       ; 0.500        ; -1.038     ; 7.165      ;
; -7.712 ; settings[1][1] ; pixelX[5]        ; dotClock     ; hFlag       ; 0.500        ; -1.038     ; 7.165      ;
; -7.712 ; settings[1][1] ; pixelX[6]        ; dotClock     ; hFlag       ; 0.500        ; -1.038     ; 7.165      ;
; -7.708 ; settings[1][5] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -0.811     ; 7.388      ;
; -7.707 ; settings[1][1] ; pixelYcount[0]   ; dotClock     ; hFlag       ; 0.500        ; -1.041     ; 7.157      ;
; -7.707 ; settings[1][1] ; pixelYcount[1]   ; dotClock     ; hFlag       ; 0.500        ; -1.041     ; 7.157      ;
; -7.707 ; settings[1][1] ; pixelYcount[2]   ; dotClock     ; hFlag       ; 0.500        ; -1.041     ; 7.157      ;
; -7.707 ; settings[1][1] ; pixelYcount[3]   ; dotClock     ; hFlag       ; 0.500        ; -1.041     ; 7.157      ;
; -7.707 ; settings[1][1] ; pixelYcount[4]   ; dotClock     ; hFlag       ; 0.500        ; -1.041     ; 7.157      ;
; -7.707 ; settings[1][1] ; pixelYcount[5]   ; dotClock     ; hFlag       ; 0.500        ; -1.041     ; 7.157      ;
; -7.707 ; settings[1][1] ; pixelYcount[6]   ; dotClock     ; hFlag       ; 0.500        ; -1.041     ; 7.157      ;
; -7.707 ; settings[1][1] ; pixelYcount[7]   ; dotClock     ; hFlag       ; 0.500        ; -1.041     ; 7.157      ;
; -7.707 ; settings[1][1] ; pixelYcount[8]   ; dotClock     ; hFlag       ; 0.500        ; -1.041     ; 7.157      ;
; -7.707 ; settings[1][1] ; pixelYcount[9]   ; dotClock     ; hFlag       ; 0.500        ; -1.041     ; 7.157      ;
; -7.707 ; settings[1][1] ; pixelYcount[10]  ; dotClock     ; hFlag       ; 0.500        ; -1.041     ; 7.157      ;
; -7.707 ; settings[1][1] ; pixelYcount[11]  ; dotClock     ; hFlag       ; 0.500        ; -1.041     ; 7.157      ;
; -7.707 ; settings[1][1] ; pixelYcount[12]  ; dotClock     ; hFlag       ; 0.500        ; -1.041     ; 7.157      ;
; -7.707 ; settings[1][1] ; pixelYcount[13]  ; dotClock     ; hFlag       ; 0.500        ; -1.041     ; 7.157      ;
; -7.707 ; settings[1][1] ; pixelYcount[14]  ; dotClock     ; hFlag       ; 0.500        ; -1.041     ; 7.157      ;
; -7.707 ; settings[1][1] ; pixelYcount[15]  ; dotClock     ; hFlag       ; 0.500        ; -1.041     ; 7.157      ;
; -7.706 ; settings[1][5] ; redE[5]          ; dotClock     ; hFlag       ; 0.500        ; -0.816     ; 7.381      ;
; -7.706 ; settings[1][5] ; redE[2]          ; dotClock     ; hFlag       ; 0.500        ; -0.816     ; 7.381      ;
; -7.706 ; settings[1][5] ; redE[3]          ; dotClock     ; hFlag       ; 0.500        ; -0.816     ; 7.381      ;
; -7.706 ; settings[1][5] ; redE[4]          ; dotClock     ; hFlag       ; 0.500        ; -0.816     ; 7.381      ;
+--------+----------------+------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -5.566    ; settings[3][0]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.335     ; 2.672      ;
; -5.538    ; settings[3][2]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.335     ; 2.644      ;
; -5.440    ; settings[3][1]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.335     ; 2.546      ;
; -5.421    ; settings[3][14]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.618     ; 2.244      ;
; -5.414    ; settings[3][13]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.618     ; 2.237      ;
; -5.388    ; settings[3][4]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.335     ; 2.494      ;
; -5.294    ; settings[3][3]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.335     ; 2.400      ;
; -5.261    ; settings[3][9]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.618     ; 2.084      ;
; -5.253    ; settings[3][10]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.618     ; 2.076      ;
; -5.213    ; settings[3][5]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.335     ; 2.319      ;
; -5.134    ; settings[3][6]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.335     ; 2.240      ;
; -5.074    ; settings[3][15]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.618     ; 1.897      ;
; -5.016    ; settings[3][12]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.618     ; 1.839      ;
; -4.919    ; settings[3][11]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.618     ; 1.742      ;
; -4.839    ; settings[3][8]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.618     ; 1.662      ;
; -4.187    ; settings[3][7]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.335     ; 1.293      ;
; 15996.149 ; pwmBrightness[0] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.084     ; 3.768      ;
; 15996.241 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.084     ; 3.676      ;
; 15996.382 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 3.538      ;
; 15996.400 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 3.520      ;
; 15996.400 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 3.520      ;
; 15996.412 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 3.508      ;
; 15996.419 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 3.501      ;
; 15996.421 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 3.499      ;
; 15996.441 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.084     ; 3.476      ;
; 15996.450 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 3.470      ;
; 15996.562 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.084     ; 3.355      ;
; 15996.814 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.084     ; 3.103      ;
; 15996.814 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 3.106      ;
; 15996.832 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 3.088      ;
; 15996.832 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 3.088      ;
; 15996.844 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 3.076      ;
; 15996.851 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 3.069      ;
; 15996.853 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 3.067      ;
; 15996.882 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 3.038      ;
; 15996.978 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.084     ; 2.939      ;
; 15996.990 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.930      ;
; 15997.008 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.912      ;
; 15997.008 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.912      ;
; 15997.020 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.900      ;
; 15997.027 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.893      ;
; 15997.029 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.891      ;
; 15997.058 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.862      ;
; 15997.088 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.832      ;
; 15997.090 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.084     ; 2.827      ;
; 15997.185 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.735      ;
; 15997.209 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.711      ;
; 15997.268 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.652      ;
; 15997.324 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.596      ;
; 15997.349 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.571      ;
; 15997.351 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.569      ;
; 15997.353 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.567      ;
; 15997.362 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.558      ;
; 15997.377 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.543      ;
; 15997.381 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.539      ;
; 15997.393 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.527      ;
; 15997.425 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.495      ;
; 15997.427 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.493      ;
; 15997.428 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.492      ;
; 15997.428 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.492      ;
; 15997.432 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.488      ;
; 15997.434 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.486      ;
; 15997.473 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.447      ;
; 15997.474 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.446      ;
; 15997.480 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.440      ;
; 15997.487 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.433      ;
; 15997.502 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.418      ;
; 15997.504 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.416      ;
; 15997.613 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.307      ;
; 15997.618 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.084     ; 2.299      ;
; 15997.620 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.300      ;
; 15997.642 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.278      ;
; 15997.833 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.087      ;
; 15997.843 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.077      ;
; 15997.873 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 2.047      ;
; 15997.939 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 1.981      ;
; 15997.981 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 1.939      ;
; 15998.036 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 1.884      ;
; 15998.054 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 1.866      ;
; 15998.064 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 1.856      ;
; 15998.195 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 1.725      ;
; 15998.222 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 1.698      ;
; 15998.613 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.081     ; 1.307      ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dotClock'                                                                                                                                                                  ;
+--------+------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.561 ; byteBitIn[2]     ; settings[0][1]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.072      ; 5.654      ;
; -4.561 ; byteBitIn[2]     ; settings[0][4]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.072      ; 5.654      ;
; -4.561 ; byteBitIn[2]     ; settings[0][5]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.072      ; 5.654      ;
; -4.455 ; byteBitIn[0]     ; settings[0][1]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.072      ; 5.548      ;
; -4.455 ; byteBitIn[0]     ; settings[0][4]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.072      ; 5.548      ;
; -4.455 ; byteBitIn[0]     ; settings[0][5]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.072      ; 5.548      ;
; -4.426 ; byteBitIn[2]     ; settings[0][0]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.204      ; 5.651      ;
; -4.426 ; byteBitIn[2]     ; settings[0][2]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.204      ; 5.651      ;
; -4.426 ; byteBitIn[2]     ; settings[0][3]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.204      ; 5.651      ;
; -4.426 ; byteBitIn[2]     ; settings[0][6]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.204      ; 5.651      ;
; -4.426 ; byteBitIn[2]     ; settings[0][7]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.204      ; 5.651      ;
; -4.354 ; byteBitIn[2]     ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.122      ; 5.497      ;
; -4.354 ; byteBitIn[2]     ; settings[1][6]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.122      ; 5.497      ;
; -4.320 ; byteBitIn[0]     ; settings[0][0]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.204      ; 5.545      ;
; -4.320 ; byteBitIn[0]     ; settings[0][2]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.204      ; 5.545      ;
; -4.320 ; byteBitIn[0]     ; settings[0][3]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.204      ; 5.545      ;
; -4.320 ; byteBitIn[0]     ; settings[0][6]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.204      ; 5.545      ;
; -4.320 ; byteBitIn[0]     ; settings[0][7]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.204      ; 5.545      ;
; -4.311 ; byteBitIn[2]     ; settings[0][8]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.733      ;
; -4.311 ; byteBitIn[2]     ; settings[0][9]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.733      ;
; -4.311 ; byteBitIn[2]     ; settings[0][10]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.733      ;
; -4.311 ; byteBitIn[2]     ; settings[0][11]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.733      ;
; -4.311 ; byteBitIn[2]     ; settings[0][12]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.733      ;
; -4.311 ; byteBitIn[2]     ; settings[0][13]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.733      ;
; -4.311 ; byteBitIn[2]     ; settings[0][14]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.733      ;
; -4.306 ; byteBitIn[1]     ; settings[0][1]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.072      ; 5.399      ;
; -4.306 ; byteBitIn[1]     ; settings[0][4]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.072      ; 5.399      ;
; -4.306 ; byteBitIn[1]     ; settings[0][5]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.072      ; 5.399      ;
; -4.242 ; byteBitIn[0]     ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.122      ; 5.385      ;
; -4.242 ; byteBitIn[0]     ; settings[1][6]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.122      ; 5.385      ;
; -4.205 ; byteBitIn[0]     ; settings[0][8]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.627      ;
; -4.205 ; byteBitIn[0]     ; settings[0][9]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.627      ;
; -4.205 ; byteBitIn[0]     ; settings[0][10]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.627      ;
; -4.205 ; byteBitIn[0]     ; settings[0][11]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.627      ;
; -4.205 ; byteBitIn[0]     ; settings[0][12]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.627      ;
; -4.205 ; byteBitIn[0]     ; settings[0][13]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.627      ;
; -4.205 ; byteBitIn[0]     ; settings[0][14]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.627      ;
; -4.179 ; byteBitIn[2]     ; settings[1][0]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.327      ; 5.527      ;
; -4.179 ; byteBitIn[2]     ; settings[1][1]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.327      ; 5.527      ;
; -4.179 ; byteBitIn[2]     ; settings[1][3]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.327      ; 5.527      ;
; -4.179 ; byteBitIn[2]     ; settings[1][4]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.327      ; 5.527      ;
; -4.179 ; byteBitIn[2]     ; settings[1][7]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.327      ; 5.527      ;
; -4.171 ; byteBitIn[1]     ; settings[0][0]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.204      ; 5.396      ;
; -4.171 ; byteBitIn[1]     ; settings[0][2]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.204      ; 5.396      ;
; -4.171 ; byteBitIn[1]     ; settings[0][3]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.204      ; 5.396      ;
; -4.171 ; byteBitIn[1]     ; settings[0][6]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.204      ; 5.396      ;
; -4.171 ; byteBitIn[1]     ; settings[0][7]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.204      ; 5.396      ;
; -4.087 ; byteBitIn[1]     ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.122      ; 5.230      ;
; -4.087 ; byteBitIn[1]     ; settings[1][6]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.122      ; 5.230      ;
; -4.070 ; writeAddress[13] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_we_reg       ; dotClock     ; dotClock    ; 1.000        ; 0.199      ; 5.337      ;
; -4.070 ; writeAddress[13] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 1.000        ; 0.199      ; 5.337      ;
; -4.069 ; writeAddress[13] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_datain_reg0  ; dotClock     ; dotClock    ; 1.000        ; 0.206      ; 5.343      ;
; -4.067 ; byteBitIn[0]     ; settings[1][0]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.327      ; 5.415      ;
; -4.067 ; byteBitIn[0]     ; settings[1][1]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.327      ; 5.415      ;
; -4.067 ; byteBitIn[0]     ; settings[1][3]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.327      ; 5.415      ;
; -4.067 ; byteBitIn[0]     ; settings[1][4]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.327      ; 5.415      ;
; -4.067 ; byteBitIn[0]     ; settings[1][7]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.327      ; 5.415      ;
; -4.056 ; byteBitIn[1]     ; settings[0][8]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.478      ;
; -4.056 ; byteBitIn[1]     ; settings[0][9]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.478      ;
; -4.056 ; byteBitIn[1]     ; settings[0][10]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.478      ;
; -4.056 ; byteBitIn[1]     ; settings[0][11]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.478      ;
; -4.056 ; byteBitIn[1]     ; settings[0][12]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.478      ;
; -4.056 ; byteBitIn[1]     ; settings[0][13]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.478      ;
; -4.056 ; byteBitIn[1]     ; settings[0][14]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.401      ; 5.478      ;
; -4.042 ; whichSetting[4]  ; settings[0][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.044     ; 4.519      ;
; -4.042 ; whichSetting[4]  ; settings[0][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.044     ; 4.519      ;
; -4.042 ; whichSetting[4]  ; settings[0][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.044     ; 4.519      ;
; -4.039 ; whichSetting[5]  ; settings[0][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.044     ; 4.516      ;
; -4.039 ; whichSetting[5]  ; settings[0][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.044     ; 4.516      ;
; -4.039 ; whichSetting[5]  ; settings[0][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.044     ; 4.516      ;
; -4.023 ; whichSetting[4]  ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.006      ; 4.550      ;
; -4.023 ; whichSetting[4]  ; settings[1][6]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.006      ; 4.550      ;
; -4.020 ; whichSetting[5]  ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.006      ; 4.547      ;
; -4.020 ; whichSetting[5]  ; settings[1][6]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.006      ; 4.547      ;
; -3.971 ; byteBitIn[2]     ; settings[1][5]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.132      ; 5.124      ;
; -3.936 ; whichSetting[7]  ; settings[0][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.044     ; 4.413      ;
; -3.936 ; whichSetting[7]  ; settings[0][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.044     ; 4.413      ;
; -3.936 ; whichSetting[7]  ; settings[0][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.044     ; 4.413      ;
; -3.917 ; whichSetting[7]  ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.006      ; 4.444      ;
; -3.917 ; whichSetting[7]  ; settings[1][6]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.006      ; 4.444      ;
; -3.912 ; byteBitIn[1]     ; settings[1][0]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.327      ; 5.260      ;
; -3.912 ; byteBitIn[1]     ; settings[1][1]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.327      ; 5.260      ;
; -3.912 ; byteBitIn[1]     ; settings[1][3]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.327      ; 5.260      ;
; -3.912 ; byteBitIn[1]     ; settings[1][4]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.327      ; 5.260      ;
; -3.912 ; byteBitIn[1]     ; settings[1][7]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.327      ; 5.260      ;
; -3.902 ; whichSetting[4]  ; settings[0][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.088      ; 4.511      ;
; -3.902 ; whichSetting[4]  ; settings[0][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.088      ; 4.511      ;
; -3.902 ; whichSetting[4]  ; settings[0][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.088      ; 4.511      ;
; -3.902 ; whichSetting[4]  ; settings[0][6]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.088      ; 4.511      ;
; -3.902 ; whichSetting[4]  ; settings[0][7]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.088      ; 4.511      ;
; -3.899 ; whichSetting[5]  ; settings[0][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.088      ; 4.508      ;
; -3.899 ; whichSetting[5]  ; settings[0][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.088      ; 4.508      ;
; -3.899 ; whichSetting[5]  ; settings[0][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.088      ; 4.508      ;
; -3.899 ; whichSetting[5]  ; settings[0][6]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.088      ; 4.508      ;
; -3.899 ; whichSetting[5]  ; settings[0][7]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.088      ; 4.508      ;
; -3.883 ; whichSetting[1]  ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.008     ; 4.396      ;
; -3.883 ; whichSetting[1]  ; settings[1][6]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.008     ; 4.396      ;
; -3.859 ; byteBitIn[0]     ; settings[1][5]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.132      ; 5.012      ;
; -3.852 ; whichSetting[2]  ; settings[0][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.058     ; 4.315      ;
; -3.852 ; whichSetting[2]  ; settings[0][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.058     ; 4.315      ;
+--------+------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -3.577 ; currentPixel[13]                                                                                       ; readAddress[13]                                                                                        ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.701     ; 1.317      ;
; -3.171 ; currentPixel[0]                                                                                        ; readAddress[0]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.701     ; 0.911      ;
; -3.170 ; currentPixel[8]                                                                                        ; readAddress[8]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.699     ; 0.912      ;
; -3.170 ; currentPixel[5]                                                                                        ; readAddress[5]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.701     ; 0.910      ;
; -3.169 ; currentPixel[6]                                                                                        ; readAddress[6]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.701     ; 0.909      ;
; -3.169 ; currentPixel[3]                                                                                        ; readAddress[3]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.701     ; 0.909      ;
; -3.168 ; currentPixel[4]                                                                                        ; readAddress[4]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.701     ; 0.908      ;
; -3.168 ; currentPixel[2]                                                                                        ; readAddress[2]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.701     ; 0.908      ;
; -3.168 ; currentPixel[1]                                                                                        ; readAddress[1]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.701     ; 0.908      ;
; -3.167 ; currentPixel[7]                                                                                        ; readAddress[7]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.699     ; 0.909      ;
; -3.166 ; currentPixel[12]                                                                                       ; readAddress[12]                                                                                        ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.699     ; 0.908      ;
; -3.166 ; currentPixel[9]                                                                                        ; readAddress[9]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.699     ; 0.908      ;
; -3.165 ; currentPixel[11]                                                                                       ; readAddress[11]                                                                                        ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.699     ; 0.907      ;
; -3.165 ; currentPixel[10]                                                                                       ; readAddress[10]                                                                                        ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.699     ; 0.907      ;
; -1.111 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.051     ; 3.476      ;
; -1.111 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.051     ; 3.476      ;
; -1.111 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.051     ; 3.476      ;
; -1.111 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.051     ; 3.476      ;
; -1.111 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.051     ; 3.476      ;
; -1.111 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.051     ; 3.476      ;
; -1.111 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.051     ; 3.476      ;
; -1.111 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.051     ; 3.476      ;
; -1.111 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.051     ; 3.476      ;
; -1.111 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.051     ; 3.476      ;
; -1.111 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.051     ; 3.476      ;
; -1.111 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.051     ; 3.476      ;
; -1.111 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.051     ; 3.476      ;
; -1.111 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.051     ; 3.476      ;
; -1.111 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.051     ; 3.476      ;
; -1.111 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.051     ; 3.476      ;
; -0.571 ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.253      ; 3.372      ;
; -0.542 ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.256      ; 3.346      ;
; -0.483 ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 3.290      ;
; -0.436 ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.252      ; 3.236      ;
; -0.426 ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.257      ; 3.231      ;
; -0.355 ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.260      ; 3.163      ;
; -0.343 ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.267      ; 3.158      ;
; -0.205 ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.239      ; 2.992      ;
; -0.178 ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.251      ; 2.977      ;
; -0.160 ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.244      ; 2.952      ;
; -0.144 ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.240      ; 2.932      ;
; -0.107 ; readAddress[2]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.260      ; 2.915      ;
; -0.105 ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.262      ; 2.915      ;
; -0.079 ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.263      ; 2.890      ;
; -0.021 ; readAddress[9]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.263      ; 2.832      ;
; -0.005 ; readAddress[2]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.267      ; 2.820      ;
; 0.017  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.263      ; 2.794      ;
; 0.019  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.266      ; 2.795      ;
; 0.027  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.255      ; 2.776      ;
; 0.034  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.256      ; 2.770      ;
; 0.041  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.245      ; 2.752      ;
; 0.042  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.243      ; 2.749      ;
; 0.042  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.257      ; 2.763      ;
; 0.052  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.248      ; 2.744      ;
; 0.053  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.261      ; 2.756      ;
; 0.065  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.264      ; 2.747      ;
; 0.076  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.242      ; 2.714      ;
; 0.093  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.266      ; 2.721      ;
; 0.098  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.244      ; 2.694      ;
; 0.103  ; readAddress[9]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.239      ; 2.684      ;
; 0.113  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.257      ; 2.692      ;
; 0.117  ; readAddress[7]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.264      ; 2.695      ;
; 0.125  ; readAddress[2]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.250      ; 2.673      ;
; 0.125  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.263      ; 2.686      ;
; 0.129  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.260      ; 2.679      ;
; 0.130  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.261      ; 2.679      ;
; 0.136  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.257      ; 2.669      ;
; 0.138  ; readAddress[5]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.248      ; 2.658      ;
; 0.145  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.243      ; 2.646      ;
; 0.147  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.267      ; 2.668      ;
; 0.184  ; readAddress[5]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.244      ; 2.608      ;
; 0.185  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.238      ; 2.601      ;
; 0.229  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.239      ; 2.558      ;
; 0.253  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.239      ; 2.534      ;
; 0.265  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.246      ; 2.529      ;
; 0.307  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.267      ; 2.508      ;
; 0.317  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.263      ; 2.494      ;
; 0.326  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.250      ; 2.472      ;
; 0.339  ; readAddress[9]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.246      ; 2.455      ;
; 0.342  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.266      ; 2.472      ;
; 0.348  ; readAddress[9]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.257      ; 2.457      ;
; 0.354  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.244      ; 2.438      ;
; 0.355  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.248      ; 2.441      ;
; 0.360  ; readAddress[2]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.263      ; 2.451      ;
; 0.366  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.257      ; 2.439      ;
; 0.367  ; readAddress[2]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.255      ; 2.436      ;
; 0.377  ; readAddress[5]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.260      ; 2.431      ;
; 0.381  ; readAddress[2]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.257      ; 2.424      ;
; 0.384  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.263      ; 2.427      ;
; 0.385  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.260      ; 2.423      ;
; 0.386  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.248      ; 2.410      ;
; 0.386  ; readAddress[11]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.245      ; 2.407      ;
; 0.388  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.258      ; 2.418      ;
; 0.390  ; readAddress[7]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.241      ; 2.399      ;
; 0.392  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.243      ; 2.399      ;
; 0.395  ; readAddress[9]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.251      ; 2.404      ;
; 0.396  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.240      ; 2.392      ;
; 0.396  ; readAddress[8]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.252      ; 2.404      ;
; 0.405  ; readAddress[6]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.267      ; 2.410      ;
; 0.406  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.257      ; 2.399      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.453 ; which_bit[1]                                                                           ; which_bit[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; which_bit[2]                                                                           ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; which_bit[3]                                                                           ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; which_bit[0]                                                                           ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.511 ; which_bit[3]                                                                           ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.804      ;
; 0.723 ; which_bit[1]                                                                           ; hFlag                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.016      ;
; 0.749 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 1.409      ;
; 0.750 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 1.410      ;
; 0.750 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.407      ;
; 0.758 ; readAddress[3]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 1.418      ;
; 0.759 ; which_bit[0]                                                                           ; which_bit[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.052      ;
; 0.760 ; which_bit[0]                                                                           ; hFlag                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.435      ;
; 0.767 ; which_bit[0]                                                                           ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.780 ; which_bit[0]                                                                           ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.781 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.456      ;
; 0.785 ; readAddress[0]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 1.445      ;
; 0.791 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.463      ;
; 0.799 ; readAddress[4]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 1.459      ;
; 0.802 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.459      ;
; 0.803 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.459      ;
; 0.848 ; which_bit[3]                                                                           ; hFlag                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.141      ;
; 0.864 ; readAddress[2]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.542      ;
; 0.873 ; which_bit[2]                                                                           ; hFlag                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.166      ;
; 0.887 ; which_bit[1]                                                                           ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.180      ;
; 0.904 ; which_bit[2]                                                                           ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.197      ;
; 0.918 ; which_bit[2]                                                                           ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.211      ;
; 0.921 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.572      ;
; 0.921 ; which_bit[1]                                                                           ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.214      ;
; 0.927 ; which_bit[1]                                                                           ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.220      ;
; 0.939 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.589      ;
; 1.003 ; readAddress[3]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.664      ;
; 1.006 ; readAddress[4]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.661      ;
; 1.021 ; readAddress[0]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.682      ;
; 1.028 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.706      ;
; 1.052 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.729      ;
; 1.063 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.714      ;
; 1.070 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.731      ;
; 1.072 ; readAddress[4]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.733      ;
; 1.079 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.737      ;
; 1.081 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.739      ;
; 1.085 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.746      ;
; 1.100 ; readAddress[3]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.755      ;
; 1.102 ; readAddress[10]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.754      ;
; 1.106 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.778      ;
; 1.108 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.774      ;
; 1.108 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.779      ;
; 1.117 ; readAddress[0]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.772      ;
; 1.121 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.791      ;
; 1.122 ; readAddress[12]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.774      ;
; 1.128 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.803      ;
; 1.129 ; readAddress[0]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.784      ;
; 1.132 ; readAddress[1]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.787      ;
; 1.133 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.785      ;
; 1.136 ; readAddress[12]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.808      ;
; 1.138 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.790      ;
; 1.138 ; readAddress[2]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.792      ;
; 1.139 ; readAddress[0]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.793      ;
; 1.141 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.792      ;
; 1.143 ; readAddress[2]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.797      ;
; 1.145 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.799      ;
; 1.145 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.797      ;
; 1.146 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.797      ;
; 1.147 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.799      ;
; 1.150 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.830      ;
; 1.151 ; readAddress[12]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.803      ;
; 1.155 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.810      ;
; 1.158 ; readAddress[3]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.833      ;
; 1.159 ; readAddress[3]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.825      ;
; 1.160 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.812      ;
; 1.163 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.826      ;
; 1.163 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.838      ;
; 1.166 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.821      ;
; 1.169 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.820      ;
; 1.170 ; readAddress[0]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.824      ;
; 1.170 ; readAddress[12]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.821      ;
; 1.172 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.847      ;
; 1.173 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|address_reg_b[0] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0]             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 0.992      ;
; 1.176 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.840      ;
; 1.176 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.846      ;
; 1.178 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.832      ;
; 1.178 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.829      ;
; 1.187 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.864      ;
; 1.188 ; readAddress[1]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.855      ;
; 1.188 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.840      ;
; 1.192 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.843      ;
; 1.193 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.865      ;
; 1.194 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.861      ;
; 1.203 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.866      ;
; 1.203 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.867      ;
; 1.205 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.872      ;
; 1.205 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.856      ;
; 1.206 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.872      ;
; 1.212 ; readAddress[13]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.868      ;
; 1.219 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.889      ;
; 1.226 ; readAddress[2]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.899      ;
; 1.227 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.900      ;
; 1.229 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.902      ;
; 1.232 ; readAddress[13]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|address_reg_b[0]                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 2.014      ;
; 1.233 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.897      ;
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'hFlag'                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node         ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.454 ; vsync                                                                                      ; vsync           ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; hCurrent[5]                                                                                ; hCurrent[5]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 0.758      ;
; 0.510 ; pixelX[7]                                                                                  ; pixelX[7]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 0.802      ;
; 0.527 ; hCurrent[5]                                                                                ; hCurrent[10]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 0.819      ;
; 0.761 ; pixelYcount[3]                                                                             ; pixelYcount[3]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; pixelYcount[13]                                                                            ; pixelYcount[13] ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; pixelYcount[11]                                                                            ; pixelYcount[11] ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; pixelYcount[5]                                                                             ; pixelYcount[5]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; pixelYcount[1]                                                                             ; pixelYcount[1]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; hCurrent[3]                                                                                ; hCurrent[3]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; pixelYcount[15]                                                                            ; pixelYcount[15] ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vCurrent[13]                                                                               ; vCurrent[13]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; hCurrent[13]                                                                               ; hCurrent[13]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; hCurrent[11]                                                                               ; hCurrent[11]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; pixelX[6]                                                                                  ; pixelX[6]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; pixelYcount[9]                                                                             ; pixelYcount[9]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; pixelYcount[7]                                                                             ; pixelYcount[7]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; pixelYcount[6]                                                                             ; pixelYcount[6]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; pixelYcount[2]                                                                             ; pixelYcount[2]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; pixelY[5]                                                                                  ; pixelY[5]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; vCurrent[15]                                                                               ; vCurrent[15]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; vCurrent[9]                                                                                ; vCurrent[9]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; hCurrent[15]                                                                               ; hCurrent[15]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; hCurrent[9]                                                                                ; hCurrent[9]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; hCurrent[7]                                                                                ; hCurrent[7]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; pixelYcount[14]                                                                            ; pixelYcount[14] ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; pixelYcount[4]                                                                             ; pixelYcount[4]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; hCurrent[4]                                                                                ; hCurrent[4]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; hCurrent[2]                                                                                ; hCurrent[2]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; pixelYcount[12]                                                                            ; pixelYcount[12] ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; pixelYcount[10]                                                                            ; pixelYcount[10] ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; pixelYcount[8]                                                                             ; pixelYcount[8]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; pixelY[6]                                                                                  ; pixelY[6]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; vCurrent[14]                                                                               ; vCurrent[14]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; hCurrent[14]                                                                               ; hCurrent[14]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; hCurrent[8]                                                                                ; hCurrent[8]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; pixelY[4]                                                                                  ; pixelY[4]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; vCurrent[12]                                                                               ; vCurrent[12]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; hCurrent[12]                                                                               ; hCurrent[12]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.059      ;
; 0.768 ; pixelY[7]                                                                                  ; pixelY[7]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.060      ;
; 0.773 ; vCurrent[10]                                                                               ; vsync           ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.066      ;
; 0.785 ; vCurrent[5]                                                                                ; vCurrent[5]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.077      ;
; 0.785 ; vCurrent[1]                                                                                ; vCurrent[1]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.077      ;
; 0.786 ; pixelYcount[0]                                                                             ; pixelYcount[0]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; vCurrent[11]                                                                               ; vCurrent[11]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.079      ;
; 0.788 ; vCurrent[7]                                                                                ; vCurrent[7]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.080      ;
; 0.788 ; vCurrent[2]                                                                                ; vCurrent[2]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.080      ;
; 0.788 ; hCurrent[6]                                                                                ; hCurrent[6]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.080      ;
; 0.790 ; vCurrent[8]                                                                                ; vCurrent[8]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.082      ;
; 0.815 ; pixelX[1]                                                                                  ; pixelX[1]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.107      ;
; 0.821 ; pixelX[2]                                                                                  ; pixelX[2]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.113      ;
; 0.823 ; pixelX[3]                                                                                  ; pixelX[3]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.115      ;
; 0.864 ; pixelY[0]                                                                                  ; pixelY[0]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.156      ;
; 0.944 ; hCurrent[5]                                                                                ; hsync           ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.236      ;
; 0.953 ; pixelX[5]                                                                                  ; pixelX[5]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.245      ;
; 0.965 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5         ; redO[2]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 2.383      ; 3.640      ;
; 0.994 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14        ; redE[3]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 2.371      ; 3.657      ;
; 1.010 ; pixelY[2]                                                                                  ; pixelY[2]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.302      ;
; 1.012 ; pixelY[1]                                                                                  ; pixelY[1]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.304      ;
; 1.024 ; hCurrent[5]                                                                                ; hCurrent[1]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.316      ;
; 1.024 ; hCurrent[4]                                                                                ; hCurrent[5]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.317      ;
; 1.025 ; hCurrent[4]                                                                                ; hCurrent[1]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.318      ;
; 1.026 ; hCurrent[4]                                                                                ; hCurrent[10]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.319      ;
; 1.076 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6         ; redE[3]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 2.384      ; 3.752      ;
; 1.091 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; blueO[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 2.698      ; 4.081      ;
; 1.110 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; greenO[3]       ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 2.699      ; 4.101      ;
; 1.115 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5         ; redE[2]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 2.384      ; 3.791      ;
; 1.116 ; pixelYcount[1]                                                                             ; pixelYcount[2]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; pixelYcount[3]                                                                             ; pixelYcount[4]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; pixelYcount[5]                                                                             ; pixelYcount[6]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; pixelYcount[13]                                                                            ; pixelYcount[14] ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; hCurrent[3]                                                                                ; hCurrent[4]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; pixelYcount[11]                                                                            ; pixelYcount[12] ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; pixelYcount[9]                                                                             ; pixelYcount[10] ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; pixelYcount[7]                                                                             ; pixelYcount[8]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; vCurrent[13]                                                                               ; vCurrent[14]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; hCurrent[13]                                                                               ; hCurrent[14]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; hCurrent[7]                                                                                ; hCurrent[8]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; hCurrent[11]                                                                               ; hCurrent[12]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; pixelX[6]                                                                                  ; pixelX[7]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; pixelY[5]                                                                                  ; pixelY[6]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.411      ;
; 1.123 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5         ; redO[3]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 2.383      ; 3.798      ;
; 1.124 ; pixelYcount[0]                                                                             ; pixelYcount[1]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; pixelYcount[2]                                                                             ; pixelYcount[3]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; pixelYcount[6]                                                                             ; pixelYcount[7]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; pixelYcount[4]                                                                             ; pixelYcount[5]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; hCurrent[2]                                                                                ; hCurrent[3]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; pixelYcount[14]                                                                            ; pixelYcount[15] ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; pixelYcount[12]                                                                            ; pixelYcount[13] ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; pixelYcount[10]                                                                            ; pixelYcount[11] ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; vCurrent[14]                                                                               ; vCurrent[15]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; hCurrent[14]                                                                               ; hCurrent[15]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; pixelYcount[8]                                                                             ; pixelYcount[9]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; hCurrent[8]                                                                                ; hCurrent[9]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; pixelY[6]                                                                                  ; pixelY[7]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; vCurrent[12]                                                                               ; vCurrent[13]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; hCurrent[12]                                                                               ; hCurrent[13]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; pixelY[4]                                                                                  ; pixelY[5]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.080      ; 1.420      ;
; 1.129 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; greenE[3]       ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 2.701      ; 4.122      ;
; 1.130 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; blueO[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 2.698      ; 4.120      ;
+-------+--------------------------------------------------------------------------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dotClock'                                                                                                                                                                                 ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; byteBuild[0]                    ; byteBuild[0]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[3]                    ; byteBuild[3]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[1]                    ; byteBuild[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[4]                    ; byteBuild[4]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[2]                    ; byteBuild[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[5]                    ; byteBuild[5]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[6]                    ; byteBuild[6]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[7]                    ; byteBuild[7]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; startingRaster.0010000000000000 ; startingRaster.0010000000000000                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.867      ; 1.606      ;
; 0.485 ; byteBitIn[1]                    ; byteBitIn[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBitIn[2]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; hiLow                           ; hiLow                                                                                                  ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; writeEnable                     ; writeEnable                                                                                            ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.493 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.867      ; 1.614      ;
; 0.497 ; byteBitIn[0]                    ; byteBitIn[0]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.758      ;
; 0.515 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.609      ;
; 0.531 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.625      ;
; 0.539 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.633      ;
; 0.554 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.648      ;
; 0.558 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.652      ;
; 0.564 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.867      ; 1.685      ;
; 0.565 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.659      ;
; 0.567 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.661      ;
; 0.568 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.867      ; 1.689      ;
; 0.568 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.662      ;
; 0.585 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.414      ; 1.253      ;
; 0.586 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.414      ; 1.254      ;
; 0.587 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.414      ; 1.255      ;
; 0.609 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.414      ; 1.277      ;
; 0.610 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.427      ; 1.291      ;
; 0.620 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.401      ; 1.275      ;
; 0.622 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.401      ; 1.277      ;
; 0.625 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.427      ; 1.306      ;
; 0.627 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.427      ; 1.308      ;
; 0.657 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.268      ; 1.179      ;
; 0.660 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.401      ; 1.315      ;
; 0.661 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.268      ; 1.183      ;
; 0.681 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.268      ; 1.203      ;
; 0.684 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.268      ; 1.206      ;
; 0.710 ; byteBitIn[1]                    ; byteBuild[7]                                                                                           ; dotClock     ; dotClock    ; -0.500       ; 0.809      ; 1.231      ;
; 0.716 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.268      ; 1.238      ;
; 0.737 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.268      ; 1.259      ;
; 0.752 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.867      ; 1.873      ;
; 0.759 ; byteBitIn[2]                    ; hiLow                                                                                                  ; dotClock     ; dotClock    ; 0.000        ; 0.057      ; 1.028      ;
; 0.764 ; byteBitIn[2]                    ; writeEnable                                                                                            ; dotClock     ; dotClock    ; 0.000        ; 0.057      ; 1.033      ;
; 0.793 ; writeAddress[3]                 ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.054      ;
; 0.794 ; writeAddress[1]                 ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; writeAddress[5]                 ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.055      ;
; 0.795 ; writeAddress[11]                ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.056      ;
; 0.796 ; writeAddress[2]                 ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; writeAddress[7]                 ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; writeAddress[9]                 ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; writeAddress[13]                ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.057      ;
; 0.797 ; writeAddress[4]                 ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.058      ;
; 0.798 ; writeAddress[10]                ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.059      ;
; 0.802 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.896      ;
; 0.815 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.909      ;
; 0.816 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.867      ; 1.937      ;
; 0.819 ; writeAddress[0]                 ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.080      ;
; 0.819 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.867      ; 1.940      ;
; 0.820 ; writeAddress[6]                 ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.081      ;
; 0.821 ; writeAddress[12]                ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.082      ;
; 0.822 ; writeAddress[8]                 ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.083      ;
; 0.832 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.926      ;
; 0.839 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.867      ; 1.960      ;
; 0.848 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.942      ;
; 0.849 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.943      ;
; 0.851 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.945      ;
; 0.856 ; byteBitIn[0]                    ; byteBuild[7]                                                                                           ; dotClock     ; dotClock    ; -0.500       ; 0.809      ; 1.377      ;
; 0.859 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.953      ;
; 0.864 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.414      ; 1.532      ;
; 0.868 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.867      ; 1.989      ;
; 0.869 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.867      ; 1.990      ;
; 0.875 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.969      ;
; 0.878 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.401      ; 1.533      ;
; 0.878 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.427      ; 1.559      ;
; 0.878 ; byteBitIn[1]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.057      ; 1.147      ;
; 0.880 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.427      ; 1.561      ;
; 0.883 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.977      ;
; 0.886 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.427      ; 1.567      ;
; 0.887 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.981      ;
; 0.887 ; byteBitIn[0]                    ; byteBitIn[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.057      ; 1.156      ;
; 0.889 ; byteBitIn[0]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.057      ; 1.158      ;
; 0.890 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.984      ;
; 0.892 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.986      ;
; 0.893 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.414      ; 1.561      ;
; 0.895 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.401      ; 1.550      ;
; 0.898 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.401      ; 1.553      ;
; 0.901 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 1.995      ;
; 0.901 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.401      ; 1.556      ;
; 0.904 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.427      ; 1.585      ;
; 0.906 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.840      ; 2.000      ;
; 0.914 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.401      ; 1.569      ;
; 0.920 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.427      ; 1.601      ;
; 0.937 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.414      ; 1.605      ;
; 0.943 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.427      ; 1.624      ;
; 0.946 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.401      ; 1.601      ;
; 0.947 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.414      ; 1.615      ;
; 0.948 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.401      ; 1.603      ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                             ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.771 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.064      ;
; 0.908 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.201      ;
; 1.124 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.418      ;
; 1.127 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.420      ;
; 1.130 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.423      ;
; 1.145 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.438      ;
; 1.149 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.442      ;
; 1.162 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.455      ;
; 1.165 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.458      ;
; 1.244 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.537      ;
; 1.245 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.538      ;
; 1.249 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.542      ;
; 1.257 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.550      ;
; 1.270 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.563      ;
; 1.271 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.564      ;
; 1.285 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.578      ;
; 1.291 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.584      ;
; 1.295 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.588      ;
; 1.313 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.606      ;
; 1.360 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.653      ;
; 1.361 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.654      ;
; 1.449 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.742      ;
; 1.450 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.743      ;
; 1.455 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.748      ;
; 1.458 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.751      ;
; 1.459 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.752      ;
; 1.464 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.757      ;
; 1.474 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.767      ;
; 1.483 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.776      ;
; 1.500 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.793      ;
; 1.506 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.799      ;
; 1.589 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.882      ;
; 1.595 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.888      ;
; 1.596 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.889      ;
; 1.616 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.909      ;
; 1.625 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.918      ;
; 1.636 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.929      ;
; 1.639 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.932      ;
; 1.658 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.951      ;
; 1.660 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.953      ;
; 1.774 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.064      ;
; 2.031 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.324      ;
; 2.036 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.329      ;
; 2.037 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.330      ;
; 2.072 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.365      ;
; 2.149 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.439      ;
; 2.252 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.542      ;
; 2.329 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.619      ;
; 2.365 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.658      ;
; 2.365 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.658      ;
; 2.387 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.680      ;
; 2.389 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.682      ;
; 2.394 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.687      ;
; 2.410 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.703      ;
; 2.541 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.834      ;
; 2.563 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.856      ;
; 2.569 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.859      ;
; 2.586 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.879      ;
; 2.692 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.982      ;
; 2.881 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.174      ;
; 2.903 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.196      ;
; 2.905 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.198      ;
; 2.910 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.203      ;
; 2.926 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.219      ;
; 2.951 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.241      ;
; 2.966 ; pwmBrightness[0] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.256      ;
; 4.136 ; settings[3][7]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.780     ; 1.178      ;
; 4.748 ; settings[3][6]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.780     ; 1.790      ;
; 4.787 ; settings[3][11]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -3.052     ; 1.557      ;
; 4.790 ; settings[3][8]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -3.052     ; 1.560      ;
; 4.868 ; settings[3][5]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.780     ; 1.910      ;
; 4.913 ; settings[3][4]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.780     ; 1.955      ;
; 4.917 ; settings[3][12]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -3.052     ; 1.687      ;
; 4.921 ; settings[3][15]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -3.052     ; 1.691      ;
; 4.931 ; settings[3][3]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.780     ; 1.973      ;
; 5.053 ; settings[3][2]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.780     ; 2.095      ;
; 5.071 ; settings[3][1]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.780     ; 2.113      ;
; 5.143 ; settings[3][9]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -3.052     ; 1.913      ;
; 5.144 ; settings[3][10]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -3.052     ; 1.914      ;
; 5.164 ; settings[3][0]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.780     ; 2.206      ;
; 5.281 ; settings[3][14]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -3.052     ; 2.051      ;
; 5.283 ; settings[3][13]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -3.052     ; 2.053      ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dotClock'                                                                                                                                ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_we_reg        ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; dotClock ; Rise       ; dotClock                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; byteBitIn[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; byteBitIn[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; byteBitIn[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[0]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[1]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[2]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[3]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[4]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[5]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[6]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[7]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; hiLow                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][0]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][10]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][11]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][12]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][13]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][14]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][15]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][1]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][2]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][3]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][4]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][5]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][6]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][7]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][8]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][9]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][0]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][10]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][11]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][12]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][13]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][14]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][15]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][1]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][2]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][3]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][4]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][5]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][6]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][7]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][8]                                                                                         ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10                    ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11                    ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12                    ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13                    ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14                    ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15                    ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hFlag                                                                                                  ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|address_reg_b[0]                 ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0]             ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[0]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[10]                                                                                        ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[11]                                                                                        ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[12]                                                                                        ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[13]                                                                                        ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[1]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[2]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[3]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[4]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[5]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[6]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[7]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[8]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[9]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[0]                                                                                           ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[1]                                                                                           ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[2]                                                                                           ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[3]                                                                                           ;
; 0.956  ; 1.176        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|address_reg_b[0]                 ;
; 0.968  ; 1.188        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hFlag                                                                                                  ;
; 0.968  ; 1.188        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[0]                                                                                           ;
; 0.968  ; 1.188        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[1]                                                                                           ;
; 0.968  ; 1.188        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[2]                                                                                           ;
; 0.968  ; 1.188        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[3]                                                                                           ;
; 0.974  ; 1.194        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[10]                                                                                        ;
; 0.974  ; 1.194        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[11]                                                                                        ;
; 0.974  ; 1.194        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[12]                                                                                        ;
; 0.974  ; 1.194        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[13]                                                                                        ;
; 0.974  ; 1.194        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[7]                                                                                         ;
; 0.974  ; 1.194        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[8]                                                                                         ;
; 0.974  ; 1.194        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[9]                                                                                         ;
; 0.976  ; 1.196        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0]             ;
; 0.976  ; 1.196        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[0]                                                                                         ;
; 0.976  ; 1.196        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[1]                                                                                         ;
; 0.976  ; 1.196        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[2]                                                                                         ;
; 0.976  ; 1.196        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[3]                                                                                         ;
; 0.976  ; 1.196        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[4]                                                                                         ;
; 0.976  ; 1.196        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[5]                                                                                         ;
; 0.976  ; 1.196        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[6]                                                                                         ;
; 0.989  ; 1.224        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6                     ;
; 0.990  ; 1.225        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11                    ;
; 0.990  ; 1.225        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3                     ;
; 0.990  ; 1.225        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 0.991  ; 1.226        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 0.991  ; 1.226        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14                    ;
; 0.991  ; 1.226        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2                     ;
; 0.991  ; 1.226        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 0.992  ; 1.227        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 0.992  ; 1.227        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 0.992  ; 1.227        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8                     ;
; 0.993  ; 1.228        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0                     ;
; 0.993  ; 1.228        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1                     ;
; 0.993  ; 1.228        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10                    ;
; 0.993  ; 1.228        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13                    ;
; 0.993  ; 1.228        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7                     ;
; 0.993  ; 1.228        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 0.994  ; 1.229        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 0.994  ; 1.229        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 0.994  ; 1.229        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 0.994  ; 1.229        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 0.994  ; 1.229        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5                     ;
; 0.994  ; 1.229        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 0.995  ; 1.230        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12                    ;
; 0.995  ; 1.230        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4                     ;
; 0.995  ; 1.230        ; 0.235          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'hFlag'                                          ;
+--------+--------------+----------------+------------+-------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------+-------+------------+------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueE[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueE[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueE[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueE[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueE[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueE[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueO[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueO[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueO[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueO[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueO[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; dataEnable       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; dmdFlag          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenE[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenE[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenE[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenE[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenE[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenO[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenO[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenO[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenO[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenO[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[10]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[11]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[12]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[13]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[14]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[15]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[8]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[9]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hsync            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelX[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelX[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelX[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelX[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelX[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelX[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelX[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelY[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelY[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelY[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelY[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelY[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelY[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelY[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelY[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[10]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[11]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[12]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[13]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[14]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[15]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[8]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[9]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redE[0]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redE[1]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redE[2]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redE[3]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redE[4]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redE[5]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redO[0]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redO[1]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redO[2]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redO[3]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redO[4]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redO[5]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; vCurrent[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; vCurrent[10]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; vCurrent[11]     ;
+--------+--------------+----------------+------------+-------+------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                       ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.719  ; 7999.939     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.720  ; 7999.940     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.869  ; 8000.057     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.967  ; 7999.967     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 7999.967  ; 7999.967     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 7999.989  ; 7999.989     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 8000.009  ; 8000.009     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.031  ; 8000.031     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 8000.031  ; 8000.031     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; dotData    ; dotClock   ; 2.311 ; 2.559 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 3.714 ; 4.014 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 3.618 ; 3.855 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 3.618 ; 3.855 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 6.519 ; 6.916 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 5.890 ; 6.074 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 5.890 ; 6.074 ; Fall       ; dotClock        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; dotData    ; dotClock   ; -1.327 ; -1.614 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -1.081 ; -1.420 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -2.637 ; -2.979 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -2.637 ; -2.979 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -1.479 ; -1.845 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -2.160 ; -2.447 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -2.160 ; -2.447 ; Fall       ; dotClock        ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; pairE0        ; hFlag      ; 10.113 ; 10.036 ; Rise       ; hFlag                                          ;
; pairE0(n)     ; hFlag      ; 10.113 ; 10.036 ; Rise       ; hFlag                                          ;
; pairE1        ; hFlag      ; 11.351 ; 11.162 ; Rise       ; hFlag                                          ;
; pairE1(n)     ; hFlag      ; 11.351 ; 11.162 ; Rise       ; hFlag                                          ;
; pairE2        ; hFlag      ; 10.918 ; 10.730 ; Rise       ; hFlag                                          ;
; pairE2(n)     ; hFlag      ; 10.918 ; 10.730 ; Rise       ; hFlag                                          ;
; pairO0        ; hFlag      ; 10.904 ; 10.775 ; Rise       ; hFlag                                          ;
; pairO0(n)     ; hFlag      ; 10.904 ; 10.775 ; Rise       ; hFlag                                          ;
; pairO1        ; hFlag      ; 11.707 ; 11.540 ; Rise       ; hFlag                                          ;
; pairO1(n)     ; hFlag      ; 11.707 ; 11.540 ; Rise       ; hFlag                                          ;
; pairO2        ; hFlag      ; 11.748 ; 11.592 ; Rise       ; hFlag                                          ;
; pairO2(n)     ; hFlag      ; 11.748 ; 11.592 ; Rise       ; hFlag                                          ;
; pairE0        ; clock_50   ; 8.078  ; 8.009  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 8.078  ; 8.009  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 8.236  ; 8.047  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 8.236  ; 8.047  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 8.201  ; 8.103  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 8.201  ; 8.103  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 6.739  ; 6.588  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 6.739  ; 6.588  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 8.712  ; 8.576  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 8.712  ; 8.576  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 8.392  ; 8.291  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 8.392  ; 8.291  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 9.031  ; 8.965  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 9.031  ; 8.965  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 6.809  ; 6.643  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 6.809  ; 6.643  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 5.662  ; 5.448  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; hFlag      ; 8.448 ; 8.417 ; Rise       ; hFlag                                          ;
; pairE0(n)     ; hFlag      ; 8.448 ; 8.417 ; Rise       ; hFlag                                          ;
; pairE1        ; hFlag      ; 9.145 ; 8.956 ; Rise       ; hFlag                                          ;
; pairE1(n)     ; hFlag      ; 9.145 ; 8.956 ; Rise       ; hFlag                                          ;
; pairE2        ; hFlag      ; 9.063 ; 8.889 ; Rise       ; hFlag                                          ;
; pairE2(n)     ; hFlag      ; 9.063 ; 8.889 ; Rise       ; hFlag                                          ;
; pairO0        ; hFlag      ; 9.593 ; 9.488 ; Rise       ; hFlag                                          ;
; pairO0(n)     ; hFlag      ; 9.593 ; 9.488 ; Rise       ; hFlag                                          ;
; pairO1        ; hFlag      ; 9.955 ; 9.705 ; Rise       ; hFlag                                          ;
; pairO1(n)     ; hFlag      ; 9.955 ; 9.705 ; Rise       ; hFlag                                          ;
; pairO2        ; hFlag      ; 9.864 ; 9.719 ; Rise       ; hFlag                                          ;
; pairO2(n)     ; hFlag      ; 9.864 ; 9.719 ; Rise       ; hFlag                                          ;
; pairE0        ; clock_50   ; 5.526 ; 5.453 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 5.526 ; 5.453 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 5.889 ; 5.749 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 5.889 ; 5.749 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 5.826 ; 5.631 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 5.826 ; 5.631 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 5.816 ; 5.648 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 5.816 ; 5.648 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 6.482 ; 6.342 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 6.482 ; 6.342 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 6.385 ; 6.250 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 6.385 ; 6.250 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 6.626 ; 6.460 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 6.626 ; 6.460 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 5.883 ; 5.700 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 5.883 ; 5.700 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 5.054 ; 4.844 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                              ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                           ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; 112.59 MHz ; 112.59 MHz      ; dotClock                                       ;                                                ;
; 138.83 MHz ; 138.83 MHz      ; hFlag                                          ;                                                ;
; 282.81 MHz ; 282.81 MHz      ; u1|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 305.34 MHz ; 238.04 MHz      ; u1|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; hFlag                                          ; -7.226 ; -638.625      ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; -4.892 ; -4.892        ;
; dotClock                                       ; -4.158 ; -494.260      ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; -3.121 ; -52.845       ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; hFlag                                          ; 0.404 ; 0.000         ;
; dotClock                                       ; 0.430 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.716 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; dotClock                                       ; -3.201   ; -326.166      ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; -1.701   ; -54.432       ;
; hFlag                                          ; -1.487   ; -169.518      ;
; clock_50                                       ; 9.943    ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 7999.718 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'hFlag'                                                                              ;
+--------+----------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+------------------+--------------+-------------+--------------+------------+------------+
; -7.226 ; settings[0][0] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -0.809     ; 6.909      ;
; -7.199 ; settings[1][2] ; blueE[5]         ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.974      ;
; -7.199 ; settings[1][2] ; blueE[2]         ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.974      ;
; -7.199 ; settings[1][2] ; blueE[3]         ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.974      ;
; -7.199 ; settings[1][2] ; blueE[4]         ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.974      ;
; -7.165 ; settings[1][2] ; greenE[5]        ; dotClock     ; hFlag       ; 0.500        ; -0.716     ; 6.941      ;
; -7.165 ; settings[1][2] ; greenE[2]        ; dotClock     ; hFlag       ; 0.500        ; -0.716     ; 6.941      ;
; -7.165 ; settings[1][2] ; greenE[3]        ; dotClock     ; hFlag       ; 0.500        ; -0.716     ; 6.941      ;
; -7.165 ; settings[1][2] ; greenE[4]        ; dotClock     ; hFlag       ; 0.500        ; -0.716     ; 6.941      ;
; -7.160 ; settings[1][2] ; redE[5]          ; dotClock     ; hFlag       ; 0.500        ; -0.715     ; 6.937      ;
; -7.160 ; settings[1][2] ; redE[2]          ; dotClock     ; hFlag       ; 0.500        ; -0.715     ; 6.937      ;
; -7.160 ; settings[1][2] ; redE[3]          ; dotClock     ; hFlag       ; 0.500        ; -0.715     ; 6.937      ;
; -7.160 ; settings[1][2] ; redE[4]          ; dotClock     ; hFlag       ; 0.500        ; -0.715     ; 6.937      ;
; -7.154 ; settings[1][5] ; blueE[5]         ; dotClock     ; hFlag       ; 0.500        ; -0.725     ; 6.921      ;
; -7.154 ; settings[1][5] ; blueE[2]         ; dotClock     ; hFlag       ; 0.500        ; -0.725     ; 6.921      ;
; -7.154 ; settings[1][5] ; blueE[3]         ; dotClock     ; hFlag       ; 0.500        ; -0.725     ; 6.921      ;
; -7.154 ; settings[1][5] ; blueE[4]         ; dotClock     ; hFlag       ; 0.500        ; -0.725     ; 6.921      ;
; -7.142 ; settings[1][2] ; currentPixel[9]  ; dotClock     ; hFlag       ; 0.500        ; -0.713     ; 6.921      ;
; -7.131 ; settings[1][2] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -0.713     ; 6.910      ;
; -7.130 ; settings[0][1] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -0.667     ; 6.955      ;
; -7.126 ; settings[1][2] ; pixelX[3]        ; dotClock     ; hFlag       ; 0.500        ; -0.715     ; 6.903      ;
; -7.126 ; settings[1][2] ; pixelX[2]        ; dotClock     ; hFlag       ; 0.500        ; -0.715     ; 6.903      ;
; -7.126 ; settings[1][2] ; pixelX[1]        ; dotClock     ; hFlag       ; 0.500        ; -0.715     ; 6.903      ;
; -7.126 ; settings[1][2] ; pixelX[4]        ; dotClock     ; hFlag       ; 0.500        ; -0.715     ; 6.903      ;
; -7.126 ; settings[1][2] ; pixelX[7]        ; dotClock     ; hFlag       ; 0.500        ; -0.715     ; 6.903      ;
; -7.126 ; settings[1][2] ; pixelX[5]        ; dotClock     ; hFlag       ; 0.500        ; -0.715     ; 6.903      ;
; -7.126 ; settings[1][2] ; pixelX[6]        ; dotClock     ; hFlag       ; 0.500        ; -0.715     ; 6.903      ;
; -7.120 ; settings[1][5] ; greenE[5]        ; dotClock     ; hFlag       ; 0.500        ; -0.724     ; 6.888      ;
; -7.120 ; settings[1][5] ; greenE[2]        ; dotClock     ; hFlag       ; 0.500        ; -0.724     ; 6.888      ;
; -7.120 ; settings[1][5] ; greenE[3]        ; dotClock     ; hFlag       ; 0.500        ; -0.724     ; 6.888      ;
; -7.120 ; settings[1][5] ; greenE[4]        ; dotClock     ; hFlag       ; 0.500        ; -0.724     ; 6.888      ;
; -7.115 ; settings[1][5] ; redE[5]          ; dotClock     ; hFlag       ; 0.500        ; -0.723     ; 6.884      ;
; -7.115 ; settings[1][5] ; redE[2]          ; dotClock     ; hFlag       ; 0.500        ; -0.723     ; 6.884      ;
; -7.115 ; settings[1][5] ; redE[3]          ; dotClock     ; hFlag       ; 0.500        ; -0.723     ; 6.884      ;
; -7.115 ; settings[1][5] ; redE[4]          ; dotClock     ; hFlag       ; 0.500        ; -0.723     ; 6.884      ;
; -7.115 ; settings[0][0] ; currentPixel[9]  ; dotClock     ; hFlag       ; 0.500        ; -0.809     ; 6.798      ;
; -7.111 ; settings[1][2] ; redO[5]          ; dotClock     ; hFlag       ; 0.500        ; -0.716     ; 6.887      ;
; -7.111 ; settings[1][2] ; redO[2]          ; dotClock     ; hFlag       ; 0.500        ; -0.716     ; 6.887      ;
; -7.111 ; settings[1][2] ; redO[3]          ; dotClock     ; hFlag       ; 0.500        ; -0.716     ; 6.887      ;
; -7.111 ; settings[1][2] ; redO[4]          ; dotClock     ; hFlag       ; 0.500        ; -0.716     ; 6.887      ;
; -7.108 ; settings[0][0] ; currentPixel[0]  ; dotClock     ; hFlag       ; 0.500        ; -0.811     ; 6.789      ;
; -7.108 ; settings[0][0] ; currentPixel[1]  ; dotClock     ; hFlag       ; 0.500        ; -0.811     ; 6.789      ;
; -7.108 ; settings[0][0] ; currentPixel[2]  ; dotClock     ; hFlag       ; 0.500        ; -0.811     ; 6.789      ;
; -7.108 ; settings[0][0] ; currentPixel[3]  ; dotClock     ; hFlag       ; 0.500        ; -0.811     ; 6.789      ;
; -7.108 ; settings[0][0] ; currentPixel[4]  ; dotClock     ; hFlag       ; 0.500        ; -0.811     ; 6.789      ;
; -7.108 ; settings[0][0] ; currentPixel[5]  ; dotClock     ; hFlag       ; 0.500        ; -0.811     ; 6.789      ;
; -7.108 ; settings[0][0] ; currentPixel[6]  ; dotClock     ; hFlag       ; 0.500        ; -0.811     ; 6.789      ;
; -7.107 ; settings[1][2] ; pixelYcount[0]   ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.882      ;
; -7.107 ; settings[1][2] ; pixelYcount[1]   ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.882      ;
; -7.107 ; settings[1][2] ; pixelYcount[2]   ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.882      ;
; -7.107 ; settings[1][2] ; pixelYcount[3]   ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.882      ;
; -7.107 ; settings[1][2] ; pixelYcount[4]   ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.882      ;
; -7.107 ; settings[1][2] ; pixelYcount[5]   ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.882      ;
; -7.107 ; settings[1][2] ; pixelYcount[6]   ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.882      ;
; -7.107 ; settings[1][2] ; pixelYcount[7]   ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.882      ;
; -7.107 ; settings[1][2] ; pixelYcount[8]   ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.882      ;
; -7.107 ; settings[1][2] ; pixelYcount[9]   ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.882      ;
; -7.107 ; settings[1][2] ; pixelYcount[10]  ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.882      ;
; -7.107 ; settings[1][2] ; pixelYcount[11]  ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.882      ;
; -7.107 ; settings[1][2] ; pixelYcount[12]  ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.882      ;
; -7.107 ; settings[1][2] ; pixelYcount[13]  ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.882      ;
; -7.107 ; settings[1][2] ; pixelYcount[14]  ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.882      ;
; -7.107 ; settings[1][2] ; pixelYcount[15]  ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.882      ;
; -7.100 ; settings[0][2] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -0.809     ; 6.783      ;
; -7.097 ; settings[1][5] ; currentPixel[9]  ; dotClock     ; hFlag       ; 0.500        ; -0.721     ; 6.868      ;
; -7.088 ; settings[0][4] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -0.667     ; 6.913      ;
; -7.086 ; settings[1][5] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -0.721     ; 6.857      ;
; -7.081 ; settings[1][5] ; pixelX[3]        ; dotClock     ; hFlag       ; 0.500        ; -0.723     ; 6.850      ;
; -7.081 ; settings[1][5] ; pixelX[2]        ; dotClock     ; hFlag       ; 0.500        ; -0.723     ; 6.850      ;
; -7.081 ; settings[1][5] ; pixelX[1]        ; dotClock     ; hFlag       ; 0.500        ; -0.723     ; 6.850      ;
; -7.081 ; settings[1][5] ; pixelX[4]        ; dotClock     ; hFlag       ; 0.500        ; -0.723     ; 6.850      ;
; -7.081 ; settings[1][5] ; pixelX[7]        ; dotClock     ; hFlag       ; 0.500        ; -0.723     ; 6.850      ;
; -7.081 ; settings[1][5] ; pixelX[5]        ; dotClock     ; hFlag       ; 0.500        ; -0.723     ; 6.850      ;
; -7.081 ; settings[1][5] ; pixelX[6]        ; dotClock     ; hFlag       ; 0.500        ; -0.723     ; 6.850      ;
; -7.079 ; settings[1][1] ; blueE[5]         ; dotClock     ; hFlag       ; 0.500        ; -0.923     ; 6.648      ;
; -7.079 ; settings[1][1] ; blueE[2]         ; dotClock     ; hFlag       ; 0.500        ; -0.923     ; 6.648      ;
; -7.079 ; settings[1][1] ; blueE[3]         ; dotClock     ; hFlag       ; 0.500        ; -0.923     ; 6.648      ;
; -7.079 ; settings[1][1] ; blueE[4]         ; dotClock     ; hFlag       ; 0.500        ; -0.923     ; 6.648      ;
; -7.075 ; settings[1][2] ; greenO[5]        ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.850      ;
; -7.075 ; settings[1][2] ; greenO[2]        ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.850      ;
; -7.075 ; settings[1][2] ; greenO[3]        ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.850      ;
; -7.075 ; settings[1][2] ; greenO[4]        ; dotClock     ; hFlag       ; 0.500        ; -0.717     ; 6.850      ;
; -7.066 ; settings[1][5] ; redO[5]          ; dotClock     ; hFlag       ; 0.500        ; -0.724     ; 6.834      ;
; -7.066 ; settings[1][5] ; redO[2]          ; dotClock     ; hFlag       ; 0.500        ; -0.724     ; 6.834      ;
; -7.066 ; settings[1][5] ; redO[3]          ; dotClock     ; hFlag       ; 0.500        ; -0.724     ; 6.834      ;
; -7.066 ; settings[1][5] ; redO[4]          ; dotClock     ; hFlag       ; 0.500        ; -0.724     ; 6.834      ;
; -7.062 ; settings[1][5] ; pixelYcount[0]   ; dotClock     ; hFlag       ; 0.500        ; -0.725     ; 6.829      ;
; -7.062 ; settings[1][5] ; pixelYcount[1]   ; dotClock     ; hFlag       ; 0.500        ; -0.725     ; 6.829      ;
; -7.062 ; settings[1][5] ; pixelYcount[2]   ; dotClock     ; hFlag       ; 0.500        ; -0.725     ; 6.829      ;
; -7.062 ; settings[1][5] ; pixelYcount[3]   ; dotClock     ; hFlag       ; 0.500        ; -0.725     ; 6.829      ;
; -7.062 ; settings[1][5] ; pixelYcount[4]   ; dotClock     ; hFlag       ; 0.500        ; -0.725     ; 6.829      ;
; -7.062 ; settings[1][5] ; pixelYcount[5]   ; dotClock     ; hFlag       ; 0.500        ; -0.725     ; 6.829      ;
; -7.062 ; settings[1][5] ; pixelYcount[6]   ; dotClock     ; hFlag       ; 0.500        ; -0.725     ; 6.829      ;
; -7.062 ; settings[1][5] ; pixelYcount[7]   ; dotClock     ; hFlag       ; 0.500        ; -0.725     ; 6.829      ;
; -7.062 ; settings[1][5] ; pixelYcount[8]   ; dotClock     ; hFlag       ; 0.500        ; -0.725     ; 6.829      ;
; -7.062 ; settings[1][5] ; pixelYcount[9]   ; dotClock     ; hFlag       ; 0.500        ; -0.725     ; 6.829      ;
; -7.062 ; settings[1][5] ; pixelYcount[10]  ; dotClock     ; hFlag       ; 0.500        ; -0.725     ; 6.829      ;
; -7.062 ; settings[1][5] ; pixelYcount[11]  ; dotClock     ; hFlag       ; 0.500        ; -0.725     ; 6.829      ;
; -7.062 ; settings[1][5] ; pixelYcount[12]  ; dotClock     ; hFlag       ; 0.500        ; -0.725     ; 6.829      ;
; -7.062 ; settings[1][5] ; pixelYcount[13]  ; dotClock     ; hFlag       ; 0.500        ; -0.725     ; 6.829      ;
+--------+----------------+------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -4.892    ; settings[3][0]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.909     ; 2.425      ;
; -4.849    ; settings[3][2]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.909     ; 2.382      ;
; -4.798    ; settings[3][14]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.174     ; 2.066      ;
; -4.795    ; settings[3][13]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.174     ; 2.063      ;
; -4.759    ; settings[3][1]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.909     ; 2.292      ;
; -4.719    ; settings[3][4]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.909     ; 2.252      ;
; -4.645    ; settings[3][9]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.174     ; 1.913      ;
; -4.641    ; settings[3][10]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.174     ; 1.909      ;
; -4.633    ; settings[3][3]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.909     ; 2.166      ;
; -4.550    ; settings[3][5]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.909     ; 2.083      ;
; -4.521    ; settings[3][6]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.909     ; 2.054      ;
; -4.494    ; settings[3][15]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.174     ; 1.762      ;
; -4.418    ; settings[3][12]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.174     ; 1.686      ;
; -4.346    ; settings[3][11]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.174     ; 1.614      ;
; -4.267    ; settings[3][8]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.174     ; 1.535      ;
; -3.641    ; settings[3][7]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.909     ; 1.174      ;
; 15996.464 ; pwmBrightness[0] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 3.465      ;
; 15996.544 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 3.385      ;
; 15996.638 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 3.292      ;
; 15996.656 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 3.274      ;
; 15996.657 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 3.273      ;
; 15996.667 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 3.263      ;
; 15996.674 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 3.256      ;
; 15996.675 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 3.255      ;
; 15996.705 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 3.225      ;
; 15996.812 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 3.117      ;
; 15996.832 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 3.097      ;
; 15997.034 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.896      ;
; 15997.070 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.859      ;
; 15997.078 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.852      ;
; 15997.084 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.846      ;
; 15997.085 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.845      ;
; 15997.093 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.837      ;
; 15997.094 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.836      ;
; 15997.115 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.815      ;
; 15997.217 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.713      ;
; 15997.235 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.695      ;
; 15997.236 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.694      ;
; 15997.246 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.684      ;
; 15997.253 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.677      ;
; 15997.254 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.676      ;
; 15997.284 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.646      ;
; 15997.293 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.636      ;
; 15997.346 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.583      ;
; 15997.378 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.552      ;
; 15997.466 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.464      ;
; 15997.469 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.461      ;
; 15997.517 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.413      ;
; 15997.561 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.369      ;
; 15997.562 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.368      ;
; 15997.567 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.363      ;
; 15997.568 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.362      ;
; 15997.576 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.354      ;
; 15997.577 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.353      ;
; 15997.583 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.347      ;
; 15997.583 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.347      ;
; 15997.583 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.347      ;
; 15997.585 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.345      ;
; 15997.598 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.332      ;
; 15997.601 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.329      ;
; 15997.629 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.301      ;
; 15997.687 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.243      ;
; 15997.695 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.235      ;
; 15997.703 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.227      ;
; 15997.715 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.215      ;
; 15997.715 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.215      ;
; 15997.717 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.213      ;
; 15997.729 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.201      ;
; 15997.764 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.165      ;
; 15997.834 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.096      ;
; 15997.836 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.094      ;
; 15997.843 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 2.087      ;
; 15998.013 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 1.917      ;
; 15998.024 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 1.906      ;
; 15998.055 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 1.875      ;
; 15998.150 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 1.780      ;
; 15998.178 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 1.752      ;
; 15998.220 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 1.710      ;
; 15998.231 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 1.699      ;
; 15998.238 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 1.692      ;
; 15998.364 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 1.566      ;
; 15998.399 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 1.531      ;
; 15998.751 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.072     ; 1.179      ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dotClock'                                                                                                                                                                   ;
+--------+------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.158 ; byteBitIn[2]     ; settings[0][1]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 5.251      ;
; -4.158 ; byteBitIn[2]     ; settings[0][4]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 5.251      ;
; -4.158 ; byteBitIn[2]     ; settings[0][5]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 5.251      ;
; -4.050 ; byteBitIn[0]     ; settings[0][1]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 5.143      ;
; -4.050 ; byteBitIn[0]     ; settings[0][4]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 5.143      ;
; -4.050 ; byteBitIn[0]     ; settings[0][5]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 5.143      ;
; -4.034 ; byteBitIn[2]     ; settings[0][0]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.192      ; 5.248      ;
; -4.034 ; byteBitIn[2]     ; settings[0][2]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.192      ; 5.248      ;
; -4.034 ; byteBitIn[2]     ; settings[0][3]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.192      ; 5.248      ;
; -4.034 ; byteBitIn[2]     ; settings[0][6]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.192      ; 5.248      ;
; -4.034 ; byteBitIn[2]     ; settings[0][7]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.192      ; 5.248      ;
; -4.034 ; byteBitIn[2]     ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.115      ; 5.171      ;
; -4.034 ; byteBitIn[2]     ; settings[1][6]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.115      ; 5.171      ;
; -3.941 ; whichSetting[4]  ; settings[0][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.166     ; 4.297      ;
; -3.941 ; whichSetting[4]  ; settings[0][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.166     ; 4.297      ;
; -3.941 ; whichSetting[4]  ; settings[0][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.166     ; 4.297      ;
; -3.937 ; whichSetting[5]  ; settings[0][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.166     ; 4.293      ;
; -3.937 ; whichSetting[5]  ; settings[0][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.166     ; 4.293      ;
; -3.937 ; whichSetting[5]  ; settings[0][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.166     ; 4.293      ;
; -3.926 ; byteBitIn[0]     ; settings[0][0]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.192      ; 5.140      ;
; -3.926 ; byteBitIn[0]     ; settings[0][2]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.192      ; 5.140      ;
; -3.926 ; byteBitIn[0]     ; settings[0][3]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.192      ; 5.140      ;
; -3.926 ; byteBitIn[0]     ; settings[0][6]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.192      ; 5.140      ;
; -3.926 ; byteBitIn[0]     ; settings[0][7]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.192      ; 5.140      ;
; -3.926 ; byteBitIn[0]     ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.115      ; 5.063      ;
; -3.926 ; byteBitIn[0]     ; settings[1][6]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.115      ; 5.063      ;
; -3.911 ; byteBitIn[2]     ; settings[0][8]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.361      ; 5.294      ;
; -3.911 ; byteBitIn[2]     ; settings[0][9]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.361      ; 5.294      ;
; -3.911 ; byteBitIn[2]     ; settings[0][10]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.361      ; 5.294      ;
; -3.911 ; byteBitIn[2]     ; settings[0][11]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.361      ; 5.294      ;
; -3.911 ; byteBitIn[2]     ; settings[0][12]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.361      ; 5.294      ;
; -3.911 ; byteBitIn[2]     ; settings[0][13]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.361      ; 5.294      ;
; -3.911 ; byteBitIn[2]     ; settings[0][14]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.361      ; 5.294      ;
; -3.902 ; byteBitIn[1]     ; settings[0][1]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.995      ;
; -3.902 ; byteBitIn[1]     ; settings[0][4]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.995      ;
; -3.902 ; byteBitIn[1]     ; settings[0][5]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.995      ;
; -3.897 ; whichSetting[4]  ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.122     ; 4.297      ;
; -3.897 ; whichSetting[4]  ; settings[1][6]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.122     ; 4.297      ;
; -3.893 ; whichSetting[5]  ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.122     ; 4.293      ;
; -3.893 ; whichSetting[5]  ; settings[1][6]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.122     ; 4.293      ;
; -3.881 ; byteBitIn[2]     ; settings[1][0]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.297      ; 5.200      ;
; -3.881 ; byteBitIn[2]     ; settings[1][1]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.297      ; 5.200      ;
; -3.881 ; byteBitIn[2]     ; settings[1][3]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.297      ; 5.200      ;
; -3.881 ; byteBitIn[2]     ; settings[1][4]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.297      ; 5.200      ;
; -3.881 ; byteBitIn[2]     ; settings[1][7]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.297      ; 5.200      ;
; -3.842 ; whichSetting[7]  ; settings[0][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.166     ; 4.198      ;
; -3.842 ; whichSetting[7]  ; settings[0][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.166     ; 4.198      ;
; -3.842 ; whichSetting[7]  ; settings[0][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.166     ; 4.198      ;
; -3.836 ; writeAddress[13] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_datain_reg0  ; dotClock     ; dotClock    ; 1.000        ; 0.161      ; 5.056      ;
; -3.835 ; writeAddress[13] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_we_reg       ; dotClock     ; dotClock    ; 1.000        ; 0.156      ; 5.050      ;
; -3.835 ; writeAddress[13] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 1.000        ; 0.156      ; 5.050      ;
; -3.817 ; whichSetting[4]  ; settings[0][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.045     ; 4.294      ;
; -3.817 ; whichSetting[4]  ; settings[0][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.045     ; 4.294      ;
; -3.817 ; whichSetting[4]  ; settings[0][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.045     ; 4.294      ;
; -3.817 ; whichSetting[4]  ; settings[0][6]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.045     ; 4.294      ;
; -3.817 ; whichSetting[4]  ; settings[0][7]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.045     ; 4.294      ;
; -3.813 ; whichSetting[5]  ; settings[0][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.045     ; 4.290      ;
; -3.813 ; whichSetting[5]  ; settings[0][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.045     ; 4.290      ;
; -3.813 ; whichSetting[5]  ; settings[0][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.045     ; 4.290      ;
; -3.813 ; whichSetting[5]  ; settings[0][6]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.045     ; 4.290      ;
; -3.813 ; whichSetting[5]  ; settings[0][7]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.045     ; 4.290      ;
; -3.808 ; whichSetting[1]  ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.140     ; 4.190      ;
; -3.808 ; whichSetting[1]  ; settings[1][6]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.140     ; 4.190      ;
; -3.803 ; byteBitIn[0]     ; settings[0][8]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.361      ; 5.186      ;
; -3.803 ; byteBitIn[0]     ; settings[0][9]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.361      ; 5.186      ;
; -3.803 ; byteBitIn[0]     ; settings[0][10]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.361      ; 5.186      ;
; -3.803 ; byteBitIn[0]     ; settings[0][11]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.361      ; 5.186      ;
; -3.803 ; byteBitIn[0]     ; settings[0][12]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.361      ; 5.186      ;
; -3.803 ; byteBitIn[0]     ; settings[0][13]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.361      ; 5.186      ;
; -3.803 ; byteBitIn[0]     ; settings[0][14]                                                                                        ; dotClock     ; dotClock    ; 1.000        ; 0.361      ; 5.186      ;
; -3.798 ; whichSetting[7]  ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.122     ; 4.198      ;
; -3.798 ; whichSetting[7]  ; settings[1][6]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.122     ; 4.198      ;
; -3.778 ; byteBitIn[1]     ; settings[0][0]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.192      ; 4.992      ;
; -3.778 ; byteBitIn[1]     ; settings[0][2]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.192      ; 4.992      ;
; -3.778 ; byteBitIn[1]     ; settings[0][3]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.192      ; 4.992      ;
; -3.778 ; byteBitIn[1]     ; settings[0][6]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.192      ; 4.992      ;
; -3.778 ; byteBitIn[1]     ; settings[0][7]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.192      ; 4.992      ;
; -3.778 ; byteBitIn[1]     ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.115      ; 4.915      ;
; -3.778 ; byteBitIn[1]     ; settings[1][6]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.115      ; 4.915      ;
; -3.773 ; byteBitIn[0]     ; settings[1][0]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.297      ; 5.092      ;
; -3.773 ; byteBitIn[0]     ; settings[1][1]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.297      ; 5.092      ;
; -3.773 ; byteBitIn[0]     ; settings[1][3]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.297      ; 5.092      ;
; -3.773 ; byteBitIn[0]     ; settings[1][4]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.297      ; 5.092      ;
; -3.773 ; byteBitIn[0]     ; settings[1][7]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.297      ; 5.092      ;
; -3.754 ; whichSetting[2]  ; settings[0][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.184     ; 4.092      ;
; -3.754 ; whichSetting[2]  ; settings[0][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.184     ; 4.092      ;
; -3.754 ; whichSetting[2]  ; settings[0][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.184     ; 4.092      ;
; -3.744 ; whichSetting[4]  ; settings[1][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.060      ; 4.326      ;
; -3.744 ; whichSetting[4]  ; settings[1][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.060      ; 4.326      ;
; -3.744 ; whichSetting[4]  ; settings[1][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.060      ; 4.326      ;
; -3.744 ; whichSetting[4]  ; settings[1][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.060      ; 4.326      ;
; -3.744 ; whichSetting[4]  ; settings[1][7]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.060      ; 4.326      ;
; -3.740 ; whichSetting[5]  ; settings[1][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.060      ; 4.322      ;
; -3.740 ; whichSetting[5]  ; settings[1][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.060      ; 4.322      ;
; -3.740 ; whichSetting[5]  ; settings[1][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.060      ; 4.322      ;
; -3.740 ; whichSetting[5]  ; settings[1][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.060      ; 4.322      ;
; -3.740 ; whichSetting[5]  ; settings[1][7]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.060      ; 4.322      ;
; -3.726 ; whichSetting[0]  ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.140     ; 4.108      ;
; -3.726 ; whichSetting[0]  ; settings[1][6]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.140     ; 4.108      ;
; -3.718 ; whichSetting[7]  ; settings[0][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.045     ; 4.195      ;
+--------+------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -3.121 ; currentPixel[13]                                                                                       ; readAddress[13]                                                                                        ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.349     ; 1.214      ;
; -2.729 ; currentPixel[8]                                                                                        ; readAddress[8]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.349     ; 0.822      ;
; -2.728 ; currentPixel[0]                                                                                        ; readAddress[0]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.349     ; 0.821      ;
; -2.727 ; currentPixel[7]                                                                                        ; readAddress[7]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.349     ; 0.820      ;
; -2.727 ; currentPixel[5]                                                                                        ; readAddress[5]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.349     ; 0.820      ;
; -2.727 ; currentPixel[3]                                                                                        ; readAddress[3]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.349     ; 0.820      ;
; -2.726 ; currentPixel[6]                                                                                        ; readAddress[6]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.349     ; 0.819      ;
; -2.725 ; currentPixel[12]                                                                                       ; readAddress[12]                                                                                        ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.349     ; 0.818      ;
; -2.725 ; currentPixel[10]                                                                                       ; readAddress[10]                                                                                        ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.349     ; 0.818      ;
; -2.725 ; currentPixel[9]                                                                                        ; readAddress[9]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.349     ; 0.818      ;
; -2.725 ; currentPixel[4]                                                                                        ; readAddress[4]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.349     ; 0.818      ;
; -2.725 ; currentPixel[2]                                                                                        ; readAddress[2]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.349     ; 0.818      ;
; -2.725 ; currentPixel[1]                                                                                        ; readAddress[1]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.349     ; 0.818      ;
; -2.724 ; currentPixel[11]                                                                                       ; readAddress[11]                                                                                        ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.349     ; 0.817      ;
; -0.775 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.042     ; 3.157      ;
; -0.775 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.042     ; 3.157      ;
; -0.775 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.042     ; 3.157      ;
; -0.775 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.042     ; 3.157      ;
; -0.775 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.042     ; 3.157      ;
; -0.775 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.042     ; 3.157      ;
; -0.775 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.042     ; 3.157      ;
; -0.775 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.042     ; 3.157      ;
; -0.775 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.042     ; 3.157      ;
; -0.775 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.042     ; 3.157      ;
; -0.775 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.042     ; 3.157      ;
; -0.775 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.042     ; 3.157      ;
; -0.775 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.042     ; 3.157      ;
; -0.775 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.042     ; 3.157      ;
; -0.775 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.042     ; 3.157      ;
; -0.775 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.042     ; 3.157      ;
; -0.392 ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.223      ; 3.154      ;
; -0.368 ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.224      ; 3.131      ;
; -0.305 ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.229      ; 3.073      ;
; -0.278 ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.226      ; 3.043      ;
; -0.271 ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.223      ; 3.033      ;
; -0.262 ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.226      ; 3.027      ;
; -0.259 ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.235      ; 3.033      ;
; -0.032 ; readAddress[2]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.226      ; 2.797      ;
; -0.020 ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.213      ; 2.772      ;
; -0.009 ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.221      ; 2.769      ;
; 0.010  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.215      ; 2.744      ;
; 0.027  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.214      ; 2.726      ;
; 0.050  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.231      ; 2.720      ;
; 0.051  ; readAddress[9]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.233      ; 2.721      ;
; 0.065  ; readAddress[2]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.235      ; 2.709      ;
; 0.074  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.233      ; 2.698      ;
; 0.085  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.231      ; 2.685      ;
; 0.087  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.233      ; 2.685      ;
; 0.095  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.223      ; 2.667      ;
; 0.109  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.225      ; 2.655      ;
; 0.114  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.225      ; 2.650      ;
; 0.119  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.213      ; 2.633      ;
; 0.121  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 2.646      ;
; 0.127  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.217      ; 2.629      ;
; 0.130  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.216      ; 2.625      ;
; 0.135  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.234      ; 2.638      ;
; 0.150  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.233      ; 2.622      ;
; 0.155  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.214      ; 2.598      ;
; 0.172  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.225      ; 2.592      ;
; 0.173  ; readAddress[9]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.213      ; 2.579      ;
; 0.177  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.216      ; 2.578      ;
; 0.183  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.231      ; 2.587      ;
; 0.187  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 2.580      ;
; 0.191  ; readAddress[7]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.234      ; 2.582      ;
; 0.194  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.226      ; 2.571      ;
; 0.202  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.225      ; 2.562      ;
; 0.207  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.235      ; 2.567      ;
; 0.208  ; readAddress[5]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.217      ; 2.548      ;
; 0.214  ; readAddress[2]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.220      ; 2.545      ;
; 0.218  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.216      ; 2.537      ;
; 0.261  ; readAddress[5]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.216      ; 2.494      ;
; 0.345  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.212      ; 2.406      ;
; 0.369  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.235      ; 2.405      ;
; 0.379  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.231      ; 2.391      ;
; 0.388  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.211      ; 2.362      ;
; 0.394  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.220      ; 2.365      ;
; 0.403  ; readAddress[9]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.226      ; 2.362      ;
; 0.404  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.233      ; 2.368      ;
; 0.411  ; readAddress[9]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.218      ; 2.346      ;
; 0.414  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.214      ; 2.339      ;
; 0.416  ; readAddress[2]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.231      ; 2.354      ;
; 0.423  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.218      ; 2.334      ;
; 0.423  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.218      ; 2.334      ;
; 0.423  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.216      ; 2.332      ;
; 0.423  ; readAddress[2]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.223      ; 2.339      ;
; 0.434  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.225      ; 2.330      ;
; 0.436  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.232      ; 2.335      ;
; 0.436  ; readAddress[5]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.226      ; 2.329      ;
; 0.437  ; readAddress[2]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.225      ; 2.327      ;
; 0.438  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.226      ; 2.327      ;
; 0.439  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.227      ; 2.327      ;
; 0.451  ; readAddress[8]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.222      ; 2.310      ;
; 0.452  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.217      ; 2.304      ;
; 0.453  ; readAddress[9]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.221      ; 2.307      ;
; 0.453  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.225      ; 2.311      ;
; 0.455  ; readAddress[6]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.235      ; 2.319      ;
; 0.457  ; readAddress[11]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.216      ; 2.298      ;
; 0.463  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.216      ; 2.292      ;
; 0.464  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.214      ; 2.289      ;
; 0.464  ; readAddress[7]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.215      ; 2.290      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.401 ; which_bit[1]                                                                           ; which_bit[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; which_bit[2]                                                                           ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; which_bit[3]                                                                           ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; which_bit[0]                                                                           ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.480 ; which_bit[3]                                                                           ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.678 ; which_bit[1]                                                                           ; hFlag                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.946      ;
; 0.690 ; which_bit[0]                                                                           ; which_bit[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.693 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.279      ;
; 0.693 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.278      ;
; 0.694 ; which_bit[0]                                                                           ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.281      ;
; 0.698 ; which_bit[0]                                                                           ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.700 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.300      ;
; 0.703 ; readAddress[3]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.289      ;
; 0.714 ; which_bit[0]                                                                           ; hFlag                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.720 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.321      ;
; 0.722 ; readAddress[0]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.308      ;
; 0.730 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.329      ;
; 0.735 ; readAddress[4]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.321      ;
; 0.735 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.320      ;
; 0.741 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.325      ;
; 0.788 ; which_bit[3]                                                                           ; hFlag                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.056      ;
; 0.799 ; readAddress[2]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.401      ;
; 0.821 ; which_bit[2]                                                                           ; hFlag                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.089      ;
; 0.826 ; which_bit[1]                                                                           ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.094      ;
; 0.845 ; which_bit[2]                                                                           ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.113      ;
; 0.849 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.427      ;
; 0.856 ; which_bit[2]                                                                           ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.124      ;
; 0.861 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.441      ;
; 0.861 ; which_bit[1]                                                                           ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.129      ;
; 0.863 ; which_bit[1]                                                                           ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.131      ;
; 0.917 ; readAddress[3]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.505      ;
; 0.920 ; readAddress[4]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.500      ;
; 0.933 ; readAddress[0]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.521      ;
; 0.949 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.551      ;
; 0.959 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.562      ;
; 0.972 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.553      ;
; 0.974 ; readAddress[4]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.562      ;
; 0.981 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.569      ;
; 0.982 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.569      ;
; 0.984 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.571      ;
; 0.994 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.582      ;
; 0.999 ; readAddress[10]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.582      ;
; 1.004 ; readAddress[3]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.588      ;
; 1.006 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.605      ;
; 1.010 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.608      ;
; 1.013 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.605      ;
; 1.018 ; readAddress[0]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.602      ;
; 1.024 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.620      ;
; 1.030 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.631      ;
; 1.032 ; readAddress[12]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.611      ;
; 1.035 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.614      ;
; 1.036 ; readAddress[1]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.616      ;
; 1.036 ; readAddress[12]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.635      ;
; 1.037 ; readAddress[0]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.617      ;
; 1.039 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.618      ;
; 1.040 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.621      ;
; 1.041 ; readAddress[2]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.623      ;
; 1.042 ; readAddress[0]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.624      ;
; 1.042 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.625      ;
; 1.042 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.625      ;
; 1.044 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.626      ;
; 1.045 ; readAddress[2]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.628      ;
; 1.048 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.652      ;
; 1.048 ; readAddress[12]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.631      ;
; 1.051 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.633      ;
; 1.056 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.640      ;
; 1.061 ; readAddress[3]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.661      ;
; 1.062 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.641      ;
; 1.062 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.653      ;
; 1.065 ; readAddress[3]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.657      ;
; 1.065 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.665      ;
; 1.067 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.649      ;
; 1.069 ; readAddress[0]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.652      ;
; 1.069 ; readAddress[12]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.650      ;
; 1.072 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.652      ;
; 1.072 ; readAddress[13]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|address_reg_b[0]                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.531      ; 1.798      ;
; 1.073 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.655      ;
; 1.073 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.674      ;
; 1.075 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.671      ;
; 1.077 ; readAddress[1]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.670      ;
; 1.077 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.669      ;
; 1.079 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.662      ;
; 1.080 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.663      ;
; 1.087 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.686      ;
; 1.089 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.692      ;
; 1.090 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|address_reg_b[0] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0]             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 0.914      ;
; 1.090 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.672      ;
; 1.095 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.688      ;
; 1.100 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.691      ;
; 1.100 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.692      ;
; 1.101 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.682      ;
; 1.102 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.695      ;
; 1.103 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.695      ;
; 1.110 ; readAddress[13]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.694      ;
; 1.114 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.710      ;
; 1.122 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.719      ;
; 1.124 ; readAddress[2]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.721      ;
; 1.124 ; readAddress[1]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.706      ;
; 1.126 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.718      ;
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'hFlag'                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node         ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.404 ; vsync                                                                                      ; vsync           ; hFlag                                          ; hFlag       ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; hCurrent[5]                                                                                ; hCurrent[5]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.684      ;
; 0.471 ; pixelX[7]                                                                                  ; pixelX[7]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.737      ;
; 0.485 ; hCurrent[5]                                                                                ; hCurrent[10]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.751      ;
; 0.706 ; hCurrent[3]                                                                                ; hCurrent[3]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.972      ;
; 0.707 ; pixelYcount[13]                                                                            ; pixelYcount[13] ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; pixelYcount[5]                                                                             ; pixelYcount[5]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; pixelYcount[3]                                                                             ; pixelYcount[3]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; vCurrent[13]                                                                               ; vCurrent[13]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; hCurrent[13]                                                                               ; hCurrent[13]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; pixelX[6]                                                                                  ; pixelX[6]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; pixelYcount[11]                                                                            ; pixelYcount[11] ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; pixelYcount[1]                                                                             ; pixelYcount[1]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; pixelY[5]                                                                                  ; pixelY[5]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; hCurrent[11]                                                                               ; hCurrent[11]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; pixelYcount[15]                                                                            ; pixelYcount[15] ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; pixelYcount[6]                                                                             ; pixelYcount[6]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; vCurrent[15]                                                                               ; vCurrent[15]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; hCurrent[15]                                                                               ; hCurrent[15]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; pixelYcount[9]                                                                             ; pixelYcount[9]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; pixelYcount[7]                                                                             ; pixelYcount[7]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; pixelY[6]                                                                                  ; pixelY[6]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; vCurrent[9]                                                                                ; vCurrent[9]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; hCurrent[9]                                                                                ; hCurrent[9]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; hCurrent[7]                                                                                ; hCurrent[7]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; hCurrent[2]                                                                                ; hCurrent[2]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.977      ;
; 0.712 ; pixelYcount[2]                                                                             ; pixelYcount[2]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; hCurrent[4]                                                                                ; hCurrent[4]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.978      ;
; 0.713 ; pixelYcount[14]                                                                            ; pixelYcount[14] ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; pixelYcount[12]                                                                            ; pixelYcount[12] ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; pixelYcount[10]                                                                            ; pixelYcount[10] ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; pixelYcount[4]                                                                             ; pixelYcount[4]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; pixelY[7]                                                                                  ; pixelY[7]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; pixelY[4]                                                                                  ; pixelY[4]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; vCurrent[14]                                                                               ; vCurrent[14]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; vCurrent[12]                                                                               ; vCurrent[12]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; hCurrent[14]                                                                               ; hCurrent[14]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; hCurrent[12]                                                                               ; hCurrent[12]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; hCurrent[8]                                                                                ; hCurrent[8]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; pixelYcount[8]                                                                             ; pixelYcount[8]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.980      ;
; 0.728 ; vCurrent[5]                                                                                ; vCurrent[5]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.994      ;
; 0.729 ; vCurrent[1]                                                                                ; vCurrent[1]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.995      ;
; 0.730 ; vCurrent[11]                                                                               ; vCurrent[11]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.996      ;
; 0.731 ; hCurrent[6]                                                                                ; hCurrent[6]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.997      ;
; 0.732 ; vCurrent[7]                                                                                ; vCurrent[7]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.998      ;
; 0.732 ; vCurrent[10]                                                                               ; vsync           ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.998      ;
; 0.733 ; vCurrent[2]                                                                                ; vCurrent[2]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 0.999      ;
; 0.735 ; pixelYcount[0]                                                                             ; pixelYcount[0]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.001      ;
; 0.735 ; vCurrent[8]                                                                                ; vCurrent[8]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.001      ;
; 0.765 ; pixelX[2]                                                                                  ; pixelX[2]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.031      ;
; 0.765 ; pixelX[1]                                                                                  ; pixelX[1]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.031      ;
; 0.768 ; pixelX[3]                                                                                  ; pixelX[3]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.034      ;
; 0.806 ; pixelY[0]                                                                                  ; pixelY[0]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.072      ;
; 0.861 ; pixelX[5]                                                                                  ; pixelX[5]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.127      ;
; 0.867 ; hCurrent[5]                                                                                ; hsync           ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.133      ;
; 0.893 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5         ; redO[2]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 2.068      ; 3.236      ;
; 0.913 ; pixelY[1]                                                                                  ; pixelY[1]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.179      ;
; 0.916 ; pixelY[2]                                                                                  ; pixelY[2]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.182      ;
; 0.923 ; hCurrent[5]                                                                                ; hCurrent[1]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.189      ;
; 0.930 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14        ; redE[3]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 2.057      ; 3.262      ;
; 0.976 ; hCurrent[4]                                                                                ; hCurrent[5]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.074      ; 1.245      ;
; 0.977 ; hCurrent[4]                                                                                ; hCurrent[1]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.074      ; 1.246      ;
; 0.978 ; hCurrent[4]                                                                                ; hCurrent[10]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.074      ; 1.247      ;
; 0.999 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6         ; redE[3]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 2.067      ; 3.341      ;
; 1.021 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; blueO[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 2.346      ; 3.642      ;
; 1.027 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5         ; redO[3]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 2.068      ; 3.370      ;
; 1.028 ; hCurrent[3]                                                                                ; hCurrent[4]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; pixelYcount[6]                                                                             ; pixelYcount[7]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; hCurrent[2]                                                                                ; hCurrent[3]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; pixelYcount[0]                                                                             ; pixelYcount[1]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; pixelYcount[5]                                                                             ; pixelYcount[6]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; pixelYcount[13]                                                                            ; pixelYcount[14] ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; pixelYcount[3]                                                                             ; pixelYcount[4]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; vCurrent[13]                                                                               ; vCurrent[14]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; hCurrent[13]                                                                               ; hCurrent[14]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; pixelY[6]                                                                                  ; pixelY[7]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; pixelX[6]                                                                                  ; pixelX[7]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; pixelYcount[4]                                                                             ; pixelYcount[5]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; pixelYcount[2]                                                                             ; pixelYcount[3]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; pixelY[5]                                                                                  ; pixelY[6]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; pixelYcount[11]                                                                            ; pixelYcount[12] ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; hCurrent[11]                                                                               ; hCurrent[12]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; pixelYcount[12]                                                                            ; pixelYcount[13] ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; vCurrent[12]                                                                               ; vCurrent[13]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; hCurrent[12]                                                                               ; hCurrent[13]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; pixelYcount[10]                                                                            ; pixelYcount[11] ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; pixelY[4]                                                                                  ; pixelY[5]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; pixelYcount[14]                                                                            ; pixelYcount[15] ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; vCurrent[14]                                                                               ; vCurrent[15]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; hCurrent[14]                                                                               ; hCurrent[15]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; hCurrent[8]                                                                                ; hCurrent[9]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.297      ;
; 1.032 ; pixelYcount[8]                                                                             ; pixelYcount[9]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; pixelYcount[1]                                                                             ; pixelYcount[2]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.298      ;
; 1.034 ; pixelYcount[9]                                                                             ; pixelYcount[10] ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; hCurrent[7]                                                                                ; hCurrent[8]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; pixelYcount[7]                                                                             ; pixelYcount[8]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.300      ;
; 1.043 ; pixelYcount[6]                                                                             ; pixelYcount[8]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.309      ;
; 1.045 ; hCurrent[2]                                                                                ; hCurrent[4]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.311      ;
; 1.045 ; pixelYcount[0]                                                                             ; pixelYcount[2]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.071      ; 1.311      ;
; 1.046 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5         ; redE[2]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 2.069      ; 3.390      ;
+-------+--------------------------------------------------------------------------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dotClock'                                                                                                                                                                                  ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; byteBuild[0]                    ; byteBuild[0]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[1]                    ; byteBuild[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[3]                    ; byteBuild[3]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[2]                    ; byteBuild[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[4]                    ; byteBuild[4]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[5]                    ; byteBuild[5]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[6]                    ; byteBuild[6]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[7]                    ; byteBuild[7]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; startingRaster.0010000000000000 ; startingRaster.0010000000000000                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.432 ; hiLow                           ; hiLow                                                                                                  ; dotClock     ; dotClock    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; byteBitIn[2]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; byteBitIn[1]                    ; byteBitIn[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; writeEnable                     ; writeEnable                                                                                            ; dotClock     ; dotClock    ; 0.000        ; 0.042      ; 0.669      ;
; 0.447 ; byteBitIn[0]                    ; byteBitIn[0]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.042      ; 0.684      ;
; 0.454 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.780      ; 1.464      ;
; 0.460 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.780      ; 1.470      ;
; 0.484 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.753      ; 1.467      ;
; 0.500 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.753      ; 1.483      ;
; 0.506 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.753      ; 1.489      ;
; 0.515 ; byteBitIn[1]                    ; byteBuild[7]                                                                                           ; dotClock     ; dotClock    ; -0.500       ; 0.913      ; 1.123      ;
; 0.519 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.753      ; 1.502      ;
; 0.524 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.780      ; 1.534      ;
; 0.526 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.752      ; 1.508      ;
; 0.531 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.780      ; 1.541      ;
; 0.533 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.752      ; 1.515      ;
; 0.533 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.752      ; 1.515      ;
; 0.533 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.752      ; 1.515      ;
; 0.565 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.348      ; 1.143      ;
; 0.566 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.348      ; 1.144      ;
; 0.567 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.348      ; 1.145      ;
; 0.589 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.348      ; 1.167      ;
; 0.591 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.362      ; 1.183      ;
; 0.602 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.362      ; 1.194      ;
; 0.603 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.362      ; 1.195      ;
; 0.603 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.335      ; 1.168      ;
; 0.604 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.335      ; 1.169      ;
; 0.629 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.218      ; 1.077      ;
; 0.637 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.218      ; 1.085      ;
; 0.638 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.335      ; 1.203      ;
; 0.651 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.218      ; 1.099      ;
; 0.655 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.218      ; 1.103      ;
; 0.655 ; byteBitIn[0]                    ; byteBuild[7]                                                                                           ; dotClock     ; dotClock    ; -0.500       ; 0.913      ; 1.263      ;
; 0.680 ; byteBitIn[2]                    ; writeEnable                                                                                            ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.924      ;
; 0.683 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.218      ; 1.131      ;
; 0.683 ; byteBitIn[2]                    ; hiLow                                                                                                  ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.927      ;
; 0.688 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.780      ; 1.698      ;
; 0.703 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.218      ; 1.151      ;
; 0.734 ; writeAddress[3]                 ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; writeAddress[5]                 ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.973      ;
; 0.735 ; writeAddress[11]                ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.974      ;
; 0.736 ; writeAddress[1]                 ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; writeAddress[13]                ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.975      ;
; 0.738 ; writeAddress[7]                 ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.977      ;
; 0.738 ; writeAddress[9]                 ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.977      ;
; 0.739 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.753      ; 1.722      ;
; 0.739 ; writeAddress[2]                 ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.978      ;
; 0.740 ; writeAddress[4]                 ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.979      ;
; 0.741 ; writeAddress[10]                ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.980      ;
; 0.743 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.753      ; 1.726      ;
; 0.744 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.780      ; 1.754      ;
; 0.750 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.780      ; 1.760      ;
; 0.759 ; writeAddress[6]                 ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.998      ;
; 0.762 ; writeAddress[0]                 ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 1.001      ;
; 0.763 ; writeAddress[8]                 ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 1.002      ;
; 0.763 ; writeAddress[12]                ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 1.002      ;
; 0.767 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.752      ; 1.749      ;
; 0.768 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.780      ; 1.778      ;
; 0.778 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.753      ; 1.761      ;
; 0.779 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.752      ; 1.761      ;
; 0.782 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.752      ; 1.764      ;
; 0.790 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.752      ; 1.772      ;
; 0.798 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.780      ; 1.808      ;
; 0.803 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.780      ; 1.813      ;
; 0.811 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.753      ; 1.794      ;
; 0.811 ; byteBitIn[1]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.055      ;
; 0.814 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.752      ; 1.796      ;
; 0.815 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.348      ; 1.393      ;
; 0.815 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.752      ; 1.797      ;
; 0.816 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.752      ; 1.798      ;
; 0.821 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.753      ; 1.804      ;
; 0.825 ; byteBitIn[0]                    ; byteBitIn[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.069      ;
; 0.827 ; byteBitIn[0]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.071      ;
; 0.830 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.335      ; 1.395      ;
; 0.830 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.348      ; 1.408      ;
; 0.831 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.362      ; 1.423      ;
; 0.832 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.753      ; 1.815      ;
; 0.832 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.362      ; 1.424      ;
; 0.833 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.362      ; 1.425      ;
; 0.835 ; byteBitIn[2]                    ; byteBuild[7]                                                                                           ; dotClock     ; dotClock    ; -0.500       ; 0.913      ; 1.443      ;
; 0.840 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.753      ; 1.823      ;
; 0.841 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.362      ; 1.433      ;
; 0.841 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.335      ; 1.406      ;
; 0.842 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.335      ; 1.407      ;
; 0.845 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.335      ; 1.410      ;
; 0.865 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.362      ; 1.457      ;
; 0.867 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.335      ; 1.432      ;
; 0.883 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.362      ; 1.475      ;
; 0.883 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.348      ; 1.461      ;
; 0.889 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.348      ; 1.467      ;
; 0.891 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.335      ; 1.456      ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.716 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.983      ;
; 0.839 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.106      ;
; 1.032 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.300      ;
; 1.037 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.304      ;
; 1.039 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.306      ;
; 1.049 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.316      ;
; 1.055 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.322      ;
; 1.077 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.344      ;
; 1.077 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.344      ;
; 1.152 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.419      ;
; 1.152 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.419      ;
; 1.166 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.433      ;
; 1.167 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.434      ;
; 1.171 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.438      ;
; 1.171 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.438      ;
; 1.182 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.449      ;
; 1.195 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.462      ;
; 1.209 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.476      ;
; 1.227 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.494      ;
; 1.274 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.541      ;
; 1.275 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.542      ;
; 1.343 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.610      ;
; 1.344 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.611      ;
; 1.348 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.615      ;
; 1.350 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.617      ;
; 1.351 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.618      ;
; 1.355 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.622      ;
; 1.360 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.627      ;
; 1.366 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.633      ;
; 1.373 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.640      ;
; 1.387 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.654      ;
; 1.458 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.725      ;
; 1.463 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.730      ;
; 1.463 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.730      ;
; 1.482 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.749      ;
; 1.486 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.753      ;
; 1.489 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.756      ;
; 1.511 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.778      ;
; 1.521 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.788      ;
; 1.535 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.802      ;
; 1.596 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.861      ;
; 1.805 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.072      ;
; 1.808 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.075      ;
; 1.810 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.077      ;
; 1.838 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.105      ;
; 1.922 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.187      ;
; 2.008 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.273      ;
; 2.081 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.346      ;
; 2.173 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.440      ;
; 2.173 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.440      ;
; 2.196 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.463      ;
; 2.198 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.465      ;
; 2.203 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.470      ;
; 2.212 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.479      ;
; 2.324 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.589      ;
; 2.337 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.604      ;
; 2.340 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.607      ;
; 2.370 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.637      ;
; 2.411 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.676      ;
; 2.625 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.892      ;
; 2.648 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.915      ;
; 2.650 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.917      ;
; 2.655 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.922      ;
; 2.664 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.931      ;
; 2.673 ; pwmBrightness[0] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.938      ;
; 2.726 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.991      ;
; 3.718 ; settings[3][7]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.425     ; 1.098      ;
; 4.272 ; settings[3][6]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.425     ; 1.652      ;
; 4.283 ; settings[3][8]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.680     ; 1.408      ;
; 4.295 ; settings[3][11]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.680     ; 1.420      ;
; 4.374 ; settings[3][5]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.425     ; 1.754      ;
; 4.399 ; settings[3][12]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.680     ; 1.524      ;
; 4.401 ; settings[3][4]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.425     ; 1.781      ;
; 4.408 ; settings[3][15]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.680     ; 1.533      ;
; 4.419 ; settings[3][3]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.425     ; 1.799      ;
; 4.528 ; settings[3][2]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.425     ; 1.908      ;
; 4.541 ; settings[3][1]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.425     ; 1.921      ;
; 4.630 ; settings[3][9]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.680     ; 1.755      ;
; 4.631 ; settings[3][10]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.680     ; 1.756      ;
; 4.632 ; settings[3][0]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.425     ; 2.012      ;
; 4.748 ; settings[3][14]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.680     ; 1.873      ;
; 4.750 ; settings[3][13]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.680     ; 1.875      ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dotClock'                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_we_reg        ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; dotClock ; Rise       ; dotClock                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; byteBitIn[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; byteBitIn[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; byteBitIn[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[0]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[1]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[2]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[3]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[4]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[5]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[6]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[7]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; hiLow                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][0]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][10]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][11]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][12]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][13]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][14]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][15]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][1]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][2]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][3]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][4]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][5]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][6]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][7]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][8]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][9]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][0]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][10]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][11]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][12]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][13]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][14]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][15]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][1]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][2]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][3]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][4]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][5]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][6]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][7]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][8]                                                                                         ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10                    ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11                    ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12                    ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13                    ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14                    ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15                    ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9                     ;
; -1.701 ; 2.500        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hFlag                                                                                                  ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|address_reg_b[0]                 ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0]             ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[0]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[10]                                                                                        ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[11]                                                                                        ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[12]                                                                                        ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[13]                                                                                        ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[1]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[2]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[3]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[4]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[5]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[6]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[7]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[8]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[9]                                                                                         ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[0]                                                                                           ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[1]                                                                                           ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[2]                                                                                           ;
; 0.013  ; 2.500        ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[3]                                                                                           ;
; 0.927  ; 1.143        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|address_reg_b[0]                 ;
; 0.968  ; 1.184        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hFlag                                                                                                  ;
; 0.968  ; 1.184        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[0]                                                                                           ;
; 0.968  ; 1.184        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[1]                                                                                           ;
; 0.968  ; 1.184        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[2]                                                                                           ;
; 0.968  ; 1.184        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[3]                                                                                           ;
; 0.969  ; 1.185        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[0]                                                                                         ;
; 0.969  ; 1.185        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[10]                                                                                        ;
; 0.969  ; 1.185        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[11]                                                                                        ;
; 0.969  ; 1.185        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[12]                                                                                        ;
; 0.969  ; 1.185        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[13]                                                                                        ;
; 0.969  ; 1.185        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[1]                                                                                         ;
; 0.969  ; 1.185        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[2]                                                                                         ;
; 0.969  ; 1.185        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[3]                                                                                         ;
; 0.969  ; 1.185        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[4]                                                                                         ;
; 0.969  ; 1.185        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[5]                                                                                         ;
; 0.969  ; 1.185        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[6]                                                                                         ;
; 0.969  ; 1.185        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[7]                                                                                         ;
; 0.969  ; 1.185        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[8]                                                                                         ;
; 0.969  ; 1.185        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[9]                                                                                         ;
; 0.970  ; 1.186        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0]             ;
; 0.992  ; 1.222        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5                     ;
; 0.992  ; 1.222        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 0.992  ; 1.222        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7                     ;
; 0.992  ; 1.222        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 0.993  ; 1.223        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0                     ;
; 0.993  ; 1.223        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 0.993  ; 1.223        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11                    ;
; 0.993  ; 1.223        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 0.993  ; 1.223        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12                    ;
; 0.993  ; 1.223        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 0.993  ; 1.223        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13                    ;
; 0.993  ; 1.223        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 0.993  ; 1.223        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14                    ;
; 0.993  ; 1.223        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 0.993  ; 1.223        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2                     ;
; 0.993  ; 1.223        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 0.993  ; 1.223        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3                     ;
; 0.993  ; 1.223        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 0.993  ; 1.223        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6                     ;
; 0.993  ; 1.223        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 0.993  ; 1.223        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9                     ;
; 0.993  ; 1.223        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 0.994  ; 1.224        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10                    ;
; 0.994  ; 1.224        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 0.994  ; 1.224        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15                    ;
; 0.994  ; 1.224        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'hFlag'                                           ;
+--------+--------------+----------------+------------+-------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------+-------+------------+------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueE[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueE[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueE[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueE[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueE[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueE[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueO[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueO[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueO[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueO[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; blueO[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; currentPixel[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; dataEnable       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; dmdFlag          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenE[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenE[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenE[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenE[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenE[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenO[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenO[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenO[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenO[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; greenO[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[10]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[11]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[12]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[13]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[14]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[15]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[8]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hCurrent[9]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; hsync            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelX[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelX[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelX[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelX[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelX[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelX[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelX[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelY[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelY[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelY[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelY[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelY[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelY[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelY[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelY[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[10]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[11]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[12]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[13]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[14]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[15]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[8]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; pixelYcount[9]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redE[0]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redE[1]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redE[2]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redE[3]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redE[4]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redE[5]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redO[0]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redO[1]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redO[2]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redO[3]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redO[4]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; redO[5]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; vCurrent[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; vCurrent[10]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; hFlag ; Rise       ; vCurrent[11]     ;
+--------+--------------+----------------+------------+-------+------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 7999.718  ; 7999.934     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.718  ; 7999.934     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.718  ; 7999.934     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.718  ; 7999.934     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.718  ; 7999.934     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.718  ; 7999.934     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.718  ; 7999.934     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.718  ; 7999.934     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.718  ; 7999.934     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.878  ; 8000.062     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.878  ; 8000.062     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.878  ; 8000.062     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.878  ; 8000.062     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.878  ; 8000.062     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.878  ; 8000.062     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.878  ; 8000.062     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.878  ; 8000.062     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.879  ; 8000.063     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.965  ; 7999.965     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 7999.965  ; 7999.965     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 7999.988  ; 7999.988     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.012  ; 8000.012     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 8000.033  ; 8000.033     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 8000.033  ; 8000.033     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; dotData    ; dotClock   ; 1.962 ; 1.965 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 3.287 ; 3.368 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 3.218 ; 3.210 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 3.218 ; 3.210 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 5.946 ; 6.231 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 5.522 ; 5.328 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 5.522 ; 5.328 ; Fall       ; dotClock        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; dotData    ; dotClock   ; -1.039 ; -1.122 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -0.794 ; -0.979 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -2.271 ; -2.456 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -2.271 ; -2.456 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -1.331 ; -1.523 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -1.987 ; -2.060 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -1.987 ; -2.060 ; Fall       ; dotClock        ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; pairE0        ; hFlag      ; 9.383  ; 9.112  ; Rise       ; hFlag                                          ;
; pairE0(n)     ; hFlag      ; 9.383  ; 9.112  ; Rise       ; hFlag                                          ;
; pairE1        ; hFlag      ; 10.590 ; 10.269 ; Rise       ; hFlag                                          ;
; pairE1(n)     ; hFlag      ; 10.590 ; 10.269 ; Rise       ; hFlag                                          ;
; pairE2        ; hFlag      ; 10.158 ; 9.675  ; Rise       ; hFlag                                          ;
; pairE2(n)     ; hFlag      ; 10.158 ; 9.675  ; Rise       ; hFlag                                          ;
; pairO0        ; hFlag      ; 10.173 ; 9.832  ; Rise       ; hFlag                                          ;
; pairO0(n)     ; hFlag      ; 10.173 ; 9.832  ; Rise       ; hFlag                                          ;
; pairO1        ; hFlag      ; 10.941 ; 10.577 ; Rise       ; hFlag                                          ;
; pairO1(n)     ; hFlag      ; 10.941 ; 10.577 ; Rise       ; hFlag                                          ;
; pairO2        ; hFlag      ; 10.947 ; 10.466 ; Rise       ; hFlag                                          ;
; pairO2(n)     ; hFlag      ; 10.947 ; 10.466 ; Rise       ; hFlag                                          ;
; pairE0        ; clock_50   ; 7.662  ; 7.414  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 7.662  ; 7.414  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 7.712  ; 7.391  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 7.712  ; 7.391  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 7.769  ; 7.396  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 7.769  ; 7.396  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 6.319  ; 6.026  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 6.319  ; 6.026  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 8.281  ; 7.934  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 8.281  ; 7.934  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 7.879  ; 7.575  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 7.879  ; 7.575  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 8.558  ; 8.187  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 8.558  ; 8.187  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 6.400  ; 6.067  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 6.400  ; 6.067  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 5.320  ; 4.945  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; hFlag      ; 7.769 ; 7.581 ; Rise       ; hFlag                                          ;
; pairE0(n)     ; hFlag      ; 7.769 ; 7.581 ; Rise       ; hFlag                                          ;
; pairE1        ; hFlag      ; 8.363 ; 8.050 ; Rise       ; hFlag                                          ;
; pairE1(n)     ; hFlag      ; 8.363 ; 8.050 ; Rise       ; hFlag                                          ;
; pairE2        ; hFlag      ; 8.375 ; 7.999 ; Rise       ; hFlag                                          ;
; pairE2(n)     ; hFlag      ; 8.375 ; 7.999 ; Rise       ; hFlag                                          ;
; pairO0        ; hFlag      ; 8.906 ; 8.538 ; Rise       ; hFlag                                          ;
; pairO0(n)     ; hFlag      ; 8.906 ; 8.538 ; Rise       ; hFlag                                          ;
; pairO1        ; hFlag      ; 9.268 ; 8.728 ; Rise       ; hFlag                                          ;
; pairO1(n)     ; hFlag      ; 9.268 ; 8.728 ; Rise       ; hFlag                                          ;
; pairO2        ; hFlag      ; 9.133 ; 8.758 ; Rise       ; hFlag                                          ;
; pairO2(n)     ; hFlag      ; 9.133 ; 8.758 ; Rise       ; hFlag                                          ;
; pairE0        ; clock_50   ; 5.141 ; 4.988 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 5.141 ; 4.988 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 5.557 ; 5.287 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 5.557 ; 5.287 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 5.535 ; 5.149 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 5.535 ; 5.149 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 5.507 ; 5.201 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 5.507 ; 5.201 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 6.089 ; 5.777 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 6.089 ; 5.777 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 6.044 ; 5.715 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 6.044 ; 5.715 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 6.293 ; 5.908 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 6.293 ; 5.908 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 5.585 ; 5.241 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 5.585 ; 5.241 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 4.759 ; 4.393 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; hFlag                                          ; -3.668 ; -302.713      ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; -2.836 ; -2.836        ;
; dotClock                                       ; -1.802 ; -192.421      ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; -1.459 ; -18.015       ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; dotClock                                       ; 0.170 ; 0.000         ;
; hFlag                                          ; 0.187 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.311 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; dotClock                                       ; -3.000   ; -249.620      ;
; hFlag                                          ; -1.000   ; -114.000      ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500    ; 0.000         ;
; clock_50                                       ; 9.594    ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 7999.798 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'hFlag'                                                                              ;
+--------+----------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+------------------+--------------+-------------+--------------+------------+------------+
; -3.668 ; settings[0][0] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -0.964     ; 3.181      ;
; -3.668 ; settings[1][2] ; pixelYcount[0]   ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.243      ;
; -3.668 ; settings[1][2] ; pixelYcount[1]   ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.243      ;
; -3.668 ; settings[1][2] ; pixelYcount[2]   ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.243      ;
; -3.668 ; settings[1][2] ; pixelYcount[3]   ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.243      ;
; -3.668 ; settings[1][2] ; pixelYcount[4]   ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.243      ;
; -3.668 ; settings[1][2] ; pixelYcount[5]   ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.243      ;
; -3.668 ; settings[1][2] ; pixelYcount[6]   ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.243      ;
; -3.668 ; settings[1][2] ; pixelYcount[7]   ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.243      ;
; -3.668 ; settings[1][2] ; pixelYcount[8]   ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.243      ;
; -3.668 ; settings[1][2] ; pixelYcount[9]   ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.243      ;
; -3.668 ; settings[1][2] ; pixelYcount[10]  ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.243      ;
; -3.668 ; settings[1][2] ; pixelYcount[11]  ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.243      ;
; -3.668 ; settings[1][2] ; pixelYcount[12]  ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.243      ;
; -3.668 ; settings[1][2] ; pixelYcount[13]  ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.243      ;
; -3.668 ; settings[1][2] ; pixelYcount[14]  ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.243      ;
; -3.668 ; settings[1][2] ; pixelYcount[15]  ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.243      ;
; -3.665 ; settings[1][2] ; currentPixel[9]  ; dotClock     ; hFlag       ; 0.500        ; -0.898     ; 3.244      ;
; -3.657 ; settings[0][0] ; currentPixel[9]  ; dotClock     ; hFlag       ; 0.500        ; -0.965     ; 3.169      ;
; -3.646 ; settings[0][0] ; currentPixel[0]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.156      ;
; -3.646 ; settings[0][0] ; currentPixel[1]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.156      ;
; -3.646 ; settings[0][0] ; currentPixel[2]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.156      ;
; -3.646 ; settings[0][0] ; currentPixel[3]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.156      ;
; -3.646 ; settings[0][0] ; currentPixel[4]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.156      ;
; -3.646 ; settings[0][0] ; currentPixel[5]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.156      ;
; -3.646 ; settings[0][0] ; currentPixel[6]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.156      ;
; -3.645 ; settings[1][2] ; pixelX[3]        ; dotClock     ; hFlag       ; 0.500        ; -0.900     ; 3.222      ;
; -3.645 ; settings[1][2] ; pixelX[2]        ; dotClock     ; hFlag       ; 0.500        ; -0.900     ; 3.222      ;
; -3.645 ; settings[1][2] ; pixelX[1]        ; dotClock     ; hFlag       ; 0.500        ; -0.900     ; 3.222      ;
; -3.645 ; settings[1][2] ; pixelX[4]        ; dotClock     ; hFlag       ; 0.500        ; -0.900     ; 3.222      ;
; -3.645 ; settings[1][2] ; pixelX[7]        ; dotClock     ; hFlag       ; 0.500        ; -0.900     ; 3.222      ;
; -3.645 ; settings[1][2] ; pixelX[5]        ; dotClock     ; hFlag       ; 0.500        ; -0.900     ; 3.222      ;
; -3.645 ; settings[1][2] ; pixelX[6]        ; dotClock     ; hFlag       ; 0.500        ; -0.900     ; 3.222      ;
; -3.642 ; settings[1][2] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -0.897     ; 3.222      ;
; -3.636 ; settings[1][2] ; blueE[5]         ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.211      ;
; -3.636 ; settings[1][2] ; blueE[2]         ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.211      ;
; -3.636 ; settings[1][2] ; blueE[3]         ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.211      ;
; -3.636 ; settings[1][2] ; blueE[4]         ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.211      ;
; -3.623 ; settings[0][1] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -0.874     ; 3.226      ;
; -3.622 ; settings[1][2] ; greenE[5]        ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.197      ;
; -3.622 ; settings[1][2] ; greenE[2]        ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.197      ;
; -3.622 ; settings[1][2] ; greenE[3]        ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.197      ;
; -3.622 ; settings[1][2] ; greenE[4]        ; dotClock     ; hFlag       ; 0.500        ; -0.902     ; 3.197      ;
; -3.621 ; settings[0][4] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -0.874     ; 3.224      ;
; -3.620 ; settings[1][2] ; currentPixel[0]  ; dotClock     ; hFlag       ; 0.500        ; -0.900     ; 3.197      ;
; -3.620 ; settings[1][2] ; currentPixel[1]  ; dotClock     ; hFlag       ; 0.500        ; -0.900     ; 3.197      ;
; -3.620 ; settings[1][2] ; currentPixel[2]  ; dotClock     ; hFlag       ; 0.500        ; -0.900     ; 3.197      ;
; -3.620 ; settings[1][2] ; currentPixel[3]  ; dotClock     ; hFlag       ; 0.500        ; -0.900     ; 3.197      ;
; -3.620 ; settings[1][2] ; currentPixel[4]  ; dotClock     ; hFlag       ; 0.500        ; -0.900     ; 3.197      ;
; -3.620 ; settings[1][2] ; currentPixel[5]  ; dotClock     ; hFlag       ; 0.500        ; -0.900     ; 3.197      ;
; -3.620 ; settings[1][2] ; currentPixel[6]  ; dotClock     ; hFlag       ; 0.500        ; -0.900     ; 3.197      ;
; -3.618 ; settings[1][2] ; redE[5]          ; dotClock     ; hFlag       ; 0.500        ; -0.901     ; 3.194      ;
; -3.618 ; settings[1][2] ; redE[2]          ; dotClock     ; hFlag       ; 0.500        ; -0.901     ; 3.194      ;
; -3.618 ; settings[1][2] ; redE[3]          ; dotClock     ; hFlag       ; 0.500        ; -0.901     ; 3.194      ;
; -3.618 ; settings[1][2] ; redE[4]          ; dotClock     ; hFlag       ; 0.500        ; -0.901     ; 3.194      ;
; -3.612 ; settings[0][1] ; currentPixel[9]  ; dotClock     ; hFlag       ; 0.500        ; -0.875     ; 3.214      ;
; -3.612 ; settings[0][3] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -0.964     ; 3.125      ;
; -3.610 ; settings[0][4] ; currentPixel[9]  ; dotClock     ; hFlag       ; 0.500        ; -0.875     ; 3.212      ;
; -3.601 ; settings[0][2] ; currentPixel[13] ; dotClock     ; hFlag       ; 0.500        ; -0.964     ; 3.114      ;
; -3.601 ; settings[0][1] ; currentPixel[0]  ; dotClock     ; hFlag       ; 0.500        ; -0.877     ; 3.201      ;
; -3.601 ; settings[0][1] ; currentPixel[1]  ; dotClock     ; hFlag       ; 0.500        ; -0.877     ; 3.201      ;
; -3.601 ; settings[0][1] ; currentPixel[2]  ; dotClock     ; hFlag       ; 0.500        ; -0.877     ; 3.201      ;
; -3.601 ; settings[0][1] ; currentPixel[3]  ; dotClock     ; hFlag       ; 0.500        ; -0.877     ; 3.201      ;
; -3.601 ; settings[0][1] ; currentPixel[4]  ; dotClock     ; hFlag       ; 0.500        ; -0.877     ; 3.201      ;
; -3.601 ; settings[0][1] ; currentPixel[5]  ; dotClock     ; hFlag       ; 0.500        ; -0.877     ; 3.201      ;
; -3.601 ; settings[0][1] ; currentPixel[6]  ; dotClock     ; hFlag       ; 0.500        ; -0.877     ; 3.201      ;
; -3.601 ; settings[0][3] ; currentPixel[9]  ; dotClock     ; hFlag       ; 0.500        ; -0.965     ; 3.113      ;
; -3.599 ; settings[0][4] ; currentPixel[0]  ; dotClock     ; hFlag       ; 0.500        ; -0.877     ; 3.199      ;
; -3.599 ; settings[0][4] ; currentPixel[1]  ; dotClock     ; hFlag       ; 0.500        ; -0.877     ; 3.199      ;
; -3.599 ; settings[0][4] ; currentPixel[2]  ; dotClock     ; hFlag       ; 0.500        ; -0.877     ; 3.199      ;
; -3.599 ; settings[0][4] ; currentPixel[3]  ; dotClock     ; hFlag       ; 0.500        ; -0.877     ; 3.199      ;
; -3.599 ; settings[0][4] ; currentPixel[4]  ; dotClock     ; hFlag       ; 0.500        ; -0.877     ; 3.199      ;
; -3.599 ; settings[0][4] ; currentPixel[5]  ; dotClock     ; hFlag       ; 0.500        ; -0.877     ; 3.199      ;
; -3.599 ; settings[0][4] ; currentPixel[6]  ; dotClock     ; hFlag       ; 0.500        ; -0.877     ; 3.199      ;
; -3.598 ; settings[1][2] ; currentPixel[12] ; dotClock     ; hFlag       ; 0.500        ; -0.899     ; 3.176      ;
; -3.598 ; settings[1][2] ; currentPixel[7]  ; dotClock     ; hFlag       ; 0.500        ; -0.899     ; 3.176      ;
; -3.598 ; settings[1][2] ; currentPixel[8]  ; dotClock     ; hFlag       ; 0.500        ; -0.899     ; 3.176      ;
; -3.598 ; settings[1][2] ; currentPixel[10] ; dotClock     ; hFlag       ; 0.500        ; -0.899     ; 3.176      ;
; -3.598 ; settings[1][2] ; currentPixel[11] ; dotClock     ; hFlag       ; 0.500        ; -0.899     ; 3.176      ;
; -3.590 ; settings[0][2] ; currentPixel[9]  ; dotClock     ; hFlag       ; 0.500        ; -0.965     ; 3.102      ;
; -3.590 ; settings[0][3] ; currentPixel[0]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.100      ;
; -3.590 ; settings[0][3] ; currentPixel[1]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.100      ;
; -3.590 ; settings[0][3] ; currentPixel[2]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.100      ;
; -3.590 ; settings[0][3] ; currentPixel[3]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.100      ;
; -3.590 ; settings[0][3] ; currentPixel[4]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.100      ;
; -3.590 ; settings[0][3] ; currentPixel[5]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.100      ;
; -3.590 ; settings[0][3] ; currentPixel[6]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.100      ;
; -3.590 ; settings[0][0] ; currentPixel[12] ; dotClock     ; hFlag       ; 0.500        ; -0.966     ; 3.101      ;
; -3.590 ; settings[0][0] ; currentPixel[7]  ; dotClock     ; hFlag       ; 0.500        ; -0.966     ; 3.101      ;
; -3.590 ; settings[0][0] ; currentPixel[8]  ; dotClock     ; hFlag       ; 0.500        ; -0.966     ; 3.101      ;
; -3.590 ; settings[0][0] ; currentPixel[10] ; dotClock     ; hFlag       ; 0.500        ; -0.966     ; 3.101      ;
; -3.590 ; settings[0][0] ; currentPixel[11] ; dotClock     ; hFlag       ; 0.500        ; -0.966     ; 3.101      ;
; -3.579 ; settings[0][2] ; currentPixel[0]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.089      ;
; -3.579 ; settings[0][2] ; currentPixel[1]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.089      ;
; -3.579 ; settings[0][2] ; currentPixel[2]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.089      ;
; -3.579 ; settings[0][2] ; currentPixel[3]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.089      ;
; -3.579 ; settings[0][2] ; currentPixel[4]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.089      ;
; -3.579 ; settings[0][2] ; currentPixel[5]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.089      ;
; -3.579 ; settings[0][2] ; currentPixel[6]  ; dotClock     ; hFlag       ; 0.500        ; -0.967     ; 3.089      ;
; -3.571 ; settings[1][1] ; pixelYcount[0]   ; dotClock     ; hFlag       ; 0.500        ; -1.012     ; 3.036      ;
+--------+----------------+------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -2.836    ; settings[3][2]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.137     ; 1.126      ;
; -2.834    ; settings[3][14]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.321     ; 0.940      ;
; -2.831    ; settings[3][13]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.321     ; 0.937      ;
; -2.826    ; settings[3][0]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.137     ; 1.116      ;
; -2.788    ; settings[3][1]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.137     ; 1.078      ;
; -2.764    ; settings[3][4]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.137     ; 1.054      ;
; -2.763    ; settings[3][9]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.321     ; 0.869      ;
; -2.759    ; settings[3][10]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.321     ; 0.865      ;
; -2.720    ; settings[3][3]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.137     ; 1.010      ;
; -2.707    ; settings[3][5]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.137     ; 0.997      ;
; -2.703    ; settings[3][12]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.321     ; 0.809      ;
; -2.682    ; settings[3][15]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.321     ; 0.788      ;
; -2.625    ; settings[3][6]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.137     ; 0.915      ;
; -2.613    ; settings[3][11]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.321     ; 0.719      ;
; -2.607    ; settings[3][8]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.321     ; 0.713      ;
; -2.256    ; settings[3][7]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.137     ; 0.546      ;
; 15998.248 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.702      ;
; 15998.279 ; pwmBrightness[0] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.671      ;
; 15998.428 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.522      ;
; 15998.449 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.503      ;
; 15998.465 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.487      ;
; 15998.470 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.482      ;
; 15998.472 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.480      ;
; 15998.483 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.469      ;
; 15998.483 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.469      ;
; 15998.485 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.467      ;
; 15998.485 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.465      ;
; 15998.487 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.465      ;
; 15998.488 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.464      ;
; 15998.496 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.456      ;
; 15998.500 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.452      ;
; 15998.502 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.450      ;
; 15998.503 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.449      ;
; 15998.509 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.443      ;
; 15998.650 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.300      ;
; 15998.677 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.273      ;
; 15998.691 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.261      ;
; 15998.700 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.250      ;
; 15998.707 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.245      ;
; 15998.712 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.240      ;
; 15998.714 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.238      ;
; 15998.725 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.227      ;
; 15998.725 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.227      ;
; 15998.742 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.210      ;
; 15998.749 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.203      ;
; 15998.796 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.156      ;
; 15998.800 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.152      ;
; 15998.810 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.142      ;
; 15998.812 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.140      ;
; 15998.813 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.139      ;
; 15998.816 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.136      ;
; 15998.821 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.131      ;
; 15998.827 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.125      ;
; 15998.828 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.124      ;
; 15998.834 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.118      ;
; 15998.865 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.087      ;
; 15998.866 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.086      ;
; 15998.868 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.084      ;
; 15998.881 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.071      ;
; 15998.884 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.068      ;
; 15998.886 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.066      ;
; 15998.896 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.056      ;
; 15998.897 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.055      ;
; 15998.915 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.037      ;
; 15998.920 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.032      ;
; 15998.940 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.012      ;
; 15998.951 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 1.001      ;
; 15998.953 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.997      ;
; 15998.966 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 0.986      ;
; 15998.985 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 0.967      ;
; 15998.985 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 0.967      ;
; 15999.016 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 0.936      ;
; 15999.064 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 0.888      ;
; 15999.073 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 0.879      ;
; 15999.091 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 0.861      ;
; 15999.108 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 0.844      ;
; 15999.120 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 0.832      ;
; 15999.155 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 0.797      ;
; 15999.158 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 0.794      ;
; 15999.167 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 0.785      ;
; 15999.217 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 0.735      ;
; 15999.229 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 0.723      ;
; 15999.392 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.035     ; 0.560      ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dotClock'                                                                                                                                                               ;
+--------+--------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.802 ; byteBitIn[2] ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.673      ;
; -1.802 ; byteBitIn[2] ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.673      ;
; -1.802 ; byteBitIn[2] ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.673      ;
; -1.802 ; byteBitIn[2] ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.673      ;
; -1.802 ; byteBitIn[2] ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.673      ;
; -1.802 ; byteBitIn[2] ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.673      ;
; -1.802 ; byteBitIn[2] ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.673      ;
; -1.802 ; byteBitIn[2] ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.673      ;
; -1.802 ; byteBitIn[2] ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.673      ;
; -1.802 ; byteBitIn[2] ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.673      ;
; -1.802 ; byteBitIn[2] ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.673      ;
; -1.802 ; byteBitIn[2] ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.673      ;
; -1.802 ; byteBitIn[2] ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.673      ;
; -1.802 ; byteBitIn[2] ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.673      ;
; -1.718 ; byteBitIn[0] ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.589      ;
; -1.718 ; byteBitIn[0] ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.589      ;
; -1.718 ; byteBitIn[0] ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.589      ;
; -1.718 ; byteBitIn[0] ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.589      ;
; -1.718 ; byteBitIn[0] ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.589      ;
; -1.718 ; byteBitIn[0] ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.589      ;
; -1.718 ; byteBitIn[0] ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.589      ;
; -1.718 ; byteBitIn[0] ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.589      ;
; -1.718 ; byteBitIn[0] ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.589      ;
; -1.718 ; byteBitIn[0] ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.589      ;
; -1.718 ; byteBitIn[0] ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.589      ;
; -1.718 ; byteBitIn[0] ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.589      ;
; -1.718 ; byteBitIn[0] ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.589      ;
; -1.718 ; byteBitIn[0] ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.589      ;
; -1.679 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_we_reg       ; dotClock     ; dotClock    ; 0.500        ; -0.465     ; 1.743      ;
; -1.679 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.500        ; -0.465     ; 1.743      ;
; -1.677 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_datain_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.462     ; 1.744      ;
; -1.656 ; byteBitIn[1] ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.527      ;
; -1.656 ; byteBitIn[1] ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.527      ;
; -1.656 ; byteBitIn[1] ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.527      ;
; -1.656 ; byteBitIn[1] ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.527      ;
; -1.656 ; byteBitIn[1] ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.527      ;
; -1.656 ; byteBitIn[1] ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.527      ;
; -1.656 ; byteBitIn[1] ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.527      ;
; -1.656 ; byteBitIn[1] ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.527      ;
; -1.656 ; byteBitIn[1] ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.527      ;
; -1.656 ; byteBitIn[1] ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.527      ;
; -1.656 ; byteBitIn[1] ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.527      ;
; -1.656 ; byteBitIn[1] ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.527      ;
; -1.656 ; byteBitIn[1] ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.527      ;
; -1.656 ; byteBitIn[1] ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.527      ;
; -1.653 ; hiLow        ; whichSetting[7]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.643     ; 1.517      ;
; -1.631 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.542     ; 1.618      ;
; -1.631 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.542     ; 1.618      ;
; -1.629 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.539     ; 1.619      ;
; -1.612 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.475     ; 1.666      ;
; -1.612 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.475     ; 1.666      ;
; -1.610 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.472     ; 1.667      ;
; -1.591 ; hiLow        ; whichSetting[3]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.462      ;
; -1.548 ; hiLow        ; whichSetting[1]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.419      ;
; -1.544 ; hiLow        ; whichSetting[5]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.643     ; 1.408      ;
; -1.539 ; byteBitIn[2] ; whichSetting[0]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.410      ;
; -1.539 ; byteBitIn[2] ; whichSetting[1]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.410      ;
; -1.539 ; byteBitIn[2] ; whichSetting[2]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.410      ;
; -1.539 ; byteBitIn[2] ; whichSetting[3]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.410      ;
; -1.536 ; hiLow        ; whichSetting[6]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.643     ; 1.400      ;
; -1.536 ; byteBitIn[2] ; whichSetting[6]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.643     ; 1.400      ;
; -1.536 ; byteBitIn[2] ; whichSetting[4]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.643     ; 1.400      ;
; -1.536 ; byteBitIn[2] ; whichSetting[5]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.643     ; 1.400      ;
; -1.536 ; byteBitIn[2] ; whichSetting[7]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.643     ; 1.400      ;
; -1.528 ; byteBitIn[0] ; byteBuild[2]                                                                                           ; dotClock     ; dotClock    ; 0.500        ; -0.324     ; 1.711      ;
; -1.524 ; hiLow        ; whichSetting[2]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.395      ;
; -1.514 ; byteBitIn[0] ; byteBuild[6]                                                                                           ; dotClock     ; dotClock    ; 0.500        ; -0.324     ; 1.697      ;
; -1.511 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_we_reg       ; dotClock     ; dotClock    ; 0.500        ; -0.304     ; 1.736      ;
; -1.511 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ; dotClock     ; dotClock    ; 0.500        ; -0.304     ; 1.736      ;
; -1.509 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_datain_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.301     ; 1.737      ;
; -1.492 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.327     ; 1.694      ;
; -1.492 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.327     ; 1.694      ;
; -1.490 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.324     ; 1.695      ;
; -1.484 ; hiLow        ; whichSetting[4]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.643     ; 1.348      ;
; -1.483 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_we_reg       ; dotClock     ; dotClock    ; 0.500        ; -0.287     ; 1.725      ;
; -1.483 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.500        ; -0.287     ; 1.725      ;
; -1.482 ; byteBitIn[0] ; byteBuild[5]                                                                                           ; dotClock     ; dotClock    ; 0.500        ; -0.324     ; 1.665      ;
; -1.482 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.341     ; 1.670      ;
; -1.482 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.341     ; 1.670      ;
; -1.481 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_datain_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.284     ; 1.726      ;
; -1.480 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.338     ; 1.671      ;
; -1.471 ; byteBitIn[2] ; byteBuild[3]                                                                                           ; dotClock     ; dotClock    ; 0.500        ; -0.324     ; 1.654      ;
; -1.470 ; byteBitIn[2] ; byteBuild[1]                                                                                           ; dotClock     ; dotClock    ; 0.500        ; -0.324     ; 1.653      ;
; -1.463 ; byteBitIn[2] ; byteBuild[2]                                                                                           ; dotClock     ; dotClock    ; 0.500        ; -0.324     ; 1.646      ;
; -1.459 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.330     ; 1.658      ;
; -1.459 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.330     ; 1.658      ;
; -1.458 ; byteBitIn[2] ; byteBuild[6]                                                                                           ; dotClock     ; dotClock    ; 0.500        ; -0.324     ; 1.641      ;
; -1.457 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.327     ; 1.659      ;
; -1.450 ; byteBitIn[0] ; whichSetting[0]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.321      ;
; -1.450 ; byteBitIn[0] ; whichSetting[1]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.321      ;
; -1.450 ; byteBitIn[0] ; whichSetting[2]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.321      ;
; -1.450 ; byteBitIn[0] ; whichSetting[3]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.636     ; 1.321      ;
; -1.445 ; byteBitIn[0] ; whichSetting[6]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.643     ; 1.309      ;
; -1.445 ; byteBitIn[0] ; whichSetting[4]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.643     ; 1.309      ;
; -1.445 ; byteBitIn[0] ; whichSetting[5]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.643     ; 1.309      ;
; -1.445 ; byteBitIn[0] ; whichSetting[7]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.643     ; 1.309      ;
; -1.425 ; byteBitIn[2] ; settings[0][1]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.046      ; 2.478      ;
; -1.425 ; byteBitIn[2] ; settings[0][4]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.046      ; 2.478      ;
; -1.425 ; byteBitIn[2] ; settings[0][5]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.046      ; 2.478      ;
; -1.421 ; byteBitIn[2] ; byteBuild[5]                                                                                           ; dotClock     ; dotClock    ; 0.500        ; -0.324     ; 1.604      ;
+--------+--------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.459 ; currentPixel[13]                                                                                       ; readAddress[13]                                                                                        ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.316     ; 0.570      ;
; -1.277 ; currentPixel[8]                                                                                        ; readAddress[8]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.315     ; 0.389      ;
; -1.276 ; currentPixel[0]                                                                                        ; readAddress[0]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.315     ; 0.388      ;
; -1.275 ; currentPixel[5]                                                                                        ; readAddress[5]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.315     ; 0.387      ;
; -1.274 ; currentPixel[7]                                                                                        ; readAddress[7]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.315     ; 0.386      ;
; -1.274 ; currentPixel[6]                                                                                        ; readAddress[6]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.315     ; 0.386      ;
; -1.274 ; currentPixel[3]                                                                                        ; readAddress[3]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.315     ; 0.386      ;
; -1.273 ; currentPixel[10]                                                                                       ; readAddress[10]                                                                                        ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.315     ; 0.385      ;
; -1.273 ; currentPixel[9]                                                                                        ; readAddress[9]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.315     ; 0.385      ;
; -1.272 ; currentPixel[12]                                                                                       ; readAddress[12]                                                                                        ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.315     ; 0.384      ;
; -1.272 ; currentPixel[11]                                                                                       ; readAddress[11]                                                                                        ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.315     ; 0.384      ;
; -1.272 ; currentPixel[4]                                                                                        ; readAddress[4]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.315     ; 0.384      ;
; -1.272 ; currentPixel[2]                                                                                        ; readAddress[2]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.315     ; 0.384      ;
; -1.272 ; currentPixel[1]                                                                                        ; readAddress[1]                                                                                         ; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.315     ; 0.384      ;
; 1.066  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.116      ; 1.559      ;
; 1.074  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.116      ; 1.551      ;
; 1.119  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.118      ; 1.508      ;
; 1.127  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.123      ; 1.505      ;
; 1.163  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.118      ; 1.464      ;
; 1.168  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.115      ; 1.456      ;
; 1.175  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.115      ; 1.449      ;
; 1.186  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.021     ; 1.248      ;
; 1.186  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.021     ; 1.248      ;
; 1.186  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.021     ; 1.248      ;
; 1.186  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.021     ; 1.248      ;
; 1.186  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.021     ; 1.248      ;
; 1.186  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.021     ; 1.248      ;
; 1.186  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.021     ; 1.248      ;
; 1.186  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.021     ; 1.248      ;
; 1.186  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.021     ; 1.248      ;
; 1.186  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.021     ; 1.248      ;
; 1.186  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.021     ; 1.248      ;
; 1.186  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.021     ; 1.248      ;
; 1.186  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.021     ; 1.248      ;
; 1.186  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.021     ; 1.248      ;
; 1.186  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.021     ; 1.248      ;
; 1.186  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.021     ; 1.248      ;
; 1.206  ; readAddress[2]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.118      ; 1.421      ;
; 1.254  ; readAddress[2]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.123      ; 1.378      ;
; 1.263  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.114      ; 1.360      ;
; 1.278  ; readAddress[9]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.121      ; 1.352      ;
; 1.287  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.117      ; 1.339      ;
; 1.288  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.112      ; 1.333      ;
; 1.289  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.111      ; 1.331      ;
; 1.290  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.120      ; 1.339      ;
; 1.291  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.122      ; 1.340      ;
; 1.297  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.118      ; 1.330      ;
; 1.302  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.111      ; 1.318      ;
; 1.307  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.122      ; 1.324      ;
; 1.307  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.116      ; 1.318      ;
; 1.309  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.117      ; 1.317      ;
; 1.314  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.122      ; 1.317      ;
; 1.322  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.121      ; 1.308      ;
; 1.327  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.113      ; 1.295      ;
; 1.328  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.120      ; 1.301      ;
; 1.333  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.117      ; 1.293      ;
; 1.335  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.118      ; 1.292      ;
; 1.338  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.110      ; 1.281      ;
; 1.339  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.120      ; 1.290      ;
; 1.347  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.123      ; 1.285      ;
; 1.351  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.118      ; 1.276      ;
; 1.357  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.112      ; 1.264      ;
; 1.363  ; readAddress[0]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.118      ; 1.264      ;
; 1.375  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.114      ; 1.248      ;
; 1.377  ; readAddress[9]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.111      ; 1.243      ;
; 1.378  ; readAddress[2]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.116      ; 1.247      ;
; 1.378  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.113      ; 1.244      ;
; 1.387  ; readAddress[7]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.122      ; 1.244      ;
; 1.395  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.123      ; 1.237      ;
; 1.408  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.120      ; 1.221      ;
; 1.409  ; readAddress[5]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.114      ; 1.214      ;
; 1.414  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.122      ; 1.217      ;
; 1.421  ; readAddress[2]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.120      ; 1.208      ;
; 1.434  ; readAddress[2]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.116      ; 1.191      ;
; 1.435  ; readAddress[5]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.113      ; 1.187      ;
; 1.443  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.118      ; 1.184      ;
; 1.446  ; readAddress[4]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.113      ; 1.176      ;
; 1.450  ; readAddress[2]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.118      ; 1.177      ;
; 1.453  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.121      ; 1.177      ;
; 1.454  ; readAddress[9]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.115      ; 1.170      ;
; 1.456  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.118      ; 1.171      ;
; 1.458  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.116      ; 1.167      ;
; 1.465  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.116      ; 1.160      ;
; 1.471  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.119      ; 1.157      ;
; 1.473  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.117      ; 1.153      ;
; 1.477  ; readAddress[13]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.110      ; 1.142      ;
; 1.478  ; readAddress[5]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.118      ; 1.149      ;
; 1.479  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.115      ; 1.145      ;
; 1.479  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.113      ; 1.143      ;
; 1.484  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.122      ; 1.147      ;
; 1.484  ; readAddress[9]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.114      ; 1.139      ;
; 1.485  ; readAddress[9]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.114      ; 1.138      ;
; 1.488  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.114      ; 1.135      ;
; 1.491  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.117      ; 1.135      ;
; 1.492  ; readAddress[10]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.115      ; 1.132      ;
; 1.495  ; readAddress[11]                                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.113      ; 1.127      ;
; 1.499  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.117      ; 1.127      ;
; 1.499  ; readAddress[1]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.113      ; 1.123      ;
; 1.500  ; readAddress[3]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.123      ; 1.132      ;
; 1.500  ; readAddress[7]                                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.117      ; 1.126      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dotClock'                                                                                                                                                                                  ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.170 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.402      ; 0.676      ;
; 0.173 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.402      ; 0.679      ;
; 0.182 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.684      ;
; 0.188 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.690      ;
; 0.192 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.694      ;
; 0.193 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.695      ;
; 0.196 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.698      ;
; 0.198 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.700      ;
; 0.199 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.402      ; 0.705      ;
; 0.199 ; byteBitIn[2]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; hiLow                           ; hiLow                                                                                                  ; dotClock     ; dotClock    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; byteBitIn[1]                    ; byteBitIn[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; writeEnable                     ; writeEnable                                                                                            ; dotClock     ; dotClock    ; 0.000        ; 0.024      ; 0.307      ;
; 0.200 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.202      ; 0.506      ;
; 0.200 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.702      ;
; 0.201 ; byteBuild[0]                    ; byteBuild[0]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[2]                    ; byteBuild[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[1]                    ; byteBuild[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[3]                    ; byteBuild[3]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[4]                    ; byteBuild[4]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[5]                    ; byteBuild[5]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[6]                    ; byteBuild[6]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[7]                    ; byteBuild[7]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; startingRaster.0010000000000000 ; startingRaster.0010000000000000                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.703      ;
; 0.201 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.202      ; 0.507      ;
; 0.202 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.202      ; 0.508      ;
; 0.204 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.402      ; 0.710      ;
; 0.206 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.215      ; 0.525      ;
; 0.206 ; byteBitIn[0]                    ; byteBitIn[0]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.024      ; 0.314      ;
; 0.207 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.202      ; 0.513      ;
; 0.212 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.211      ; 0.527      ;
; 0.212 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.211      ; 0.527      ;
; 0.213 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.215      ; 0.532      ;
; 0.214 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.215      ; 0.533      ;
; 0.224 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.212      ; 0.540      ;
; 0.250 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.128      ; 0.482      ;
; 0.252 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.128      ; 0.484      ;
; 0.261 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.128      ; 0.493      ;
; 0.263 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.128      ; 0.495      ;
; 0.275 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.128      ; 0.507      ;
; 0.279 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.128      ; 0.511      ;
; 0.289 ; byteBitIn[2]                    ; writeEnable                                                                                            ; dotClock     ; dotClock    ; 0.000        ; 0.028      ; 0.401      ;
; 0.291 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.402      ; 0.797      ;
; 0.292 ; byteBitIn[2]                    ; hiLow                                                                                                  ; dotClock     ; dotClock    ; 0.000        ; 0.028      ; 0.404      ;
; 0.294 ; byteBuild[6]                    ; settings[0][14]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.592      ; 0.470      ;
; 0.295 ; byteBuild[4]                    ; settings[0][12]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.592      ; 0.471      ;
; 0.302 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.804      ;
; 0.308 ; byteBuild[3]                    ; settings[0][11]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.592      ; 0.484      ;
; 0.309 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.402      ; 0.815      ;
; 0.309 ; byteBuild[7]                    ; settings[0][15]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.491      ; 0.384      ;
; 0.314 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.816      ;
; 0.319 ; writeAddress[1]                 ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; writeAddress[3]                 ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; writeAddress[5]                 ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; writeAddress[11]                ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; writeAddress[13]                ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.822      ;
; 0.320 ; writeAddress[7]                 ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; byteBuild[5]                    ; settings[0][5]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.425      ; 0.329      ;
; 0.321 ; writeAddress[2]                 ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; writeAddress[4]                 ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; writeAddress[9]                 ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; byteBuild[4]                    ; settings[0][4]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.425      ; 0.330      ;
; 0.322 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.212      ; 0.638      ;
; 0.322 ; writeAddress[10]                ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.428      ;
; 0.324 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.402      ; 0.830      ;
; 0.325 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.202      ; 0.631      ;
; 0.328 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.211      ; 0.643      ;
; 0.328 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.215      ; 0.647      ;
; 0.329 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.402      ; 0.835      ;
; 0.329 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.831      ;
; 0.330 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.202      ; 0.636      ;
; 0.331 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.211      ; 0.646      ;
; 0.331 ; writeAddress[0]                 ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.437      ;
; 0.332 ; writeAddress[6]                 ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.438      ;
; 0.332 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.834      ;
; 0.333 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.835      ;
; 0.333 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.835      ;
; 0.333 ; writeAddress[8]                 ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.439      ;
; 0.333 ; writeAddress[12]                ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.439      ;
; 0.334 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.836      ;
; 0.334 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.215      ; 0.653      ;
; 0.340 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.215      ; 0.659      ;
; 0.341 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.215      ; 0.660      ;
; 0.341 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.843      ;
; 0.343 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.845      ;
; 0.343 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.211      ; 0.658      ;
; 0.344 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.402      ; 0.850      ;
; 0.348 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.402      ; 0.854      ;
; 0.350 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.852      ;
; 0.350 ; writeAddress[5]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.212      ; 0.666      ;
; 0.351 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.853      ;
; 0.351 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.215      ; 0.670      ;
; 0.353 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.211      ; 0.668      ;
; 0.354 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.398      ; 0.856      ;
; 0.355 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.215      ; 0.674      ;
; 0.357 ; byteBitIn[1]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.028      ; 0.469      ;
; 0.360 ; byteBuild[6]                    ; settings[0][6]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.524      ; 0.468      ;
; 0.361 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.202      ; 0.667      ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'hFlag'                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node         ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.187 ; vsync                                                                                      ; vsync           ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; blueO[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.312      ; 1.670      ;
; 0.195 ; hCurrent[5]                                                                                ; hCurrent[5]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.035      ; 0.314      ;
; 0.205 ; pixelX[7]                                                                                  ; pixelX[7]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; greenE[3]       ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.314      ; 1.686      ;
; 0.217 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5         ; redO[2]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.168      ; 1.549      ;
; 0.217 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; redE[2]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.315      ; 1.696      ;
; 0.218 ; hCurrent[5]                                                                                ; hCurrent[10]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.035      ; 0.337      ;
; 0.223 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14        ; redE[3]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.161      ; 1.548      ;
; 0.224 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; greenO[3]       ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.313      ; 1.701      ;
; 0.224 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; blueO[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.312      ; 1.700      ;
; 0.234 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; greenO[2]       ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.313      ; 1.711      ;
; 0.239 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; redE[3]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.315      ; 1.718      ;
; 0.248 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; greenE[2]       ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.314      ; 1.726      ;
; 0.250 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6         ; redE[3]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.165      ; 1.579      ;
; 0.271 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5         ; redE[2]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.168      ; 1.603      ;
; 0.276 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5         ; redE[3]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.168      ; 1.608      ;
; 0.280 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5         ; redO[3]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.168      ; 1.612      ;
; 0.283 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; blueO[4]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.312      ; 1.759      ;
; 0.285 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8         ; blueO[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.157      ; 1.606      ;
; 0.289 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; redO[2]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.315      ; 1.768      ;
; 0.296 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; redO[3]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.315      ; 1.775      ;
; 0.299 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; greenE[4]       ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.314      ; 1.777      ;
; 0.303 ; vCurrent[10]                                                                               ; vsync           ; hFlag                                          ; hFlag       ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; pixelYcount[15]                                                                            ; pixelYcount[15] ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vCurrent[15]                                                                               ; vCurrent[15]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; hCurrent[15]                                                                               ; hCurrent[15]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; hCurrent[3]                                                                                ; hCurrent[3]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; pixelX[6]                                                                                  ; pixelX[6]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; pixelYcount[13]                                                                            ; pixelYcount[13] ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; pixelYcount[11]                                                                            ; pixelYcount[11] ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; pixelYcount[5]                                                                             ; pixelYcount[5]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; pixelYcount[3]                                                                             ; pixelYcount[3]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; pixelYcount[1]                                                                             ; pixelYcount[1]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; pixelY[5]                                                                                  ; pixelY[5]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vCurrent[13]                                                                               ; vCurrent[13]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hCurrent[13]                                                                               ; hCurrent[13]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hCurrent[11]                                                                               ; hCurrent[11]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; redO[4]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.315      ; 1.785      ;
; 0.306 ; pixelYcount[9]                                                                             ; pixelYcount[9]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; pixelYcount[7]                                                                             ; pixelYcount[7]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; pixelYcount[6]                                                                             ; pixelYcount[6]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; pixelY[7]                                                                                  ; pixelY[7]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; pixelY[6]                                                                                  ; pixelY[6]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vCurrent[9]                                                                                ; vCurrent[9]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; hCurrent[9]                                                                                ; hCurrent[9]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; hCurrent[7]                                                                                ; hCurrent[7]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; hCurrent[2]                                                                                ; hCurrent[2]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; pixelYcount[14]                                                                            ; pixelYcount[14] ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; pixelYcount[8]                                                                             ; pixelYcount[8]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; pixelYcount[4]                                                                             ; pixelYcount[4]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; pixelYcount[2]                                                                             ; pixelYcount[2]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vCurrent[14]                                                                               ; vCurrent[14]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; hCurrent[14]                                                                               ; hCurrent[14]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; hCurrent[8]                                                                                ; hCurrent[8]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; hCurrent[4]                                                                                ; hCurrent[4]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; pixelYcount[12]                                                                            ; pixelYcount[12] ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; pixelYcount[10]                                                                            ; pixelYcount[10] ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; pixelY[4]                                                                                  ; pixelY[4]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; vCurrent[12]                                                                               ; vCurrent[12]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; hCurrent[12]                                                                               ; hCurrent[12]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2         ; greenE[2]       ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.165      ; 1.640      ;
; 0.316 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2         ; greenO[3]       ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.164      ; 1.644      ;
; 0.316 ; vCurrent[5]                                                                                ; vCurrent[5]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; vCurrent[1]                                                                                ; vCurrent[1]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; pixelYcount[0]                                                                             ; pixelYcount[0]  ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; vCurrent[11]                                                                               ; vCurrent[11]    ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; vCurrent[7]                                                                                ; vCurrent[7]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; hCurrent[6]                                                                                ; hCurrent[6]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0         ; blueO[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.159      ; 1.641      ;
; 0.318 ; vCurrent[8]                                                                                ; vCurrent[8]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; vCurrent[2]                                                                                ; vCurrent[2]     ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6         ; redO[2]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.165      ; 1.649      ;
; 0.323 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3         ; greenO[3]       ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.163      ; 1.650      ;
; 0.324 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6         ; redO[3]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.165      ; 1.653      ;
; 0.325 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13        ; redO[2]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.163      ; 1.652      ;
; 0.329 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; blueE[4]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.314      ; 1.807      ;
; 0.331 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; blueE[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.314      ; 1.809      ;
; 0.332 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10        ; greenO[3]       ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.162      ; 1.658      ;
; 0.334 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; redE[4]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.315      ; 1.813      ;
; 0.335 ; pixelX[1]                                                                                  ; pixelX[1]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.455      ;
; 0.337 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13        ; redE[2]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.163      ; 1.664      ;
; 0.337 ; pixelX[3]                                                                                  ; pixelX[3]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.457      ;
; 0.337 ; pixelX[2]                                                                                  ; pixelX[2]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.457      ;
; 0.338 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0         ; blueO[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.159      ; 1.661      ;
; 0.338 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2         ; greenO[2]       ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.164      ; 1.666      ;
; 0.339 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; redE[5]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.315      ; 1.818      ;
; 0.340 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11        ; greenO[3]       ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.163      ; 1.667      ;
; 0.348 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14        ; redO[3]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.161      ; 1.673      ;
; 0.349 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10        ; greenO[2]       ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.162      ; 1.675      ;
; 0.354 ; pixelY[0]                                                                                  ; pixelY[0]       ; hFlag                                          ; hFlag       ; 0.000        ; 0.036      ; 0.474      ;
; 0.355 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0] ; blueO[5]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.312      ; 1.831      ;
; 0.358 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13        ; redE[3]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.163      ; 1.685      ;
; 0.362 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8         ; blueO[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.157      ; 1.683      ;
; 0.362 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2         ; greenE[3]       ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.165      ; 1.691      ;
; 0.367 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6         ; redE[2]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.165      ; 1.696      ;
; 0.368 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10        ; greenE[2]       ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.163      ; 1.695      ;
; 0.369 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10        ; greenE[3]       ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.163      ; 1.696      ;
; 0.369 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5         ; redO[4]         ; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag       ; 0.000        ; 1.168      ; 1.701      ;
; 0.369 ; hCurrent[5]                                                                                ; hsync           ; hFlag                                          ; hFlag       ; 0.000        ; 0.035      ; 0.488      ;
+-------+--------------------------------------------------------------------------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.187 ; which_bit[1]                                                                           ; which_bit[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; which_bit[2]                                                                           ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; which_bit[3]                                                                           ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; which_bit[0]                                                                           ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.200 ; which_bit[3]                                                                           ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.293 ; which_bit[0]                                                                           ; which_bit[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.295 ; which_bit[1]                                                                           ; hFlag                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.586      ;
; 0.297 ; which_bit[0]                                                                           ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; which_bit[0]                                                                           ; hFlag                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.300 ; readAddress[3]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.591      ;
; 0.300 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.596      ;
; 0.300 ; which_bit[0]                                                                           ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.593      ;
; 0.304 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.595      ;
; 0.304 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.601      ;
; 0.313 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.608      ;
; 0.314 ; readAddress[0]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.605      ;
; 0.316 ; readAddress[4]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.607      ;
; 0.316 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.606      ;
; 0.321 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.610      ;
; 0.346 ; which_bit[3]                                                                           ; hFlag                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.466      ;
; 0.353 ; readAddress[2]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.651      ;
; 0.362 ; which_bit[2]                                                                           ; hFlag                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.482      ;
; 0.373 ; which_bit[1]                                                                           ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.493      ;
; 0.377 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.660      ;
; 0.378 ; which_bit[2]                                                                           ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.498      ;
; 0.382 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.667      ;
; 0.387 ; which_bit[2]                                                                           ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.507      ;
; 0.388 ; which_bit[1]                                                                           ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.508      ;
; 0.389 ; which_bit[1]                                                                           ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.509      ;
; 0.401 ; readAddress[3]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.693      ;
; 0.411 ; readAddress[4]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.696      ;
; 0.414 ; readAddress[0]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.706      ;
; 0.419 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.717      ;
; 0.431 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.729      ;
; 0.433 ; readAddress[4]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.725      ;
; 0.444 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.736      ;
; 0.444 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.735      ;
; 0.447 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.738      ;
; 0.449 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.735      ;
; 0.450 ; readAddress[10]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.738      ;
; 0.451 ; readAddress[0]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.740      ;
; 0.452 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.746      ;
; 0.453 ; readAddress[3]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.742      ;
; 0.453 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.748      ;
; 0.454 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.746      ;
; 0.458 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|address_reg_b[0] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0]             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.388      ;
; 0.463 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.755      ;
; 0.463 ; readAddress[12]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.758      ;
; 0.465 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.762      ;
; 0.466 ; readAddress[12]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.754      ;
; 0.467 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.759      ;
; 0.468 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.767      ;
; 0.470 ; readAddress[12]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.754      ;
; 0.470 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.758      ;
; 0.471 ; readAddress[1]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.756      ;
; 0.471 ; readAddress[0]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.758      ;
; 0.473 ; readAddress[0]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.758      ;
; 0.473 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.761      ;
; 0.473 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.769      ;
; 0.477 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.761      ;
; 0.480 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.764      ;
; 0.480 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.769      ;
; 0.481 ; readAddress[0]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.769      ;
; 0.481 ; readAddress[2]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.769      ;
; 0.481 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.778      ;
; 0.481 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.767      ;
; 0.482 ; readAddress[2]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.769      ;
; 0.484 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.771      ;
; 0.484 ; readAddress[3]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.780      ;
; 0.485 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.776      ;
; 0.487 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.779      ;
; 0.487 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.775      ;
; 0.489 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.773      ;
; 0.489 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.776      ;
; 0.489 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.784      ;
; 0.490 ; readAddress[12]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.776      ;
; 0.491 ; readAddress[1]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.784      ;
; 0.492 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.790      ;
; 0.493 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.780      ;
; 0.494 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.781      ;
; 0.494 ; readAddress[3]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.786      ;
; 0.495 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.780      ;
; 0.495 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.788      ;
; 0.497 ; readAddress[8]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.789      ;
; 0.499 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.791      ;
; 0.499 ; readAddress[6]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.787      ;
; 0.500 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.791      ;
; 0.501 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.794      ;
; 0.501 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.793      ;
; 0.506 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.799      ;
; 0.506 ; readAddress[11]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.792      ;
; 0.506 ; readAddress[9]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.793      ;
; 0.507 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.799      ;
; 0.513 ; readAddress[12]                                                                        ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.800      ;
; 0.515 ; readAddress[7]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.807      ;
; 0.517 ; readAddress[1]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.804      ;
; 0.519 ; readAddress[5]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.815      ;
; 0.520 ; readAddress[2]                                                                         ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.813      ;
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.311 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.363 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.482      ;
; 0.460 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.579      ;
; 0.462 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.581      ;
; 0.463 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.582      ;
; 0.470 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.589      ;
; 0.472 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.591      ;
; 0.475 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.594      ;
; 0.475 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.594      ;
; 0.488 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.607      ;
; 0.505 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.624      ;
; 0.506 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.625      ;
; 0.507 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.626      ;
; 0.511 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.630      ;
; 0.518 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.637      ;
; 0.525 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.644      ;
; 0.528 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.647      ;
; 0.534 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.653      ;
; 0.535 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.654      ;
; 0.551 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.670      ;
; 0.552 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.671      ;
; 0.557 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.676      ;
; 0.599 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.718      ;
; 0.600 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.719      ;
; 0.601 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.720      ;
; 0.602 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.721      ;
; 0.604 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.723      ;
; 0.605 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.724      ;
; 0.612 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.731      ;
; 0.617 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.736      ;
; 0.618 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.737      ;
; 0.619 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.738      ;
; 0.668 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.787      ;
; 0.673 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.792      ;
; 0.676 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.795      ;
; 0.680 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.799      ;
; 0.680 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.799      ;
; 0.681 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.800      ;
; 0.686 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.805      ;
; 0.687 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.806      ;
; 0.689 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.808      ;
; 0.729 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.847      ;
; 0.818 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.937      ;
; 0.828 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.947      ;
; 0.829 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.948      ;
; 0.839 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.958      ;
; 0.882 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.000      ;
; 0.942 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.060      ;
; 0.961 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.079      ;
; 1.019 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.138      ;
; 1.021 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.140      ;
; 1.027 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.146      ;
; 1.029 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.148      ;
; 1.030 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.149      ;
; 1.039 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.158      ;
; 1.083 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.202      ;
; 1.093 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.212      ;
; 1.098 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.216      ;
; 1.104 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.223      ;
; 1.110 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.228      ;
; 1.228 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.347      ;
; 1.230 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.349      ;
; 1.236 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.355      ;
; 1.239 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.358      ;
; 1.248 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.367      ;
; 1.280 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.398      ;
; 1.284 ; pwmBrightness[0] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.402      ;
; 2.649 ; settings[3][7]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.868     ; 0.475      ;
; 2.909 ; settings[3][6]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.868     ; 0.735      ;
; 2.959 ; settings[3][5]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.868     ; 0.785      ;
; 2.991 ; settings[3][8]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.045     ; 0.640      ;
; 2.991 ; settings[3][4]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.868     ; 0.817      ;
; 3.005 ; settings[3][3]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.868     ; 0.831      ;
; 3.018 ; settings[3][11]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.045     ; 0.667      ;
; 3.043 ; settings[3][12]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.045     ; 0.692      ;
; 3.058 ; settings[3][2]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.868     ; 0.884      ;
; 3.071 ; settings[3][1]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.868     ; 0.897      ;
; 3.082 ; settings[3][15]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.045     ; 0.731      ;
; 3.102 ; settings[3][0]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.868     ; 0.928      ;
; 3.154 ; settings[3][9]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.045     ; 0.803      ;
; 3.155 ; settings[3][10]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.045     ; 0.804      ;
; 3.227 ; settings[3][14]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.045     ; 0.876      ;
; 3.229 ; settings[3][13]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.045     ; 0.878      ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dotClock'                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; dotClock ; Rise       ; dotClock                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; byteBitIn[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; byteBitIn[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; byteBitIn[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[3]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[4]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[5]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[6]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[7]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[2]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[3]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[4]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[5]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[6]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[7]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; hiLow                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][0]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][10]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][11]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][12]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][13]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][14]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][15]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][1]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][2]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][3]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][4]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][5]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][6]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][7]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][8]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][9]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][0]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][10]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][11]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][12]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][13]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][14]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][15]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][1]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][2]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][3]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][4]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][5]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][6]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][7]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][8]                                                                                         ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'hFlag'                                           ;
+--------+--------------+----------------+------------+-------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------+-------+------------+------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; blueE[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; blueE[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; blueE[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; blueE[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; blueE[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; blueE[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; blueO[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; blueO[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; blueO[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; blueO[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; blueO[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; currentPixel[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; currentPixel[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; currentPixel[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; currentPixel[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; currentPixel[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; currentPixel[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; currentPixel[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; currentPixel[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; currentPixel[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; currentPixel[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; currentPixel[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; currentPixel[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; currentPixel[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; currentPixel[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; dataEnable       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; dmdFlag          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; greenE[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; greenE[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; greenE[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; greenE[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; greenE[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; greenO[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; greenO[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; greenO[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; greenO[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; greenO[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; hCurrent[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; hCurrent[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; hCurrent[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; hCurrent[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; hCurrent[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; hCurrent[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; hCurrent[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; hCurrent[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; hCurrent[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; hCurrent[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; hCurrent[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; hCurrent[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; hCurrent[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; hCurrent[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; hCurrent[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; hCurrent[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; hsync            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelX[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelX[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelX[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelX[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelX[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelX[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelX[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelY[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelY[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelY[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelY[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelY[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelY[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelY[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelY[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelYcount[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelYcount[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelYcount[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelYcount[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelYcount[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelYcount[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelYcount[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelYcount[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelYcount[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelYcount[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelYcount[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelYcount[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelYcount[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelYcount[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelYcount[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; pixelYcount[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; redE[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; redE[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; redE[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; redE[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; redE[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; redE[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; redO[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; redO[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; redO[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; redO[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; redO[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; redO[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; vCurrent[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; vCurrent[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; hFlag ; Rise       ; vCurrent[11]     ;
+--------+--------------+----------------+------------+-------+------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                          ; Clock Edge ; Target                                                                                                 ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hFlag                                                                                                  ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|address_reg_b[0]                 ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0]             ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0                     ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1                     ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10                    ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11                    ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12                    ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13                    ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14                    ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15                    ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2                     ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3                     ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4                     ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5                     ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6                     ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7                     ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8                     ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9                     ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[0]                                                                                         ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[10]                                                                                        ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[11]                                                                                        ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[12]                                                                                        ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[13]                                                                                        ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[1]                                                                                         ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[2]                                                                                         ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[3]                                                                                         ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[4]                                                                                         ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[5]                                                                                         ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[6]                                                                                         ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[7]                                                                                         ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[8]                                                                                         ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[9]                                                                                         ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[0]                                                                                           ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[1]                                                                                           ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[2]                                                                                           ;
; 0.500 ; 2.500        ; 2.000          ; Min Period      ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[3]                                                                                           ;
; 0.984 ; 1.214        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12                    ;
; 0.984 ; 1.214        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 0.985 ; 1.215        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10                    ;
; 0.985 ; 1.215        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 0.985 ; 1.215        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13                    ;
; 0.985 ; 1.215        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 0.985 ; 1.215        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4                     ;
; 0.985 ; 1.215        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 0.985 ; 1.215        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5                     ;
; 0.985 ; 1.215        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 0.985 ; 1.215        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7                     ;
; 0.985 ; 1.215        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0                     ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1                     ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11                    ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14                    ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15                    ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2                     ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3                     ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6                     ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8                     ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9                     ;
; 0.986 ; 1.216        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 1.023 ; 1.207        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|address_reg_b[0]                 ;
; 1.045 ; 1.229        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[0]                                                                                         ;
; 1.045 ; 1.229        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[10]                                                                                        ;
; 1.045 ; 1.229        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[11]                                                                                        ;
; 1.045 ; 1.229        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[12]                                                                                        ;
; 1.045 ; 1.229        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[13]                                                                                        ;
; 1.045 ; 1.229        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[1]                                                                                         ;
; 1.045 ; 1.229        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[2]                                                                                         ;
; 1.045 ; 1.229        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[3]                                                                                         ;
; 1.045 ; 1.229        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[4]                                                                                         ;
; 1.045 ; 1.229        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[5]                                                                                         ;
; 1.045 ; 1.229        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[6]                                                                                         ;
; 1.045 ; 1.229        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[7]                                                                                         ;
; 1.045 ; 1.229        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[8]                                                                                         ;
; 1.045 ; 1.229        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[9]                                                                                         ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 7999.798  ; 7999.982     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.798  ; 7999.982     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.798  ; 7999.982     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.798  ; 7999.982     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.798  ; 7999.982     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.798  ; 7999.982     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.798  ; 7999.982     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.798  ; 7999.982     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.798  ; 7999.982     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.799  ; 8000.015     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.978  ; 7999.978     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 7999.978  ; 7999.978     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 7999.978  ; 7999.978     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 7999.978  ; 7999.978     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 7999.978  ; 7999.978     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 7999.978  ; 7999.978     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 7999.978  ; 7999.978     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 7999.978  ; 7999.978     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 7999.978  ; 7999.978     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 7999.999  ; 7999.999     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 7999.999  ; 7999.999     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 8000.001  ; 8000.001     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 8000.001  ; 8000.001     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.021  ; 8000.021     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; dotData    ; dotClock   ; 1.133 ; 2.009 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 1.740 ; 2.603 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 1.649 ; 2.492 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 1.649 ; 2.492 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 2.336 ; 3.080 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 1.942 ; 2.914 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 1.942 ; 2.914 ; Fall       ; dotClock        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; dotData    ; dotClock   ; -0.748 ; -1.576 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -0.642 ; -1.426 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -1.301 ; -2.083 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -1.301 ; -2.083 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -0.153 ; -0.951 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -0.409 ; -1.251 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -0.409 ; -1.251 ; Fall       ; dotClock        ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; hFlag      ; 4.618 ; 4.756 ; Rise       ; hFlag                                          ;
; pairE0(n)     ; hFlag      ; 4.618 ; 4.756 ; Rise       ; hFlag                                          ;
; pairE1        ; hFlag      ; 5.145 ; 5.216 ; Rise       ; hFlag                                          ;
; pairE1(n)     ; hFlag      ; 5.145 ; 5.216 ; Rise       ; hFlag                                          ;
; pairE2        ; hFlag      ; 4.843 ; 5.097 ; Rise       ; hFlag                                          ;
; pairE2(n)     ; hFlag      ; 4.843 ; 5.097 ; Rise       ; hFlag                                          ;
; pairO0        ; hFlag      ; 4.953 ; 5.110 ; Rise       ; hFlag                                          ;
; pairO0(n)     ; hFlag      ; 4.953 ; 5.110 ; Rise       ; hFlag                                          ;
; pairO1        ; hFlag      ; 5.325 ; 5.484 ; Rise       ; hFlag                                          ;
; pairO1(n)     ; hFlag      ; 5.325 ; 5.484 ; Rise       ; hFlag                                          ;
; pairO2        ; hFlag      ; 5.251 ; 5.585 ; Rise       ; hFlag                                          ;
; pairO2(n)     ; hFlag      ; 5.251 ; 5.585 ; Rise       ; hFlag                                          ;
; pairE0        ; clock_50   ; 3.635 ; 3.773 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 3.635 ; 3.773 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 3.606 ; 3.677 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 3.606 ; 3.677 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 3.576 ; 3.816 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 3.576 ; 3.816 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 3.054 ; 3.162 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 3.054 ; 3.162 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 3.899 ; 4.060 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 3.899 ; 4.060 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 3.726 ; 3.884 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 3.726 ; 3.884 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 3.984 ; 4.304 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 3.984 ; 4.304 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 3.054 ; 3.172 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 3.054 ; 3.172 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 2.621 ; 2.672 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; hFlag      ; 3.845 ; 3.999 ; Rise       ; hFlag                                          ;
; pairE0(n)     ; hFlag      ; 3.845 ; 3.999 ; Rise       ; hFlag                                          ;
; pairE1        ; hFlag      ; 4.101 ; 4.171 ; Rise       ; hFlag                                          ;
; pairE1(n)     ; hFlag      ; 4.101 ; 4.171 ; Rise       ; hFlag                                          ;
; pairE2        ; hFlag      ; 4.092 ; 4.265 ; Rise       ; hFlag                                          ;
; pairE2(n)     ; hFlag      ; 4.092 ; 4.265 ; Rise       ; hFlag                                          ;
; pairO0        ; hFlag      ; 4.327 ; 4.551 ; Rise       ; hFlag                                          ;
; pairO0(n)     ; hFlag      ; 4.327 ; 4.551 ; Rise       ; hFlag                                          ;
; pairO1        ; hFlag      ; 4.477 ; 4.711 ; Rise       ; hFlag                                          ;
; pairO1(n)     ; hFlag      ; 4.477 ; 4.711 ; Rise       ; hFlag                                          ;
; pairO2        ; hFlag      ; 4.481 ; 4.732 ; Rise       ; hFlag                                          ;
; pairO2(n)     ; hFlag      ; 4.481 ; 4.732 ; Rise       ; hFlag                                          ;
; pairE0        ; clock_50   ; 2.477 ; 2.549 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 2.477 ; 2.549 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 2.584 ; 2.650 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 2.584 ; 2.650 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 2.577 ; 2.715 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 2.577 ; 2.715 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 2.611 ; 2.714 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 2.611 ; 2.714 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 2.870 ; 2.994 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 2.870 ; 2.994 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 2.813 ; 2.952 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 2.813 ; 2.952 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 2.966 ; 3.181 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 2.966 ; 3.181 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 2.611 ; 2.724 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 2.611 ; 2.724 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 2.343 ; 2.389 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                           ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -7.897    ; 0.170 ; N/A      ; N/A     ; -3.201              ;
;  clock_50                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  dotClock                                       ; -4.561    ; 0.170 ; N/A      ; N/A     ; -3.201              ;
;  hFlag                                          ; -7.897    ; 0.187 ; N/A      ; N/A     ; -1.487              ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; -3.577    ; 0.187 ; N/A      ; N/A     ; -1.701              ;
;  u1|altpll_component|auto_generated|pll1|clk[1] ; -5.566    ; 0.311 ; N/A      ; N/A     ; 7999.718            ;
; Design-wide TNS                                 ; -1308.301 ; 0.0   ; 0.0      ; 0.0     ; -550.116            ;
;  clock_50                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  dotClock                                       ; -539.204  ; 0.000 ; N/A      ; N/A     ; -326.166            ;
;  hFlag                                          ; -697.403  ; 0.000 ; N/A      ; N/A     ; -169.518            ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; -66.128   ; 0.000 ; N/A      ; N/A     ; -54.432             ;
;  u1|altpll_component|auto_generated|pll1|clk[1] ; -5.566    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; dotData    ; dotClock   ; 2.311 ; 2.559 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 3.714 ; 4.014 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 3.618 ; 3.855 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 3.618 ; 3.855 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 6.519 ; 6.916 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 5.890 ; 6.074 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 5.890 ; 6.074 ; Fall       ; dotClock        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; dotData    ; dotClock   ; -0.748 ; -1.122 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -0.642 ; -0.979 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -1.301 ; -2.083 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -1.301 ; -2.083 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -0.153 ; -0.951 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -0.409 ; -1.251 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -0.409 ; -1.251 ; Fall       ; dotClock        ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; pairE0        ; hFlag      ; 10.113 ; 10.036 ; Rise       ; hFlag                                          ;
; pairE0(n)     ; hFlag      ; 10.113 ; 10.036 ; Rise       ; hFlag                                          ;
; pairE1        ; hFlag      ; 11.351 ; 11.162 ; Rise       ; hFlag                                          ;
; pairE1(n)     ; hFlag      ; 11.351 ; 11.162 ; Rise       ; hFlag                                          ;
; pairE2        ; hFlag      ; 10.918 ; 10.730 ; Rise       ; hFlag                                          ;
; pairE2(n)     ; hFlag      ; 10.918 ; 10.730 ; Rise       ; hFlag                                          ;
; pairO0        ; hFlag      ; 10.904 ; 10.775 ; Rise       ; hFlag                                          ;
; pairO0(n)     ; hFlag      ; 10.904 ; 10.775 ; Rise       ; hFlag                                          ;
; pairO1        ; hFlag      ; 11.707 ; 11.540 ; Rise       ; hFlag                                          ;
; pairO1(n)     ; hFlag      ; 11.707 ; 11.540 ; Rise       ; hFlag                                          ;
; pairO2        ; hFlag      ; 11.748 ; 11.592 ; Rise       ; hFlag                                          ;
; pairO2(n)     ; hFlag      ; 11.748 ; 11.592 ; Rise       ; hFlag                                          ;
; pairE0        ; clock_50   ; 8.078  ; 8.009  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 8.078  ; 8.009  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 8.236  ; 8.047  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 8.236  ; 8.047  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 8.201  ; 8.103  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 8.201  ; 8.103  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 6.739  ; 6.588  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 6.739  ; 6.588  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 8.712  ; 8.576  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 8.712  ; 8.576  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 8.392  ; 8.291  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 8.392  ; 8.291  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 9.031  ; 8.965  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 9.031  ; 8.965  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 6.809  ; 6.643  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 6.809  ; 6.643  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 5.662  ; 5.448  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; hFlag      ; 3.845 ; 3.999 ; Rise       ; hFlag                                          ;
; pairE0(n)     ; hFlag      ; 3.845 ; 3.999 ; Rise       ; hFlag                                          ;
; pairE1        ; hFlag      ; 4.101 ; 4.171 ; Rise       ; hFlag                                          ;
; pairE1(n)     ; hFlag      ; 4.101 ; 4.171 ; Rise       ; hFlag                                          ;
; pairE2        ; hFlag      ; 4.092 ; 4.265 ; Rise       ; hFlag                                          ;
; pairE2(n)     ; hFlag      ; 4.092 ; 4.265 ; Rise       ; hFlag                                          ;
; pairO0        ; hFlag      ; 4.327 ; 4.551 ; Rise       ; hFlag                                          ;
; pairO0(n)     ; hFlag      ; 4.327 ; 4.551 ; Rise       ; hFlag                                          ;
; pairO1        ; hFlag      ; 4.477 ; 4.711 ; Rise       ; hFlag                                          ;
; pairO1(n)     ; hFlag      ; 4.477 ; 4.711 ; Rise       ; hFlag                                          ;
; pairO2        ; hFlag      ; 4.481 ; 4.732 ; Rise       ; hFlag                                          ;
; pairO2(n)     ; hFlag      ; 4.481 ; 4.732 ; Rise       ; hFlag                                          ;
; pairE0        ; clock_50   ; 2.477 ; 2.549 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 2.477 ; 2.549 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 2.584 ; 2.650 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 2.584 ; 2.650 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 2.577 ; 2.715 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 2.577 ; 2.715 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 2.611 ; 2.714 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 2.611 ; 2.714 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 2.870 ; 2.994 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 2.870 ; 2.994 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 2.813 ; 2.952 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 2.813 ; 2.952 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 2.966 ; 3.181 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 2.966 ; 3.181 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 2.611 ; 2.724 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 2.611 ; 2.724 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 2.343 ; 2.389 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pairECLK      ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE2        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE1        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE0        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairOCLK      ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO2        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO1        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO0        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; led0          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE2(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE1(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE0(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO2(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO1(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO0(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dotReg[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotReg[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotEnable               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clock_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dotClock                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotReg[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotLatch                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotData                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pairECLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; pairE1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairOCLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; led0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; pairE1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pairECLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; pairE1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; led0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; pairE1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pairECLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; pairE1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; led0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; pairE1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; dotClock                                       ; dotClock                                       ; 423      ; 178      ; 638      ; 318      ;
; dotClock                                       ; hFlag                                          ; 1        ; 24409    ; 0        ; 0        ;
; hFlag                                          ; hFlag                                          ; 14073    ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag                                          ; 684      ; 0        ; 0        ; 0        ;
; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 14       ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 259      ; 0        ; 0        ; 0        ;
; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 16       ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 100      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; dotClock                                       ; dotClock                                       ; 423      ; 178      ; 638      ; 318      ;
; dotClock                                       ; hFlag                                          ; 1        ; 24409    ; 0        ; 0        ;
; hFlag                                          ; hFlag                                          ; 14073    ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; hFlag                                          ; 684      ; 0        ; 0        ; 0        ;
; hFlag                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; 14       ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 259      ; 0        ; 0        ; 0        ;
; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 16       ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 100      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 224   ; 224  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 129   ; 129  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Mon Aug 15 21:07:57 2016
Info: Command: quartus_sta LCD_DMD_driver -c LCD_DMD_driver
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LCD_DMD_driver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clock_50 clock_50
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[0]} {u1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 800 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[1]} {u1|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name hFlag hFlag
    Info (332105): create_clock -period 1.000 -name dotClock dotClock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.897
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.897            -697.403 hFlag 
    Info (332119):    -5.566              -5.566 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -4.561            -539.204 dotClock 
    Info (332119):    -3.577             -66.128 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 hFlag 
    Info (332119):     0.485               0.000 dotClock 
    Info (332119):     0.771               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -326.166 dotClock 
    Info (332119):    -1.701             -54.432 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.487            -169.518 hFlag 
    Info (332119):     9.934               0.000 clock_50 
    Info (332119):  7999.719               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.226            -638.625 hFlag 
    Info (332119):    -4.892              -4.892 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -4.158            -494.260 dotClock 
    Info (332119):    -3.121             -52.845 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.404               0.000 hFlag 
    Info (332119):     0.430               0.000 dotClock 
    Info (332119):     0.716               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -326.166 dotClock 
    Info (332119):    -1.701             -54.432 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.487            -169.518 hFlag 
    Info (332119):     9.943               0.000 clock_50 
    Info (332119):  7999.718               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.668            -302.713 hFlag 
    Info (332119):    -2.836              -2.836 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.802            -192.421 dotClock 
    Info (332119):    -1.459             -18.015 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.170
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.170               0.000 dotClock 
    Info (332119):     0.187               0.000 hFlag 
    Info (332119):     0.187               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -249.620 dotClock 
    Info (332119):    -1.000            -114.000 hFlag 
    Info (332119):     0.500               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594               0.000 clock_50 
    Info (332119):  7999.798               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 513 megabytes
    Info: Processing ended: Mon Aug 15 21:08:00 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


