{"vcs1":{"timestamp_begin":1681297211.318633574, "rt":0.74, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681297212.088114125, "rt":0.85, "ut":0.20, "st":0.16}}
{"link":{"timestamp_begin":1681297212.963837336, "rt":1.15, "ut":0.06, "st":0.87}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681297210.984308329}
{"VCS_COMP_START_TIME": 1681297210.984308329}
{"VCS_COMP_END_TIME": 1681297214.706708633}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 238988}}
