read_verilog -assume-asserts ../top.v
synth -top top
write_verilog synth.v
