module DATA_OUT_VAR_TEENSY(
	//
	input [1023:0] DATA,
	//
	output [7:0] TEENSY_TO_FPGA_8BIT_01,
	output [7:0] TEENSY_TO_FPGA_8BIT_02,
	output [7:0] TEENSY_TO_FPGA_8BIT_03,
	output [7:0] TEENSY_TO_FPGA_8BIT_04,
	output [7:0] TEENSY_TO_FPGA_8BIT_05,
	output [7:0] TEENSY_TO_FPGA_8BIT_06,
	output [7:0] TEENSY_TO_FPGA_8BIT_07,
	output [7:0] TEENSY_TO_FPGA_8BIT_08,
	output [7:0] TEENSY_TO_FPGA_8BIT_09,
	output [7:0] TEENSY_TO_FPGA_8BIT_10,
	output [7:0] TEENSY_TO_FPGA_8BIT_11,
	output [7:0] TEENSY_TO_FPGA_8BIT_12,
	output [7:0] TEENSY_TO_FPGA_8BIT_13,
	output [7:0] TEENSY_TO_FPGA_8BIT_14,
	output [7:0] TEENSY_TO_FPGA_8BIT_15,
	output [7:0] TEENSY_TO_FPGA_8BIT_16,
	output [7:0] TEENSY_TO_FPGA_8BIT_17,
	output [7:0] TEENSY_TO_FPGA_8BIT_18,
	output [7:0] TEENSY_TO_FPGA_8BIT_19,
	output [7:0] TEENSY_TO_FPGA_8BIT_20,
	output [7:0] TEENSY_TO_FPGA_8BIT_21,
	output [7:0] TEENSY_TO_FPGA_8BIT_22,
	output [7:0] TEENSY_TO_FPGA_8BIT_23,
	output [7:0] TEENSY_TO_FPGA_8BIT_24,
	output [7:0] TEENSY_TO_FPGA_8BIT_25,
	output [7:0] TEENSY_TO_FPGA_8BIT_26,
	output [7:0] TEENSY_TO_FPGA_8BIT_27,
	output [7:0] TEENSY_TO_FPGA_8BIT_28,
	output [7:0] TEENSY_TO_FPGA_8BIT_29,
	output [7:0] TEENSY_TO_FPGA_8BIT_30,
	output [7:0] TEENSY_TO_FPGA_8BIT_31,
	output [7:0] TEENSY_TO_FPGA_8BIT_32,
	output [7:0] TEENSY_TO_FPGA_8BIT_33,
	output [7:0] TEENSY_TO_FPGA_8BIT_34,
	//
	output [15:0] TEENSY_TO_FPGA_16BIT_01,
	output [15:0] TEENSY_TO_FPGA_16BIT_02,
	output [15:0] TEENSY_TO_FPGA_16BIT_03,
	output [15:0] TEENSY_TO_FPGA_16BIT_04,
	output [15:0] TEENSY_TO_FPGA_16BIT_05,
	output [15:0] TEENSY_TO_FPGA_16BIT_06,
	output [15:0] TEENSY_TO_FPGA_16BIT_07,
	output [15:0] TEENSY_TO_FPGA_16BIT_08,
	output [15:0] TEENSY_TO_FPGA_16BIT_09,
	output [15:0] TEENSY_TO_FPGA_16BIT_10,
	output [15:0] TEENSY_TO_FPGA_16BIT_11,
	output [15:0] TEENSY_TO_FPGA_16BIT_12,
	output [15:0] TEENSY_TO_FPGA_16BIT_13,
	output [15:0] TEENSY_TO_FPGA_16BIT_14,
	output [15:0] TEENSY_TO_FPGA_16BIT_15
	);
	//
	TEENSY_8BIT teensy_8bit_01(DATA[007:000],   TEENSY_TO_FPGA_8BIT_01[7:0]);
	TEENSY_8BIT teensy_8bit_02(DATA[015:008],   TEENSY_TO_FPGA_8BIT_02[7:0]);
	TEENSY_8BIT teensy_8bit_03(DATA[023:016],   TEENSY_TO_FPGA_8BIT_03[7:0]);
	TEENSY_8BIT teensy_8bit_04(DATA[031:024],   TEENSY_TO_FPGA_8BIT_04[7:0]);
	TEENSY_8BIT teensy_8bit_05(DATA[039:032],   TEENSY_TO_FPGA_8BIT_05[7:0]);
	TEENSY_8BIT teensy_8bit_06(DATA[047:040],   TEENSY_TO_FPGA_8BIT_06[7:0]);
	TEENSY_8BIT teensy_8bit_07(DATA[055:048],   TEENSY_TO_FPGA_8BIT_07[7:0]);
	TEENSY_8BIT teensy_8bit_08(DATA[063:056],   TEENSY_TO_FPGA_8BIT_08[7:0]);
	TEENSY_8BIT teensy_8bit_09(DATA[071:064],   TEENSY_TO_FPGA_8BIT_09[7:0]);
	TEENSY_8BIT teensy_8bit_10(DATA[079:072],   TEENSY_TO_FPGA_8BIT_10[7:0]);
	TEENSY_8BIT teensy_8bit_11(DATA[087:080],   TEENSY_TO_FPGA_8BIT_11[7:0]);
	TEENSY_8BIT teensy_8bit_12(DATA[095:088],   TEENSY_TO_FPGA_8BIT_12[7:0]);
	TEENSY_8BIT teensy_8bit_13(DATA[103:096],   TEENSY_TO_FPGA_8BIT_13[7:0]);
	TEENSY_8BIT teensy_8bit_14(DATA[111:104],   TEENSY_TO_FPGA_8BIT_14[7:0]);
	TEENSY_8BIT teensy_8bit_15(DATA[119:112],   TEENSY_TO_FPGA_8BIT_15[7:0]);
	TEENSY_8BIT teensy_8bit_16(DATA[127:120],   TEENSY_TO_FPGA_8BIT_16[7:0]);
	TEENSY_8BIT teensy_8bit_17(DATA[135:128],   TEENSY_TO_FPGA_8BIT_17[7:0]);
	TEENSY_8BIT teensy_8bit_18(DATA[143:136],   TEENSY_TO_FPGA_8BIT_18[7:0]);
	TEENSY_8BIT teensy_8bit_19(DATA[151:144],   TEENSY_TO_FPGA_8BIT_19[7:0]);
	TEENSY_8BIT teensy_8bit_20(DATA[159:152],   TEENSY_TO_FPGA_8BIT_20[7:0]);
	TEENSY_8BIT teensy_8bit_21(DATA[167:160],   TEENSY_TO_FPGA_8BIT_21[7:0]);
	TEENSY_8BIT teensy_8bit_22(DATA[175:168],   TEENSY_TO_FPGA_8BIT_22[7:0]);
	TEENSY_8BIT teensy_8bit_23(DATA[183:176],   TEENSY_TO_FPGA_8BIT_23[7:0]);
	TEENSY_8BIT teensy_8bit_24(DATA[191:184],   TEENSY_TO_FPGA_8BIT_24[7:0]);
	TEENSY_8BIT teensy_8bit_25(DATA[199:192],   TEENSY_TO_FPGA_8BIT_25[7:0]);
	TEENSY_8BIT teensy_8bit_26(DATA[207:200],   TEENSY_TO_FPGA_8BIT_26[7:0]);
	TEENSY_8BIT teensy_8bit_27(DATA[215:208],   TEENSY_TO_FPGA_8BIT_27[7:0]);
	TEENSY_8BIT teensy_8bit_28(DATA[223:216],   TEENSY_TO_FPGA_8BIT_28[7:0]);
	TEENSY_8BIT teensy_8bit_29(DATA[231:224],   TEENSY_TO_FPGA_8BIT_29[7:0]);
	TEENSY_8BIT teensy_8bit_30(DATA[239:232],   TEENSY_TO_FPGA_8BIT_30[7:0]);
	TEENSY_8BIT teensy_8bit_31(DATA[247:240],   TEENSY_TO_FPGA_8BIT_31[7:0]);
	TEENSY_8BIT teensy_8bit_32(DATA[255:248],   TEENSY_TO_FPGA_8BIT_32[7:0]);
	TEENSY_8BIT teensy_8bit_33(DATA[263:256],   TEENSY_TO_FPGA_8BIT_33[7:0]);
	TEENSY_8BIT teensy_8bit_34(DATA[271:264],   TEENSY_TO_FPGA_8BIT_34[7:0]);
	//
	TEENSY_16BIT teensy_16bit_01(DATA[287:272], TEENSY_TO_FPGA_16BIT_01[15:0]);
	TEENSY_16BIT teensy_16bit_02(DATA[303:288], TEENSY_TO_FPGA_16BIT_02[15:0]);
	TEENSY_16BIT teensy_16bit_03(DATA[319:304], TEENSY_TO_FPGA_16BIT_03[15:0]);
	TEENSY_16BIT teensy_16bit_04(DATA[335:320], TEENSY_TO_FPGA_16BIT_04[15:0]);
	TEENSY_16BIT teensy_16bit_05(DATA[351:336], TEENSY_TO_FPGA_16BIT_05[15:0]);
	TEENSY_16BIT teensy_16bit_06(DATA[367:352], TEENSY_TO_FPGA_16BIT_06[15:0]);
	TEENSY_16BIT teensy_16bit_07(DATA[383:368], TEENSY_TO_FPGA_16BIT_07[15:0]);
	TEENSY_16BIT teensy_16bit_08(DATA[399:384], TEENSY_TO_FPGA_16BIT_08[15:0]);
	TEENSY_16BIT teensy_16bit_09(DATA[415:400], TEENSY_TO_FPGA_16BIT_09[15:0]);
	TEENSY_16BIT teensy_16bit_10(DATA[431:416], TEENSY_TO_FPGA_16BIT_10[15:0]);
	TEENSY_16BIT teensy_16bit_11(DATA[447:432], TEENSY_TO_FPGA_16BIT_11[15:0]);
	TEENSY_16BIT teensy_16bit_12(DATA[463:448], TEENSY_TO_FPGA_16BIT_12[15:0]);
	TEENSY_16BIT teensy_16bit_13(DATA[479:464], TEENSY_TO_FPGA_16BIT_13[15:0]);
	TEENSY_16BIT teensy_16bit_14(DATA[495:480], TEENSY_TO_FPGA_16BIT_14[15:0]);
	TEENSY_16BIT teensy_16bit_15(DATA[511:496], TEENSY_TO_FPGA_16BIT_15[15:0]);
	//
	//Prozessabbild: 64 Bytes
endmodule
