Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\git\FPGA\Examination\MIAO\state.v" into library work
Parsing module <state>.
Analyzing Verilog file "F:\git\FPGA\Examination\MIAO\seven_seg_controller.v" into library work
Parsing module <seven_seg_controller>.
Analyzing Verilog file "F:\git\FPGA\Examination\MIAO\counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "F:\git\FPGA\Examination\MIAO\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "F:\git\FPGA\Examination\MIAO\main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <clk_div>.

Elaborating module <state>.

Elaborating module <counter>.

Elaborating module <seven_seg_controller>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "F:\git\FPGA\Examination\MIAO\main.v".
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "F:\git\FPGA\Examination\MIAO\clk_div.v".
        TIME = 26'b10111110101111000010000000
        TIME_1k = 16'b1100001101010000
    Found 17-bit register for signal <cnt1>.
    Found 28-bit register for signal <cnt>.
    Found 1-bit register for signal <clk_1s>.
    Found 1-bit register for signal <clk_1k>.
    Found 28-bit adder for signal <cnt[27]_GND_2_o_add_2_OUT> created at line 55.
    Found 17-bit adder for signal <cnt1[16]_GND_2_o_add_9_OUT> created at line 78.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <state>.
    Related source file is "F:\git\FPGA\Examination\MIAO\state.v".
        IDLE = 0
        START = 1
        STOP = 2
        INC = 3
        TRAP = 4
    Found 3-bit register for signal <CS>.
    Found finite state machine <FSM_0> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <state> synthesized.

Synthesizing Unit <counter>.
    Related source file is "F:\git\FPGA\Examination\MIAO\counter.v".
    Found 4-bit register for signal <cnt1>.
    Found 4-bit register for signal <cnt2>.
    Found 4-bit register for signal <cnt3>.
    Found 4-bit register for signal <cnt0>.
    Found 4-bit adder for signal <cnt0[3]_GND_4_o_add_3_OUT> created at line 48.
    Found 4-bit adder for signal <cnt1[3]_GND_4_o_add_10_OUT> created at line 66.
    Found 4-bit adder for signal <cnt2[3]_GND_4_o_add_17_OUT> created at line 85.
    Found 4-bit adder for signal <cnt3[3]_GND_4_o_add_24_OUT> created at line 103.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <seven_seg_controller>.
    Related source file is "F:\git\FPGA\Examination\MIAO\seven_seg_controller.v".
    Found 2-bit register for signal <sel>.
    Found 2-bit adder for signal <sel[1]_GND_5_o_add_2_OUT> created at line 47.
    Found 4x4-bit Read Only RAM for signal <sel[1]_GND_5_o_wide_mux_6_OUT>
    Found 16x7-bit Read Only RAM for signal <_n0049[0:6]>
    Found 1-bit 4-to-1 multiplexer for signal <seg_dig<3>> created at line 77.
    Found 1-bit 4-to-1 multiplexer for signal <seg_dig<2>> created at line 77.
    Found 1-bit 4-to-1 multiplexer for signal <seg_dig<1>> created at line 77.
    Found 1-bit 4-to-1 multiplexer for signal <seg_dig<0>> created at line 77.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <seven_seg_controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 7
 17-bit adder                                          : 1
 2-bit adder                                           : 1
 28-bit adder                                          : 1
 4-bit adder                                           : 4
# Registers                                            : 9
 1-bit register                                        : 2
 17-bit register                                       : 1
 2-bit register                                        : 1
 28-bit register                                       : 1
 4-bit register                                        : 4
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 4
 17-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <cnt1>: 1 register on signal <cnt1>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <cnt1>: 1 register on signal <cnt1>.
The following registers are absorbed into counter <cnt2>: 1 register on signal <cnt2>.
The following registers are absorbed into counter <cnt0>: 1 register on signal <cnt0>.
The following registers are absorbed into counter <cnt3>: 1 register on signal <cnt3>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_controller>.
The following registers are absorbed into counter <sel>: 1 register on signal <sel>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sel[1]_GND_5_o_wide_mux_6_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0049[0:6]> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <seg_dig>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 7
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 28-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 2
 Flip-Flops                                            : 2
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <CS[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
-------------------

Optimizing unit <main> ...

Optimizing unit <clk_div> ...

Optimizing unit <counter> ...

Optimizing unit <seven_seg_controller> ...
WARNING:Xst:1710 - FF/Latch <Inst_counter/cnt3_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_counter/cnt1_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Inst_clock_divider/cnt_0> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <Inst_clock_divider/cnt1_0> 
INFO:Xst:2261 - The FF/Latch <Inst_clock_divider/cnt_1> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <Inst_clock_divider/cnt1_1> 
INFO:Xst:2261 - The FF/Latch <Inst_clock_divider/cnt_2> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <Inst_clock_divider/cnt1_2> 
INFO:Xst:2261 - The FF/Latch <Inst_clock_divider/cnt_3> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <Inst_clock_divider/cnt1_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 230
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 43
#      LUT2                        : 4
#      LUT3                        : 10
#      LUT4                        : 14
#      LUT5                        : 22
#      LUT6                        : 43
#      MUXCY                       : 43
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 62
#      FDC                         : 44
#      FDCE                        : 18
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 5
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              62  out of  18224     0%  
 Number of Slice LUTs:                  144  out of   9112     1%  
    Number used as Logic:               144  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    144
   Number with an unused Flip Flop:      82  out of    144    56%  
   Number with an unused LUT:             0  out of    144     0%  
   Number of fully used LUT-FF pairs:    62  out of    144    43%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)               | Load  |
-----------------------------------+-------------------------------------+-------+
Inst_clock_divider/clk_1k          | NONE(Inst_state_machine/CS_FSM_FFd1)| 5     |
clk                                | BUFGP                               | 43    |
Inst_clock_divider/clk_1s          | NONE(Inst_counter/cnt3_2)           | 14    |
-----------------------------------+-------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.867ns (Maximum Frequency: 258.605MHz)
   Minimum input arrival time before clock: 5.098ns
   Maximum output required time after clock: 6.271ns
   Maximum combinational path delay: 5.550ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_clock_divider/clk_1k'
  Clock period: 2.216ns (frequency: 451.233MHz)
  Total number of paths / destination ports: 11 / 5
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            Inst_seven_seg_controller/sel_0 (FF)
  Destination:       Inst_seven_seg_controller/sel_0 (FF)
  Source Clock:      Inst_clock_divider/clk_1k rising
  Destination Clock: Inst_clock_divider/clk_1k rising

  Data Path: Inst_seven_seg_controller/sel_0 to Inst_seven_seg_controller/sel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   0.882  Inst_seven_seg_controller/sel_0 (Inst_seven_seg_controller/sel_0)
     INV:I->O              1   0.206   0.579  Inst_seven_seg_controller/Mcount_sel_xor<0>11_INV_0 (Inst_seven_seg_controller/Result<0>)
     FDCE:D                    0.102          Inst_seven_seg_controller/sel_0
    ----------------------------------------
    Total                      2.216ns (0.755ns logic, 1.461ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.867ns (frequency: 258.605MHz)
  Total number of paths / destination ports: 1744 / 45
-------------------------------------------------------------------------
Delay:               3.867ns (Levels of Logic = 3)
  Source:            Inst_clock_divider/cnt_6 (FF)
  Destination:       Inst_clock_divider/cnt_14 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_clock_divider/cnt_6 to Inst_clock_divider/cnt_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  Inst_clock_divider/cnt_6 (Inst_clock_divider/cnt_6)
     LUT5:I0->O            4   0.203   0.788  Inst_clock_divider/GND_2_o_GND_2_o_equal_7_o<27>11 (Inst_clock_divider/GND_2_o_GND_2_o_equal_7_o<27>11)
     LUT6:I4->O           14   0.203   0.958  Inst_clock_divider/GND_2_o_GND_2_o_equal_7_o<27>13 (Inst_clock_divider/GND_2_o_GND_2_o_equal_7_o<27>1)
     LUT5:I4->O            1   0.205   0.000  Inst_clock_divider/Mcount_cnt1_eqn_121 (Inst_clock_divider/Mcount_cnt1_eqn_12)
     FDC:D                     0.102          Inst_clock_divider/cnt1_12
    ----------------------------------------
    Total                      3.867ns (1.160ns logic, 2.707ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_clock_divider/clk_1s'
  Clock period: 3.537ns (frequency: 282.753MHz)
  Total number of paths / destination ports: 111 / 24
-------------------------------------------------------------------------
Delay:               3.537ns (Levels of Logic = 2)
  Source:            Inst_counter/cnt2_3 (FF)
  Destination:       Inst_counter/cnt3_2 (FF)
  Source Clock:      Inst_clock_divider/clk_1s rising
  Destination Clock: Inst_clock_divider/clk_1s rising

  Data Path: Inst_counter/cnt2_3 to Inst_counter/cnt3_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   1.028  Inst_counter/cnt2_3 (Inst_counter/cnt2_3)
     LUT5:I0->O            1   0.203   0.684  Inst_counter/cnt3_en2 (Inst_counter/cnt3_en2)
     LUT5:I3->O            3   0.203   0.650  Inst_counter/cnt3_en3 (Inst_counter/cnt3_en)
     FDCE:CE                   0.322          Inst_counter/cnt3_0
    ----------------------------------------
    Total                      3.537ns (1.175ns logic, 2.362ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_clock_divider/clk_1k'
  Total number of paths / destination ports: 12 / 9
-------------------------------------------------------------------------
Offset:              3.305ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       Inst_state_machine/CS_FSM_FFd1 (FF)
  Destination Clock: Inst_clock_divider/clk_1k rising

  Data Path: rst to Inst_state_machine/CS_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   1.222   1.653  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          Inst_state_machine/CS_FSM_FFd1
    ----------------------------------------
    Total                      3.305ns (1.652ns logic, 1.653ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 43 / 43
-------------------------------------------------------------------------
Offset:              3.305ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       Inst_clock_divider/cnt_27 (FF)
  Destination Clock: clk rising

  Data Path: rst to Inst_clock_divider/cnt_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   1.222   1.653  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.430          Inst_clock_divider/clk_1s
    ----------------------------------------
    Total                      3.305ns (1.652ns logic, 1.653ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_clock_divider/clk_1s'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              5.098ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       Inst_counter/cnt2_3 (FF)
  Destination Clock: Inst_clock_divider/clk_1s rising

  Data Path: rst to Inst_counter/cnt2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   1.222   1.882  rst_IBUF (rst_IBUF)
     LUT4:I1->O            1   0.205   0.580  Inst_counter/cnt2_en_SW0 (N2)
     LUT6:I5->O            4   0.205   0.683  Inst_counter/cnt2_en (Inst_counter/cnt2_en)
     FDCE:CE                   0.322          Inst_counter/cnt2_0
    ----------------------------------------
    Total                      5.098ns (1.954ns logic, 3.144ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_clock_divider/clk_1k'
  Total number of paths / destination ports: 66 / 12
-------------------------------------------------------------------------
Offset:              6.271ns (Levels of Logic = 3)
  Source:            Inst_seven_seg_controller/sel_0 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      Inst_clock_divider/clk_1k rising

  Data Path: Inst_seven_seg_controller/sel_0 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   1.247  Inst_seven_seg_controller/sel_0 (Inst_seven_seg_controller/sel_0)
     LUT6:I0->O            7   0.203   1.021  Inst_seven_seg_controller/Mmux_seg_dig<2>11 (Inst_seven_seg_controller/seg_dig<2>)
     LUT4:I0->O            1   0.203   0.579  Inst_seven_seg_controller/Mram__n0049[0:6]61 (seg_6_OBUF)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      6.271ns (3.424ns logic, 2.847ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_clock_divider/clk_1s'
  Total number of paths / destination ports: 98 / 7
-------------------------------------------------------------------------
Offset:              6.015ns (Levels of Logic = 3)
  Source:            Inst_counter/cnt1_0 (FF)
  Destination:       seg<4> (PAD)
  Source Clock:      Inst_clock_divider/clk_1s rising

  Data Path: Inst_counter/cnt1_0 to seg<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.992  Inst_counter/cnt1_0 (Inst_counter/cnt1_0)
     LUT6:I2->O            7   0.203   1.021  Inst_seven_seg_controller/Mmux_seg_dig<0>11 (Inst_seven_seg_controller/seg_dig<0>)
     LUT4:I0->O            1   0.203   0.579  Inst_seven_seg_controller/Mram__n0049[0:6]41 (seg_4_OBUF)
     OBUF:I->O                 2.571          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                      6.015ns (3.424ns logic, 2.591ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               5.550ns (Levels of Logic = 3)
  Source:            dispen (PAD)
  Destination:       an<0> (PAD)

  Data Path: dispen to an<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.973  dispen_IBUF (dispen_IBUF)
     LUT3:I0->O            1   0.205   0.579  Inst_seven_seg_controller/Mmux_an11 (an_0_OBUF)
     OBUF:I->O                 2.571          an_0_OBUF (an<0>)
    ----------------------------------------
    Total                      5.550ns (3.998ns logic, 1.552ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Inst_clock_divider/clk_1k
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
Inst_clock_divider/clk_1k|    2.216|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_clock_divider/clk_1s
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
Inst_clock_divider/clk_1k|    3.460|         |         |         |
Inst_clock_divider/clk_1s|    3.537|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.867|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.62 secs
 
--> 

Total memory usage is 257928 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    7 (   0 filtered)

