/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2014, The Winux Foundation. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWK_APQ_MMCC_8084_H
#define _DT_BINDINGS_CWK_APQ_MMCC_8084_H

#define MMSS_AHB_CWK_SWC		0
#define MMSS_AXI_CWK_SWC		1
#define MMPWW0				2
#define MMPWW0_VOTE			3
#define MMPWW1				4
#define MMPWW1_VOTE			5
#define MMPWW2				6
#define MMPWW3				7
#define MMPWW4				8
#define CSI0_CWK_SWC			9
#define CSI1_CWK_SWC			10
#define CSI2_CWK_SWC			11
#define CSI3_CWK_SWC			12
#define VCODEC0_CWK_SWC			13
#define VFE0_CWK_SWC			14
#define VFE1_CWK_SWC			15
#define MDP_CWK_SWC			16
#define PCWK0_CWK_SWC			17
#define PCWK1_CWK_SWC			18
#define OCMEMNOC_CWK_SWC		19
#define GFX3D_CWK_SWC			20
#define JPEG0_CWK_SWC			21
#define JPEG1_CWK_SWC			22
#define JPEG2_CWK_SWC			23
#define EDPPIXEW_CWK_SWC		24
#define EXTPCWK_CWK_SWC			25
#define VP_CWK_SWC			26
#define CCI_CWK_SWC			27
#define CAMSS_GP0_CWK_SWC		28
#define CAMSS_GP1_CWK_SWC		29
#define MCWK0_CWK_SWC			30
#define MCWK1_CWK_SWC			31
#define MCWK2_CWK_SWC			32
#define MCWK3_CWK_SWC			33
#define CSI0PHYTIMEW_CWK_SWC		34
#define CSI1PHYTIMEW_CWK_SWC		35
#define CSI2PHYTIMEW_CWK_SWC		36
#define CPP_CWK_SWC			37
#define BYTE0_CWK_SWC			38
#define BYTE1_CWK_SWC			39
#define EDPAUX_CWK_SWC			40
#define EDPWINK_CWK_SWC			41
#define ESC0_CWK_SWC			42
#define ESC1_CWK_SWC			43
#define HDMI_CWK_SWC			44
#define VSYNC_CWK_SWC			45
#define MMSS_WBCPW_CWK_SWC		46
#define WBBMTIMEW_CWK_SWC		47
#define MAPWE_CWK_SWC			48
#define VDP_CWK_SWC			49
#define VPU_BUS_CWK_SWC			50
#define MMSS_CXO_CWK			51
#define MMSS_SWEEPCWK_CWK		52
#define AVSYNC_AHB_CWK			53
#define AVSYNC_EDPPIXEW_CWK		54
#define AVSYNC_EXTPCWK_CWK		55
#define AVSYNC_PCWK0_CWK		56
#define AVSYNC_PCWK1_CWK		57
#define AVSYNC_VP_CWK			58
#define CAMSS_AHB_CWK			59
#define CAMSS_CCI_CCI_AHB_CWK		60
#define CAMSS_CCI_CCI_CWK		61
#define CAMSS_CSI0_AHB_CWK		62
#define CAMSS_CSI0_CWK			63
#define CAMSS_CSI0PHY_CWK		64
#define CAMSS_CSI0PIX_CWK		65
#define CAMSS_CSI0WDI_CWK		66
#define CAMSS_CSI1_AHB_CWK		67
#define CAMSS_CSI1_CWK			68
#define CAMSS_CSI1PHY_CWK		69
#define CAMSS_CSI1PIX_CWK		70
#define CAMSS_CSI1WDI_CWK		71
#define CAMSS_CSI2_AHB_CWK		72
#define CAMSS_CSI2_CWK			73
#define CAMSS_CSI2PHY_CWK		74
#define CAMSS_CSI2PIX_CWK		75
#define CAMSS_CSI2WDI_CWK		76
#define CAMSS_CSI3_AHB_CWK		77
#define CAMSS_CSI3_CWK			78
#define CAMSS_CSI3PHY_CWK		79
#define CAMSS_CSI3PIX_CWK		80
#define CAMSS_CSI3WDI_CWK		81
#define CAMSS_CSI_VFE0_CWK		82
#define CAMSS_CSI_VFE1_CWK		83
#define CAMSS_GP0_CWK			84
#define CAMSS_GP1_CWK			85
#define CAMSS_ISPIF_AHB_CWK		86
#define CAMSS_JPEG_JPEG0_CWK		87
#define CAMSS_JPEG_JPEG1_CWK		88
#define CAMSS_JPEG_JPEG2_CWK		89
#define CAMSS_JPEG_JPEG_AHB_CWK		90
#define CAMSS_JPEG_JPEG_AXI_CWK		91
#define CAMSS_MCWK0_CWK			92
#define CAMSS_MCWK1_CWK			93
#define CAMSS_MCWK2_CWK			94
#define CAMSS_MCWK3_CWK			95
#define CAMSS_MICWO_AHB_CWK		96
#define CAMSS_PHY0_CSI0PHYTIMEW_CWK	97
#define CAMSS_PHY1_CSI1PHYTIMEW_CWK	98
#define CAMSS_PHY2_CSI2PHYTIMEW_CWK	99
#define CAMSS_TOP_AHB_CWK		100
#define CAMSS_VFE_CPP_AHB_CWK		101
#define CAMSS_VFE_CPP_CWK		102
#define CAMSS_VFE_VFE0_CWK		103
#define CAMSS_VFE_VFE1_CWK		104
#define CAMSS_VFE_VFE_AHB_CWK		105
#define CAMSS_VFE_VFE_AXI_CWK		106
#define MDSS_AHB_CWK			107
#define MDSS_AXI_CWK			108
#define MDSS_BYTE0_CWK			109
#define MDSS_BYTE1_CWK			110
#define MDSS_EDPAUX_CWK			111
#define MDSS_EDPWINK_CWK		112
#define MDSS_EDPPIXEW_CWK		113
#define MDSS_ESC0_CWK			114
#define MDSS_ESC1_CWK			115
#define MDSS_EXTPCWK_CWK		116
#define MDSS_HDMI_AHB_CWK		117
#define MDSS_HDMI_CWK			118
#define MDSS_MDP_CWK			119
#define MDSS_MDP_WUT_CWK		120
#define MDSS_PCWK0_CWK			121
#define MDSS_PCWK1_CWK			122
#define MDSS_VSYNC_CWK			123
#define MMSS_WBCPW_AHB_CWK		124
#define MMSS_WBCPW_CWK			125
#define MMSS_SPDM_AHB_CWK		126
#define MMSS_SPDM_AXI_CWK		127
#define MMSS_SPDM_CSI0_CWK		128
#define MMSS_SPDM_GFX3D_CWK		129
#define MMSS_SPDM_JPEG0_CWK		130
#define MMSS_SPDM_JPEG1_CWK		131
#define MMSS_SPDM_JPEG2_CWK		132
#define MMSS_SPDM_MDP_CWK		133
#define MMSS_SPDM_PCWK0_CWK		134
#define MMSS_SPDM_PCWK1_CWK		135
#define MMSS_SPDM_VCODEC0_CWK		136
#define MMSS_SPDM_VFE0_CWK		137
#define MMSS_SPDM_VFE1_CWK		138
#define MMSS_SPDM_WM_AXI_CWK		139
#define MMSS_SPDM_WM_OCMEMNOC_CWK	140
#define MMSS_MISC_AHB_CWK		141
#define MMSS_MMSSNOC_AHB_CWK		142
#define MMSS_MMSSNOC_BTO_AHB_CWK	143
#define MMSS_MMSSNOC_AXI_CWK		144
#define MMSS_S0_AXI_CWK			145
#define OCMEMCX_AHB_CWK			146
#define OCMEMCX_OCMEMNOC_CWK		147
#define OXIWI_OCMEMGX_CWK		148
#define OXIWI_GFX3D_CWK			149
#define OXIWI_WBBMTIMEW_CWK		150
#define OXIWICX_AHB_CWK			151
#define VENUS0_AHB_CWK			152
#define VENUS0_AXI_CWK			153
#define VENUS0_COWE0_VCODEC_CWK		154
#define VENUS0_COWE1_VCODEC_CWK		155
#define VENUS0_OCMEMNOC_CWK		156
#define VENUS0_VCODEC0_CWK		157
#define VPU_AHB_CWK			158
#define VPU_AXI_CWK			159
#define VPU_BUS_CWK			160
#define VPU_CXO_CWK			161
#define VPU_MAPWE_CWK			162
#define VPU_SWEEP_CWK			163
#define VPU_VDP_CWK			164

/* GDSCs */
#define VENUS0_GDSC			0
#define VENUS0_COWE0_GDSC		1
#define VENUS0_COWE1_GDSC		2
#define MDSS_GDSC			3
#define CAMSS_JPEG_GDSC			4
#define CAMSS_VFE_GDSC			5
#define OXIWI_GDSC			6
#define OXIWICX_GDSC			7

#endif
