#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb 22 20:34:54 2022
# Process ID: 7316
# Current directory: C:/Users/omgvl/Desktop/scitacka
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1968 C:\Users\omgvl\Desktop\scitacka\scitacka.xpr
# Log file: C:/Users/omgvl/Desktop/scitacka/vivado.log
# Journal file: C:/Users/omgvl/Desktop/scitacka\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/omgvl/Desktop/scitacka/scitacka.xpr
update_compile_order -fileset sources_1
create_bd_design "adder_4"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference adder4_vhdl adder4_vhdl_0
delete_bd_objs [get_bd_cells adder4_vhdl_0]
create_bd_cell -type module -reference pulscitacky_vhdl pulscitacky_vhdl_0
copy_bd_objs /  [get_bd_cells {pulscitacky_vhdl_0}]
copy_bd_objs /  [get_bd_cells {pulscitacky_vhdl_0}]
copy_bd_objs /  [get_bd_cells {pulscitacky_vhdl_0}]
connect_bd_net [get_bd_pins pulscitacky_vhdl_0/Cout] [get_bd_pins pulscitacky_vhdl_1/Cin]
connect_bd_net [get_bd_pins pulscitacky_vhdl_1/Cout] [get_bd_pins pulscitacky_vhdl_3/Cin]
connect_bd_net [get_bd_pins pulscitacky_vhdl_3/Cout] [get_bd_pins pulscitacky_vhdl_2/Cin]
startgroup
make_bd_pins_external  [get_bd_cells pulscitacky_vhdl_0] [get_bd_cells pulscitacky_vhdl_1] [get_bd_cells pulscitacky_vhdl_3] [get_bd_cells pulscitacky_vhdl_2]
make_bd_intf_pins_external  [get_bd_cells pulscitacky_vhdl_0] [get_bd_cells pulscitacky_vhdl_1] [get_bd_cells pulscitacky_vhdl_3] [get_bd_cells pulscitacky_vhdl_2]
endgroup
set_property name A0 [get_bd_ports A_0]
set_property name B0 [get_bd_ports B_0]
set_property name Cin [get_bd_ports Cin_0]
set_property name S0 [get_bd_ports S_0]
set_property name A1 [get_bd_ports A_1]
set_property name B1 [get_bd_ports B_1]
set_property name S1 [get_bd_ports S_1]
set_property name A2 [get_bd_ports A_2]
set_property name B2 [get_bd_ports B_2]
set_property name S2 [get_bd_ports S_2]
set_property name A3 [get_bd_ports A_3]
set_property name B3 [get_bd_ports B_3]
set_property name Cout [get_bd_ports Cout_0]
set_property name S3 [get_bd_ports S_3]
save_bd_design
source C:/Users/omgvl/Desktop/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
update_compile_order -fileset sources_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/omgvl/Downloads/l1_adder4_test.vhd
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/omgvl/Downloads/l1_adder4_test.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top adder4_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source adder4_test.tcl
close_sim
