# UART_WITH_FIFO
UART with FIFO in Verilog (AXI4 Lite)

The sync FIFO is a naive approach, it is a BAD example.
The TX and RX modules have some coding style issues. They are for the BAD reference only.
