#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec 15 19:20:01 2022
# Process ID: 16153
# Current directory: /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow
# Command line: vivado
# Log file: /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/vivado.log
# Journal file: /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/vivado.jou
#-----------------------------------------------------------
start_gui
create_project counter /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 6717.328 ; gain = 55.570 ; free physical = 5747 ; free virtual = 8755
add_files -norecurse -scan_for_includes /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/up_counter_post_synthesis.v
import_files -norecurse /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/up_counter_post_synthesis.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter_tb.v
import_files -fileset sim_1 -norecurse /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
add_files -norecurse -scan_for_includes /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/primitives.v
import_files -norecurse /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/primitives.v
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'upcounter_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj upcounter_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/primitives.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_K
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module fpga_interconnect
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module single_port_ram
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upcounter_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim'
xelab -wto 2486d88281574e3da3525b0f50fd6028 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot upcounter_testbench_behav xil_defaultlib.upcounter_testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 2486d88281574e3da3525b0f50fd6028 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot upcounter_testbench_behav xil_defaultlib.upcounter_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'clock' on this module [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v:343]
ERROR: [VRFC 10-3180] cannot find port 'clock' on this module [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v:363]
ERROR: [VRFC 10-3180] cannot find port 'clock' on this module [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v:383]
ERROR: [VRFC 10-3180] cannot find port 'clock' on this module [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v:403]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'upcounter_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj upcounter_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/primitives.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_K
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module fpga_interconnect
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module single_port_ram
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
ERROR: [VRFC 10-2989] 'up_counter^clk' is not declared [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v:83]
ERROR: [VRFC 10-2865] module 'up_counter' ignored due to previous errors [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'upcounter_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj upcounter_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/primitives.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_K
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module fpga_interconnect
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module single_port_ram
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upcounter_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim'
xelab -wto 2486d88281574e3da3525b0f50fd6028 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot upcounter_testbench_behav xil_defaultlib.upcounter_testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 2486d88281574e3da3525b0f50fd6028 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot upcounter_testbench_behav xil_defaultlib.upcounter_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'clock' on this module [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v:343]
ERROR: [VRFC 10-3180] cannot find port 'clock' on this module [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v:363]
ERROR: [VRFC 10-3180] cannot find port 'clock' on this module [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v:383]
ERROR: [VRFC 10-3180] cannot find port 'clock' on this module [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v:403]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
create_project counter /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
add_files -norecurse -scan_for_includes {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/primitives.v /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/up_counter_post_synthesis.v}
import_files -norecurse {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/primitives.v /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/up_counter_post_synthesis.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter_tb.v
import_files -fileset sim_1 -norecurse /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'upcounter_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj upcounter_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/primitives.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_K
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module fpga_interconnect
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module single_port_ram
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upcounter_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim'
xelab -wto 35a19cd2581b43a3a5bb87d4dac057fc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot upcounter_testbench_behav xil_defaultlib.upcounter_testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 35a19cd2581b43a3a5bb87d4dac057fc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot upcounter_testbench_behav xil_defaultlib.upcounter_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'clock' on this module [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v:343]
ERROR: [VRFC 10-3180] cannot find port 'clock' on this module [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v:363]
ERROR: [VRFC 10-3180] cannot find port 'clock' on this module [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v:383]
ERROR: [VRFC 10-3180] cannot find port 'clock' on this module [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v:403]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_files -from_files /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/up_counter_post_synthesis.v -to_files /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v' with file '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/up_counter_post_synthesis.v'.
INFO: [filemgmt 20-1080] Importing file from '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/up_counter_post_synthesis.v' to '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v'.
export_ip_user_files -of_objects  [get_files /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/primitives.v] -no_script -reset -force -quiet
remove_files  /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/primitives.v
add_files -norecurse -scan_for_includes /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/primitives.v
import_files -force -norecurse /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/primitives.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'upcounter_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj upcounter_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/primitives.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_K
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module fpga_interconnect
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module single_port_ram
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upcounter_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim'
xelab -wto 35a19cd2581b43a3a5bb87d4dac057fc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot upcounter_testbench_behav xil_defaultlib.upcounter_testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 35a19cd2581b43a3a5bb87d4dac057fc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot upcounter_testbench_behav xil_defaultlib.upcounter_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'up_counter^enable' [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v:23]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'reset' is not permitted [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_files -from_files /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter_tb.v -to_files /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v' with file '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter_tb.v'.
INFO: [filemgmt 20-1080] Importing file from '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter_tb.v' to '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'upcounter_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj upcounter_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/primitives.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_K
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module fpga_interconnect
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module single_port_ram
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upcounter_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim'
xelab -wto 35a19cd2581b43a3a5bb87d4dac057fc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot upcounter_testbench_behav xil_defaultlib.upcounter_testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 35a19cd2581b43a3a5bb87d4dac057fc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot upcounter_testbench_behav xil_defaultlib.upcounter_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpga_interconnect
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b1111111111111...
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b01)
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b0100010000000...
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b0110100000000...
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b0110000000000...
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b011011000)
Compiling module xil_defaultlib.adder(WIDTH=1'b1)
Compiling module xil_defaultlib.up_counter
Compiling module xil_defaultlib.upcounter_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot upcounter_testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim/xsim.dir/upcounter_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim/xsim.dir/upcounter_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 15 20:11:11 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 15 20:11:11 2022...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6904.160 ; gain = 0.000 ; free physical = 5768 ; free virtual = 8779
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "upcounter_testbench_behav -key {Behavioral:sim_1:Functional:upcounter_testbench} -tclbatch {upcounter_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source upcounter_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'upcounter_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 7036.988 ; gain = 132.828 ; free physical = 5726 ; free virtual = 8738
add_bp {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v} 32
add_bp {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v} 33
add_bp {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v} 78
add_bp {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v} 79
add_bp {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v} 80
remove_bps -file {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v} -line 80
add_bp {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v} 80
remove_bps -file {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v} -line 80
remove_bps -file {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v} -line 79
remove_bps -file {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v} -line 78
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7036.988 ; gain = 0.000 ; free physical = 5630 ; free virtual = 8639
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 15 20:22:13 2022...
