# Whishbone

Buses provide an standard interface for connecting internal components 

## Simple write

```
-- TIEMPO: Diagrama de señales
-- CLK   : _|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_
-- wb_cyc: ___________|‾‾‾‾‾‾‾‾‾‾‾‾|__________
-- wb_stb: ___________|‾‾‾‾‾‾|________________
-- wb_we : ___________|‾‾‾‾‾‾|________________
-- wb_adr: _________< 0x1000 >_______________
-- wb_dat: _________< 0xDEADBEEF >___________
-- wb_ack: _______________|‾‾‾|______________
```

## Simple read
```
-- TIEMPO: Diagrama de señales
-- CLK   : _|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_
-- wb_cyc: ___________|‾‾‾‾‾‾‾‾‾‾‾‾|__________
-- wb_stb: ___________|‾‾‾‾‾‾|________________
-- wb_we : ________________|__________________
-- wb_adr: _________< 0x2000 >_______________
-- wb_dat: __________________________________
-- wb_ack: _______________|‾‾‾|______________
-- dat_r : ________________< 0x12345678 >____
```