`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 10/03/2017 10:38:24 PM
// Design Name: 
// Module Name: wtd16
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module wtd16(
    input reset,            //ç³»ç»Ÿå¤ä½ä¿¡å·
    input clk,              //ç³»ç»Ÿæ—¶é’Ÿ
    input cs,               //ç‰‡é?‰ã?‚æ¥wdtctrl
    input iow,              //å†™ä¿¡å?
    input[15:0] data,       //cpuå†™çš„æ•°æ®
    output reg rst          //è¾“å‡ºçš„å¤ä½ä¿¡å?
    );

    reg[15:0] count;        //è®¡æ•°å™?
    reg[2:0] cnt;           //å°è®¡æ•°å™¨ï¼Œè®¡4ä¸ªæ—¶é’?

    initial rst = 0;
    always @(negedge clk) begin
        if (reset == 1) begin
            // reset
            count = 16'hffff;
            cnt = 3'b000;
            rst = 0;
        end
        else begin
            if (count == 16'd0) begin   //å·²è®¡æ•°åˆ°0
                cnt = 3'b100;           //å¯åŠ¨å°è®¡æ•°å™¨
                count = 16'hffff;
                rst = 1;                //è¾“å‡ºå¤ä½ä¿¡å·
            end
            else begin
                count = count - 1'b1;       //è®¡æ•°æ²¡åˆ°0ï¼Œåˆ™è®¡æ•°å™¨å‡1
                if (cnt == 3'b000) begin     //å°è®¡æ•°å™¨åˆ?0ï¼Œè¯´æ˜å¤ä½ä¿¡å·å·²ç»æ»¡4æ—¶é’Ÿå‘¨æœŸ
                    rst = 0;
                end
                else begin
                    cnt = cnt - 1'b1;       //å°è®¡æ•°å™¨ä¸ä¸º0ï¼Œå‡1
                end

                if ((cs == 1) && (iow == 1)) begin  //å¾—åˆ°å†™ä¿¡å·åï¼Œçœ‹é—¨ç‹—å…¨éƒ¨å¤ä½
                    count = 16'hffff;
                    cnt = 3'b000;
                    rst = 0;
                end
            end
        end
    end
endmodule
