# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do e_my_calculator_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/umang/Desktop/New folder/e_my_calculator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:23 on Feb 19,2022
# vcom -reportprogress 300 -93 -work work C:/Users/umang/Desktop/New folder/e_my_calculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_my_calculator
# -- Compiling architecture a_my_Calculator of e_my_calculator
# End time: 22:34:23 on Feb 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/umang/Desktop/New folder/e_finite_sm.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:23 on Feb 19,2022
# vcom -reportprogress 300 -93 -work work C:/Users/umang/Desktop/New folder/e_finite_sm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_finite_sm
# -- Compiling architecture a_finite_sm of e_finite_sm
# End time: 22:34:23 on Feb 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/umang/Desktop/New folder/e_convert_sw_to_integer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:23 on Feb 19,2022
# vcom -reportprogress 300 -93 -work work C:/Users/umang/Desktop/New folder/e_convert_sw_to_integer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_convert_sw_to_integer
# -- Compiling architecture a_convert_sw_to_integer of e_convert_sw_to_integer
# End time: 22:34:23 on Feb 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/umang/Desktop/New folder/e_combine_int.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:23 on Feb 19,2022
# vcom -reportprogress 300 -93 -work work C:/Users/umang/Desktop/New folder/e_combine_int.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_combine_int
# -- Compiling architecture a_combine_int of e_combine_int
# End time: 22:34:23 on Feb 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/umang/Desktop/New folder/e_flipflop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:23 on Feb 19,2022
# vcom -reportprogress 300 -93 -work work C:/Users/umang/Desktop/New folder/e_flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_flipflop
# -- Compiling architecture a_flipflop of e_flipflop
# End time: 22:34:23 on Feb 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/umang/Desktop/New folder/e_7_seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:23 on Feb 19,2022
# vcom -reportprogress 300 -93 -work work C:/Users/umang/Desktop/New folder/e_7_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_7_seg
# -- Compiling architecture a_7_seg of e_7_seg
# End time: 22:34:23 on Feb 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:23 on Feb 19,2022
# vcom -reportprogress 300 -93 -work work C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_arithmetic_operations
# -- Compiling architecture a_arithmetic_operations of e_arithmetic_operations
# End time: 22:34:23 on Feb 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
