
*** Running vivado
    with args -log design_1_myvga_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myvga_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_myvga_0_0.tcl -notrace
Command: synth_design -top design_1_myvga_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 308.164 ; gain = 97.809
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_myvga_0_0' [c:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_myvga_0_0/synth/design_1_myvga_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'myvga_v1_0' [c:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ipshared/5be5/hdl/myvga_v1_0.v:4]
INFO: [Synth 8-638] synthesizing module 'vga_test' [c:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ipshared/5be5/src/vga_test.v:1]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [c:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ipshared/5be5/src/vga_sync.v:1]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (1#1) [c:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ipshared/5be5/src/vga_sync.v:1]
INFO: [Synth 8-256] done synthesizing module 'vga_test' (2#1) [c:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ipshared/5be5/src/vga_test.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'sw' does not match port width (12) of module 'vga_test' [c:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ipshared/5be5/hdl/myvga_v1_0.v:32]
INFO: [Synth 8-256] done synthesizing module 'myvga_v1_0' (3#1) [c:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ipshared/5be5/hdl/myvga_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_myvga_0_0' (4#1) [c:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_myvga_0_0/synth/design_1_myvga_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 345.605 ; gain = 135.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 345.605 ; gain = 135.250
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 621.648 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 621.648 ; gain = 411.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 621.648 ; gain = 411.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 621.648 ; gain = 411.293
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sw" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sw" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'sw_reg' [c:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ipshared/5be5/hdl/myvga_v1_0.v:26]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 621.648 ; gain = 411.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module vga_test 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module myvga_v1_0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "inst/sw" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/sw" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[31] driven by constant 1
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[30] driven by constant 1
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port addr[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_myvga_0_0 has port enable driven by constant 1
INFO: [Synth 8-3886] merging instance 'inst/sw_reg[0]' (LDC) to 'inst/sw_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/sw_reg[1]' (LDC) to 'inst/sw_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/sw_reg[2]' (LDC) to 'inst/sw_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/sw_reg[4]' (LDCP) to 'inst/sw_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/sw_reg[5]' (LDCP) to 'inst/sw_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/sw_reg[6]' (LDCP) to 'inst/sw_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/sw_reg[8]' (LDCP) to 'inst/sw_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/sw_reg[9]' (LDCP) to 'inst/sw_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/sw_reg[10]' (LDCP) to 'inst/sw_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/vgatest/rgb_reg_reg[0]' (FDC) to 'inst/vgatest/rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/vgatest/rgb_reg_reg[1]' (FDC) to 'inst/vgatest/rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/vgatest/rgb_reg_reg[2]' (FDC) to 'inst/vgatest/rgb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/vgatest/rgb_reg_reg[4]' (FDC) to 'inst/vgatest/rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/vgatest/rgb_reg_reg[5]' (FDC) to 'inst/vgatest/rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/vgatest/rgb_reg_reg[6]' (FDC) to 'inst/vgatest/rgb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/vgatest/rgb_reg_reg[8]' (FDC) to 'inst/vgatest/rgb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/vgatest/rgb_reg_reg[9]' (FDC) to 'inst/vgatest/rgb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/vgatest/rgb_reg_reg[10]' (FDC) to 'inst/vgatest/rgb_reg_reg[11]'
INFO: [Synth 8-3332] Sequential element (inst/sw_reg[15]) is unused and will be removed from module design_1_myvga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sw_reg[14]) is unused and will be removed from module design_1_myvga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sw_reg[13]) is unused and will be removed from module design_1_myvga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sw_reg[12]) is unused and will be removed from module design_1_myvga_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 621.648 ; gain = 411.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 621.648 ; gain = 411.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 621.648 ; gain = 411.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 621.648 ; gain = 411.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 621.648 ; gain = 411.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 621.648 ; gain = 411.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 621.648 ; gain = 411.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 621.648 ; gain = 411.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 621.648 ; gain = 411.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 621.648 ; gain = 411.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     2|
|3     |LUT3 |     5|
|4     |LUT4 |     9|
|5     |LUT5 |    15|
|6     |LUT6 |    14|
|7     |FDCE |    27|
|8     |LDC  |     1|
|9     |LDCP |     2|
+------+-----+------+

Report Instance Areas: 
+------+--------------------+-----------+------+
|      |Instance            |Module     |Cells |
+------+--------------------+-----------+------+
|1     |top                 |           |    77|
|2     |  inst              |myvga_v1_0 |    77|
|3     |    vgatest         |vga_test   |    62|
|4     |      vga_sync_unit |vga_sync   |    59|
+------+--------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 621.648 ; gain = 411.293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 621.648 ; gain = 116.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 621.648 ; gain = 411.293
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LDC => LDCE: 1 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 621.648 ; gain = 392.539
INFO: [Common 17-1381] The checkpoint 'C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/design_1_myvga_0_0_synth_1/design_1_myvga_0_0.dcp' has been generated.
