$date
	Mon Nov 16 10:21:33 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module MUX_tb $end
$var wire 1 ! Y $end
$var reg 1 " D0 $end
$var reg 1 # D1 $end
$var reg 1 $ D2 $end
$var reg 1 % D3 $end
$var reg 1 & E $end
$var reg 1 ' S1 $end
$var reg 1 ( S2 $end
$scope module uut $end
$var wire 1 " D0 $end
$var wire 1 # D1 $end
$var wire 1 $ D2 $end
$var wire 1 % D3 $end
$var wire 1 & E $end
$var wire 1 ' S1 $end
$var wire 1 ( S2 $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
1&
1%
1$
0#
1"
1!
$end
#31
0!
0$
1#
0"
#62
1!
0%
1$
0#
1"
#93
0!
0$
1#
0"
#124
1!
1%
1$
0#
1"
#155
0!
0$
1#
0"
#186
1!
0%
1$
0#
1"
#217
0!
0$
1#
0"
#248
1!
1%
1$
0#
1"
#250
1'
1(
#279
0$
1#
0"
#310
0!
0%
1$
0#
1"
#341
0$
1#
0"
#372
1!
1%
1$
0#
1"
#403
0$
1#
0"
#434
0!
0%
1$
0#
1"
#465
0$
1#
0"
#496
1!
1%
1$
0#
1"
#500
1!
0(
#527
0!
0$
1#
0"
#558
1!
0%
1$
0#
1"
#589
0!
0$
1#
0"
#620
1!
1%
1$
0#
1"
#651
0!
0$
1#
0"
#682
1!
0%
1$
0#
1"
#713
0!
0$
1#
0"
#744
1!
1%
1$
0#
1"
#750
0!
0'
1(
#775
1!
0$
1#
0"
#806
0!
0%
1$
0#
1"
#837
1!
0$
1#
0"
#868
0!
1%
1$
0#
1"
#899
1!
0$
1#
0"
#930
0!
0%
1$
0#
1"
#961
1!
0$
1#
0"
#992
0!
1%
1$
0#
1"
#1000
