

================================================================
== Synthesis Summary Report of 'conv_combined'
================================================================
+ General Information: 
    * Date:           Fri May  6 15:13:17 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        conv_combined
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------+------+-------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |                       Modules                      | Issue|       | Latency | Latency| Iteration|         | Trip |          |      |        |           |           |     |
    |                       & Loops                      | Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +----------------------------------------------------+------+-------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ conv_combined                                     |     -|  -0.32|        -|       -|         -|        -|     -|        no|     -|  8 (3%)|  2470 (2%)|  1766 (3%)|    -|
    | o VITIS_LOOP_28_1_VITIS_LOOP_29_2                  |     -|  -7.30|        -|       -|         -|        -|     -|        no|     -|       -|          -|          -|    -|
    |  o VITIS_LOOP_31_3                                 |     -|  -7.30|        -|       -|         -|        -|     -|        no|     -|       -|          -|          -|    -|
    |   o VITIS_LOOP_32_4                                |     -|  -7.30|        -|       -|         1|        1|     -|       yes|     -|       -|          -|          -|    -|
    | o VITIS_LOOP_42_5_VITIS_LOOP_44_7_VITIS_LOOP_45_8  |     -|  -7.30|        -|       -|         1|        1|     -|       yes|     -|       -|          -|          -|    -|
    +----------------------------------------------------+------+-------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+

