{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458692409773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458692409780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 22 20:20:09 2016 " "Processing started: Tue Mar 22 20:20:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458692409780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458692409780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g14_rotor_stepper -c g14_rotor_stepper " "Command: quartus_map --read_settings_files=on --write_settings_files=off g14_rotor_stepper -c g14_rotor_stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458692409780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1458692410275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_rotor_stepper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_rotor_stepper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_rotor_stepper-rotor_step " "Found design unit 1: g14_rotor_stepper-rotor_step" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458692426578 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_rotor_stepper " "Found entity 1: g14_rotor_stepper" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458692426578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458692426578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g14_rotor_stepper " "Elaborating entity \"g14_rotor_stepper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1458692426619 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load g14_rotor_stepper.vhd(33) " "VHDL Process Statement warning at g14_rotor_stepper.vhd(33): inferring latch(es) for signal or variable \"load\", which holds its previous value in one or more paths through the process" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1458692426621 "|g14_rotor_stepper"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state g14_rotor_stepper.vhd(33) " "VHDL Process Statement warning at g14_rotor_stepper.vhd(33): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1458692426621 "|g14_rotor_stepper"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_r g14_rotor_stepper.vhd(33) " "VHDL Process Statement warning at g14_rotor_stepper.vhd(33): inferring latch(es) for signal or variable \"en_r\", which holds its previous value in one or more paths through the process" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1458692426621 "|g14_rotor_stepper"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_m g14_rotor_stepper.vhd(33) " "VHDL Process Statement warning at g14_rotor_stepper.vhd(33): inferring latch(es) for signal or variable \"en_m\", which holds its previous value in one or more paths through the process" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1458692426621 "|g14_rotor_stepper"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_l g14_rotor_stepper.vhd(33) " "VHDL Process Statement warning at g14_rotor_stepper.vhd(33): inferring latch(es) for signal or variable \"en_l\", which holds its previous value in one or more paths through the process" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1458692426621 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_l g14_rotor_stepper.vhd(33) " "Inferred latch for \"en_l\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458692426622 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_m g14_rotor_stepper.vhd(33) " "Inferred latch for \"en_m\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458692426622 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_r g14_rotor_stepper.vhd(33) " "Inferred latch for \"en_r\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458692426622 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s7 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s7\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458692426622 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s6 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s6\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458692426622 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s5 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s5\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458692426622 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s4\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458692426622 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s3\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458692426622 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s2\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458692426622 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s1\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458692426622 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s0\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458692426623 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load g14_rotor_stepper.vhd(33) " "Inferred latch for \"load\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458692426623 "|g14_rotor_stepper"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "en_l\$latch " "Latch en_l\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.s6 " "Ports D and ENA on the latch are fed by the same signal current_state.s6" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458692427904 ""}  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458692427904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load\$latch " "Latch load\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.s1 " "Ports D and ENA on the latch are fed by the same signal current_state.s1" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458692427904 ""}  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458692427904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s2_221 " "Latch next_state.s2_221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.s1 " "Ports D and ENA on the latch are fed by the same signal current_state.s1" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458692427904 ""}  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458692427904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s3_211 " "Latch next_state.s3_211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.s2 " "Ports D and ENA on the latch are fed by the same signal current_state.s2" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458692427904 ""}  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458692427904 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1458692428023 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1458692428409 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458692428409 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1458692428494 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1458692428494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1458692428494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1458692428494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "904 " "Peak virtual memory: 904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458692428545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 22 20:20:28 2016 " "Processing ended: Tue Mar 22 20:20:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458692428545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458692428545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458692428545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458692428545 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1458692434406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458692434412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 22 20:20:33 2016 " "Processing started: Tue Mar 22 20:20:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458692434412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1458692434412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g14_rotor_stepper -c g14_rotor_stepper " "Command: quartus_fit --read_settings_files=off --write_settings_files=off g14_rotor_stepper -c g14_rotor_stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1458692434412 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1458692434544 ""}
{ "Info" "0" "" "Project  = g14_rotor_stepper" {  } {  } 0 0 "Project  = g14_rotor_stepper" 0 0 "Fitter" 0 0 1458692434545 ""}
{ "Info" "0" "" "Revision = g14_rotor_stepper" {  } {  } 0 0 "Revision = g14_rotor_stepper" 0 0 "Fitter" 0 0 1458692434545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1458692434761 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "g14_rotor_stepper 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"g14_rotor_stepper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1458692434766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1458692434815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1458692434815 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1458692435296 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1458692435317 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1458692435415 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1458692435707 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1458692448929 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 8 global CLKCTRL_G11 " "clock~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1458692449015 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1458692449015 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458692449015 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1458692449017 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1458692449017 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1458692449017 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1458692449017 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1458692449018 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1458692449018 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1458692449018 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1458692449018 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1458692449018 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458692449039 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1458692460080 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "g14_rotor_stepper.sdc " "Synopsys Design Constraints File file not found: 'g14_rotor_stepper.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1458692460080 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1458692460081 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector9~0  from: datac  to: combout " "Cell: Selector9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458692460082 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1458692460082 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1458692460083 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1458692460084 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1458692460085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1458692460088 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1458692460173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458692463970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1458692465227 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1458692467041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458692467041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1458692468883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1458692477682 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1458692477682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1458692479444 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1458692479444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458692479447 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1458692481421 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1458692481581 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1458692482038 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1458692482161 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1458692482576 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458692485456 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/output_files/g14_rotor_stepper.fit.smsg " "Generated suppressed messages file C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/output_files/g14_rotor_stepper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1458692485939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2270 " "Peak virtual memory: 2270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458692486849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 22 20:21:26 2016 " "Processing ended: Tue Mar 22 20:21:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458692486849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458692486849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458692486849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1458692486849 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1458692493516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458692493522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 22 20:21:33 2016 " "Processing started: Tue Mar 22 20:21:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458692493522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1458692493522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off g14_rotor_stepper -c g14_rotor_stepper " "Command: quartus_asm --read_settings_files=off --write_settings_files=off g14_rotor_stepper -c g14_rotor_stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1458692493522 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1458692504980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "884 " "Peak virtual memory: 884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458692508523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 22 20:21:48 2016 " "Processing ended: Tue Mar 22 20:21:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458692508523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458692508523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458692508523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1458692508523 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1458692509498 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1458692515924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458692515930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 22 20:21:55 2016 " "Processing started: Tue Mar 22 20:21:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458692515930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692515930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta g14_rotor_stepper -c g14_rotor_stepper " "Command: quartus_sta g14_rotor_stepper -c g14_rotor_stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692515930 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1458692516152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692517128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692517192 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692517192 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692518106 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "g14_rotor_stepper.sdc " "Synopsys Design Constraints File file not found: 'g14_rotor_stepper.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692518143 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692518143 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1458692518144 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keypress keypress " "create_clock -period 1.000 -name keypress keypress" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1458692518144 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name current_state.s1 current_state.s1 " "create_clock -period 1.000 -name current_state.s1 current_state.s1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1458692518144 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name current_state.s0 current_state.s0 " "create_clock -period 1.000 -name current_state.s0 current_state.s0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1458692518144 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692518144 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector9~0  from: dataf  to: combout " "Cell: Selector9~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458692518145 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692518145 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692518146 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692518147 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1458692518148 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1458692518199 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1458692518226 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692518226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.405 " "Worst-case setup slack is -6.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692518242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692518242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.405             -37.213 current_state.s1  " "   -6.405             -37.213 current_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692518242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.332             -10.031 clock  " "   -5.332             -10.031 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692518242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.802             -20.217 keypress  " "   -4.802             -20.217 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692518242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.798             -10.837 current_state.s0  " "   -4.798             -10.837 current_state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692518242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692518242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.007 " "Worst-case hold slack is -3.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692518249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692518249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.007             -14.709 clock  " "   -3.007             -14.709 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692518249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 keypress  " "    0.647               0.000 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692518249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.703               0.000 current_state.s0  " "    0.703               0.000 current_state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692518249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.007               0.000 current_state.s1  " "    1.007               0.000 current_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692518249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692518249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692518256 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692518264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692518274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692518274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.200 clock  " "   -0.394              -4.200 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692518274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 keypress  " "    0.215               0.000 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692518274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 current_state.s1  " "    0.352               0.000 current_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692518274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 current_state.s0  " "    0.392               0.000 current_state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692518274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692518274 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1458692518317 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692518376 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692519779 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector9~0  from: dataf  to: combout " "Cell: Selector9~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458692519833 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692519833 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692519834 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1458692519846 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692519846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.364 " "Worst-case setup slack is -6.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692519853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692519853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.364             -36.679 current_state.s1  " "   -6.364             -36.679 current_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692519853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.924              -9.230 clock  " "   -4.924              -9.230 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692519853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.860             -20.314 keypress  " "   -4.860             -20.314 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692519853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.835             -10.952 current_state.s0  " "   -4.835             -10.952 current_state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692519853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692519853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.994 " "Worst-case hold slack is -2.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692519861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692519861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.994             -14.642 clock  " "   -2.994             -14.642 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692519861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 current_state.s0  " "    0.646               0.000 current_state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692519861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.700               0.000 keypress  " "    0.700               0.000 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692519861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.026               0.000 current_state.s1  " "    1.026               0.000 current_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692519861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692519861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692519864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692519870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692519877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692519877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.514 clock  " "   -0.394              -4.514 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692519877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 keypress  " "    0.207               0.000 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692519877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 current_state.s1  " "    0.300               0.000 current_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692519877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 current_state.s0  " "    0.410               0.000 current_state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692519877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692519877 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1458692519898 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692520114 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692521386 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector9~0  from: dataf  to: combout " "Cell: Selector9~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458692521477 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692521477 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692521478 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1458692521481 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692521481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.773 " "Worst-case setup slack is -3.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.773             -18.436 current_state.s1  " "   -3.773             -18.436 current_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.525              -6.528 clock  " "   -3.525              -6.528 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.901              -9.683 keypress  " "   -2.901              -9.683 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.415              -5.311 current_state.s0  " "   -2.415              -5.311 current_state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692521486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.737 " "Worst-case hold slack is -1.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.737              -8.514 clock  " "   -1.737              -8.514 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 keypress  " "    0.363               0.000 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 current_state.s0  " "    0.403               0.000 current_state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 current_state.s1  " "    0.635               0.000 current_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692521499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692521503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692521510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.075 " "Worst-case minimum pulse width slack is -0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -0.598 clock  " "   -0.075              -0.598 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.015 keypress  " "   -0.015              -0.015 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 current_state.s1  " "    0.394               0.000 current_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 current_state.s0  " "    0.463               0.000 current_state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692521517 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1458692521534 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector9~0  from: dataf  to: combout " "Cell: Selector9~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458692521810 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692521810 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692521811 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1458692521813 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692521813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.193 " "Worst-case setup slack is -3.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.193             -16.851 current_state.s1  " "   -3.193             -16.851 current_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.926              -5.395 clock  " "   -2.926              -5.395 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.340              -8.390 keypress  " "   -2.340              -8.390 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.314              -5.034 current_state.s0  " "   -2.314              -5.034 current_state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692521816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.701 " "Worst-case hold slack is -1.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.701              -8.344 clock  " "   -1.701              -8.344 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 keypress  " "    0.313               0.000 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 current_state.s0  " "    0.342               0.000 current_state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 current_state.s1  " "    0.577               0.000 current_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692521824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692521832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692521841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.076 " "Worst-case minimum pulse width slack is -0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076              -0.604 clock  " "   -0.076              -0.604 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.021 keypress  " "   -0.021              -0.021 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 current_state.s1  " "    0.408               0.000 current_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 current_state.s0  " "    0.468               0.000 current_state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458692521859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692521859 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692523851 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692523851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1177 " "Peak virtual memory: 1177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458692523966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 22 20:22:03 2016 " "Processing ended: Tue Mar 22 20:22:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458692523966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458692523966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458692523966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692523966 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458692530546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458692530549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 22 20:22:10 2016 " "Processing started: Tue Mar 22 20:22:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458692530549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1458692530549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off g14_rotor_stepper -c g14_rotor_stepper " "Command: quartus_eda --read_settings_files=off --write_settings_files=off g14_rotor_stepper -c g14_rotor_stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1458692530549 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1458692531779 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "g14_rotor_stepper.vho C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/simulation/modelsim/ simulation " "Generated file g14_rotor_stepper.vho in folder \"C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1458692531986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "794 " "Peak virtual memory: 794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458692532104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 22 20:22:12 2016 " "Processing ended: Tue Mar 22 20:22:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458692532104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458692532104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458692532104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1458692532104 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1458692532793 ""}
