<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OpenASIP: VerilogNetlistWriter.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">OpenASIP<span id="projectnumber">&#160;2.2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_3ef31a108aaf9c43d96a6fbfdea96102.html">applibs</a></li><li class="navelem"><a class="el" href="dir_3b1c1eab0b2a0e26ccd7462e0fb9ed3f.html">ProGe</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">VerilogNetlistWriter.hh</div></div>
</div><!--header-->
<div class="contents">
<a href="VerilogNetlistWriter_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">    Copyright (c) 2012-2015 Vinogradov Viacheslav.</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"></span> </div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">    This file is going to be a part of TTA-Based Codesign Environment (TCE).</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"></span> </div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">    Permission is hereby granted, free of charge, to any person obtaining a</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">    copy of this software and associated documentation files (the &quot;Software&quot;),</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">    to deal in the Software without restriction, including without limitation</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">    the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">    and/or sell copies of the Software, and to permit persons to whom the</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">    Software is furnished to do so, subject to the following conditions:</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"></span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">    The above copyright notice and this permission notice shall be included in</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">    all copies or substantial portions of the Software.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"></span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">    THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">    IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">    FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">    THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">    LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">    FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">    DEALINGS IN THE SOFTWARE.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> */</span><span class="comment"></span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/**</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * @file VerilogNetlistWriter.hh</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> *</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * Declaration of VerilogNetlistWriter class based on VHDLnetlistWriter</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> *</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> * @author Vinogradov Viacheslav 2012</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> * @author Henry Linjam√§ki 2015 (henry.linjamaki-no.spam.tut.fi)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> * @note rating: red</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#ifndef TTA_VERILOG_NETLIST_WRITER_HH</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#define TTA_VERILOG_NETLIST_WRITER_HH</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &lt;map&gt;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#include &lt;string&gt;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#include &lt;boost/graph/graph_traits.hpp&gt;</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#include &quot;<a class="code" href="NetlistWriter_8hh.html">NetlistWriter.hh</a>&quot;</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#include &quot;<a class="code" href="Netlist_8hh.html">Netlist.hh</a>&quot;</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#include &quot;<a class="code" href="ProGeTypes_8hh.html">ProGeTypes.hh</a>&quot;</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespaceProGe.html">ProGe</a> {</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keyword">class </span>BaseNetlistBlock;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"></span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/**</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"> * Writes Verilog files which implement the given netlist.</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> */</span></div>
<div class="foldopen" id="foldopen00052" data-start="{" data-end="};">
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="classProGe_1_1VerilogNetlistWriter.html">   52</a></span><span class="keyword">class </span><a class="code hl_class" href="classProGe_1_1VerilogNetlistWriter.html">VerilogNetlistWriter</a> : <span class="keyword">public</span> <a class="code hl_class" href="classProGe_1_1NetlistWriter.html">NetlistWriter</a> {</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    <a class="code hl_class" href="classProGe_1_1VerilogNetlistWriter.html">VerilogNetlistWriter</a>(<span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a>&amp; targetBlock);</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    <span class="keyword">virtual</span> <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a911ba256ad56d25ddda426bbfddc3edf">~VerilogNetlistWriter</a>();</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a58e5c3c6ca10b5e3df1e143c36398baf">write</a>(<span class="keyword">const</span> std::string&amp; dstDirectory);</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a5b0defdaa826c4aa18e1ef8885705fa3">writeGenericDeclaration</a>(</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>        <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a>&amp; block,</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> indentationLevel,</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>        <span class="keyword">const</span> std::string&amp; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>,</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>        std::ostream&amp; stream);</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#aa3cd189d179c13fb8cf5bd27a7ceda58">writePortDeclaration</a>(</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>        <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a>&amp; block,</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> indentationLevel,</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>        <span class="keyword">const</span> std::string&amp; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>        std::ostream&amp; stream);</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <span class="keyword">typedef</span> boost::graph_traits&lt;Netlist&gt;::vertex_descriptor</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="classProGe_1_1VerilogNetlistWriter.html#a7e91d331678aaa619a5b1fd4442e00e6">   72</a></span>    <a class="code hl_typedef" href="classProGe_1_1VerilogNetlistWriter.html#a7e91d331678aaa619a5b1fd4442e00e6">vertex_descriptor</a>;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <span class="keyword">typedef</span> boost::graph_traits&lt;Netlist&gt;::edge_descriptor</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="classProGe_1_1VerilogNetlistWriter.html#ae7e5f553bc8f83cb9add6530a4d3e068">   74</a></span>    <a class="code hl_typedef" href="classProGe_1_1VerilogNetlistWriter.html#ae7e5f553bc8f83cb9add6530a4d3e068">edge_descriptor</a>;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <span class="keyword">typedef</span> boost::graph_traits&lt;Netlist&gt;::out_edge_iterator</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="classProGe_1_1VerilogNetlistWriter.html#a54db1843a298ca843dee66f4d6c1081a">   76</a></span>    <a class="code hl_typedef" href="classProGe_1_1VerilogNetlistWriter.html#a54db1843a298ca843dee66f4d6c1081a">out_edge_iterator</a>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#ab2d9cb5cece3f2d300d992de8341b3c1">writeNetlistParameterPackage</a>(<span class="keyword">const</span> std::string&amp; dstDirectory) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    std::string <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#ae27248520d499eb63070fced55874344">netlistParameterPkgName</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a7e3062160fdfae60f0113cc29224b794">writeBlock</a>(</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>        <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a>&amp; block, <span class="keyword">const</span> std::string&amp; dstDirectory);</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a21f1b9809cc47f9f71074b3f69b7014d">writeSignalDeclarations</a>(</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>        <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a>&amp; block,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>        std::ofstream&amp; stream);</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#ac630fea13cf75560975e8f85b86dd794">writeSignalAssignments</a>(</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>        <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a>&amp; block,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>        std::ofstream&amp; stream) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>                                </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="classProGe_1_1VerilogNetlistWriter.html#ab1799f06722b248c8f3d2e2cd5fb3ca5">   89</a></span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#ab1799f06722b248c8f3d2e2cd5fb3ca5">writeComponentDeclarations</a>(</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>        <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a>&amp; block,</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>        std::ofstream&amp; stream) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a418e54a157dfddec592102e5d927ec77">writePortMappings</a>(</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>        <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a>&amp; block,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>        std::ofstream&amp; stream) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    std::string <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> level) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"></span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">    /**</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">     * Tries to determine whether the string generic needs quot marks for</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">     * generic mapping</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">     *</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">     * If string literal contains &#39;.&#39;,  or &quot;__&quot; it cannot be a valid</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">     * Verilog label (i.e. another generic), thus it needs quotation marks.</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">     *</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">     * @param generic String generic value</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">     * @return Generic mapping string</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">     */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <a class="code hl_class" href="classTCEString.html">TCEString</a> <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a835922e686fdaa2aa88ed77357dfe38e">genericMapStringValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classTCEString.html">TCEString</a>&amp; generic) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    <span class="keyword">static</span> std::string <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a9c800d0bd94be7e82100c90473cf9ddf">directionString</a>(<a class="code hl_enumeration" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869f">Direction</a> direction);</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="keyword">static</span> std::string <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a87fd02a35e6b257ecd4f4c9e02111e6f">generateIndentation</a>(</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> level, <span class="keyword">const</span> std::string&amp; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>);</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#af9398da5b2a324ad07f5e665165fcaa0">isNumber</a>(<span class="keyword">const</span> std::string&amp; formula);</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <span class="keyword">static</span> std::string <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f">portSignalName</a>(<span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1NetlistPort.html">NetlistPort</a>&amp; port);</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <span class="keyword">static</span> std::string <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a57babdae13f0efd9b3f3c1371bdccd61">portSignalType</a>(<span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1NetlistPort.html">NetlistPort</a>&amp; port);</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <span class="comment"></span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">    /// Width of the ground signal.</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="classProGe_1_1VerilogNetlistWriter.html#a7f1e9464844d2ebf9e3f3f405502930d">  117</a></span><span class="comment"></span>    <span class="keywordtype">int</span> <a class="code hl_variable" href="classProGe_1_1VerilogNetlistWriter.html#a7f1e9464844d2ebf9e3f3f405502930d">groundWidth_</a>;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>};</div>
</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>}</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aNetlistWriter_8hh_html"><div class="ttname"><a href="NetlistWriter_8hh.html">NetlistWriter.hh</a></div></div>
<div class="ttc" id="aNetlist_8hh_html"><div class="ttname"><a href="Netlist_8hh.html">Netlist.hh</a></div></div>
<div class="ttc" id="aProGeTypes_8hh_html"><div class="ttname"><a href="ProGeTypes_8hh.html">ProGeTypes.hh</a></div></div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html">ProGe::BaseNetlistBlock</a></div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8hh_source.html#l00059">BaseNetlistBlock.hh:59</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistPort_html"><div class="ttname"><a href="classProGe_1_1NetlistPort.html">ProGe::NetlistPort</a></div><div class="ttdef"><b>Definition</b> <a href="NetlistPort_8hh_source.html#l00070">NetlistPort.hh:70</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistWriter_html"><div class="ttname"><a href="classProGe_1_1NetlistWriter.html">ProGe::NetlistWriter</a></div><div class="ttdef"><b>Definition</b> <a href="NetlistWriter_8hh_source.html#l00047">NetlistWriter.hh:47</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html">ProGe::VerilogNetlistWriter</a></div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8hh_source.html#l00052">VerilogNetlistWriter.hh:52</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a21f1b9809cc47f9f71074b3f69b7014d"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a21f1b9809cc47f9f71074b3f69b7014d">ProGe::VerilogNetlistWriter::writeSignalDeclarations</a></div><div class="ttdeci">void writeSignalDeclarations(const BaseNetlistBlock &amp;block, std::ofstream &amp;stream)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00286">VerilogNetlistWriter.cc:286</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a3e2a6e36e604bc6144bbaafa82bc188b"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">ProGe::VerilogNetlistWriter::indentation</a></div><div class="ttdeci">std::string indentation(unsigned int level) const</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00611">VerilogNetlistWriter.cc:611</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a418e54a157dfddec592102e5d927ec77"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a418e54a157dfddec592102e5d927ec77">ProGe::VerilogNetlistWriter::writePortMappings</a></div><div class="ttdeci">void writePortMappings(const BaseNetlistBlock &amp;block, std::ofstream &amp;stream) const</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00488">VerilogNetlistWriter.cc:488</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a48aee6580f762d57def4657c0da7411f"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f">ProGe::VerilogNetlistWriter::portSignalName</a></div><div class="ttdeci">static std::string portSignalName(const NetlistPort &amp;port)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00641">VerilogNetlistWriter.cc:641</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a54db1843a298ca843dee66f4d6c1081a"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a54db1843a298ca843dee66f4d6c1081a">ProGe::VerilogNetlistWriter::out_edge_iterator</a></div><div class="ttdeci">boost::graph_traits&lt; Netlist &gt;::out_edge_iterator out_edge_iterator</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8hh_source.html#l00076">VerilogNetlistWriter.hh:76</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a57babdae13f0efd9b3f3c1371bdccd61"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a57babdae13f0efd9b3f3c1371bdccd61">ProGe::VerilogNetlistWriter::portSignalType</a></div><div class="ttdeci">static std::string portSignalType(const NetlistPort &amp;port)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00659">VerilogNetlistWriter.cc:659</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a58e5c3c6ca10b5e3df1e143c36398baf"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a58e5c3c6ca10b5e3df1e143c36398baf">ProGe::VerilogNetlistWriter::write</a></div><div class="ttdeci">virtual void write(const std::string &amp;dstDirectory)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00086">VerilogNetlistWriter.cc:86</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a5b0defdaa826c4aa18e1ef8885705fa3"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a5b0defdaa826c4aa18e1ef8885705fa3">ProGe::VerilogNetlistWriter::writeGenericDeclaration</a></div><div class="ttdeci">static void writeGenericDeclaration(const BaseNetlistBlock &amp;block, unsigned int indentationLevel, const std::string &amp;indentation, std::ostream &amp;stream)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00203">VerilogNetlistWriter.cc:203</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a7e3062160fdfae60f0113cc29224b794"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a7e3062160fdfae60f0113cc29224b794">ProGe::VerilogNetlistWriter::writeBlock</a></div><div class="ttdeci">void writeBlock(const BaseNetlistBlock &amp;block, const std::string &amp;dstDirectory)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00139">VerilogNetlistWriter.cc:139</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a7e91d331678aaa619a5b1fd4442e00e6"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a7e91d331678aaa619a5b1fd4442e00e6">ProGe::VerilogNetlistWriter::vertex_descriptor</a></div><div class="ttdeci">boost::graph_traits&lt; Netlist &gt;::vertex_descriptor vertex_descriptor</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8hh_source.html#l00072">VerilogNetlistWriter.hh:72</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a7f1e9464844d2ebf9e3f3f405502930d"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a7f1e9464844d2ebf9e3f3f405502930d">ProGe::VerilogNetlistWriter::groundWidth_</a></div><div class="ttdeci">int groundWidth_</div><div class="ttdoc">Width of the ground signal.</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8hh_source.html#l00117">VerilogNetlistWriter.hh:117</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a835922e686fdaa2aa88ed77357dfe38e"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a835922e686fdaa2aa88ed77357dfe38e">ProGe::VerilogNetlistWriter::genericMapStringValue</a></div><div class="ttdeci">TCEString genericMapStringValue(const TCEString &amp;generic) const</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00676">VerilogNetlistWriter.cc:676</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a87fd02a35e6b257ecd4f4c9e02111e6f"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a87fd02a35e6b257ecd4f4c9e02111e6f">ProGe::VerilogNetlistWriter::generateIndentation</a></div><div class="ttdeci">static std::string generateIndentation(unsigned int level, const std::string &amp;indentation)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00623">VerilogNetlistWriter.cc:623</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a911ba256ad56d25ddda426bbfddc3edf"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a911ba256ad56d25ddda426bbfddc3edf">ProGe::VerilogNetlistWriter::~VerilogNetlistWriter</a></div><div class="ttdeci">virtual ~VerilogNetlistWriter()</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00075">VerilogNetlistWriter.cc:75</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a9c800d0bd94be7e82100c90473cf9ddf"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a9c800d0bd94be7e82100c90473cf9ddf">ProGe::VerilogNetlistWriter::directionString</a></div><div class="ttdeci">static std::string directionString(Direction direction)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00573">VerilogNetlistWriter.cc:573</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_aa3cd189d179c13fb8cf5bd27a7ceda58"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#aa3cd189d179c13fb8cf5bd27a7ceda58">ProGe::VerilogNetlistWriter::writePortDeclaration</a></div><div class="ttdeci">static void writePortDeclaration(const BaseNetlistBlock &amp;block, unsigned int indentationLevel, const std::string &amp;indentation, std::ostream &amp;stream)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00241">VerilogNetlistWriter.cc:241</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_ab1799f06722b248c8f3d2e2cd5fb3ca5"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#ab1799f06722b248c8f3d2e2cd5fb3ca5">ProGe::VerilogNetlistWriter::writeComponentDeclarations</a></div><div class="ttdeci">void writeComponentDeclarations(const BaseNetlistBlock &amp;block, std::ofstream &amp;stream) const</div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_ab2d9cb5cece3f2d300d992de8341b3c1"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#ab2d9cb5cece3f2d300d992de8341b3c1">ProGe::VerilogNetlistWriter::writeNetlistParameterPackage</a></div><div class="ttdeci">void writeNetlistParameterPackage(const std::string &amp;dstDirectory) const</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00104">VerilogNetlistWriter.cc:104</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_ac630fea13cf75560975e8f85b86dd794"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#ac630fea13cf75560975e8f85b86dd794">ProGe::VerilogNetlistWriter::writeSignalAssignments</a></div><div class="ttdeci">void writeSignalAssignments(const BaseNetlistBlock &amp;block, std::ofstream &amp;stream) const</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00350">VerilogNetlistWriter.cc:350</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_ae27248520d499eb63070fced55874344"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#ae27248520d499eb63070fced55874344">ProGe::VerilogNetlistWriter::netlistParameterPkgName</a></div><div class="ttdeci">std::string netlistParameterPkgName() const</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00126">VerilogNetlistWriter.cc:126</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_ae7e5f553bc8f83cb9add6530a4d3e068"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#ae7e5f553bc8f83cb9add6530a4d3e068">ProGe::VerilogNetlistWriter::edge_descriptor</a></div><div class="ttdeci">boost::graph_traits&lt; Netlist &gt;::edge_descriptor edge_descriptor</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8hh_source.html#l00074">VerilogNetlistWriter.hh:74</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_af9398da5b2a324ad07f5e665165fcaa0"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#af9398da5b2a324ad07f5e665165fcaa0">ProGe::VerilogNetlistWriter::isNumber</a></div><div class="ttdeci">static bool isNumber(const std::string &amp;formula)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00594">VerilogNetlistWriter.cc:594</a></div></div>
<div class="ttc" id="aclassTCEString_html"><div class="ttname"><a href="classTCEString.html">TCEString</a></div><div class="ttdef"><b>Definition</b> <a href="TCEString_8hh_source.html#l00053">TCEString.hh:53</a></div></div>
<div class="ttc" id="anamespaceProGe_html"><div class="ttname"><a href="namespaceProGe.html">ProGe</a></div><div class="ttdef"><b>Definition</b> <a href="FUGen_8hh_source.html#l00054">FUGen.hh:54</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a44bf2280564f6ea8b569a1bd57f3869f"><div class="ttname"><a href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869f">ProGe::Direction</a></div><div class="ttdeci">Direction</div><div class="ttdoc">Direction of the port.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00052">ProGeTypes.hh:52</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
