<def f='llvm/llvm/lib/Target/SystemZ/SystemZ.h' l='153' type='const unsigned int'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZ.h' l='157' u='r'/>
<doc f='llvm/llvm/lib/Target/SystemZ/SystemZ.h' l='152'>// Number of bits in a vector register.</doc>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='670' u='r' c='_ZN4llvm25SystemZVectorConstantInfo21isVectorConstantLegalERKNS_16SystemZSubtargetE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='683' u='r' c='_ZN4llvm25SystemZVectorConstantInfo21isVectorConstantLegalERKNS_16SystemZSubtargetE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='4789' u='r' c='_ZNK4llvm21SystemZTargetLowering22lowerExtendVectorInregENS_7SDValueERNS_12SelectionDAGEj'/>
