# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6533 \
    name message627 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message627 \
    op interface \
    ports { message627_address0 { O 11 vector } message627_ce0 { O 1 bit } message627_we0 { O 1 bit } message627_d0 { O 16 vector } message627_address1 { O 11 vector } message627_ce1 { O 1 bit } message627_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message627'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6534 \
    name message628 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message628 \
    op interface \
    ports { message628_address0 { O 11 vector } message628_ce0 { O 1 bit } message628_we0 { O 1 bit } message628_d0 { O 16 vector } message628_address1 { O 11 vector } message628_ce1 { O 1 bit } message628_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message628'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6535 \
    name message629 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message629 \
    op interface \
    ports { message629_address0 { O 11 vector } message629_ce0 { O 1 bit } message629_we0 { O 1 bit } message629_d0 { O 16 vector } message629_address1 { O 11 vector } message629_ce1 { O 1 bit } message629_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message629'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6536 \
    name message630 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message630 \
    op interface \
    ports { message630_address0 { O 11 vector } message630_ce0 { O 1 bit } message630_we0 { O 1 bit } message630_d0 { O 16 vector } message630_address1 { O 11 vector } message630_ce1 { O 1 bit } message630_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message630'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6537 \
    name message631 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message631 \
    op interface \
    ports { message631_address0 { O 11 vector } message631_ce0 { O 1 bit } message631_we0 { O 1 bit } message631_d0 { O 16 vector } message631_address1 { O 11 vector } message631_ce1 { O 1 bit } message631_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message631'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6538 \
    name message632 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message632 \
    op interface \
    ports { message632_address0 { O 11 vector } message632_ce0 { O 1 bit } message632_we0 { O 1 bit } message632_d0 { O 16 vector } message632_address1 { O 11 vector } message632_ce1 { O 1 bit } message632_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message632'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6539 \
    name message633 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message633 \
    op interface \
    ports { message633_address0 { O 11 vector } message633_ce0 { O 1 bit } message633_we0 { O 1 bit } message633_d0 { O 16 vector } message633_address1 { O 11 vector } message633_ce1 { O 1 bit } message633_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message633'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6540 \
    name message634 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message634 \
    op interface \
    ports { message634_address0 { O 11 vector } message634_ce0 { O 1 bit } message634_we0 { O 1 bit } message634_d0 { O 16 vector } message634_address1 { O 11 vector } message634_ce1 { O 1 bit } message634_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message634'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6542 \
    name edge_embedding_weights_V_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_3_0 \
    op interface \
    ports { edge_embedding_weights_V_3_0_address0 { O 10 vector } edge_embedding_weights_V_3_0_ce0 { O 1 bit } edge_embedding_weights_V_3_0_q0 { I 16 vector } edge_embedding_weights_V_3_0_address1 { O 10 vector } edge_embedding_weights_V_3_0_ce1 { O 1 bit } edge_embedding_weights_V_3_0_q1 { I 16 vector } edge_embedding_weights_V_3_0_address2 { O 10 vector } edge_embedding_weights_V_3_0_ce2 { O 1 bit } edge_embedding_weights_V_3_0_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6543 \
    name edge_embedding_weights_V_3_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_3_1 \
    op interface \
    ports { edge_embedding_weights_V_3_1_address0 { O 10 vector } edge_embedding_weights_V_3_1_ce0 { O 1 bit } edge_embedding_weights_V_3_1_q0 { I 16 vector } edge_embedding_weights_V_3_1_address1 { O 10 vector } edge_embedding_weights_V_3_1_ce1 { O 1 bit } edge_embedding_weights_V_3_1_q1 { I 16 vector } edge_embedding_weights_V_3_1_address2 { O 10 vector } edge_embedding_weights_V_3_1_ce2 { O 1 bit } edge_embedding_weights_V_3_1_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6544 \
    name edge_embedding_weights_V_3_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_3_2 \
    op interface \
    ports { edge_embedding_weights_V_3_2_address0 { O 10 vector } edge_embedding_weights_V_3_2_ce0 { O 1 bit } edge_embedding_weights_V_3_2_q0 { I 16 vector } edge_embedding_weights_V_3_2_address1 { O 10 vector } edge_embedding_weights_V_3_2_ce1 { O 1 bit } edge_embedding_weights_V_3_2_q1 { I 16 vector } edge_embedding_weights_V_3_2_address2 { O 10 vector } edge_embedding_weights_V_3_2_ce2 { O 1 bit } edge_embedding_weights_V_3_2_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6545 \
    name edge_embedding_weights_V_3_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_3_3 \
    op interface \
    ports { edge_embedding_weights_V_3_3_address0 { O 10 vector } edge_embedding_weights_V_3_3_ce0 { O 1 bit } edge_embedding_weights_V_3_3_q0 { I 16 vector } edge_embedding_weights_V_3_3_address1 { O 10 vector } edge_embedding_weights_V_3_3_ce1 { O 1 bit } edge_embedding_weights_V_3_3_q1 { I 16 vector } edge_embedding_weights_V_3_3_address2 { O 10 vector } edge_embedding_weights_V_3_3_ce2 { O 1 bit } edge_embedding_weights_V_3_3_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6546 \
    name neighbor_tables_1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename neighbor_tables_1_3 \
    op interface \
    ports { neighbor_tables_1_3_address0 { O 9 vector } neighbor_tables_1_3_ce0 { O 1 bit } neighbor_tables_1_3_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'neighbor_tables_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6547 \
    name edge_attrs_1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attrs_1_3 \
    op interface \
    ports { edge_attrs_1_3_address0 { O 9 vector } edge_attrs_1_3_ce0 { O 1 bit } edge_attrs_1_3_q0 { I 71 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attrs_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6548 \
    name degree_tables_1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename degree_tables_1_3 \
    op interface \
    ports { degree_tables_1_3_address0 { O 9 vector } degree_tables_1_3_ce0 { O 1 bit } degree_tables_1_3_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'degree_tables_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6549 \
    name edge_embedding_weights_V_3_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_3_4 \
    op interface \
    ports { edge_embedding_weights_V_3_4_address0 { O 10 vector } edge_embedding_weights_V_3_4_ce0 { O 1 bit } edge_embedding_weights_V_3_4_q0 { I 16 vector } edge_embedding_weights_V_3_4_address1 { O 10 vector } edge_embedding_weights_V_3_4_ce1 { O 1 bit } edge_embedding_weights_V_3_4_q1 { I 16 vector } edge_embedding_weights_V_3_4_address2 { O 10 vector } edge_embedding_weights_V_3_4_ce2 { O 1 bit } edge_embedding_weights_V_3_4_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_3_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6550 \
    name edge_embedding_weights_V_3_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_3_5 \
    op interface \
    ports { edge_embedding_weights_V_3_5_address0 { O 10 vector } edge_embedding_weights_V_3_5_ce0 { O 1 bit } edge_embedding_weights_V_3_5_q0 { I 16 vector } edge_embedding_weights_V_3_5_address1 { O 10 vector } edge_embedding_weights_V_3_5_ce1 { O 1 bit } edge_embedding_weights_V_3_5_q1 { I 16 vector } edge_embedding_weights_V_3_5_address2 { O 10 vector } edge_embedding_weights_V_3_5_ce2 { O 1 bit } edge_embedding_weights_V_3_5_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_3_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6551 \
    name edge_embedding_weights_V_3_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_3_6 \
    op interface \
    ports { edge_embedding_weights_V_3_6_address0 { O 10 vector } edge_embedding_weights_V_3_6_ce0 { O 1 bit } edge_embedding_weights_V_3_6_q0 { I 16 vector } edge_embedding_weights_V_3_6_address1 { O 10 vector } edge_embedding_weights_V_3_6_ce1 { O 1 bit } edge_embedding_weights_V_3_6_q1 { I 16 vector } edge_embedding_weights_V_3_6_address2 { O 10 vector } edge_embedding_weights_V_3_6_ce2 { O 1 bit } edge_embedding_weights_V_3_6_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_3_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6552 \
    name edge_embedding_weights_V_3_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_3_7 \
    op interface \
    ports { edge_embedding_weights_V_3_7_address0 { O 10 vector } edge_embedding_weights_V_3_7_ce0 { O 1 bit } edge_embedding_weights_V_3_7_q0 { I 16 vector } edge_embedding_weights_V_3_7_address1 { O 10 vector } edge_embedding_weights_V_3_7_ce1 { O 1 bit } edge_embedding_weights_V_3_7_q1 { I 16 vector } edge_embedding_weights_V_3_7_address2 { O 10 vector } edge_embedding_weights_V_3_7_ce2 { O 1 bit } edge_embedding_weights_V_3_7_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_3_7'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6516 \
    name layer_num \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer_num \
    op interface \
    ports { layer_num_dout { I 3 vector } layer_num_empty_n { I 1 bit } layer_num_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6517 \
    name embeddings_per_node_0_0_0_0_0345 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_0345 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_0345_dout { I 16 vector } embeddings_per_node_0_0_0_0_0345_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_0345_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6518 \
    name embeddings_per_node_0_0_0_0_0346 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_0346 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_0346_dout { I 16 vector } embeddings_per_node_0_0_0_0_0346_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_0346_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6519 \
    name embeddings_per_node_0_0_0_0_0347 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_0347 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_0347_dout { I 16 vector } embeddings_per_node_0_0_0_0_0347_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_0347_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6520 \
    name embeddings_per_node_0_0_0_0_0348 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_0348 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_0348_dout { I 16 vector } embeddings_per_node_0_0_0_0_0348_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_0348_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6521 \
    name embeddings_per_node_0_0_0_0_0349 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_0349 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_0349_dout { I 16 vector } embeddings_per_node_0_0_0_0_0349_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_0349_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6522 \
    name embeddings_per_node_0_0_0_0_0350 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_0350 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_0350_dout { I 16 vector } embeddings_per_node_0_0_0_0_0350_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_0350_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6523 \
    name embeddings_per_node_0_0_0_0_0351 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_0351 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_0351_dout { I 16 vector } embeddings_per_node_0_0_0_0_0351_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_0351_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6524 \
    name embeddings_per_node_0_0_0_0_0352 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_0352 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_0352_dout { I 16 vector } embeddings_per_node_0_0_0_0_0352_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_0352_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6525 \
    name embeddings_per_node_0_0_0_0_035 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_035 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_035_dout { I 16 vector } embeddings_per_node_0_0_0_0_035_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_035_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6526 \
    name embeddings_per_node_0_0_0_0_03553 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_03553 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_03553_dout { I 16 vector } embeddings_per_node_0_0_0_0_03553_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_03553_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6527 \
    name embeddings_per_node_0_0_0_0_03554 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_03554 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_03554_dout { I 16 vector } embeddings_per_node_0_0_0_0_03554_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_03554_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6528 \
    name embeddings_per_node_0_0_0_0_03555 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_03555 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_03555_dout { I 16 vector } embeddings_per_node_0_0_0_0_03555_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_03555_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6529 \
    name embeddings_per_node_0_0_0_0_03556 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_03556 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_03556_dout { I 16 vector } embeddings_per_node_0_0_0_0_03556_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_03556_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6530 \
    name embeddings_per_node_0_0_0_0_03557 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_03557 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_03557_dout { I 16 vector } embeddings_per_node_0_0_0_0_03557_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_03557_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6531 \
    name embeddings_per_node_0_0_0_0_03558 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_03558 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_03558_dout { I 16 vector } embeddings_per_node_0_0_0_0_03558_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_03558_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6532 \
    name embeddings_per_node_0_0_0_0_03559 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_03559 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_03559_dout { I 16 vector } embeddings_per_node_0_0_0_0_03559_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_03559_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6541 \
    name num_of_edges_per_pe_1_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_num_of_edges_per_pe_1_3 \
    op interface \
    ports { num_of_edges_per_pe_1_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


