
LAb4_222.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008198  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08008328  08008328  00018328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008380  08008380  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08008380  08008380  00018380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008388  08008388  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008388  08008388  00018388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800838c  0800838c  0001838c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08008390  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000844  20000090  08008420  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008d4  08008420  000208d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001acee  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003a0b  00000000  00000000  0003adae  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000013e0  00000000  00000000  0003e7c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001258  00000000  00000000  0003fba0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024871  00000000  00000000  00040df8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000136dc  00000000  00000000  00065669  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d1543  00000000  00000000  00078d45  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014a288  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005694  00000000  00000000  0014a304  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008310 	.word	0x08008310

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	08008310 	.word	0x08008310

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b084      	sub	sp, #16
 8000574:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000576:	f000 fd1b 	bl	8000fb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057a:	f000 f831 	bl	80005e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057e:	f000 f9c1 	bl	8000904 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000582:	f000 f901 	bl	8000788 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000586:	f000 f92d 	bl	80007e4 <MX_I2S3_Init>
  MX_SPI1_Init();
 800058a:	f000 f95b 	bl	8000844 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 800058e:	f006 ffc3 	bl	8007518 <MX_USB_HOST_Init>
  MX_USART2_UART_Init();
 8000592:	f000 f98d 	bl	80008b0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000596:	f000 f8a5 	bl	80006e4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
 
 
 HAL_ADC_Init(&hadc1);
 800059a:	480d      	ldr	r0, [pc, #52]	; (80005d0 <main+0x60>)
 800059c:	f000 fd9c 	bl	80010d8 <HAL_ADC_Init>
 HAL_ADC_Start(&hadc1);
 80005a0:	480b      	ldr	r0, [pc, #44]	; (80005d0 <main+0x60>)
 80005a2:	f000 fddd 	bl	8001160 <HAL_ADC_Start>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  char svalue[10];
	  HAL_ADC_Start(&hadc1);
 80005a6:	480a      	ldr	r0, [pc, #40]	; (80005d0 <main+0x60>)
 80005a8:	f000 fdda 	bl	8001160 <HAL_ADC_Start>
	  value = HAL_ADC_GetValue(&hadc1);
 80005ac:	4808      	ldr	r0, [pc, #32]	; (80005d0 <main+0x60>)
 80005ae:	f000 fe9d 	bl	80012ec <HAL_ADC_GetValue>
 80005b2:	4603      	mov	r3, r0
 80005b4:	60fb      	str	r3, [r7, #12]
	  sprintf(svalue, "%d\r\n", value);
 80005b6:	463b      	mov	r3, r7
 80005b8:	68fa      	ldr	r2, [r7, #12]
 80005ba:	4906      	ldr	r1, [pc, #24]	; (80005d4 <main+0x64>)
 80005bc:	4618      	mov	r0, r3
 80005be:	f007 fb59 	bl	8007c74 <siprintf>
	  HAL_UART_Transmit(&huart2, svalue, sizeof(svalue), 1000000);
 80005c2:	4639      	mov	r1, r7
 80005c4:	4b04      	ldr	r3, [pc, #16]	; (80005d8 <main+0x68>)
 80005c6:	220a      	movs	r2, #10
 80005c8:	4804      	ldr	r0, [pc, #16]	; (80005dc <main+0x6c>)
 80005ca:	f004 fbf4 	bl	8004db6 <HAL_UART_Transmit>
  {
 80005ce:	e7ea      	b.n	80005a6 <main+0x36>
 80005d0:	20000114 	.word	0x20000114
 80005d4:	08008328 	.word	0x08008328
 80005d8:	000f4240 	.word	0x000f4240
 80005dc:	200001b4 	.word	0x200001b4

080005e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b098      	sub	sp, #96	; 0x60
 80005e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80005ea:	2230      	movs	r2, #48	; 0x30
 80005ec:	2100      	movs	r1, #0
 80005ee:	4618      	mov	r0, r3
 80005f0:	f007 fa80 	bl	8007af4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f4:	f107 031c 	add.w	r3, r7, #28
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	60da      	str	r2, [r3, #12]
 8000602:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000604:	f107 030c 	add.w	r3, r7, #12
 8000608:	2200      	movs	r2, #0
 800060a:	601a      	str	r2, [r3, #0]
 800060c:	605a      	str	r2, [r3, #4]
 800060e:	609a      	str	r2, [r3, #8]
 8000610:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000612:	2300      	movs	r3, #0
 8000614:	60bb      	str	r3, [r7, #8]
 8000616:	4b31      	ldr	r3, [pc, #196]	; (80006dc <SystemClock_Config+0xfc>)
 8000618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800061a:	4a30      	ldr	r2, [pc, #192]	; (80006dc <SystemClock_Config+0xfc>)
 800061c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000620:	6413      	str	r3, [r2, #64]	; 0x40
 8000622:	4b2e      	ldr	r3, [pc, #184]	; (80006dc <SystemClock_Config+0xfc>)
 8000624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000626:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800062a:	60bb      	str	r3, [r7, #8]
 800062c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800062e:	2300      	movs	r3, #0
 8000630:	607b      	str	r3, [r7, #4]
 8000632:	4b2b      	ldr	r3, [pc, #172]	; (80006e0 <SystemClock_Config+0x100>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4a2a      	ldr	r2, [pc, #168]	; (80006e0 <SystemClock_Config+0x100>)
 8000638:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800063c:	6013      	str	r3, [r2, #0]
 800063e:	4b28      	ldr	r3, [pc, #160]	; (80006e0 <SystemClock_Config+0x100>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000646:	607b      	str	r3, [r7, #4]
 8000648:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800064a:	2301      	movs	r3, #1
 800064c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800064e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000652:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000654:	2302      	movs	r3, #2
 8000656:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000658:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800065c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800065e:	2308      	movs	r3, #8
 8000660:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000662:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000666:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000668:	2302      	movs	r3, #2
 800066a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800066c:	2307      	movs	r3, #7
 800066e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000670:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000674:	4618      	mov	r0, r3
 8000676:	f003 fd4d 	bl	8004114 <HAL_RCC_OscConfig>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000680:	f000 fa3e 	bl	8000b00 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000684:	230f      	movs	r3, #15
 8000686:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000688:	2302      	movs	r3, #2
 800068a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800068c:	2300      	movs	r3, #0
 800068e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000690:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000694:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000696:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800069a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800069c:	f107 031c 	add.w	r3, r7, #28
 80006a0:	2105      	movs	r1, #5
 80006a2:	4618      	mov	r0, r3
 80006a4:	f003 ffa6 	bl	80045f4 <HAL_RCC_ClockConfig>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80006ae:	f000 fa27 	bl	8000b00 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80006b2:	2301      	movs	r3, #1
 80006b4:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80006b6:	23c0      	movs	r3, #192	; 0xc0
 80006b8:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80006ba:	2302      	movs	r3, #2
 80006bc:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80006be:	f107 030c 	add.w	r3, r7, #12
 80006c2:	4618      	mov	r0, r3
 80006c4:	f004 f988 	bl	80049d8 <HAL_RCCEx_PeriphCLKConfig>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 80006ce:	f000 fa17 	bl	8000b00 <Error_Handler>
  }
}
 80006d2:	bf00      	nop
 80006d4:	3760      	adds	r7, #96	; 0x60
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	40023800 	.word	0x40023800
 80006e0:	40007000 	.word	0x40007000

080006e4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b084      	sub	sp, #16
 80006e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006ea:	463b      	mov	r3, r7
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
 80006f4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 80006f6:	4b21      	ldr	r3, [pc, #132]	; (800077c <MX_ADC1_Init+0x98>)
 80006f8:	4a21      	ldr	r2, [pc, #132]	; (8000780 <MX_ADC1_Init+0x9c>)
 80006fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006fc:	4b1f      	ldr	r3, [pc, #124]	; (800077c <MX_ADC1_Init+0x98>)
 80006fe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000702:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000704:	4b1d      	ldr	r3, [pc, #116]	; (800077c <MX_ADC1_Init+0x98>)
 8000706:	2200      	movs	r2, #0
 8000708:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800070a:	4b1c      	ldr	r3, [pc, #112]	; (800077c <MX_ADC1_Init+0x98>)
 800070c:	2200      	movs	r2, #0
 800070e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000710:	4b1a      	ldr	r3, [pc, #104]	; (800077c <MX_ADC1_Init+0x98>)
 8000712:	2200      	movs	r2, #0
 8000714:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000716:	4b19      	ldr	r3, [pc, #100]	; (800077c <MX_ADC1_Init+0x98>)
 8000718:	2200      	movs	r2, #0
 800071a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800071e:	4b17      	ldr	r3, [pc, #92]	; (800077c <MX_ADC1_Init+0x98>)
 8000720:	2200      	movs	r2, #0
 8000722:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000724:	4b15      	ldr	r3, [pc, #84]	; (800077c <MX_ADC1_Init+0x98>)
 8000726:	4a17      	ldr	r2, [pc, #92]	; (8000784 <MX_ADC1_Init+0xa0>)
 8000728:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800072a:	4b14      	ldr	r3, [pc, #80]	; (800077c <MX_ADC1_Init+0x98>)
 800072c:	2200      	movs	r2, #0
 800072e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000730:	4b12      	ldr	r3, [pc, #72]	; (800077c <MX_ADC1_Init+0x98>)
 8000732:	2201      	movs	r2, #1
 8000734:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000736:	4b11      	ldr	r3, [pc, #68]	; (800077c <MX_ADC1_Init+0x98>)
 8000738:	2200      	movs	r2, #0
 800073a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800073e:	4b0f      	ldr	r3, [pc, #60]	; (800077c <MX_ADC1_Init+0x98>)
 8000740:	2201      	movs	r2, #1
 8000742:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000744:	480d      	ldr	r0, [pc, #52]	; (800077c <MX_ADC1_Init+0x98>)
 8000746:	f000 fcc7 	bl	80010d8 <HAL_ADC_Init>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000750:	f000 f9d6 	bl	8000b00 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000754:	2301      	movs	r3, #1
 8000756:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000758:	2301      	movs	r3, #1
 800075a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800075c:	2300      	movs	r3, #0
 800075e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000760:	463b      	mov	r3, r7
 8000762:	4619      	mov	r1, r3
 8000764:	4805      	ldr	r0, [pc, #20]	; (800077c <MX_ADC1_Init+0x98>)
 8000766:	f000 fdcf 	bl	8001308 <HAL_ADC_ConfigChannel>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d001      	beq.n	8000774 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000770:	f000 f9c6 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000774:	bf00      	nop
 8000776:	3710      	adds	r7, #16
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	20000114 	.word	0x20000114
 8000780:	40012000 	.word	0x40012000
 8000784:	0f000001 	.word	0x0f000001

08000788 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800078c:	4b12      	ldr	r3, [pc, #72]	; (80007d8 <MX_I2C1_Init+0x50>)
 800078e:	4a13      	ldr	r2, [pc, #76]	; (80007dc <MX_I2C1_Init+0x54>)
 8000790:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000792:	4b11      	ldr	r3, [pc, #68]	; (80007d8 <MX_I2C1_Init+0x50>)
 8000794:	4a12      	ldr	r2, [pc, #72]	; (80007e0 <MX_I2C1_Init+0x58>)
 8000796:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000798:	4b0f      	ldr	r3, [pc, #60]	; (80007d8 <MX_I2C1_Init+0x50>)
 800079a:	2200      	movs	r2, #0
 800079c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800079e:	4b0e      	ldr	r3, [pc, #56]	; (80007d8 <MX_I2C1_Init+0x50>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007a4:	4b0c      	ldr	r3, [pc, #48]	; (80007d8 <MX_I2C1_Init+0x50>)
 80007a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007aa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007ac:	4b0a      	ldr	r3, [pc, #40]	; (80007d8 <MX_I2C1_Init+0x50>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007b2:	4b09      	ldr	r3, [pc, #36]	; (80007d8 <MX_I2C1_Init+0x50>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007b8:	4b07      	ldr	r3, [pc, #28]	; (80007d8 <MX_I2C1_Init+0x50>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007be:	4b06      	ldr	r3, [pc, #24]	; (80007d8 <MX_I2C1_Init+0x50>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007c4:	4804      	ldr	r0, [pc, #16]	; (80007d8 <MX_I2C1_Init+0x50>)
 80007c6:	f002 fecd 	bl	8003564 <HAL_I2C_Init>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007d0:	f000 f996 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007d4:	bf00      	nop
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	200000c0 	.word	0x200000c0
 80007dc:	40005400 	.word	0x40005400
 80007e0:	000186a0 	.word	0x000186a0

080007e4 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80007e8:	4b13      	ldr	r3, [pc, #76]	; (8000838 <MX_I2S3_Init+0x54>)
 80007ea:	4a14      	ldr	r2, [pc, #80]	; (800083c <MX_I2S3_Init+0x58>)
 80007ec:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80007ee:	4b12      	ldr	r3, [pc, #72]	; (8000838 <MX_I2S3_Init+0x54>)
 80007f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007f4:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80007f6:	4b10      	ldr	r3, [pc, #64]	; (8000838 <MX_I2S3_Init+0x54>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80007fc:	4b0e      	ldr	r3, [pc, #56]	; (8000838 <MX_I2S3_Init+0x54>)
 80007fe:	2200      	movs	r2, #0
 8000800:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000802:	4b0d      	ldr	r3, [pc, #52]	; (8000838 <MX_I2S3_Init+0x54>)
 8000804:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000808:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800080a:	4b0b      	ldr	r3, [pc, #44]	; (8000838 <MX_I2S3_Init+0x54>)
 800080c:	4a0c      	ldr	r2, [pc, #48]	; (8000840 <MX_I2S3_Init+0x5c>)
 800080e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000810:	4b09      	ldr	r3, [pc, #36]	; (8000838 <MX_I2S3_Init+0x54>)
 8000812:	2200      	movs	r2, #0
 8000814:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000816:	4b08      	ldr	r3, [pc, #32]	; (8000838 <MX_I2S3_Init+0x54>)
 8000818:	2200      	movs	r2, #0
 800081a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800081c:	4b06      	ldr	r3, [pc, #24]	; (8000838 <MX_I2S3_Init+0x54>)
 800081e:	2200      	movs	r2, #0
 8000820:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000822:	4805      	ldr	r0, [pc, #20]	; (8000838 <MX_I2S3_Init+0x54>)
 8000824:	f002 ffd6 	bl	80037d4 <HAL_I2S_Init>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800082e:	f000 f967 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000832:	bf00      	nop
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	200001f4 	.word	0x200001f4
 800083c:	40003c00 	.word	0x40003c00
 8000840:	00017700 	.word	0x00017700

08000844 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000848:	4b17      	ldr	r3, [pc, #92]	; (80008a8 <MX_SPI1_Init+0x64>)
 800084a:	4a18      	ldr	r2, [pc, #96]	; (80008ac <MX_SPI1_Init+0x68>)
 800084c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800084e:	4b16      	ldr	r3, [pc, #88]	; (80008a8 <MX_SPI1_Init+0x64>)
 8000850:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000854:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000856:	4b14      	ldr	r3, [pc, #80]	; (80008a8 <MX_SPI1_Init+0x64>)
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800085c:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <MX_SPI1_Init+0x64>)
 800085e:	2200      	movs	r2, #0
 8000860:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000862:	4b11      	ldr	r3, [pc, #68]	; (80008a8 <MX_SPI1_Init+0x64>)
 8000864:	2200      	movs	r2, #0
 8000866:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000868:	4b0f      	ldr	r3, [pc, #60]	; (80008a8 <MX_SPI1_Init+0x64>)
 800086a:	2200      	movs	r2, #0
 800086c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800086e:	4b0e      	ldr	r3, [pc, #56]	; (80008a8 <MX_SPI1_Init+0x64>)
 8000870:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000874:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000876:	4b0c      	ldr	r3, [pc, #48]	; (80008a8 <MX_SPI1_Init+0x64>)
 8000878:	2200      	movs	r2, #0
 800087a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800087c:	4b0a      	ldr	r3, [pc, #40]	; (80008a8 <MX_SPI1_Init+0x64>)
 800087e:	2200      	movs	r2, #0
 8000880:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000882:	4b09      	ldr	r3, [pc, #36]	; (80008a8 <MX_SPI1_Init+0x64>)
 8000884:	2200      	movs	r2, #0
 8000886:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000888:	4b07      	ldr	r3, [pc, #28]	; (80008a8 <MX_SPI1_Init+0x64>)
 800088a:	2200      	movs	r2, #0
 800088c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800088e:	4b06      	ldr	r3, [pc, #24]	; (80008a8 <MX_SPI1_Init+0x64>)
 8000890:	220a      	movs	r2, #10
 8000892:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000894:	4804      	ldr	r0, [pc, #16]	; (80008a8 <MX_SPI1_Init+0x64>)
 8000896:	f004 f9dd 	bl	8004c54 <HAL_SPI_Init>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80008a0:	f000 f92e 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008a4:	bf00      	nop
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	2000015c 	.word	0x2000015c
 80008ac:	40013000 	.word	0x40013000

080008b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008b4:	4b11      	ldr	r3, [pc, #68]	; (80008fc <MX_USART2_UART_Init+0x4c>)
 80008b6:	4a12      	ldr	r2, [pc, #72]	; (8000900 <MX_USART2_UART_Init+0x50>)
 80008b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008ba:	4b10      	ldr	r3, [pc, #64]	; (80008fc <MX_USART2_UART_Init+0x4c>)
 80008bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008c2:	4b0e      	ldr	r3, [pc, #56]	; (80008fc <MX_USART2_UART_Init+0x4c>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008c8:	4b0c      	ldr	r3, [pc, #48]	; (80008fc <MX_USART2_UART_Init+0x4c>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008ce:	4b0b      	ldr	r3, [pc, #44]	; (80008fc <MX_USART2_UART_Init+0x4c>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008d4:	4b09      	ldr	r3, [pc, #36]	; (80008fc <MX_USART2_UART_Init+0x4c>)
 80008d6:	220c      	movs	r2, #12
 80008d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008da:	4b08      	ldr	r3, [pc, #32]	; (80008fc <MX_USART2_UART_Init+0x4c>)
 80008dc:	2200      	movs	r2, #0
 80008de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008e0:	4b06      	ldr	r3, [pc, #24]	; (80008fc <MX_USART2_UART_Init+0x4c>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008e6:	4805      	ldr	r0, [pc, #20]	; (80008fc <MX_USART2_UART_Init+0x4c>)
 80008e8:	f004 fa18 	bl	8004d1c <HAL_UART_Init>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008f2:	f000 f905 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008f6:	bf00      	nop
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	200001b4 	.word	0x200001b4
 8000900:	40004400 	.word	0x40004400

08000904 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b08c      	sub	sp, #48	; 0x30
 8000908:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800090a:	f107 031c 	add.w	r3, r7, #28
 800090e:	2200      	movs	r2, #0
 8000910:	601a      	str	r2, [r3, #0]
 8000912:	605a      	str	r2, [r3, #4]
 8000914:	609a      	str	r2, [r3, #8]
 8000916:	60da      	str	r2, [r3, #12]
 8000918:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	61bb      	str	r3, [r7, #24]
 800091e:	4b71      	ldr	r3, [pc, #452]	; (8000ae4 <MX_GPIO_Init+0x1e0>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000922:	4a70      	ldr	r2, [pc, #448]	; (8000ae4 <MX_GPIO_Init+0x1e0>)
 8000924:	f043 0310 	orr.w	r3, r3, #16
 8000928:	6313      	str	r3, [r2, #48]	; 0x30
 800092a:	4b6e      	ldr	r3, [pc, #440]	; (8000ae4 <MX_GPIO_Init+0x1e0>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	f003 0310 	and.w	r3, r3, #16
 8000932:	61bb      	str	r3, [r7, #24]
 8000934:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	617b      	str	r3, [r7, #20]
 800093a:	4b6a      	ldr	r3, [pc, #424]	; (8000ae4 <MX_GPIO_Init+0x1e0>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	4a69      	ldr	r2, [pc, #420]	; (8000ae4 <MX_GPIO_Init+0x1e0>)
 8000940:	f043 0304 	orr.w	r3, r3, #4
 8000944:	6313      	str	r3, [r2, #48]	; 0x30
 8000946:	4b67      	ldr	r3, [pc, #412]	; (8000ae4 <MX_GPIO_Init+0x1e0>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	f003 0304 	and.w	r3, r3, #4
 800094e:	617b      	str	r3, [r7, #20]
 8000950:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	613b      	str	r3, [r7, #16]
 8000956:	4b63      	ldr	r3, [pc, #396]	; (8000ae4 <MX_GPIO_Init+0x1e0>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095a:	4a62      	ldr	r2, [pc, #392]	; (8000ae4 <MX_GPIO_Init+0x1e0>)
 800095c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000960:	6313      	str	r3, [r2, #48]	; 0x30
 8000962:	4b60      	ldr	r3, [pc, #384]	; (8000ae4 <MX_GPIO_Init+0x1e0>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800096a:	613b      	str	r3, [r7, #16]
 800096c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800096e:	2300      	movs	r3, #0
 8000970:	60fb      	str	r3, [r7, #12]
 8000972:	4b5c      	ldr	r3, [pc, #368]	; (8000ae4 <MX_GPIO_Init+0x1e0>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000976:	4a5b      	ldr	r2, [pc, #364]	; (8000ae4 <MX_GPIO_Init+0x1e0>)
 8000978:	f043 0301 	orr.w	r3, r3, #1
 800097c:	6313      	str	r3, [r2, #48]	; 0x30
 800097e:	4b59      	ldr	r3, [pc, #356]	; (8000ae4 <MX_GPIO_Init+0x1e0>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000982:	f003 0301 	and.w	r3, r3, #1
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	60bb      	str	r3, [r7, #8]
 800098e:	4b55      	ldr	r3, [pc, #340]	; (8000ae4 <MX_GPIO_Init+0x1e0>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	4a54      	ldr	r2, [pc, #336]	; (8000ae4 <MX_GPIO_Init+0x1e0>)
 8000994:	f043 0302 	orr.w	r3, r3, #2
 8000998:	6313      	str	r3, [r2, #48]	; 0x30
 800099a:	4b52      	ldr	r3, [pc, #328]	; (8000ae4 <MX_GPIO_Init+0x1e0>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	f003 0302 	and.w	r3, r3, #2
 80009a2:	60bb      	str	r3, [r7, #8]
 80009a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	607b      	str	r3, [r7, #4]
 80009aa:	4b4e      	ldr	r3, [pc, #312]	; (8000ae4 <MX_GPIO_Init+0x1e0>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	4a4d      	ldr	r2, [pc, #308]	; (8000ae4 <MX_GPIO_Init+0x1e0>)
 80009b0:	f043 0308 	orr.w	r3, r3, #8
 80009b4:	6313      	str	r3, [r2, #48]	; 0x30
 80009b6:	4b4b      	ldr	r3, [pc, #300]	; (8000ae4 <MX_GPIO_Init+0x1e0>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	f003 0308 	and.w	r3, r3, #8
 80009be:	607b      	str	r3, [r7, #4]
 80009c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80009c2:	2200      	movs	r2, #0
 80009c4:	2108      	movs	r1, #8
 80009c6:	4848      	ldr	r0, [pc, #288]	; (8000ae8 <MX_GPIO_Init+0x1e4>)
 80009c8:	f001 f968 	bl	8001c9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80009cc:	2201      	movs	r2, #1
 80009ce:	2101      	movs	r1, #1
 80009d0:	4846      	ldr	r0, [pc, #280]	; (8000aec <MX_GPIO_Init+0x1e8>)
 80009d2:	f001 f963 	bl	8001c9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 80009d6:	2200      	movs	r2, #0
 80009d8:	f24f 0110 	movw	r1, #61456	; 0xf010
 80009dc:	4844      	ldr	r0, [pc, #272]	; (8000af0 <MX_GPIO_Init+0x1ec>)
 80009de:	f001 f95d 	bl	8001c9c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80009e2:	2308      	movs	r3, #8
 80009e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e6:	2301      	movs	r3, #1
 80009e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ea:	2300      	movs	r3, #0
 80009ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ee:	2300      	movs	r3, #0
 80009f0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80009f2:	f107 031c 	add.w	r3, r7, #28
 80009f6:	4619      	mov	r1, r3
 80009f8:	483b      	ldr	r0, [pc, #236]	; (8000ae8 <MX_GPIO_Init+0x1e4>)
 80009fa:	f000 ffb5 	bl	8001968 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80009fe:	2301      	movs	r3, #1
 8000a00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a02:	2301      	movs	r3, #1
 8000a04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a06:	2300      	movs	r3, #0
 8000a08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a0e:	f107 031c 	add.w	r3, r7, #28
 8000a12:	4619      	mov	r1, r3
 8000a14:	4835      	ldr	r0, [pc, #212]	; (8000aec <MX_GPIO_Init+0x1e8>)
 8000a16:	f000 ffa7 	bl	8001968 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000a1a:	2308      	movs	r3, #8
 8000a1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1e:	2302      	movs	r3, #2
 8000a20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a22:	2300      	movs	r3, #0
 8000a24:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a26:	2300      	movs	r3, #0
 8000a28:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a2a:	2305      	movs	r3, #5
 8000a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000a2e:	f107 031c 	add.w	r3, r7, #28
 8000a32:	4619      	mov	r1, r3
 8000a34:	482d      	ldr	r0, [pc, #180]	; (8000aec <MX_GPIO_Init+0x1e8>)
 8000a36:	f000 ff97 	bl	8001968 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a3e:	4b2d      	ldr	r3, [pc, #180]	; (8000af4 <MX_GPIO_Init+0x1f0>)
 8000a40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a46:	f107 031c 	add.w	r3, r7, #28
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	482a      	ldr	r0, [pc, #168]	; (8000af8 <MX_GPIO_Init+0x1f4>)
 8000a4e:	f000 ff8b 	bl	8001968 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000a52:	2304      	movs	r3, #4
 8000a54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a56:	2300      	movs	r3, #0
 8000a58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000a5e:	f107 031c 	add.w	r3, r7, #28
 8000a62:	4619      	mov	r1, r3
 8000a64:	4825      	ldr	r0, [pc, #148]	; (8000afc <MX_GPIO_Init+0x1f8>)
 8000a66:	f000 ff7f 	bl	8001968 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000a6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a70:	2302      	movs	r3, #2
 8000a72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	2300      	movs	r3, #0
 8000a76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a7c:	2305      	movs	r3, #5
 8000a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000a80:	f107 031c 	add.w	r3, r7, #28
 8000a84:	4619      	mov	r1, r3
 8000a86:	481d      	ldr	r0, [pc, #116]	; (8000afc <MX_GPIO_Init+0x1f8>)
 8000a88:	f000 ff6e 	bl	8001968 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8000a8c:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000a90:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a92:	2301      	movs	r3, #1
 8000a94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a96:	2300      	movs	r3, #0
 8000a98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a9e:	f107 031c 	add.w	r3, r7, #28
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	4812      	ldr	r0, [pc, #72]	; (8000af0 <MX_GPIO_Init+0x1ec>)
 8000aa6:	f000 ff5f 	bl	8001968 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000aaa:	2320      	movs	r3, #32
 8000aac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000ab6:	f107 031c 	add.w	r3, r7, #28
 8000aba:	4619      	mov	r1, r3
 8000abc:	480c      	ldr	r0, [pc, #48]	; (8000af0 <MX_GPIO_Init+0x1ec>)
 8000abe:	f000 ff53 	bl	8001968 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000ac6:	4b0b      	ldr	r3, [pc, #44]	; (8000af4 <MX_GPIO_Init+0x1f0>)
 8000ac8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aca:	2300      	movs	r3, #0
 8000acc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000ace:	f107 031c 	add.w	r3, r7, #28
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	4804      	ldr	r0, [pc, #16]	; (8000ae8 <MX_GPIO_Init+0x1e4>)
 8000ad6:	f000 ff47 	bl	8001968 <HAL_GPIO_Init>

}
 8000ada:	bf00      	nop
 8000adc:	3730      	adds	r7, #48	; 0x30
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	40023800 	.word	0x40023800
 8000ae8:	40021000 	.word	0x40021000
 8000aec:	40020800 	.word	0x40020800
 8000af0:	40020c00 	.word	0x40020c00
 8000af4:	10120000 	.word	0x10120000
 8000af8:	40020000 	.word	0x40020000
 8000afc:	40020400 	.word	0x40020400

08000b00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000b04:	bf00      	nop
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
	...

08000b10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b16:	2300      	movs	r3, #0
 8000b18:	607b      	str	r3, [r7, #4]
 8000b1a:	4b10      	ldr	r3, [pc, #64]	; (8000b5c <HAL_MspInit+0x4c>)
 8000b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b1e:	4a0f      	ldr	r2, [pc, #60]	; (8000b5c <HAL_MspInit+0x4c>)
 8000b20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b24:	6453      	str	r3, [r2, #68]	; 0x44
 8000b26:	4b0d      	ldr	r3, [pc, #52]	; (8000b5c <HAL_MspInit+0x4c>)
 8000b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b2e:	607b      	str	r3, [r7, #4]
 8000b30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b32:	2300      	movs	r3, #0
 8000b34:	603b      	str	r3, [r7, #0]
 8000b36:	4b09      	ldr	r3, [pc, #36]	; (8000b5c <HAL_MspInit+0x4c>)
 8000b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b3a:	4a08      	ldr	r2, [pc, #32]	; (8000b5c <HAL_MspInit+0x4c>)
 8000b3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b40:	6413      	str	r3, [r2, #64]	; 0x40
 8000b42:	4b06      	ldr	r3, [pc, #24]	; (8000b5c <HAL_MspInit+0x4c>)
 8000b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b4a:	603b      	str	r3, [r7, #0]
 8000b4c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b4e:	2007      	movs	r0, #7
 8000b50:	f000 fec8 	bl	80018e4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b54:	bf00      	nop
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	40023800 	.word	0x40023800

08000b60 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b08a      	sub	sp, #40	; 0x28
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b68:	f107 0314 	add.w	r3, r7, #20
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	601a      	str	r2, [r3, #0]
 8000b70:	605a      	str	r2, [r3, #4]
 8000b72:	609a      	str	r2, [r3, #8]
 8000b74:	60da      	str	r2, [r3, #12]
 8000b76:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a17      	ldr	r2, [pc, #92]	; (8000bdc <HAL_ADC_MspInit+0x7c>)
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d127      	bne.n	8000bd2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b82:	2300      	movs	r3, #0
 8000b84:	613b      	str	r3, [r7, #16]
 8000b86:	4b16      	ldr	r3, [pc, #88]	; (8000be0 <HAL_ADC_MspInit+0x80>)
 8000b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b8a:	4a15      	ldr	r2, [pc, #84]	; (8000be0 <HAL_ADC_MspInit+0x80>)
 8000b8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b90:	6453      	str	r3, [r2, #68]	; 0x44
 8000b92:	4b13      	ldr	r3, [pc, #76]	; (8000be0 <HAL_ADC_MspInit+0x80>)
 8000b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b9a:	613b      	str	r3, [r7, #16]
 8000b9c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	4b0f      	ldr	r3, [pc, #60]	; (8000be0 <HAL_ADC_MspInit+0x80>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba6:	4a0e      	ldr	r2, [pc, #56]	; (8000be0 <HAL_ADC_MspInit+0x80>)
 8000ba8:	f043 0301 	orr.w	r3, r3, #1
 8000bac:	6313      	str	r3, [r2, #48]	; 0x30
 8000bae:	4b0c      	ldr	r3, [pc, #48]	; (8000be0 <HAL_ADC_MspInit+0x80>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	f003 0301 	and.w	r3, r3, #1
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bbe:	2303      	movs	r3, #3
 8000bc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc6:	f107 0314 	add.w	r3, r7, #20
 8000bca:	4619      	mov	r1, r3
 8000bcc:	4805      	ldr	r0, [pc, #20]	; (8000be4 <HAL_ADC_MspInit+0x84>)
 8000bce:	f000 fecb 	bl	8001968 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000bd2:	bf00      	nop
 8000bd4:	3728      	adds	r7, #40	; 0x28
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40012000 	.word	0x40012000
 8000be0:	40023800 	.word	0x40023800
 8000be4:	40020000 	.word	0x40020000

08000be8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b08a      	sub	sp, #40	; 0x28
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf0:	f107 0314 	add.w	r3, r7, #20
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	601a      	str	r2, [r3, #0]
 8000bf8:	605a      	str	r2, [r3, #4]
 8000bfa:	609a      	str	r2, [r3, #8]
 8000bfc:	60da      	str	r2, [r3, #12]
 8000bfe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a19      	ldr	r2, [pc, #100]	; (8000c6c <HAL_I2C_MspInit+0x84>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d12c      	bne.n	8000c64 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	613b      	str	r3, [r7, #16]
 8000c0e:	4b18      	ldr	r3, [pc, #96]	; (8000c70 <HAL_I2C_MspInit+0x88>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c12:	4a17      	ldr	r2, [pc, #92]	; (8000c70 <HAL_I2C_MspInit+0x88>)
 8000c14:	f043 0302 	orr.w	r3, r3, #2
 8000c18:	6313      	str	r3, [r2, #48]	; 0x30
 8000c1a:	4b15      	ldr	r3, [pc, #84]	; (8000c70 <HAL_I2C_MspInit+0x88>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1e:	f003 0302 	and.w	r3, r3, #2
 8000c22:	613b      	str	r3, [r7, #16]
 8000c24:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000c26:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000c2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c2c:	2312      	movs	r3, #18
 8000c2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c30:	2301      	movs	r3, #1
 8000c32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c34:	2300      	movs	r3, #0
 8000c36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c38:	2304      	movs	r3, #4
 8000c3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c3c:	f107 0314 	add.w	r3, r7, #20
 8000c40:	4619      	mov	r1, r3
 8000c42:	480c      	ldr	r0, [pc, #48]	; (8000c74 <HAL_I2C_MspInit+0x8c>)
 8000c44:	f000 fe90 	bl	8001968 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c48:	2300      	movs	r3, #0
 8000c4a:	60fb      	str	r3, [r7, #12]
 8000c4c:	4b08      	ldr	r3, [pc, #32]	; (8000c70 <HAL_I2C_MspInit+0x88>)
 8000c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c50:	4a07      	ldr	r2, [pc, #28]	; (8000c70 <HAL_I2C_MspInit+0x88>)
 8000c52:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c56:	6413      	str	r3, [r2, #64]	; 0x40
 8000c58:	4b05      	ldr	r3, [pc, #20]	; (8000c70 <HAL_I2C_MspInit+0x88>)
 8000c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c60:	60fb      	str	r3, [r7, #12]
 8000c62:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000c64:	bf00      	nop
 8000c66:	3728      	adds	r7, #40	; 0x28
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	40005400 	.word	0x40005400
 8000c70:	40023800 	.word	0x40023800
 8000c74:	40020400 	.word	0x40020400

08000c78 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b08a      	sub	sp, #40	; 0x28
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c80:	f107 0314 	add.w	r3, r7, #20
 8000c84:	2200      	movs	r2, #0
 8000c86:	601a      	str	r2, [r3, #0]
 8000c88:	605a      	str	r2, [r3, #4]
 8000c8a:	609a      	str	r2, [r3, #8]
 8000c8c:	60da      	str	r2, [r3, #12]
 8000c8e:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a28      	ldr	r2, [pc, #160]	; (8000d38 <HAL_I2S_MspInit+0xc0>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d14a      	bne.n	8000d30 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	613b      	str	r3, [r7, #16]
 8000c9e:	4b27      	ldr	r3, [pc, #156]	; (8000d3c <HAL_I2S_MspInit+0xc4>)
 8000ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ca2:	4a26      	ldr	r2, [pc, #152]	; (8000d3c <HAL_I2S_MspInit+0xc4>)
 8000ca4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ca8:	6413      	str	r3, [r2, #64]	; 0x40
 8000caa:	4b24      	ldr	r3, [pc, #144]	; (8000d3c <HAL_I2S_MspInit+0xc4>)
 8000cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000cb2:	613b      	str	r3, [r7, #16]
 8000cb4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	60fb      	str	r3, [r7, #12]
 8000cba:	4b20      	ldr	r3, [pc, #128]	; (8000d3c <HAL_I2S_MspInit+0xc4>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cbe:	4a1f      	ldr	r2, [pc, #124]	; (8000d3c <HAL_I2S_MspInit+0xc4>)
 8000cc0:	f043 0301 	orr.w	r3, r3, #1
 8000cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cc6:	4b1d      	ldr	r3, [pc, #116]	; (8000d3c <HAL_I2S_MspInit+0xc4>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cca:	f003 0301 	and.w	r3, r3, #1
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	60bb      	str	r3, [r7, #8]
 8000cd6:	4b19      	ldr	r3, [pc, #100]	; (8000d3c <HAL_I2S_MspInit+0xc4>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	4a18      	ldr	r2, [pc, #96]	; (8000d3c <HAL_I2S_MspInit+0xc4>)
 8000cdc:	f043 0304 	orr.w	r3, r3, #4
 8000ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ce2:	4b16      	ldr	r3, [pc, #88]	; (8000d3c <HAL_I2S_MspInit+0xc4>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	f003 0304 	and.w	r3, r3, #4
 8000cea:	60bb      	str	r3, [r7, #8]
 8000cec:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD 
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000cee:	2310      	movs	r3, #16
 8000cf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000cfe:	2306      	movs	r3, #6
 8000d00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000d02:	f107 0314 	add.w	r3, r7, #20
 8000d06:	4619      	mov	r1, r3
 8000d08:	480d      	ldr	r0, [pc, #52]	; (8000d40 <HAL_I2S_MspInit+0xc8>)
 8000d0a:	f000 fe2d 	bl	8001968 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000d0e:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000d12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d14:	2302      	movs	r3, #2
 8000d16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d20:	2306      	movs	r3, #6
 8000d22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d24:	f107 0314 	add.w	r3, r7, #20
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4806      	ldr	r0, [pc, #24]	; (8000d44 <HAL_I2S_MspInit+0xcc>)
 8000d2c:	f000 fe1c 	bl	8001968 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000d30:	bf00      	nop
 8000d32:	3728      	adds	r7, #40	; 0x28
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	40003c00 	.word	0x40003c00
 8000d3c:	40023800 	.word	0x40023800
 8000d40:	40020000 	.word	0x40020000
 8000d44:	40020800 	.word	0x40020800

08000d48 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b08a      	sub	sp, #40	; 0x28
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d50:	f107 0314 	add.w	r3, r7, #20
 8000d54:	2200      	movs	r2, #0
 8000d56:	601a      	str	r2, [r3, #0]
 8000d58:	605a      	str	r2, [r3, #4]
 8000d5a:	609a      	str	r2, [r3, #8]
 8000d5c:	60da      	str	r2, [r3, #12]
 8000d5e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a19      	ldr	r2, [pc, #100]	; (8000dcc <HAL_SPI_MspInit+0x84>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d12b      	bne.n	8000dc2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	613b      	str	r3, [r7, #16]
 8000d6e:	4b18      	ldr	r3, [pc, #96]	; (8000dd0 <HAL_SPI_MspInit+0x88>)
 8000d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d72:	4a17      	ldr	r2, [pc, #92]	; (8000dd0 <HAL_SPI_MspInit+0x88>)
 8000d74:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d78:	6453      	str	r3, [r2, #68]	; 0x44
 8000d7a:	4b15      	ldr	r3, [pc, #84]	; (8000dd0 <HAL_SPI_MspInit+0x88>)
 8000d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d82:	613b      	str	r3, [r7, #16]
 8000d84:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	60fb      	str	r3, [r7, #12]
 8000d8a:	4b11      	ldr	r3, [pc, #68]	; (8000dd0 <HAL_SPI_MspInit+0x88>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8e:	4a10      	ldr	r2, [pc, #64]	; (8000dd0 <HAL_SPI_MspInit+0x88>)
 8000d90:	f043 0301 	orr.w	r3, r3, #1
 8000d94:	6313      	str	r3, [r2, #48]	; 0x30
 8000d96:	4b0e      	ldr	r3, [pc, #56]	; (8000dd0 <HAL_SPI_MspInit+0x88>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9a:	f003 0301 	and.w	r3, r3, #1
 8000d9e:	60fb      	str	r3, [r7, #12]
 8000da0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000da2:	23e0      	movs	r3, #224	; 0xe0
 8000da4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da6:	2302      	movs	r3, #2
 8000da8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000daa:	2300      	movs	r3, #0
 8000dac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dae:	2300      	movs	r3, #0
 8000db0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000db2:	2305      	movs	r3, #5
 8000db4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db6:	f107 0314 	add.w	r3, r7, #20
 8000dba:	4619      	mov	r1, r3
 8000dbc:	4805      	ldr	r0, [pc, #20]	; (8000dd4 <HAL_SPI_MspInit+0x8c>)
 8000dbe:	f000 fdd3 	bl	8001968 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000dc2:	bf00      	nop
 8000dc4:	3728      	adds	r7, #40	; 0x28
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	40013000 	.word	0x40013000
 8000dd0:	40023800 	.word	0x40023800
 8000dd4:	40020000 	.word	0x40020000

08000dd8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b08a      	sub	sp, #40	; 0x28
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de0:	f107 0314 	add.w	r3, r7, #20
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
 8000dec:	60da      	str	r2, [r3, #12]
 8000dee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a19      	ldr	r2, [pc, #100]	; (8000e5c <HAL_UART_MspInit+0x84>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d12b      	bne.n	8000e52 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	613b      	str	r3, [r7, #16]
 8000dfe:	4b18      	ldr	r3, [pc, #96]	; (8000e60 <HAL_UART_MspInit+0x88>)
 8000e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e02:	4a17      	ldr	r2, [pc, #92]	; (8000e60 <HAL_UART_MspInit+0x88>)
 8000e04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e08:	6413      	str	r3, [r2, #64]	; 0x40
 8000e0a:	4b15      	ldr	r3, [pc, #84]	; (8000e60 <HAL_UART_MspInit+0x88>)
 8000e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e12:	613b      	str	r3, [r7, #16]
 8000e14:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e16:	2300      	movs	r3, #0
 8000e18:	60fb      	str	r3, [r7, #12]
 8000e1a:	4b11      	ldr	r3, [pc, #68]	; (8000e60 <HAL_UART_MspInit+0x88>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e1e:	4a10      	ldr	r2, [pc, #64]	; (8000e60 <HAL_UART_MspInit+0x88>)
 8000e20:	f043 0301 	orr.w	r3, r3, #1
 8000e24:	6313      	str	r3, [r2, #48]	; 0x30
 8000e26:	4b0e      	ldr	r3, [pc, #56]	; (8000e60 <HAL_UART_MspInit+0x88>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2a:	f003 0301 	and.w	r3, r3, #1
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e32:	230c      	movs	r3, #12
 8000e34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e36:	2302      	movs	r3, #2
 8000e38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e3e:	2303      	movs	r3, #3
 8000e40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e42:	2307      	movs	r3, #7
 8000e44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e46:	f107 0314 	add.w	r3, r7, #20
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4805      	ldr	r0, [pc, #20]	; (8000e64 <HAL_UART_MspInit+0x8c>)
 8000e4e:	f000 fd8b 	bl	8001968 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e52:	bf00      	nop
 8000e54:	3728      	adds	r7, #40	; 0x28
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	40004400 	.word	0x40004400
 8000e60:	40023800 	.word	0x40023800
 8000e64:	40020000 	.word	0x40020000

08000e68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000e6c:	bf00      	nop
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr

08000e76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e76:	b480      	push	{r7}
 8000e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e7a:	e7fe      	b.n	8000e7a <HardFault_Handler+0x4>

08000e7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e80:	e7fe      	b.n	8000e80 <MemManage_Handler+0x4>

08000e82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e82:	b480      	push	{r7}
 8000e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e86:	e7fe      	b.n	8000e86 <BusFault_Handler+0x4>

08000e88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e8c:	e7fe      	b.n	8000e8c <UsageFault_Handler+0x4>

08000e8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e92:	bf00      	nop
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ea0:	bf00      	nop
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr

08000eaa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eae:	bf00      	nop
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ebc:	f000 f8ca 	bl	8001054 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ec0:	bf00      	nop
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000ec8:	4802      	ldr	r0, [pc, #8]	; (8000ed4 <OTG_FS_IRQHandler+0x10>)
 8000eca:	f001 f985 	bl	80021d8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000ece:	bf00      	nop
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	2000060c 	.word	0x2000060c

08000ed8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000ee0:	4b11      	ldr	r3, [pc, #68]	; (8000f28 <_sbrk+0x50>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d102      	bne.n	8000eee <_sbrk+0x16>
		heap_end = &end;
 8000ee8:	4b0f      	ldr	r3, [pc, #60]	; (8000f28 <_sbrk+0x50>)
 8000eea:	4a10      	ldr	r2, [pc, #64]	; (8000f2c <_sbrk+0x54>)
 8000eec:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000eee:	4b0e      	ldr	r3, [pc, #56]	; (8000f28 <_sbrk+0x50>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000ef4:	4b0c      	ldr	r3, [pc, #48]	; (8000f28 <_sbrk+0x50>)
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	4413      	add	r3, r2
 8000efc:	466a      	mov	r2, sp
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d907      	bls.n	8000f12 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000f02:	f006 fdbd 	bl	8007a80 <__errno>
 8000f06:	4602      	mov	r2, r0
 8000f08:	230c      	movs	r3, #12
 8000f0a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000f0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f10:	e006      	b.n	8000f20 <_sbrk+0x48>
	}

	heap_end += incr;
 8000f12:	4b05      	ldr	r3, [pc, #20]	; (8000f28 <_sbrk+0x50>)
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	4413      	add	r3, r2
 8000f1a:	4a03      	ldr	r2, [pc, #12]	; (8000f28 <_sbrk+0x50>)
 8000f1c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000f1e:	68fb      	ldr	r3, [r7, #12]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3710      	adds	r7, #16
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	200000ac 	.word	0x200000ac
 8000f2c:	200008d8 	.word	0x200008d8

08000f30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f34:	4b08      	ldr	r3, [pc, #32]	; (8000f58 <SystemInit+0x28>)
 8000f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f3a:	4a07      	ldr	r2, [pc, #28]	; (8000f58 <SystemInit+0x28>)
 8000f3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f44:	4b04      	ldr	r3, [pc, #16]	; (8000f58 <SystemInit+0x28>)
 8000f46:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f4a:	609a      	str	r2, [r3, #8]
#endif
}
 8000f4c:	bf00      	nop
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	e000ed00 	.word	0xe000ed00

08000f5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f94 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000f60:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000f62:	e003      	b.n	8000f6c <LoopCopyDataInit>

08000f64 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000f64:	4b0c      	ldr	r3, [pc, #48]	; (8000f98 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000f66:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000f68:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000f6a:	3104      	adds	r1, #4

08000f6c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000f6c:	480b      	ldr	r0, [pc, #44]	; (8000f9c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000f6e:	4b0c      	ldr	r3, [pc, #48]	; (8000fa0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000f70:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000f72:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000f74:	d3f6      	bcc.n	8000f64 <CopyDataInit>
  ldr  r2, =_sbss
 8000f76:	4a0b      	ldr	r2, [pc, #44]	; (8000fa4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000f78:	e002      	b.n	8000f80 <LoopFillZerobss>

08000f7a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000f7a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000f7c:	f842 3b04 	str.w	r3, [r2], #4

08000f80 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000f80:	4b09      	ldr	r3, [pc, #36]	; (8000fa8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000f82:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000f84:	d3f9      	bcc.n	8000f7a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000f86:	f7ff ffd3 	bl	8000f30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f8a:	f006 fd7f 	bl	8007a8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f8e:	f7ff faef 	bl	8000570 <main>
  bx  lr    
 8000f92:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f94:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000f98:	08008390 	.word	0x08008390
  ldr  r0, =_sdata
 8000f9c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000fa0:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 8000fa4:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 8000fa8:	200008d4 	.word	0x200008d4

08000fac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fac:	e7fe      	b.n	8000fac <ADC_IRQHandler>
	...

08000fb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fb4:	4b0e      	ldr	r3, [pc, #56]	; (8000ff0 <HAL_Init+0x40>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a0d      	ldr	r2, [pc, #52]	; (8000ff0 <HAL_Init+0x40>)
 8000fba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fbe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fc0:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <HAL_Init+0x40>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a0a      	ldr	r2, [pc, #40]	; (8000ff0 <HAL_Init+0x40>)
 8000fc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fcc:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <HAL_Init+0x40>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a07      	ldr	r2, [pc, #28]	; (8000ff0 <HAL_Init+0x40>)
 8000fd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fd8:	2003      	movs	r0, #3
 8000fda:	f000 fc83 	bl	80018e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fde:	2000      	movs	r0, #0
 8000fe0:	f000 f808 	bl	8000ff4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fe4:	f7ff fd94 	bl	8000b10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fe8:	2300      	movs	r3, #0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40023c00 	.word	0x40023c00

08000ff4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ffc:	4b12      	ldr	r3, [pc, #72]	; (8001048 <HAL_InitTick+0x54>)
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	4b12      	ldr	r3, [pc, #72]	; (800104c <HAL_InitTick+0x58>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	4619      	mov	r1, r3
 8001006:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800100a:	fbb3 f3f1 	udiv	r3, r3, r1
 800100e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001012:	4618      	mov	r0, r3
 8001014:	f000 fc9b 	bl	800194e <HAL_SYSTICK_Config>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
 8001020:	e00e      	b.n	8001040 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2b0f      	cmp	r3, #15
 8001026:	d80a      	bhi.n	800103e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001028:	2200      	movs	r2, #0
 800102a:	6879      	ldr	r1, [r7, #4]
 800102c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001030:	f000 fc63 	bl	80018fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001034:	4a06      	ldr	r2, [pc, #24]	; (8001050 <HAL_InitTick+0x5c>)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800103a:	2300      	movs	r3, #0
 800103c:	e000      	b.n	8001040 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800103e:	2301      	movs	r3, #1
}
 8001040:	4618      	mov	r0, r3
 8001042:	3708      	adds	r7, #8
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	20000000 	.word	0x20000000
 800104c:	20000008 	.word	0x20000008
 8001050:	20000004 	.word	0x20000004

08001054 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001058:	4b06      	ldr	r3, [pc, #24]	; (8001074 <HAL_IncTick+0x20>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	461a      	mov	r2, r3
 800105e:	4b06      	ldr	r3, [pc, #24]	; (8001078 <HAL_IncTick+0x24>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4413      	add	r3, r2
 8001064:	4a04      	ldr	r2, [pc, #16]	; (8001078 <HAL_IncTick+0x24>)
 8001066:	6013      	str	r3, [r2, #0]
}
 8001068:	bf00      	nop
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	20000008 	.word	0x20000008
 8001078:	2000023c 	.word	0x2000023c

0800107c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  return uwTick;
 8001080:	4b03      	ldr	r3, [pc, #12]	; (8001090 <HAL_GetTick+0x14>)
 8001082:	681b      	ldr	r3, [r3, #0]
}
 8001084:	4618      	mov	r0, r3
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	2000023c 	.word	0x2000023c

08001094 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800109c:	f7ff ffee 	bl	800107c <HAL_GetTick>
 80010a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80010ac:	d005      	beq.n	80010ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010ae:	4b09      	ldr	r3, [pc, #36]	; (80010d4 <HAL_Delay+0x40>)
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	461a      	mov	r2, r3
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	4413      	add	r3, r2
 80010b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010ba:	bf00      	nop
 80010bc:	f7ff ffde 	bl	800107c <HAL_GetTick>
 80010c0:	4602      	mov	r2, r0
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	68fa      	ldr	r2, [r7, #12]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d8f7      	bhi.n	80010bc <HAL_Delay+0x28>
  {
  }
}
 80010cc:	bf00      	nop
 80010ce:	3710      	adds	r7, #16
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20000008 	.word	0x20000008

080010d8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010e0:	2300      	movs	r3, #0
 80010e2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d101      	bne.n	80010ee <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80010ea:	2301      	movs	r3, #1
 80010ec:	e033      	b.n	8001156 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d109      	bne.n	800110a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f7ff fd32 	bl	8000b60 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2200      	movs	r2, #0
 8001100:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2200      	movs	r2, #0
 8001106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110e:	f003 0310 	and.w	r3, r3, #16
 8001112:	2b00      	cmp	r3, #0
 8001114:	d118      	bne.n	8001148 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800111e:	f023 0302 	bic.w	r3, r3, #2
 8001122:	f043 0202 	orr.w	r2, r3, #2
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f000 fa0e 	bl	800154c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2200      	movs	r2, #0
 8001134:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113a:	f023 0303 	bic.w	r3, r3, #3
 800113e:	f043 0201 	orr.w	r2, r3, #1
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	641a      	str	r2, [r3, #64]	; 0x40
 8001146:	e001      	b.n	800114c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001148:	2301      	movs	r3, #1
 800114a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2200      	movs	r2, #0
 8001150:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001154:	7bfb      	ldrb	r3, [r7, #15]
}
 8001156:	4618      	mov	r0, r3
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
	...

08001160 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001160:	b480      	push	{r7}
 8001162:	b085      	sub	sp, #20
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001168:	2300      	movs	r3, #0
 800116a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001172:	2b01      	cmp	r3, #1
 8001174:	d101      	bne.n	800117a <HAL_ADC_Start+0x1a>
 8001176:	2302      	movs	r3, #2
 8001178:	e0a5      	b.n	80012c6 <HAL_ADC_Start+0x166>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2201      	movs	r2, #1
 800117e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	f003 0301 	and.w	r3, r3, #1
 800118c:	2b01      	cmp	r3, #1
 800118e:	d018      	beq.n	80011c2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	689a      	ldr	r2, [r3, #8]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f042 0201 	orr.w	r2, r2, #1
 800119e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80011a0:	4b4c      	ldr	r3, [pc, #304]	; (80012d4 <HAL_ADC_Start+0x174>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a4c      	ldr	r2, [pc, #304]	; (80012d8 <HAL_ADC_Start+0x178>)
 80011a6:	fba2 2303 	umull	r2, r3, r2, r3
 80011aa:	0c9a      	lsrs	r2, r3, #18
 80011ac:	4613      	mov	r3, r2
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	4413      	add	r3, r2
 80011b2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80011b4:	e002      	b.n	80011bc <HAL_ADC_Start+0x5c>
    {
      counter--;
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	3b01      	subs	r3, #1
 80011ba:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d1f9      	bne.n	80011b6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	f003 0301 	and.w	r3, r3, #1
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d179      	bne.n	80012c4 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011d8:	f023 0301 	bic.w	r3, r3, #1
 80011dc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d007      	beq.n	8001202 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80011fa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001206:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800120a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800120e:	d106      	bne.n	800121e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001214:	f023 0206 	bic.w	r2, r3, #6
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	645a      	str	r2, [r3, #68]	; 0x44
 800121c:	e002      	b.n	8001224 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2200      	movs	r2, #0
 8001222:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2200      	movs	r2, #0
 8001228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800122c:	4b2b      	ldr	r3, [pc, #172]	; (80012dc <HAL_ADC_Start+0x17c>)
 800122e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001238:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	f003 031f 	and.w	r3, r3, #31
 8001242:	2b00      	cmp	r3, #0
 8001244:	d12a      	bne.n	800129c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4a25      	ldr	r2, [pc, #148]	; (80012e0 <HAL_ADC_Start+0x180>)
 800124c:	4293      	cmp	r3, r2
 800124e:	d015      	beq.n	800127c <HAL_ADC_Start+0x11c>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a23      	ldr	r2, [pc, #140]	; (80012e4 <HAL_ADC_Start+0x184>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d105      	bne.n	8001266 <HAL_ADC_Start+0x106>
 800125a:	4b20      	ldr	r3, [pc, #128]	; (80012dc <HAL_ADC_Start+0x17c>)
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	f003 031f 	and.w	r3, r3, #31
 8001262:	2b00      	cmp	r3, #0
 8001264:	d00a      	beq.n	800127c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a1f      	ldr	r2, [pc, #124]	; (80012e8 <HAL_ADC_Start+0x188>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d129      	bne.n	80012c4 <HAL_ADC_Start+0x164>
 8001270:	4b1a      	ldr	r3, [pc, #104]	; (80012dc <HAL_ADC_Start+0x17c>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f003 031f 	and.w	r3, r3, #31
 8001278:	2b0f      	cmp	r3, #15
 800127a:	d823      	bhi.n	80012c4 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001286:	2b00      	cmp	r3, #0
 8001288:	d11c      	bne.n	80012c4 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	689a      	ldr	r2, [r3, #8]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001298:	609a      	str	r2, [r3, #8]
 800129a:	e013      	b.n	80012c4 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a0f      	ldr	r2, [pc, #60]	; (80012e0 <HAL_ADC_Start+0x180>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d10e      	bne.n	80012c4 <HAL_ADC_Start+0x164>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	689b      	ldr	r3, [r3, #8]
 80012ac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d107      	bne.n	80012c4 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	689a      	ldr	r2, [r3, #8]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80012c2:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80012c4:	2300      	movs	r3, #0
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3714      	adds	r7, #20
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	20000000 	.word	0x20000000
 80012d8:	431bde83 	.word	0x431bde83
 80012dc:	40012300 	.word	0x40012300
 80012e0:	40012000 	.word	0x40012000
 80012e4:	40012100 	.word	0x40012100
 80012e8:	40012200 	.word	0x40012200

080012ec <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
	...

08001308 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001308:	b480      	push	{r7}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001312:	2300      	movs	r3, #0
 8001314:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800131c:	2b01      	cmp	r3, #1
 800131e:	d101      	bne.n	8001324 <HAL_ADC_ConfigChannel+0x1c>
 8001320:	2302      	movs	r3, #2
 8001322:	e105      	b.n	8001530 <HAL_ADC_ConfigChannel+0x228>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2201      	movs	r2, #1
 8001328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	2b09      	cmp	r3, #9
 8001332:	d925      	bls.n	8001380 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	68d9      	ldr	r1, [r3, #12]
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	b29b      	uxth	r3, r3
 8001340:	461a      	mov	r2, r3
 8001342:	4613      	mov	r3, r2
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	4413      	add	r3, r2
 8001348:	3b1e      	subs	r3, #30
 800134a:	2207      	movs	r2, #7
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	43da      	mvns	r2, r3
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	400a      	ands	r2, r1
 8001358:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	68d9      	ldr	r1, [r3, #12]
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	689a      	ldr	r2, [r3, #8]
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	b29b      	uxth	r3, r3
 800136a:	4618      	mov	r0, r3
 800136c:	4603      	mov	r3, r0
 800136e:	005b      	lsls	r3, r3, #1
 8001370:	4403      	add	r3, r0
 8001372:	3b1e      	subs	r3, #30
 8001374:	409a      	lsls	r2, r3
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	430a      	orrs	r2, r1
 800137c:	60da      	str	r2, [r3, #12]
 800137e:	e022      	b.n	80013c6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	6919      	ldr	r1, [r3, #16]
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	b29b      	uxth	r3, r3
 800138c:	461a      	mov	r2, r3
 800138e:	4613      	mov	r3, r2
 8001390:	005b      	lsls	r3, r3, #1
 8001392:	4413      	add	r3, r2
 8001394:	2207      	movs	r2, #7
 8001396:	fa02 f303 	lsl.w	r3, r2, r3
 800139a:	43da      	mvns	r2, r3
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	400a      	ands	r2, r1
 80013a2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	6919      	ldr	r1, [r3, #16]
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	689a      	ldr	r2, [r3, #8]
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	4618      	mov	r0, r3
 80013b6:	4603      	mov	r3, r0
 80013b8:	005b      	lsls	r3, r3, #1
 80013ba:	4403      	add	r3, r0
 80013bc:	409a      	lsls	r2, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	430a      	orrs	r2, r1
 80013c4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	2b06      	cmp	r3, #6
 80013cc:	d824      	bhi.n	8001418 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	685a      	ldr	r2, [r3, #4]
 80013d8:	4613      	mov	r3, r2
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	4413      	add	r3, r2
 80013de:	3b05      	subs	r3, #5
 80013e0:	221f      	movs	r2, #31
 80013e2:	fa02 f303 	lsl.w	r3, r2, r3
 80013e6:	43da      	mvns	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	400a      	ands	r2, r1
 80013ee:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	b29b      	uxth	r3, r3
 80013fc:	4618      	mov	r0, r3
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	685a      	ldr	r2, [r3, #4]
 8001402:	4613      	mov	r3, r2
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	4413      	add	r3, r2
 8001408:	3b05      	subs	r3, #5
 800140a:	fa00 f203 	lsl.w	r2, r0, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	430a      	orrs	r2, r1
 8001414:	635a      	str	r2, [r3, #52]	; 0x34
 8001416:	e04c      	b.n	80014b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	2b0c      	cmp	r3, #12
 800141e:	d824      	bhi.n	800146a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	685a      	ldr	r2, [r3, #4]
 800142a:	4613      	mov	r3, r2
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	4413      	add	r3, r2
 8001430:	3b23      	subs	r3, #35	; 0x23
 8001432:	221f      	movs	r2, #31
 8001434:	fa02 f303 	lsl.w	r3, r2, r3
 8001438:	43da      	mvns	r2, r3
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	400a      	ands	r2, r1
 8001440:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	b29b      	uxth	r3, r3
 800144e:	4618      	mov	r0, r3
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	685a      	ldr	r2, [r3, #4]
 8001454:	4613      	mov	r3, r2
 8001456:	009b      	lsls	r3, r3, #2
 8001458:	4413      	add	r3, r2
 800145a:	3b23      	subs	r3, #35	; 0x23
 800145c:	fa00 f203 	lsl.w	r2, r0, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	430a      	orrs	r2, r1
 8001466:	631a      	str	r2, [r3, #48]	; 0x30
 8001468:	e023      	b.n	80014b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685a      	ldr	r2, [r3, #4]
 8001474:	4613      	mov	r3, r2
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	4413      	add	r3, r2
 800147a:	3b41      	subs	r3, #65	; 0x41
 800147c:	221f      	movs	r2, #31
 800147e:	fa02 f303 	lsl.w	r3, r2, r3
 8001482:	43da      	mvns	r2, r3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	400a      	ands	r2, r1
 800148a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	b29b      	uxth	r3, r3
 8001498:	4618      	mov	r0, r3
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	685a      	ldr	r2, [r3, #4]
 800149e:	4613      	mov	r3, r2
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	4413      	add	r3, r2
 80014a4:	3b41      	subs	r3, #65	; 0x41
 80014a6:	fa00 f203 	lsl.w	r2, r0, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	430a      	orrs	r2, r1
 80014b0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80014b2:	4b22      	ldr	r3, [pc, #136]	; (800153c <HAL_ADC_ConfigChannel+0x234>)
 80014b4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a21      	ldr	r2, [pc, #132]	; (8001540 <HAL_ADC_ConfigChannel+0x238>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d109      	bne.n	80014d4 <HAL_ADC_ConfigChannel+0x1cc>
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2b12      	cmp	r3, #18
 80014c6:	d105      	bne.n	80014d4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a19      	ldr	r2, [pc, #100]	; (8001540 <HAL_ADC_ConfigChannel+0x238>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d123      	bne.n	8001526 <HAL_ADC_ConfigChannel+0x21e>
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2b10      	cmp	r3, #16
 80014e4:	d003      	beq.n	80014ee <HAL_ADC_ConfigChannel+0x1e6>
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2b11      	cmp	r3, #17
 80014ec:	d11b      	bne.n	8001526 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2b10      	cmp	r3, #16
 8001500:	d111      	bne.n	8001526 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001502:	4b10      	ldr	r3, [pc, #64]	; (8001544 <HAL_ADC_ConfigChannel+0x23c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a10      	ldr	r2, [pc, #64]	; (8001548 <HAL_ADC_ConfigChannel+0x240>)
 8001508:	fba2 2303 	umull	r2, r3, r2, r3
 800150c:	0c9a      	lsrs	r2, r3, #18
 800150e:	4613      	mov	r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	4413      	add	r3, r2
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001518:	e002      	b.n	8001520 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800151a:	68bb      	ldr	r3, [r7, #8]
 800151c:	3b01      	subs	r3, #1
 800151e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d1f9      	bne.n	800151a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2200      	movs	r2, #0
 800152a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800152e:	2300      	movs	r3, #0
}
 8001530:	4618      	mov	r0, r3
 8001532:	3714      	adds	r7, #20
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr
 800153c:	40012300 	.word	0x40012300
 8001540:	40012000 	.word	0x40012000
 8001544:	20000000 	.word	0x20000000
 8001548:	431bde83 	.word	0x431bde83

0800154c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800154c:	b480      	push	{r7}
 800154e:	b085      	sub	sp, #20
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001554:	4b79      	ldr	r3, [pc, #484]	; (800173c <ADC_Init+0x1f0>)
 8001556:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	685a      	ldr	r2, [r3, #4]
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	431a      	orrs	r2, r3
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	685a      	ldr	r2, [r3, #4]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001580:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	6859      	ldr	r1, [r3, #4]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	691b      	ldr	r3, [r3, #16]
 800158c:	021a      	lsls	r2, r3, #8
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	430a      	orrs	r2, r1
 8001594:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	685a      	ldr	r2, [r3, #4]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80015a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	6859      	ldr	r1, [r3, #4]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	689a      	ldr	r2, [r3, #8]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	430a      	orrs	r2, r1
 80015b6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	689a      	ldr	r2, [r3, #8]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	6899      	ldr	r1, [r3, #8]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	68da      	ldr	r2, [r3, #12]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	430a      	orrs	r2, r1
 80015d8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015de:	4a58      	ldr	r2, [pc, #352]	; (8001740 <ADC_Init+0x1f4>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d022      	beq.n	800162a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	689a      	ldr	r2, [r3, #8]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80015f2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	6899      	ldr	r1, [r3, #8]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	430a      	orrs	r2, r1
 8001604:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	689a      	ldr	r2, [r3, #8]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001614:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	6899      	ldr	r1, [r3, #8]
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	430a      	orrs	r2, r1
 8001626:	609a      	str	r2, [r3, #8]
 8001628:	e00f      	b.n	800164a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	689a      	ldr	r2, [r3, #8]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001638:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	689a      	ldr	r2, [r3, #8]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001648:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	689a      	ldr	r2, [r3, #8]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f022 0202 	bic.w	r2, r2, #2
 8001658:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	6899      	ldr	r1, [r3, #8]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	7e1b      	ldrb	r3, [r3, #24]
 8001664:	005a      	lsls	r2, r3, #1
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	430a      	orrs	r2, r1
 800166c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d01b      	beq.n	80016b0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	685a      	ldr	r2, [r3, #4]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001686:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	685a      	ldr	r2, [r3, #4]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001696:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	6859      	ldr	r1, [r3, #4]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a2:	3b01      	subs	r3, #1
 80016a4:	035a      	lsls	r2, r3, #13
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	430a      	orrs	r2, r1
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	e007      	b.n	80016c0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	685a      	ldr	r2, [r3, #4]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80016be:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80016ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	69db      	ldr	r3, [r3, #28]
 80016da:	3b01      	subs	r3, #1
 80016dc:	051a      	lsls	r2, r3, #20
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	430a      	orrs	r2, r1
 80016e4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	689a      	ldr	r2, [r3, #8]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80016f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	6899      	ldr	r1, [r3, #8]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001702:	025a      	lsls	r2, r3, #9
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	430a      	orrs	r2, r1
 800170a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	689a      	ldr	r2, [r3, #8]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800171a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	6899      	ldr	r1, [r3, #8]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	695b      	ldr	r3, [r3, #20]
 8001726:	029a      	lsls	r2, r3, #10
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	430a      	orrs	r2, r1
 800172e:	609a      	str	r2, [r3, #8]
}
 8001730:	bf00      	nop
 8001732:	3714      	adds	r7, #20
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr
 800173c:	40012300 	.word	0x40012300
 8001740:	0f000001 	.word	0x0f000001

08001744 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f003 0307 	and.w	r3, r3, #7
 8001752:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001754:	4b0c      	ldr	r3, [pc, #48]	; (8001788 <__NVIC_SetPriorityGrouping+0x44>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800175a:	68ba      	ldr	r2, [r7, #8]
 800175c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001760:	4013      	ands	r3, r2
 8001762:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800176c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001770:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001774:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001776:	4a04      	ldr	r2, [pc, #16]	; (8001788 <__NVIC_SetPriorityGrouping+0x44>)
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	60d3      	str	r3, [r2, #12]
}
 800177c:	bf00      	nop
 800177e:	3714      	adds	r7, #20
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr
 8001788:	e000ed00 	.word	0xe000ed00

0800178c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001790:	4b04      	ldr	r3, [pc, #16]	; (80017a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	0a1b      	lsrs	r3, r3, #8
 8001796:	f003 0307 	and.w	r3, r3, #7
}
 800179a:	4618      	mov	r0, r3
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr
 80017a4:	e000ed00 	.word	0xe000ed00

080017a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	4603      	mov	r3, r0
 80017b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	db0b      	blt.n	80017d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017ba:	79fb      	ldrb	r3, [r7, #7]
 80017bc:	f003 021f 	and.w	r2, r3, #31
 80017c0:	4907      	ldr	r1, [pc, #28]	; (80017e0 <__NVIC_EnableIRQ+0x38>)
 80017c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c6:	095b      	lsrs	r3, r3, #5
 80017c8:	2001      	movs	r0, #1
 80017ca:	fa00 f202 	lsl.w	r2, r0, r2
 80017ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017d2:	bf00      	nop
 80017d4:	370c      	adds	r7, #12
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	e000e100 	.word	0xe000e100

080017e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	6039      	str	r1, [r7, #0]
 80017ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	db0a      	blt.n	800180e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	b2da      	uxtb	r2, r3
 80017fc:	490c      	ldr	r1, [pc, #48]	; (8001830 <__NVIC_SetPriority+0x4c>)
 80017fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001802:	0112      	lsls	r2, r2, #4
 8001804:	b2d2      	uxtb	r2, r2
 8001806:	440b      	add	r3, r1
 8001808:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800180c:	e00a      	b.n	8001824 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	b2da      	uxtb	r2, r3
 8001812:	4908      	ldr	r1, [pc, #32]	; (8001834 <__NVIC_SetPriority+0x50>)
 8001814:	79fb      	ldrb	r3, [r7, #7]
 8001816:	f003 030f 	and.w	r3, r3, #15
 800181a:	3b04      	subs	r3, #4
 800181c:	0112      	lsls	r2, r2, #4
 800181e:	b2d2      	uxtb	r2, r2
 8001820:	440b      	add	r3, r1
 8001822:	761a      	strb	r2, [r3, #24]
}
 8001824:	bf00      	nop
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr
 8001830:	e000e100 	.word	0xe000e100
 8001834:	e000ed00 	.word	0xe000ed00

08001838 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001838:	b480      	push	{r7}
 800183a:	b089      	sub	sp, #36	; 0x24
 800183c:	af00      	add	r7, sp, #0
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	60b9      	str	r1, [r7, #8]
 8001842:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f003 0307 	and.w	r3, r3, #7
 800184a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	f1c3 0307 	rsb	r3, r3, #7
 8001852:	2b04      	cmp	r3, #4
 8001854:	bf28      	it	cs
 8001856:	2304      	movcs	r3, #4
 8001858:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	3304      	adds	r3, #4
 800185e:	2b06      	cmp	r3, #6
 8001860:	d902      	bls.n	8001868 <NVIC_EncodePriority+0x30>
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	3b03      	subs	r3, #3
 8001866:	e000      	b.n	800186a <NVIC_EncodePriority+0x32>
 8001868:	2300      	movs	r3, #0
 800186a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800186c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001870:	69bb      	ldr	r3, [r7, #24]
 8001872:	fa02 f303 	lsl.w	r3, r2, r3
 8001876:	43da      	mvns	r2, r3
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	401a      	ands	r2, r3
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001880:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	fa01 f303 	lsl.w	r3, r1, r3
 800188a:	43d9      	mvns	r1, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001890:	4313      	orrs	r3, r2
         );
}
 8001892:	4618      	mov	r0, r3
 8001894:	3724      	adds	r7, #36	; 0x24
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
	...

080018a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	3b01      	subs	r3, #1
 80018ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018b0:	d301      	bcc.n	80018b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018b2:	2301      	movs	r3, #1
 80018b4:	e00f      	b.n	80018d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018b6:	4a0a      	ldr	r2, [pc, #40]	; (80018e0 <SysTick_Config+0x40>)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	3b01      	subs	r3, #1
 80018bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018be:	210f      	movs	r1, #15
 80018c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80018c4:	f7ff ff8e 	bl	80017e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018c8:	4b05      	ldr	r3, [pc, #20]	; (80018e0 <SysTick_Config+0x40>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ce:	4b04      	ldr	r3, [pc, #16]	; (80018e0 <SysTick_Config+0x40>)
 80018d0:	2207      	movs	r2, #7
 80018d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018d4:	2300      	movs	r3, #0
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	e000e010 	.word	0xe000e010

080018e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f7ff ff29 	bl	8001744 <__NVIC_SetPriorityGrouping>
}
 80018f2:	bf00      	nop
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b086      	sub	sp, #24
 80018fe:	af00      	add	r7, sp, #0
 8001900:	4603      	mov	r3, r0
 8001902:	60b9      	str	r1, [r7, #8]
 8001904:	607a      	str	r2, [r7, #4]
 8001906:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001908:	2300      	movs	r3, #0
 800190a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800190c:	f7ff ff3e 	bl	800178c <__NVIC_GetPriorityGrouping>
 8001910:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	68b9      	ldr	r1, [r7, #8]
 8001916:	6978      	ldr	r0, [r7, #20]
 8001918:	f7ff ff8e 	bl	8001838 <NVIC_EncodePriority>
 800191c:	4602      	mov	r2, r0
 800191e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001922:	4611      	mov	r1, r2
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff ff5d 	bl	80017e4 <__NVIC_SetPriority>
}
 800192a:	bf00      	nop
 800192c:	3718      	adds	r7, #24
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b082      	sub	sp, #8
 8001936:	af00      	add	r7, sp, #0
 8001938:	4603      	mov	r3, r0
 800193a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800193c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff ff31 	bl	80017a8 <__NVIC_EnableIRQ>
}
 8001946:	bf00      	nop
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b082      	sub	sp, #8
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f7ff ffa2 	bl	80018a0 <SysTick_Config>
 800195c:	4603      	mov	r3, r0
}
 800195e:	4618      	mov	r0, r3
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
	...

08001968 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001968:	b480      	push	{r7}
 800196a:	b089      	sub	sp, #36	; 0x24
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001972:	2300      	movs	r3, #0
 8001974:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001976:	2300      	movs	r3, #0
 8001978:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800197a:	2300      	movs	r3, #0
 800197c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800197e:	2300      	movs	r3, #0
 8001980:	61fb      	str	r3, [r7, #28]
 8001982:	e16b      	b.n	8001c5c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001984:	2201      	movs	r2, #1
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	697a      	ldr	r2, [r7, #20]
 8001994:	4013      	ands	r3, r2
 8001996:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	429a      	cmp	r2, r3
 800199e:	f040 815a 	bne.w	8001c56 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	d00b      	beq.n	80019c2 <HAL_GPIO_Init+0x5a>
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d007      	beq.n	80019c2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019b6:	2b11      	cmp	r3, #17
 80019b8:	d003      	beq.n	80019c2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	2b12      	cmp	r3, #18
 80019c0:	d130      	bne.n	8001a24 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	2203      	movs	r2, #3
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	43db      	mvns	r3, r3
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	4013      	ands	r3, r2
 80019d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	68da      	ldr	r2, [r3, #12]
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	005b      	lsls	r3, r3, #1
 80019e2:	fa02 f303 	lsl.w	r3, r2, r3
 80019e6:	69ba      	ldr	r2, [r7, #24]
 80019e8:	4313      	orrs	r3, r2
 80019ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	69ba      	ldr	r2, [r7, #24]
 80019f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019f8:	2201      	movs	r2, #1
 80019fa:	69fb      	ldr	r3, [r7, #28]
 80019fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001a00:	43db      	mvns	r3, r3
 8001a02:	69ba      	ldr	r2, [r7, #24]
 8001a04:	4013      	ands	r3, r2
 8001a06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	091b      	lsrs	r3, r3, #4
 8001a0e:	f003 0201 	and.w	r2, r3, #1
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	fa02 f303 	lsl.w	r3, r2, r3
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	69ba      	ldr	r2, [r7, #24]
 8001a22:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a2a:	69fb      	ldr	r3, [r7, #28]
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	2203      	movs	r2, #3
 8001a30:	fa02 f303 	lsl.w	r3, r2, r3
 8001a34:	43db      	mvns	r3, r3
 8001a36:	69ba      	ldr	r2, [r7, #24]
 8001a38:	4013      	ands	r3, r2
 8001a3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	689a      	ldr	r2, [r3, #8]
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	fa02 f303 	lsl.w	r3, r2, r3
 8001a48:	69ba      	ldr	r2, [r7, #24]
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	69ba      	ldr	r2, [r7, #24]
 8001a52:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	2b02      	cmp	r3, #2
 8001a5a:	d003      	beq.n	8001a64 <HAL_GPIO_Init+0xfc>
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	2b12      	cmp	r3, #18
 8001a62:	d123      	bne.n	8001aac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a64:	69fb      	ldr	r3, [r7, #28]
 8001a66:	08da      	lsrs	r2, r3, #3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	3208      	adds	r2, #8
 8001a6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	f003 0307 	and.w	r3, r3, #7
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	220f      	movs	r2, #15
 8001a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a80:	43db      	mvns	r3, r3
 8001a82:	69ba      	ldr	r2, [r7, #24]
 8001a84:	4013      	ands	r3, r2
 8001a86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	691a      	ldr	r2, [r3, #16]
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	fa02 f303 	lsl.w	r3, r2, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	08da      	lsrs	r2, r3, #3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	3208      	adds	r2, #8
 8001aa6:	69b9      	ldr	r1, [r7, #24]
 8001aa8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	2203      	movs	r2, #3
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	43db      	mvns	r3, r3
 8001abe:	69ba      	ldr	r2, [r7, #24]
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f003 0203 	and.w	r2, r3, #3
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	f000 80b4 	beq.w	8001c56 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	60fb      	str	r3, [r7, #12]
 8001af2:	4b5f      	ldr	r3, [pc, #380]	; (8001c70 <HAL_GPIO_Init+0x308>)
 8001af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001af6:	4a5e      	ldr	r2, [pc, #376]	; (8001c70 <HAL_GPIO_Init+0x308>)
 8001af8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001afc:	6453      	str	r3, [r2, #68]	; 0x44
 8001afe:	4b5c      	ldr	r3, [pc, #368]	; (8001c70 <HAL_GPIO_Init+0x308>)
 8001b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b0a:	4a5a      	ldr	r2, [pc, #360]	; (8001c74 <HAL_GPIO_Init+0x30c>)
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	089b      	lsrs	r3, r3, #2
 8001b10:	3302      	adds	r3, #2
 8001b12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	f003 0303 	and.w	r3, r3, #3
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	220f      	movs	r2, #15
 8001b22:	fa02 f303 	lsl.w	r3, r2, r3
 8001b26:	43db      	mvns	r3, r3
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4a51      	ldr	r2, [pc, #324]	; (8001c78 <HAL_GPIO_Init+0x310>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d02b      	beq.n	8001b8e <HAL_GPIO_Init+0x226>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a50      	ldr	r2, [pc, #320]	; (8001c7c <HAL_GPIO_Init+0x314>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d025      	beq.n	8001b8a <HAL_GPIO_Init+0x222>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4a4f      	ldr	r2, [pc, #316]	; (8001c80 <HAL_GPIO_Init+0x318>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d01f      	beq.n	8001b86 <HAL_GPIO_Init+0x21e>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a4e      	ldr	r2, [pc, #312]	; (8001c84 <HAL_GPIO_Init+0x31c>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d019      	beq.n	8001b82 <HAL_GPIO_Init+0x21a>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4a4d      	ldr	r2, [pc, #308]	; (8001c88 <HAL_GPIO_Init+0x320>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d013      	beq.n	8001b7e <HAL_GPIO_Init+0x216>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4a4c      	ldr	r2, [pc, #304]	; (8001c8c <HAL_GPIO_Init+0x324>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d00d      	beq.n	8001b7a <HAL_GPIO_Init+0x212>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4a4b      	ldr	r2, [pc, #300]	; (8001c90 <HAL_GPIO_Init+0x328>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d007      	beq.n	8001b76 <HAL_GPIO_Init+0x20e>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4a4a      	ldr	r2, [pc, #296]	; (8001c94 <HAL_GPIO_Init+0x32c>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d101      	bne.n	8001b72 <HAL_GPIO_Init+0x20a>
 8001b6e:	2307      	movs	r3, #7
 8001b70:	e00e      	b.n	8001b90 <HAL_GPIO_Init+0x228>
 8001b72:	2308      	movs	r3, #8
 8001b74:	e00c      	b.n	8001b90 <HAL_GPIO_Init+0x228>
 8001b76:	2306      	movs	r3, #6
 8001b78:	e00a      	b.n	8001b90 <HAL_GPIO_Init+0x228>
 8001b7a:	2305      	movs	r3, #5
 8001b7c:	e008      	b.n	8001b90 <HAL_GPIO_Init+0x228>
 8001b7e:	2304      	movs	r3, #4
 8001b80:	e006      	b.n	8001b90 <HAL_GPIO_Init+0x228>
 8001b82:	2303      	movs	r3, #3
 8001b84:	e004      	b.n	8001b90 <HAL_GPIO_Init+0x228>
 8001b86:	2302      	movs	r3, #2
 8001b88:	e002      	b.n	8001b90 <HAL_GPIO_Init+0x228>
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e000      	b.n	8001b90 <HAL_GPIO_Init+0x228>
 8001b8e:	2300      	movs	r3, #0
 8001b90:	69fa      	ldr	r2, [r7, #28]
 8001b92:	f002 0203 	and.w	r2, r2, #3
 8001b96:	0092      	lsls	r2, r2, #2
 8001b98:	4093      	lsls	r3, r2
 8001b9a:	69ba      	ldr	r2, [r7, #24]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ba0:	4934      	ldr	r1, [pc, #208]	; (8001c74 <HAL_GPIO_Init+0x30c>)
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	089b      	lsrs	r3, r3, #2
 8001ba6:	3302      	adds	r3, #2
 8001ba8:	69ba      	ldr	r2, [r7, #24]
 8001baa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bae:	4b3a      	ldr	r3, [pc, #232]	; (8001c98 <HAL_GPIO_Init+0x330>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	43db      	mvns	r3, r3
 8001bb8:	69ba      	ldr	r2, [r7, #24]
 8001bba:	4013      	ands	r3, r2
 8001bbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d003      	beq.n	8001bd2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001bca:	69ba      	ldr	r2, [r7, #24]
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001bd2:	4a31      	ldr	r2, [pc, #196]	; (8001c98 <HAL_GPIO_Init+0x330>)
 8001bd4:	69bb      	ldr	r3, [r7, #24]
 8001bd6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001bd8:	4b2f      	ldr	r3, [pc, #188]	; (8001c98 <HAL_GPIO_Init+0x330>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	43db      	mvns	r3, r3
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	4013      	ands	r3, r2
 8001be6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d003      	beq.n	8001bfc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001bfc:	4a26      	ldr	r2, [pc, #152]	; (8001c98 <HAL_GPIO_Init+0x330>)
 8001bfe:	69bb      	ldr	r3, [r7, #24]
 8001c00:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c02:	4b25      	ldr	r3, [pc, #148]	; (8001c98 <HAL_GPIO_Init+0x330>)
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	43db      	mvns	r3, r3
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	4013      	ands	r3, r2
 8001c10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d003      	beq.n	8001c26 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001c1e:	69ba      	ldr	r2, [r7, #24]
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c26:	4a1c      	ldr	r2, [pc, #112]	; (8001c98 <HAL_GPIO_Init+0x330>)
 8001c28:	69bb      	ldr	r3, [r7, #24]
 8001c2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c2c:	4b1a      	ldr	r3, [pc, #104]	; (8001c98 <HAL_GPIO_Init+0x330>)
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	43db      	mvns	r3, r3
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d003      	beq.n	8001c50 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c50:	4a11      	ldr	r2, [pc, #68]	; (8001c98 <HAL_GPIO_Init+0x330>)
 8001c52:	69bb      	ldr	r3, [r7, #24]
 8001c54:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	3301      	adds	r3, #1
 8001c5a:	61fb      	str	r3, [r7, #28]
 8001c5c:	69fb      	ldr	r3, [r7, #28]
 8001c5e:	2b0f      	cmp	r3, #15
 8001c60:	f67f ae90 	bls.w	8001984 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c64:	bf00      	nop
 8001c66:	3724      	adds	r7, #36	; 0x24
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr
 8001c70:	40023800 	.word	0x40023800
 8001c74:	40013800 	.word	0x40013800
 8001c78:	40020000 	.word	0x40020000
 8001c7c:	40020400 	.word	0x40020400
 8001c80:	40020800 	.word	0x40020800
 8001c84:	40020c00 	.word	0x40020c00
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	40021400 	.word	0x40021400
 8001c90:	40021800 	.word	0x40021800
 8001c94:	40021c00 	.word	0x40021c00
 8001c98:	40013c00 	.word	0x40013c00

08001c9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	807b      	strh	r3, [r7, #2]
 8001ca8:	4613      	mov	r3, r2
 8001caa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cac:	787b      	ldrb	r3, [r7, #1]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d003      	beq.n	8001cba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cb2:	887a      	ldrh	r2, [r7, #2]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001cb8:	e003      	b.n	8001cc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001cba:	887b      	ldrh	r3, [r7, #2]
 8001cbc:	041a      	lsls	r2, r3, #16
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	619a      	str	r2, [r3, #24]
}
 8001cc2:	bf00      	nop
 8001cc4:	370c      	adds	r7, #12
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr

08001cce <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001cce:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cd0:	b08f      	sub	sp, #60	; 0x3c
 8001cd2:	af0a      	add	r7, sp, #40	; 0x28
 8001cd4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d101      	bne.n	8001ce0 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e054      	b.n	8001d8a <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d106      	bne.n	8001d00 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f005 fc60 	bl	80075c0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2203      	movs	r2, #3
 8001d04:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d102      	bne.n	8001d1a <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f003 fd1a 	bl	8005758 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	603b      	str	r3, [r7, #0]
 8001d2a:	687e      	ldr	r6, [r7, #4]
 8001d2c:	466d      	mov	r5, sp
 8001d2e:	f106 0410 	add.w	r4, r6, #16
 8001d32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d3a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001d3e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001d42:	1d33      	adds	r3, r6, #4
 8001d44:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d46:	6838      	ldr	r0, [r7, #0]
 8001d48:	f003 fc94 	bl	8005674 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2101      	movs	r1, #1
 8001d52:	4618      	mov	r0, r3
 8001d54:	f003 fd11 	bl	800577a <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	603b      	str	r3, [r7, #0]
 8001d5e:	687e      	ldr	r6, [r7, #4]
 8001d60:	466d      	mov	r5, sp
 8001d62:	f106 0410 	add.w	r4, r6, #16
 8001d66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d6e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001d72:	e885 0003 	stmia.w	r5, {r0, r1}
 8001d76:	1d33      	adds	r3, r6, #4
 8001d78:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d7a:	6838      	ldr	r0, [r7, #0]
 8001d7c:	f003 fe24 	bl	80059c8 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8001d88:	2300      	movs	r3, #0
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3714      	adds	r7, #20
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001d92 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8001d92:	b590      	push	{r4, r7, lr}
 8001d94:	b089      	sub	sp, #36	; 0x24
 8001d96:	af04      	add	r7, sp, #16
 8001d98:	6078      	str	r0, [r7, #4]
 8001d9a:	4608      	mov	r0, r1
 8001d9c:	4611      	mov	r1, r2
 8001d9e:	461a      	mov	r2, r3
 8001da0:	4603      	mov	r3, r0
 8001da2:	70fb      	strb	r3, [r7, #3]
 8001da4:	460b      	mov	r3, r1
 8001da6:	70bb      	strb	r3, [r7, #2]
 8001da8:	4613      	mov	r3, r2
 8001daa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d101      	bne.n	8001dba <HAL_HCD_HC_Init+0x28>
 8001db6:	2302      	movs	r3, #2
 8001db8:	e07f      	b.n	8001eba <HAL_HCD_HC_Init+0x128>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8001dc2:	78fa      	ldrb	r2, [r7, #3]
 8001dc4:	6879      	ldr	r1, [r7, #4]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	4413      	add	r3, r2
 8001dcc:	00db      	lsls	r3, r3, #3
 8001dce:	440b      	add	r3, r1
 8001dd0:	333d      	adds	r3, #61	; 0x3d
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001dd6:	78fa      	ldrb	r2, [r7, #3]
 8001dd8:	6879      	ldr	r1, [r7, #4]
 8001dda:	4613      	mov	r3, r2
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	4413      	add	r3, r2
 8001de0:	00db      	lsls	r3, r3, #3
 8001de2:	440b      	add	r3, r1
 8001de4:	3338      	adds	r3, #56	; 0x38
 8001de6:	787a      	ldrb	r2, [r7, #1]
 8001de8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001dea:	78fa      	ldrb	r2, [r7, #3]
 8001dec:	6879      	ldr	r1, [r7, #4]
 8001dee:	4613      	mov	r3, r2
 8001df0:	009b      	lsls	r3, r3, #2
 8001df2:	4413      	add	r3, r2
 8001df4:	00db      	lsls	r3, r3, #3
 8001df6:	440b      	add	r3, r1
 8001df8:	3340      	adds	r3, #64	; 0x40
 8001dfa:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001dfc:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001dfe:	78fa      	ldrb	r2, [r7, #3]
 8001e00:	6879      	ldr	r1, [r7, #4]
 8001e02:	4613      	mov	r3, r2
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	4413      	add	r3, r2
 8001e08:	00db      	lsls	r3, r3, #3
 8001e0a:	440b      	add	r3, r1
 8001e0c:	3339      	adds	r3, #57	; 0x39
 8001e0e:	78fa      	ldrb	r2, [r7, #3]
 8001e10:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001e12:	78fa      	ldrb	r2, [r7, #3]
 8001e14:	6879      	ldr	r1, [r7, #4]
 8001e16:	4613      	mov	r3, r2
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	4413      	add	r3, r2
 8001e1c:	00db      	lsls	r3, r3, #3
 8001e1e:	440b      	add	r3, r1
 8001e20:	333f      	adds	r3, #63	; 0x3f
 8001e22:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001e26:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001e28:	78fa      	ldrb	r2, [r7, #3]
 8001e2a:	78bb      	ldrb	r3, [r7, #2]
 8001e2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e30:	b2d8      	uxtb	r0, r3
 8001e32:	6879      	ldr	r1, [r7, #4]
 8001e34:	4613      	mov	r3, r2
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	4413      	add	r3, r2
 8001e3a:	00db      	lsls	r3, r3, #3
 8001e3c:	440b      	add	r3, r1
 8001e3e:	333a      	adds	r3, #58	; 0x3a
 8001e40:	4602      	mov	r2, r0
 8001e42:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8001e44:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	da0a      	bge.n	8001e62 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001e4c:	78fa      	ldrb	r2, [r7, #3]
 8001e4e:	6879      	ldr	r1, [r7, #4]
 8001e50:	4613      	mov	r3, r2
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	4413      	add	r3, r2
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	440b      	add	r3, r1
 8001e5a:	333b      	adds	r3, #59	; 0x3b
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	701a      	strb	r2, [r3, #0]
 8001e60:	e009      	b.n	8001e76 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001e62:	78fa      	ldrb	r2, [r7, #3]
 8001e64:	6879      	ldr	r1, [r7, #4]
 8001e66:	4613      	mov	r3, r2
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	4413      	add	r3, r2
 8001e6c:	00db      	lsls	r3, r3, #3
 8001e6e:	440b      	add	r3, r1
 8001e70:	333b      	adds	r3, #59	; 0x3b
 8001e72:	2200      	movs	r2, #0
 8001e74:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001e76:	78fa      	ldrb	r2, [r7, #3]
 8001e78:	6879      	ldr	r1, [r7, #4]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	4413      	add	r3, r2
 8001e80:	00db      	lsls	r3, r3, #3
 8001e82:	440b      	add	r3, r1
 8001e84:	333c      	adds	r3, #60	; 0x3c
 8001e86:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001e8a:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6818      	ldr	r0, [r3, #0]
 8001e90:	787c      	ldrb	r4, [r7, #1]
 8001e92:	78ba      	ldrb	r2, [r7, #2]
 8001e94:	78f9      	ldrb	r1, [r7, #3]
 8001e96:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001e98:	9302      	str	r3, [sp, #8]
 8001e9a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001e9e:	9301      	str	r3, [sp, #4]
 8001ea0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001ea4:	9300      	str	r3, [sp, #0]
 8001ea6:	4623      	mov	r3, r4
 8001ea8:	f003 fece 	bl	8005c48 <USB_HC_Init>
 8001eac:	4603      	mov	r3, r0
 8001eae:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8001eb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3714      	adds	r7, #20
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd90      	pop	{r4, r7, pc}

08001ec2 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b084      	sub	sp, #16
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
 8001eca:	460b      	mov	r3, r1
 8001ecc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d101      	bne.n	8001ee0 <HAL_HCD_HC_Halt+0x1e>
 8001edc:	2302      	movs	r3, #2
 8001ede:	e00f      	b.n	8001f00 <HAL_HCD_HC_Halt+0x3e>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	78fa      	ldrb	r2, [r7, #3]
 8001eee:	4611      	mov	r1, r2
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f004 f908 	bl	8006106 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8001efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	4608      	mov	r0, r1
 8001f12:	4611      	mov	r1, r2
 8001f14:	461a      	mov	r2, r3
 8001f16:	4603      	mov	r3, r0
 8001f18:	70fb      	strb	r3, [r7, #3]
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	70bb      	strb	r3, [r7, #2]
 8001f1e:	4613      	mov	r3, r2
 8001f20:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8001f22:	78fa      	ldrb	r2, [r7, #3]
 8001f24:	6879      	ldr	r1, [r7, #4]
 8001f26:	4613      	mov	r3, r2
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	4413      	add	r3, r2
 8001f2c:	00db      	lsls	r3, r3, #3
 8001f2e:	440b      	add	r3, r1
 8001f30:	333b      	adds	r3, #59	; 0x3b
 8001f32:	78ba      	ldrb	r2, [r7, #2]
 8001f34:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001f36:	78fa      	ldrb	r2, [r7, #3]
 8001f38:	6879      	ldr	r1, [r7, #4]
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	4413      	add	r3, r2
 8001f40:	00db      	lsls	r3, r3, #3
 8001f42:	440b      	add	r3, r1
 8001f44:	333f      	adds	r3, #63	; 0x3f
 8001f46:	787a      	ldrb	r2, [r7, #1]
 8001f48:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001f4a:	7c3b      	ldrb	r3, [r7, #16]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d10a      	bne.n	8001f66 <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001f50:	78fa      	ldrb	r2, [r7, #3]
 8001f52:	6879      	ldr	r1, [r7, #4]
 8001f54:	4613      	mov	r3, r2
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	4413      	add	r3, r2
 8001f5a:	00db      	lsls	r3, r3, #3
 8001f5c:	440b      	add	r3, r1
 8001f5e:	3342      	adds	r3, #66	; 0x42
 8001f60:	2203      	movs	r2, #3
 8001f62:	701a      	strb	r2, [r3, #0]
 8001f64:	e009      	b.n	8001f7a <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001f66:	78fa      	ldrb	r2, [r7, #3]
 8001f68:	6879      	ldr	r1, [r7, #4]
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	4413      	add	r3, r2
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	440b      	add	r3, r1
 8001f74:	3342      	adds	r3, #66	; 0x42
 8001f76:	2202      	movs	r2, #2
 8001f78:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001f7a:	787b      	ldrb	r3, [r7, #1]
 8001f7c:	2b03      	cmp	r3, #3
 8001f7e:	f200 80d6 	bhi.w	800212e <HAL_HCD_HC_SubmitRequest+0x226>
 8001f82:	a201      	add	r2, pc, #4	; (adr r2, 8001f88 <HAL_HCD_HC_SubmitRequest+0x80>)
 8001f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f88:	08001f99 	.word	0x08001f99
 8001f8c:	08002119 	.word	0x08002119
 8001f90:	08002005 	.word	0x08002005
 8001f94:	0800208f 	.word	0x0800208f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001f98:	7c3b      	ldrb	r3, [r7, #16]
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	f040 80c9 	bne.w	8002132 <HAL_HCD_HC_SubmitRequest+0x22a>
 8001fa0:	78bb      	ldrb	r3, [r7, #2]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	f040 80c5 	bne.w	8002132 <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8001fa8:	8b3b      	ldrh	r3, [r7, #24]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d109      	bne.n	8001fc2 <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8001fae:	78fa      	ldrb	r2, [r7, #3]
 8001fb0:	6879      	ldr	r1, [r7, #4]
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	4413      	add	r3, r2
 8001fb8:	00db      	lsls	r3, r3, #3
 8001fba:	440b      	add	r3, r1
 8001fbc:	3351      	adds	r3, #81	; 0x51
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001fc2:	78fa      	ldrb	r2, [r7, #3]
 8001fc4:	6879      	ldr	r1, [r7, #4]
 8001fc6:	4613      	mov	r3, r2
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	4413      	add	r3, r2
 8001fcc:	00db      	lsls	r3, r3, #3
 8001fce:	440b      	add	r3, r1
 8001fd0:	3351      	adds	r3, #81	; 0x51
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d10a      	bne.n	8001fee <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001fd8:	78fa      	ldrb	r2, [r7, #3]
 8001fda:	6879      	ldr	r1, [r7, #4]
 8001fdc:	4613      	mov	r3, r2
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	4413      	add	r3, r2
 8001fe2:	00db      	lsls	r3, r3, #3
 8001fe4:	440b      	add	r3, r1
 8001fe6:	3342      	adds	r3, #66	; 0x42
 8001fe8:	2200      	movs	r2, #0
 8001fea:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001fec:	e0a1      	b.n	8002132 <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001fee:	78fa      	ldrb	r2, [r7, #3]
 8001ff0:	6879      	ldr	r1, [r7, #4]
 8001ff2:	4613      	mov	r3, r2
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	4413      	add	r3, r2
 8001ff8:	00db      	lsls	r3, r3, #3
 8001ffa:	440b      	add	r3, r1
 8001ffc:	3342      	adds	r3, #66	; 0x42
 8001ffe:	2202      	movs	r2, #2
 8002000:	701a      	strb	r2, [r3, #0]
      break;
 8002002:	e096      	b.n	8002132 <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002004:	78bb      	ldrb	r3, [r7, #2]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d120      	bne.n	800204c <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800200a:	78fa      	ldrb	r2, [r7, #3]
 800200c:	6879      	ldr	r1, [r7, #4]
 800200e:	4613      	mov	r3, r2
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	4413      	add	r3, r2
 8002014:	00db      	lsls	r3, r3, #3
 8002016:	440b      	add	r3, r1
 8002018:	3351      	adds	r3, #81	; 0x51
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d10a      	bne.n	8002036 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002020:	78fa      	ldrb	r2, [r7, #3]
 8002022:	6879      	ldr	r1, [r7, #4]
 8002024:	4613      	mov	r3, r2
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	4413      	add	r3, r2
 800202a:	00db      	lsls	r3, r3, #3
 800202c:	440b      	add	r3, r1
 800202e:	3342      	adds	r3, #66	; 0x42
 8002030:	2200      	movs	r2, #0
 8002032:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002034:	e07e      	b.n	8002134 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002036:	78fa      	ldrb	r2, [r7, #3]
 8002038:	6879      	ldr	r1, [r7, #4]
 800203a:	4613      	mov	r3, r2
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	4413      	add	r3, r2
 8002040:	00db      	lsls	r3, r3, #3
 8002042:	440b      	add	r3, r1
 8002044:	3342      	adds	r3, #66	; 0x42
 8002046:	2202      	movs	r2, #2
 8002048:	701a      	strb	r2, [r3, #0]
      break;
 800204a:	e073      	b.n	8002134 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800204c:	78fa      	ldrb	r2, [r7, #3]
 800204e:	6879      	ldr	r1, [r7, #4]
 8002050:	4613      	mov	r3, r2
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	4413      	add	r3, r2
 8002056:	00db      	lsls	r3, r3, #3
 8002058:	440b      	add	r3, r1
 800205a:	3350      	adds	r3, #80	; 0x50
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d10a      	bne.n	8002078 <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002062:	78fa      	ldrb	r2, [r7, #3]
 8002064:	6879      	ldr	r1, [r7, #4]
 8002066:	4613      	mov	r3, r2
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	4413      	add	r3, r2
 800206c:	00db      	lsls	r3, r3, #3
 800206e:	440b      	add	r3, r1
 8002070:	3342      	adds	r3, #66	; 0x42
 8002072:	2200      	movs	r2, #0
 8002074:	701a      	strb	r2, [r3, #0]
      break;
 8002076:	e05d      	b.n	8002134 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002078:	78fa      	ldrb	r2, [r7, #3]
 800207a:	6879      	ldr	r1, [r7, #4]
 800207c:	4613      	mov	r3, r2
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	4413      	add	r3, r2
 8002082:	00db      	lsls	r3, r3, #3
 8002084:	440b      	add	r3, r1
 8002086:	3342      	adds	r3, #66	; 0x42
 8002088:	2202      	movs	r2, #2
 800208a:	701a      	strb	r2, [r3, #0]
      break;
 800208c:	e052      	b.n	8002134 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800208e:	78bb      	ldrb	r3, [r7, #2]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d120      	bne.n	80020d6 <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002094:	78fa      	ldrb	r2, [r7, #3]
 8002096:	6879      	ldr	r1, [r7, #4]
 8002098:	4613      	mov	r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	4413      	add	r3, r2
 800209e:	00db      	lsls	r3, r3, #3
 80020a0:	440b      	add	r3, r1
 80020a2:	3351      	adds	r3, #81	; 0x51
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d10a      	bne.n	80020c0 <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80020aa:	78fa      	ldrb	r2, [r7, #3]
 80020ac:	6879      	ldr	r1, [r7, #4]
 80020ae:	4613      	mov	r3, r2
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	4413      	add	r3, r2
 80020b4:	00db      	lsls	r3, r3, #3
 80020b6:	440b      	add	r3, r1
 80020b8:	3342      	adds	r3, #66	; 0x42
 80020ba:	2200      	movs	r2, #0
 80020bc:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80020be:	e039      	b.n	8002134 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80020c0:	78fa      	ldrb	r2, [r7, #3]
 80020c2:	6879      	ldr	r1, [r7, #4]
 80020c4:	4613      	mov	r3, r2
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	4413      	add	r3, r2
 80020ca:	00db      	lsls	r3, r3, #3
 80020cc:	440b      	add	r3, r1
 80020ce:	3342      	adds	r3, #66	; 0x42
 80020d0:	2202      	movs	r2, #2
 80020d2:	701a      	strb	r2, [r3, #0]
      break;
 80020d4:	e02e      	b.n	8002134 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80020d6:	78fa      	ldrb	r2, [r7, #3]
 80020d8:	6879      	ldr	r1, [r7, #4]
 80020da:	4613      	mov	r3, r2
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	4413      	add	r3, r2
 80020e0:	00db      	lsls	r3, r3, #3
 80020e2:	440b      	add	r3, r1
 80020e4:	3350      	adds	r3, #80	; 0x50
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d10a      	bne.n	8002102 <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80020ec:	78fa      	ldrb	r2, [r7, #3]
 80020ee:	6879      	ldr	r1, [r7, #4]
 80020f0:	4613      	mov	r3, r2
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	4413      	add	r3, r2
 80020f6:	00db      	lsls	r3, r3, #3
 80020f8:	440b      	add	r3, r1
 80020fa:	3342      	adds	r3, #66	; 0x42
 80020fc:	2200      	movs	r2, #0
 80020fe:	701a      	strb	r2, [r3, #0]
      break;
 8002100:	e018      	b.n	8002134 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002102:	78fa      	ldrb	r2, [r7, #3]
 8002104:	6879      	ldr	r1, [r7, #4]
 8002106:	4613      	mov	r3, r2
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	4413      	add	r3, r2
 800210c:	00db      	lsls	r3, r3, #3
 800210e:	440b      	add	r3, r1
 8002110:	3342      	adds	r3, #66	; 0x42
 8002112:	2202      	movs	r2, #2
 8002114:	701a      	strb	r2, [r3, #0]
      break;
 8002116:	e00d      	b.n	8002134 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002118:	78fa      	ldrb	r2, [r7, #3]
 800211a:	6879      	ldr	r1, [r7, #4]
 800211c:	4613      	mov	r3, r2
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	4413      	add	r3, r2
 8002122:	00db      	lsls	r3, r3, #3
 8002124:	440b      	add	r3, r1
 8002126:	3342      	adds	r3, #66	; 0x42
 8002128:	2200      	movs	r2, #0
 800212a:	701a      	strb	r2, [r3, #0]
      break;
 800212c:	e002      	b.n	8002134 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 800212e:	bf00      	nop
 8002130:	e000      	b.n	8002134 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 8002132:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002134:	78fa      	ldrb	r2, [r7, #3]
 8002136:	6879      	ldr	r1, [r7, #4]
 8002138:	4613      	mov	r3, r2
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	4413      	add	r3, r2
 800213e:	00db      	lsls	r3, r3, #3
 8002140:	440b      	add	r3, r1
 8002142:	3344      	adds	r3, #68	; 0x44
 8002144:	697a      	ldr	r2, [r7, #20]
 8002146:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002148:	78fa      	ldrb	r2, [r7, #3]
 800214a:	8b39      	ldrh	r1, [r7, #24]
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	4613      	mov	r3, r2
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	4413      	add	r3, r2
 8002154:	00db      	lsls	r3, r3, #3
 8002156:	4403      	add	r3, r0
 8002158:	3348      	adds	r3, #72	; 0x48
 800215a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800215c:	78fa      	ldrb	r2, [r7, #3]
 800215e:	6879      	ldr	r1, [r7, #4]
 8002160:	4613      	mov	r3, r2
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	4413      	add	r3, r2
 8002166:	00db      	lsls	r3, r3, #3
 8002168:	440b      	add	r3, r1
 800216a:	335c      	adds	r3, #92	; 0x5c
 800216c:	2200      	movs	r2, #0
 800216e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002170:	78fa      	ldrb	r2, [r7, #3]
 8002172:	6879      	ldr	r1, [r7, #4]
 8002174:	4613      	mov	r3, r2
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	4413      	add	r3, r2
 800217a:	00db      	lsls	r3, r3, #3
 800217c:	440b      	add	r3, r1
 800217e:	334c      	adds	r3, #76	; 0x4c
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002184:	78fa      	ldrb	r2, [r7, #3]
 8002186:	6879      	ldr	r1, [r7, #4]
 8002188:	4613      	mov	r3, r2
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	4413      	add	r3, r2
 800218e:	00db      	lsls	r3, r3, #3
 8002190:	440b      	add	r3, r1
 8002192:	3339      	adds	r3, #57	; 0x39
 8002194:	78fa      	ldrb	r2, [r7, #3]
 8002196:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002198:	78fa      	ldrb	r2, [r7, #3]
 800219a:	6879      	ldr	r1, [r7, #4]
 800219c:	4613      	mov	r3, r2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	4413      	add	r3, r2
 80021a2:	00db      	lsls	r3, r3, #3
 80021a4:	440b      	add	r3, r1
 80021a6:	335d      	adds	r3, #93	; 0x5d
 80021a8:	2200      	movs	r2, #0
 80021aa:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6818      	ldr	r0, [r3, #0]
 80021b0:	78fa      	ldrb	r2, [r7, #3]
 80021b2:	4613      	mov	r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	4413      	add	r3, r2
 80021b8:	00db      	lsls	r3, r3, #3
 80021ba:	3338      	adds	r3, #56	; 0x38
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	18d1      	adds	r1, r2, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	691b      	ldr	r3, [r3, #16]
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	461a      	mov	r2, r3
 80021c8:	f003 fe48 	bl	8005e5c <USB_HC_StartXfer>
 80021cc:	4603      	mov	r3, r0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop

080021d8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b086      	sub	sp, #24
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4618      	mov	r0, r3
 80021f0:	f003 fba7 	bl	8005942 <USB_GetMode>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	f040 80f1 	bne.w	80023de <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4618      	mov	r0, r3
 8002202:	f003 fb8b 	bl	800591c <USB_ReadInterrupts>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	f000 80e7 	beq.w	80023dc <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4618      	mov	r0, r3
 8002214:	f003 fb82 	bl	800591c <USB_ReadInterrupts>
 8002218:	4603      	mov	r3, r0
 800221a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800221e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002222:	d104      	bne.n	800222e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800222c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4618      	mov	r0, r3
 8002234:	f003 fb72 	bl	800591c <USB_ReadInterrupts>
 8002238:	4603      	mov	r3, r0
 800223a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800223e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002242:	d104      	bne.n	800224e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800224c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4618      	mov	r0, r3
 8002254:	f003 fb62 	bl	800591c <USB_ReadInterrupts>
 8002258:	4603      	mov	r3, r0
 800225a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800225e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002262:	d104      	bne.n	800226e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800226c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4618      	mov	r0, r3
 8002274:	f003 fb52 	bl	800591c <USB_ReadInterrupts>
 8002278:	4603      	mov	r3, r0
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	2b02      	cmp	r3, #2
 8002280:	d103      	bne.n	800228a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	2202      	movs	r2, #2
 8002288:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4618      	mov	r0, r3
 8002290:	f003 fb44 	bl	800591c <USB_ReadInterrupts>
 8002294:	4603      	mov	r3, r0
 8002296:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800229a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800229e:	d117      	bne.n	80022d0 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	68fa      	ldr	r2, [r7, #12]
 80022aa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80022ae:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80022b2:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f005 fa01 	bl	80076bc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2101      	movs	r1, #1
 80022c0:	4618      	mov	r0, r3
 80022c2:	f003 fc3d 	bl	8005b40 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80022ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f003 fb21 	bl	800591c <USB_ReadInterrupts>
 80022da:	4603      	mov	r3, r0
 80022dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022e4:	d102      	bne.n	80022ec <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f001 f8ac 	bl	8003444 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4618      	mov	r0, r3
 80022f2:	f003 fb13 	bl	800591c <USB_ReadInterrupts>
 80022f6:	4603      	mov	r3, r0
 80022f8:	f003 0308 	and.w	r3, r3, #8
 80022fc:	2b08      	cmp	r3, #8
 80022fe:	d106      	bne.n	800230e <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f005 f9bf 	bl	8007684 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2208      	movs	r2, #8
 800230c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4618      	mov	r0, r3
 8002314:	f003 fb02 	bl	800591c <USB_ReadInterrupts>
 8002318:	4603      	mov	r3, r0
 800231a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800231e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002322:	d138      	bne.n	8002396 <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4618      	mov	r0, r3
 800232a:	f003 fedb 	bl	80060e4 <USB_HC_ReadInterrupt>
 800232e:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002330:	2300      	movs	r3, #0
 8002332:	617b      	str	r3, [r7, #20]
 8002334:	e025      	b.n	8002382 <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	f003 030f 	and.w	r3, r3, #15
 800233c:	68ba      	ldr	r2, [r7, #8]
 800233e:	fa22 f303 	lsr.w	r3, r2, r3
 8002342:	f003 0301 	and.w	r3, r3, #1
 8002346:	2b00      	cmp	r3, #0
 8002348:	d018      	beq.n	800237c <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	015a      	lsls	r2, r3, #5
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	4413      	add	r3, r2
 8002352:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800235c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002360:	d106      	bne.n	8002370 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	b2db      	uxtb	r3, r3
 8002366:	4619      	mov	r1, r3
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	f000 f8b3 	bl	80024d4 <HCD_HC_IN_IRQHandler>
 800236e:	e005      	b.n	800237c <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	b2db      	uxtb	r3, r3
 8002374:	4619      	mov	r1, r3
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f000 fc43 	bl	8002c02 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	3301      	adds	r3, #1
 8002380:	617b      	str	r3, [r7, #20]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	697a      	ldr	r2, [r7, #20]
 8002388:	429a      	cmp	r2, r3
 800238a:	d3d4      	bcc.n	8002336 <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002394:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4618      	mov	r0, r3
 800239c:	f003 fabe 	bl	800591c <USB_ReadInterrupts>
 80023a0:	4603      	mov	r3, r0
 80023a2:	f003 0310 	and.w	r3, r3, #16
 80023a6:	2b10      	cmp	r3, #16
 80023a8:	d101      	bne.n	80023ae <HAL_HCD_IRQHandler+0x1d6>
 80023aa:	2301      	movs	r3, #1
 80023ac:	e000      	b.n	80023b0 <HAL_HCD_IRQHandler+0x1d8>
 80023ae:	2300      	movs	r3, #0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d014      	beq.n	80023de <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	699a      	ldr	r2, [r3, #24]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f022 0210 	bic.w	r2, r2, #16
 80023c2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f000 ff91 	bl	80032ec <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	699a      	ldr	r2, [r3, #24]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f042 0210 	orr.w	r2, r2, #16
 80023d8:	619a      	str	r2, [r3, #24]
 80023da:	e000      	b.n	80023de <HAL_HCD_IRQHandler+0x206>
      return;
 80023dc:	bf00      	nop
    }
  }
}
 80023de:	3718      	adds	r7, #24
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d101      	bne.n	80023fa <HAL_HCD_Start+0x16>
 80023f6:	2302      	movs	r3, #2
 80023f8:	e013      	b.n	8002422 <HAL_HCD_Start+0x3e>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2201      	movs	r2, #1
 80023fe:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4618      	mov	r0, r3
 8002408:	f003 f995 	bl	8005736 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2101      	movs	r1, #1
 8002412:	4618      	mov	r0, r3
 8002414:	f003 fbce 	bl	8005bb4 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2200      	movs	r2, #0
 800241c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8002420:	2300      	movs	r3, #0
}
 8002422:	4618      	mov	r0, r3
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b082      	sub	sp, #8
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002438:	2b01      	cmp	r3, #1
 800243a:	d101      	bne.n	8002440 <HAL_HCD_Stop+0x16>
 800243c:	2302      	movs	r3, #2
 800243e:	e00d      	b.n	800245c <HAL_HCD_Stop+0x32>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2201      	movs	r2, #1
 8002444:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4618      	mov	r0, r3
 800244e:	f003 ff95 	bl	800637c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2200      	movs	r2, #0
 8002456:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 800245a:	2300      	movs	r3, #0
}
 800245c:	4618      	mov	r0, r3
 800245e:	3708      	adds	r7, #8
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	460b      	mov	r3, r1
 800246e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002470:	78fa      	ldrb	r2, [r7, #3]
 8002472:	6879      	ldr	r1, [r7, #4]
 8002474:	4613      	mov	r3, r2
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	4413      	add	r3, r2
 800247a:	00db      	lsls	r3, r3, #3
 800247c:	440b      	add	r3, r1
 800247e:	335c      	adds	r3, #92	; 0x5c
 8002480:	781b      	ldrb	r3, [r3, #0]
}
 8002482:	4618      	mov	r0, r3
 8002484:	370c      	adds	r7, #12
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr

0800248e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800248e:	b480      	push	{r7}
 8002490:	b083      	sub	sp, #12
 8002492:	af00      	add	r7, sp, #0
 8002494:	6078      	str	r0, [r7, #4]
 8002496:	460b      	mov	r3, r1
 8002498:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800249a:	78fa      	ldrb	r2, [r7, #3]
 800249c:	6879      	ldr	r1, [r7, #4]
 800249e:	4613      	mov	r3, r2
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	4413      	add	r3, r2
 80024a4:	00db      	lsls	r3, r3, #3
 80024a6:	440b      	add	r3, r1
 80024a8:	334c      	adds	r3, #76	; 0x4c
 80024aa:	681b      	ldr	r3, [r3, #0]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4618      	mov	r0, r3
 80024c6:	f003 fbae 	bl	8005c26 <USB_GetCurrentFrame>
 80024ca:	4603      	mov	r3, r0
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3708      	adds	r7, #8
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b086      	sub	sp, #24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	460b      	mov	r3, r1
 80024de:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80024ea:	78fb      	ldrb	r3, [r7, #3]
 80024ec:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	015a      	lsls	r2, r3, #5
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	4413      	add	r3, r2
 80024f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	f003 0304 	and.w	r3, r3, #4
 8002500:	2b04      	cmp	r3, #4
 8002502:	d119      	bne.n	8002538 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	015a      	lsls	r2, r3, #5
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	4413      	add	r3, r2
 800250c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002510:	461a      	mov	r2, r3
 8002512:	2304      	movs	r3, #4
 8002514:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	015a      	lsls	r2, r3, #5
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	4413      	add	r3, r2
 800251e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	68fa      	ldr	r2, [r7, #12]
 8002526:	0151      	lsls	r1, r2, #5
 8002528:	693a      	ldr	r2, [r7, #16]
 800252a:	440a      	add	r2, r1
 800252c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002530:	f043 0302 	orr.w	r3, r3, #2
 8002534:	60d3      	str	r3, [r2, #12]
 8002536:	e095      	b.n	8002664 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	015a      	lsls	r2, r3, #5
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	4413      	add	r3, r2
 8002540:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f003 0320 	and.w	r3, r3, #32
 800254a:	2b20      	cmp	r3, #32
 800254c:	d109      	bne.n	8002562 <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	015a      	lsls	r2, r3, #5
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	4413      	add	r3, r2
 8002556:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800255a:	461a      	mov	r2, r3
 800255c:	2320      	movs	r3, #32
 800255e:	6093      	str	r3, [r2, #8]
 8002560:	e080      	b.n	8002664 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	015a      	lsls	r2, r3, #5
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	4413      	add	r3, r2
 800256a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f003 0308 	and.w	r3, r3, #8
 8002574:	2b08      	cmp	r3, #8
 8002576:	d134      	bne.n	80025e2 <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	015a      	lsls	r2, r3, #5
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	4413      	add	r3, r2
 8002580:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	68fa      	ldr	r2, [r7, #12]
 8002588:	0151      	lsls	r1, r2, #5
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	440a      	add	r2, r1
 800258e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002592:	f043 0302 	orr.w	r3, r3, #2
 8002596:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8002598:	6879      	ldr	r1, [r7, #4]
 800259a:	68fa      	ldr	r2, [r7, #12]
 800259c:	4613      	mov	r3, r2
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	4413      	add	r3, r2
 80025a2:	00db      	lsls	r3, r3, #3
 80025a4:	440b      	add	r3, r1
 80025a6:	335d      	adds	r3, #93	; 0x5d
 80025a8:	2205      	movs	r2, #5
 80025aa:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	015a      	lsls	r2, r3, #5
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	4413      	add	r3, r2
 80025b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025b8:	461a      	mov	r2, r3
 80025ba:	2310      	movs	r3, #16
 80025bc:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	015a      	lsls	r2, r3, #5
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	4413      	add	r3, r2
 80025c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025ca:	461a      	mov	r2, r3
 80025cc:	2308      	movs	r3, #8
 80025ce:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	68fa      	ldr	r2, [r7, #12]
 80025d6:	b2d2      	uxtb	r2, r2
 80025d8:	4611      	mov	r1, r2
 80025da:	4618      	mov	r0, r3
 80025dc:	f003 fd93 	bl	8006106 <USB_HC_Halt>
 80025e0:	e040      	b.n	8002664 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	015a      	lsls	r2, r3, #5
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	4413      	add	r3, r2
 80025ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025f8:	d134      	bne.n	8002664 <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	015a      	lsls	r2, r3, #5
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	4413      	add	r3, r2
 8002602:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	68fa      	ldr	r2, [r7, #12]
 800260a:	0151      	lsls	r1, r2, #5
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	440a      	add	r2, r1
 8002610:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002614:	f043 0302 	orr.w	r3, r3, #2
 8002618:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	b2d2      	uxtb	r2, r2
 8002622:	4611      	mov	r1, r2
 8002624:	4618      	mov	r0, r3
 8002626:	f003 fd6e 	bl	8006106 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	015a      	lsls	r2, r3, #5
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	4413      	add	r3, r2
 8002632:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002636:	461a      	mov	r2, r3
 8002638:	2310      	movs	r3, #16
 800263a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800263c:	6879      	ldr	r1, [r7, #4]
 800263e:	68fa      	ldr	r2, [r7, #12]
 8002640:	4613      	mov	r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	4413      	add	r3, r2
 8002646:	00db      	lsls	r3, r3, #3
 8002648:	440b      	add	r3, r1
 800264a:	335d      	adds	r3, #93	; 0x5d
 800264c:	2208      	movs	r2, #8
 800264e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	015a      	lsls	r2, r3, #5
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	4413      	add	r3, r2
 8002658:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800265c:	461a      	mov	r2, r3
 800265e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002662:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	015a      	lsls	r2, r3, #5
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	4413      	add	r3, r2
 800266c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002676:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800267a:	d122      	bne.n	80026c2 <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	015a      	lsls	r2, r3, #5
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	4413      	add	r3, r2
 8002684:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	68fa      	ldr	r2, [r7, #12]
 800268c:	0151      	lsls	r1, r2, #5
 800268e:	693a      	ldr	r2, [r7, #16]
 8002690:	440a      	add	r2, r1
 8002692:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002696:	f043 0302 	orr.w	r3, r3, #2
 800269a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	68fa      	ldr	r2, [r7, #12]
 80026a2:	b2d2      	uxtb	r2, r2
 80026a4:	4611      	mov	r1, r2
 80026a6:	4618      	mov	r0, r3
 80026a8:	f003 fd2d 	bl	8006106 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	015a      	lsls	r2, r3, #5
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	4413      	add	r3, r2
 80026b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026b8:	461a      	mov	r2, r3
 80026ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026be:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80026c0:	e29b      	b.n	8002bfa <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	015a      	lsls	r2, r3, #5
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	4413      	add	r3, r2
 80026ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	f003 0301 	and.w	r3, r3, #1
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	f040 80c1 	bne.w	800285c <HCD_HC_IN_IRQHandler+0x388>
    if (hhcd->Init.dma_enable != 0U)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	691b      	ldr	r3, [r3, #16]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d01b      	beq.n	800271a <HCD_HC_IN_IRQHandler+0x246>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80026e2:	6879      	ldr	r1, [r7, #4]
 80026e4:	68fa      	ldr	r2, [r7, #12]
 80026e6:	4613      	mov	r3, r2
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	4413      	add	r3, r2
 80026ec:	00db      	lsls	r3, r3, #3
 80026ee:	440b      	add	r3, r1
 80026f0:	3348      	adds	r3, #72	; 0x48
 80026f2:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	0159      	lsls	r1, r3, #5
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	440b      	add	r3, r1
 80026fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002700:	691b      	ldr	r3, [r3, #16]
 8002702:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8002706:	1ad1      	subs	r1, r2, r3
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	68fa      	ldr	r2, [r7, #12]
 800270c:	4613      	mov	r3, r2
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	4413      	add	r3, r2
 8002712:	00db      	lsls	r3, r3, #3
 8002714:	4403      	add	r3, r0
 8002716:	334c      	adds	r3, #76	; 0x4c
 8002718:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800271a:	6879      	ldr	r1, [r7, #4]
 800271c:	68fa      	ldr	r2, [r7, #12]
 800271e:	4613      	mov	r3, r2
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	4413      	add	r3, r2
 8002724:	00db      	lsls	r3, r3, #3
 8002726:	440b      	add	r3, r1
 8002728:	335d      	adds	r3, #93	; 0x5d
 800272a:	2201      	movs	r2, #1
 800272c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800272e:	6879      	ldr	r1, [r7, #4]
 8002730:	68fa      	ldr	r2, [r7, #12]
 8002732:	4613      	mov	r3, r2
 8002734:	009b      	lsls	r3, r3, #2
 8002736:	4413      	add	r3, r2
 8002738:	00db      	lsls	r3, r3, #3
 800273a:	440b      	add	r3, r1
 800273c:	3358      	adds	r3, #88	; 0x58
 800273e:	2200      	movs	r2, #0
 8002740:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	015a      	lsls	r2, r3, #5
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	4413      	add	r3, r2
 800274a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800274e:	461a      	mov	r2, r3
 8002750:	2301      	movs	r3, #1
 8002752:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002754:	6879      	ldr	r1, [r7, #4]
 8002756:	68fa      	ldr	r2, [r7, #12]
 8002758:	4613      	mov	r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	4413      	add	r3, r2
 800275e:	00db      	lsls	r3, r3, #3
 8002760:	440b      	add	r3, r1
 8002762:	333f      	adds	r3, #63	; 0x3f
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d00a      	beq.n	8002780 <HCD_HC_IN_IRQHandler+0x2ac>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800276a:	6879      	ldr	r1, [r7, #4]
 800276c:	68fa      	ldr	r2, [r7, #12]
 800276e:	4613      	mov	r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	4413      	add	r3, r2
 8002774:	00db      	lsls	r3, r3, #3
 8002776:	440b      	add	r3, r1
 8002778:	333f      	adds	r3, #63	; 0x3f
 800277a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800277c:	2b02      	cmp	r3, #2
 800277e:	d121      	bne.n	80027c4 <HCD_HC_IN_IRQHandler+0x2f0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	015a      	lsls	r2, r3, #5
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	4413      	add	r3, r2
 8002788:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	68fa      	ldr	r2, [r7, #12]
 8002790:	0151      	lsls	r1, r2, #5
 8002792:	693a      	ldr	r2, [r7, #16]
 8002794:	440a      	add	r2, r1
 8002796:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800279a:	f043 0302 	orr.w	r3, r3, #2
 800279e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	68fa      	ldr	r2, [r7, #12]
 80027a6:	b2d2      	uxtb	r2, r2
 80027a8:	4611      	mov	r1, r2
 80027aa:	4618      	mov	r0, r3
 80027ac:	f003 fcab 	bl	8006106 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	015a      	lsls	r2, r3, #5
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	4413      	add	r3, r2
 80027b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027bc:	461a      	mov	r2, r3
 80027be:	2310      	movs	r3, #16
 80027c0:	6093      	str	r3, [r2, #8]
 80027c2:	e034      	b.n	800282e <HCD_HC_IN_IRQHandler+0x35a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80027c4:	6879      	ldr	r1, [r7, #4]
 80027c6:	68fa      	ldr	r2, [r7, #12]
 80027c8:	4613      	mov	r3, r2
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	4413      	add	r3, r2
 80027ce:	00db      	lsls	r3, r3, #3
 80027d0:	440b      	add	r3, r1
 80027d2:	333f      	adds	r3, #63	; 0x3f
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	2b03      	cmp	r3, #3
 80027d8:	d129      	bne.n	800282e <HCD_HC_IN_IRQHandler+0x35a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	015a      	lsls	r2, r3, #5
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	4413      	add	r3, r2
 80027e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	0151      	lsls	r1, r2, #5
 80027ec:	693a      	ldr	r2, [r7, #16]
 80027ee:	440a      	add	r2, r1
 80027f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80027f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80027f8:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80027fa:	6879      	ldr	r1, [r7, #4]
 80027fc:	68fa      	ldr	r2, [r7, #12]
 80027fe:	4613      	mov	r3, r2
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	4413      	add	r3, r2
 8002804:	00db      	lsls	r3, r3, #3
 8002806:	440b      	add	r3, r1
 8002808:	335c      	adds	r3, #92	; 0x5c
 800280a:	2201      	movs	r2, #1
 800280c:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	b2d8      	uxtb	r0, r3
 8002812:	6879      	ldr	r1, [r7, #4]
 8002814:	68fa      	ldr	r2, [r7, #12]
 8002816:	4613      	mov	r3, r2
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	4413      	add	r3, r2
 800281c:	00db      	lsls	r3, r3, #3
 800281e:	440b      	add	r3, r1
 8002820:	335c      	adds	r3, #92	; 0x5c
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	461a      	mov	r2, r3
 8002826:	4601      	mov	r1, r0
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f004 ff55 	bl	80076d8 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 800282e:	6879      	ldr	r1, [r7, #4]
 8002830:	68fa      	ldr	r2, [r7, #12]
 8002832:	4613      	mov	r3, r2
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	4413      	add	r3, r2
 8002838:	00db      	lsls	r3, r3, #3
 800283a:	440b      	add	r3, r1
 800283c:	3350      	adds	r3, #80	; 0x50
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	f083 0301 	eor.w	r3, r3, #1
 8002844:	b2d8      	uxtb	r0, r3
 8002846:	6879      	ldr	r1, [r7, #4]
 8002848:	68fa      	ldr	r2, [r7, #12]
 800284a:	4613      	mov	r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	00db      	lsls	r3, r3, #3
 8002852:	440b      	add	r3, r1
 8002854:	3350      	adds	r3, #80	; 0x50
 8002856:	4602      	mov	r2, r0
 8002858:	701a      	strb	r2, [r3, #0]
}
 800285a:	e1ce      	b.n	8002bfa <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	015a      	lsls	r2, r3, #5
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	4413      	add	r3, r2
 8002864:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f003 0302 	and.w	r3, r3, #2
 800286e:	2b02      	cmp	r3, #2
 8002870:	f040 80f1 	bne.w	8002a56 <HCD_HC_IN_IRQHandler+0x582>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	015a      	lsls	r2, r3, #5
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	4413      	add	r3, r2
 800287c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	68fa      	ldr	r2, [r7, #12]
 8002884:	0151      	lsls	r1, r2, #5
 8002886:	693a      	ldr	r2, [r7, #16]
 8002888:	440a      	add	r2, r1
 800288a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800288e:	f023 0302 	bic.w	r3, r3, #2
 8002892:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002894:	6879      	ldr	r1, [r7, #4]
 8002896:	68fa      	ldr	r2, [r7, #12]
 8002898:	4613      	mov	r3, r2
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	4413      	add	r3, r2
 800289e:	00db      	lsls	r3, r3, #3
 80028a0:	440b      	add	r3, r1
 80028a2:	335d      	adds	r3, #93	; 0x5d
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d10a      	bne.n	80028c0 <HCD_HC_IN_IRQHandler+0x3ec>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80028aa:	6879      	ldr	r1, [r7, #4]
 80028ac:	68fa      	ldr	r2, [r7, #12]
 80028ae:	4613      	mov	r3, r2
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	4413      	add	r3, r2
 80028b4:	00db      	lsls	r3, r3, #3
 80028b6:	440b      	add	r3, r1
 80028b8:	335c      	adds	r3, #92	; 0x5c
 80028ba:	2201      	movs	r2, #1
 80028bc:	701a      	strb	r2, [r3, #0]
 80028be:	e0b0      	b.n	8002a22 <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80028c0:	6879      	ldr	r1, [r7, #4]
 80028c2:	68fa      	ldr	r2, [r7, #12]
 80028c4:	4613      	mov	r3, r2
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	4413      	add	r3, r2
 80028ca:	00db      	lsls	r3, r3, #3
 80028cc:	440b      	add	r3, r1
 80028ce:	335d      	adds	r3, #93	; 0x5d
 80028d0:	781b      	ldrb	r3, [r3, #0]
 80028d2:	2b05      	cmp	r3, #5
 80028d4:	d10a      	bne.n	80028ec <HCD_HC_IN_IRQHandler+0x418>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80028d6:	6879      	ldr	r1, [r7, #4]
 80028d8:	68fa      	ldr	r2, [r7, #12]
 80028da:	4613      	mov	r3, r2
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	4413      	add	r3, r2
 80028e0:	00db      	lsls	r3, r3, #3
 80028e2:	440b      	add	r3, r1
 80028e4:	335c      	adds	r3, #92	; 0x5c
 80028e6:	2205      	movs	r2, #5
 80028e8:	701a      	strb	r2, [r3, #0]
 80028ea:	e09a      	b.n	8002a22 <HCD_HC_IN_IRQHandler+0x54e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80028ec:	6879      	ldr	r1, [r7, #4]
 80028ee:	68fa      	ldr	r2, [r7, #12]
 80028f0:	4613      	mov	r3, r2
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	4413      	add	r3, r2
 80028f6:	00db      	lsls	r3, r3, #3
 80028f8:	440b      	add	r3, r1
 80028fa:	335d      	adds	r3, #93	; 0x5d
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	2b06      	cmp	r3, #6
 8002900:	d00a      	beq.n	8002918 <HCD_HC_IN_IRQHandler+0x444>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002902:	6879      	ldr	r1, [r7, #4]
 8002904:	68fa      	ldr	r2, [r7, #12]
 8002906:	4613      	mov	r3, r2
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	4413      	add	r3, r2
 800290c:	00db      	lsls	r3, r3, #3
 800290e:	440b      	add	r3, r1
 8002910:	335d      	adds	r3, #93	; 0x5d
 8002912:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002914:	2b08      	cmp	r3, #8
 8002916:	d156      	bne.n	80029c6 <HCD_HC_IN_IRQHandler+0x4f2>
      hhcd->hc[ch_num].ErrCnt++;
 8002918:	6879      	ldr	r1, [r7, #4]
 800291a:	68fa      	ldr	r2, [r7, #12]
 800291c:	4613      	mov	r3, r2
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	4413      	add	r3, r2
 8002922:	00db      	lsls	r3, r3, #3
 8002924:	440b      	add	r3, r1
 8002926:	3358      	adds	r3, #88	; 0x58
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	1c59      	adds	r1, r3, #1
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	68fa      	ldr	r2, [r7, #12]
 8002930:	4613      	mov	r3, r2
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	4413      	add	r3, r2
 8002936:	00db      	lsls	r3, r3, #3
 8002938:	4403      	add	r3, r0
 800293a:	3358      	adds	r3, #88	; 0x58
 800293c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 800293e:	6879      	ldr	r1, [r7, #4]
 8002940:	68fa      	ldr	r2, [r7, #12]
 8002942:	4613      	mov	r3, r2
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	4413      	add	r3, r2
 8002948:	00db      	lsls	r3, r3, #3
 800294a:	440b      	add	r3, r1
 800294c:	3358      	adds	r3, #88	; 0x58
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2b03      	cmp	r3, #3
 8002952:	d914      	bls.n	800297e <HCD_HC_IN_IRQHandler+0x4aa>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002954:	6879      	ldr	r1, [r7, #4]
 8002956:	68fa      	ldr	r2, [r7, #12]
 8002958:	4613      	mov	r3, r2
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	4413      	add	r3, r2
 800295e:	00db      	lsls	r3, r3, #3
 8002960:	440b      	add	r3, r1
 8002962:	3358      	adds	r3, #88	; 0x58
 8002964:	2200      	movs	r2, #0
 8002966:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002968:	6879      	ldr	r1, [r7, #4]
 800296a:	68fa      	ldr	r2, [r7, #12]
 800296c:	4613      	mov	r3, r2
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	4413      	add	r3, r2
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	440b      	add	r3, r1
 8002976:	335c      	adds	r3, #92	; 0x5c
 8002978:	2204      	movs	r2, #4
 800297a:	701a      	strb	r2, [r3, #0]
 800297c:	e009      	b.n	8002992 <HCD_HC_IN_IRQHandler+0x4be>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800297e:	6879      	ldr	r1, [r7, #4]
 8002980:	68fa      	ldr	r2, [r7, #12]
 8002982:	4613      	mov	r3, r2
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	4413      	add	r3, r2
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	440b      	add	r3, r1
 800298c:	335c      	adds	r3, #92	; 0x5c
 800298e:	2202      	movs	r2, #2
 8002990:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	015a      	lsls	r2, r3, #5
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	4413      	add	r3, r2
 800299a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80029a8:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80029b0:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	015a      	lsls	r2, r3, #5
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	4413      	add	r3, r2
 80029ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029be:	461a      	mov	r2, r3
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	6013      	str	r3, [r2, #0]
 80029c4:	e02d      	b.n	8002a22 <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80029c6:	6879      	ldr	r1, [r7, #4]
 80029c8:	68fa      	ldr	r2, [r7, #12]
 80029ca:	4613      	mov	r3, r2
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	4413      	add	r3, r2
 80029d0:	00db      	lsls	r3, r3, #3
 80029d2:	440b      	add	r3, r1
 80029d4:	335d      	adds	r3, #93	; 0x5d
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	2b03      	cmp	r3, #3
 80029da:	d122      	bne.n	8002a22 <HCD_HC_IN_IRQHandler+0x54e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80029dc:	6879      	ldr	r1, [r7, #4]
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	4613      	mov	r3, r2
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	4413      	add	r3, r2
 80029e6:	00db      	lsls	r3, r3, #3
 80029e8:	440b      	add	r3, r1
 80029ea:	335c      	adds	r3, #92	; 0x5c
 80029ec:	2202      	movs	r2, #2
 80029ee:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	015a      	lsls	r2, r3, #5
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	4413      	add	r3, r2
 80029f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002a06:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002a0e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	015a      	lsls	r2, r3, #5
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	4413      	add	r3, r2
 8002a18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	015a      	lsls	r2, r3, #5
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	4413      	add	r3, r2
 8002a2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a2e:	461a      	mov	r2, r3
 8002a30:	2302      	movs	r3, #2
 8002a32:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	b2d8      	uxtb	r0, r3
 8002a38:	6879      	ldr	r1, [r7, #4]
 8002a3a:	68fa      	ldr	r2, [r7, #12]
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	4413      	add	r3, r2
 8002a42:	00db      	lsls	r3, r3, #3
 8002a44:	440b      	add	r3, r1
 8002a46:	335c      	adds	r3, #92	; 0x5c
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	4601      	mov	r1, r0
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f004 fe42 	bl	80076d8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002a54:	e0d1      	b.n	8002bfa <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	015a      	lsls	r2, r3, #5
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	4413      	add	r3, r2
 8002a5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a68:	2b80      	cmp	r3, #128	; 0x80
 8002a6a:	d13e      	bne.n	8002aea <HCD_HC_IN_IRQHandler+0x616>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	015a      	lsls	r2, r3, #5
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	4413      	add	r3, r2
 8002a74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	68fa      	ldr	r2, [r7, #12]
 8002a7c:	0151      	lsls	r1, r2, #5
 8002a7e:	693a      	ldr	r2, [r7, #16]
 8002a80:	440a      	add	r2, r1
 8002a82:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002a86:	f043 0302 	orr.w	r3, r3, #2
 8002a8a:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8002a8c:	6879      	ldr	r1, [r7, #4]
 8002a8e:	68fa      	ldr	r2, [r7, #12]
 8002a90:	4613      	mov	r3, r2
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	4413      	add	r3, r2
 8002a96:	00db      	lsls	r3, r3, #3
 8002a98:	440b      	add	r3, r1
 8002a9a:	3358      	adds	r3, #88	; 0x58
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	1c59      	adds	r1, r3, #1
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	68fa      	ldr	r2, [r7, #12]
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	4413      	add	r3, r2
 8002aaa:	00db      	lsls	r3, r3, #3
 8002aac:	4403      	add	r3, r0
 8002aae:	3358      	adds	r3, #88	; 0x58
 8002ab0:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002ab2:	6879      	ldr	r1, [r7, #4]
 8002ab4:	68fa      	ldr	r2, [r7, #12]
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	4413      	add	r3, r2
 8002abc:	00db      	lsls	r3, r3, #3
 8002abe:	440b      	add	r3, r1
 8002ac0:	335d      	adds	r3, #93	; 0x5d
 8002ac2:	2206      	movs	r2, #6
 8002ac4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	68fa      	ldr	r2, [r7, #12]
 8002acc:	b2d2      	uxtb	r2, r2
 8002ace:	4611      	mov	r1, r2
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f003 fb18 	bl	8006106 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	015a      	lsls	r2, r3, #5
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	4413      	add	r3, r2
 8002ade:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	2380      	movs	r3, #128	; 0x80
 8002ae6:	6093      	str	r3, [r2, #8]
}
 8002ae8:	e087      	b.n	8002bfa <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	015a      	lsls	r2, r3, #5
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	4413      	add	r3, r2
 8002af2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f003 0310 	and.w	r3, r3, #16
 8002afc:	2b10      	cmp	r3, #16
 8002afe:	d17c      	bne.n	8002bfa <HCD_HC_IN_IRQHandler+0x726>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002b00:	6879      	ldr	r1, [r7, #4]
 8002b02:	68fa      	ldr	r2, [r7, #12]
 8002b04:	4613      	mov	r3, r2
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	4413      	add	r3, r2
 8002b0a:	00db      	lsls	r3, r3, #3
 8002b0c:	440b      	add	r3, r1
 8002b0e:	333f      	adds	r3, #63	; 0x3f
 8002b10:	781b      	ldrb	r3, [r3, #0]
 8002b12:	2b03      	cmp	r3, #3
 8002b14:	d122      	bne.n	8002b5c <HCD_HC_IN_IRQHandler+0x688>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002b16:	6879      	ldr	r1, [r7, #4]
 8002b18:	68fa      	ldr	r2, [r7, #12]
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	4413      	add	r3, r2
 8002b20:	00db      	lsls	r3, r3, #3
 8002b22:	440b      	add	r3, r1
 8002b24:	3358      	adds	r3, #88	; 0x58
 8002b26:	2200      	movs	r2, #0
 8002b28:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	015a      	lsls	r2, r3, #5
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	4413      	add	r3, r2
 8002b32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	68fa      	ldr	r2, [r7, #12]
 8002b3a:	0151      	lsls	r1, r2, #5
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	440a      	add	r2, r1
 8002b40:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002b44:	f043 0302 	orr.w	r3, r3, #2
 8002b48:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	68fa      	ldr	r2, [r7, #12]
 8002b50:	b2d2      	uxtb	r2, r2
 8002b52:	4611      	mov	r1, r2
 8002b54:	4618      	mov	r0, r3
 8002b56:	f003 fad6 	bl	8006106 <USB_HC_Halt>
 8002b5a:	e045      	b.n	8002be8 <HCD_HC_IN_IRQHandler+0x714>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002b5c:	6879      	ldr	r1, [r7, #4]
 8002b5e:	68fa      	ldr	r2, [r7, #12]
 8002b60:	4613      	mov	r3, r2
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	4413      	add	r3, r2
 8002b66:	00db      	lsls	r3, r3, #3
 8002b68:	440b      	add	r3, r1
 8002b6a:	333f      	adds	r3, #63	; 0x3f
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d00a      	beq.n	8002b88 <HCD_HC_IN_IRQHandler+0x6b4>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002b72:	6879      	ldr	r1, [r7, #4]
 8002b74:	68fa      	ldr	r2, [r7, #12]
 8002b76:	4613      	mov	r3, r2
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	4413      	add	r3, r2
 8002b7c:	00db      	lsls	r3, r3, #3
 8002b7e:	440b      	add	r3, r1
 8002b80:	333f      	adds	r3, #63	; 0x3f
 8002b82:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d12f      	bne.n	8002be8 <HCD_HC_IN_IRQHandler+0x714>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002b88:	6879      	ldr	r1, [r7, #4]
 8002b8a:	68fa      	ldr	r2, [r7, #12]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	4413      	add	r3, r2
 8002b92:	00db      	lsls	r3, r3, #3
 8002b94:	440b      	add	r3, r1
 8002b96:	3358      	adds	r3, #88	; 0x58
 8002b98:	2200      	movs	r2, #0
 8002b9a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	691b      	ldr	r3, [r3, #16]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d121      	bne.n	8002be8 <HCD_HC_IN_IRQHandler+0x714>
        hhcd->hc[ch_num].state = HC_NAK;
 8002ba4:	6879      	ldr	r1, [r7, #4]
 8002ba6:	68fa      	ldr	r2, [r7, #12]
 8002ba8:	4613      	mov	r3, r2
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	4413      	add	r3, r2
 8002bae:	00db      	lsls	r3, r3, #3
 8002bb0:	440b      	add	r3, r1
 8002bb2:	335d      	adds	r3, #93	; 0x5d
 8002bb4:	2203      	movs	r2, #3
 8002bb6:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	015a      	lsls	r2, r3, #5
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	0151      	lsls	r1, r2, #5
 8002bca:	693a      	ldr	r2, [r7, #16]
 8002bcc:	440a      	add	r2, r1
 8002bce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002bd2:	f043 0302 	orr.w	r3, r3, #2
 8002bd6:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68fa      	ldr	r2, [r7, #12]
 8002bde:	b2d2      	uxtb	r2, r2
 8002be0:	4611      	mov	r1, r2
 8002be2:	4618      	mov	r0, r3
 8002be4:	f003 fa8f 	bl	8006106 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	015a      	lsls	r2, r3, #5
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	4413      	add	r3, r2
 8002bf0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	2310      	movs	r3, #16
 8002bf8:	6093      	str	r3, [r2, #8]
}
 8002bfa:	bf00      	nop
 8002bfc:	3718      	adds	r7, #24
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002c02:	b580      	push	{r7, lr}
 8002c04:	b086      	sub	sp, #24
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
 8002c0a:	460b      	mov	r3, r1
 8002c0c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002c18:	78fb      	ldrb	r3, [r7, #3]
 8002c1a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	015a      	lsls	r2, r3, #5
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	4413      	add	r3, r2
 8002c24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	f003 0304 	and.w	r3, r3, #4
 8002c2e:	2b04      	cmp	r3, #4
 8002c30:	d119      	bne.n	8002c66 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	015a      	lsls	r2, r3, #5
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	4413      	add	r3, r2
 8002c3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c3e:	461a      	mov	r2, r3
 8002c40:	2304      	movs	r3, #4
 8002c42:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	015a      	lsls	r2, r3, #5
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	4413      	add	r3, r2
 8002c4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	68fa      	ldr	r2, [r7, #12]
 8002c54:	0151      	lsls	r1, r2, #5
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	440a      	add	r2, r1
 8002c5a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002c5e:	f043 0302 	orr.w	r3, r3, #2
 8002c62:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8002c64:	e33e      	b.n	80032e4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	015a      	lsls	r2, r3, #5
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f003 0320 	and.w	r3, r3, #32
 8002c78:	2b20      	cmp	r3, #32
 8002c7a:	d141      	bne.n	8002d00 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	015a      	lsls	r2, r3, #5
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	4413      	add	r3, r2
 8002c84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c88:	461a      	mov	r2, r3
 8002c8a:	2320      	movs	r3, #32
 8002c8c:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8002c8e:	6879      	ldr	r1, [r7, #4]
 8002c90:	68fa      	ldr	r2, [r7, #12]
 8002c92:	4613      	mov	r3, r2
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	4413      	add	r3, r2
 8002c98:	00db      	lsls	r3, r3, #3
 8002c9a:	440b      	add	r3, r1
 8002c9c:	333d      	adds	r3, #61	; 0x3d
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	f040 831f 	bne.w	80032e4 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8002ca6:	6879      	ldr	r1, [r7, #4]
 8002ca8:	68fa      	ldr	r2, [r7, #12]
 8002caa:	4613      	mov	r3, r2
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	4413      	add	r3, r2
 8002cb0:	00db      	lsls	r3, r3, #3
 8002cb2:	440b      	add	r3, r1
 8002cb4:	333d      	adds	r3, #61	; 0x3d
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002cba:	6879      	ldr	r1, [r7, #4]
 8002cbc:	68fa      	ldr	r2, [r7, #12]
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	4413      	add	r3, r2
 8002cc4:	00db      	lsls	r3, r3, #3
 8002cc6:	440b      	add	r3, r1
 8002cc8:	335c      	adds	r3, #92	; 0x5c
 8002cca:	2202      	movs	r2, #2
 8002ccc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	015a      	lsls	r2, r3, #5
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	4413      	add	r3, r2
 8002cd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	68fa      	ldr	r2, [r7, #12]
 8002cde:	0151      	lsls	r1, r2, #5
 8002ce0:	693a      	ldr	r2, [r7, #16]
 8002ce2:	440a      	add	r2, r1
 8002ce4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002ce8:	f043 0302 	orr.w	r3, r3, #2
 8002cec:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	68fa      	ldr	r2, [r7, #12]
 8002cf4:	b2d2      	uxtb	r2, r2
 8002cf6:	4611      	mov	r1, r2
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f003 fa04 	bl	8006106 <USB_HC_Halt>
}
 8002cfe:	e2f1      	b.n	80032e4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	015a      	lsls	r2, r3, #5
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	4413      	add	r3, r2
 8002d08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d12:	2b40      	cmp	r3, #64	; 0x40
 8002d14:	d13f      	bne.n	8002d96 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8002d16:	6879      	ldr	r1, [r7, #4]
 8002d18:	68fa      	ldr	r2, [r7, #12]
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	4413      	add	r3, r2
 8002d20:	00db      	lsls	r3, r3, #3
 8002d22:	440b      	add	r3, r1
 8002d24:	335d      	adds	r3, #93	; 0x5d
 8002d26:	2204      	movs	r2, #4
 8002d28:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002d2a:	6879      	ldr	r1, [r7, #4]
 8002d2c:	68fa      	ldr	r2, [r7, #12]
 8002d2e:	4613      	mov	r3, r2
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	4413      	add	r3, r2
 8002d34:	00db      	lsls	r3, r3, #3
 8002d36:	440b      	add	r3, r1
 8002d38:	333d      	adds	r3, #61	; 0x3d
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002d3e:	6879      	ldr	r1, [r7, #4]
 8002d40:	68fa      	ldr	r2, [r7, #12]
 8002d42:	4613      	mov	r3, r2
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	4413      	add	r3, r2
 8002d48:	00db      	lsls	r3, r3, #3
 8002d4a:	440b      	add	r3, r1
 8002d4c:	3358      	adds	r3, #88	; 0x58
 8002d4e:	2200      	movs	r2, #0
 8002d50:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	015a      	lsls	r2, r3, #5
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	4413      	add	r3, r2
 8002d5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	68fa      	ldr	r2, [r7, #12]
 8002d62:	0151      	lsls	r1, r2, #5
 8002d64:	693a      	ldr	r2, [r7, #16]
 8002d66:	440a      	add	r2, r1
 8002d68:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002d6c:	f043 0302 	orr.w	r3, r3, #2
 8002d70:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	68fa      	ldr	r2, [r7, #12]
 8002d78:	b2d2      	uxtb	r2, r2
 8002d7a:	4611      	mov	r1, r2
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f003 f9c2 	bl	8006106 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	015a      	lsls	r2, r3, #5
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	4413      	add	r3, r2
 8002d8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d8e:	461a      	mov	r2, r3
 8002d90:	2340      	movs	r3, #64	; 0x40
 8002d92:	6093      	str	r3, [r2, #8]
}
 8002d94:	e2a6      	b.n	80032e4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	015a      	lsls	r2, r3, #5
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	4413      	add	r3, r2
 8002d9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002da8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002dac:	d122      	bne.n	8002df4 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	015a      	lsls	r2, r3, #5
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	4413      	add	r3, r2
 8002db6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	68fa      	ldr	r2, [r7, #12]
 8002dbe:	0151      	lsls	r1, r2, #5
 8002dc0:	693a      	ldr	r2, [r7, #16]
 8002dc2:	440a      	add	r2, r1
 8002dc4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002dc8:	f043 0302 	orr.w	r3, r3, #2
 8002dcc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68fa      	ldr	r2, [r7, #12]
 8002dd4:	b2d2      	uxtb	r2, r2
 8002dd6:	4611      	mov	r1, r2
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f003 f994 	bl	8006106 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	015a      	lsls	r2, r3, #5
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	4413      	add	r3, r2
 8002de6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dea:	461a      	mov	r2, r3
 8002dec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002df0:	6093      	str	r3, [r2, #8]
}
 8002df2:	e277      	b.n	80032e4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	015a      	lsls	r2, r3, #5
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	4413      	add	r3, r2
 8002dfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d135      	bne.n	8002e76 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002e0a:	6879      	ldr	r1, [r7, #4]
 8002e0c:	68fa      	ldr	r2, [r7, #12]
 8002e0e:	4613      	mov	r3, r2
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	4413      	add	r3, r2
 8002e14:	00db      	lsls	r3, r3, #3
 8002e16:	440b      	add	r3, r1
 8002e18:	3358      	adds	r3, #88	; 0x58
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	015a      	lsls	r2, r3, #5
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	4413      	add	r3, r2
 8002e26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	68fa      	ldr	r2, [r7, #12]
 8002e2e:	0151      	lsls	r1, r2, #5
 8002e30:	693a      	ldr	r2, [r7, #16]
 8002e32:	440a      	add	r2, r1
 8002e34:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002e38:	f043 0302 	orr.w	r3, r3, #2
 8002e3c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	68fa      	ldr	r2, [r7, #12]
 8002e44:	b2d2      	uxtb	r2, r2
 8002e46:	4611      	mov	r1, r2
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f003 f95c 	bl	8006106 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	015a      	lsls	r2, r3, #5
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	4413      	add	r3, r2
 8002e56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e5a:	461a      	mov	r2, r3
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002e60:	6879      	ldr	r1, [r7, #4]
 8002e62:	68fa      	ldr	r2, [r7, #12]
 8002e64:	4613      	mov	r3, r2
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	4413      	add	r3, r2
 8002e6a:	00db      	lsls	r3, r3, #3
 8002e6c:	440b      	add	r3, r1
 8002e6e:	335d      	adds	r3, #93	; 0x5d
 8002e70:	2201      	movs	r2, #1
 8002e72:	701a      	strb	r2, [r3, #0]
}
 8002e74:	e236      	b.n	80032e4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	015a      	lsls	r2, r3, #5
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	4413      	add	r3, r2
 8002e7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	f003 0308 	and.w	r3, r3, #8
 8002e88:	2b08      	cmp	r3, #8
 8002e8a:	d12b      	bne.n	8002ee4 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	015a      	lsls	r2, r3, #5
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	4413      	add	r3, r2
 8002e94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e98:	461a      	mov	r2, r3
 8002e9a:	2308      	movs	r3, #8
 8002e9c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	015a      	lsls	r2, r3, #5
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	4413      	add	r3, r2
 8002ea6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	68fa      	ldr	r2, [r7, #12]
 8002eae:	0151      	lsls	r1, r2, #5
 8002eb0:	693a      	ldr	r2, [r7, #16]
 8002eb2:	440a      	add	r2, r1
 8002eb4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002eb8:	f043 0302 	orr.w	r3, r3, #2
 8002ebc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	68fa      	ldr	r2, [r7, #12]
 8002ec4:	b2d2      	uxtb	r2, r2
 8002ec6:	4611      	mov	r1, r2
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f003 f91c 	bl	8006106 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8002ece:	6879      	ldr	r1, [r7, #4]
 8002ed0:	68fa      	ldr	r2, [r7, #12]
 8002ed2:	4613      	mov	r3, r2
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	4413      	add	r3, r2
 8002ed8:	00db      	lsls	r3, r3, #3
 8002eda:	440b      	add	r3, r1
 8002edc:	335d      	adds	r3, #93	; 0x5d
 8002ede:	2205      	movs	r2, #5
 8002ee0:	701a      	strb	r2, [r3, #0]
}
 8002ee2:	e1ff      	b.n	80032e4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	015a      	lsls	r2, r3, #5
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	4413      	add	r3, r2
 8002eec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	f003 0310 	and.w	r3, r3, #16
 8002ef6:	2b10      	cmp	r3, #16
 8002ef8:	d155      	bne.n	8002fa6 <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002efa:	6879      	ldr	r1, [r7, #4]
 8002efc:	68fa      	ldr	r2, [r7, #12]
 8002efe:	4613      	mov	r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	4413      	add	r3, r2
 8002f04:	00db      	lsls	r3, r3, #3
 8002f06:	440b      	add	r3, r1
 8002f08:	3358      	adds	r3, #88	; 0x58
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002f0e:	6879      	ldr	r1, [r7, #4]
 8002f10:	68fa      	ldr	r2, [r7, #12]
 8002f12:	4613      	mov	r3, r2
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	4413      	add	r3, r2
 8002f18:	00db      	lsls	r3, r3, #3
 8002f1a:	440b      	add	r3, r1
 8002f1c:	335d      	adds	r3, #93	; 0x5d
 8002f1e:	2203      	movs	r2, #3
 8002f20:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8002f22:	6879      	ldr	r1, [r7, #4]
 8002f24:	68fa      	ldr	r2, [r7, #12]
 8002f26:	4613      	mov	r3, r2
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	4413      	add	r3, r2
 8002f2c:	00db      	lsls	r3, r3, #3
 8002f2e:	440b      	add	r3, r1
 8002f30:	333d      	adds	r3, #61	; 0x3d
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d114      	bne.n	8002f62 <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8002f38:	6879      	ldr	r1, [r7, #4]
 8002f3a:	68fa      	ldr	r2, [r7, #12]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	4413      	add	r3, r2
 8002f42:	00db      	lsls	r3, r3, #3
 8002f44:	440b      	add	r3, r1
 8002f46:	333c      	adds	r3, #60	; 0x3c
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d109      	bne.n	8002f62 <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8002f4e:	6879      	ldr	r1, [r7, #4]
 8002f50:	68fa      	ldr	r2, [r7, #12]
 8002f52:	4613      	mov	r3, r2
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	4413      	add	r3, r2
 8002f58:	00db      	lsls	r3, r3, #3
 8002f5a:	440b      	add	r3, r1
 8002f5c:	333d      	adds	r3, #61	; 0x3d
 8002f5e:	2201      	movs	r2, #1
 8002f60:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	015a      	lsls	r2, r3, #5
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	4413      	add	r3, r2
 8002f6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	68fa      	ldr	r2, [r7, #12]
 8002f72:	0151      	lsls	r1, r2, #5
 8002f74:	693a      	ldr	r2, [r7, #16]
 8002f76:	440a      	add	r2, r1
 8002f78:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002f7c:	f043 0302 	orr.w	r3, r3, #2
 8002f80:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	68fa      	ldr	r2, [r7, #12]
 8002f88:	b2d2      	uxtb	r2, r2
 8002f8a:	4611      	mov	r1, r2
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f003 f8ba 	bl	8006106 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	015a      	lsls	r2, r3, #5
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	4413      	add	r3, r2
 8002f9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	2310      	movs	r3, #16
 8002fa2:	6093      	str	r3, [r2, #8]
}
 8002fa4:	e19e      	b.n	80032e4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	015a      	lsls	r2, r3, #5
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	4413      	add	r3, r2
 8002fae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fb8:	2b80      	cmp	r3, #128	; 0x80
 8002fba:	d12b      	bne.n	8003014 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	015a      	lsls	r2, r3, #5
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	4413      	add	r3, r2
 8002fc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	68fa      	ldr	r2, [r7, #12]
 8002fcc:	0151      	lsls	r1, r2, #5
 8002fce:	693a      	ldr	r2, [r7, #16]
 8002fd0:	440a      	add	r2, r1
 8002fd2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002fd6:	f043 0302 	orr.w	r3, r3, #2
 8002fda:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	68fa      	ldr	r2, [r7, #12]
 8002fe2:	b2d2      	uxtb	r2, r2
 8002fe4:	4611      	mov	r1, r2
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f003 f88d 	bl	8006106 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002fec:	6879      	ldr	r1, [r7, #4]
 8002fee:	68fa      	ldr	r2, [r7, #12]
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	4413      	add	r3, r2
 8002ff6:	00db      	lsls	r3, r3, #3
 8002ff8:	440b      	add	r3, r1
 8002ffa:	335d      	adds	r3, #93	; 0x5d
 8002ffc:	2206      	movs	r2, #6
 8002ffe:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	015a      	lsls	r2, r3, #5
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	4413      	add	r3, r2
 8003008:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800300c:	461a      	mov	r2, r3
 800300e:	2380      	movs	r3, #128	; 0x80
 8003010:	6093      	str	r3, [r2, #8]
}
 8003012:	e167      	b.n	80032e4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	015a      	lsls	r2, r3, #5
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	4413      	add	r3, r2
 800301c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003026:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800302a:	d135      	bne.n	8003098 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	015a      	lsls	r2, r3, #5
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	4413      	add	r3, r2
 8003034:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	68fa      	ldr	r2, [r7, #12]
 800303c:	0151      	lsls	r1, r2, #5
 800303e:	693a      	ldr	r2, [r7, #16]
 8003040:	440a      	add	r2, r1
 8003042:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003046:	f043 0302 	orr.w	r3, r3, #2
 800304a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	68fa      	ldr	r2, [r7, #12]
 8003052:	b2d2      	uxtb	r2, r2
 8003054:	4611      	mov	r1, r2
 8003056:	4618      	mov	r0, r3
 8003058:	f003 f855 	bl	8006106 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	015a      	lsls	r2, r3, #5
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	4413      	add	r3, r2
 8003064:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003068:	461a      	mov	r2, r3
 800306a:	2310      	movs	r3, #16
 800306c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	015a      	lsls	r2, r3, #5
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	4413      	add	r3, r2
 8003076:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800307a:	461a      	mov	r2, r3
 800307c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003080:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003082:	6879      	ldr	r1, [r7, #4]
 8003084:	68fa      	ldr	r2, [r7, #12]
 8003086:	4613      	mov	r3, r2
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	4413      	add	r3, r2
 800308c:	00db      	lsls	r3, r3, #3
 800308e:	440b      	add	r3, r1
 8003090:	335d      	adds	r3, #93	; 0x5d
 8003092:	2208      	movs	r2, #8
 8003094:	701a      	strb	r2, [r3, #0]
}
 8003096:	e125      	b.n	80032e4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	015a      	lsls	r2, r3, #5
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	4413      	add	r3, r2
 80030a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	f003 0302 	and.w	r3, r3, #2
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	f040 811a 	bne.w	80032e4 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	015a      	lsls	r2, r3, #5
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	4413      	add	r3, r2
 80030b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	68fa      	ldr	r2, [r7, #12]
 80030c0:	0151      	lsls	r1, r2, #5
 80030c2:	693a      	ldr	r2, [r7, #16]
 80030c4:	440a      	add	r2, r1
 80030c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80030ca:	f023 0302 	bic.w	r3, r3, #2
 80030ce:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80030d0:	6879      	ldr	r1, [r7, #4]
 80030d2:	68fa      	ldr	r2, [r7, #12]
 80030d4:	4613      	mov	r3, r2
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	4413      	add	r3, r2
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	440b      	add	r3, r1
 80030de:	335d      	adds	r3, #93	; 0x5d
 80030e0:	781b      	ldrb	r3, [r3, #0]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d137      	bne.n	8003156 <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80030e6:	6879      	ldr	r1, [r7, #4]
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	4613      	mov	r3, r2
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	4413      	add	r3, r2
 80030f0:	00db      	lsls	r3, r3, #3
 80030f2:	440b      	add	r3, r1
 80030f4:	335c      	adds	r3, #92	; 0x5c
 80030f6:	2201      	movs	r2, #1
 80030f8:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80030fa:	6879      	ldr	r1, [r7, #4]
 80030fc:	68fa      	ldr	r2, [r7, #12]
 80030fe:	4613      	mov	r3, r2
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	4413      	add	r3, r2
 8003104:	00db      	lsls	r3, r3, #3
 8003106:	440b      	add	r3, r1
 8003108:	333f      	adds	r3, #63	; 0x3f
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	2b02      	cmp	r3, #2
 800310e:	d00b      	beq.n	8003128 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8003110:	6879      	ldr	r1, [r7, #4]
 8003112:	68fa      	ldr	r2, [r7, #12]
 8003114:	4613      	mov	r3, r2
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	4413      	add	r3, r2
 800311a:	00db      	lsls	r3, r3, #3
 800311c:	440b      	add	r3, r1
 800311e:	333f      	adds	r3, #63	; 0x3f
 8003120:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003122:	2b03      	cmp	r3, #3
 8003124:	f040 80c5 	bne.w	80032b2 <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8003128:	6879      	ldr	r1, [r7, #4]
 800312a:	68fa      	ldr	r2, [r7, #12]
 800312c:	4613      	mov	r3, r2
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	4413      	add	r3, r2
 8003132:	00db      	lsls	r3, r3, #3
 8003134:	440b      	add	r3, r1
 8003136:	3351      	adds	r3, #81	; 0x51
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	f083 0301 	eor.w	r3, r3, #1
 800313e:	b2d8      	uxtb	r0, r3
 8003140:	6879      	ldr	r1, [r7, #4]
 8003142:	68fa      	ldr	r2, [r7, #12]
 8003144:	4613      	mov	r3, r2
 8003146:	009b      	lsls	r3, r3, #2
 8003148:	4413      	add	r3, r2
 800314a:	00db      	lsls	r3, r3, #3
 800314c:	440b      	add	r3, r1
 800314e:	3351      	adds	r3, #81	; 0x51
 8003150:	4602      	mov	r2, r0
 8003152:	701a      	strb	r2, [r3, #0]
 8003154:	e0ad      	b.n	80032b2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003156:	6879      	ldr	r1, [r7, #4]
 8003158:	68fa      	ldr	r2, [r7, #12]
 800315a:	4613      	mov	r3, r2
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	4413      	add	r3, r2
 8003160:	00db      	lsls	r3, r3, #3
 8003162:	440b      	add	r3, r1
 8003164:	335d      	adds	r3, #93	; 0x5d
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	2b03      	cmp	r3, #3
 800316a:	d10a      	bne.n	8003182 <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800316c:	6879      	ldr	r1, [r7, #4]
 800316e:	68fa      	ldr	r2, [r7, #12]
 8003170:	4613      	mov	r3, r2
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	4413      	add	r3, r2
 8003176:	00db      	lsls	r3, r3, #3
 8003178:	440b      	add	r3, r1
 800317a:	335c      	adds	r3, #92	; 0x5c
 800317c:	2202      	movs	r2, #2
 800317e:	701a      	strb	r2, [r3, #0]
 8003180:	e097      	b.n	80032b2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8003182:	6879      	ldr	r1, [r7, #4]
 8003184:	68fa      	ldr	r2, [r7, #12]
 8003186:	4613      	mov	r3, r2
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	4413      	add	r3, r2
 800318c:	00db      	lsls	r3, r3, #3
 800318e:	440b      	add	r3, r1
 8003190:	335d      	adds	r3, #93	; 0x5d
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	2b04      	cmp	r3, #4
 8003196:	d10a      	bne.n	80031ae <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	68fa      	ldr	r2, [r7, #12]
 800319c:	4613      	mov	r3, r2
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	4413      	add	r3, r2
 80031a2:	00db      	lsls	r3, r3, #3
 80031a4:	440b      	add	r3, r1
 80031a6:	335c      	adds	r3, #92	; 0x5c
 80031a8:	2202      	movs	r2, #2
 80031aa:	701a      	strb	r2, [r3, #0]
 80031ac:	e081      	b.n	80032b2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80031ae:	6879      	ldr	r1, [r7, #4]
 80031b0:	68fa      	ldr	r2, [r7, #12]
 80031b2:	4613      	mov	r3, r2
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	4413      	add	r3, r2
 80031b8:	00db      	lsls	r3, r3, #3
 80031ba:	440b      	add	r3, r1
 80031bc:	335d      	adds	r3, #93	; 0x5d
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	2b05      	cmp	r3, #5
 80031c2:	d10a      	bne.n	80031da <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80031c4:	6879      	ldr	r1, [r7, #4]
 80031c6:	68fa      	ldr	r2, [r7, #12]
 80031c8:	4613      	mov	r3, r2
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	4413      	add	r3, r2
 80031ce:	00db      	lsls	r3, r3, #3
 80031d0:	440b      	add	r3, r1
 80031d2:	335c      	adds	r3, #92	; 0x5c
 80031d4:	2205      	movs	r2, #5
 80031d6:	701a      	strb	r2, [r3, #0]
 80031d8:	e06b      	b.n	80032b2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80031da:	6879      	ldr	r1, [r7, #4]
 80031dc:	68fa      	ldr	r2, [r7, #12]
 80031de:	4613      	mov	r3, r2
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	4413      	add	r3, r2
 80031e4:	00db      	lsls	r3, r3, #3
 80031e6:	440b      	add	r3, r1
 80031e8:	335d      	adds	r3, #93	; 0x5d
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	2b06      	cmp	r3, #6
 80031ee:	d00a      	beq.n	8003206 <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80031f0:	6879      	ldr	r1, [r7, #4]
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	4613      	mov	r3, r2
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	4413      	add	r3, r2
 80031fa:	00db      	lsls	r3, r3, #3
 80031fc:	440b      	add	r3, r1
 80031fe:	335d      	adds	r3, #93	; 0x5d
 8003200:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003202:	2b08      	cmp	r3, #8
 8003204:	d155      	bne.n	80032b2 <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 8003206:	6879      	ldr	r1, [r7, #4]
 8003208:	68fa      	ldr	r2, [r7, #12]
 800320a:	4613      	mov	r3, r2
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	4413      	add	r3, r2
 8003210:	00db      	lsls	r3, r3, #3
 8003212:	440b      	add	r3, r1
 8003214:	3358      	adds	r3, #88	; 0x58
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	1c59      	adds	r1, r3, #1
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	68fa      	ldr	r2, [r7, #12]
 800321e:	4613      	mov	r3, r2
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	4413      	add	r3, r2
 8003224:	00db      	lsls	r3, r3, #3
 8003226:	4403      	add	r3, r0
 8003228:	3358      	adds	r3, #88	; 0x58
 800322a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 800322c:	6879      	ldr	r1, [r7, #4]
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	4613      	mov	r3, r2
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	4413      	add	r3, r2
 8003236:	00db      	lsls	r3, r3, #3
 8003238:	440b      	add	r3, r1
 800323a:	3358      	adds	r3, #88	; 0x58
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2b03      	cmp	r3, #3
 8003240:	d914      	bls.n	800326c <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003242:	6879      	ldr	r1, [r7, #4]
 8003244:	68fa      	ldr	r2, [r7, #12]
 8003246:	4613      	mov	r3, r2
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	4413      	add	r3, r2
 800324c:	00db      	lsls	r3, r3, #3
 800324e:	440b      	add	r3, r1
 8003250:	3358      	adds	r3, #88	; 0x58
 8003252:	2200      	movs	r2, #0
 8003254:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003256:	6879      	ldr	r1, [r7, #4]
 8003258:	68fa      	ldr	r2, [r7, #12]
 800325a:	4613      	mov	r3, r2
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	4413      	add	r3, r2
 8003260:	00db      	lsls	r3, r3, #3
 8003262:	440b      	add	r3, r1
 8003264:	335c      	adds	r3, #92	; 0x5c
 8003266:	2204      	movs	r2, #4
 8003268:	701a      	strb	r2, [r3, #0]
 800326a:	e009      	b.n	8003280 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800326c:	6879      	ldr	r1, [r7, #4]
 800326e:	68fa      	ldr	r2, [r7, #12]
 8003270:	4613      	mov	r3, r2
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	4413      	add	r3, r2
 8003276:	00db      	lsls	r3, r3, #3
 8003278:	440b      	add	r3, r1
 800327a:	335c      	adds	r3, #92	; 0x5c
 800327c:	2202      	movs	r2, #2
 800327e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	015a      	lsls	r2, r3, #5
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	4413      	add	r3, r2
 8003288:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003296:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800329e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	015a      	lsls	r2, r3, #5
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	4413      	add	r3, r2
 80032a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032ac:	461a      	mov	r2, r3
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	015a      	lsls	r2, r3, #5
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	4413      	add	r3, r2
 80032ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032be:	461a      	mov	r2, r3
 80032c0:	2302      	movs	r3, #2
 80032c2:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	b2d8      	uxtb	r0, r3
 80032c8:	6879      	ldr	r1, [r7, #4]
 80032ca:	68fa      	ldr	r2, [r7, #12]
 80032cc:	4613      	mov	r3, r2
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	4413      	add	r3, r2
 80032d2:	00db      	lsls	r3, r3, #3
 80032d4:	440b      	add	r3, r1
 80032d6:	335c      	adds	r3, #92	; 0x5c
 80032d8:	781b      	ldrb	r3, [r3, #0]
 80032da:	461a      	mov	r2, r3
 80032dc:	4601      	mov	r1, r0
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f004 f9fa 	bl	80076d8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80032e4:	bf00      	nop
 80032e6:	3718      	adds	r7, #24
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}

080032ec <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b08a      	sub	sp, #40	; 0x28
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80032fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032fc:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	6a1b      	ldr	r3, [r3, #32]
 8003304:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	f003 030f 	and.w	r3, r3, #15
 800330c:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	0c5b      	lsrs	r3, r3, #17
 8003312:	f003 030f 	and.w	r3, r3, #15
 8003316:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	091b      	lsrs	r3, r3, #4
 800331c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003320:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	2b02      	cmp	r3, #2
 8003326:	d003      	beq.n	8003330 <HCD_RXQLVL_IRQHandler+0x44>
 8003328:	2b05      	cmp	r3, #5
 800332a:	f000 8082 	beq.w	8003432 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800332e:	e083      	b.n	8003438 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d07f      	beq.n	8003436 <HCD_RXQLVL_IRQHandler+0x14a>
 8003336:	6879      	ldr	r1, [r7, #4]
 8003338:	69ba      	ldr	r2, [r7, #24]
 800333a:	4613      	mov	r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	4413      	add	r3, r2
 8003340:	00db      	lsls	r3, r3, #3
 8003342:	440b      	add	r3, r1
 8003344:	3344      	adds	r3, #68	; 0x44
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d074      	beq.n	8003436 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6818      	ldr	r0, [r3, #0]
 8003350:	6879      	ldr	r1, [r7, #4]
 8003352:	69ba      	ldr	r2, [r7, #24]
 8003354:	4613      	mov	r3, r2
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	4413      	add	r3, r2
 800335a:	00db      	lsls	r3, r3, #3
 800335c:	440b      	add	r3, r1
 800335e:	3344      	adds	r3, #68	; 0x44
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	b292      	uxth	r2, r2
 8003366:	4619      	mov	r1, r3
 8003368:	f002 faaf 	bl	80058ca <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 800336c:	6879      	ldr	r1, [r7, #4]
 800336e:	69ba      	ldr	r2, [r7, #24]
 8003370:	4613      	mov	r3, r2
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	4413      	add	r3, r2
 8003376:	00db      	lsls	r3, r3, #3
 8003378:	440b      	add	r3, r1
 800337a:	3344      	adds	r3, #68	; 0x44
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	18d1      	adds	r1, r2, r3
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	4613      	mov	r3, r2
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	4413      	add	r3, r2
 800338c:	00db      	lsls	r3, r3, #3
 800338e:	4403      	add	r3, r0
 8003390:	3344      	adds	r3, #68	; 0x44
 8003392:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8003394:	6879      	ldr	r1, [r7, #4]
 8003396:	69ba      	ldr	r2, [r7, #24]
 8003398:	4613      	mov	r3, r2
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	4413      	add	r3, r2
 800339e:	00db      	lsls	r3, r3, #3
 80033a0:	440b      	add	r3, r1
 80033a2:	334c      	adds	r3, #76	; 0x4c
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	18d1      	adds	r1, r2, r3
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	4613      	mov	r3, r2
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	4413      	add	r3, r2
 80033b4:	00db      	lsls	r3, r3, #3
 80033b6:	4403      	add	r3, r0
 80033b8:	334c      	adds	r3, #76	; 0x4c
 80033ba:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	015a      	lsls	r2, r3, #5
 80033c0:	6a3b      	ldr	r3, [r7, #32]
 80033c2:	4413      	add	r3, r2
 80033c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033c8:	691a      	ldr	r2, [r3, #16]
 80033ca:	4b1d      	ldr	r3, [pc, #116]	; (8003440 <HCD_RXQLVL_IRQHandler+0x154>)
 80033cc:	4013      	ands	r3, r2
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d031      	beq.n	8003436 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	015a      	lsls	r2, r3, #5
 80033d6:	6a3b      	ldr	r3, [r7, #32]
 80033d8:	4413      	add	r3, r2
 80033da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80033e8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80033f0:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	015a      	lsls	r2, r3, #5
 80033f6:	6a3b      	ldr	r3, [r7, #32]
 80033f8:	4413      	add	r3, r2
 80033fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033fe:	461a      	mov	r2, r3
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8003404:	6879      	ldr	r1, [r7, #4]
 8003406:	69ba      	ldr	r2, [r7, #24]
 8003408:	4613      	mov	r3, r2
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	4413      	add	r3, r2
 800340e:	00db      	lsls	r3, r3, #3
 8003410:	440b      	add	r3, r1
 8003412:	3350      	adds	r3, #80	; 0x50
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	f083 0301 	eor.w	r3, r3, #1
 800341a:	b2d8      	uxtb	r0, r3
 800341c:	6879      	ldr	r1, [r7, #4]
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	4613      	mov	r3, r2
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	4413      	add	r3, r2
 8003426:	00db      	lsls	r3, r3, #3
 8003428:	440b      	add	r3, r1
 800342a:	3350      	adds	r3, #80	; 0x50
 800342c:	4602      	mov	r2, r0
 800342e:	701a      	strb	r2, [r3, #0]
      break;
 8003430:	e001      	b.n	8003436 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8003432:	bf00      	nop
 8003434:	e000      	b.n	8003438 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8003436:	bf00      	nop
  }
}
 8003438:	bf00      	nop
 800343a:	3728      	adds	r7, #40	; 0x28
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	1ff80000 	.word	0x1ff80000

08003444 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b086      	sub	sp, #24
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003470:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f003 0302 	and.w	r3, r3, #2
 8003478:	2b02      	cmp	r3, #2
 800347a:	d113      	bne.n	80034a4 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	2b01      	cmp	r3, #1
 8003484:	d10a      	bne.n	800349c <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	699a      	ldr	r2, [r3, #24]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8003494:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f004 f902 	bl	80076a0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	f043 0302 	orr.w	r3, r3, #2
 80034a2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f003 0308 	and.w	r3, r3, #8
 80034aa:	2b08      	cmp	r3, #8
 80034ac:	d147      	bne.n	800353e <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	f043 0308 	orr.w	r3, r3, #8
 80034b4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f003 0304 	and.w	r3, r3, #4
 80034bc:	2b04      	cmp	r3, #4
 80034be:	d129      	bne.n	8003514 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	699b      	ldr	r3, [r3, #24]
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d113      	bne.n	80034f0 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80034ce:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80034d2:	d106      	bne.n	80034e2 <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	2102      	movs	r1, #2
 80034da:	4618      	mov	r0, r3
 80034dc:	f002 fb30 	bl	8005b40 <USB_InitFSLSPClkSel>
 80034e0:	e011      	b.n	8003506 <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2101      	movs	r1, #1
 80034e8:	4618      	mov	r0, r3
 80034ea:	f002 fb29 	bl	8005b40 <USB_InitFSLSPClkSel>
 80034ee:	e00a      	b.n	8003506 <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d106      	bne.n	8003506 <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034fe:	461a      	mov	r2, r3
 8003500:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003504:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f004 f8f4 	bl	80076f4 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f004 f8c7 	bl	80076a0 <HAL_HCD_Connect_Callback>
 8003512:	e014      	b.n	800353e <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f004 f8fb 	bl	8007710 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	693a      	ldr	r2, [r7, #16]
 8003524:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8003528:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800352c:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	699a      	ldr	r2, [r3, #24]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800353c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	f003 0320 	and.w	r3, r3, #32
 8003544:	2b20      	cmp	r3, #32
 8003546:	d103      	bne.n	8003550 <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	f043 0320 	orr.w	r3, r3, #32
 800354e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003556:	461a      	mov	r2, r3
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	6013      	str	r3, [r2, #0]
}
 800355c:	bf00      	nop
 800355e:	3718      	adds	r7, #24
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e11f      	b.n	80037b6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b00      	cmp	r3, #0
 8003580:	d106      	bne.n	8003590 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f7fd fb2c 	bl	8000be8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2224      	movs	r2, #36	; 0x24
 8003594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f022 0201 	bic.w	r2, r2, #1
 80035a6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80035c6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035c8:	f001 f9de 	bl	8004988 <HAL_RCC_GetPCLK1Freq>
 80035cc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	4a7b      	ldr	r2, [pc, #492]	; (80037c0 <HAL_I2C_Init+0x25c>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d807      	bhi.n	80035e8 <HAL_I2C_Init+0x84>
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	4a7a      	ldr	r2, [pc, #488]	; (80037c4 <HAL_I2C_Init+0x260>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	bf94      	ite	ls
 80035e0:	2301      	movls	r3, #1
 80035e2:	2300      	movhi	r3, #0
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	e006      	b.n	80035f6 <HAL_I2C_Init+0x92>
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	4a77      	ldr	r2, [pc, #476]	; (80037c8 <HAL_I2C_Init+0x264>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	bf94      	ite	ls
 80035f0:	2301      	movls	r3, #1
 80035f2:	2300      	movhi	r3, #0
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d001      	beq.n	80035fe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e0db      	b.n	80037b6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	4a72      	ldr	r2, [pc, #456]	; (80037cc <HAL_I2C_Init+0x268>)
 8003602:	fba2 2303 	umull	r2, r3, r2, r3
 8003606:	0c9b      	lsrs	r3, r3, #18
 8003608:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	68ba      	ldr	r2, [r7, #8]
 800361a:	430a      	orrs	r2, r1
 800361c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	6a1b      	ldr	r3, [r3, #32]
 8003624:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	4a64      	ldr	r2, [pc, #400]	; (80037c0 <HAL_I2C_Init+0x25c>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d802      	bhi.n	8003638 <HAL_I2C_Init+0xd4>
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	3301      	adds	r3, #1
 8003636:	e009      	b.n	800364c <HAL_I2C_Init+0xe8>
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800363e:	fb02 f303 	mul.w	r3, r2, r3
 8003642:	4a63      	ldr	r2, [pc, #396]	; (80037d0 <HAL_I2C_Init+0x26c>)
 8003644:	fba2 2303 	umull	r2, r3, r2, r3
 8003648:	099b      	lsrs	r3, r3, #6
 800364a:	3301      	adds	r3, #1
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	6812      	ldr	r2, [r2, #0]
 8003650:	430b      	orrs	r3, r1
 8003652:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	69db      	ldr	r3, [r3, #28]
 800365a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800365e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	4956      	ldr	r1, [pc, #344]	; (80037c0 <HAL_I2C_Init+0x25c>)
 8003668:	428b      	cmp	r3, r1
 800366a:	d80d      	bhi.n	8003688 <HAL_I2C_Init+0x124>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	1e59      	subs	r1, r3, #1
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	fbb1 f3f3 	udiv	r3, r1, r3
 800367a:	3301      	adds	r3, #1
 800367c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003680:	2b04      	cmp	r3, #4
 8003682:	bf38      	it	cc
 8003684:	2304      	movcc	r3, #4
 8003686:	e04f      	b.n	8003728 <HAL_I2C_Init+0x1c4>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d111      	bne.n	80036b4 <HAL_I2C_Init+0x150>
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	1e58      	subs	r0, r3, #1
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6859      	ldr	r1, [r3, #4]
 8003698:	460b      	mov	r3, r1
 800369a:	005b      	lsls	r3, r3, #1
 800369c:	440b      	add	r3, r1
 800369e:	fbb0 f3f3 	udiv	r3, r0, r3
 80036a2:	3301      	adds	r3, #1
 80036a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	bf0c      	ite	eq
 80036ac:	2301      	moveq	r3, #1
 80036ae:	2300      	movne	r3, #0
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	e012      	b.n	80036da <HAL_I2C_Init+0x176>
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	1e58      	subs	r0, r3, #1
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6859      	ldr	r1, [r3, #4]
 80036bc:	460b      	mov	r3, r1
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	440b      	add	r3, r1
 80036c2:	0099      	lsls	r1, r3, #2
 80036c4:	440b      	add	r3, r1
 80036c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036ca:	3301      	adds	r3, #1
 80036cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	bf0c      	ite	eq
 80036d4:	2301      	moveq	r3, #1
 80036d6:	2300      	movne	r3, #0
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d001      	beq.n	80036e2 <HAL_I2C_Init+0x17e>
 80036de:	2301      	movs	r3, #1
 80036e0:	e022      	b.n	8003728 <HAL_I2C_Init+0x1c4>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d10e      	bne.n	8003708 <HAL_I2C_Init+0x1a4>
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	1e58      	subs	r0, r3, #1
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6859      	ldr	r1, [r3, #4]
 80036f2:	460b      	mov	r3, r1
 80036f4:	005b      	lsls	r3, r3, #1
 80036f6:	440b      	add	r3, r1
 80036f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80036fc:	3301      	adds	r3, #1
 80036fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003702:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003706:	e00f      	b.n	8003728 <HAL_I2C_Init+0x1c4>
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	1e58      	subs	r0, r3, #1
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6859      	ldr	r1, [r3, #4]
 8003710:	460b      	mov	r3, r1
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	440b      	add	r3, r1
 8003716:	0099      	lsls	r1, r3, #2
 8003718:	440b      	add	r3, r1
 800371a:	fbb0 f3f3 	udiv	r3, r0, r3
 800371e:	3301      	adds	r3, #1
 8003720:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003724:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003728:	6879      	ldr	r1, [r7, #4]
 800372a:	6809      	ldr	r1, [r1, #0]
 800372c:	4313      	orrs	r3, r2
 800372e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	69da      	ldr	r2, [r3, #28]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a1b      	ldr	r3, [r3, #32]
 8003742:	431a      	orrs	r2, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	430a      	orrs	r2, r1
 800374a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003756:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	6911      	ldr	r1, [r2, #16]
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	68d2      	ldr	r2, [r2, #12]
 8003762:	4311      	orrs	r1, r2
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	6812      	ldr	r2, [r2, #0]
 8003768:	430b      	orrs	r3, r1
 800376a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	695a      	ldr	r2, [r3, #20]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	699b      	ldr	r3, [r3, #24]
 800377e:	431a      	orrs	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	430a      	orrs	r2, r1
 8003786:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f042 0201 	orr.w	r2, r2, #1
 8003796:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2220      	movs	r2, #32
 80037a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3710      	adds	r7, #16
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	000186a0 	.word	0x000186a0
 80037c4:	001e847f 	.word	0x001e847f
 80037c8:	003d08ff 	.word	0x003d08ff
 80037cc:	431bde83 	.word	0x431bde83
 80037d0:	10624dd3 	.word	0x10624dd3

080037d4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b088      	sub	sp, #32
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e128      	b.n	8003a38 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d109      	bne.n	8003806 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a90      	ldr	r2, [pc, #576]	; (8003a40 <HAL_I2S_Init+0x26c>)
 80037fe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f7fd fa39 	bl	8000c78 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2202      	movs	r2, #2
 800380a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	69db      	ldr	r3, [r3, #28]
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	6812      	ldr	r2, [r2, #0]
 8003818:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800381c:	f023 030f 	bic.w	r3, r3, #15
 8003820:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2202      	movs	r2, #2
 8003828:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	2b02      	cmp	r3, #2
 8003830:	d060      	beq.n	80038f4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d102      	bne.n	8003840 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800383a:	2310      	movs	r3, #16
 800383c:	617b      	str	r3, [r7, #20]
 800383e:	e001      	b.n	8003844 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003840:	2320      	movs	r3, #32
 8003842:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	2b20      	cmp	r3, #32
 800384a:	d802      	bhi.n	8003852 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	005b      	lsls	r3, r3, #1
 8003850:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003852:	2001      	movs	r0, #1
 8003854:	f001 f9a2 	bl	8004b9c <HAL_RCCEx_GetPeriphCLKFreq>
 8003858:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	691b      	ldr	r3, [r3, #16]
 800385e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003862:	d125      	bne.n	80038b0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d010      	beq.n	800388e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	68fa      	ldr	r2, [r7, #12]
 8003872:	fbb2 f2f3 	udiv	r2, r2, r3
 8003876:	4613      	mov	r3, r2
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	4413      	add	r3, r2
 800387c:	005b      	lsls	r3, r3, #1
 800387e:	461a      	mov	r2, r3
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	695b      	ldr	r3, [r3, #20]
 8003884:	fbb2 f3f3 	udiv	r3, r2, r3
 8003888:	3305      	adds	r3, #5
 800388a:	613b      	str	r3, [r7, #16]
 800388c:	e01f      	b.n	80038ce <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	00db      	lsls	r3, r3, #3
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	fbb2 f2f3 	udiv	r2, r2, r3
 8003898:	4613      	mov	r3, r2
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	4413      	add	r3, r2
 800389e:	005b      	lsls	r3, r3, #1
 80038a0:	461a      	mov	r2, r3
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	695b      	ldr	r3, [r3, #20]
 80038a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80038aa:	3305      	adds	r3, #5
 80038ac:	613b      	str	r3, [r7, #16]
 80038ae:	e00e      	b.n	80038ce <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80038b0:	68fa      	ldr	r2, [r7, #12]
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80038b8:	4613      	mov	r3, r2
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	4413      	add	r3, r2
 80038be:	005b      	lsls	r3, r3, #1
 80038c0:	461a      	mov	r2, r3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ca:	3305      	adds	r3, #5
 80038cc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	4a5c      	ldr	r2, [pc, #368]	; (8003a44 <HAL_I2S_Init+0x270>)
 80038d2:	fba2 2303 	umull	r2, r3, r2, r3
 80038d6:	08db      	lsrs	r3, r3, #3
 80038d8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	f003 0301 	and.w	r3, r3, #1
 80038e0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	69bb      	ldr	r3, [r7, #24]
 80038e6:	1ad3      	subs	r3, r2, r3
 80038e8:	085b      	lsrs	r3, r3, #1
 80038ea:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80038ec:	69bb      	ldr	r3, [r7, #24]
 80038ee:	021b      	lsls	r3, r3, #8
 80038f0:	61bb      	str	r3, [r7, #24]
 80038f2:	e003      	b.n	80038fc <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80038f4:	2302      	movs	r3, #2
 80038f6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80038f8:	2300      	movs	r3, #0
 80038fa:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d902      	bls.n	8003908 <HAL_I2S_Init+0x134>
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	2bff      	cmp	r3, #255	; 0xff
 8003906:	d907      	bls.n	8003918 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800390c:	f043 0210 	orr.w	r2, r3, #16
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e08f      	b.n	8003a38 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	691a      	ldr	r2, [r3, #16]
 800391c:	69bb      	ldr	r3, [r7, #24]
 800391e:	ea42 0103 	orr.w	r1, r2, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	69fa      	ldr	r2, [r7, #28]
 8003928:	430a      	orrs	r2, r1
 800392a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	69db      	ldr	r3, [r3, #28]
 8003932:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003936:	f023 030f 	bic.w	r3, r3, #15
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	6851      	ldr	r1, [r2, #4]
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	6892      	ldr	r2, [r2, #8]
 8003942:	4311      	orrs	r1, r2
 8003944:	687a      	ldr	r2, [r7, #4]
 8003946:	68d2      	ldr	r2, [r2, #12]
 8003948:	4311      	orrs	r1, r2
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	6992      	ldr	r2, [r2, #24]
 800394e:	430a      	orrs	r2, r1
 8003950:	431a      	orrs	r2, r3
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800395a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6a1b      	ldr	r3, [r3, #32]
 8003960:	2b01      	cmp	r3, #1
 8003962:	d161      	bne.n	8003a28 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4a38      	ldr	r2, [pc, #224]	; (8003a48 <HAL_I2S_Init+0x274>)
 8003968:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a37      	ldr	r2, [pc, #220]	; (8003a4c <HAL_I2S_Init+0x278>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d101      	bne.n	8003978 <HAL_I2S_Init+0x1a4>
 8003974:	4b36      	ldr	r3, [pc, #216]	; (8003a50 <HAL_I2S_Init+0x27c>)
 8003976:	e001      	b.n	800397c <HAL_I2S_Init+0x1a8>
 8003978:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800397c:	69db      	ldr	r3, [r3, #28]
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	6812      	ldr	r2, [r2, #0]
 8003982:	4932      	ldr	r1, [pc, #200]	; (8003a4c <HAL_I2S_Init+0x278>)
 8003984:	428a      	cmp	r2, r1
 8003986:	d101      	bne.n	800398c <HAL_I2S_Init+0x1b8>
 8003988:	4a31      	ldr	r2, [pc, #196]	; (8003a50 <HAL_I2S_Init+0x27c>)
 800398a:	e001      	b.n	8003990 <HAL_I2S_Init+0x1bc>
 800398c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003990:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003994:	f023 030f 	bic.w	r3, r3, #15
 8003998:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a2b      	ldr	r2, [pc, #172]	; (8003a4c <HAL_I2S_Init+0x278>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d101      	bne.n	80039a8 <HAL_I2S_Init+0x1d4>
 80039a4:	4b2a      	ldr	r3, [pc, #168]	; (8003a50 <HAL_I2S_Init+0x27c>)
 80039a6:	e001      	b.n	80039ac <HAL_I2S_Init+0x1d8>
 80039a8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039ac:	2202      	movs	r2, #2
 80039ae:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a25      	ldr	r2, [pc, #148]	; (8003a4c <HAL_I2S_Init+0x278>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d101      	bne.n	80039be <HAL_I2S_Init+0x1ea>
 80039ba:	4b25      	ldr	r3, [pc, #148]	; (8003a50 <HAL_I2S_Init+0x27c>)
 80039bc:	e001      	b.n	80039c2 <HAL_I2S_Init+0x1ee>
 80039be:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039c2:	69db      	ldr	r3, [r3, #28]
 80039c4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039ce:	d003      	beq.n	80039d8 <HAL_I2S_Init+0x204>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d103      	bne.n	80039e0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80039d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80039dc:	613b      	str	r3, [r7, #16]
 80039de:	e001      	b.n	80039e4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80039e0:	2300      	movs	r3, #0
 80039e2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	b299      	uxth	r1, r3
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	699b      	ldr	r3, [r3, #24]
 80039f8:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80039fa:	4303      	orrs	r3, r0
 80039fc:	b29b      	uxth	r3, r3
 80039fe:	430b      	orrs	r3, r1
 8003a00:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8003a02:	4313      	orrs	r3, r2
 8003a04:	b29a      	uxth	r2, r3
 8003a06:	897b      	ldrh	r3, [r7, #10]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003a10:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a0d      	ldr	r2, [pc, #52]	; (8003a4c <HAL_I2S_Init+0x278>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d101      	bne.n	8003a20 <HAL_I2S_Init+0x24c>
 8003a1c:	4b0c      	ldr	r3, [pc, #48]	; (8003a50 <HAL_I2S_Init+0x27c>)
 8003a1e:	e001      	b.n	8003a24 <HAL_I2S_Init+0x250>
 8003a20:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a24:	897a      	ldrh	r2, [r7, #10]
 8003a26:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003a36:	2300      	movs	r3, #0
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3720      	adds	r7, #32
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}
 8003a40:	08003b4b 	.word	0x08003b4b
 8003a44:	cccccccd 	.word	0xcccccccd
 8003a48:	08003c61 	.word	0x08003c61
 8003a4c:	40003800 	.word	0x40003800
 8003a50:	40003400 	.word	0x40003400

08003a54 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003a5c:	bf00      	nop
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003a70:	bf00      	nop
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003a84:	bf00      	nop
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9c:	881a      	ldrh	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa8:	1c9a      	adds	r2, r3, #2
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	3b01      	subs	r3, #1
 8003ab6:	b29a      	uxth	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d10e      	bne.n	8003ae4 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	685a      	ldr	r2, [r3, #4]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003ad4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f7ff ffb8 	bl	8003a54 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003ae4:	bf00      	nop
 8003ae6:	3708      	adds	r7, #8
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}

08003aec <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	68da      	ldr	r2, [r3, #12]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003afe:	b292      	uxth	r2, r2
 8003b00:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b06:	1c9a      	adds	r2, r3, #2
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	3b01      	subs	r3, #1
 8003b14:	b29a      	uxth	r2, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d10e      	bne.n	8003b42 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	685a      	ldr	r2, [r3, #4]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003b32:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f7ff ff93 	bl	8003a68 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003b42:	bf00      	nop
 8003b44:	3708      	adds	r7, #8
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}

08003b4a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003b4a:	b580      	push	{r7, lr}
 8003b4c:	b086      	sub	sp, #24
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b04      	cmp	r3, #4
 8003b64:	d13a      	bne.n	8003bdc <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	f003 0301 	and.w	r3, r3, #1
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d109      	bne.n	8003b84 <I2S_IRQHandler+0x3a>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b7a:	2b40      	cmp	r3, #64	; 0x40
 8003b7c:	d102      	bne.n	8003b84 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f7ff ffb4 	bl	8003aec <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b8a:	2b40      	cmp	r3, #64	; 0x40
 8003b8c:	d126      	bne.n	8003bdc <I2S_IRQHandler+0x92>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f003 0320 	and.w	r3, r3, #32
 8003b98:	2b20      	cmp	r3, #32
 8003b9a:	d11f      	bne.n	8003bdc <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	685a      	ldr	r2, [r3, #4]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003baa:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003bac:	2300      	movs	r3, #0
 8003bae:	613b      	str	r3, [r7, #16]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	68db      	ldr	r3, [r3, #12]
 8003bb6:	613b      	str	r3, [r7, #16]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	613b      	str	r3, [r7, #16]
 8003bc0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bce:	f043 0202 	orr.w	r2, r3, #2
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f7ff ff50 	bl	8003a7c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	2b03      	cmp	r3, #3
 8003be6:	d136      	bne.n	8003c56 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	f003 0302 	and.w	r3, r3, #2
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d109      	bne.n	8003c06 <I2S_IRQHandler+0xbc>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bfc:	2b80      	cmp	r3, #128	; 0x80
 8003bfe:	d102      	bne.n	8003c06 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f7ff ff45 	bl	8003a90 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	f003 0308 	and.w	r3, r3, #8
 8003c0c:	2b08      	cmp	r3, #8
 8003c0e:	d122      	bne.n	8003c56 <I2S_IRQHandler+0x10c>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	f003 0320 	and.w	r3, r3, #32
 8003c1a:	2b20      	cmp	r3, #32
 8003c1c:	d11b      	bne.n	8003c56 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	685a      	ldr	r2, [r3, #4]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003c2c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003c2e:	2300      	movs	r3, #0
 8003c30:	60fb      	str	r3, [r7, #12]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	60fb      	str	r3, [r7, #12]
 8003c3a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c48:	f043 0204 	orr.w	r2, r3, #4
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f7ff ff13 	bl	8003a7c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003c56:	bf00      	nop
 8003c58:	3718      	adds	r7, #24
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
	...

08003c60 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b088      	sub	sp, #32
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4aa2      	ldr	r2, [pc, #648]	; (8003f00 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d101      	bne.n	8003c7e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003c7a:	4ba2      	ldr	r3, [pc, #648]	; (8003f04 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003c7c:	e001      	b.n	8003c82 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003c7e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a9b      	ldr	r2, [pc, #620]	; (8003f00 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d101      	bne.n	8003c9c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003c98:	4b9a      	ldr	r3, [pc, #616]	; (8003f04 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003c9a:	e001      	b.n	8003ca0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003c9c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cac:	d004      	beq.n	8003cb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	f040 8099 	bne.w	8003dea <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	f003 0302 	and.w	r3, r3, #2
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d107      	bne.n	8003cd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d002      	beq.n	8003cd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f000 f925 	bl	8003f1c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	f003 0301 	and.w	r3, r3, #1
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d107      	bne.n	8003cec <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d002      	beq.n	8003cec <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 f9c8 	bl	800407c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cf2:	2b40      	cmp	r3, #64	; 0x40
 8003cf4:	d13a      	bne.n	8003d6c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	f003 0320 	and.w	r3, r3, #32
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d035      	beq.n	8003d6c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a7e      	ldr	r2, [pc, #504]	; (8003f00 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d101      	bne.n	8003d0e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003d0a:	4b7e      	ldr	r3, [pc, #504]	; (8003f04 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003d0c:	e001      	b.n	8003d12 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003d0e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003d12:	685a      	ldr	r2, [r3, #4]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4979      	ldr	r1, [pc, #484]	; (8003f00 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003d1a:	428b      	cmp	r3, r1
 8003d1c:	d101      	bne.n	8003d22 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003d1e:	4b79      	ldr	r3, [pc, #484]	; (8003f04 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003d20:	e001      	b.n	8003d26 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003d22:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003d26:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003d2a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	685a      	ldr	r2, [r3, #4]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003d3a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	60fb      	str	r3, [r7, #12]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	60fb      	str	r3, [r7, #12]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	60fb      	str	r3, [r7, #12]
 8003d50:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2201      	movs	r2, #1
 8003d56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d5e:	f043 0202 	orr.w	r2, r3, #2
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f7ff fe88 	bl	8003a7c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	f003 0308 	and.w	r3, r3, #8
 8003d72:	2b08      	cmp	r3, #8
 8003d74:	f040 80be 	bne.w	8003ef4 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	f003 0320 	and.w	r3, r3, #32
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	f000 80b8 	beq.w	8003ef4 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	685a      	ldr	r2, [r3, #4]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003d92:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a59      	ldr	r2, [pc, #356]	; (8003f00 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d101      	bne.n	8003da2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003d9e:	4b59      	ldr	r3, [pc, #356]	; (8003f04 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003da0:	e001      	b.n	8003da6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003da2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003da6:	685a      	ldr	r2, [r3, #4]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4954      	ldr	r1, [pc, #336]	; (8003f00 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003dae:	428b      	cmp	r3, r1
 8003db0:	d101      	bne.n	8003db6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003db2:	4b54      	ldr	r3, [pc, #336]	; (8003f04 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003db4:	e001      	b.n	8003dba <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003db6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003dba:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003dbe:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	60bb      	str	r3, [r7, #8]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	60bb      	str	r3, [r7, #8]
 8003dcc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dda:	f043 0204 	orr.w	r2, r3, #4
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f7ff fe4a 	bl	8003a7c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003de8:	e084      	b.n	8003ef4 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003dea:	69bb      	ldr	r3, [r7, #24]
 8003dec:	f003 0302 	and.w	r3, r3, #2
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d107      	bne.n	8003e04 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d002      	beq.n	8003e04 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 f8be 	bl	8003f80 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003e04:	69fb      	ldr	r3, [r7, #28]
 8003e06:	f003 0301 	and.w	r3, r3, #1
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d107      	bne.n	8003e1e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d002      	beq.n	8003e1e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003e18:	6878      	ldr	r0, [r7, #4]
 8003e1a:	f000 f8fd 	bl	8004018 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e24:	2b40      	cmp	r3, #64	; 0x40
 8003e26:	d12f      	bne.n	8003e88 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	f003 0320 	and.w	r3, r3, #32
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d02a      	beq.n	8003e88 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	685a      	ldr	r2, [r3, #4]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003e40:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a2e      	ldr	r2, [pc, #184]	; (8003f00 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d101      	bne.n	8003e50 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003e4c:	4b2d      	ldr	r3, [pc, #180]	; (8003f04 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003e4e:	e001      	b.n	8003e54 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003e50:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e54:	685a      	ldr	r2, [r3, #4]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4929      	ldr	r1, [pc, #164]	; (8003f00 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003e5c:	428b      	cmp	r3, r1
 8003e5e:	d101      	bne.n	8003e64 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003e60:	4b28      	ldr	r3, [pc, #160]	; (8003f04 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003e62:	e001      	b.n	8003e68 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003e64:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e68:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003e6c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2201      	movs	r2, #1
 8003e72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e7a:	f043 0202 	orr.w	r2, r3, #2
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f7ff fdfa 	bl	8003a7c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	f003 0308 	and.w	r3, r3, #8
 8003e8e:	2b08      	cmp	r3, #8
 8003e90:	d131      	bne.n	8003ef6 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	f003 0320 	and.w	r3, r3, #32
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d02c      	beq.n	8003ef6 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a17      	ldr	r2, [pc, #92]	; (8003f00 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d101      	bne.n	8003eaa <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003ea6:	4b17      	ldr	r3, [pc, #92]	; (8003f04 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003ea8:	e001      	b.n	8003eae <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003eaa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003eae:	685a      	ldr	r2, [r3, #4]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4912      	ldr	r1, [pc, #72]	; (8003f00 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003eb6:	428b      	cmp	r3, r1
 8003eb8:	d101      	bne.n	8003ebe <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8003eba:	4b12      	ldr	r3, [pc, #72]	; (8003f04 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003ebc:	e001      	b.n	8003ec2 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8003ebe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ec2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003ec6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	685a      	ldr	r2, [r3, #4]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003ed6:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ee4:	f043 0204 	orr.w	r2, r3, #4
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f7ff fdc5 	bl	8003a7c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003ef2:	e000      	b.n	8003ef6 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003ef4:	bf00      	nop
}
 8003ef6:	bf00      	nop
 8003ef8:	3720      	adds	r7, #32
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	40003800 	.word	0x40003800
 8003f04:	40003400 	.word	0x40003400

08003f08 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003f10:	bf00      	nop
 8003f12:	370c      	adds	r7, #12
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f28:	1c99      	adds	r1, r3, #2
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	6251      	str	r1, [r2, #36]	; 0x24
 8003f2e:	881a      	ldrh	r2, [r3, #0]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	3b01      	subs	r3, #1
 8003f3e:	b29a      	uxth	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d113      	bne.n	8003f76 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	685a      	ldr	r2, [r3, #4]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003f5c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d106      	bne.n	8003f76 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f7ff ffc9 	bl	8003f08 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f76:	bf00      	nop
 8003f78:	3708      	adds	r7, #8
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
	...

08003f80 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b082      	sub	sp, #8
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f8c:	1c99      	adds	r1, r3, #2
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	6251      	str	r1, [r2, #36]	; 0x24
 8003f92:	8819      	ldrh	r1, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a1d      	ldr	r2, [pc, #116]	; (8004010 <I2SEx_TxISR_I2SExt+0x90>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d101      	bne.n	8003fa2 <I2SEx_TxISR_I2SExt+0x22>
 8003f9e:	4b1d      	ldr	r3, [pc, #116]	; (8004014 <I2SEx_TxISR_I2SExt+0x94>)
 8003fa0:	e001      	b.n	8003fa6 <I2SEx_TxISR_I2SExt+0x26>
 8003fa2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003fa6:	460a      	mov	r2, r1
 8003fa8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	3b01      	subs	r3, #1
 8003fb2:	b29a      	uxth	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d121      	bne.n	8004006 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a12      	ldr	r2, [pc, #72]	; (8004010 <I2SEx_TxISR_I2SExt+0x90>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d101      	bne.n	8003fd0 <I2SEx_TxISR_I2SExt+0x50>
 8003fcc:	4b11      	ldr	r3, [pc, #68]	; (8004014 <I2SEx_TxISR_I2SExt+0x94>)
 8003fce:	e001      	b.n	8003fd4 <I2SEx_TxISR_I2SExt+0x54>
 8003fd0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003fd4:	685a      	ldr	r2, [r3, #4]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	490d      	ldr	r1, [pc, #52]	; (8004010 <I2SEx_TxISR_I2SExt+0x90>)
 8003fdc:	428b      	cmp	r3, r1
 8003fde:	d101      	bne.n	8003fe4 <I2SEx_TxISR_I2SExt+0x64>
 8003fe0:	4b0c      	ldr	r3, [pc, #48]	; (8004014 <I2SEx_TxISR_I2SExt+0x94>)
 8003fe2:	e001      	b.n	8003fe8 <I2SEx_TxISR_I2SExt+0x68>
 8003fe4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003fe8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003fec:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d106      	bne.n	8004006 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004000:	6878      	ldr	r0, [r7, #4]
 8004002:	f7ff ff81 	bl	8003f08 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004006:	bf00      	nop
 8004008:	3708      	adds	r7, #8
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	40003800 	.word	0x40003800
 8004014:	40003400 	.word	0x40003400

08004018 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b082      	sub	sp, #8
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	68d8      	ldr	r0, [r3, #12]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800402a:	1c99      	adds	r1, r3, #2
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004030:	b282      	uxth	r2, r0
 8004032:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004038:	b29b      	uxth	r3, r3
 800403a:	3b01      	subs	r3, #1
 800403c:	b29a      	uxth	r2, r3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004046:	b29b      	uxth	r3, r3
 8004048:	2b00      	cmp	r3, #0
 800404a:	d113      	bne.n	8004074 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	685a      	ldr	r2, [r3, #4]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800405a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004060:	b29b      	uxth	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d106      	bne.n	8004074 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2201      	movs	r2, #1
 800406a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f7ff ff4a 	bl	8003f08 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004074:	bf00      	nop
 8004076:	3708      	adds	r7, #8
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b082      	sub	sp, #8
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a20      	ldr	r2, [pc, #128]	; (800410c <I2SEx_RxISR_I2SExt+0x90>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d101      	bne.n	8004092 <I2SEx_RxISR_I2SExt+0x16>
 800408e:	4b20      	ldr	r3, [pc, #128]	; (8004110 <I2SEx_RxISR_I2SExt+0x94>)
 8004090:	e001      	b.n	8004096 <I2SEx_RxISR_I2SExt+0x1a>
 8004092:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004096:	68d8      	ldr	r0, [r3, #12]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800409c:	1c99      	adds	r1, r3, #2
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	62d1      	str	r1, [r2, #44]	; 0x2c
 80040a2:	b282      	uxth	r2, r0
 80040a4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	3b01      	subs	r3, #1
 80040ae:	b29a      	uxth	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d121      	bne.n	8004102 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a12      	ldr	r2, [pc, #72]	; (800410c <I2SEx_RxISR_I2SExt+0x90>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d101      	bne.n	80040cc <I2SEx_RxISR_I2SExt+0x50>
 80040c8:	4b11      	ldr	r3, [pc, #68]	; (8004110 <I2SEx_RxISR_I2SExt+0x94>)
 80040ca:	e001      	b.n	80040d0 <I2SEx_RxISR_I2SExt+0x54>
 80040cc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80040d0:	685a      	ldr	r2, [r3, #4]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	490d      	ldr	r1, [pc, #52]	; (800410c <I2SEx_RxISR_I2SExt+0x90>)
 80040d8:	428b      	cmp	r3, r1
 80040da:	d101      	bne.n	80040e0 <I2SEx_RxISR_I2SExt+0x64>
 80040dc:	4b0c      	ldr	r3, [pc, #48]	; (8004110 <I2SEx_RxISR_I2SExt+0x94>)
 80040de:	e001      	b.n	80040e4 <I2SEx_RxISR_I2SExt+0x68>
 80040e0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80040e4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80040e8:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d106      	bne.n	8004102 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f7ff ff03 	bl	8003f08 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004102:	bf00      	nop
 8004104:	3708      	adds	r7, #8
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	40003800 	.word	0x40003800
 8004110:	40003400 	.word	0x40003400

08004114 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b086      	sub	sp, #24
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d101      	bne.n	8004126 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e25b      	b.n	80045de <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b00      	cmp	r3, #0
 8004130:	d075      	beq.n	800421e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004132:	4ba3      	ldr	r3, [pc, #652]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f003 030c 	and.w	r3, r3, #12
 800413a:	2b04      	cmp	r3, #4
 800413c:	d00c      	beq.n	8004158 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800413e:	4ba0      	ldr	r3, [pc, #640]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004146:	2b08      	cmp	r3, #8
 8004148:	d112      	bne.n	8004170 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800414a:	4b9d      	ldr	r3, [pc, #628]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004152:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004156:	d10b      	bne.n	8004170 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004158:	4b99      	ldr	r3, [pc, #612]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004160:	2b00      	cmp	r3, #0
 8004162:	d05b      	beq.n	800421c <HAL_RCC_OscConfig+0x108>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d157      	bne.n	800421c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e236      	b.n	80045de <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004178:	d106      	bne.n	8004188 <HAL_RCC_OscConfig+0x74>
 800417a:	4b91      	ldr	r3, [pc, #580]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a90      	ldr	r2, [pc, #576]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 8004180:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004184:	6013      	str	r3, [r2, #0]
 8004186:	e01d      	b.n	80041c4 <HAL_RCC_OscConfig+0xb0>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004190:	d10c      	bne.n	80041ac <HAL_RCC_OscConfig+0x98>
 8004192:	4b8b      	ldr	r3, [pc, #556]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a8a      	ldr	r2, [pc, #552]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 8004198:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800419c:	6013      	str	r3, [r2, #0]
 800419e:	4b88      	ldr	r3, [pc, #544]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a87      	ldr	r2, [pc, #540]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 80041a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041a8:	6013      	str	r3, [r2, #0]
 80041aa:	e00b      	b.n	80041c4 <HAL_RCC_OscConfig+0xb0>
 80041ac:	4b84      	ldr	r3, [pc, #528]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a83      	ldr	r2, [pc, #524]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 80041b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041b6:	6013      	str	r3, [r2, #0]
 80041b8:	4b81      	ldr	r3, [pc, #516]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a80      	ldr	r2, [pc, #512]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 80041be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d013      	beq.n	80041f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041cc:	f7fc ff56 	bl	800107c <HAL_GetTick>
 80041d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041d2:	e008      	b.n	80041e6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041d4:	f7fc ff52 	bl	800107c <HAL_GetTick>
 80041d8:	4602      	mov	r2, r0
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	2b64      	cmp	r3, #100	; 0x64
 80041e0:	d901      	bls.n	80041e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e1fb      	b.n	80045de <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041e6:	4b76      	ldr	r3, [pc, #472]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d0f0      	beq.n	80041d4 <HAL_RCC_OscConfig+0xc0>
 80041f2:	e014      	b.n	800421e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041f4:	f7fc ff42 	bl	800107c <HAL_GetTick>
 80041f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041fa:	e008      	b.n	800420e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041fc:	f7fc ff3e 	bl	800107c <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b64      	cmp	r3, #100	; 0x64
 8004208:	d901      	bls.n	800420e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e1e7      	b.n	80045de <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800420e:	4b6c      	ldr	r3, [pc, #432]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d1f0      	bne.n	80041fc <HAL_RCC_OscConfig+0xe8>
 800421a:	e000      	b.n	800421e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800421c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 0302 	and.w	r3, r3, #2
 8004226:	2b00      	cmp	r3, #0
 8004228:	d063      	beq.n	80042f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800422a:	4b65      	ldr	r3, [pc, #404]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f003 030c 	and.w	r3, r3, #12
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00b      	beq.n	800424e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004236:	4b62      	ldr	r3, [pc, #392]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800423e:	2b08      	cmp	r3, #8
 8004240:	d11c      	bne.n	800427c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004242:	4b5f      	ldr	r3, [pc, #380]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800424a:	2b00      	cmp	r3, #0
 800424c:	d116      	bne.n	800427c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800424e:	4b5c      	ldr	r3, [pc, #368]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	2b00      	cmp	r3, #0
 8004258:	d005      	beq.n	8004266 <HAL_RCC_OscConfig+0x152>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	2b01      	cmp	r3, #1
 8004260:	d001      	beq.n	8004266 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e1bb      	b.n	80045de <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004266:	4b56      	ldr	r3, [pc, #344]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	691b      	ldr	r3, [r3, #16]
 8004272:	00db      	lsls	r3, r3, #3
 8004274:	4952      	ldr	r1, [pc, #328]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 8004276:	4313      	orrs	r3, r2
 8004278:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800427a:	e03a      	b.n	80042f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d020      	beq.n	80042c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004284:	4b4f      	ldr	r3, [pc, #316]	; (80043c4 <HAL_RCC_OscConfig+0x2b0>)
 8004286:	2201      	movs	r2, #1
 8004288:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800428a:	f7fc fef7 	bl	800107c <HAL_GetTick>
 800428e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004290:	e008      	b.n	80042a4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004292:	f7fc fef3 	bl	800107c <HAL_GetTick>
 8004296:	4602      	mov	r2, r0
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	2b02      	cmp	r3, #2
 800429e:	d901      	bls.n	80042a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e19c      	b.n	80045de <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042a4:	4b46      	ldr	r3, [pc, #280]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d0f0      	beq.n	8004292 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042b0:	4b43      	ldr	r3, [pc, #268]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	00db      	lsls	r3, r3, #3
 80042be:	4940      	ldr	r1, [pc, #256]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 80042c0:	4313      	orrs	r3, r2
 80042c2:	600b      	str	r3, [r1, #0]
 80042c4:	e015      	b.n	80042f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042c6:	4b3f      	ldr	r3, [pc, #252]	; (80043c4 <HAL_RCC_OscConfig+0x2b0>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042cc:	f7fc fed6 	bl	800107c <HAL_GetTick>
 80042d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042d2:	e008      	b.n	80042e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042d4:	f7fc fed2 	bl	800107c <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	2b02      	cmp	r3, #2
 80042e0:	d901      	bls.n	80042e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e17b      	b.n	80045de <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042e6:	4b36      	ldr	r3, [pc, #216]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d1f0      	bne.n	80042d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0308 	and.w	r3, r3, #8
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d030      	beq.n	8004360 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d016      	beq.n	8004334 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004306:	4b30      	ldr	r3, [pc, #192]	; (80043c8 <HAL_RCC_OscConfig+0x2b4>)
 8004308:	2201      	movs	r2, #1
 800430a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800430c:	f7fc feb6 	bl	800107c <HAL_GetTick>
 8004310:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004312:	e008      	b.n	8004326 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004314:	f7fc feb2 	bl	800107c <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b02      	cmp	r3, #2
 8004320:	d901      	bls.n	8004326 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e15b      	b.n	80045de <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004326:	4b26      	ldr	r3, [pc, #152]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 8004328:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800432a:	f003 0302 	and.w	r3, r3, #2
 800432e:	2b00      	cmp	r3, #0
 8004330:	d0f0      	beq.n	8004314 <HAL_RCC_OscConfig+0x200>
 8004332:	e015      	b.n	8004360 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004334:	4b24      	ldr	r3, [pc, #144]	; (80043c8 <HAL_RCC_OscConfig+0x2b4>)
 8004336:	2200      	movs	r2, #0
 8004338:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800433a:	f7fc fe9f 	bl	800107c <HAL_GetTick>
 800433e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004340:	e008      	b.n	8004354 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004342:	f7fc fe9b 	bl	800107c <HAL_GetTick>
 8004346:	4602      	mov	r2, r0
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	2b02      	cmp	r3, #2
 800434e:	d901      	bls.n	8004354 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	e144      	b.n	80045de <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004354:	4b1a      	ldr	r3, [pc, #104]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 8004356:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004358:	f003 0302 	and.w	r3, r3, #2
 800435c:	2b00      	cmp	r3, #0
 800435e:	d1f0      	bne.n	8004342 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 0304 	and.w	r3, r3, #4
 8004368:	2b00      	cmp	r3, #0
 800436a:	f000 80a0 	beq.w	80044ae <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800436e:	2300      	movs	r3, #0
 8004370:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004372:	4b13      	ldr	r3, [pc, #76]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 8004374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d10f      	bne.n	800439e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800437e:	2300      	movs	r3, #0
 8004380:	60bb      	str	r3, [r7, #8]
 8004382:	4b0f      	ldr	r3, [pc, #60]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 8004384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004386:	4a0e      	ldr	r2, [pc, #56]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 8004388:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800438c:	6413      	str	r3, [r2, #64]	; 0x40
 800438e:	4b0c      	ldr	r3, [pc, #48]	; (80043c0 <HAL_RCC_OscConfig+0x2ac>)
 8004390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004392:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004396:	60bb      	str	r3, [r7, #8]
 8004398:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800439a:	2301      	movs	r3, #1
 800439c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800439e:	4b0b      	ldr	r3, [pc, #44]	; (80043cc <HAL_RCC_OscConfig+0x2b8>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d121      	bne.n	80043ee <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043aa:	4b08      	ldr	r3, [pc, #32]	; (80043cc <HAL_RCC_OscConfig+0x2b8>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a07      	ldr	r2, [pc, #28]	; (80043cc <HAL_RCC_OscConfig+0x2b8>)
 80043b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043b6:	f7fc fe61 	bl	800107c <HAL_GetTick>
 80043ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043bc:	e011      	b.n	80043e2 <HAL_RCC_OscConfig+0x2ce>
 80043be:	bf00      	nop
 80043c0:	40023800 	.word	0x40023800
 80043c4:	42470000 	.word	0x42470000
 80043c8:	42470e80 	.word	0x42470e80
 80043cc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043d0:	f7fc fe54 	bl	800107c <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	2b02      	cmp	r3, #2
 80043dc:	d901      	bls.n	80043e2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	e0fd      	b.n	80045de <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043e2:	4b81      	ldr	r3, [pc, #516]	; (80045e8 <HAL_RCC_OscConfig+0x4d4>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d0f0      	beq.n	80043d0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d106      	bne.n	8004404 <HAL_RCC_OscConfig+0x2f0>
 80043f6:	4b7d      	ldr	r3, [pc, #500]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 80043f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043fa:	4a7c      	ldr	r2, [pc, #496]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 80043fc:	f043 0301 	orr.w	r3, r3, #1
 8004400:	6713      	str	r3, [r2, #112]	; 0x70
 8004402:	e01c      	b.n	800443e <HAL_RCC_OscConfig+0x32a>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	2b05      	cmp	r3, #5
 800440a:	d10c      	bne.n	8004426 <HAL_RCC_OscConfig+0x312>
 800440c:	4b77      	ldr	r3, [pc, #476]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 800440e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004410:	4a76      	ldr	r2, [pc, #472]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 8004412:	f043 0304 	orr.w	r3, r3, #4
 8004416:	6713      	str	r3, [r2, #112]	; 0x70
 8004418:	4b74      	ldr	r3, [pc, #464]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 800441a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800441c:	4a73      	ldr	r2, [pc, #460]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 800441e:	f043 0301 	orr.w	r3, r3, #1
 8004422:	6713      	str	r3, [r2, #112]	; 0x70
 8004424:	e00b      	b.n	800443e <HAL_RCC_OscConfig+0x32a>
 8004426:	4b71      	ldr	r3, [pc, #452]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 8004428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800442a:	4a70      	ldr	r2, [pc, #448]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 800442c:	f023 0301 	bic.w	r3, r3, #1
 8004430:	6713      	str	r3, [r2, #112]	; 0x70
 8004432:	4b6e      	ldr	r3, [pc, #440]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 8004434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004436:	4a6d      	ldr	r2, [pc, #436]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 8004438:	f023 0304 	bic.w	r3, r3, #4
 800443c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d015      	beq.n	8004472 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004446:	f7fc fe19 	bl	800107c <HAL_GetTick>
 800444a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800444c:	e00a      	b.n	8004464 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800444e:	f7fc fe15 	bl	800107c <HAL_GetTick>
 8004452:	4602      	mov	r2, r0
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	1ad3      	subs	r3, r2, r3
 8004458:	f241 3288 	movw	r2, #5000	; 0x1388
 800445c:	4293      	cmp	r3, r2
 800445e:	d901      	bls.n	8004464 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004460:	2303      	movs	r3, #3
 8004462:	e0bc      	b.n	80045de <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004464:	4b61      	ldr	r3, [pc, #388]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 8004466:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004468:	f003 0302 	and.w	r3, r3, #2
 800446c:	2b00      	cmp	r3, #0
 800446e:	d0ee      	beq.n	800444e <HAL_RCC_OscConfig+0x33a>
 8004470:	e014      	b.n	800449c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004472:	f7fc fe03 	bl	800107c <HAL_GetTick>
 8004476:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004478:	e00a      	b.n	8004490 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800447a:	f7fc fdff 	bl	800107c <HAL_GetTick>
 800447e:	4602      	mov	r2, r0
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	f241 3288 	movw	r2, #5000	; 0x1388
 8004488:	4293      	cmp	r3, r2
 800448a:	d901      	bls.n	8004490 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	e0a6      	b.n	80045de <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004490:	4b56      	ldr	r3, [pc, #344]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 8004492:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004494:	f003 0302 	and.w	r3, r3, #2
 8004498:	2b00      	cmp	r3, #0
 800449a:	d1ee      	bne.n	800447a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800449c:	7dfb      	ldrb	r3, [r7, #23]
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d105      	bne.n	80044ae <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044a2:	4b52      	ldr	r3, [pc, #328]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 80044a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a6:	4a51      	ldr	r2, [pc, #324]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 80044a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044ac:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	f000 8092 	beq.w	80045dc <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80044b8:	4b4c      	ldr	r3, [pc, #304]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	f003 030c 	and.w	r3, r3, #12
 80044c0:	2b08      	cmp	r3, #8
 80044c2:	d05c      	beq.n	800457e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	699b      	ldr	r3, [r3, #24]
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d141      	bne.n	8004550 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044cc:	4b48      	ldr	r3, [pc, #288]	; (80045f0 <HAL_RCC_OscConfig+0x4dc>)
 80044ce:	2200      	movs	r2, #0
 80044d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044d2:	f7fc fdd3 	bl	800107c <HAL_GetTick>
 80044d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044d8:	e008      	b.n	80044ec <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044da:	f7fc fdcf 	bl	800107c <HAL_GetTick>
 80044de:	4602      	mov	r2, r0
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	d901      	bls.n	80044ec <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e078      	b.n	80045de <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044ec:	4b3f      	ldr	r3, [pc, #252]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d1f0      	bne.n	80044da <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	69da      	ldr	r2, [r3, #28]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6a1b      	ldr	r3, [r3, #32]
 8004500:	431a      	orrs	r2, r3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004506:	019b      	lsls	r3, r3, #6
 8004508:	431a      	orrs	r2, r3
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800450e:	085b      	lsrs	r3, r3, #1
 8004510:	3b01      	subs	r3, #1
 8004512:	041b      	lsls	r3, r3, #16
 8004514:	431a      	orrs	r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800451a:	061b      	lsls	r3, r3, #24
 800451c:	4933      	ldr	r1, [pc, #204]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 800451e:	4313      	orrs	r3, r2
 8004520:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004522:	4b33      	ldr	r3, [pc, #204]	; (80045f0 <HAL_RCC_OscConfig+0x4dc>)
 8004524:	2201      	movs	r2, #1
 8004526:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004528:	f7fc fda8 	bl	800107c <HAL_GetTick>
 800452c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800452e:	e008      	b.n	8004542 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004530:	f7fc fda4 	bl	800107c <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	2b02      	cmp	r3, #2
 800453c:	d901      	bls.n	8004542 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800453e:	2303      	movs	r3, #3
 8004540:	e04d      	b.n	80045de <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004542:	4b2a      	ldr	r3, [pc, #168]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d0f0      	beq.n	8004530 <HAL_RCC_OscConfig+0x41c>
 800454e:	e045      	b.n	80045dc <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004550:	4b27      	ldr	r3, [pc, #156]	; (80045f0 <HAL_RCC_OscConfig+0x4dc>)
 8004552:	2200      	movs	r2, #0
 8004554:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004556:	f7fc fd91 	bl	800107c <HAL_GetTick>
 800455a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800455c:	e008      	b.n	8004570 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800455e:	f7fc fd8d 	bl	800107c <HAL_GetTick>
 8004562:	4602      	mov	r2, r0
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	1ad3      	subs	r3, r2, r3
 8004568:	2b02      	cmp	r3, #2
 800456a:	d901      	bls.n	8004570 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800456c:	2303      	movs	r3, #3
 800456e:	e036      	b.n	80045de <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004570:	4b1e      	ldr	r3, [pc, #120]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d1f0      	bne.n	800455e <HAL_RCC_OscConfig+0x44a>
 800457c:	e02e      	b.n	80045dc <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	699b      	ldr	r3, [r3, #24]
 8004582:	2b01      	cmp	r3, #1
 8004584:	d101      	bne.n	800458a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e029      	b.n	80045de <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800458a:	4b18      	ldr	r3, [pc, #96]	; (80045ec <HAL_RCC_OscConfig+0x4d8>)
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	69db      	ldr	r3, [r3, #28]
 800459a:	429a      	cmp	r2, r3
 800459c:	d11c      	bne.n	80045d8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d115      	bne.n	80045d8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80045ac:	68fa      	ldr	r2, [r7, #12]
 80045ae:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80045b2:	4013      	ands	r3, r2
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d10d      	bne.n	80045d8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d106      	bne.n	80045d8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d001      	beq.n	80045dc <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e000      	b.n	80045de <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80045dc:	2300      	movs	r3, #0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3718      	adds	r7, #24
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	40007000 	.word	0x40007000
 80045ec:	40023800 	.word	0x40023800
 80045f0:	42470060 	.word	0x42470060

080045f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d101      	bne.n	8004608 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	e0cc      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004608:	4b68      	ldr	r3, [pc, #416]	; (80047ac <HAL_RCC_ClockConfig+0x1b8>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 030f 	and.w	r3, r3, #15
 8004610:	683a      	ldr	r2, [r7, #0]
 8004612:	429a      	cmp	r2, r3
 8004614:	d90c      	bls.n	8004630 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004616:	4b65      	ldr	r3, [pc, #404]	; (80047ac <HAL_RCC_ClockConfig+0x1b8>)
 8004618:	683a      	ldr	r2, [r7, #0]
 800461a:	b2d2      	uxtb	r2, r2
 800461c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800461e:	4b63      	ldr	r3, [pc, #396]	; (80047ac <HAL_RCC_ClockConfig+0x1b8>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 030f 	and.w	r3, r3, #15
 8004626:	683a      	ldr	r2, [r7, #0]
 8004628:	429a      	cmp	r2, r3
 800462a:	d001      	beq.n	8004630 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e0b8      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0302 	and.w	r3, r3, #2
 8004638:	2b00      	cmp	r3, #0
 800463a:	d020      	beq.n	800467e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0304 	and.w	r3, r3, #4
 8004644:	2b00      	cmp	r3, #0
 8004646:	d005      	beq.n	8004654 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004648:	4b59      	ldr	r3, [pc, #356]	; (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	4a58      	ldr	r2, [pc, #352]	; (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 800464e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004652:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0308 	and.w	r3, r3, #8
 800465c:	2b00      	cmp	r3, #0
 800465e:	d005      	beq.n	800466c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004660:	4b53      	ldr	r3, [pc, #332]	; (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	4a52      	ldr	r2, [pc, #328]	; (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004666:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800466a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800466c:	4b50      	ldr	r3, [pc, #320]	; (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	494d      	ldr	r1, [pc, #308]	; (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 800467a:	4313      	orrs	r3, r2
 800467c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 0301 	and.w	r3, r3, #1
 8004686:	2b00      	cmp	r3, #0
 8004688:	d044      	beq.n	8004714 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	2b01      	cmp	r3, #1
 8004690:	d107      	bne.n	80046a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004692:	4b47      	ldr	r3, [pc, #284]	; (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d119      	bne.n	80046d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e07f      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d003      	beq.n	80046b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046ae:	2b03      	cmp	r3, #3
 80046b0:	d107      	bne.n	80046c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046b2:	4b3f      	ldr	r3, [pc, #252]	; (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d109      	bne.n	80046d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e06f      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046c2:	4b3b      	ldr	r3, [pc, #236]	; (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0302 	and.w	r3, r3, #2
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d101      	bne.n	80046d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e067      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046d2:	4b37      	ldr	r3, [pc, #220]	; (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	f023 0203 	bic.w	r2, r3, #3
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	4934      	ldr	r1, [pc, #208]	; (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 80046e0:	4313      	orrs	r3, r2
 80046e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046e4:	f7fc fcca 	bl	800107c <HAL_GetTick>
 80046e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046ea:	e00a      	b.n	8004702 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046ec:	f7fc fcc6 	bl	800107c <HAL_GetTick>
 80046f0:	4602      	mov	r2, r0
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d901      	bls.n	8004702 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046fe:	2303      	movs	r3, #3
 8004700:	e04f      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004702:	4b2b      	ldr	r3, [pc, #172]	; (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	f003 020c 	and.w	r2, r3, #12
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	429a      	cmp	r2, r3
 8004712:	d1eb      	bne.n	80046ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004714:	4b25      	ldr	r3, [pc, #148]	; (80047ac <HAL_RCC_ClockConfig+0x1b8>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 030f 	and.w	r3, r3, #15
 800471c:	683a      	ldr	r2, [r7, #0]
 800471e:	429a      	cmp	r2, r3
 8004720:	d20c      	bcs.n	800473c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004722:	4b22      	ldr	r3, [pc, #136]	; (80047ac <HAL_RCC_ClockConfig+0x1b8>)
 8004724:	683a      	ldr	r2, [r7, #0]
 8004726:	b2d2      	uxtb	r2, r2
 8004728:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800472a:	4b20      	ldr	r3, [pc, #128]	; (80047ac <HAL_RCC_ClockConfig+0x1b8>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 030f 	and.w	r3, r3, #15
 8004732:	683a      	ldr	r2, [r7, #0]
 8004734:	429a      	cmp	r2, r3
 8004736:	d001      	beq.n	800473c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e032      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0304 	and.w	r3, r3, #4
 8004744:	2b00      	cmp	r3, #0
 8004746:	d008      	beq.n	800475a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004748:	4b19      	ldr	r3, [pc, #100]	; (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	4916      	ldr	r1, [pc, #88]	; (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004756:	4313      	orrs	r3, r2
 8004758:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0308 	and.w	r3, r3, #8
 8004762:	2b00      	cmp	r3, #0
 8004764:	d009      	beq.n	800477a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004766:	4b12      	ldr	r3, [pc, #72]	; (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	691b      	ldr	r3, [r3, #16]
 8004772:	00db      	lsls	r3, r3, #3
 8004774:	490e      	ldr	r1, [pc, #56]	; (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004776:	4313      	orrs	r3, r2
 8004778:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800477a:	f000 f821 	bl	80047c0 <HAL_RCC_GetSysClockFreq>
 800477e:	4601      	mov	r1, r0
 8004780:	4b0b      	ldr	r3, [pc, #44]	; (80047b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	091b      	lsrs	r3, r3, #4
 8004786:	f003 030f 	and.w	r3, r3, #15
 800478a:	4a0a      	ldr	r2, [pc, #40]	; (80047b4 <HAL_RCC_ClockConfig+0x1c0>)
 800478c:	5cd3      	ldrb	r3, [r2, r3]
 800478e:	fa21 f303 	lsr.w	r3, r1, r3
 8004792:	4a09      	ldr	r2, [pc, #36]	; (80047b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004794:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004796:	4b09      	ldr	r3, [pc, #36]	; (80047bc <HAL_RCC_ClockConfig+0x1c8>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4618      	mov	r0, r3
 800479c:	f7fc fc2a 	bl	8000ff4 <HAL_InitTick>

  return HAL_OK;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	40023c00 	.word	0x40023c00
 80047b0:	40023800 	.word	0x40023800
 80047b4:	08008334 	.word	0x08008334
 80047b8:	20000000 	.word	0x20000000
 80047bc:	20000004 	.word	0x20000004

080047c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047c2:	b085      	sub	sp, #20
 80047c4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80047c6:	2300      	movs	r3, #0
 80047c8:	607b      	str	r3, [r7, #4]
 80047ca:	2300      	movs	r3, #0
 80047cc:	60fb      	str	r3, [r7, #12]
 80047ce:	2300      	movs	r3, #0
 80047d0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80047d2:	2300      	movs	r3, #0
 80047d4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047d6:	4b63      	ldr	r3, [pc, #396]	; (8004964 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	f003 030c 	and.w	r3, r3, #12
 80047de:	2b04      	cmp	r3, #4
 80047e0:	d007      	beq.n	80047f2 <HAL_RCC_GetSysClockFreq+0x32>
 80047e2:	2b08      	cmp	r3, #8
 80047e4:	d008      	beq.n	80047f8 <HAL_RCC_GetSysClockFreq+0x38>
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	f040 80b4 	bne.w	8004954 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047ec:	4b5e      	ldr	r3, [pc, #376]	; (8004968 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80047ee:	60bb      	str	r3, [r7, #8]
       break;
 80047f0:	e0b3      	b.n	800495a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047f2:	4b5e      	ldr	r3, [pc, #376]	; (800496c <HAL_RCC_GetSysClockFreq+0x1ac>)
 80047f4:	60bb      	str	r3, [r7, #8]
      break;
 80047f6:	e0b0      	b.n	800495a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047f8:	4b5a      	ldr	r3, [pc, #360]	; (8004964 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004800:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004802:	4b58      	ldr	r3, [pc, #352]	; (8004964 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d04a      	beq.n	80048a4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800480e:	4b55      	ldr	r3, [pc, #340]	; (8004964 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	099b      	lsrs	r3, r3, #6
 8004814:	f04f 0400 	mov.w	r4, #0
 8004818:	f240 11ff 	movw	r1, #511	; 0x1ff
 800481c:	f04f 0200 	mov.w	r2, #0
 8004820:	ea03 0501 	and.w	r5, r3, r1
 8004824:	ea04 0602 	and.w	r6, r4, r2
 8004828:	4629      	mov	r1, r5
 800482a:	4632      	mov	r2, r6
 800482c:	f04f 0300 	mov.w	r3, #0
 8004830:	f04f 0400 	mov.w	r4, #0
 8004834:	0154      	lsls	r4, r2, #5
 8004836:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800483a:	014b      	lsls	r3, r1, #5
 800483c:	4619      	mov	r1, r3
 800483e:	4622      	mov	r2, r4
 8004840:	1b49      	subs	r1, r1, r5
 8004842:	eb62 0206 	sbc.w	r2, r2, r6
 8004846:	f04f 0300 	mov.w	r3, #0
 800484a:	f04f 0400 	mov.w	r4, #0
 800484e:	0194      	lsls	r4, r2, #6
 8004850:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004854:	018b      	lsls	r3, r1, #6
 8004856:	1a5b      	subs	r3, r3, r1
 8004858:	eb64 0402 	sbc.w	r4, r4, r2
 800485c:	f04f 0100 	mov.w	r1, #0
 8004860:	f04f 0200 	mov.w	r2, #0
 8004864:	00e2      	lsls	r2, r4, #3
 8004866:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800486a:	00d9      	lsls	r1, r3, #3
 800486c:	460b      	mov	r3, r1
 800486e:	4614      	mov	r4, r2
 8004870:	195b      	adds	r3, r3, r5
 8004872:	eb44 0406 	adc.w	r4, r4, r6
 8004876:	f04f 0100 	mov.w	r1, #0
 800487a:	f04f 0200 	mov.w	r2, #0
 800487e:	0262      	lsls	r2, r4, #9
 8004880:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004884:	0259      	lsls	r1, r3, #9
 8004886:	460b      	mov	r3, r1
 8004888:	4614      	mov	r4, r2
 800488a:	4618      	mov	r0, r3
 800488c:	4621      	mov	r1, r4
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f04f 0400 	mov.w	r4, #0
 8004894:	461a      	mov	r2, r3
 8004896:	4623      	mov	r3, r4
 8004898:	f7fb fcea 	bl	8000270 <__aeabi_uldivmod>
 800489c:	4603      	mov	r3, r0
 800489e:	460c      	mov	r4, r1
 80048a0:	60fb      	str	r3, [r7, #12]
 80048a2:	e049      	b.n	8004938 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048a4:	4b2f      	ldr	r3, [pc, #188]	; (8004964 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	099b      	lsrs	r3, r3, #6
 80048aa:	f04f 0400 	mov.w	r4, #0
 80048ae:	f240 11ff 	movw	r1, #511	; 0x1ff
 80048b2:	f04f 0200 	mov.w	r2, #0
 80048b6:	ea03 0501 	and.w	r5, r3, r1
 80048ba:	ea04 0602 	and.w	r6, r4, r2
 80048be:	4629      	mov	r1, r5
 80048c0:	4632      	mov	r2, r6
 80048c2:	f04f 0300 	mov.w	r3, #0
 80048c6:	f04f 0400 	mov.w	r4, #0
 80048ca:	0154      	lsls	r4, r2, #5
 80048cc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80048d0:	014b      	lsls	r3, r1, #5
 80048d2:	4619      	mov	r1, r3
 80048d4:	4622      	mov	r2, r4
 80048d6:	1b49      	subs	r1, r1, r5
 80048d8:	eb62 0206 	sbc.w	r2, r2, r6
 80048dc:	f04f 0300 	mov.w	r3, #0
 80048e0:	f04f 0400 	mov.w	r4, #0
 80048e4:	0194      	lsls	r4, r2, #6
 80048e6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80048ea:	018b      	lsls	r3, r1, #6
 80048ec:	1a5b      	subs	r3, r3, r1
 80048ee:	eb64 0402 	sbc.w	r4, r4, r2
 80048f2:	f04f 0100 	mov.w	r1, #0
 80048f6:	f04f 0200 	mov.w	r2, #0
 80048fa:	00e2      	lsls	r2, r4, #3
 80048fc:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004900:	00d9      	lsls	r1, r3, #3
 8004902:	460b      	mov	r3, r1
 8004904:	4614      	mov	r4, r2
 8004906:	195b      	adds	r3, r3, r5
 8004908:	eb44 0406 	adc.w	r4, r4, r6
 800490c:	f04f 0100 	mov.w	r1, #0
 8004910:	f04f 0200 	mov.w	r2, #0
 8004914:	02a2      	lsls	r2, r4, #10
 8004916:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800491a:	0299      	lsls	r1, r3, #10
 800491c:	460b      	mov	r3, r1
 800491e:	4614      	mov	r4, r2
 8004920:	4618      	mov	r0, r3
 8004922:	4621      	mov	r1, r4
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f04f 0400 	mov.w	r4, #0
 800492a:	461a      	mov	r2, r3
 800492c:	4623      	mov	r3, r4
 800492e:	f7fb fc9f 	bl	8000270 <__aeabi_uldivmod>
 8004932:	4603      	mov	r3, r0
 8004934:	460c      	mov	r4, r1
 8004936:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004938:	4b0a      	ldr	r3, [pc, #40]	; (8004964 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	0c1b      	lsrs	r3, r3, #16
 800493e:	f003 0303 	and.w	r3, r3, #3
 8004942:	3301      	adds	r3, #1
 8004944:	005b      	lsls	r3, r3, #1
 8004946:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004948:	68fa      	ldr	r2, [r7, #12]
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004950:	60bb      	str	r3, [r7, #8]
      break;
 8004952:	e002      	b.n	800495a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004954:	4b04      	ldr	r3, [pc, #16]	; (8004968 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004956:	60bb      	str	r3, [r7, #8]
      break;
 8004958:	bf00      	nop
    }
  }
  return sysclockfreq;
 800495a:	68bb      	ldr	r3, [r7, #8]
}
 800495c:	4618      	mov	r0, r3
 800495e:	3714      	adds	r7, #20
 8004960:	46bd      	mov	sp, r7
 8004962:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004964:	40023800 	.word	0x40023800
 8004968:	00f42400 	.word	0x00f42400
 800496c:	007a1200 	.word	0x007a1200

08004970 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004970:	b480      	push	{r7}
 8004972:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004974:	4b03      	ldr	r3, [pc, #12]	; (8004984 <HAL_RCC_GetHCLKFreq+0x14>)
 8004976:	681b      	ldr	r3, [r3, #0]
}
 8004978:	4618      	mov	r0, r3
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	20000000 	.word	0x20000000

08004988 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800498c:	f7ff fff0 	bl	8004970 <HAL_RCC_GetHCLKFreq>
 8004990:	4601      	mov	r1, r0
 8004992:	4b05      	ldr	r3, [pc, #20]	; (80049a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	0a9b      	lsrs	r3, r3, #10
 8004998:	f003 0307 	and.w	r3, r3, #7
 800499c:	4a03      	ldr	r2, [pc, #12]	; (80049ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800499e:	5cd3      	ldrb	r3, [r2, r3]
 80049a0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	40023800 	.word	0x40023800
 80049ac:	08008344 	.word	0x08008344

080049b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80049b4:	f7ff ffdc 	bl	8004970 <HAL_RCC_GetHCLKFreq>
 80049b8:	4601      	mov	r1, r0
 80049ba:	4b05      	ldr	r3, [pc, #20]	; (80049d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	0b5b      	lsrs	r3, r3, #13
 80049c0:	f003 0307 	and.w	r3, r3, #7
 80049c4:	4a03      	ldr	r2, [pc, #12]	; (80049d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049c6:	5cd3      	ldrb	r3, [r2, r3]
 80049c8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	bd80      	pop	{r7, pc}
 80049d0:	40023800 	.word	0x40023800
 80049d4:	08008344 	.word	0x08008344

080049d8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b086      	sub	sp, #24
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80049e0:	2300      	movs	r3, #0
 80049e2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80049e4:	2300      	movs	r3, #0
 80049e6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0301 	and.w	r3, r3, #1
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d105      	bne.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d035      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004a00:	4b62      	ldr	r3, [pc, #392]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004a02:	2200      	movs	r2, #0
 8004a04:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a06:	f7fc fb39 	bl	800107c <HAL_GetTick>
 8004a0a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004a0c:	e008      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004a0e:	f7fc fb35 	bl	800107c <HAL_GetTick>
 8004a12:	4602      	mov	r2, r0
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	1ad3      	subs	r3, r2, r3
 8004a18:	2b02      	cmp	r3, #2
 8004a1a:	d901      	bls.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	e0b0      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004a20:	4b5b      	ldr	r3, [pc, #364]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d1f0      	bne.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	019a      	lsls	r2, r3, #6
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	071b      	lsls	r3, r3, #28
 8004a38:	4955      	ldr	r1, [pc, #340]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004a40:	4b52      	ldr	r3, [pc, #328]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004a42:	2201      	movs	r2, #1
 8004a44:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a46:	f7fc fb19 	bl	800107c <HAL_GetTick>
 8004a4a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004a4c:	e008      	b.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004a4e:	f7fc fb15 	bl	800107c <HAL_GetTick>
 8004a52:	4602      	mov	r2, r0
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	1ad3      	subs	r3, r2, r3
 8004a58:	2b02      	cmp	r3, #2
 8004a5a:	d901      	bls.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a5c:	2303      	movs	r3, #3
 8004a5e:	e090      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004a60:	4b4b      	ldr	r3, [pc, #300]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d0f0      	beq.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 0302 	and.w	r3, r3, #2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	f000 8083 	beq.w	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	60fb      	str	r3, [r7, #12]
 8004a7e:	4b44      	ldr	r3, [pc, #272]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a82:	4a43      	ldr	r2, [pc, #268]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a88:	6413      	str	r3, [r2, #64]	; 0x40
 8004a8a:	4b41      	ldr	r3, [pc, #260]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a92:	60fb      	str	r3, [r7, #12]
 8004a94:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004a96:	4b3f      	ldr	r3, [pc, #252]	; (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a3e      	ldr	r2, [pc, #248]	; (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004a9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004aa0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004aa2:	f7fc faeb 	bl	800107c <HAL_GetTick>
 8004aa6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004aa8:	e008      	b.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004aaa:	f7fc fae7 	bl	800107c <HAL_GetTick>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d901      	bls.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	e062      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004abc:	4b35      	ldr	r3, [pc, #212]	; (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d0f0      	beq.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ac8:	4b31      	ldr	r3, [pc, #196]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004aca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004acc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ad0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d02f      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ae0:	693a      	ldr	r2, [r7, #16]
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d028      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ae6:	4b2a      	ldr	r3, [pc, #168]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ae8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004aee:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004af0:	4b29      	ldr	r3, [pc, #164]	; (8004b98 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004af2:	2201      	movs	r2, #1
 8004af4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004af6:	4b28      	ldr	r3, [pc, #160]	; (8004b98 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004af8:	2200      	movs	r2, #0
 8004afa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004afc:	4a24      	ldr	r2, [pc, #144]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004b02:	4b23      	ldr	r3, [pc, #140]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b06:	f003 0301 	and.w	r3, r3, #1
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	d114      	bne.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004b0e:	f7fc fab5 	bl	800107c <HAL_GetTick>
 8004b12:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b14:	e00a      	b.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b16:	f7fc fab1 	bl	800107c <HAL_GetTick>
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	1ad3      	subs	r3, r2, r3
 8004b20:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d901      	bls.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004b28:	2303      	movs	r3, #3
 8004b2a:	e02a      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b2c:	4b18      	ldr	r3, [pc, #96]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b30:	f003 0302 	and.w	r3, r3, #2
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d0ee      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b44:	d10d      	bne.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004b46:	4b12      	ldr	r3, [pc, #72]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004b56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b5a:	490d      	ldr	r1, [pc, #52]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	608b      	str	r3, [r1, #8]
 8004b60:	e005      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004b62:	4b0b      	ldr	r3, [pc, #44]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	4a0a      	ldr	r2, [pc, #40]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b68:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004b6c:	6093      	str	r3, [r2, #8]
 8004b6e:	4b08      	ldr	r3, [pc, #32]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b70:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	68db      	ldr	r3, [r3, #12]
 8004b76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b7a:	4905      	ldr	r1, [pc, #20]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004b80:	2300      	movs	r3, #0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3718      	adds	r7, #24
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	42470068 	.word	0x42470068
 8004b90:	40023800 	.word	0x40023800
 8004b94:	40007000 	.word	0x40007000
 8004b98:	42470e40 	.word	0x42470e40

08004b9c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b087      	sub	sp, #28
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004bac:	2300      	movs	r3, #0
 8004bae:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d13d      	bne.n	8004c36 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004bba:	4b22      	ldr	r3, [pc, #136]	; (8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004bc2:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d004      	beq.n	8004bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d12f      	bne.n	8004c2e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004bce:	4b1e      	ldr	r3, [pc, #120]	; (8004c48 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004bd0:	617b      	str	r3, [r7, #20]
          break;
 8004bd2:	e02f      	b.n	8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004bd4:	4b1b      	ldr	r3, [pc, #108]	; (8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bdc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004be0:	d108      	bne.n	8004bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004be2:	4b18      	ldr	r3, [pc, #96]	; (8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004bea:	4a18      	ldr	r2, [pc, #96]	; (8004c4c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004bec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bf0:	613b      	str	r3, [r7, #16]
 8004bf2:	e007      	b.n	8004c04 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004bf4:	4b13      	ldr	r3, [pc, #76]	; (8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004bfc:	4a14      	ldr	r2, [pc, #80]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c02:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004c04:	4b0f      	ldr	r3, [pc, #60]	; (8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004c06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c0a:	099b      	lsrs	r3, r3, #6
 8004c0c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	fb02 f303 	mul.w	r3, r2, r3
 8004c16:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004c18:	4b0a      	ldr	r3, [pc, #40]	; (8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004c1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c1e:	0f1b      	lsrs	r3, r3, #28
 8004c20:	f003 0307 	and.w	r3, r3, #7
 8004c24:	68ba      	ldr	r2, [r7, #8]
 8004c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c2a:	617b      	str	r3, [r7, #20]
          break;
 8004c2c:	e002      	b.n	8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	617b      	str	r3, [r7, #20]
          break;
 8004c32:	bf00      	nop
        }
      }
      break;
 8004c34:	bf00      	nop
    }
  }
  return frequency;
 8004c36:	697b      	ldr	r3, [r7, #20]
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	371c      	adds	r7, #28
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr
 8004c44:	40023800 	.word	0x40023800
 8004c48:	00bb8000 	.word	0x00bb8000
 8004c4c:	007a1200 	.word	0x007a1200
 8004c50:	00f42400 	.word	0x00f42400

08004c54 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b082      	sub	sp, #8
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d101      	bne.n	8004c66 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e056      	b.n	8004d14 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d106      	bne.n	8004c86 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f7fc f861 	bl	8000d48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2202      	movs	r2, #2
 8004c8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c9c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	685a      	ldr	r2, [r3, #4]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	431a      	orrs	r2, r3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	431a      	orrs	r2, r3
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	691b      	ldr	r3, [r3, #16]
 8004cb2:	431a      	orrs	r2, r3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	695b      	ldr	r3, [r3, #20]
 8004cb8:	431a      	orrs	r2, r3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	699b      	ldr	r3, [r3, #24]
 8004cbe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cc2:	431a      	orrs	r2, r3
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	69db      	ldr	r3, [r3, #28]
 8004cc8:	431a      	orrs	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a1b      	ldr	r3, [r3, #32]
 8004cce:	ea42 0103 	orr.w	r1, r2, r3
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	430a      	orrs	r2, r1
 8004cdc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	0c1b      	lsrs	r3, r3, #16
 8004ce4:	f003 0104 	and.w	r1, r3, #4
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	430a      	orrs	r2, r1
 8004cf2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	69da      	ldr	r2, [r3, #28]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d02:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004d12:	2300      	movs	r3, #0
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3708      	adds	r7, #8
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}

08004d1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b082      	sub	sp, #8
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d101      	bne.n	8004d2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e03f      	b.n	8004dae <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d106      	bne.n	8004d48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f7fc f848 	bl	8000dd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2224      	movs	r2, #36	; 0x24
 8004d4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68da      	ldr	r2, [r3, #12]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f000 f90b 	bl	8004f7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	691a      	ldr	r2, [r3, #16]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	695a      	ldr	r2, [r3, #20]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68da      	ldr	r2, [r3, #12]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2220      	movs	r2, #32
 8004da0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2220      	movs	r2, #32
 8004da8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004dac:	2300      	movs	r3, #0
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3708      	adds	r7, #8
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}

08004db6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004db6:	b580      	push	{r7, lr}
 8004db8:	b088      	sub	sp, #32
 8004dba:	af02      	add	r7, sp, #8
 8004dbc:	60f8      	str	r0, [r7, #12]
 8004dbe:	60b9      	str	r1, [r7, #8]
 8004dc0:	603b      	str	r3, [r7, #0]
 8004dc2:	4613      	mov	r3, r2
 8004dc4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	2b20      	cmp	r3, #32
 8004dd4:	f040 8083 	bne.w	8004ede <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d002      	beq.n	8004de4 <HAL_UART_Transmit+0x2e>
 8004dde:	88fb      	ldrh	r3, [r7, #6]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d101      	bne.n	8004de8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	e07b      	b.n	8004ee0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d101      	bne.n	8004df6 <HAL_UART_Transmit+0x40>
 8004df2:	2302      	movs	r3, #2
 8004df4:	e074      	b.n	8004ee0 <HAL_UART_Transmit+0x12a>
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2201      	movs	r2, #1
 8004dfa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2200      	movs	r2, #0
 8004e02:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2221      	movs	r2, #33	; 0x21
 8004e08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004e0c:	f7fc f936 	bl	800107c <HAL_GetTick>
 8004e10:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	88fa      	ldrh	r2, [r7, #6]
 8004e16:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	88fa      	ldrh	r2, [r7, #6]
 8004e1c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004e26:	e042      	b.n	8004eae <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	3b01      	subs	r3, #1
 8004e30:	b29a      	uxth	r2, r3
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e3e:	d122      	bne.n	8004e86 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	9300      	str	r3, [sp, #0]
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	2200      	movs	r2, #0
 8004e48:	2180      	movs	r1, #128	; 0x80
 8004e4a:	68f8      	ldr	r0, [r7, #12]
 8004e4c:	f000 f84c 	bl	8004ee8 <UART_WaitOnFlagUntilTimeout>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d001      	beq.n	8004e5a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	e042      	b.n	8004ee0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	881b      	ldrh	r3, [r3, #0]
 8004e62:	461a      	mov	r2, r3
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e6c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	691b      	ldr	r3, [r3, #16]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d103      	bne.n	8004e7e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	3302      	adds	r3, #2
 8004e7a:	60bb      	str	r3, [r7, #8]
 8004e7c:	e017      	b.n	8004eae <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	3301      	adds	r3, #1
 8004e82:	60bb      	str	r3, [r7, #8]
 8004e84:	e013      	b.n	8004eae <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	9300      	str	r3, [sp, #0]
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	2180      	movs	r1, #128	; 0x80
 8004e90:	68f8      	ldr	r0, [r7, #12]
 8004e92:	f000 f829 	bl	8004ee8 <UART_WaitOnFlagUntilTimeout>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d001      	beq.n	8004ea0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	e01f      	b.n	8004ee0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	1c5a      	adds	r2, r3, #1
 8004ea4:	60ba      	str	r2, [r7, #8]
 8004ea6:	781a      	ldrb	r2, [r3, #0]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d1b7      	bne.n	8004e28 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	9300      	str	r3, [sp, #0]
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	2140      	movs	r1, #64	; 0x40
 8004ec2:	68f8      	ldr	r0, [r7, #12]
 8004ec4:	f000 f810 	bl	8004ee8 <UART_WaitOnFlagUntilTimeout>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d001      	beq.n	8004ed2 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	e006      	b.n	8004ee0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2220      	movs	r2, #32
 8004ed6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004eda:	2300      	movs	r3, #0
 8004edc:	e000      	b.n	8004ee0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004ede:	2302      	movs	r3, #2
  }
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3718      	adds	r7, #24
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b084      	sub	sp, #16
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	60b9      	str	r1, [r7, #8]
 8004ef2:	603b      	str	r3, [r7, #0]
 8004ef4:	4613      	mov	r3, r2
 8004ef6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ef8:	e02c      	b.n	8004f54 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f00:	d028      	beq.n	8004f54 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004f02:	69bb      	ldr	r3, [r7, #24]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d007      	beq.n	8004f18 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f08:	f7fc f8b8 	bl	800107c <HAL_GetTick>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	69ba      	ldr	r2, [r7, #24]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d21d      	bcs.n	8004f54 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	68da      	ldr	r2, [r3, #12]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004f26:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	695a      	ldr	r2, [r3, #20]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f022 0201 	bic.w	r2, r2, #1
 8004f36:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2220      	movs	r2, #32
 8004f3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2220      	movs	r2, #32
 8004f44:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004f50:	2303      	movs	r3, #3
 8004f52:	e00f      	b.n	8004f74 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	68ba      	ldr	r2, [r7, #8]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	bf0c      	ite	eq
 8004f64:	2301      	moveq	r3, #1
 8004f66:	2300      	movne	r3, #0
 8004f68:	b2db      	uxtb	r3, r3
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	79fb      	ldrb	r3, [r7, #7]
 8004f6e:	429a      	cmp	r2, r3
 8004f70:	d0c3      	beq.n	8004efa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004f72:	2300      	movs	r3, #0
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3710      	adds	r7, #16
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f80:	b085      	sub	sp, #20
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	691b      	ldr	r3, [r3, #16]
 8004f8c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	68da      	ldr	r2, [r3, #12]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	689a      	ldr	r2, [r3, #8]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	691b      	ldr	r3, [r3, #16]
 8004fa4:	431a      	orrs	r2, r3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	695b      	ldr	r3, [r3, #20]
 8004faa:	431a      	orrs	r2, r3
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	69db      	ldr	r3, [r3, #28]
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	68db      	ldr	r3, [r3, #12]
 8004fba:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004fbe:	f023 030c 	bic.w	r3, r3, #12
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	6812      	ldr	r2, [r2, #0]
 8004fc6:	68f9      	ldr	r1, [r7, #12]
 8004fc8:	430b      	orrs	r3, r1
 8004fca:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	699a      	ldr	r2, [r3, #24]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	430a      	orrs	r2, r1
 8004fe0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	69db      	ldr	r3, [r3, #28]
 8004fe6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fea:	f040 818b 	bne.w	8005304 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4ac1      	ldr	r2, [pc, #772]	; (80052f8 <UART_SetConfig+0x37c>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d005      	beq.n	8005004 <UART_SetConfig+0x88>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4abf      	ldr	r2, [pc, #764]	; (80052fc <UART_SetConfig+0x380>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	f040 80bd 	bne.w	800517e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005004:	f7ff fcd4 	bl	80049b0 <HAL_RCC_GetPCLK2Freq>
 8005008:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	461d      	mov	r5, r3
 800500e:	f04f 0600 	mov.w	r6, #0
 8005012:	46a8      	mov	r8, r5
 8005014:	46b1      	mov	r9, r6
 8005016:	eb18 0308 	adds.w	r3, r8, r8
 800501a:	eb49 0409 	adc.w	r4, r9, r9
 800501e:	4698      	mov	r8, r3
 8005020:	46a1      	mov	r9, r4
 8005022:	eb18 0805 	adds.w	r8, r8, r5
 8005026:	eb49 0906 	adc.w	r9, r9, r6
 800502a:	f04f 0100 	mov.w	r1, #0
 800502e:	f04f 0200 	mov.w	r2, #0
 8005032:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005036:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800503a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800503e:	4688      	mov	r8, r1
 8005040:	4691      	mov	r9, r2
 8005042:	eb18 0005 	adds.w	r0, r8, r5
 8005046:	eb49 0106 	adc.w	r1, r9, r6
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	461d      	mov	r5, r3
 8005050:	f04f 0600 	mov.w	r6, #0
 8005054:	196b      	adds	r3, r5, r5
 8005056:	eb46 0406 	adc.w	r4, r6, r6
 800505a:	461a      	mov	r2, r3
 800505c:	4623      	mov	r3, r4
 800505e:	f7fb f907 	bl	8000270 <__aeabi_uldivmod>
 8005062:	4603      	mov	r3, r0
 8005064:	460c      	mov	r4, r1
 8005066:	461a      	mov	r2, r3
 8005068:	4ba5      	ldr	r3, [pc, #660]	; (8005300 <UART_SetConfig+0x384>)
 800506a:	fba3 2302 	umull	r2, r3, r3, r2
 800506e:	095b      	lsrs	r3, r3, #5
 8005070:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	461d      	mov	r5, r3
 8005078:	f04f 0600 	mov.w	r6, #0
 800507c:	46a9      	mov	r9, r5
 800507e:	46b2      	mov	sl, r6
 8005080:	eb19 0309 	adds.w	r3, r9, r9
 8005084:	eb4a 040a 	adc.w	r4, sl, sl
 8005088:	4699      	mov	r9, r3
 800508a:	46a2      	mov	sl, r4
 800508c:	eb19 0905 	adds.w	r9, r9, r5
 8005090:	eb4a 0a06 	adc.w	sl, sl, r6
 8005094:	f04f 0100 	mov.w	r1, #0
 8005098:	f04f 0200 	mov.w	r2, #0
 800509c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80050a0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80050a4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80050a8:	4689      	mov	r9, r1
 80050aa:	4692      	mov	sl, r2
 80050ac:	eb19 0005 	adds.w	r0, r9, r5
 80050b0:	eb4a 0106 	adc.w	r1, sl, r6
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	461d      	mov	r5, r3
 80050ba:	f04f 0600 	mov.w	r6, #0
 80050be:	196b      	adds	r3, r5, r5
 80050c0:	eb46 0406 	adc.w	r4, r6, r6
 80050c4:	461a      	mov	r2, r3
 80050c6:	4623      	mov	r3, r4
 80050c8:	f7fb f8d2 	bl	8000270 <__aeabi_uldivmod>
 80050cc:	4603      	mov	r3, r0
 80050ce:	460c      	mov	r4, r1
 80050d0:	461a      	mov	r2, r3
 80050d2:	4b8b      	ldr	r3, [pc, #556]	; (8005300 <UART_SetConfig+0x384>)
 80050d4:	fba3 1302 	umull	r1, r3, r3, r2
 80050d8:	095b      	lsrs	r3, r3, #5
 80050da:	2164      	movs	r1, #100	; 0x64
 80050dc:	fb01 f303 	mul.w	r3, r1, r3
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	00db      	lsls	r3, r3, #3
 80050e4:	3332      	adds	r3, #50	; 0x32
 80050e6:	4a86      	ldr	r2, [pc, #536]	; (8005300 <UART_SetConfig+0x384>)
 80050e8:	fba2 2303 	umull	r2, r3, r2, r3
 80050ec:	095b      	lsrs	r3, r3, #5
 80050ee:	005b      	lsls	r3, r3, #1
 80050f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80050f4:	4498      	add	r8, r3
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	461d      	mov	r5, r3
 80050fa:	f04f 0600 	mov.w	r6, #0
 80050fe:	46a9      	mov	r9, r5
 8005100:	46b2      	mov	sl, r6
 8005102:	eb19 0309 	adds.w	r3, r9, r9
 8005106:	eb4a 040a 	adc.w	r4, sl, sl
 800510a:	4699      	mov	r9, r3
 800510c:	46a2      	mov	sl, r4
 800510e:	eb19 0905 	adds.w	r9, r9, r5
 8005112:	eb4a 0a06 	adc.w	sl, sl, r6
 8005116:	f04f 0100 	mov.w	r1, #0
 800511a:	f04f 0200 	mov.w	r2, #0
 800511e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005122:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005126:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800512a:	4689      	mov	r9, r1
 800512c:	4692      	mov	sl, r2
 800512e:	eb19 0005 	adds.w	r0, r9, r5
 8005132:	eb4a 0106 	adc.w	r1, sl, r6
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	461d      	mov	r5, r3
 800513c:	f04f 0600 	mov.w	r6, #0
 8005140:	196b      	adds	r3, r5, r5
 8005142:	eb46 0406 	adc.w	r4, r6, r6
 8005146:	461a      	mov	r2, r3
 8005148:	4623      	mov	r3, r4
 800514a:	f7fb f891 	bl	8000270 <__aeabi_uldivmod>
 800514e:	4603      	mov	r3, r0
 8005150:	460c      	mov	r4, r1
 8005152:	461a      	mov	r2, r3
 8005154:	4b6a      	ldr	r3, [pc, #424]	; (8005300 <UART_SetConfig+0x384>)
 8005156:	fba3 1302 	umull	r1, r3, r3, r2
 800515a:	095b      	lsrs	r3, r3, #5
 800515c:	2164      	movs	r1, #100	; 0x64
 800515e:	fb01 f303 	mul.w	r3, r1, r3
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	00db      	lsls	r3, r3, #3
 8005166:	3332      	adds	r3, #50	; 0x32
 8005168:	4a65      	ldr	r2, [pc, #404]	; (8005300 <UART_SetConfig+0x384>)
 800516a:	fba2 2303 	umull	r2, r3, r2, r3
 800516e:	095b      	lsrs	r3, r3, #5
 8005170:	f003 0207 	and.w	r2, r3, #7
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4442      	add	r2, r8
 800517a:	609a      	str	r2, [r3, #8]
 800517c:	e26f      	b.n	800565e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800517e:	f7ff fc03 	bl	8004988 <HAL_RCC_GetPCLK1Freq>
 8005182:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	461d      	mov	r5, r3
 8005188:	f04f 0600 	mov.w	r6, #0
 800518c:	46a8      	mov	r8, r5
 800518e:	46b1      	mov	r9, r6
 8005190:	eb18 0308 	adds.w	r3, r8, r8
 8005194:	eb49 0409 	adc.w	r4, r9, r9
 8005198:	4698      	mov	r8, r3
 800519a:	46a1      	mov	r9, r4
 800519c:	eb18 0805 	adds.w	r8, r8, r5
 80051a0:	eb49 0906 	adc.w	r9, r9, r6
 80051a4:	f04f 0100 	mov.w	r1, #0
 80051a8:	f04f 0200 	mov.w	r2, #0
 80051ac:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80051b0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80051b4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80051b8:	4688      	mov	r8, r1
 80051ba:	4691      	mov	r9, r2
 80051bc:	eb18 0005 	adds.w	r0, r8, r5
 80051c0:	eb49 0106 	adc.w	r1, r9, r6
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	461d      	mov	r5, r3
 80051ca:	f04f 0600 	mov.w	r6, #0
 80051ce:	196b      	adds	r3, r5, r5
 80051d0:	eb46 0406 	adc.w	r4, r6, r6
 80051d4:	461a      	mov	r2, r3
 80051d6:	4623      	mov	r3, r4
 80051d8:	f7fb f84a 	bl	8000270 <__aeabi_uldivmod>
 80051dc:	4603      	mov	r3, r0
 80051de:	460c      	mov	r4, r1
 80051e0:	461a      	mov	r2, r3
 80051e2:	4b47      	ldr	r3, [pc, #284]	; (8005300 <UART_SetConfig+0x384>)
 80051e4:	fba3 2302 	umull	r2, r3, r3, r2
 80051e8:	095b      	lsrs	r3, r3, #5
 80051ea:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	461d      	mov	r5, r3
 80051f2:	f04f 0600 	mov.w	r6, #0
 80051f6:	46a9      	mov	r9, r5
 80051f8:	46b2      	mov	sl, r6
 80051fa:	eb19 0309 	adds.w	r3, r9, r9
 80051fe:	eb4a 040a 	adc.w	r4, sl, sl
 8005202:	4699      	mov	r9, r3
 8005204:	46a2      	mov	sl, r4
 8005206:	eb19 0905 	adds.w	r9, r9, r5
 800520a:	eb4a 0a06 	adc.w	sl, sl, r6
 800520e:	f04f 0100 	mov.w	r1, #0
 8005212:	f04f 0200 	mov.w	r2, #0
 8005216:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800521a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800521e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005222:	4689      	mov	r9, r1
 8005224:	4692      	mov	sl, r2
 8005226:	eb19 0005 	adds.w	r0, r9, r5
 800522a:	eb4a 0106 	adc.w	r1, sl, r6
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	461d      	mov	r5, r3
 8005234:	f04f 0600 	mov.w	r6, #0
 8005238:	196b      	adds	r3, r5, r5
 800523a:	eb46 0406 	adc.w	r4, r6, r6
 800523e:	461a      	mov	r2, r3
 8005240:	4623      	mov	r3, r4
 8005242:	f7fb f815 	bl	8000270 <__aeabi_uldivmod>
 8005246:	4603      	mov	r3, r0
 8005248:	460c      	mov	r4, r1
 800524a:	461a      	mov	r2, r3
 800524c:	4b2c      	ldr	r3, [pc, #176]	; (8005300 <UART_SetConfig+0x384>)
 800524e:	fba3 1302 	umull	r1, r3, r3, r2
 8005252:	095b      	lsrs	r3, r3, #5
 8005254:	2164      	movs	r1, #100	; 0x64
 8005256:	fb01 f303 	mul.w	r3, r1, r3
 800525a:	1ad3      	subs	r3, r2, r3
 800525c:	00db      	lsls	r3, r3, #3
 800525e:	3332      	adds	r3, #50	; 0x32
 8005260:	4a27      	ldr	r2, [pc, #156]	; (8005300 <UART_SetConfig+0x384>)
 8005262:	fba2 2303 	umull	r2, r3, r2, r3
 8005266:	095b      	lsrs	r3, r3, #5
 8005268:	005b      	lsls	r3, r3, #1
 800526a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800526e:	4498      	add	r8, r3
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	461d      	mov	r5, r3
 8005274:	f04f 0600 	mov.w	r6, #0
 8005278:	46a9      	mov	r9, r5
 800527a:	46b2      	mov	sl, r6
 800527c:	eb19 0309 	adds.w	r3, r9, r9
 8005280:	eb4a 040a 	adc.w	r4, sl, sl
 8005284:	4699      	mov	r9, r3
 8005286:	46a2      	mov	sl, r4
 8005288:	eb19 0905 	adds.w	r9, r9, r5
 800528c:	eb4a 0a06 	adc.w	sl, sl, r6
 8005290:	f04f 0100 	mov.w	r1, #0
 8005294:	f04f 0200 	mov.w	r2, #0
 8005298:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800529c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80052a0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80052a4:	4689      	mov	r9, r1
 80052a6:	4692      	mov	sl, r2
 80052a8:	eb19 0005 	adds.w	r0, r9, r5
 80052ac:	eb4a 0106 	adc.w	r1, sl, r6
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	461d      	mov	r5, r3
 80052b6:	f04f 0600 	mov.w	r6, #0
 80052ba:	196b      	adds	r3, r5, r5
 80052bc:	eb46 0406 	adc.w	r4, r6, r6
 80052c0:	461a      	mov	r2, r3
 80052c2:	4623      	mov	r3, r4
 80052c4:	f7fa ffd4 	bl	8000270 <__aeabi_uldivmod>
 80052c8:	4603      	mov	r3, r0
 80052ca:	460c      	mov	r4, r1
 80052cc:	461a      	mov	r2, r3
 80052ce:	4b0c      	ldr	r3, [pc, #48]	; (8005300 <UART_SetConfig+0x384>)
 80052d0:	fba3 1302 	umull	r1, r3, r3, r2
 80052d4:	095b      	lsrs	r3, r3, #5
 80052d6:	2164      	movs	r1, #100	; 0x64
 80052d8:	fb01 f303 	mul.w	r3, r1, r3
 80052dc:	1ad3      	subs	r3, r2, r3
 80052de:	00db      	lsls	r3, r3, #3
 80052e0:	3332      	adds	r3, #50	; 0x32
 80052e2:	4a07      	ldr	r2, [pc, #28]	; (8005300 <UART_SetConfig+0x384>)
 80052e4:	fba2 2303 	umull	r2, r3, r2, r3
 80052e8:	095b      	lsrs	r3, r3, #5
 80052ea:	f003 0207 	and.w	r2, r3, #7
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4442      	add	r2, r8
 80052f4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80052f6:	e1b2      	b.n	800565e <UART_SetConfig+0x6e2>
 80052f8:	40011000 	.word	0x40011000
 80052fc:	40011400 	.word	0x40011400
 8005300:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4ad7      	ldr	r2, [pc, #860]	; (8005668 <UART_SetConfig+0x6ec>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d005      	beq.n	800531a <UART_SetConfig+0x39e>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4ad6      	ldr	r2, [pc, #856]	; (800566c <UART_SetConfig+0x6f0>)
 8005314:	4293      	cmp	r3, r2
 8005316:	f040 80d1 	bne.w	80054bc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800531a:	f7ff fb49 	bl	80049b0 <HAL_RCC_GetPCLK2Freq>
 800531e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	469a      	mov	sl, r3
 8005324:	f04f 0b00 	mov.w	fp, #0
 8005328:	46d0      	mov	r8, sl
 800532a:	46d9      	mov	r9, fp
 800532c:	eb18 0308 	adds.w	r3, r8, r8
 8005330:	eb49 0409 	adc.w	r4, r9, r9
 8005334:	4698      	mov	r8, r3
 8005336:	46a1      	mov	r9, r4
 8005338:	eb18 080a 	adds.w	r8, r8, sl
 800533c:	eb49 090b 	adc.w	r9, r9, fp
 8005340:	f04f 0100 	mov.w	r1, #0
 8005344:	f04f 0200 	mov.w	r2, #0
 8005348:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800534c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005350:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005354:	4688      	mov	r8, r1
 8005356:	4691      	mov	r9, r2
 8005358:	eb1a 0508 	adds.w	r5, sl, r8
 800535c:	eb4b 0609 	adc.w	r6, fp, r9
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	4619      	mov	r1, r3
 8005366:	f04f 0200 	mov.w	r2, #0
 800536a:	f04f 0300 	mov.w	r3, #0
 800536e:	f04f 0400 	mov.w	r4, #0
 8005372:	0094      	lsls	r4, r2, #2
 8005374:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005378:	008b      	lsls	r3, r1, #2
 800537a:	461a      	mov	r2, r3
 800537c:	4623      	mov	r3, r4
 800537e:	4628      	mov	r0, r5
 8005380:	4631      	mov	r1, r6
 8005382:	f7fa ff75 	bl	8000270 <__aeabi_uldivmod>
 8005386:	4603      	mov	r3, r0
 8005388:	460c      	mov	r4, r1
 800538a:	461a      	mov	r2, r3
 800538c:	4bb8      	ldr	r3, [pc, #736]	; (8005670 <UART_SetConfig+0x6f4>)
 800538e:	fba3 2302 	umull	r2, r3, r3, r2
 8005392:	095b      	lsrs	r3, r3, #5
 8005394:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	469b      	mov	fp, r3
 800539c:	f04f 0c00 	mov.w	ip, #0
 80053a0:	46d9      	mov	r9, fp
 80053a2:	46e2      	mov	sl, ip
 80053a4:	eb19 0309 	adds.w	r3, r9, r9
 80053a8:	eb4a 040a 	adc.w	r4, sl, sl
 80053ac:	4699      	mov	r9, r3
 80053ae:	46a2      	mov	sl, r4
 80053b0:	eb19 090b 	adds.w	r9, r9, fp
 80053b4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80053b8:	f04f 0100 	mov.w	r1, #0
 80053bc:	f04f 0200 	mov.w	r2, #0
 80053c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80053c4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80053c8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80053cc:	4689      	mov	r9, r1
 80053ce:	4692      	mov	sl, r2
 80053d0:	eb1b 0509 	adds.w	r5, fp, r9
 80053d4:	eb4c 060a 	adc.w	r6, ip, sl
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	4619      	mov	r1, r3
 80053de:	f04f 0200 	mov.w	r2, #0
 80053e2:	f04f 0300 	mov.w	r3, #0
 80053e6:	f04f 0400 	mov.w	r4, #0
 80053ea:	0094      	lsls	r4, r2, #2
 80053ec:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80053f0:	008b      	lsls	r3, r1, #2
 80053f2:	461a      	mov	r2, r3
 80053f4:	4623      	mov	r3, r4
 80053f6:	4628      	mov	r0, r5
 80053f8:	4631      	mov	r1, r6
 80053fa:	f7fa ff39 	bl	8000270 <__aeabi_uldivmod>
 80053fe:	4603      	mov	r3, r0
 8005400:	460c      	mov	r4, r1
 8005402:	461a      	mov	r2, r3
 8005404:	4b9a      	ldr	r3, [pc, #616]	; (8005670 <UART_SetConfig+0x6f4>)
 8005406:	fba3 1302 	umull	r1, r3, r3, r2
 800540a:	095b      	lsrs	r3, r3, #5
 800540c:	2164      	movs	r1, #100	; 0x64
 800540e:	fb01 f303 	mul.w	r3, r1, r3
 8005412:	1ad3      	subs	r3, r2, r3
 8005414:	011b      	lsls	r3, r3, #4
 8005416:	3332      	adds	r3, #50	; 0x32
 8005418:	4a95      	ldr	r2, [pc, #596]	; (8005670 <UART_SetConfig+0x6f4>)
 800541a:	fba2 2303 	umull	r2, r3, r2, r3
 800541e:	095b      	lsrs	r3, r3, #5
 8005420:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005424:	4498      	add	r8, r3
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	469b      	mov	fp, r3
 800542a:	f04f 0c00 	mov.w	ip, #0
 800542e:	46d9      	mov	r9, fp
 8005430:	46e2      	mov	sl, ip
 8005432:	eb19 0309 	adds.w	r3, r9, r9
 8005436:	eb4a 040a 	adc.w	r4, sl, sl
 800543a:	4699      	mov	r9, r3
 800543c:	46a2      	mov	sl, r4
 800543e:	eb19 090b 	adds.w	r9, r9, fp
 8005442:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005446:	f04f 0100 	mov.w	r1, #0
 800544a:	f04f 0200 	mov.w	r2, #0
 800544e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005452:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005456:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800545a:	4689      	mov	r9, r1
 800545c:	4692      	mov	sl, r2
 800545e:	eb1b 0509 	adds.w	r5, fp, r9
 8005462:	eb4c 060a 	adc.w	r6, ip, sl
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	4619      	mov	r1, r3
 800546c:	f04f 0200 	mov.w	r2, #0
 8005470:	f04f 0300 	mov.w	r3, #0
 8005474:	f04f 0400 	mov.w	r4, #0
 8005478:	0094      	lsls	r4, r2, #2
 800547a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800547e:	008b      	lsls	r3, r1, #2
 8005480:	461a      	mov	r2, r3
 8005482:	4623      	mov	r3, r4
 8005484:	4628      	mov	r0, r5
 8005486:	4631      	mov	r1, r6
 8005488:	f7fa fef2 	bl	8000270 <__aeabi_uldivmod>
 800548c:	4603      	mov	r3, r0
 800548e:	460c      	mov	r4, r1
 8005490:	461a      	mov	r2, r3
 8005492:	4b77      	ldr	r3, [pc, #476]	; (8005670 <UART_SetConfig+0x6f4>)
 8005494:	fba3 1302 	umull	r1, r3, r3, r2
 8005498:	095b      	lsrs	r3, r3, #5
 800549a:	2164      	movs	r1, #100	; 0x64
 800549c:	fb01 f303 	mul.w	r3, r1, r3
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	011b      	lsls	r3, r3, #4
 80054a4:	3332      	adds	r3, #50	; 0x32
 80054a6:	4a72      	ldr	r2, [pc, #456]	; (8005670 <UART_SetConfig+0x6f4>)
 80054a8:	fba2 2303 	umull	r2, r3, r2, r3
 80054ac:	095b      	lsrs	r3, r3, #5
 80054ae:	f003 020f 	and.w	r2, r3, #15
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4442      	add	r2, r8
 80054b8:	609a      	str	r2, [r3, #8]
 80054ba:	e0d0      	b.n	800565e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80054bc:	f7ff fa64 	bl	8004988 <HAL_RCC_GetPCLK1Freq>
 80054c0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	469a      	mov	sl, r3
 80054c6:	f04f 0b00 	mov.w	fp, #0
 80054ca:	46d0      	mov	r8, sl
 80054cc:	46d9      	mov	r9, fp
 80054ce:	eb18 0308 	adds.w	r3, r8, r8
 80054d2:	eb49 0409 	adc.w	r4, r9, r9
 80054d6:	4698      	mov	r8, r3
 80054d8:	46a1      	mov	r9, r4
 80054da:	eb18 080a 	adds.w	r8, r8, sl
 80054de:	eb49 090b 	adc.w	r9, r9, fp
 80054e2:	f04f 0100 	mov.w	r1, #0
 80054e6:	f04f 0200 	mov.w	r2, #0
 80054ea:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80054ee:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80054f2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80054f6:	4688      	mov	r8, r1
 80054f8:	4691      	mov	r9, r2
 80054fa:	eb1a 0508 	adds.w	r5, sl, r8
 80054fe:	eb4b 0609 	adc.w	r6, fp, r9
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	4619      	mov	r1, r3
 8005508:	f04f 0200 	mov.w	r2, #0
 800550c:	f04f 0300 	mov.w	r3, #0
 8005510:	f04f 0400 	mov.w	r4, #0
 8005514:	0094      	lsls	r4, r2, #2
 8005516:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800551a:	008b      	lsls	r3, r1, #2
 800551c:	461a      	mov	r2, r3
 800551e:	4623      	mov	r3, r4
 8005520:	4628      	mov	r0, r5
 8005522:	4631      	mov	r1, r6
 8005524:	f7fa fea4 	bl	8000270 <__aeabi_uldivmod>
 8005528:	4603      	mov	r3, r0
 800552a:	460c      	mov	r4, r1
 800552c:	461a      	mov	r2, r3
 800552e:	4b50      	ldr	r3, [pc, #320]	; (8005670 <UART_SetConfig+0x6f4>)
 8005530:	fba3 2302 	umull	r2, r3, r3, r2
 8005534:	095b      	lsrs	r3, r3, #5
 8005536:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	469b      	mov	fp, r3
 800553e:	f04f 0c00 	mov.w	ip, #0
 8005542:	46d9      	mov	r9, fp
 8005544:	46e2      	mov	sl, ip
 8005546:	eb19 0309 	adds.w	r3, r9, r9
 800554a:	eb4a 040a 	adc.w	r4, sl, sl
 800554e:	4699      	mov	r9, r3
 8005550:	46a2      	mov	sl, r4
 8005552:	eb19 090b 	adds.w	r9, r9, fp
 8005556:	eb4a 0a0c 	adc.w	sl, sl, ip
 800555a:	f04f 0100 	mov.w	r1, #0
 800555e:	f04f 0200 	mov.w	r2, #0
 8005562:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005566:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800556a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800556e:	4689      	mov	r9, r1
 8005570:	4692      	mov	sl, r2
 8005572:	eb1b 0509 	adds.w	r5, fp, r9
 8005576:	eb4c 060a 	adc.w	r6, ip, sl
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	4619      	mov	r1, r3
 8005580:	f04f 0200 	mov.w	r2, #0
 8005584:	f04f 0300 	mov.w	r3, #0
 8005588:	f04f 0400 	mov.w	r4, #0
 800558c:	0094      	lsls	r4, r2, #2
 800558e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005592:	008b      	lsls	r3, r1, #2
 8005594:	461a      	mov	r2, r3
 8005596:	4623      	mov	r3, r4
 8005598:	4628      	mov	r0, r5
 800559a:	4631      	mov	r1, r6
 800559c:	f7fa fe68 	bl	8000270 <__aeabi_uldivmod>
 80055a0:	4603      	mov	r3, r0
 80055a2:	460c      	mov	r4, r1
 80055a4:	461a      	mov	r2, r3
 80055a6:	4b32      	ldr	r3, [pc, #200]	; (8005670 <UART_SetConfig+0x6f4>)
 80055a8:	fba3 1302 	umull	r1, r3, r3, r2
 80055ac:	095b      	lsrs	r3, r3, #5
 80055ae:	2164      	movs	r1, #100	; 0x64
 80055b0:	fb01 f303 	mul.w	r3, r1, r3
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	011b      	lsls	r3, r3, #4
 80055b8:	3332      	adds	r3, #50	; 0x32
 80055ba:	4a2d      	ldr	r2, [pc, #180]	; (8005670 <UART_SetConfig+0x6f4>)
 80055bc:	fba2 2303 	umull	r2, r3, r2, r3
 80055c0:	095b      	lsrs	r3, r3, #5
 80055c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80055c6:	4498      	add	r8, r3
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	469b      	mov	fp, r3
 80055cc:	f04f 0c00 	mov.w	ip, #0
 80055d0:	46d9      	mov	r9, fp
 80055d2:	46e2      	mov	sl, ip
 80055d4:	eb19 0309 	adds.w	r3, r9, r9
 80055d8:	eb4a 040a 	adc.w	r4, sl, sl
 80055dc:	4699      	mov	r9, r3
 80055de:	46a2      	mov	sl, r4
 80055e0:	eb19 090b 	adds.w	r9, r9, fp
 80055e4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80055e8:	f04f 0100 	mov.w	r1, #0
 80055ec:	f04f 0200 	mov.w	r2, #0
 80055f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80055f4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80055f8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80055fc:	4689      	mov	r9, r1
 80055fe:	4692      	mov	sl, r2
 8005600:	eb1b 0509 	adds.w	r5, fp, r9
 8005604:	eb4c 060a 	adc.w	r6, ip, sl
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	4619      	mov	r1, r3
 800560e:	f04f 0200 	mov.w	r2, #0
 8005612:	f04f 0300 	mov.w	r3, #0
 8005616:	f04f 0400 	mov.w	r4, #0
 800561a:	0094      	lsls	r4, r2, #2
 800561c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005620:	008b      	lsls	r3, r1, #2
 8005622:	461a      	mov	r2, r3
 8005624:	4623      	mov	r3, r4
 8005626:	4628      	mov	r0, r5
 8005628:	4631      	mov	r1, r6
 800562a:	f7fa fe21 	bl	8000270 <__aeabi_uldivmod>
 800562e:	4603      	mov	r3, r0
 8005630:	460c      	mov	r4, r1
 8005632:	461a      	mov	r2, r3
 8005634:	4b0e      	ldr	r3, [pc, #56]	; (8005670 <UART_SetConfig+0x6f4>)
 8005636:	fba3 1302 	umull	r1, r3, r3, r2
 800563a:	095b      	lsrs	r3, r3, #5
 800563c:	2164      	movs	r1, #100	; 0x64
 800563e:	fb01 f303 	mul.w	r3, r1, r3
 8005642:	1ad3      	subs	r3, r2, r3
 8005644:	011b      	lsls	r3, r3, #4
 8005646:	3332      	adds	r3, #50	; 0x32
 8005648:	4a09      	ldr	r2, [pc, #36]	; (8005670 <UART_SetConfig+0x6f4>)
 800564a:	fba2 2303 	umull	r2, r3, r2, r3
 800564e:	095b      	lsrs	r3, r3, #5
 8005650:	f003 020f 	and.w	r2, r3, #15
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4442      	add	r2, r8
 800565a:	609a      	str	r2, [r3, #8]
}
 800565c:	e7ff      	b.n	800565e <UART_SetConfig+0x6e2>
 800565e:	bf00      	nop
 8005660:	3714      	adds	r7, #20
 8005662:	46bd      	mov	sp, r7
 8005664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005668:	40011000 	.word	0x40011000
 800566c:	40011400 	.word	0x40011400
 8005670:	51eb851f 	.word	0x51eb851f

08005674 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005674:	b084      	sub	sp, #16
 8005676:	b580      	push	{r7, lr}
 8005678:	b084      	sub	sp, #16
 800567a:	af00      	add	r7, sp, #0
 800567c:	6078      	str	r0, [r7, #4]
 800567e:	f107 001c 	add.w	r0, r7, #28
 8005682:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005688:	2b01      	cmp	r3, #1
 800568a:	d122      	bne.n	80056d2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005690:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80056a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056a4:	687a      	ldr	r2, [r7, #4]
 80056a6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80056b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d105      	bne.n	80056c6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	68db      	ldr	r3, [r3, #12]
 80056be:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 f94a 	bl	8005960 <USB_CoreReset>
 80056cc:	4603      	mov	r3, r0
 80056ce:	73fb      	strb	r3, [r7, #15]
 80056d0:	e01a      	b.n	8005708 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	68db      	ldr	r3, [r3, #12]
 80056d6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 f93e 	bl	8005960 <USB_CoreReset>
 80056e4:	4603      	mov	r3, r0
 80056e6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80056e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d106      	bne.n	80056fc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056f2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	639a      	str	r2, [r3, #56]	; 0x38
 80056fa:	e005      	b.n	8005708 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005700:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800570a:	2b01      	cmp	r3, #1
 800570c:	d10b      	bne.n	8005726 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	f043 0206 	orr.w	r2, r3, #6
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	f043 0220 	orr.w	r2, r3, #32
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005726:	7bfb      	ldrb	r3, [r7, #15]
}
 8005728:	4618      	mov	r0, r3
 800572a:	3710      	adds	r7, #16
 800572c:	46bd      	mov	sp, r7
 800572e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005732:	b004      	add	sp, #16
 8005734:	4770      	bx	lr

08005736 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005736:	b480      	push	{r7}
 8005738:	b083      	sub	sp, #12
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	f043 0201 	orr.w	r2, r3, #1
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800574a:	2300      	movs	r3, #0
}
 800574c:	4618      	mov	r0, r3
 800574e:	370c      	adds	r7, #12
 8005750:	46bd      	mov	sp, r7
 8005752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005756:	4770      	bx	lr

08005758 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	f023 0201 	bic.w	r2, r3, #1
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800576c:	2300      	movs	r3, #0
}
 800576e:	4618      	mov	r0, r3
 8005770:	370c      	adds	r7, #12
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr

0800577a <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800577a:	b580      	push	{r7, lr}
 800577c:	b082      	sub	sp, #8
 800577e:	af00      	add	r7, sp, #0
 8005780:	6078      	str	r0, [r7, #4]
 8005782:	460b      	mov	r3, r1
 8005784:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005792:	78fb      	ldrb	r3, [r7, #3]
 8005794:	2b01      	cmp	r3, #1
 8005796:	d106      	bne.n	80057a6 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	60da      	str	r2, [r3, #12]
 80057a4:	e00b      	b.n	80057be <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80057a6:	78fb      	ldrb	r3, [r7, #3]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d106      	bne.n	80057ba <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	60da      	str	r2, [r3, #12]
 80057b8:	e001      	b.n	80057be <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e003      	b.n	80057c6 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80057be:	2032      	movs	r0, #50	; 0x32
 80057c0:	f7fb fc68 	bl	8001094 <HAL_Delay>

  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3708      	adds	r7, #8
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}
	...

080057d0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b085      	sub	sp, #20
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80057da:	2300      	movs	r3, #0
 80057dc:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	019b      	lsls	r3, r3, #6
 80057e2:	f043 0220 	orr.w	r2, r3, #32
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	3301      	adds	r3, #1
 80057ee:	60fb      	str	r3, [r7, #12]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	4a09      	ldr	r2, [pc, #36]	; (8005818 <USB_FlushTxFifo+0x48>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d901      	bls.n	80057fc <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80057f8:	2303      	movs	r3, #3
 80057fa:	e006      	b.n	800580a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	691b      	ldr	r3, [r3, #16]
 8005800:	f003 0320 	and.w	r3, r3, #32
 8005804:	2b20      	cmp	r3, #32
 8005806:	d0f0      	beq.n	80057ea <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005808:	2300      	movs	r3, #0
}
 800580a:	4618      	mov	r0, r3
 800580c:	3714      	adds	r7, #20
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr
 8005816:	bf00      	nop
 8005818:	00030d40 	.word	0x00030d40

0800581c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800581c:	b480      	push	{r7}
 800581e:	b085      	sub	sp, #20
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8005824:	2300      	movs	r3, #0
 8005826:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2210      	movs	r2, #16
 800582c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	3301      	adds	r3, #1
 8005832:	60fb      	str	r3, [r7, #12]
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	4a09      	ldr	r2, [pc, #36]	; (800585c <USB_FlushRxFifo+0x40>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d901      	bls.n	8005840 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800583c:	2303      	movs	r3, #3
 800583e:	e006      	b.n	800584e <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	f003 0310 	and.w	r3, r3, #16
 8005848:	2b10      	cmp	r3, #16
 800584a:	d0f0      	beq.n	800582e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800584c:	2300      	movs	r3, #0
}
 800584e:	4618      	mov	r0, r3
 8005850:	3714      	adds	r7, #20
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr
 800585a:	bf00      	nop
 800585c:	00030d40 	.word	0x00030d40

08005860 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005860:	b480      	push	{r7}
 8005862:	b089      	sub	sp, #36	; 0x24
 8005864:	af00      	add	r7, sp, #0
 8005866:	60f8      	str	r0, [r7, #12]
 8005868:	60b9      	str	r1, [r7, #8]
 800586a:	4611      	mov	r1, r2
 800586c:	461a      	mov	r2, r3
 800586e:	460b      	mov	r3, r1
 8005870:	71fb      	strb	r3, [r7, #7]
 8005872:	4613      	mov	r3, r2
 8005874:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800587e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005882:	2b00      	cmp	r3, #0
 8005884:	d11a      	bne.n	80058bc <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005886:	88bb      	ldrh	r3, [r7, #4]
 8005888:	3303      	adds	r3, #3
 800588a:	089b      	lsrs	r3, r3, #2
 800588c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800588e:	2300      	movs	r3, #0
 8005890:	61bb      	str	r3, [r7, #24]
 8005892:	e00f      	b.n	80058b4 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005894:	79fb      	ldrb	r3, [r7, #7]
 8005896:	031a      	lsls	r2, r3, #12
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	4413      	add	r3, r2
 800589c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058a0:	461a      	mov	r2, r3
 80058a2:	69fb      	ldr	r3, [r7, #28]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80058a8:	69fb      	ldr	r3, [r7, #28]
 80058aa:	3304      	adds	r3, #4
 80058ac:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80058ae:	69bb      	ldr	r3, [r7, #24]
 80058b0:	3301      	adds	r3, #1
 80058b2:	61bb      	str	r3, [r7, #24]
 80058b4:	69ba      	ldr	r2, [r7, #24]
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d3eb      	bcc.n	8005894 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80058bc:	2300      	movs	r3, #0
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3724      	adds	r7, #36	; 0x24
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr

080058ca <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80058ca:	b480      	push	{r7}
 80058cc:	b089      	sub	sp, #36	; 0x24
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	60f8      	str	r0, [r7, #12]
 80058d2:	60b9      	str	r1, [r7, #8]
 80058d4:	4613      	mov	r3, r2
 80058d6:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80058e0:	88fb      	ldrh	r3, [r7, #6]
 80058e2:	3303      	adds	r3, #3
 80058e4:	089b      	lsrs	r3, r3, #2
 80058e6:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80058e8:	2300      	movs	r3, #0
 80058ea:	61bb      	str	r3, [r7, #24]
 80058ec:	e00b      	b.n	8005906 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	601a      	str	r2, [r3, #0]
    pDest++;
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	3304      	adds	r3, #4
 80058fe:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8005900:	69bb      	ldr	r3, [r7, #24]
 8005902:	3301      	adds	r3, #1
 8005904:	61bb      	str	r3, [r7, #24]
 8005906:	69ba      	ldr	r2, [r7, #24]
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	429a      	cmp	r2, r3
 800590c:	d3ef      	bcc.n	80058ee <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800590e:	69fb      	ldr	r3, [r7, #28]
}
 8005910:	4618      	mov	r0, r3
 8005912:	3724      	adds	r7, #36	; 0x24
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800591c:	b480      	push	{r7}
 800591e:	b085      	sub	sp, #20
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	695b      	ldr	r3, [r3, #20]
 8005928:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	699b      	ldr	r3, [r3, #24]
 800592e:	68fa      	ldr	r2, [r7, #12]
 8005930:	4013      	ands	r3, r2
 8005932:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005934:	68fb      	ldr	r3, [r7, #12]
}
 8005936:	4618      	mov	r0, r3
 8005938:	3714      	adds	r7, #20
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr

08005942 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005942:	b480      	push	{r7}
 8005944:	b083      	sub	sp, #12
 8005946:	af00      	add	r7, sp, #0
 8005948:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	f003 0301 	and.w	r3, r3, #1
}
 8005952:	4618      	mov	r0, r3
 8005954:	370c      	adds	r7, #12
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr
	...

08005960 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005960:	b480      	push	{r7}
 8005962:	b085      	sub	sp, #20
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005968:	2300      	movs	r3, #0
 800596a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	3301      	adds	r3, #1
 8005970:	60fb      	str	r3, [r7, #12]
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	4a13      	ldr	r2, [pc, #76]	; (80059c4 <USB_CoreReset+0x64>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d901      	bls.n	800597e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800597a:	2303      	movs	r3, #3
 800597c:	e01b      	b.n	80059b6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	691b      	ldr	r3, [r3, #16]
 8005982:	2b00      	cmp	r3, #0
 8005984:	daf2      	bge.n	800596c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005986:	2300      	movs	r3, #0
 8005988:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	691b      	ldr	r3, [r3, #16]
 800598e:	f043 0201 	orr.w	r2, r3, #1
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	3301      	adds	r3, #1
 800599a:	60fb      	str	r3, [r7, #12]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	4a09      	ldr	r2, [pc, #36]	; (80059c4 <USB_CoreReset+0x64>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d901      	bls.n	80059a8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80059a4:	2303      	movs	r3, #3
 80059a6:	e006      	b.n	80059b6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	691b      	ldr	r3, [r3, #16]
 80059ac:	f003 0301 	and.w	r3, r3, #1
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d0f0      	beq.n	8005996 <USB_CoreReset+0x36>

  return HAL_OK;
 80059b4:	2300      	movs	r3, #0
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3714      	adds	r7, #20
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr
 80059c2:	bf00      	nop
 80059c4:	00030d40 	.word	0x00030d40

080059c8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80059c8:	b084      	sub	sp, #16
 80059ca:	b580      	push	{r7, lr}
 80059cc:	b084      	sub	sp, #16
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	6078      	str	r0, [r7, #4]
 80059d2:	f107 001c 	add.w	r0, r7, #28
 80059d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80059e4:	461a      	mov	r2, r3
 80059e6:	2300      	movs	r3, #0
 80059e8:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ee:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059fa:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a06:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d018      	beq.n	8005a4c <USB_HostInit+0x84>
  {
    if (cfg.speed == USB_OTG_SPEED_FULL)
 8005a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a1c:	2b03      	cmp	r3, #3
 8005a1e:	d10a      	bne.n	8005a36 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68ba      	ldr	r2, [r7, #8]
 8005a2a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a2e:	f043 0304 	orr.w	r3, r3, #4
 8005a32:	6013      	str	r3, [r2, #0]
 8005a34:	e014      	b.n	8005a60 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	68ba      	ldr	r2, [r7, #8]
 8005a40:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a44:	f023 0304 	bic.w	r3, r3, #4
 8005a48:	6013      	str	r3, [r2, #0]
 8005a4a:	e009      	b.n	8005a60 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	68ba      	ldr	r2, [r7, #8]
 8005a56:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a5a:	f023 0304 	bic.w	r3, r3, #4
 8005a5e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8005a60:	2110      	movs	r1, #16
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f7ff feb4 	bl	80057d0 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	f7ff fed7 	bl	800581c <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005a6e:	2300      	movs	r3, #0
 8005a70:	60fb      	str	r3, [r7, #12]
 8005a72:	e015      	b.n	8005aa0 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	015a      	lsls	r2, r3, #5
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	4413      	add	r3, r2
 8005a7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a80:	461a      	mov	r2, r3
 8005a82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005a86:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	015a      	lsls	r2, r3, #5
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	4413      	add	r3, r2
 8005a90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a94:	461a      	mov	r2, r3
 8005a96:	2300      	movs	r3, #0
 8005a98:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	3301      	adds	r3, #1
 8005a9e:	60fb      	str	r3, [r7, #12]
 8005aa0:	6a3b      	ldr	r3, [r7, #32]
 8005aa2:	68fa      	ldr	r2, [r7, #12]
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d3e5      	bcc.n	8005a74 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8005aa8:	2101      	movs	r1, #1
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 f882 	bl	8005bb4 <USB_DriveVbus>

  HAL_Delay(200U);
 8005ab0:	20c8      	movs	r0, #200	; 0xc8
 8005ab2:	f7fb faef 	bl	8001094 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ac2:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ac8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00b      	beq.n	8005ae8 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ad6:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4a14      	ldr	r2, [pc, #80]	; (8005b2c <USB_HostInit+0x164>)
 8005adc:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	4a13      	ldr	r2, [pc, #76]	; (8005b30 <USB_HostInit+0x168>)
 8005ae2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8005ae6:	e009      	b.n	8005afc <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2280      	movs	r2, #128	; 0x80
 8005aec:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	4a10      	ldr	r2, [pc, #64]	; (8005b34 <USB_HostInit+0x16c>)
 8005af2:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	4a10      	ldr	r2, [pc, #64]	; (8005b38 <USB_HostInit+0x170>)
 8005af8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d105      	bne.n	8005b0e <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	699b      	ldr	r3, [r3, #24]
 8005b06:	f043 0210 	orr.w	r2, r3, #16
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	699a      	ldr	r2, [r3, #24]
 8005b12:	4b0a      	ldr	r3, [pc, #40]	; (8005b3c <USB_HostInit+0x174>)
 8005b14:	4313      	orrs	r3, r2
 8005b16:	687a      	ldr	r2, [r7, #4]
 8005b18:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8005b1a:	2300      	movs	r3, #0
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3710      	adds	r7, #16
 8005b20:	46bd      	mov	sp, r7
 8005b22:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b26:	b004      	add	sp, #16
 8005b28:	4770      	bx	lr
 8005b2a:	bf00      	nop
 8005b2c:	01000200 	.word	0x01000200
 8005b30:	00e00300 	.word	0x00e00300
 8005b34:	00600080 	.word	0x00600080
 8005b38:	004000e0 	.word	0x004000e0
 8005b3c:	a3200008 	.word	0xa3200008

08005b40 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b085      	sub	sp, #20
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	460b      	mov	r3, r1
 8005b4a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005b5e:	f023 0303 	bic.w	r3, r3, #3
 8005b62:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	78fb      	ldrb	r3, [r7, #3]
 8005b6e:	f003 0303 	and.w	r3, r3, #3
 8005b72:	68f9      	ldr	r1, [r7, #12]
 8005b74:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005b7c:	78fb      	ldrb	r3, [r7, #3]
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d107      	bne.n	8005b92 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b88:	461a      	mov	r2, r3
 8005b8a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005b8e:	6053      	str	r3, [r2, #4]
 8005b90:	e009      	b.n	8005ba6 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8005b92:	78fb      	ldrb	r3, [r7, #3]
 8005b94:	2b02      	cmp	r3, #2
 8005b96:	d106      	bne.n	8005ba6 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	f241 7370 	movw	r3, #6000	; 0x1770
 8005ba4:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8005ba6:	2300      	movs	r3, #0
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3714      	adds	r7, #20
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr

08005bb4 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b085      	sub	sp, #20
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	460b      	mov	r3, r1
 8005bbe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005bd8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d109      	bne.n	8005bf8 <USB_DriveVbus+0x44>
 8005be4:	78fb      	ldrb	r3, [r7, #3]
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d106      	bne.n	8005bf8 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005bf2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005bf6:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005bfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c02:	d109      	bne.n	8005c18 <USB_DriveVbus+0x64>
 8005c04:	78fb      	ldrb	r3, [r7, #3]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d106      	bne.n	8005c18 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	68fa      	ldr	r2, [r7, #12]
 8005c0e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005c12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c16:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005c18:	2300      	movs	r3, #0
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3714      	adds	r7, #20
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr

08005c26 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8005c26:	b480      	push	{r7}
 8005c28:	b085      	sub	sp, #20
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	b29b      	uxth	r3, r3
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	3714      	adds	r7, #20
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr

08005c48 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b087      	sub	sp, #28
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
 8005c50:	4608      	mov	r0, r1
 8005c52:	4611      	mov	r1, r2
 8005c54:	461a      	mov	r2, r3
 8005c56:	4603      	mov	r3, r0
 8005c58:	70fb      	strb	r3, [r7, #3]
 8005c5a:	460b      	mov	r3, r1
 8005c5c:	70bb      	strb	r3, [r7, #2]
 8005c5e:	4613      	mov	r3, r2
 8005c60:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005c62:	2300      	movs	r3, #0
 8005c64:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8005c6a:	78fb      	ldrb	r3, [r7, #3]
 8005c6c:	015a      	lsls	r2, r3, #5
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	4413      	add	r3, r2
 8005c72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c76:	461a      	mov	r2, r3
 8005c78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005c7c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005c7e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005c82:	2b03      	cmp	r3, #3
 8005c84:	d87e      	bhi.n	8005d84 <USB_HC_Init+0x13c>
 8005c86:	a201      	add	r2, pc, #4	; (adr r2, 8005c8c <USB_HC_Init+0x44>)
 8005c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c8c:	08005c9d 	.word	0x08005c9d
 8005c90:	08005d47 	.word	0x08005d47
 8005c94:	08005c9d 	.word	0x08005c9d
 8005c98:	08005d09 	.word	0x08005d09
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005c9c:	78fb      	ldrb	r3, [r7, #3]
 8005c9e:	015a      	lsls	r2, r3, #5
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	4413      	add	r3, r2
 8005ca4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ca8:	461a      	mov	r2, r3
 8005caa:	f240 439d 	movw	r3, #1181	; 0x49d
 8005cae:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005cb0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	da10      	bge.n	8005cda <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005cb8:	78fb      	ldrb	r3, [r7, #3]
 8005cba:	015a      	lsls	r2, r3, #5
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	4413      	add	r3, r2
 8005cc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cc4:	68db      	ldr	r3, [r3, #12]
 8005cc6:	78fa      	ldrb	r2, [r7, #3]
 8005cc8:	0151      	lsls	r1, r2, #5
 8005cca:	68ba      	ldr	r2, [r7, #8]
 8005ccc:	440a      	add	r2, r1
 8005cce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005cd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cd6:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8005cd8:	e057      	b.n	8005d8a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d051      	beq.n	8005d8a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8005ce6:	78fb      	ldrb	r3, [r7, #3]
 8005ce8:	015a      	lsls	r2, r3, #5
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	4413      	add	r3, r2
 8005cee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cf2:	68db      	ldr	r3, [r3, #12]
 8005cf4:	78fa      	ldrb	r2, [r7, #3]
 8005cf6:	0151      	lsls	r1, r2, #5
 8005cf8:	68ba      	ldr	r2, [r7, #8]
 8005cfa:	440a      	add	r2, r1
 8005cfc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d00:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005d04:	60d3      	str	r3, [r2, #12]
      break;
 8005d06:	e040      	b.n	8005d8a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005d08:	78fb      	ldrb	r3, [r7, #3]
 8005d0a:	015a      	lsls	r2, r3, #5
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	4413      	add	r3, r2
 8005d10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d14:	461a      	mov	r2, r3
 8005d16:	f240 639d 	movw	r3, #1693	; 0x69d
 8005d1a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005d1c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	da34      	bge.n	8005d8e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005d24:	78fb      	ldrb	r3, [r7, #3]
 8005d26:	015a      	lsls	r2, r3, #5
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	4413      	add	r3, r2
 8005d2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d30:	68db      	ldr	r3, [r3, #12]
 8005d32:	78fa      	ldrb	r2, [r7, #3]
 8005d34:	0151      	lsls	r1, r2, #5
 8005d36:	68ba      	ldr	r2, [r7, #8]
 8005d38:	440a      	add	r2, r1
 8005d3a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d42:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005d44:	e023      	b.n	8005d8e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005d46:	78fb      	ldrb	r3, [r7, #3]
 8005d48:	015a      	lsls	r2, r3, #5
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	4413      	add	r3, r2
 8005d4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d52:	461a      	mov	r2, r3
 8005d54:	f240 2325 	movw	r3, #549	; 0x225
 8005d58:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005d5a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	da17      	bge.n	8005d92 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005d62:	78fb      	ldrb	r3, [r7, #3]
 8005d64:	015a      	lsls	r2, r3, #5
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	4413      	add	r3, r2
 8005d6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	78fa      	ldrb	r2, [r7, #3]
 8005d72:	0151      	lsls	r1, r2, #5
 8005d74:	68ba      	ldr	r2, [r7, #8]
 8005d76:	440a      	add	r2, r1
 8005d78:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d7c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8005d80:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005d82:	e006      	b.n	8005d92 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	75fb      	strb	r3, [r7, #23]
      break;
 8005d88:	e004      	b.n	8005d94 <USB_HC_Init+0x14c>
      break;
 8005d8a:	bf00      	nop
 8005d8c:	e002      	b.n	8005d94 <USB_HC_Init+0x14c>
      break;
 8005d8e:	bf00      	nop
 8005d90:	e000      	b.n	8005d94 <USB_HC_Init+0x14c>
      break;
 8005d92:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d9a:	699a      	ldr	r2, [r3, #24]
 8005d9c:	78fb      	ldrb	r3, [r7, #3]
 8005d9e:	f003 030f 	and.w	r3, r3, #15
 8005da2:	2101      	movs	r1, #1
 8005da4:	fa01 f303 	lsl.w	r3, r1, r3
 8005da8:	68b9      	ldr	r1, [r7, #8]
 8005daa:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005dae:	4313      	orrs	r3, r2
 8005db0:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	699b      	ldr	r3, [r3, #24]
 8005db6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005dbe:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	da03      	bge.n	8005dce <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005dc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005dca:	613b      	str	r3, [r7, #16]
 8005dcc:	e001      	b.n	8005dd2 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8005dd2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d103      	bne.n	8005de2 <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005dda:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005dde:	60fb      	str	r3, [r7, #12]
 8005de0:	e001      	b.n	8005de6 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005de2:	2300      	movs	r3, #0
 8005de4:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005de6:	787b      	ldrb	r3, [r7, #1]
 8005de8:	059b      	lsls	r3, r3, #22
 8005dea:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005dee:	78bb      	ldrb	r3, [r7, #2]
 8005df0:	02db      	lsls	r3, r3, #11
 8005df2:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005df6:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005df8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005dfc:	049b      	lsls	r3, r3, #18
 8005dfe:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005e02:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005e04:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005e06:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005e0a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005e10:	78fb      	ldrb	r3, [r7, #3]
 8005e12:	0159      	lsls	r1, r3, #5
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	440b      	add	r3, r1
 8005e18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e1c:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005e22:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8005e24:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005e28:	2b03      	cmp	r3, #3
 8005e2a:	d10f      	bne.n	8005e4c <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8005e2c:	78fb      	ldrb	r3, [r7, #3]
 8005e2e:	015a      	lsls	r2, r3, #5
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	4413      	add	r3, r2
 8005e34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	78fa      	ldrb	r2, [r7, #3]
 8005e3c:	0151      	lsls	r1, r2, #5
 8005e3e:	68ba      	ldr	r2, [r7, #8]
 8005e40:	440a      	add	r2, r1
 8005e42:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e46:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005e4a:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005e4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	371c      	adds	r7, #28
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr
 8005e5a:	bf00      	nop

08005e5c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b08c      	sub	sp, #48	; 0x30
 8005e60:	af02      	add	r7, sp, #8
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	4613      	mov	r3, r2
 8005e68:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	785b      	ldrb	r3, [r3, #1]
 8005e72:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8005e74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005e78:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d028      	beq.n	8005ed8 <USB_HC_StartXfer+0x7c>
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	791b      	ldrb	r3, [r3, #4]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d124      	bne.n	8005ed8 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 8005e8e:	79fb      	ldrb	r3, [r7, #7]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d10b      	bne.n	8005eac <USB_HC_StartXfer+0x50>
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	795b      	ldrb	r3, [r3, #5]
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d107      	bne.n	8005eac <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	785b      	ldrb	r3, [r3, #1]
 8005ea0:	4619      	mov	r1, r3
 8005ea2:	68f8      	ldr	r0, [r7, #12]
 8005ea4:	f000 fa2e 	bl	8006304 <USB_DoPing>
      return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	e112      	b.n	80060d2 <USB_HC_StartXfer+0x276>
    }
    else if (dma == 1U)
 8005eac:	79fb      	ldrb	r3, [r7, #7]
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d112      	bne.n	8005ed8 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8005eb2:	69fb      	ldr	r3, [r7, #28]
 8005eb4:	015a      	lsls	r2, r3, #5
 8005eb6:	6a3b      	ldr	r3, [r7, #32]
 8005eb8:	4413      	add	r3, r2
 8005eba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	69fa      	ldr	r2, [r7, #28]
 8005ec2:	0151      	lsls	r1, r2, #5
 8005ec4:	6a3a      	ldr	r2, [r7, #32]
 8005ec6:	440a      	add	r2, r1
 8005ec8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ecc:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8005ed0:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	691b      	ldr	r3, [r3, #16]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d018      	beq.n	8005f12 <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	691b      	ldr	r3, [r3, #16]
 8005ee4:	68ba      	ldr	r2, [r7, #8]
 8005ee6:	8912      	ldrh	r2, [r2, #8]
 8005ee8:	4413      	add	r3, r2
 8005eea:	3b01      	subs	r3, #1
 8005eec:	68ba      	ldr	r2, [r7, #8]
 8005eee:	8912      	ldrh	r2, [r2, #8]
 8005ef0:	fbb3 f3f2 	udiv	r3, r3, r2
 8005ef4:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8005ef6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005ef8:	8b7b      	ldrh	r3, [r7, #26]
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d90b      	bls.n	8005f16 <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 8005efe:	8b7b      	ldrh	r3, [r7, #26]
 8005f00:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8005f02:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005f04:	68ba      	ldr	r2, [r7, #8]
 8005f06:	8912      	ldrh	r2, [r2, #8]
 8005f08:	fb02 f203 	mul.w	r2, r2, r3
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	611a      	str	r2, [r3, #16]
 8005f10:	e001      	b.n	8005f16 <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 8005f12:	2301      	movs	r3, #1
 8005f14:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	78db      	ldrb	r3, [r3, #3]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d006      	beq.n	8005f2c <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8005f1e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005f20:	68ba      	ldr	r2, [r7, #8]
 8005f22:	8912      	ldrh	r2, [r2, #8]
 8005f24:	fb02 f203 	mul.w	r2, r2, r3
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	691b      	ldr	r3, [r3, #16]
 8005f30:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005f34:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005f36:	04d9      	lsls	r1, r3, #19
 8005f38:	4b68      	ldr	r3, [pc, #416]	; (80060dc <USB_HC_StartXfer+0x280>)
 8005f3a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8005f3c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	7a9b      	ldrb	r3, [r3, #10]
 8005f42:	075b      	lsls	r3, r3, #29
 8005f44:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8005f48:	69f9      	ldr	r1, [r7, #28]
 8005f4a:	0148      	lsls	r0, r1, #5
 8005f4c:	6a39      	ldr	r1, [r7, #32]
 8005f4e:	4401      	add	r1, r0
 8005f50:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005f54:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8005f56:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005f58:	79fb      	ldrb	r3, [r7, #7]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d009      	beq.n	8005f72 <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	68d9      	ldr	r1, [r3, #12]
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	015a      	lsls	r2, r3, #5
 8005f66:	6a3b      	ldr	r3, [r7, #32]
 8005f68:	4413      	add	r3, r2
 8005f6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f6e:	460a      	mov	r2, r1
 8005f70:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005f72:	6a3b      	ldr	r3, [r7, #32]
 8005f74:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f78:	689b      	ldr	r3, [r3, #8]
 8005f7a:	f003 0301 	and.w	r3, r3, #1
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	bf0c      	ite	eq
 8005f82:	2301      	moveq	r3, #1
 8005f84:	2300      	movne	r3, #0
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005f8a:	69fb      	ldr	r3, [r7, #28]
 8005f8c:	015a      	lsls	r2, r3, #5
 8005f8e:	6a3b      	ldr	r3, [r7, #32]
 8005f90:	4413      	add	r3, r2
 8005f92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	69fa      	ldr	r2, [r7, #28]
 8005f9a:	0151      	lsls	r1, r2, #5
 8005f9c:	6a3a      	ldr	r2, [r7, #32]
 8005f9e:	440a      	add	r2, r1
 8005fa0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005fa4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005fa8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005faa:	69fb      	ldr	r3, [r7, #28]
 8005fac:	015a      	lsls	r2, r3, #5
 8005fae:	6a3b      	ldr	r3, [r7, #32]
 8005fb0:	4413      	add	r3, r2
 8005fb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	7e7b      	ldrb	r3, [r7, #25]
 8005fba:	075b      	lsls	r3, r3, #29
 8005fbc:	69f9      	ldr	r1, [r7, #28]
 8005fbe:	0148      	lsls	r0, r1, #5
 8005fc0:	6a39      	ldr	r1, [r7, #32]
 8005fc2:	4401      	add	r1, r0
 8005fc4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005fcc:	69fb      	ldr	r3, [r7, #28]
 8005fce:	015a      	lsls	r2, r3, #5
 8005fd0:	6a3b      	ldr	r3, [r7, #32]
 8005fd2:	4413      	add	r3, r2
 8005fd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a41      	ldr	r2, [pc, #260]	; (80060e0 <USB_HC_StartXfer+0x284>)
 8005fdc:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005fde:	4b40      	ldr	r3, [pc, #256]	; (80060e0 <USB_HC_StartXfer+0x284>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005fe6:	4a3e      	ldr	r2, [pc, #248]	; (80060e0 <USB_HC_StartXfer+0x284>)
 8005fe8:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	78db      	ldrb	r3, [r3, #3]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d006      	beq.n	8006000 <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005ff2:	4b3b      	ldr	r3, [pc, #236]	; (80060e0 <USB_HC_StartXfer+0x284>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ffa:	4a39      	ldr	r2, [pc, #228]	; (80060e0 <USB_HC_StartXfer+0x284>)
 8005ffc:	6013      	str	r3, [r2, #0]
 8005ffe:	e005      	b.n	800600c <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006000:	4b37      	ldr	r3, [pc, #220]	; (80060e0 <USB_HC_StartXfer+0x284>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006008:	4a35      	ldr	r2, [pc, #212]	; (80060e0 <USB_HC_StartXfer+0x284>)
 800600a:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800600c:	4b34      	ldr	r3, [pc, #208]	; (80060e0 <USB_HC_StartXfer+0x284>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006014:	4a32      	ldr	r2, [pc, #200]	; (80060e0 <USB_HC_StartXfer+0x284>)
 8006016:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006018:	69fb      	ldr	r3, [r7, #28]
 800601a:	015a      	lsls	r2, r3, #5
 800601c:	6a3b      	ldr	r3, [r7, #32]
 800601e:	4413      	add	r3, r2
 8006020:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006024:	461a      	mov	r2, r3
 8006026:	4b2e      	ldr	r3, [pc, #184]	; (80060e0 <USB_HC_StartXfer+0x284>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 800602c:	79fb      	ldrb	r3, [r7, #7]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d14e      	bne.n	80060d0 <USB_HC_StartXfer+0x274>
  {
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	78db      	ldrb	r3, [r3, #3]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d14a      	bne.n	80060d0 <USB_HC_StartXfer+0x274>
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	691b      	ldr	r3, [r3, #16]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d046      	beq.n	80060d0 <USB_HC_StartXfer+0x274>
    {
      switch (hc->ep_type)
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	79db      	ldrb	r3, [r3, #7]
 8006046:	2b03      	cmp	r3, #3
 8006048:	d830      	bhi.n	80060ac <USB_HC_StartXfer+0x250>
 800604a:	a201      	add	r2, pc, #4	; (adr r2, 8006050 <USB_HC_StartXfer+0x1f4>)
 800604c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006050:	08006061 	.word	0x08006061
 8006054:	08006085 	.word	0x08006085
 8006058:	08006061 	.word	0x08006061
 800605c:	08006085 	.word	0x08006085
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	691b      	ldr	r3, [r3, #16]
 8006064:	3303      	adds	r3, #3
 8006066:	089b      	lsrs	r3, r3, #2
 8006068:	82fb      	strh	r3, [r7, #22]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800606a:	8afa      	ldrh	r2, [r7, #22]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006070:	b29b      	uxth	r3, r3
 8006072:	429a      	cmp	r2, r3
 8006074:	d91c      	bls.n	80060b0 <USB_HC_StartXfer+0x254>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	699b      	ldr	r3, [r3, #24]
 800607a:	f043 0220 	orr.w	r2, r3, #32
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	619a      	str	r2, [r3, #24]
          }
          break;
 8006082:	e015      	b.n	80060b0 <USB_HC_StartXfer+0x254>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	691b      	ldr	r3, [r3, #16]
 8006088:	3303      	adds	r3, #3
 800608a:	089b      	lsrs	r3, r3, #2
 800608c:	82fb      	strh	r3, [r7, #22]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800608e:	8afa      	ldrh	r2, [r7, #22]
 8006090:	6a3b      	ldr	r3, [r7, #32]
 8006092:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006096:	691b      	ldr	r3, [r3, #16]
 8006098:	b29b      	uxth	r3, r3
 800609a:	429a      	cmp	r2, r3
 800609c:	d90a      	bls.n	80060b4 <USB_HC_StartXfer+0x258>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	699b      	ldr	r3, [r3, #24]
 80060a2:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	619a      	str	r2, [r3, #24]
          }
          break;
 80060aa:	e003      	b.n	80060b4 <USB_HC_StartXfer+0x258>

        default:
          break;
 80060ac:	bf00      	nop
 80060ae:	e002      	b.n	80060b6 <USB_HC_StartXfer+0x25a>
          break;
 80060b0:	bf00      	nop
 80060b2:	e000      	b.n	80060b6 <USB_HC_StartXfer+0x25a>
          break;
 80060b4:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	68d9      	ldr	r1, [r3, #12]
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	785a      	ldrb	r2, [r3, #1]
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	691b      	ldr	r3, [r3, #16]
 80060c2:	b298      	uxth	r0, r3
 80060c4:	2300      	movs	r3, #0
 80060c6:	9300      	str	r3, [sp, #0]
 80060c8:	4603      	mov	r3, r0
 80060ca:	68f8      	ldr	r0, [r7, #12]
 80060cc:	f7ff fbc8 	bl	8005860 <USB_WritePacket>
    }
  }

  return HAL_OK;
 80060d0:	2300      	movs	r3, #0
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3728      	adds	r7, #40	; 0x28
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	bf00      	nop
 80060dc:	1ff80000 	.word	0x1ff80000
 80060e0:	200000b0 	.word	0x200000b0

080060e4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b085      	sub	sp, #20
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060f6:	695b      	ldr	r3, [r3, #20]
 80060f8:	b29b      	uxth	r3, r3
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3714      	adds	r7, #20
 80060fe:	46bd      	mov	sp, r7
 8006100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006104:	4770      	bx	lr

08006106 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006106:	b480      	push	{r7}
 8006108:	b087      	sub	sp, #28
 800610a:	af00      	add	r7, sp, #0
 800610c:	6078      	str	r0, [r7, #4]
 800610e:	460b      	mov	r3, r1
 8006110:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8006116:	78fb      	ldrb	r3, [r7, #3]
 8006118:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800611a:	2300      	movs	r3, #0
 800611c:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	015a      	lsls	r2, r3, #5
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	4413      	add	r3, r2
 8006126:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	0c9b      	lsrs	r3, r3, #18
 800612e:	f003 0303 	and.w	r3, r3, #3
 8006132:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d002      	beq.n	8006140 <USB_HC_Halt+0x3a>
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	2b02      	cmp	r3, #2
 800613e:	d16c      	bne.n	800621a <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	015a      	lsls	r2, r3, #5
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	4413      	add	r3, r2
 8006148:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	68fa      	ldr	r2, [r7, #12]
 8006150:	0151      	lsls	r1, r2, #5
 8006152:	693a      	ldr	r2, [r7, #16]
 8006154:	440a      	add	r2, r1
 8006156:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800615a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800615e:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006164:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006168:	2b00      	cmp	r3, #0
 800616a:	d143      	bne.n	80061f4 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	015a      	lsls	r2, r3, #5
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	4413      	add	r3, r2
 8006174:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	68fa      	ldr	r2, [r7, #12]
 800617c:	0151      	lsls	r1, r2, #5
 800617e:	693a      	ldr	r2, [r7, #16]
 8006180:	440a      	add	r2, r1
 8006182:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006186:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800618a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	015a      	lsls	r2, r3, #5
 8006190:	693b      	ldr	r3, [r7, #16]
 8006192:	4413      	add	r3, r2
 8006194:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	68fa      	ldr	r2, [r7, #12]
 800619c:	0151      	lsls	r1, r2, #5
 800619e:	693a      	ldr	r2, [r7, #16]
 80061a0:	440a      	add	r2, r1
 80061a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80061aa:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	015a      	lsls	r2, r3, #5
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	4413      	add	r3, r2
 80061b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	68fa      	ldr	r2, [r7, #12]
 80061bc:	0151      	lsls	r1, r2, #5
 80061be:	693a      	ldr	r2, [r7, #16]
 80061c0:	440a      	add	r2, r1
 80061c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061c6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80061ca:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	3301      	adds	r3, #1
 80061d0:	617b      	str	r3, [r7, #20]
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80061d8:	d81d      	bhi.n	8006216 <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	015a      	lsls	r2, r3, #5
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	4413      	add	r3, r2
 80061e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80061ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80061f0:	d0ec      	beq.n	80061cc <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80061f2:	e080      	b.n	80062f6 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	015a      	lsls	r2, r3, #5
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	4413      	add	r3, r2
 80061fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	68fa      	ldr	r2, [r7, #12]
 8006204:	0151      	lsls	r1, r2, #5
 8006206:	693a      	ldr	r2, [r7, #16]
 8006208:	440a      	add	r2, r1
 800620a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800620e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006212:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006214:	e06f      	b.n	80062f6 <USB_HC_Halt+0x1f0>
          break;
 8006216:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006218:	e06d      	b.n	80062f6 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	015a      	lsls	r2, r3, #5
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	4413      	add	r3, r2
 8006222:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	68fa      	ldr	r2, [r7, #12]
 800622a:	0151      	lsls	r1, r2, #5
 800622c:	693a      	ldr	r2, [r7, #16]
 800622e:	440a      	add	r2, r1
 8006230:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006234:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006238:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006240:	691b      	ldr	r3, [r3, #16]
 8006242:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006246:	2b00      	cmp	r3, #0
 8006248:	d143      	bne.n	80062d2 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	015a      	lsls	r2, r3, #5
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	4413      	add	r3, r2
 8006252:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68fa      	ldr	r2, [r7, #12]
 800625a:	0151      	lsls	r1, r2, #5
 800625c:	693a      	ldr	r2, [r7, #16]
 800625e:	440a      	add	r2, r1
 8006260:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006264:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006268:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	015a      	lsls	r2, r3, #5
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	4413      	add	r3, r2
 8006272:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	68fa      	ldr	r2, [r7, #12]
 800627a:	0151      	lsls	r1, r2, #5
 800627c:	693a      	ldr	r2, [r7, #16]
 800627e:	440a      	add	r2, r1
 8006280:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006284:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006288:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	015a      	lsls	r2, r3, #5
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	4413      	add	r3, r2
 8006292:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	68fa      	ldr	r2, [r7, #12]
 800629a:	0151      	lsls	r1, r2, #5
 800629c:	693a      	ldr	r2, [r7, #16]
 800629e:	440a      	add	r2, r1
 80062a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80062a4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80062a8:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	3301      	adds	r3, #1
 80062ae:	617b      	str	r3, [r7, #20]
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062b6:	d81d      	bhi.n	80062f4 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	015a      	lsls	r2, r3, #5
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	4413      	add	r3, r2
 80062c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80062ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80062ce:	d0ec      	beq.n	80062aa <USB_HC_Halt+0x1a4>
 80062d0:	e011      	b.n	80062f6 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	015a      	lsls	r2, r3, #5
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	4413      	add	r3, r2
 80062da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	68fa      	ldr	r2, [r7, #12]
 80062e2:	0151      	lsls	r1, r2, #5
 80062e4:	693a      	ldr	r2, [r7, #16]
 80062e6:	440a      	add	r2, r1
 80062e8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80062ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80062f0:	6013      	str	r3, [r2, #0]
 80062f2:	e000      	b.n	80062f6 <USB_HC_Halt+0x1f0>
          break;
 80062f4:	bf00      	nop
    }
  }

  return HAL_OK;
 80062f6:	2300      	movs	r3, #0
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	371c      	adds	r7, #28
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	4770      	bx	lr

08006304 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8006304:	b480      	push	{r7}
 8006306:	b087      	sub	sp, #28
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
 800630c:	460b      	mov	r3, r1
 800630e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8006314:	78fb      	ldrb	r3, [r7, #3]
 8006316:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8006318:	2301      	movs	r3, #1
 800631a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	04da      	lsls	r2, r3, #19
 8006320:	4b15      	ldr	r3, [pc, #84]	; (8006378 <USB_DoPing+0x74>)
 8006322:	4013      	ands	r3, r2
 8006324:	693a      	ldr	r2, [r7, #16]
 8006326:	0151      	lsls	r1, r2, #5
 8006328:	697a      	ldr	r2, [r7, #20]
 800632a:	440a      	add	r2, r1
 800632c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006330:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006334:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	015a      	lsls	r2, r3, #5
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	4413      	add	r3, r2
 800633e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800634c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006354:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	015a      	lsls	r2, r3, #5
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	4413      	add	r3, r2
 800635e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006362:	461a      	mov	r2, r3
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006368:	2300      	movs	r3, #0
}
 800636a:	4618      	mov	r0, r3
 800636c:	371c      	adds	r7, #28
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	1ff80000 	.word	0x1ff80000

0800637c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b086      	sub	sp, #24
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8006388:	2300      	movs	r3, #0
 800638a:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f7ff f9e3 	bl	8005758 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8006392:	2110      	movs	r1, #16
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f7ff fa1b 	bl	80057d0 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f7ff fa3e 	bl	800581c <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80063a0:	2300      	movs	r3, #0
 80063a2:	613b      	str	r3, [r7, #16]
 80063a4:	e01f      	b.n	80063e6 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	015a      	lsls	r2, r3, #5
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	4413      	add	r3, r2
 80063ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80063bc:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80063c4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80063cc:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	015a      	lsls	r2, r3, #5
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	4413      	add	r3, r2
 80063d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063da:	461a      	mov	r2, r3
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	3301      	adds	r3, #1
 80063e4:	613b      	str	r3, [r7, #16]
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	2b0f      	cmp	r3, #15
 80063ea:	d9dc      	bls.n	80063a6 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80063ec:	2300      	movs	r3, #0
 80063ee:	613b      	str	r3, [r7, #16]
 80063f0:	e034      	b.n	800645c <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	015a      	lsls	r2, r3, #5
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	4413      	add	r3, r2
 80063fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006408:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006410:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006418:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	015a      	lsls	r2, r3, #5
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	4413      	add	r3, r2
 8006422:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006426:	461a      	mov	r2, r3
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	3301      	adds	r3, #1
 8006430:	617b      	str	r3, [r7, #20]
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006438:	d80c      	bhi.n	8006454 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	015a      	lsls	r2, r3, #5
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	4413      	add	r3, r2
 8006442:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800644c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006450:	d0ec      	beq.n	800642c <USB_StopHost+0xb0>
 8006452:	e000      	b.n	8006456 <USB_StopHost+0xda>
        break;
 8006454:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	3301      	adds	r3, #1
 800645a:	613b      	str	r3, [r7, #16]
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	2b0f      	cmp	r3, #15
 8006460:	d9c7      	bls.n	80063f2 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006468:	461a      	mov	r2, r3
 800646a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800646e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006476:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f7ff f95c 	bl	8005736 <USB_EnableGlobalInt>

  return HAL_OK;
 800647e:	2300      	movs	r3, #0
}
 8006480:	4618      	mov	r0, r3
 8006482:	3718      	adds	r7, #24
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}

08006488 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 8006488:	b590      	push	{r4, r7, lr}
 800648a:	b089      	sub	sp, #36	; 0x24
 800648c:	af04      	add	r7, sp, #16
 800648e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 8006490:	2302      	movs	r3, #2
 8006492:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 8006494:	2301      	movs	r3, #1
 8006496:	2202      	movs	r2, #2
 8006498:	2102      	movs	r1, #2
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 fc3a 	bl	8006d14 <USBH_FindInterface>
 80064a0:	4603      	mov	r3, r0
 80064a2:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 80064a4:	7bbb      	ldrb	r3, [r7, #14]
 80064a6:	2bff      	cmp	r3, #255	; 0xff
 80064a8:	f000 812a 	beq.w	8006700 <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 80064ac:	7bbb      	ldrb	r3, [r7, #14]
 80064ae:	4619      	mov	r1, r3
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f000 fc13 	bl	8006cdc <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 80064bc:	2050      	movs	r0, #80	; 0x50
 80064be:	f001 fb09 	bl	8007ad4 <malloc>
 80064c2:	4603      	mov	r3, r0
 80064c4:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80064cc:	69db      	ldr	r3, [r3, #28]
 80064ce:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80064d0:	7bbb      	ldrb	r3, [r7, #14]
 80064d2:	687a      	ldr	r2, [r7, #4]
 80064d4:	211a      	movs	r1, #26
 80064d6:	fb01 f303 	mul.w	r3, r1, r3
 80064da:	4413      	add	r3, r2
 80064dc:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80064e0:	781b      	ldrb	r3, [r3, #0]
 80064e2:	b25b      	sxtb	r3, r3
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	da15      	bge.n	8006514 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80064e8:	7bbb      	ldrb	r3, [r7, #14]
 80064ea:	687a      	ldr	r2, [r7, #4]
 80064ec:	211a      	movs	r1, #26
 80064ee:	fb01 f303 	mul.w	r3, r1, r3
 80064f2:	4413      	add	r3, r2
 80064f4:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80064f8:	781a      	ldrb	r2, [r3, #0]
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80064fe:	7bbb      	ldrb	r3, [r7, #14]
 8006500:	687a      	ldr	r2, [r7, #4]
 8006502:	211a      	movs	r1, #26
 8006504:	fb01 f303 	mul.w	r3, r1, r3
 8006508:	4413      	add	r3, r2
 800650a:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800650e:	881a      	ldrh	r2, [r3, #0]
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	785b      	ldrb	r3, [r3, #1]
 8006518:	4619      	mov	r1, r3
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f000 ff9f 	bl	800745e <USBH_AllocPipe>
 8006520:	4603      	mov	r3, r0
 8006522:	461a      	mov	r2, r3
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	7819      	ldrb	r1, [r3, #0]
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	7858      	ldrb	r0, [r3, #1]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800653c:	68ba      	ldr	r2, [r7, #8]
 800653e:	8952      	ldrh	r2, [r2, #10]
 8006540:	9202      	str	r2, [sp, #8]
 8006542:	2203      	movs	r2, #3
 8006544:	9201      	str	r2, [sp, #4]
 8006546:	9300      	str	r3, [sp, #0]
 8006548:	4623      	mov	r3, r4
 800654a:	4602      	mov	r2, r0
 800654c:	6878      	ldr	r0, [r7, #4]
 800654e:	f000 ff57 	bl	8007400 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	781b      	ldrb	r3, [r3, #0]
 8006556:	2200      	movs	r2, #0
 8006558:	4619      	mov	r1, r3
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f001 fa14 	bl	8007988 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 8006560:	2300      	movs	r3, #0
 8006562:	2200      	movs	r2, #0
 8006564:	210a      	movs	r1, #10
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f000 fbd4 	bl	8006d14 <USBH_FindInterface>
 800656c:	4603      	mov	r3, r0
 800656e:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 8006570:	7bbb      	ldrb	r3, [r7, #14]
 8006572:	2bff      	cmp	r3, #255	; 0xff
 8006574:	f000 80c4 	beq.w	8006700 <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8006578:	7bbb      	ldrb	r3, [r7, #14]
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	211a      	movs	r1, #26
 800657e:	fb01 f303 	mul.w	r3, r1, r3
 8006582:	4413      	add	r3, r2
 8006584:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8006588:	781b      	ldrb	r3, [r3, #0]
 800658a:	b25b      	sxtb	r3, r3
 800658c:	2b00      	cmp	r3, #0
 800658e:	da16      	bge.n	80065be <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006590:	7bbb      	ldrb	r3, [r7, #14]
 8006592:	687a      	ldr	r2, [r7, #4]
 8006594:	211a      	movs	r1, #26
 8006596:	fb01 f303 	mul.w	r3, r1, r3
 800659a:	4413      	add	r3, r2
 800659c:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80065a0:	781a      	ldrb	r2, [r3, #0]
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80065a6:	7bbb      	ldrb	r3, [r7, #14]
 80065a8:	687a      	ldr	r2, [r7, #4]
 80065aa:	211a      	movs	r1, #26
 80065ac:	fb01 f303 	mul.w	r3, r1, r3
 80065b0:	4413      	add	r3, r2
 80065b2:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 80065b6:	881a      	ldrh	r2, [r3, #0]
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	835a      	strh	r2, [r3, #26]
 80065bc:	e015      	b.n	80065ea <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80065be:	7bbb      	ldrb	r3, [r7, #14]
 80065c0:	687a      	ldr	r2, [r7, #4]
 80065c2:	211a      	movs	r1, #26
 80065c4:	fb01 f303 	mul.w	r3, r1, r3
 80065c8:	4413      	add	r3, r2
 80065ca:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80065ce:	781a      	ldrb	r2, [r3, #0]
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80065d4:	7bbb      	ldrb	r3, [r7, #14]
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	211a      	movs	r1, #26
 80065da:	fb01 f303 	mul.w	r3, r1, r3
 80065de:	4413      	add	r3, r2
 80065e0:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 80065e4:	881a      	ldrh	r2, [r3, #0]
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80065ea:	7bbb      	ldrb	r3, [r7, #14]
 80065ec:	687a      	ldr	r2, [r7, #4]
 80065ee:	211a      	movs	r1, #26
 80065f0:	fb01 f303 	mul.w	r3, r1, r3
 80065f4:	4413      	add	r3, r2
 80065f6:	f203 3352 	addw	r3, r3, #850	; 0x352
 80065fa:	781b      	ldrb	r3, [r3, #0]
 80065fc:	b25b      	sxtb	r3, r3
 80065fe:	2b00      	cmp	r3, #0
 8006600:	da16      	bge.n	8006630 <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006602:	7bbb      	ldrb	r3, [r7, #14]
 8006604:	687a      	ldr	r2, [r7, #4]
 8006606:	211a      	movs	r1, #26
 8006608:	fb01 f303 	mul.w	r3, r1, r3
 800660c:	4413      	add	r3, r2
 800660e:	f203 3352 	addw	r3, r3, #850	; 0x352
 8006612:	781a      	ldrb	r2, [r3, #0]
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006618:	7bbb      	ldrb	r3, [r7, #14]
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	211a      	movs	r1, #26
 800661e:	fb01 f303 	mul.w	r3, r1, r3
 8006622:	4413      	add	r3, r2
 8006624:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8006628:	881a      	ldrh	r2, [r3, #0]
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	835a      	strh	r2, [r3, #26]
 800662e:	e015      	b.n	800665c <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006630:	7bbb      	ldrb	r3, [r7, #14]
 8006632:	687a      	ldr	r2, [r7, #4]
 8006634:	211a      	movs	r1, #26
 8006636:	fb01 f303 	mul.w	r3, r1, r3
 800663a:	4413      	add	r3, r2
 800663c:	f203 3352 	addw	r3, r3, #850	; 0x352
 8006640:	781a      	ldrb	r2, [r3, #0]
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006646:	7bbb      	ldrb	r3, [r7, #14]
 8006648:	687a      	ldr	r2, [r7, #4]
 800664a:	211a      	movs	r1, #26
 800664c:	fb01 f303 	mul.w	r3, r1, r3
 8006650:	4413      	add	r3, r2
 8006652:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8006656:	881a      	ldrh	r2, [r3, #0]
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	7b9b      	ldrb	r3, [r3, #14]
 8006660:	4619      	mov	r1, r3
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f000 fefb 	bl	800745e <USBH_AllocPipe>
 8006668:	4603      	mov	r3, r0
 800666a:	461a      	mov	r2, r3
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	7bdb      	ldrb	r3, [r3, #15]
 8006674:	4619      	mov	r1, r3
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 fef1 	bl	800745e <USBH_AllocPipe>
 800667c:	4603      	mov	r3, r0
 800667e:	461a      	mov	r2, r3
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	7b59      	ldrb	r1, [r3, #13]
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	7b98      	ldrb	r0, [r3, #14]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006698:	68ba      	ldr	r2, [r7, #8]
 800669a:	8b12      	ldrh	r2, [r2, #24]
 800669c:	9202      	str	r2, [sp, #8]
 800669e:	2202      	movs	r2, #2
 80066a0:	9201      	str	r2, [sp, #4]
 80066a2:	9300      	str	r3, [sp, #0]
 80066a4:	4623      	mov	r3, r4
 80066a6:	4602      	mov	r2, r0
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f000 fea9 	bl	8007400 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	7b19      	ldrb	r1, [r3, #12]
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	7bd8      	ldrb	r0, [r3, #15]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80066c2:	68ba      	ldr	r2, [r7, #8]
 80066c4:	8b52      	ldrh	r2, [r2, #26]
 80066c6:	9202      	str	r2, [sp, #8]
 80066c8:	2202      	movs	r2, #2
 80066ca:	9201      	str	r2, [sp, #4]
 80066cc:	9300      	str	r3, [sp, #0]
 80066ce:	4623      	mov	r3, r4
 80066d0:	4602      	mov	r2, r0
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f000 fe94 	bl	8007400 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	2200      	movs	r2, #0
 80066dc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	7b5b      	ldrb	r3, [r3, #13]
 80066e4:	2200      	movs	r2, #0
 80066e6:	4619      	mov	r1, r3
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f001 f94d 	bl	8007988 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	7b1b      	ldrb	r3, [r3, #12]
 80066f2:	2200      	movs	r2, #0
 80066f4:	4619      	mov	r1, r3
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f001 f946 	bl	8007988 <USBH_LL_SetToggle>
      status = USBH_OK;
 80066fc:	2300      	movs	r3, #0
 80066fe:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 8006700:	7bfb      	ldrb	r3, [r7, #15]
}
 8006702:	4618      	mov	r0, r3
 8006704:	3714      	adds	r7, #20
 8006706:	46bd      	mov	sp, r7
 8006708:	bd90      	pop	{r4, r7, pc}

0800670a <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800670a:	b580      	push	{r7, lr}
 800670c:	b084      	sub	sp, #16
 800670e:	af00      	add	r7, sp, #0
 8006710:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006718:	69db      	ldr	r3, [r3, #28]
 800671a:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	781b      	ldrb	r3, [r3, #0]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d00e      	beq.n	8006742 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	781b      	ldrb	r3, [r3, #0]
 8006728:	4619      	mov	r1, r3
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 fe87 	bl	800743e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	781b      	ldrb	r3, [r3, #0]
 8006734:	4619      	mov	r1, r3
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 feaf 	bl	800749a <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2200      	movs	r2, #0
 8006740:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	7b1b      	ldrb	r3, [r3, #12]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d00e      	beq.n	8006768 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	7b1b      	ldrb	r3, [r3, #12]
 800674e:	4619      	mov	r1, r3
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 fe74 	bl	800743e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	7b1b      	ldrb	r3, [r3, #12]
 800675a:	4619      	mov	r1, r3
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	f000 fe9c 	bl	800749a <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2200      	movs	r2, #0
 8006766:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	7b5b      	ldrb	r3, [r3, #13]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d00e      	beq.n	800678e <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	7b5b      	ldrb	r3, [r3, #13]
 8006774:	4619      	mov	r1, r3
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 fe61 	bl	800743e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	7b5b      	ldrb	r3, [r3, #13]
 8006780:	4619      	mov	r1, r3
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f000 fe89 	bl	800749a <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2200      	movs	r2, #0
 800678c:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006794:	69db      	ldr	r3, [r3, #28]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d00b      	beq.n	80067b2 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80067a0:	69db      	ldr	r3, [r3, #28]
 80067a2:	4618      	mov	r0, r3
 80067a4:	f001 f99e 	bl	8007ae4 <free>
    phost->pActiveClass->pData = 0U;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80067ae:	2200      	movs	r2, #0
 80067b0:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80067b2:	2300      	movs	r3, #0
}
 80067b4:	4618      	mov	r0, r3
 80067b6:	3710      	adds	r7, #16
 80067b8:	46bd      	mov	sp, r7
 80067ba:	bd80      	pop	{r7, pc}

080067bc <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b084      	sub	sp, #16
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 80067c4:	2302      	movs	r3, #2
 80067c6:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80067ce:	69db      	ldr	r3, [r3, #28]
 80067d0:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	3340      	adds	r3, #64	; 0x40
 80067d6:	4619      	mov	r1, r3
 80067d8:	6878      	ldr	r0, [r7, #4]
 80067da:	f000 f8b2 	bl	8006942 <GetLineCoding>
 80067de:	4603      	mov	r3, r0
 80067e0:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 80067e2:	7bfb      	ldrb	r3, [r7, #15]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d105      	bne.n	80067f4 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80067ee:	2102      	movs	r1, #2
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	4798      	blx	r3
  }
  return status;
 80067f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3710      	adds	r7, #16
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}
	...

08006800 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006808:	2301      	movs	r3, #1
 800680a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800680c:	2300      	movs	r3, #0
 800680e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006816:	69db      	ldr	r3, [r3, #28]
 8006818:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006820:	2b04      	cmp	r3, #4
 8006822:	d877      	bhi.n	8006914 <USBH_CDC_Process+0x114>
 8006824:	a201      	add	r2, pc, #4	; (adr r2, 800682c <USBH_CDC_Process+0x2c>)
 8006826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800682a:	bf00      	nop
 800682c:	08006841 	.word	0x08006841
 8006830:	08006847 	.word	0x08006847
 8006834:	08006877 	.word	0x08006877
 8006838:	080068eb 	.word	0x080068eb
 800683c:	080068f9 	.word	0x080068f9
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 8006840:	2300      	movs	r3, #0
 8006842:	73fb      	strb	r3, [r7, #15]
    break;
 8006844:	e06d      	b.n	8006922 <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800684a:	4619      	mov	r1, r3
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f000 f897 	bl	8006980 <SetLineCoding>
 8006852:	4603      	mov	r3, r0
 8006854:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8006856:	7bbb      	ldrb	r3, [r7, #14]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d104      	bne.n	8006866 <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	2202      	movs	r2, #2
 8006860:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 8006864:	e058      	b.n	8006918 <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 8006866:	7bbb      	ldrb	r3, [r7, #14]
 8006868:	2b01      	cmp	r3, #1
 800686a:	d055      	beq.n	8006918 <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	2204      	movs	r2, #4
 8006870:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 8006874:	e050      	b.n	8006918 <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	3340      	adds	r3, #64	; 0x40
 800687a:	4619      	mov	r1, r3
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	f000 f860 	bl	8006942 <GetLineCoding>
 8006882:	4603      	mov	r3, r0
 8006884:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8006886:	7bbb      	ldrb	r3, [r7, #14]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d126      	bne.n	80068da <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	2200      	movs	r2, #0
 8006890:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800689e:	791b      	ldrb	r3, [r3, #4]
 80068a0:	429a      	cmp	r2, r3
 80068a2:	d13b      	bne.n	800691c <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068ae:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80068b0:	429a      	cmp	r2, r3
 80068b2:	d133      	bne.n	800691c <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068be:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80068c0:	429a      	cmp	r2, r3
 80068c2:	d12b      	bne.n	800691c <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068cc:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80068ce:	429a      	cmp	r2, r3
 80068d0:	d124      	bne.n	800691c <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f000 f95a 	bl	8006b8c <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 80068d8:	e020      	b.n	800691c <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 80068da:	7bbb      	ldrb	r3, [r7, #14]
 80068dc:	2b01      	cmp	r3, #1
 80068de:	d01d      	beq.n	800691c <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	2204      	movs	r2, #4
 80068e4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 80068e8:	e018      	b.n	800691c <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f000 f867 	bl	80069be <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f000 f8dc 	bl	8006aae <CDC_ProcessReception>
    break;
 80068f6:	e014      	b.n	8006922 <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 80068f8:	2100      	movs	r1, #0
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f000 fb08 	bl	8006f10 <USBH_ClrFeature>
 8006900:	4603      	mov	r3, r0
 8006902:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 8006904:	7bbb      	ldrb	r3, [r7, #14]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d10a      	bne.n	8006920 <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	2200      	movs	r2, #0
 800690e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 8006912:	e005      	b.n	8006920 <USBH_CDC_Process+0x120>

  default:
    break;
 8006914:	bf00      	nop
 8006916:	e004      	b.n	8006922 <USBH_CDC_Process+0x122>
    break;
 8006918:	bf00      	nop
 800691a:	e002      	b.n	8006922 <USBH_CDC_Process+0x122>
    break;
 800691c:	bf00      	nop
 800691e:	e000      	b.n	8006922 <USBH_CDC_Process+0x122>
    break;
 8006920:	bf00      	nop

  }

  return status;
 8006922:	7bfb      	ldrb	r3, [r7, #15]
}
 8006924:	4618      	mov	r0, r3
 8006926:	3710      	adds	r7, #16
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 800692c:	b480      	push	{r7}
 800692e:	b083      	sub	sp, #12
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 8006934:	2300      	movs	r3, #0
}
 8006936:	4618      	mov	r0, r3
 8006938:	370c      	adds	r7, #12
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr

08006942 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006942:	b580      	push	{r7, lr}
 8006944:	b082      	sub	sp, #8
 8006946:	af00      	add	r7, sp, #0
 8006948:	6078      	str	r0, [r7, #4]
 800694a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	22a1      	movs	r2, #161	; 0xa1
 8006950:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2221      	movs	r2, #33	; 0x21
 8006956:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2200      	movs	r2, #0
 800695c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2207      	movs	r2, #7
 8006968:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	2207      	movs	r2, #7
 800696e:	4619      	mov	r1, r3
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	f000 faf1 	bl	8006f58 <USBH_CtlReq>
 8006976:	4603      	mov	r3, r0
}
 8006978:	4618      	mov	r0, r3
 800697a:	3708      	adds	r7, #8
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}

08006980 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b082      	sub	sp, #8
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
 8006988:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2221      	movs	r2, #33	; 0x21
 800698e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2220      	movs	r2, #32
 8006994:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2200      	movs	r2, #0
 800699a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2200      	movs	r2, #0
 80069a0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2207      	movs	r2, #7
 80069a6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	2207      	movs	r2, #7
 80069ac:	4619      	mov	r1, r3
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 fad2 	bl	8006f58 <USBH_CtlReq>
 80069b4:	4603      	mov	r3, r0
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3708      	adds	r7, #8
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}

080069be <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80069be:	b580      	push	{r7, lr}
 80069c0:	b086      	sub	sp, #24
 80069c2:	af02      	add	r7, sp, #8
 80069c4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80069cc:	69db      	ldr	r3, [r3, #28]
 80069ce:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80069d0:	2300      	movs	r3, #0
 80069d2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80069da:	2b01      	cmp	r3, #1
 80069dc:	d002      	beq.n	80069e4 <CDC_ProcessTransmission+0x26>
 80069de:	2b02      	cmp	r3, #2
 80069e0:	d025      	beq.n	8006a2e <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 80069e2:	e060      	b.n	8006aa6 <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069e8:	68fa      	ldr	r2, [r7, #12]
 80069ea:	8b12      	ldrh	r2, [r2, #24]
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d90c      	bls.n	8006a0a <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	69d9      	ldr	r1, [r3, #28]
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	8b1a      	ldrh	r2, [r3, #24]
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	7b58      	ldrb	r0, [r3, #13]
 80069fc:	2301      	movs	r3, #1
 80069fe:	9300      	str	r3, [sp, #0]
 8006a00:	4603      	mov	r3, r0
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f000 fcb9 	bl	800737a <USBH_BulkSendData>
 8006a08:	e00c      	b.n	8006a24 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 8006a12:	b29a      	uxth	r2, r3
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	7b58      	ldrb	r0, [r3, #13]
 8006a18:	2301      	movs	r3, #1
 8006a1a:	9300      	str	r3, [sp, #0]
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f000 fcab 	bl	800737a <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	2202      	movs	r2, #2
 8006a28:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8006a2c:	e03b      	b.n	8006aa6 <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	7b5b      	ldrb	r3, [r3, #13]
 8006a32:	4619      	mov	r1, r3
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f000 ff7d 	bl	8007934 <USBH_LL_GetURBState>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 8006a3e:	7afb      	ldrb	r3, [r7, #11]
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d128      	bne.n	8006a96 <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a48:	68fa      	ldr	r2, [r7, #12]
 8006a4a:	8b12      	ldrh	r2, [r2, #24]
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d90e      	bls.n	8006a6e <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a54:	68fa      	ldr	r2, [r7, #12]
 8006a56:	8b12      	ldrh	r2, [r2, #24]
 8006a58:	1a9a      	subs	r2, r3, r2
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	69db      	ldr	r3, [r3, #28]
 8006a62:	68fa      	ldr	r2, [r7, #12]
 8006a64:	8b12      	ldrh	r2, [r2, #24]
 8006a66:	441a      	add	r2, r3
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	61da      	str	r2, [r3, #28]
 8006a6c:	e002      	b.n	8006a74 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	2200      	movs	r2, #0
 8006a72:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d004      	beq.n	8006a86 <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2201      	movs	r2, #1
 8006a80:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8006a84:	e00e      	b.n	8006aa4 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f000 f868 	bl	8006b64 <USBH_CDC_TransmitCallback>
    break;
 8006a94:	e006      	b.n	8006aa4 <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 8006a96:	7afb      	ldrb	r3, [r7, #11]
 8006a98:	2b02      	cmp	r3, #2
 8006a9a:	d103      	bne.n	8006aa4 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	2201      	movs	r2, #1
 8006aa0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8006aa4:	bf00      	nop
  }
}
 8006aa6:	bf00      	nop
 8006aa8:	3710      	adds	r7, #16
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bd80      	pop	{r7, pc}

08006aae <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006aae:	b580      	push	{r7, lr}
 8006ab0:	b086      	sub	sp, #24
 8006ab2:	af00      	add	r7, sp, #0
 8006ab4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006abc:	69db      	ldr	r3, [r3, #28]
 8006abe:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8006aca:	2b03      	cmp	r3, #3
 8006acc:	d002      	beq.n	8006ad4 <CDC_ProcessReception+0x26>
 8006ace:	2b04      	cmp	r3, #4
 8006ad0:	d00e      	beq.n	8006af0 <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 8006ad2:	e043      	b.n	8006b5c <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	6a19      	ldr	r1, [r3, #32]
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	8b5a      	ldrh	r2, [r3, #26]
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	7b1b      	ldrb	r3, [r3, #12]
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f000 fc6f 	bl	80073c4 <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	2204      	movs	r2, #4
 8006aea:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 8006aee:	e035      	b.n	8006b5c <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	7b1b      	ldrb	r3, [r3, #12]
 8006af4:	4619      	mov	r1, r3
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 ff1c 	bl	8007934 <USBH_LL_GetURBState>
 8006afc:	4603      	mov	r3, r0
 8006afe:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 8006b00:	7cfb      	ldrb	r3, [r7, #19]
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d129      	bne.n	8006b5a <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	7b1b      	ldrb	r3, [r3, #12]
 8006b0a:	4619      	mov	r1, r3
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f000 fe7f 	bl	8007810 <USBH_LL_GetLastXferSize>
 8006b12:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b18:	68fa      	ldr	r2, [r7, #12]
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	d016      	beq.n	8006b4c <CDC_ProcessReception+0x9e>
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	8b5b      	ldrh	r3, [r3, #26]
 8006b22:	461a      	mov	r2, r3
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d910      	bls.n	8006b4c <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	1ad2      	subs	r2, r2, r3
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	6a1a      	ldr	r2, [r3, #32]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	441a      	add	r2, r3
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	2203      	movs	r2, #3
 8006b46:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 8006b4a:	e006      	b.n	8006b5a <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	f000 f80f 	bl	8006b78 <USBH_CDC_ReceiveCallback>
    break;
 8006b5a:	bf00      	nop
  }
}
 8006b5c:	bf00      	nop
 8006b5e:	3718      	adds	r7, #24
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bd80      	pop	{r7, pc}

08006b64 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]

}
 8006b6c:	bf00      	nop
 8006b6e:	370c      	adds	r7, #12
 8006b70:	46bd      	mov	sp, r7
 8006b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b76:	4770      	bx	lr

08006b78 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b083      	sub	sp, #12
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]

}
 8006b80:	bf00      	nop
 8006b82:	370c      	adds	r7, #12
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr

08006b8c <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b083      	sub	sp, #12
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]

}
 8006b94:	bf00      	nop
 8006b96:	370c      	adds	r7, #12
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr

08006ba0 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b084      	sub	sp, #16
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	60b9      	str	r1, [r7, #8]
 8006baa:	4613      	mov	r3, r2
 8006bac:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d101      	bne.n	8006bb8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006bb4:	2302      	movs	r3, #2
 8006bb6:	e019      	b.n	8006bec <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	79fa      	ldrb	r2, [r7, #7]
 8006bbc:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8006bd0:	68f8      	ldr	r0, [r7, #12]
 8006bd2:	f000 f80f 	bl	8006bf4 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d003      	beq.n	8006be4 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	68ba      	ldr	r2, [r7, #8]
 8006be0:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8006be4:	68f8      	ldr	r0, [r7, #12]
 8006be6:	f000 fda1 	bl	800772c <USBH_LL_Init>

  return USBH_OK;
 8006bea:	2300      	movs	r3, #0
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3710      	adds	r7, #16
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}

08006bf4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b085      	sub	sp, #20
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8006c00:	e008      	b.n	8006c14 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	32e0      	adds	r2, #224	; 0xe0
 8006c08:	2100      	movs	r1, #0
 8006c0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	3301      	adds	r3, #1
 8006c12:	60fb      	str	r3, [r7, #12]
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2b0e      	cmp	r3, #14
 8006c18:	d9f3      	bls.n	8006c02 <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	60fb      	str	r3, [r7, #12]
 8006c1e:	e009      	b.n	8006c34 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 8006c20:	687a      	ldr	r2, [r7, #4]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	4413      	add	r3, r2
 8006c26:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	3301      	adds	r3, #1
 8006c32:	60fb      	str	r3, [r7, #12]
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c3a:	d3f1      	bcc.n	8006c20 <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2200      	movs	r2, #0
 8006c46:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2201      	movs	r2, #1
 8006c5a:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2240      	movs	r2, #64	; 0x40
 8006c60:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2200      	movs	r2, #0
 8006c66:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2201      	movs	r2, #1
 8006c74:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 8006c78:	2300      	movs	r3, #0
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3714      	adds	r7, #20
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c84:	4770      	bx	lr

08006c86 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006c86:	b480      	push	{r7}
 8006c88:	b085      	sub	sp, #20
 8006c8a:	af00      	add	r7, sp, #0
 8006c8c:	6078      	str	r0, [r7, #4]
 8006c8e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 8006c90:	2300      	movs	r3, #0
 8006c92:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d017      	beq.n	8006cca <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d10f      	bne.n	8006cc4 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006caa:	1c59      	adds	r1, r3, #1
 8006cac:	687a      	ldr	r2, [r7, #4]
 8006cae:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 8006cb2:	687a      	ldr	r2, [r7, #4]
 8006cb4:	33dc      	adds	r3, #220	; 0xdc
 8006cb6:	009b      	lsls	r3, r3, #2
 8006cb8:	4413      	add	r3, r2
 8006cba:	683a      	ldr	r2, [r7, #0]
 8006cbc:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	73fb      	strb	r3, [r7, #15]
 8006cc2:	e004      	b.n	8006cce <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8006cc4:	2302      	movs	r3, #2
 8006cc6:	73fb      	strb	r3, [r7, #15]
 8006cc8:	e001      	b.n	8006cce <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8006cca:	2302      	movs	r3, #2
 8006ccc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006cce:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	3714      	adds	r7, #20
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr

08006cdc <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b085      	sub	sp, #20
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
 8006ce4:	460b      	mov	r3, r1
 8006ce6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 8006cf2:	78fa      	ldrb	r2, [r7, #3]
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d204      	bcs.n	8006d02 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	78fa      	ldrb	r2, [r7, #3]
 8006cfc:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8006d00:	e001      	b.n	8006d06 <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 8006d02:	2302      	movs	r3, #2
 8006d04:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8006d06:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3714      	adds	r7, #20
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b087      	sub	sp, #28
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
 8006d1c:	4608      	mov	r0, r1
 8006d1e:	4611      	mov	r1, r2
 8006d20:	461a      	mov	r2, r3
 8006d22:	4603      	mov	r3, r0
 8006d24:	70fb      	strb	r3, [r7, #3]
 8006d26:	460b      	mov	r3, r1
 8006d28:	70bb      	strb	r3, [r7, #2]
 8006d2a:	4613      	mov	r3, r2
 8006d2c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8006d32:	2300      	movs	r3, #0
 8006d34:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f503 734d 	add.w	r3, r3, #820	; 0x334
 8006d3c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006d3e:	e025      	b.n	8006d8c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006d40:	7dfb      	ldrb	r3, [r7, #23]
 8006d42:	221a      	movs	r2, #26
 8006d44:	fb02 f303 	mul.w	r3, r2, r3
 8006d48:	3308      	adds	r3, #8
 8006d4a:	68fa      	ldr	r2, [r7, #12]
 8006d4c:	4413      	add	r3, r2
 8006d4e:	3302      	adds	r3, #2
 8006d50:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8006d52:	693b      	ldr	r3, [r7, #16]
 8006d54:	795b      	ldrb	r3, [r3, #5]
 8006d56:	78fa      	ldrb	r2, [r7, #3]
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d002      	beq.n	8006d62 <USBH_FindInterface+0x4e>
 8006d5c:	78fb      	ldrb	r3, [r7, #3]
 8006d5e:	2bff      	cmp	r3, #255	; 0xff
 8006d60:	d111      	bne.n	8006d86 <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8006d66:	78ba      	ldrb	r2, [r7, #2]
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d002      	beq.n	8006d72 <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8006d6c:	78bb      	ldrb	r3, [r7, #2]
 8006d6e:	2bff      	cmp	r3, #255	; 0xff
 8006d70:	d109      	bne.n	8006d86 <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8006d76:	787a      	ldrb	r2, [r7, #1]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d002      	beq.n	8006d82 <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006d7c:	787b      	ldrb	r3, [r7, #1]
 8006d7e:	2bff      	cmp	r3, #255	; 0xff
 8006d80:	d101      	bne.n	8006d86 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006d82:	7dfb      	ldrb	r3, [r7, #23]
 8006d84:	e006      	b.n	8006d94 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006d86:	7dfb      	ldrb	r3, [r7, #23]
 8006d88:	3301      	adds	r3, #1
 8006d8a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006d8c:	7dfb      	ldrb	r3, [r7, #23]
 8006d8e:	2b01      	cmp	r3, #1
 8006d90:	d9d6      	bls.n	8006d40 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006d92:	23ff      	movs	r3, #255	; 0xff
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	371c      	adds	r7, #28
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr

08006da0 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b082      	sub	sp, #8
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8006da8:	6878      	ldr	r0, [r7, #4]
 8006daa:	f000 fcfb 	bl	80077a4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 8006dae:	2101      	movs	r1, #1
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f000 fdd2 	bl	800795a <USBH_LL_DriverVBUS>

  return USBH_OK;
 8006db6:	2300      	movs	r3, #0
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	3708      	adds	r7, #8
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}

08006dc0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b083      	sub	sp, #12
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	683a      	ldr	r2, [r7, #0]
 8006dce:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 8006dd2:	bf00      	nop
 8006dd4:	370c      	adds	r7, #12
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ddc:	4770      	bx	lr

08006dde <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 8006dde:	b580      	push	{r7, lr}
 8006de0:	b082      	sub	sp, #8
 8006de2:	af00      	add	r7, sp, #0
 8006de4:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8006dec:	1c5a      	adds	r2, r3, #1
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f000 f804 	bl	8006e02 <USBH_HandleSof>
}
 8006dfa:	bf00      	nop
 8006dfc:	3708      	adds	r7, #8
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}

08006e02 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 8006e02:	b580      	push	{r7, lr}
 8006e04:	b082      	sub	sp, #8
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	781b      	ldrb	r3, [r3, #0]
 8006e0e:	b2db      	uxtb	r3, r3
 8006e10:	2b0b      	cmp	r3, #11
 8006e12:	d10a      	bne.n	8006e2a <USBH_HandleSof+0x28>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d005      	beq.n	8006e2a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006e24:	699b      	ldr	r3, [r3, #24]
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	4798      	blx	r3
  }
}
 8006e2a:	bf00      	nop
 8006e2c:	3708      	adds	r7, #8
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}

08006e32 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 8006e32:	b480      	push	{r7}
 8006e34:	b083      	sub	sp, #12
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8006e42:	bf00      	nop
}
 8006e44:	370c      	adds	r7, #12
 8006e46:	46bd      	mov	sp, r7
 8006e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4c:	4770      	bx	lr

08006e4e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 8006e4e:	b480      	push	{r7}
 8006e50:	b083      	sub	sp, #12
 8006e52:	af00      	add	r7, sp, #0
 8006e54:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8006e5e:	bf00      	nop
}
 8006e60:	370c      	adds	r7, #12
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr

08006e6a <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 8006e6a:	b580      	push	{r7, lr}
 8006e6c:	b082      	sub	sp, #8
 8006e6e:	af00      	add	r7, sp, #0
 8006e70:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	781b      	ldrb	r3, [r3, #0]
 8006e76:	b2db      	uxtb	r3, r3
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d10f      	bne.n	8006e9c <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2201      	movs	r2, #1
 8006e80:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d00e      	beq.n	8006eac <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006e94:	2104      	movs	r1, #4
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	4798      	blx	r3
 8006e9a:	e007      	b.n	8006eac <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006ea2:	2b01      	cmp	r3, #1
 8006ea4:	d102      	bne.n	8006eac <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2202      	movs	r2, #2
 8006eaa:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8006eac:	2300      	movs	r3, #0
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3708      	adds	r7, #8
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}

08006eb6 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 8006eb6:	b580      	push	{r7, lr}
 8006eb8:	b082      	sub	sp, #8
 8006eba:	af00      	add	r7, sp, #0
 8006ebc:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 fc8b 	bl	80077da <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	791b      	ldrb	r3, [r3, #4]
 8006ec8:	4619      	mov	r1, r3
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	f000 fae5 	bl	800749a <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	795b      	ldrb	r3, [r3, #5]
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f000 fadf 	bl	800749a <USBH_FreePipe>

  phost->device.is_connected = 0U;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2200      	movs	r2, #0
 8006ee0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d005      	beq.n	8006efa <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006ef4:	2105      	movs	r1, #5
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f000 fc52 	bl	80077a4 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2203      	movs	r2, #3
 8006f04:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8006f06:	2300      	movs	r3, #0
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3708      	adds	r7, #8
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}

08006f10 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b082      	sub	sp, #8
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
 8006f18:	460b      	mov	r3, r1
 8006f1a:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	789b      	ldrb	r3, [r3, #2]
 8006f20:	2b01      	cmp	r3, #1
 8006f22:	d10f      	bne.n	8006f44 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2202      	movs	r2, #2
 8006f28:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2201      	movs	r2, #1
 8006f2e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2200      	movs	r2, #0
 8006f34:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8006f36:	78fb      	ldrb	r3, [r7, #3]
 8006f38:	b29a      	uxth	r2, r3
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2200      	movs	r2, #0
 8006f42:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 8006f44:	2200      	movs	r2, #0
 8006f46:	2100      	movs	r1, #0
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f000 f805 	bl	8006f58 <USBH_CtlReq>
 8006f4e:	4603      	mov	r3, r0
}
 8006f50:	4618      	mov	r0, r3
 8006f52:	3708      	adds	r7, #8
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bd80      	pop	{r7, pc}

08006f58 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b086      	sub	sp, #24
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	60f8      	str	r0, [r7, #12]
 8006f60:	60b9      	str	r1, [r7, #8]
 8006f62:	4613      	mov	r3, r2
 8006f64:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8006f66:	2301      	movs	r3, #1
 8006f68:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	789b      	ldrb	r3, [r3, #2]
 8006f6e:	2b01      	cmp	r3, #1
 8006f70:	d002      	beq.n	8006f78 <USBH_CtlReq+0x20>
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d00f      	beq.n	8006f96 <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 8006f76:	e034      	b.n	8006fe2 <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	68ba      	ldr	r2, [r7, #8]
 8006f7c:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	88fa      	ldrh	r2, [r7, #6]
 8006f82:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2201      	movs	r2, #1
 8006f88:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	2202      	movs	r2, #2
 8006f8e:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 8006f90:	2301      	movs	r3, #1
 8006f92:	75fb      	strb	r3, [r7, #23]
    break;
 8006f94:	e025      	b.n	8006fe2 <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 8006f96:	68f8      	ldr	r0, [r7, #12]
 8006f98:	f000 f828 	bl	8006fec <USBH_HandleControl>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 8006fa0:	7dfb      	ldrb	r3, [r7, #23]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d108      	bne.n	8006fb8 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2201      	movs	r2, #1
 8006faa:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	75fb      	strb	r3, [r7, #23]
    break;
 8006fb6:	e013      	b.n	8006fe0 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 8006fb8:	7dfb      	ldrb	r3, [r7, #23]
 8006fba:	2b03      	cmp	r3, #3
 8006fbc:	d108      	bne.n	8006fd0 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8006fca:	2303      	movs	r3, #3
 8006fcc:	75fb      	strb	r3, [r7, #23]
    break;
 8006fce:	e007      	b.n	8006fe0 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 8006fd0:	7dfb      	ldrb	r3, [r7, #23]
 8006fd2:	2b02      	cmp	r3, #2
 8006fd4:	d104      	bne.n	8006fe0 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2201      	movs	r2, #1
 8006fda:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 8006fdc:	2302      	movs	r3, #2
 8006fde:	75fb      	strb	r3, [r7, #23]
    break;
 8006fe0:	bf00      	nop
  }
  return status;
 8006fe2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3718      	adds	r7, #24
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}

08006fec <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b086      	sub	sp, #24
 8006ff0:	af02      	add	r7, sp, #8
 8006ff2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	7e1b      	ldrb	r3, [r3, #24]
 8007000:	3b01      	subs	r3, #1
 8007002:	2b0a      	cmp	r3, #10
 8007004:	f200 814c 	bhi.w	80072a0 <USBH_HandleControl+0x2b4>
 8007008:	a201      	add	r2, pc, #4	; (adr r2, 8007010 <USBH_HandleControl+0x24>)
 800700a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800700e:	bf00      	nop
 8007010:	0800703d 	.word	0x0800703d
 8007014:	08007057 	.word	0x08007057
 8007018:	080070c1 	.word	0x080070c1
 800701c:	080070e7 	.word	0x080070e7
 8007020:	0800711f 	.word	0x0800711f
 8007024:	0800714b 	.word	0x0800714b
 8007028:	0800719d 	.word	0x0800719d
 800702c:	080071bf 	.word	0x080071bf
 8007030:	080071fb 	.word	0x080071fb
 8007034:	08007223 	.word	0x08007223
 8007038:	08007261 	.word	0x08007261
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f103 0110 	add.w	r1, r3, #16
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	795b      	ldrb	r3, [r3, #5]
 8007046:	461a      	mov	r2, r3
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f000 f939 	bl	80072c0 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2202      	movs	r2, #2
 8007052:	761a      	strb	r2, [r3, #24]
    break;
 8007054:	e12f      	b.n	80072b6 <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	795b      	ldrb	r3, [r3, #5]
 800705a:	4619      	mov	r1, r3
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	f000 fc69 	bl	8007934 <USBH_LL_GetURBState>
 8007062:	4603      	mov	r3, r0
 8007064:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 8007066:	7bbb      	ldrb	r3, [r7, #14]
 8007068:	2b01      	cmp	r3, #1
 800706a:	d11e      	bne.n	80070aa <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	7c1b      	ldrb	r3, [r3, #16]
 8007070:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007074:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	8adb      	ldrh	r3, [r3, #22]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d00a      	beq.n	8007094 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800707e:	7b7b      	ldrb	r3, [r7, #13]
 8007080:	2b80      	cmp	r3, #128	; 0x80
 8007082:	d103      	bne.n	800708c <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2203      	movs	r2, #3
 8007088:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800708a:	e10b      	b.n	80072a4 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2205      	movs	r2, #5
 8007090:	761a      	strb	r2, [r3, #24]
    break;
 8007092:	e107      	b.n	80072a4 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 8007094:	7b7b      	ldrb	r3, [r7, #13]
 8007096:	2b80      	cmp	r3, #128	; 0x80
 8007098:	d103      	bne.n	80070a2 <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2209      	movs	r2, #9
 800709e:	761a      	strb	r2, [r3, #24]
    break;
 80070a0:	e100      	b.n	80072a4 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2207      	movs	r2, #7
 80070a6:	761a      	strb	r2, [r3, #24]
    break;
 80070a8:	e0fc      	b.n	80072a4 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80070aa:	7bbb      	ldrb	r3, [r7, #14]
 80070ac:	2b04      	cmp	r3, #4
 80070ae:	d003      	beq.n	80070b8 <USBH_HandleControl+0xcc>
 80070b0:	7bbb      	ldrb	r3, [r7, #14]
 80070b2:	2b02      	cmp	r3, #2
 80070b4:	f040 80f6 	bne.w	80072a4 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	220b      	movs	r2, #11
 80070bc:	761a      	strb	r2, [r3, #24]
    break;
 80070be:	e0f1      	b.n	80072a4 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 80070c6:	b29a      	uxth	r2, r3
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6899      	ldr	r1, [r3, #8]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	899a      	ldrh	r2, [r3, #12]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	791b      	ldrb	r3, [r3, #4]
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f000 f930 	bl	800733e <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2204      	movs	r2, #4
 80070e2:	761a      	strb	r2, [r3, #24]
    break;
 80070e4:	e0e7      	b.n	80072b6 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	791b      	ldrb	r3, [r3, #4]
 80070ea:	4619      	mov	r1, r3
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f000 fc21 	bl	8007934 <USBH_LL_GetURBState>
 80070f2:	4603      	mov	r3, r0
 80070f4:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 80070f6:	7bbb      	ldrb	r3, [r7, #14]
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	d102      	bne.n	8007102 <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2209      	movs	r2, #9
 8007100:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 8007102:	7bbb      	ldrb	r3, [r7, #14]
 8007104:	2b05      	cmp	r3, #5
 8007106:	d102      	bne.n	800710e <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 8007108:	2303      	movs	r3, #3
 800710a:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800710c:	e0cc      	b.n	80072a8 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 800710e:	7bbb      	ldrb	r3, [r7, #14]
 8007110:	2b04      	cmp	r3, #4
 8007112:	f040 80c9 	bne.w	80072a8 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	220b      	movs	r2, #11
 800711a:	761a      	strb	r2, [r3, #24]
    break;
 800711c:	e0c4      	b.n	80072a8 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6899      	ldr	r1, [r3, #8]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	899a      	ldrh	r2, [r3, #12]
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	7958      	ldrb	r0, [r3, #5]
 800712a:	2301      	movs	r3, #1
 800712c:	9300      	str	r3, [sp, #0]
 800712e:	4603      	mov	r3, r0
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f000 f8df 	bl	80072f4 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800713c:	b29a      	uxth	r2, r3
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2206      	movs	r2, #6
 8007146:	761a      	strb	r2, [r3, #24]
    break;
 8007148:	e0b5      	b.n	80072b6 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	795b      	ldrb	r3, [r3, #5]
 800714e:	4619      	mov	r1, r3
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f000 fbef 	bl	8007934 <USBH_LL_GetURBState>
 8007156:	4603      	mov	r3, r0
 8007158:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800715a:	7bbb      	ldrb	r3, [r7, #14]
 800715c:	2b01      	cmp	r3, #1
 800715e:	d103      	bne.n	8007168 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2207      	movs	r2, #7
 8007164:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8007166:	e0a1      	b.n	80072ac <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 8007168:	7bbb      	ldrb	r3, [r7, #14]
 800716a:	2b05      	cmp	r3, #5
 800716c:	d105      	bne.n	800717a <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	220c      	movs	r2, #12
 8007172:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8007174:	2303      	movs	r3, #3
 8007176:	73fb      	strb	r3, [r7, #15]
    break;
 8007178:	e098      	b.n	80072ac <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800717a:	7bbb      	ldrb	r3, [r7, #14]
 800717c:	2b02      	cmp	r3, #2
 800717e:	d103      	bne.n	8007188 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2205      	movs	r2, #5
 8007184:	761a      	strb	r2, [r3, #24]
    break;
 8007186:	e091      	b.n	80072ac <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 8007188:	7bbb      	ldrb	r3, [r7, #14]
 800718a:	2b04      	cmp	r3, #4
 800718c:	f040 808e 	bne.w	80072ac <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	220b      	movs	r2, #11
 8007194:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 8007196:	2302      	movs	r3, #2
 8007198:	73fb      	strb	r3, [r7, #15]
    break;
 800719a:	e087      	b.n	80072ac <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	791b      	ldrb	r3, [r3, #4]
 80071a0:	2200      	movs	r2, #0
 80071a2:	2100      	movs	r1, #0
 80071a4:	6878      	ldr	r0, [r7, #4]
 80071a6:	f000 f8ca 	bl	800733e <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 80071b0:	b29a      	uxth	r2, r3
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2208      	movs	r2, #8
 80071ba:	761a      	strb	r2, [r3, #24]

    break;
 80071bc:	e07b      	b.n	80072b6 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	791b      	ldrb	r3, [r3, #4]
 80071c2:	4619      	mov	r1, r3
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f000 fbb5 	bl	8007934 <USBH_LL_GetURBState>
 80071ca:	4603      	mov	r3, r0
 80071cc:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 80071ce:	7bbb      	ldrb	r3, [r7, #14]
 80071d0:	2b01      	cmp	r3, #1
 80071d2:	d105      	bne.n	80071e0 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	220d      	movs	r2, #13
 80071d8:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 80071da:	2300      	movs	r3, #0
 80071dc:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 80071de:	e067      	b.n	80072b0 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 80071e0:	7bbb      	ldrb	r3, [r7, #14]
 80071e2:	2b04      	cmp	r3, #4
 80071e4:	d103      	bne.n	80071ee <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	220b      	movs	r2, #11
 80071ea:	761a      	strb	r2, [r3, #24]
    break;
 80071ec:	e060      	b.n	80072b0 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 80071ee:	7bbb      	ldrb	r3, [r7, #14]
 80071f0:	2b05      	cmp	r3, #5
 80071f2:	d15d      	bne.n	80072b0 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 80071f4:	2303      	movs	r3, #3
 80071f6:	73fb      	strb	r3, [r7, #15]
    break;
 80071f8:	e05a      	b.n	80072b0 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	795a      	ldrb	r2, [r3, #5]
 80071fe:	2301      	movs	r3, #1
 8007200:	9300      	str	r3, [sp, #0]
 8007202:	4613      	mov	r3, r2
 8007204:	2200      	movs	r2, #0
 8007206:	2100      	movs	r1, #0
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f000 f873 	bl	80072f4 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8007214:	b29a      	uxth	r2, r3
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	220a      	movs	r2, #10
 800721e:	761a      	strb	r2, [r3, #24]
    break;
 8007220:	e049      	b.n	80072b6 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	795b      	ldrb	r3, [r3, #5]
 8007226:	4619      	mov	r1, r3
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f000 fb83 	bl	8007934 <USBH_LL_GetURBState>
 800722e:	4603      	mov	r3, r0
 8007230:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 8007232:	7bbb      	ldrb	r3, [r7, #14]
 8007234:	2b01      	cmp	r3, #1
 8007236:	d105      	bne.n	8007244 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 8007238:	2300      	movs	r3, #0
 800723a:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	220d      	movs	r2, #13
 8007240:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 8007242:	e037      	b.n	80072b4 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8007244:	7bbb      	ldrb	r3, [r7, #14]
 8007246:	2b02      	cmp	r3, #2
 8007248:	d103      	bne.n	8007252 <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2209      	movs	r2, #9
 800724e:	761a      	strb	r2, [r3, #24]
    break;
 8007250:	e030      	b.n	80072b4 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 8007252:	7bbb      	ldrb	r3, [r7, #14]
 8007254:	2b04      	cmp	r3, #4
 8007256:	d12d      	bne.n	80072b4 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	220b      	movs	r2, #11
 800725c:	761a      	strb	r2, [r3, #24]
    break;
 800725e:	e029      	b.n	80072b4 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	7e5b      	ldrb	r3, [r3, #25]
 8007264:	3301      	adds	r3, #1
 8007266:	b2da      	uxtb	r2, r3
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	765a      	strb	r2, [r3, #25]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	7e5b      	ldrb	r3, [r3, #25]
 8007270:	2b02      	cmp	r3, #2
 8007272:	d809      	bhi.n	8007288 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f000 fab0 	bl	80077da <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2201      	movs	r2, #1
 800727e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2201      	movs	r2, #1
 8007284:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 8007286:	e016      	b.n	80072b6 <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800728e:	2106      	movs	r1, #6
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2200      	movs	r2, #0
 8007298:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 800729a:	2302      	movs	r3, #2
 800729c:	73fb      	strb	r3, [r7, #15]
    break;
 800729e:	e00a      	b.n	80072b6 <USBH_HandleControl+0x2ca>

  default:
    break;
 80072a0:	bf00      	nop
 80072a2:	e008      	b.n	80072b6 <USBH_HandleControl+0x2ca>
    break;
 80072a4:	bf00      	nop
 80072a6:	e006      	b.n	80072b6 <USBH_HandleControl+0x2ca>
    break;
 80072a8:	bf00      	nop
 80072aa:	e004      	b.n	80072b6 <USBH_HandleControl+0x2ca>
    break;
 80072ac:	bf00      	nop
 80072ae:	e002      	b.n	80072b6 <USBH_HandleControl+0x2ca>
    break;
 80072b0:	bf00      	nop
 80072b2:	e000      	b.n	80072b6 <USBH_HandleControl+0x2ca>
    break;
 80072b4:	bf00      	nop
  }
  return status;
 80072b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	3710      	adds	r7, #16
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}

080072c0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b088      	sub	sp, #32
 80072c4:	af04      	add	r7, sp, #16
 80072c6:	60f8      	str	r0, [r7, #12]
 80072c8:	60b9      	str	r1, [r7, #8]
 80072ca:	4613      	mov	r3, r2
 80072cc:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80072ce:	79f9      	ldrb	r1, [r7, #7]
 80072d0:	2300      	movs	r3, #0
 80072d2:	9303      	str	r3, [sp, #12]
 80072d4:	2308      	movs	r3, #8
 80072d6:	9302      	str	r3, [sp, #8]
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	9301      	str	r3, [sp, #4]
 80072dc:	2300      	movs	r3, #0
 80072de:	9300      	str	r3, [sp, #0]
 80072e0:	2300      	movs	r3, #0
 80072e2:	2200      	movs	r2, #0
 80072e4:	68f8      	ldr	r0, [r7, #12]
 80072e6:	f000 faf4 	bl	80078d2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80072ea:	2300      	movs	r3, #0
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	3710      	adds	r7, #16
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}

080072f4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b088      	sub	sp, #32
 80072f8:	af04      	add	r7, sp, #16
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	60b9      	str	r1, [r7, #8]
 80072fe:	4611      	mov	r1, r2
 8007300:	461a      	mov	r2, r3
 8007302:	460b      	mov	r3, r1
 8007304:	80fb      	strh	r3, [r7, #6]
 8007306:	4613      	mov	r3, r2
 8007308:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007310:	2b00      	cmp	r3, #0
 8007312:	d001      	beq.n	8007318 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007314:	2300      	movs	r3, #0
 8007316:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8007318:	7979      	ldrb	r1, [r7, #5]
 800731a:	7e3b      	ldrb	r3, [r7, #24]
 800731c:	9303      	str	r3, [sp, #12]
 800731e:	88fb      	ldrh	r3, [r7, #6]
 8007320:	9302      	str	r3, [sp, #8]
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	9301      	str	r3, [sp, #4]
 8007326:	2301      	movs	r3, #1
 8007328:	9300      	str	r3, [sp, #0]
 800732a:	2300      	movs	r3, #0
 800732c:	2200      	movs	r2, #0
 800732e:	68f8      	ldr	r0, [r7, #12]
 8007330:	f000 facf 	bl	80078d2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007334:	2300      	movs	r3, #0
}
 8007336:	4618      	mov	r0, r3
 8007338:	3710      	adds	r7, #16
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}

0800733e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800733e:	b580      	push	{r7, lr}
 8007340:	b088      	sub	sp, #32
 8007342:	af04      	add	r7, sp, #16
 8007344:	60f8      	str	r0, [r7, #12]
 8007346:	60b9      	str	r1, [r7, #8]
 8007348:	4611      	mov	r1, r2
 800734a:	461a      	mov	r2, r3
 800734c:	460b      	mov	r3, r1
 800734e:	80fb      	strh	r3, [r7, #6]
 8007350:	4613      	mov	r3, r2
 8007352:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8007354:	7979      	ldrb	r1, [r7, #5]
 8007356:	2300      	movs	r3, #0
 8007358:	9303      	str	r3, [sp, #12]
 800735a:	88fb      	ldrh	r3, [r7, #6]
 800735c:	9302      	str	r3, [sp, #8]
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	9301      	str	r3, [sp, #4]
 8007362:	2301      	movs	r3, #1
 8007364:	9300      	str	r3, [sp, #0]
 8007366:	2300      	movs	r3, #0
 8007368:	2201      	movs	r2, #1
 800736a:	68f8      	ldr	r0, [r7, #12]
 800736c:	f000 fab1 	bl	80078d2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007370:	2300      	movs	r3, #0

}
 8007372:	4618      	mov	r0, r3
 8007374:	3710      	adds	r7, #16
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}

0800737a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800737a:	b580      	push	{r7, lr}
 800737c:	b088      	sub	sp, #32
 800737e:	af04      	add	r7, sp, #16
 8007380:	60f8      	str	r0, [r7, #12]
 8007382:	60b9      	str	r1, [r7, #8]
 8007384:	4611      	mov	r1, r2
 8007386:	461a      	mov	r2, r3
 8007388:	460b      	mov	r3, r1
 800738a:	80fb      	strh	r3, [r7, #6]
 800738c:	4613      	mov	r3, r2
 800738e:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007396:	2b00      	cmp	r3, #0
 8007398:	d001      	beq.n	800739e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800739a:	2300      	movs	r3, #0
 800739c:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800739e:	7979      	ldrb	r1, [r7, #5]
 80073a0:	7e3b      	ldrb	r3, [r7, #24]
 80073a2:	9303      	str	r3, [sp, #12]
 80073a4:	88fb      	ldrh	r3, [r7, #6]
 80073a6:	9302      	str	r3, [sp, #8]
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	9301      	str	r3, [sp, #4]
 80073ac:	2301      	movs	r3, #1
 80073ae:	9300      	str	r3, [sp, #0]
 80073b0:	2302      	movs	r3, #2
 80073b2:	2200      	movs	r2, #0
 80073b4:	68f8      	ldr	r0, [r7, #12]
 80073b6:	f000 fa8c 	bl	80078d2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80073ba:	2300      	movs	r3, #0
}
 80073bc:	4618      	mov	r0, r3
 80073be:	3710      	adds	r7, #16
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}

080073c4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b088      	sub	sp, #32
 80073c8:	af04      	add	r7, sp, #16
 80073ca:	60f8      	str	r0, [r7, #12]
 80073cc:	60b9      	str	r1, [r7, #8]
 80073ce:	4611      	mov	r1, r2
 80073d0:	461a      	mov	r2, r3
 80073d2:	460b      	mov	r3, r1
 80073d4:	80fb      	strh	r3, [r7, #6]
 80073d6:	4613      	mov	r3, r2
 80073d8:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80073da:	7979      	ldrb	r1, [r7, #5]
 80073dc:	2300      	movs	r3, #0
 80073de:	9303      	str	r3, [sp, #12]
 80073e0:	88fb      	ldrh	r3, [r7, #6]
 80073e2:	9302      	str	r3, [sp, #8]
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	9301      	str	r3, [sp, #4]
 80073e8:	2301      	movs	r3, #1
 80073ea:	9300      	str	r3, [sp, #0]
 80073ec:	2302      	movs	r3, #2
 80073ee:	2201      	movs	r2, #1
 80073f0:	68f8      	ldr	r0, [r7, #12]
 80073f2:	f000 fa6e 	bl	80078d2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80073f6:	2300      	movs	r3, #0
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	3710      	adds	r7, #16
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd80      	pop	{r7, pc}

08007400 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b086      	sub	sp, #24
 8007404:	af04      	add	r7, sp, #16
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	4608      	mov	r0, r1
 800740a:	4611      	mov	r1, r2
 800740c:	461a      	mov	r2, r3
 800740e:	4603      	mov	r3, r0
 8007410:	70fb      	strb	r3, [r7, #3]
 8007412:	460b      	mov	r3, r1
 8007414:	70bb      	strb	r3, [r7, #2]
 8007416:	4613      	mov	r3, r2
 8007418:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800741a:	7878      	ldrb	r0, [r7, #1]
 800741c:	78ba      	ldrb	r2, [r7, #2]
 800741e:	78f9      	ldrb	r1, [r7, #3]
 8007420:	8b3b      	ldrh	r3, [r7, #24]
 8007422:	9302      	str	r3, [sp, #8]
 8007424:	7d3b      	ldrb	r3, [r7, #20]
 8007426:	9301      	str	r3, [sp, #4]
 8007428:	7c3b      	ldrb	r3, [r7, #16]
 800742a:	9300      	str	r3, [sp, #0]
 800742c:	4603      	mov	r3, r0
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f000 fa01 	bl	8007836 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 8007434:	2300      	movs	r3, #0

}
 8007436:	4618      	mov	r0, r3
 8007438:	3708      	adds	r7, #8
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}

0800743e <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800743e:	b580      	push	{r7, lr}
 8007440:	b082      	sub	sp, #8
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
 8007446:	460b      	mov	r3, r1
 8007448:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800744a:	78fb      	ldrb	r3, [r7, #3]
 800744c:	4619      	mov	r1, r3
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f000 fa20 	bl	8007894 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007454:	2300      	movs	r3, #0

}
 8007456:	4618      	mov	r0, r3
 8007458:	3708      	adds	r7, #8
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}

0800745e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800745e:	b580      	push	{r7, lr}
 8007460:	b084      	sub	sp, #16
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
 8007466:	460b      	mov	r3, r1
 8007468:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f000 f831 	bl	80074d2 <USBH_GetFreePipe>
 8007470:	4603      	mov	r3, r0
 8007472:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007474:	89fb      	ldrh	r3, [r7, #14]
 8007476:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800747a:	4293      	cmp	r3, r2
 800747c:	d007      	beq.n	800748e <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800747e:	78fb      	ldrb	r3, [r7, #3]
 8007480:	89fa      	ldrh	r2, [r7, #14]
 8007482:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	32e0      	adds	r2, #224	; 0xe0
 800748a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800748e:	89fb      	ldrh	r3, [r7, #14]
 8007490:	b2db      	uxtb	r3, r3
}
 8007492:	4618      	mov	r0, r3
 8007494:	3710      	adds	r7, #16
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}

0800749a <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800749a:	b480      	push	{r7}
 800749c:	b083      	sub	sp, #12
 800749e:	af00      	add	r7, sp, #0
 80074a0:	6078      	str	r0, [r7, #4]
 80074a2:	460b      	mov	r3, r1
 80074a4:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 80074a6:	78fb      	ldrb	r3, [r7, #3]
 80074a8:	2b0a      	cmp	r3, #10
 80074aa:	d80b      	bhi.n	80074c4 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 80074ac:	78fa      	ldrb	r2, [r7, #3]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	32e0      	adds	r2, #224	; 0xe0
 80074b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074b6:	78fa      	ldrb	r2, [r7, #3]
 80074b8:	f3c3 010e 	ubfx	r1, r3, #0, #15
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	32e0      	adds	r2, #224	; 0xe0
 80074c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 80074c4:	2300      	movs	r3, #0
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	370c      	adds	r7, #12
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr

080074d2 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 80074d2:	b480      	push	{r7}
 80074d4:	b085      	sub	sp, #20
 80074d6:	af00      	add	r7, sp, #0
 80074d8:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80074da:	2300      	movs	r3, #0
 80074dc:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 80074de:	2300      	movs	r3, #0
 80074e0:	73fb      	strb	r3, [r7, #15]
 80074e2:	e00e      	b.n	8007502 <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80074e4:	7bfa      	ldrb	r2, [r7, #15]
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	32e0      	adds	r2, #224	; 0xe0
 80074ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d102      	bne.n	80074fc <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 80074f6:	7bfb      	ldrb	r3, [r7, #15]
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	e007      	b.n	800750c <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 80074fc:	7bfb      	ldrb	r3, [r7, #15]
 80074fe:	3301      	adds	r3, #1
 8007500:	73fb      	strb	r3, [r7, #15]
 8007502:	7bfb      	ldrb	r3, [r7, #15]
 8007504:	2b0a      	cmp	r3, #10
 8007506:	d9ed      	bls.n	80074e4 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 8007508:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800750c:	4618      	mov	r0, r3
 800750e:	3714      	adds	r7, #20
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr

08007518 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800751c:	2201      	movs	r2, #1
 800751e:	490e      	ldr	r1, [pc, #56]	; (8007558 <MX_USB_HOST_Init+0x40>)
 8007520:	480e      	ldr	r0, [pc, #56]	; (800755c <MX_USB_HOST_Init+0x44>)
 8007522:	f7ff fb3d 	bl	8006ba0 <USBH_Init>
 8007526:	4603      	mov	r3, r0
 8007528:	2b00      	cmp	r3, #0
 800752a:	d001      	beq.n	8007530 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800752c:	f7f9 fae8 	bl	8000b00 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8007530:	490b      	ldr	r1, [pc, #44]	; (8007560 <MX_USB_HOST_Init+0x48>)
 8007532:	480a      	ldr	r0, [pc, #40]	; (800755c <MX_USB_HOST_Init+0x44>)
 8007534:	f7ff fba7 	bl	8006c86 <USBH_RegisterClass>
 8007538:	4603      	mov	r3, r0
 800753a:	2b00      	cmp	r3, #0
 800753c:	d001      	beq.n	8007542 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800753e:	f7f9 fadf 	bl	8000b00 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8007542:	4806      	ldr	r0, [pc, #24]	; (800755c <MX_USB_HOST_Init+0x44>)
 8007544:	f7ff fc2c 	bl	8006da0 <USBH_Start>
 8007548:	4603      	mov	r3, r0
 800754a:	2b00      	cmp	r3, #0
 800754c:	d001      	beq.n	8007552 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800754e:	f7f9 fad7 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8007552:	bf00      	nop
 8007554:	bd80      	pop	{r7, pc}
 8007556:	bf00      	nop
 8007558:	08007565 	.word	0x08007565
 800755c:	20000240 	.word	0x20000240
 8007560:	2000000c 	.word	0x2000000c

08007564 <USBH_UserProcess>:
}
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007564:	b480      	push	{r7}
 8007566:	b083      	sub	sp, #12
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
 800756c:	460b      	mov	r3, r1
 800756e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007570:	78fb      	ldrb	r3, [r7, #3]
 8007572:	3b01      	subs	r3, #1
 8007574:	2b04      	cmp	r3, #4
 8007576:	d819      	bhi.n	80075ac <USBH_UserProcess+0x48>
 8007578:	a201      	add	r2, pc, #4	; (adr r2, 8007580 <USBH_UserProcess+0x1c>)
 800757a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800757e:	bf00      	nop
 8007580:	080075ad 	.word	0x080075ad
 8007584:	0800759d 	.word	0x0800759d
 8007588:	080075ad 	.word	0x080075ad
 800758c:	080075a5 	.word	0x080075a5
 8007590:	08007595 	.word	0x08007595
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8007594:	4b09      	ldr	r3, [pc, #36]	; (80075bc <USBH_UserProcess+0x58>)
 8007596:	2203      	movs	r2, #3
 8007598:	701a      	strb	r2, [r3, #0]
  break;
 800759a:	e008      	b.n	80075ae <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800759c:	4b07      	ldr	r3, [pc, #28]	; (80075bc <USBH_UserProcess+0x58>)
 800759e:	2202      	movs	r2, #2
 80075a0:	701a      	strb	r2, [r3, #0]
  break;
 80075a2:	e004      	b.n	80075ae <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80075a4:	4b05      	ldr	r3, [pc, #20]	; (80075bc <USBH_UserProcess+0x58>)
 80075a6:	2201      	movs	r2, #1
 80075a8:	701a      	strb	r2, [r3, #0]
  break;
 80075aa:	e000      	b.n	80075ae <USBH_UserProcess+0x4a>

  default:
  break;
 80075ac:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80075ae:	bf00      	nop
 80075b0:	370c      	adds	r7, #12
 80075b2:	46bd      	mov	sp, r7
 80075b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b8:	4770      	bx	lr
 80075ba:	bf00      	nop
 80075bc:	200000b4 	.word	0x200000b4

080075c0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b08a      	sub	sp, #40	; 0x28
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80075c8:	f107 0314 	add.w	r3, r7, #20
 80075cc:	2200      	movs	r2, #0
 80075ce:	601a      	str	r2, [r3, #0]
 80075d0:	605a      	str	r2, [r3, #4]
 80075d2:	609a      	str	r2, [r3, #8]
 80075d4:	60da      	str	r2, [r3, #12]
 80075d6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80075e0:	d147      	bne.n	8007672 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80075e2:	2300      	movs	r3, #0
 80075e4:	613b      	str	r3, [r7, #16]
 80075e6:	4b25      	ldr	r3, [pc, #148]	; (800767c <HAL_HCD_MspInit+0xbc>)
 80075e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075ea:	4a24      	ldr	r2, [pc, #144]	; (800767c <HAL_HCD_MspInit+0xbc>)
 80075ec:	f043 0301 	orr.w	r3, r3, #1
 80075f0:	6313      	str	r3, [r2, #48]	; 0x30
 80075f2:	4b22      	ldr	r3, [pc, #136]	; (800767c <HAL_HCD_MspInit+0xbc>)
 80075f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075f6:	f003 0301 	and.w	r3, r3, #1
 80075fa:	613b      	str	r3, [r7, #16]
 80075fc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80075fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007602:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007604:	2300      	movs	r3, #0
 8007606:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007608:	2300      	movs	r3, #0
 800760a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800760c:	f107 0314 	add.w	r3, r7, #20
 8007610:	4619      	mov	r1, r3
 8007612:	481b      	ldr	r0, [pc, #108]	; (8007680 <HAL_HCD_MspInit+0xc0>)
 8007614:	f7fa f9a8 	bl	8001968 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8007618:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800761c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800761e:	2302      	movs	r3, #2
 8007620:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007622:	2300      	movs	r3, #0
 8007624:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007626:	2300      	movs	r3, #0
 8007628:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800762a:	230a      	movs	r3, #10
 800762c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800762e:	f107 0314 	add.w	r3, r7, #20
 8007632:	4619      	mov	r1, r3
 8007634:	4812      	ldr	r0, [pc, #72]	; (8007680 <HAL_HCD_MspInit+0xc0>)
 8007636:	f7fa f997 	bl	8001968 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800763a:	4b10      	ldr	r3, [pc, #64]	; (800767c <HAL_HCD_MspInit+0xbc>)
 800763c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800763e:	4a0f      	ldr	r2, [pc, #60]	; (800767c <HAL_HCD_MspInit+0xbc>)
 8007640:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007644:	6353      	str	r3, [r2, #52]	; 0x34
 8007646:	2300      	movs	r3, #0
 8007648:	60fb      	str	r3, [r7, #12]
 800764a:	4b0c      	ldr	r3, [pc, #48]	; (800767c <HAL_HCD_MspInit+0xbc>)
 800764c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800764e:	4a0b      	ldr	r2, [pc, #44]	; (800767c <HAL_HCD_MspInit+0xbc>)
 8007650:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007654:	6453      	str	r3, [r2, #68]	; 0x44
 8007656:	4b09      	ldr	r3, [pc, #36]	; (800767c <HAL_HCD_MspInit+0xbc>)
 8007658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800765a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800765e:	60fb      	str	r3, [r7, #12]
 8007660:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007662:	2200      	movs	r2, #0
 8007664:	2100      	movs	r1, #0
 8007666:	2043      	movs	r0, #67	; 0x43
 8007668:	f7fa f947 	bl	80018fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800766c:	2043      	movs	r0, #67	; 0x43
 800766e:	f7fa f960 	bl	8001932 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007672:	bf00      	nop
 8007674:	3728      	adds	r7, #40	; 0x28
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}
 800767a:	bf00      	nop
 800767c:	40023800 	.word	0x40023800
 8007680:	40020000 	.word	0x40020000

08007684 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b082      	sub	sp, #8
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007692:	4618      	mov	r0, r3
 8007694:	f7ff fba3 	bl	8006dde <USBH_LL_IncTimer>
}
 8007698:	bf00      	nop
 800769a:	3708      	adds	r7, #8
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}

080076a0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b082      	sub	sp, #8
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80076ae:	4618      	mov	r0, r3
 80076b0:	f7ff fbdb 	bl	8006e6a <USBH_LL_Connect>
}
 80076b4:	bf00      	nop
 80076b6:	3708      	adds	r7, #8
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b082      	sub	sp, #8
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80076ca:	4618      	mov	r0, r3
 80076cc:	f7ff fbf3 	bl	8006eb6 <USBH_LL_Disconnect>
}
 80076d0:	bf00      	nop
 80076d2:	3708      	adds	r7, #8
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80076d8:	b480      	push	{r7}
 80076da:	b083      	sub	sp, #12
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
 80076e0:	460b      	mov	r3, r1
 80076e2:	70fb      	strb	r3, [r7, #3]
 80076e4:	4613      	mov	r3, r2
 80076e6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80076e8:	bf00      	nop
 80076ea:	370c      	adds	r7, #12
 80076ec:	46bd      	mov	sp, r7
 80076ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f2:	4770      	bx	lr

080076f4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b082      	sub	sp, #8
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007702:	4618      	mov	r0, r3
 8007704:	f7ff fb95 	bl	8006e32 <USBH_LL_PortEnabled>
} 
 8007708:	bf00      	nop
 800770a:	3708      	adds	r7, #8
 800770c:	46bd      	mov	sp, r7
 800770e:	bd80      	pop	{r7, pc}

08007710 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b082      	sub	sp, #8
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800771e:	4618      	mov	r0, r3
 8007720:	f7ff fb95 	bl	8006e4e <USBH_LL_PortDisabled>
} 
 8007724:	bf00      	nop
 8007726:	3708      	adds	r7, #8
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}

0800772c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b082      	sub	sp, #8
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800773a:	2b01      	cmp	r3, #1
 800773c:	d12a      	bne.n	8007794 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800773e:	4a18      	ldr	r2, [pc, #96]	; (80077a0 <USBH_LL_Init+0x74>)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	4a15      	ldr	r2, [pc, #84]	; (80077a0 <USBH_LL_Init+0x74>)
 800774a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800774e:	4b14      	ldr	r3, [pc, #80]	; (80077a0 <USBH_LL_Init+0x74>)
 8007750:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007754:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007756:	4b12      	ldr	r3, [pc, #72]	; (80077a0 <USBH_LL_Init+0x74>)
 8007758:	2208      	movs	r2, #8
 800775a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800775c:	4b10      	ldr	r3, [pc, #64]	; (80077a0 <USBH_LL_Init+0x74>)
 800775e:	2201      	movs	r2, #1
 8007760:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007762:	4b0f      	ldr	r3, [pc, #60]	; (80077a0 <USBH_LL_Init+0x74>)
 8007764:	2200      	movs	r2, #0
 8007766:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007768:	4b0d      	ldr	r3, [pc, #52]	; (80077a0 <USBH_LL_Init+0x74>)
 800776a:	2202      	movs	r2, #2
 800776c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800776e:	4b0c      	ldr	r3, [pc, #48]	; (80077a0 <USBH_LL_Init+0x74>)
 8007770:	2200      	movs	r2, #0
 8007772:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007774:	480a      	ldr	r0, [pc, #40]	; (80077a0 <USBH_LL_Init+0x74>)
 8007776:	f7fa faaa 	bl	8001cce <HAL_HCD_Init>
 800777a:	4603      	mov	r3, r0
 800777c:	2b00      	cmp	r3, #0
 800777e:	d001      	beq.n	8007784 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8007780:	f7f9 f9be 	bl	8000b00 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007784:	4806      	ldr	r0, [pc, #24]	; (80077a0 <USBH_LL_Init+0x74>)
 8007786:	f7fa fe97 	bl	80024b8 <HAL_HCD_GetCurrentFrame>
 800778a:	4603      	mov	r3, r0
 800778c:	4619      	mov	r1, r3
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f7ff fb16 	bl	8006dc0 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8007794:	2300      	movs	r3, #0
}
 8007796:	4618      	mov	r0, r3
 8007798:	3708      	adds	r7, #8
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}
 800779e:	bf00      	nop
 80077a0:	2000060c 	.word	0x2000060c

080077a4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b084      	sub	sp, #16
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077ac:	2300      	movs	r3, #0
 80077ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80077b0:	2300      	movs	r3, #0
 80077b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80077ba:	4618      	mov	r0, r3
 80077bc:	f7fa fe12 	bl	80023e4 <HAL_HCD_Start>
 80077c0:	4603      	mov	r3, r0
 80077c2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80077c4:	7bfb      	ldrb	r3, [r7, #15]
 80077c6:	4618      	mov	r0, r3
 80077c8:	f000 f912 	bl	80079f0 <USBH_Get_USB_Status>
 80077cc:	4603      	mov	r3, r0
 80077ce:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80077d0:	7bbb      	ldrb	r3, [r7, #14]
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3710      	adds	r7, #16
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}

080077da <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80077da:	b580      	push	{r7, lr}
 80077dc:	b084      	sub	sp, #16
 80077de:	af00      	add	r7, sp, #0
 80077e0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077e2:	2300      	movs	r3, #0
 80077e4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80077e6:	2300      	movs	r3, #0
 80077e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80077f0:	4618      	mov	r0, r3
 80077f2:	f7fa fe1a 	bl	800242a <HAL_HCD_Stop>
 80077f6:	4603      	mov	r3, r0
 80077f8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80077fa:	7bfb      	ldrb	r3, [r7, #15]
 80077fc:	4618      	mov	r0, r3
 80077fe:	f000 f8f7 	bl	80079f0 <USBH_Get_USB_Status>
 8007802:	4603      	mov	r3, r0
 8007804:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8007806:	7bbb      	ldrb	r3, [r7, #14]
}
 8007808:	4618      	mov	r0, r3
 800780a:	3710      	adds	r7, #16
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}

08007810 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b082      	sub	sp, #8
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
 8007818:	460b      	mov	r3, r1
 800781a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007822:	78fa      	ldrb	r2, [r7, #3]
 8007824:	4611      	mov	r1, r2
 8007826:	4618      	mov	r0, r3
 8007828:	f7fa fe31 	bl	800248e <HAL_HCD_HC_GetXferCount>
 800782c:	4603      	mov	r3, r0
}
 800782e:	4618      	mov	r0, r3
 8007830:	3708      	adds	r7, #8
 8007832:	46bd      	mov	sp, r7
 8007834:	bd80      	pop	{r7, pc}

08007836 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007836:	b590      	push	{r4, r7, lr}
 8007838:	b089      	sub	sp, #36	; 0x24
 800783a:	af04      	add	r7, sp, #16
 800783c:	6078      	str	r0, [r7, #4]
 800783e:	4608      	mov	r0, r1
 8007840:	4611      	mov	r1, r2
 8007842:	461a      	mov	r2, r3
 8007844:	4603      	mov	r3, r0
 8007846:	70fb      	strb	r3, [r7, #3]
 8007848:	460b      	mov	r3, r1
 800784a:	70bb      	strb	r3, [r7, #2]
 800784c:	4613      	mov	r3, r2
 800784e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007850:	2300      	movs	r3, #0
 8007852:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007854:	2300      	movs	r3, #0
 8007856:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800785e:	787c      	ldrb	r4, [r7, #1]
 8007860:	78ba      	ldrb	r2, [r7, #2]
 8007862:	78f9      	ldrb	r1, [r7, #3]
 8007864:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007866:	9302      	str	r3, [sp, #8]
 8007868:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800786c:	9301      	str	r3, [sp, #4]
 800786e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007872:	9300      	str	r3, [sp, #0]
 8007874:	4623      	mov	r3, r4
 8007876:	f7fa fa8c 	bl	8001d92 <HAL_HCD_HC_Init>
 800787a:	4603      	mov	r3, r0
 800787c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800787e:	7bfb      	ldrb	r3, [r7, #15]
 8007880:	4618      	mov	r0, r3
 8007882:	f000 f8b5 	bl	80079f0 <USBH_Get_USB_Status>
 8007886:	4603      	mov	r3, r0
 8007888:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800788a:	7bbb      	ldrb	r3, [r7, #14]
}
 800788c:	4618      	mov	r0, r3
 800788e:	3714      	adds	r7, #20
 8007890:	46bd      	mov	sp, r7
 8007892:	bd90      	pop	{r4, r7, pc}

08007894 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b084      	sub	sp, #16
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
 800789c:	460b      	mov	r3, r1
 800789e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80078a0:	2300      	movs	r3, #0
 80078a2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80078a4:	2300      	movs	r3, #0
 80078a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80078ae:	78fa      	ldrb	r2, [r7, #3]
 80078b0:	4611      	mov	r1, r2
 80078b2:	4618      	mov	r0, r3
 80078b4:	f7fa fb05 	bl	8001ec2 <HAL_HCD_HC_Halt>
 80078b8:	4603      	mov	r3, r0
 80078ba:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80078bc:	7bfb      	ldrb	r3, [r7, #15]
 80078be:	4618      	mov	r0, r3
 80078c0:	f000 f896 	bl	80079f0 <USBH_Get_USB_Status>
 80078c4:	4603      	mov	r3, r0
 80078c6:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80078c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3710      	adds	r7, #16
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}

080078d2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80078d2:	b590      	push	{r4, r7, lr}
 80078d4:	b089      	sub	sp, #36	; 0x24
 80078d6:	af04      	add	r7, sp, #16
 80078d8:	6078      	str	r0, [r7, #4]
 80078da:	4608      	mov	r0, r1
 80078dc:	4611      	mov	r1, r2
 80078de:	461a      	mov	r2, r3
 80078e0:	4603      	mov	r3, r0
 80078e2:	70fb      	strb	r3, [r7, #3]
 80078e4:	460b      	mov	r3, r1
 80078e6:	70bb      	strb	r3, [r7, #2]
 80078e8:	4613      	mov	r3, r2
 80078ea:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80078ec:	2300      	movs	r3, #0
 80078ee:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80078f0:	2300      	movs	r3, #0
 80078f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 80078fa:	787c      	ldrb	r4, [r7, #1]
 80078fc:	78ba      	ldrb	r2, [r7, #2]
 80078fe:	78f9      	ldrb	r1, [r7, #3]
 8007900:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007904:	9303      	str	r3, [sp, #12]
 8007906:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007908:	9302      	str	r3, [sp, #8]
 800790a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800790c:	9301      	str	r3, [sp, #4]
 800790e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007912:	9300      	str	r3, [sp, #0]
 8007914:	4623      	mov	r3, r4
 8007916:	f7fa faf7 	bl	8001f08 <HAL_HCD_HC_SubmitRequest>
 800791a:	4603      	mov	r3, r0
 800791c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800791e:	7bfb      	ldrb	r3, [r7, #15]
 8007920:	4618      	mov	r0, r3
 8007922:	f000 f865 	bl	80079f0 <USBH_Get_USB_Status>
 8007926:	4603      	mov	r3, r0
 8007928:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800792a:	7bbb      	ldrb	r3, [r7, #14]
}
 800792c:	4618      	mov	r0, r3
 800792e:	3714      	adds	r7, #20
 8007930:	46bd      	mov	sp, r7
 8007932:	bd90      	pop	{r4, r7, pc}

08007934 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b082      	sub	sp, #8
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
 800793c:	460b      	mov	r3, r1
 800793e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007946:	78fa      	ldrb	r2, [r7, #3]
 8007948:	4611      	mov	r1, r2
 800794a:	4618      	mov	r0, r3
 800794c:	f7fa fd8a 	bl	8002464 <HAL_HCD_HC_GetURBState>
 8007950:	4603      	mov	r3, r0
}
 8007952:	4618      	mov	r0, r3
 8007954:	3708      	adds	r7, #8
 8007956:	46bd      	mov	sp, r7
 8007958:	bd80      	pop	{r7, pc}

0800795a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800795a:	b580      	push	{r7, lr}
 800795c:	b082      	sub	sp, #8
 800795e:	af00      	add	r7, sp, #0
 8007960:	6078      	str	r0, [r7, #4]
 8007962:	460b      	mov	r3, r1
 8007964:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800796c:	2b01      	cmp	r3, #1
 800796e:	d103      	bne.n	8007978 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8007970:	78fb      	ldrb	r3, [r7, #3]
 8007972:	4618      	mov	r0, r3
 8007974:	f000 f868 	bl	8007a48 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8007978:	20c8      	movs	r0, #200	; 0xc8
 800797a:	f7f9 fb8b 	bl	8001094 <HAL_Delay>
  return USBH_OK;
 800797e:	2300      	movs	r3, #0
}
 8007980:	4618      	mov	r0, r3
 8007982:	3708      	adds	r7, #8
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}

08007988 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8007988:	b480      	push	{r7}
 800798a:	b085      	sub	sp, #20
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	460b      	mov	r3, r1
 8007992:	70fb      	strb	r3, [r7, #3]
 8007994:	4613      	mov	r3, r2
 8007996:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800799e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80079a0:	78fa      	ldrb	r2, [r7, #3]
 80079a2:	68f9      	ldr	r1, [r7, #12]
 80079a4:	4613      	mov	r3, r2
 80079a6:	009b      	lsls	r3, r3, #2
 80079a8:	4413      	add	r3, r2
 80079aa:	00db      	lsls	r3, r3, #3
 80079ac:	440b      	add	r3, r1
 80079ae:	333b      	adds	r3, #59	; 0x3b
 80079b0:	781b      	ldrb	r3, [r3, #0]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d00a      	beq.n	80079cc <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80079b6:	78fa      	ldrb	r2, [r7, #3]
 80079b8:	68f9      	ldr	r1, [r7, #12]
 80079ba:	4613      	mov	r3, r2
 80079bc:	009b      	lsls	r3, r3, #2
 80079be:	4413      	add	r3, r2
 80079c0:	00db      	lsls	r3, r3, #3
 80079c2:	440b      	add	r3, r1
 80079c4:	3350      	adds	r3, #80	; 0x50
 80079c6:	78ba      	ldrb	r2, [r7, #2]
 80079c8:	701a      	strb	r2, [r3, #0]
 80079ca:	e009      	b.n	80079e0 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80079cc:	78fa      	ldrb	r2, [r7, #3]
 80079ce:	68f9      	ldr	r1, [r7, #12]
 80079d0:	4613      	mov	r3, r2
 80079d2:	009b      	lsls	r3, r3, #2
 80079d4:	4413      	add	r3, r2
 80079d6:	00db      	lsls	r3, r3, #3
 80079d8:	440b      	add	r3, r1
 80079da:	3351      	adds	r3, #81	; 0x51
 80079dc:	78ba      	ldrb	r2, [r7, #2]
 80079de:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80079e0:	2300      	movs	r3, #0
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3714      	adds	r7, #20
 80079e6:	46bd      	mov	sp, r7
 80079e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ec:	4770      	bx	lr
	...

080079f0 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b085      	sub	sp, #20
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	4603      	mov	r3, r0
 80079f8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80079fa:	2300      	movs	r3, #0
 80079fc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80079fe:	79fb      	ldrb	r3, [r7, #7]
 8007a00:	2b03      	cmp	r3, #3
 8007a02:	d817      	bhi.n	8007a34 <USBH_Get_USB_Status+0x44>
 8007a04:	a201      	add	r2, pc, #4	; (adr r2, 8007a0c <USBH_Get_USB_Status+0x1c>)
 8007a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a0a:	bf00      	nop
 8007a0c:	08007a1d 	.word	0x08007a1d
 8007a10:	08007a23 	.word	0x08007a23
 8007a14:	08007a29 	.word	0x08007a29
 8007a18:	08007a2f 	.word	0x08007a2f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	73fb      	strb	r3, [r7, #15]
    break;
 8007a20:	e00b      	b.n	8007a3a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8007a22:	2302      	movs	r3, #2
 8007a24:	73fb      	strb	r3, [r7, #15]
    break;
 8007a26:	e008      	b.n	8007a3a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	73fb      	strb	r3, [r7, #15]
    break;
 8007a2c:	e005      	b.n	8007a3a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8007a2e:	2302      	movs	r3, #2
 8007a30:	73fb      	strb	r3, [r7, #15]
    break;
 8007a32:	e002      	b.n	8007a3a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8007a34:	2302      	movs	r3, #2
 8007a36:	73fb      	strb	r3, [r7, #15]
    break;
 8007a38:	bf00      	nop
  }
  return usb_status;
 8007a3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	3714      	adds	r7, #20
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	4603      	mov	r3, r0
 8007a50:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 8007a52:	79fb      	ldrb	r3, [r7, #7]
 8007a54:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8007a56:	79fb      	ldrb	r3, [r7, #7]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d102      	bne.n	8007a62 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	73fb      	strb	r3, [r7, #15]
 8007a60:	e001      	b.n	8007a66 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8007a62:	2300      	movs	r3, #0
 8007a64:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8007a66:	7bfb      	ldrb	r3, [r7, #15]
 8007a68:	461a      	mov	r2, r3
 8007a6a:	2101      	movs	r1, #1
 8007a6c:	4803      	ldr	r0, [pc, #12]	; (8007a7c <MX_DriverVbusFS+0x34>)
 8007a6e:	f7fa f915 	bl	8001c9c <HAL_GPIO_WritePin>
}
 8007a72:	bf00      	nop
 8007a74:	3710      	adds	r7, #16
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}
 8007a7a:	bf00      	nop
 8007a7c:	40020800 	.word	0x40020800

08007a80 <__errno>:
 8007a80:	4b01      	ldr	r3, [pc, #4]	; (8007a88 <__errno+0x8>)
 8007a82:	6818      	ldr	r0, [r3, #0]
 8007a84:	4770      	bx	lr
 8007a86:	bf00      	nop
 8007a88:	2000002c 	.word	0x2000002c

08007a8c <__libc_init_array>:
 8007a8c:	b570      	push	{r4, r5, r6, lr}
 8007a8e:	4e0d      	ldr	r6, [pc, #52]	; (8007ac4 <__libc_init_array+0x38>)
 8007a90:	4c0d      	ldr	r4, [pc, #52]	; (8007ac8 <__libc_init_array+0x3c>)
 8007a92:	1ba4      	subs	r4, r4, r6
 8007a94:	10a4      	asrs	r4, r4, #2
 8007a96:	2500      	movs	r5, #0
 8007a98:	42a5      	cmp	r5, r4
 8007a9a:	d109      	bne.n	8007ab0 <__libc_init_array+0x24>
 8007a9c:	4e0b      	ldr	r6, [pc, #44]	; (8007acc <__libc_init_array+0x40>)
 8007a9e:	4c0c      	ldr	r4, [pc, #48]	; (8007ad0 <__libc_init_array+0x44>)
 8007aa0:	f000 fc36 	bl	8008310 <_init>
 8007aa4:	1ba4      	subs	r4, r4, r6
 8007aa6:	10a4      	asrs	r4, r4, #2
 8007aa8:	2500      	movs	r5, #0
 8007aaa:	42a5      	cmp	r5, r4
 8007aac:	d105      	bne.n	8007aba <__libc_init_array+0x2e>
 8007aae:	bd70      	pop	{r4, r5, r6, pc}
 8007ab0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007ab4:	4798      	blx	r3
 8007ab6:	3501      	adds	r5, #1
 8007ab8:	e7ee      	b.n	8007a98 <__libc_init_array+0xc>
 8007aba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007abe:	4798      	blx	r3
 8007ac0:	3501      	adds	r5, #1
 8007ac2:	e7f2      	b.n	8007aaa <__libc_init_array+0x1e>
 8007ac4:	08008388 	.word	0x08008388
 8007ac8:	08008388 	.word	0x08008388
 8007acc:	08008388 	.word	0x08008388
 8007ad0:	0800838c 	.word	0x0800838c

08007ad4 <malloc>:
 8007ad4:	4b02      	ldr	r3, [pc, #8]	; (8007ae0 <malloc+0xc>)
 8007ad6:	4601      	mov	r1, r0
 8007ad8:	6818      	ldr	r0, [r3, #0]
 8007ada:	f000 b861 	b.w	8007ba0 <_malloc_r>
 8007ade:	bf00      	nop
 8007ae0:	2000002c 	.word	0x2000002c

08007ae4 <free>:
 8007ae4:	4b02      	ldr	r3, [pc, #8]	; (8007af0 <free+0xc>)
 8007ae6:	4601      	mov	r1, r0
 8007ae8:	6818      	ldr	r0, [r3, #0]
 8007aea:	f000 b80b 	b.w	8007b04 <_free_r>
 8007aee:	bf00      	nop
 8007af0:	2000002c 	.word	0x2000002c

08007af4 <memset>:
 8007af4:	4402      	add	r2, r0
 8007af6:	4603      	mov	r3, r0
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d100      	bne.n	8007afe <memset+0xa>
 8007afc:	4770      	bx	lr
 8007afe:	f803 1b01 	strb.w	r1, [r3], #1
 8007b02:	e7f9      	b.n	8007af8 <memset+0x4>

08007b04 <_free_r>:
 8007b04:	b538      	push	{r3, r4, r5, lr}
 8007b06:	4605      	mov	r5, r0
 8007b08:	2900      	cmp	r1, #0
 8007b0a:	d045      	beq.n	8007b98 <_free_r+0x94>
 8007b0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b10:	1f0c      	subs	r4, r1, #4
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	bfb8      	it	lt
 8007b16:	18e4      	addlt	r4, r4, r3
 8007b18:	f000 f8cc 	bl	8007cb4 <__malloc_lock>
 8007b1c:	4a1f      	ldr	r2, [pc, #124]	; (8007b9c <_free_r+0x98>)
 8007b1e:	6813      	ldr	r3, [r2, #0]
 8007b20:	4610      	mov	r0, r2
 8007b22:	b933      	cbnz	r3, 8007b32 <_free_r+0x2e>
 8007b24:	6063      	str	r3, [r4, #4]
 8007b26:	6014      	str	r4, [r2, #0]
 8007b28:	4628      	mov	r0, r5
 8007b2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b2e:	f000 b8c2 	b.w	8007cb6 <__malloc_unlock>
 8007b32:	42a3      	cmp	r3, r4
 8007b34:	d90c      	bls.n	8007b50 <_free_r+0x4c>
 8007b36:	6821      	ldr	r1, [r4, #0]
 8007b38:	1862      	adds	r2, r4, r1
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	bf04      	itt	eq
 8007b3e:	681a      	ldreq	r2, [r3, #0]
 8007b40:	685b      	ldreq	r3, [r3, #4]
 8007b42:	6063      	str	r3, [r4, #4]
 8007b44:	bf04      	itt	eq
 8007b46:	1852      	addeq	r2, r2, r1
 8007b48:	6022      	streq	r2, [r4, #0]
 8007b4a:	6004      	str	r4, [r0, #0]
 8007b4c:	e7ec      	b.n	8007b28 <_free_r+0x24>
 8007b4e:	4613      	mov	r3, r2
 8007b50:	685a      	ldr	r2, [r3, #4]
 8007b52:	b10a      	cbz	r2, 8007b58 <_free_r+0x54>
 8007b54:	42a2      	cmp	r2, r4
 8007b56:	d9fa      	bls.n	8007b4e <_free_r+0x4a>
 8007b58:	6819      	ldr	r1, [r3, #0]
 8007b5a:	1858      	adds	r0, r3, r1
 8007b5c:	42a0      	cmp	r0, r4
 8007b5e:	d10b      	bne.n	8007b78 <_free_r+0x74>
 8007b60:	6820      	ldr	r0, [r4, #0]
 8007b62:	4401      	add	r1, r0
 8007b64:	1858      	adds	r0, r3, r1
 8007b66:	4282      	cmp	r2, r0
 8007b68:	6019      	str	r1, [r3, #0]
 8007b6a:	d1dd      	bne.n	8007b28 <_free_r+0x24>
 8007b6c:	6810      	ldr	r0, [r2, #0]
 8007b6e:	6852      	ldr	r2, [r2, #4]
 8007b70:	605a      	str	r2, [r3, #4]
 8007b72:	4401      	add	r1, r0
 8007b74:	6019      	str	r1, [r3, #0]
 8007b76:	e7d7      	b.n	8007b28 <_free_r+0x24>
 8007b78:	d902      	bls.n	8007b80 <_free_r+0x7c>
 8007b7a:	230c      	movs	r3, #12
 8007b7c:	602b      	str	r3, [r5, #0]
 8007b7e:	e7d3      	b.n	8007b28 <_free_r+0x24>
 8007b80:	6820      	ldr	r0, [r4, #0]
 8007b82:	1821      	adds	r1, r4, r0
 8007b84:	428a      	cmp	r2, r1
 8007b86:	bf04      	itt	eq
 8007b88:	6811      	ldreq	r1, [r2, #0]
 8007b8a:	6852      	ldreq	r2, [r2, #4]
 8007b8c:	6062      	str	r2, [r4, #4]
 8007b8e:	bf04      	itt	eq
 8007b90:	1809      	addeq	r1, r1, r0
 8007b92:	6021      	streq	r1, [r4, #0]
 8007b94:	605c      	str	r4, [r3, #4]
 8007b96:	e7c7      	b.n	8007b28 <_free_r+0x24>
 8007b98:	bd38      	pop	{r3, r4, r5, pc}
 8007b9a:	bf00      	nop
 8007b9c:	200000b8 	.word	0x200000b8

08007ba0 <_malloc_r>:
 8007ba0:	b570      	push	{r4, r5, r6, lr}
 8007ba2:	1ccd      	adds	r5, r1, #3
 8007ba4:	f025 0503 	bic.w	r5, r5, #3
 8007ba8:	3508      	adds	r5, #8
 8007baa:	2d0c      	cmp	r5, #12
 8007bac:	bf38      	it	cc
 8007bae:	250c      	movcc	r5, #12
 8007bb0:	2d00      	cmp	r5, #0
 8007bb2:	4606      	mov	r6, r0
 8007bb4:	db01      	blt.n	8007bba <_malloc_r+0x1a>
 8007bb6:	42a9      	cmp	r1, r5
 8007bb8:	d903      	bls.n	8007bc2 <_malloc_r+0x22>
 8007bba:	230c      	movs	r3, #12
 8007bbc:	6033      	str	r3, [r6, #0]
 8007bbe:	2000      	movs	r0, #0
 8007bc0:	bd70      	pop	{r4, r5, r6, pc}
 8007bc2:	f000 f877 	bl	8007cb4 <__malloc_lock>
 8007bc6:	4a21      	ldr	r2, [pc, #132]	; (8007c4c <_malloc_r+0xac>)
 8007bc8:	6814      	ldr	r4, [r2, #0]
 8007bca:	4621      	mov	r1, r4
 8007bcc:	b991      	cbnz	r1, 8007bf4 <_malloc_r+0x54>
 8007bce:	4c20      	ldr	r4, [pc, #128]	; (8007c50 <_malloc_r+0xb0>)
 8007bd0:	6823      	ldr	r3, [r4, #0]
 8007bd2:	b91b      	cbnz	r3, 8007bdc <_malloc_r+0x3c>
 8007bd4:	4630      	mov	r0, r6
 8007bd6:	f000 f83d 	bl	8007c54 <_sbrk_r>
 8007bda:	6020      	str	r0, [r4, #0]
 8007bdc:	4629      	mov	r1, r5
 8007bde:	4630      	mov	r0, r6
 8007be0:	f000 f838 	bl	8007c54 <_sbrk_r>
 8007be4:	1c43      	adds	r3, r0, #1
 8007be6:	d124      	bne.n	8007c32 <_malloc_r+0x92>
 8007be8:	230c      	movs	r3, #12
 8007bea:	6033      	str	r3, [r6, #0]
 8007bec:	4630      	mov	r0, r6
 8007bee:	f000 f862 	bl	8007cb6 <__malloc_unlock>
 8007bf2:	e7e4      	b.n	8007bbe <_malloc_r+0x1e>
 8007bf4:	680b      	ldr	r3, [r1, #0]
 8007bf6:	1b5b      	subs	r3, r3, r5
 8007bf8:	d418      	bmi.n	8007c2c <_malloc_r+0x8c>
 8007bfa:	2b0b      	cmp	r3, #11
 8007bfc:	d90f      	bls.n	8007c1e <_malloc_r+0x7e>
 8007bfe:	600b      	str	r3, [r1, #0]
 8007c00:	50cd      	str	r5, [r1, r3]
 8007c02:	18cc      	adds	r4, r1, r3
 8007c04:	4630      	mov	r0, r6
 8007c06:	f000 f856 	bl	8007cb6 <__malloc_unlock>
 8007c0a:	f104 000b 	add.w	r0, r4, #11
 8007c0e:	1d23      	adds	r3, r4, #4
 8007c10:	f020 0007 	bic.w	r0, r0, #7
 8007c14:	1ac3      	subs	r3, r0, r3
 8007c16:	d0d3      	beq.n	8007bc0 <_malloc_r+0x20>
 8007c18:	425a      	negs	r2, r3
 8007c1a:	50e2      	str	r2, [r4, r3]
 8007c1c:	e7d0      	b.n	8007bc0 <_malloc_r+0x20>
 8007c1e:	428c      	cmp	r4, r1
 8007c20:	684b      	ldr	r3, [r1, #4]
 8007c22:	bf16      	itet	ne
 8007c24:	6063      	strne	r3, [r4, #4]
 8007c26:	6013      	streq	r3, [r2, #0]
 8007c28:	460c      	movne	r4, r1
 8007c2a:	e7eb      	b.n	8007c04 <_malloc_r+0x64>
 8007c2c:	460c      	mov	r4, r1
 8007c2e:	6849      	ldr	r1, [r1, #4]
 8007c30:	e7cc      	b.n	8007bcc <_malloc_r+0x2c>
 8007c32:	1cc4      	adds	r4, r0, #3
 8007c34:	f024 0403 	bic.w	r4, r4, #3
 8007c38:	42a0      	cmp	r0, r4
 8007c3a:	d005      	beq.n	8007c48 <_malloc_r+0xa8>
 8007c3c:	1a21      	subs	r1, r4, r0
 8007c3e:	4630      	mov	r0, r6
 8007c40:	f000 f808 	bl	8007c54 <_sbrk_r>
 8007c44:	3001      	adds	r0, #1
 8007c46:	d0cf      	beq.n	8007be8 <_malloc_r+0x48>
 8007c48:	6025      	str	r5, [r4, #0]
 8007c4a:	e7db      	b.n	8007c04 <_malloc_r+0x64>
 8007c4c:	200000b8 	.word	0x200000b8
 8007c50:	200000bc 	.word	0x200000bc

08007c54 <_sbrk_r>:
 8007c54:	b538      	push	{r3, r4, r5, lr}
 8007c56:	4c06      	ldr	r4, [pc, #24]	; (8007c70 <_sbrk_r+0x1c>)
 8007c58:	2300      	movs	r3, #0
 8007c5a:	4605      	mov	r5, r0
 8007c5c:	4608      	mov	r0, r1
 8007c5e:	6023      	str	r3, [r4, #0]
 8007c60:	f7f9 f93a 	bl	8000ed8 <_sbrk>
 8007c64:	1c43      	adds	r3, r0, #1
 8007c66:	d102      	bne.n	8007c6e <_sbrk_r+0x1a>
 8007c68:	6823      	ldr	r3, [r4, #0]
 8007c6a:	b103      	cbz	r3, 8007c6e <_sbrk_r+0x1a>
 8007c6c:	602b      	str	r3, [r5, #0]
 8007c6e:	bd38      	pop	{r3, r4, r5, pc}
 8007c70:	200008d0 	.word	0x200008d0

08007c74 <siprintf>:
 8007c74:	b40e      	push	{r1, r2, r3}
 8007c76:	b500      	push	{lr}
 8007c78:	b09c      	sub	sp, #112	; 0x70
 8007c7a:	ab1d      	add	r3, sp, #116	; 0x74
 8007c7c:	9002      	str	r0, [sp, #8]
 8007c7e:	9006      	str	r0, [sp, #24]
 8007c80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007c84:	4809      	ldr	r0, [pc, #36]	; (8007cac <siprintf+0x38>)
 8007c86:	9107      	str	r1, [sp, #28]
 8007c88:	9104      	str	r1, [sp, #16]
 8007c8a:	4909      	ldr	r1, [pc, #36]	; (8007cb0 <siprintf+0x3c>)
 8007c8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c90:	9105      	str	r1, [sp, #20]
 8007c92:	6800      	ldr	r0, [r0, #0]
 8007c94:	9301      	str	r3, [sp, #4]
 8007c96:	a902      	add	r1, sp, #8
 8007c98:	f000 f868 	bl	8007d6c <_svfiprintf_r>
 8007c9c:	9b02      	ldr	r3, [sp, #8]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	701a      	strb	r2, [r3, #0]
 8007ca2:	b01c      	add	sp, #112	; 0x70
 8007ca4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ca8:	b003      	add	sp, #12
 8007caa:	4770      	bx	lr
 8007cac:	2000002c 	.word	0x2000002c
 8007cb0:	ffff0208 	.word	0xffff0208

08007cb4 <__malloc_lock>:
 8007cb4:	4770      	bx	lr

08007cb6 <__malloc_unlock>:
 8007cb6:	4770      	bx	lr

08007cb8 <__ssputs_r>:
 8007cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cbc:	688e      	ldr	r6, [r1, #8]
 8007cbe:	429e      	cmp	r6, r3
 8007cc0:	4682      	mov	sl, r0
 8007cc2:	460c      	mov	r4, r1
 8007cc4:	4690      	mov	r8, r2
 8007cc6:	4699      	mov	r9, r3
 8007cc8:	d837      	bhi.n	8007d3a <__ssputs_r+0x82>
 8007cca:	898a      	ldrh	r2, [r1, #12]
 8007ccc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007cd0:	d031      	beq.n	8007d36 <__ssputs_r+0x7e>
 8007cd2:	6825      	ldr	r5, [r4, #0]
 8007cd4:	6909      	ldr	r1, [r1, #16]
 8007cd6:	1a6f      	subs	r7, r5, r1
 8007cd8:	6965      	ldr	r5, [r4, #20]
 8007cda:	2302      	movs	r3, #2
 8007cdc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007ce0:	fb95 f5f3 	sdiv	r5, r5, r3
 8007ce4:	f109 0301 	add.w	r3, r9, #1
 8007ce8:	443b      	add	r3, r7
 8007cea:	429d      	cmp	r5, r3
 8007cec:	bf38      	it	cc
 8007cee:	461d      	movcc	r5, r3
 8007cf0:	0553      	lsls	r3, r2, #21
 8007cf2:	d530      	bpl.n	8007d56 <__ssputs_r+0x9e>
 8007cf4:	4629      	mov	r1, r5
 8007cf6:	f7ff ff53 	bl	8007ba0 <_malloc_r>
 8007cfa:	4606      	mov	r6, r0
 8007cfc:	b950      	cbnz	r0, 8007d14 <__ssputs_r+0x5c>
 8007cfe:	230c      	movs	r3, #12
 8007d00:	f8ca 3000 	str.w	r3, [sl]
 8007d04:	89a3      	ldrh	r3, [r4, #12]
 8007d06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d0a:	81a3      	strh	r3, [r4, #12]
 8007d0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d14:	463a      	mov	r2, r7
 8007d16:	6921      	ldr	r1, [r4, #16]
 8007d18:	f000 faa8 	bl	800826c <memcpy>
 8007d1c:	89a3      	ldrh	r3, [r4, #12]
 8007d1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007d22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d26:	81a3      	strh	r3, [r4, #12]
 8007d28:	6126      	str	r6, [r4, #16]
 8007d2a:	6165      	str	r5, [r4, #20]
 8007d2c:	443e      	add	r6, r7
 8007d2e:	1bed      	subs	r5, r5, r7
 8007d30:	6026      	str	r6, [r4, #0]
 8007d32:	60a5      	str	r5, [r4, #8]
 8007d34:	464e      	mov	r6, r9
 8007d36:	454e      	cmp	r6, r9
 8007d38:	d900      	bls.n	8007d3c <__ssputs_r+0x84>
 8007d3a:	464e      	mov	r6, r9
 8007d3c:	4632      	mov	r2, r6
 8007d3e:	4641      	mov	r1, r8
 8007d40:	6820      	ldr	r0, [r4, #0]
 8007d42:	f000 fa9e 	bl	8008282 <memmove>
 8007d46:	68a3      	ldr	r3, [r4, #8]
 8007d48:	1b9b      	subs	r3, r3, r6
 8007d4a:	60a3      	str	r3, [r4, #8]
 8007d4c:	6823      	ldr	r3, [r4, #0]
 8007d4e:	441e      	add	r6, r3
 8007d50:	6026      	str	r6, [r4, #0]
 8007d52:	2000      	movs	r0, #0
 8007d54:	e7dc      	b.n	8007d10 <__ssputs_r+0x58>
 8007d56:	462a      	mov	r2, r5
 8007d58:	f000 faac 	bl	80082b4 <_realloc_r>
 8007d5c:	4606      	mov	r6, r0
 8007d5e:	2800      	cmp	r0, #0
 8007d60:	d1e2      	bne.n	8007d28 <__ssputs_r+0x70>
 8007d62:	6921      	ldr	r1, [r4, #16]
 8007d64:	4650      	mov	r0, sl
 8007d66:	f7ff fecd 	bl	8007b04 <_free_r>
 8007d6a:	e7c8      	b.n	8007cfe <__ssputs_r+0x46>

08007d6c <_svfiprintf_r>:
 8007d6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d70:	461d      	mov	r5, r3
 8007d72:	898b      	ldrh	r3, [r1, #12]
 8007d74:	061f      	lsls	r7, r3, #24
 8007d76:	b09d      	sub	sp, #116	; 0x74
 8007d78:	4680      	mov	r8, r0
 8007d7a:	460c      	mov	r4, r1
 8007d7c:	4616      	mov	r6, r2
 8007d7e:	d50f      	bpl.n	8007da0 <_svfiprintf_r+0x34>
 8007d80:	690b      	ldr	r3, [r1, #16]
 8007d82:	b96b      	cbnz	r3, 8007da0 <_svfiprintf_r+0x34>
 8007d84:	2140      	movs	r1, #64	; 0x40
 8007d86:	f7ff ff0b 	bl	8007ba0 <_malloc_r>
 8007d8a:	6020      	str	r0, [r4, #0]
 8007d8c:	6120      	str	r0, [r4, #16]
 8007d8e:	b928      	cbnz	r0, 8007d9c <_svfiprintf_r+0x30>
 8007d90:	230c      	movs	r3, #12
 8007d92:	f8c8 3000 	str.w	r3, [r8]
 8007d96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d9a:	e0c8      	b.n	8007f2e <_svfiprintf_r+0x1c2>
 8007d9c:	2340      	movs	r3, #64	; 0x40
 8007d9e:	6163      	str	r3, [r4, #20]
 8007da0:	2300      	movs	r3, #0
 8007da2:	9309      	str	r3, [sp, #36]	; 0x24
 8007da4:	2320      	movs	r3, #32
 8007da6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007daa:	2330      	movs	r3, #48	; 0x30
 8007dac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007db0:	9503      	str	r5, [sp, #12]
 8007db2:	f04f 0b01 	mov.w	fp, #1
 8007db6:	4637      	mov	r7, r6
 8007db8:	463d      	mov	r5, r7
 8007dba:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007dbe:	b10b      	cbz	r3, 8007dc4 <_svfiprintf_r+0x58>
 8007dc0:	2b25      	cmp	r3, #37	; 0x25
 8007dc2:	d13e      	bne.n	8007e42 <_svfiprintf_r+0xd6>
 8007dc4:	ebb7 0a06 	subs.w	sl, r7, r6
 8007dc8:	d00b      	beq.n	8007de2 <_svfiprintf_r+0x76>
 8007dca:	4653      	mov	r3, sl
 8007dcc:	4632      	mov	r2, r6
 8007dce:	4621      	mov	r1, r4
 8007dd0:	4640      	mov	r0, r8
 8007dd2:	f7ff ff71 	bl	8007cb8 <__ssputs_r>
 8007dd6:	3001      	adds	r0, #1
 8007dd8:	f000 80a4 	beq.w	8007f24 <_svfiprintf_r+0x1b8>
 8007ddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dde:	4453      	add	r3, sl
 8007de0:	9309      	str	r3, [sp, #36]	; 0x24
 8007de2:	783b      	ldrb	r3, [r7, #0]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	f000 809d 	beq.w	8007f24 <_svfiprintf_r+0x1b8>
 8007dea:	2300      	movs	r3, #0
 8007dec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007df0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007df4:	9304      	str	r3, [sp, #16]
 8007df6:	9307      	str	r3, [sp, #28]
 8007df8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007dfc:	931a      	str	r3, [sp, #104]	; 0x68
 8007dfe:	462f      	mov	r7, r5
 8007e00:	2205      	movs	r2, #5
 8007e02:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007e06:	4850      	ldr	r0, [pc, #320]	; (8007f48 <_svfiprintf_r+0x1dc>)
 8007e08:	f7f8 f9e2 	bl	80001d0 <memchr>
 8007e0c:	9b04      	ldr	r3, [sp, #16]
 8007e0e:	b9d0      	cbnz	r0, 8007e46 <_svfiprintf_r+0xda>
 8007e10:	06d9      	lsls	r1, r3, #27
 8007e12:	bf44      	itt	mi
 8007e14:	2220      	movmi	r2, #32
 8007e16:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007e1a:	071a      	lsls	r2, r3, #28
 8007e1c:	bf44      	itt	mi
 8007e1e:	222b      	movmi	r2, #43	; 0x2b
 8007e20:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007e24:	782a      	ldrb	r2, [r5, #0]
 8007e26:	2a2a      	cmp	r2, #42	; 0x2a
 8007e28:	d015      	beq.n	8007e56 <_svfiprintf_r+0xea>
 8007e2a:	9a07      	ldr	r2, [sp, #28]
 8007e2c:	462f      	mov	r7, r5
 8007e2e:	2000      	movs	r0, #0
 8007e30:	250a      	movs	r5, #10
 8007e32:	4639      	mov	r1, r7
 8007e34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e38:	3b30      	subs	r3, #48	; 0x30
 8007e3a:	2b09      	cmp	r3, #9
 8007e3c:	d94d      	bls.n	8007eda <_svfiprintf_r+0x16e>
 8007e3e:	b1b8      	cbz	r0, 8007e70 <_svfiprintf_r+0x104>
 8007e40:	e00f      	b.n	8007e62 <_svfiprintf_r+0xf6>
 8007e42:	462f      	mov	r7, r5
 8007e44:	e7b8      	b.n	8007db8 <_svfiprintf_r+0x4c>
 8007e46:	4a40      	ldr	r2, [pc, #256]	; (8007f48 <_svfiprintf_r+0x1dc>)
 8007e48:	1a80      	subs	r0, r0, r2
 8007e4a:	fa0b f000 	lsl.w	r0, fp, r0
 8007e4e:	4318      	orrs	r0, r3
 8007e50:	9004      	str	r0, [sp, #16]
 8007e52:	463d      	mov	r5, r7
 8007e54:	e7d3      	b.n	8007dfe <_svfiprintf_r+0x92>
 8007e56:	9a03      	ldr	r2, [sp, #12]
 8007e58:	1d11      	adds	r1, r2, #4
 8007e5a:	6812      	ldr	r2, [r2, #0]
 8007e5c:	9103      	str	r1, [sp, #12]
 8007e5e:	2a00      	cmp	r2, #0
 8007e60:	db01      	blt.n	8007e66 <_svfiprintf_r+0xfa>
 8007e62:	9207      	str	r2, [sp, #28]
 8007e64:	e004      	b.n	8007e70 <_svfiprintf_r+0x104>
 8007e66:	4252      	negs	r2, r2
 8007e68:	f043 0302 	orr.w	r3, r3, #2
 8007e6c:	9207      	str	r2, [sp, #28]
 8007e6e:	9304      	str	r3, [sp, #16]
 8007e70:	783b      	ldrb	r3, [r7, #0]
 8007e72:	2b2e      	cmp	r3, #46	; 0x2e
 8007e74:	d10c      	bne.n	8007e90 <_svfiprintf_r+0x124>
 8007e76:	787b      	ldrb	r3, [r7, #1]
 8007e78:	2b2a      	cmp	r3, #42	; 0x2a
 8007e7a:	d133      	bne.n	8007ee4 <_svfiprintf_r+0x178>
 8007e7c:	9b03      	ldr	r3, [sp, #12]
 8007e7e:	1d1a      	adds	r2, r3, #4
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	9203      	str	r2, [sp, #12]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	bfb8      	it	lt
 8007e88:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007e8c:	3702      	adds	r7, #2
 8007e8e:	9305      	str	r3, [sp, #20]
 8007e90:	4d2e      	ldr	r5, [pc, #184]	; (8007f4c <_svfiprintf_r+0x1e0>)
 8007e92:	7839      	ldrb	r1, [r7, #0]
 8007e94:	2203      	movs	r2, #3
 8007e96:	4628      	mov	r0, r5
 8007e98:	f7f8 f99a 	bl	80001d0 <memchr>
 8007e9c:	b138      	cbz	r0, 8007eae <_svfiprintf_r+0x142>
 8007e9e:	2340      	movs	r3, #64	; 0x40
 8007ea0:	1b40      	subs	r0, r0, r5
 8007ea2:	fa03 f000 	lsl.w	r0, r3, r0
 8007ea6:	9b04      	ldr	r3, [sp, #16]
 8007ea8:	4303      	orrs	r3, r0
 8007eaa:	3701      	adds	r7, #1
 8007eac:	9304      	str	r3, [sp, #16]
 8007eae:	7839      	ldrb	r1, [r7, #0]
 8007eb0:	4827      	ldr	r0, [pc, #156]	; (8007f50 <_svfiprintf_r+0x1e4>)
 8007eb2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007eb6:	2206      	movs	r2, #6
 8007eb8:	1c7e      	adds	r6, r7, #1
 8007eba:	f7f8 f989 	bl	80001d0 <memchr>
 8007ebe:	2800      	cmp	r0, #0
 8007ec0:	d038      	beq.n	8007f34 <_svfiprintf_r+0x1c8>
 8007ec2:	4b24      	ldr	r3, [pc, #144]	; (8007f54 <_svfiprintf_r+0x1e8>)
 8007ec4:	bb13      	cbnz	r3, 8007f0c <_svfiprintf_r+0x1a0>
 8007ec6:	9b03      	ldr	r3, [sp, #12]
 8007ec8:	3307      	adds	r3, #7
 8007eca:	f023 0307 	bic.w	r3, r3, #7
 8007ece:	3308      	adds	r3, #8
 8007ed0:	9303      	str	r3, [sp, #12]
 8007ed2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ed4:	444b      	add	r3, r9
 8007ed6:	9309      	str	r3, [sp, #36]	; 0x24
 8007ed8:	e76d      	b.n	8007db6 <_svfiprintf_r+0x4a>
 8007eda:	fb05 3202 	mla	r2, r5, r2, r3
 8007ede:	2001      	movs	r0, #1
 8007ee0:	460f      	mov	r7, r1
 8007ee2:	e7a6      	b.n	8007e32 <_svfiprintf_r+0xc6>
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	3701      	adds	r7, #1
 8007ee8:	9305      	str	r3, [sp, #20]
 8007eea:	4619      	mov	r1, r3
 8007eec:	250a      	movs	r5, #10
 8007eee:	4638      	mov	r0, r7
 8007ef0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ef4:	3a30      	subs	r2, #48	; 0x30
 8007ef6:	2a09      	cmp	r2, #9
 8007ef8:	d903      	bls.n	8007f02 <_svfiprintf_r+0x196>
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d0c8      	beq.n	8007e90 <_svfiprintf_r+0x124>
 8007efe:	9105      	str	r1, [sp, #20]
 8007f00:	e7c6      	b.n	8007e90 <_svfiprintf_r+0x124>
 8007f02:	fb05 2101 	mla	r1, r5, r1, r2
 8007f06:	2301      	movs	r3, #1
 8007f08:	4607      	mov	r7, r0
 8007f0a:	e7f0      	b.n	8007eee <_svfiprintf_r+0x182>
 8007f0c:	ab03      	add	r3, sp, #12
 8007f0e:	9300      	str	r3, [sp, #0]
 8007f10:	4622      	mov	r2, r4
 8007f12:	4b11      	ldr	r3, [pc, #68]	; (8007f58 <_svfiprintf_r+0x1ec>)
 8007f14:	a904      	add	r1, sp, #16
 8007f16:	4640      	mov	r0, r8
 8007f18:	f3af 8000 	nop.w
 8007f1c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8007f20:	4681      	mov	r9, r0
 8007f22:	d1d6      	bne.n	8007ed2 <_svfiprintf_r+0x166>
 8007f24:	89a3      	ldrh	r3, [r4, #12]
 8007f26:	065b      	lsls	r3, r3, #25
 8007f28:	f53f af35 	bmi.w	8007d96 <_svfiprintf_r+0x2a>
 8007f2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007f2e:	b01d      	add	sp, #116	; 0x74
 8007f30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f34:	ab03      	add	r3, sp, #12
 8007f36:	9300      	str	r3, [sp, #0]
 8007f38:	4622      	mov	r2, r4
 8007f3a:	4b07      	ldr	r3, [pc, #28]	; (8007f58 <_svfiprintf_r+0x1ec>)
 8007f3c:	a904      	add	r1, sp, #16
 8007f3e:	4640      	mov	r0, r8
 8007f40:	f000 f882 	bl	8008048 <_printf_i>
 8007f44:	e7ea      	b.n	8007f1c <_svfiprintf_r+0x1b0>
 8007f46:	bf00      	nop
 8007f48:	0800834c 	.word	0x0800834c
 8007f4c:	08008352 	.word	0x08008352
 8007f50:	08008356 	.word	0x08008356
 8007f54:	00000000 	.word	0x00000000
 8007f58:	08007cb9 	.word	0x08007cb9

08007f5c <_printf_common>:
 8007f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f60:	4691      	mov	r9, r2
 8007f62:	461f      	mov	r7, r3
 8007f64:	688a      	ldr	r2, [r1, #8]
 8007f66:	690b      	ldr	r3, [r1, #16]
 8007f68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	bfb8      	it	lt
 8007f70:	4613      	movlt	r3, r2
 8007f72:	f8c9 3000 	str.w	r3, [r9]
 8007f76:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007f7a:	4606      	mov	r6, r0
 8007f7c:	460c      	mov	r4, r1
 8007f7e:	b112      	cbz	r2, 8007f86 <_printf_common+0x2a>
 8007f80:	3301      	adds	r3, #1
 8007f82:	f8c9 3000 	str.w	r3, [r9]
 8007f86:	6823      	ldr	r3, [r4, #0]
 8007f88:	0699      	lsls	r1, r3, #26
 8007f8a:	bf42      	ittt	mi
 8007f8c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007f90:	3302      	addmi	r3, #2
 8007f92:	f8c9 3000 	strmi.w	r3, [r9]
 8007f96:	6825      	ldr	r5, [r4, #0]
 8007f98:	f015 0506 	ands.w	r5, r5, #6
 8007f9c:	d107      	bne.n	8007fae <_printf_common+0x52>
 8007f9e:	f104 0a19 	add.w	sl, r4, #25
 8007fa2:	68e3      	ldr	r3, [r4, #12]
 8007fa4:	f8d9 2000 	ldr.w	r2, [r9]
 8007fa8:	1a9b      	subs	r3, r3, r2
 8007faa:	42ab      	cmp	r3, r5
 8007fac:	dc28      	bgt.n	8008000 <_printf_common+0xa4>
 8007fae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007fb2:	6822      	ldr	r2, [r4, #0]
 8007fb4:	3300      	adds	r3, #0
 8007fb6:	bf18      	it	ne
 8007fb8:	2301      	movne	r3, #1
 8007fba:	0692      	lsls	r2, r2, #26
 8007fbc:	d42d      	bmi.n	800801a <_printf_common+0xbe>
 8007fbe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007fc2:	4639      	mov	r1, r7
 8007fc4:	4630      	mov	r0, r6
 8007fc6:	47c0      	blx	r8
 8007fc8:	3001      	adds	r0, #1
 8007fca:	d020      	beq.n	800800e <_printf_common+0xb2>
 8007fcc:	6823      	ldr	r3, [r4, #0]
 8007fce:	68e5      	ldr	r5, [r4, #12]
 8007fd0:	f8d9 2000 	ldr.w	r2, [r9]
 8007fd4:	f003 0306 	and.w	r3, r3, #6
 8007fd8:	2b04      	cmp	r3, #4
 8007fda:	bf08      	it	eq
 8007fdc:	1aad      	subeq	r5, r5, r2
 8007fde:	68a3      	ldr	r3, [r4, #8]
 8007fe0:	6922      	ldr	r2, [r4, #16]
 8007fe2:	bf0c      	ite	eq
 8007fe4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007fe8:	2500      	movne	r5, #0
 8007fea:	4293      	cmp	r3, r2
 8007fec:	bfc4      	itt	gt
 8007fee:	1a9b      	subgt	r3, r3, r2
 8007ff0:	18ed      	addgt	r5, r5, r3
 8007ff2:	f04f 0900 	mov.w	r9, #0
 8007ff6:	341a      	adds	r4, #26
 8007ff8:	454d      	cmp	r5, r9
 8007ffa:	d11a      	bne.n	8008032 <_printf_common+0xd6>
 8007ffc:	2000      	movs	r0, #0
 8007ffe:	e008      	b.n	8008012 <_printf_common+0xb6>
 8008000:	2301      	movs	r3, #1
 8008002:	4652      	mov	r2, sl
 8008004:	4639      	mov	r1, r7
 8008006:	4630      	mov	r0, r6
 8008008:	47c0      	blx	r8
 800800a:	3001      	adds	r0, #1
 800800c:	d103      	bne.n	8008016 <_printf_common+0xba>
 800800e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008016:	3501      	adds	r5, #1
 8008018:	e7c3      	b.n	8007fa2 <_printf_common+0x46>
 800801a:	18e1      	adds	r1, r4, r3
 800801c:	1c5a      	adds	r2, r3, #1
 800801e:	2030      	movs	r0, #48	; 0x30
 8008020:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008024:	4422      	add	r2, r4
 8008026:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800802a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800802e:	3302      	adds	r3, #2
 8008030:	e7c5      	b.n	8007fbe <_printf_common+0x62>
 8008032:	2301      	movs	r3, #1
 8008034:	4622      	mov	r2, r4
 8008036:	4639      	mov	r1, r7
 8008038:	4630      	mov	r0, r6
 800803a:	47c0      	blx	r8
 800803c:	3001      	adds	r0, #1
 800803e:	d0e6      	beq.n	800800e <_printf_common+0xb2>
 8008040:	f109 0901 	add.w	r9, r9, #1
 8008044:	e7d8      	b.n	8007ff8 <_printf_common+0x9c>
	...

08008048 <_printf_i>:
 8008048:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800804c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008050:	460c      	mov	r4, r1
 8008052:	7e09      	ldrb	r1, [r1, #24]
 8008054:	b085      	sub	sp, #20
 8008056:	296e      	cmp	r1, #110	; 0x6e
 8008058:	4617      	mov	r7, r2
 800805a:	4606      	mov	r6, r0
 800805c:	4698      	mov	r8, r3
 800805e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008060:	f000 80b3 	beq.w	80081ca <_printf_i+0x182>
 8008064:	d822      	bhi.n	80080ac <_printf_i+0x64>
 8008066:	2963      	cmp	r1, #99	; 0x63
 8008068:	d036      	beq.n	80080d8 <_printf_i+0x90>
 800806a:	d80a      	bhi.n	8008082 <_printf_i+0x3a>
 800806c:	2900      	cmp	r1, #0
 800806e:	f000 80b9 	beq.w	80081e4 <_printf_i+0x19c>
 8008072:	2958      	cmp	r1, #88	; 0x58
 8008074:	f000 8083 	beq.w	800817e <_printf_i+0x136>
 8008078:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800807c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008080:	e032      	b.n	80080e8 <_printf_i+0xa0>
 8008082:	2964      	cmp	r1, #100	; 0x64
 8008084:	d001      	beq.n	800808a <_printf_i+0x42>
 8008086:	2969      	cmp	r1, #105	; 0x69
 8008088:	d1f6      	bne.n	8008078 <_printf_i+0x30>
 800808a:	6820      	ldr	r0, [r4, #0]
 800808c:	6813      	ldr	r3, [r2, #0]
 800808e:	0605      	lsls	r5, r0, #24
 8008090:	f103 0104 	add.w	r1, r3, #4
 8008094:	d52a      	bpl.n	80080ec <_printf_i+0xa4>
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	6011      	str	r1, [r2, #0]
 800809a:	2b00      	cmp	r3, #0
 800809c:	da03      	bge.n	80080a6 <_printf_i+0x5e>
 800809e:	222d      	movs	r2, #45	; 0x2d
 80080a0:	425b      	negs	r3, r3
 80080a2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80080a6:	486f      	ldr	r0, [pc, #444]	; (8008264 <_printf_i+0x21c>)
 80080a8:	220a      	movs	r2, #10
 80080aa:	e039      	b.n	8008120 <_printf_i+0xd8>
 80080ac:	2973      	cmp	r1, #115	; 0x73
 80080ae:	f000 809d 	beq.w	80081ec <_printf_i+0x1a4>
 80080b2:	d808      	bhi.n	80080c6 <_printf_i+0x7e>
 80080b4:	296f      	cmp	r1, #111	; 0x6f
 80080b6:	d020      	beq.n	80080fa <_printf_i+0xb2>
 80080b8:	2970      	cmp	r1, #112	; 0x70
 80080ba:	d1dd      	bne.n	8008078 <_printf_i+0x30>
 80080bc:	6823      	ldr	r3, [r4, #0]
 80080be:	f043 0320 	orr.w	r3, r3, #32
 80080c2:	6023      	str	r3, [r4, #0]
 80080c4:	e003      	b.n	80080ce <_printf_i+0x86>
 80080c6:	2975      	cmp	r1, #117	; 0x75
 80080c8:	d017      	beq.n	80080fa <_printf_i+0xb2>
 80080ca:	2978      	cmp	r1, #120	; 0x78
 80080cc:	d1d4      	bne.n	8008078 <_printf_i+0x30>
 80080ce:	2378      	movs	r3, #120	; 0x78
 80080d0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80080d4:	4864      	ldr	r0, [pc, #400]	; (8008268 <_printf_i+0x220>)
 80080d6:	e055      	b.n	8008184 <_printf_i+0x13c>
 80080d8:	6813      	ldr	r3, [r2, #0]
 80080da:	1d19      	adds	r1, r3, #4
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	6011      	str	r1, [r2, #0]
 80080e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80080e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80080e8:	2301      	movs	r3, #1
 80080ea:	e08c      	b.n	8008206 <_printf_i+0x1be>
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	6011      	str	r1, [r2, #0]
 80080f0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80080f4:	bf18      	it	ne
 80080f6:	b21b      	sxthne	r3, r3
 80080f8:	e7cf      	b.n	800809a <_printf_i+0x52>
 80080fa:	6813      	ldr	r3, [r2, #0]
 80080fc:	6825      	ldr	r5, [r4, #0]
 80080fe:	1d18      	adds	r0, r3, #4
 8008100:	6010      	str	r0, [r2, #0]
 8008102:	0628      	lsls	r0, r5, #24
 8008104:	d501      	bpl.n	800810a <_printf_i+0xc2>
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	e002      	b.n	8008110 <_printf_i+0xc8>
 800810a:	0668      	lsls	r0, r5, #25
 800810c:	d5fb      	bpl.n	8008106 <_printf_i+0xbe>
 800810e:	881b      	ldrh	r3, [r3, #0]
 8008110:	4854      	ldr	r0, [pc, #336]	; (8008264 <_printf_i+0x21c>)
 8008112:	296f      	cmp	r1, #111	; 0x6f
 8008114:	bf14      	ite	ne
 8008116:	220a      	movne	r2, #10
 8008118:	2208      	moveq	r2, #8
 800811a:	2100      	movs	r1, #0
 800811c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008120:	6865      	ldr	r5, [r4, #4]
 8008122:	60a5      	str	r5, [r4, #8]
 8008124:	2d00      	cmp	r5, #0
 8008126:	f2c0 8095 	blt.w	8008254 <_printf_i+0x20c>
 800812a:	6821      	ldr	r1, [r4, #0]
 800812c:	f021 0104 	bic.w	r1, r1, #4
 8008130:	6021      	str	r1, [r4, #0]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d13d      	bne.n	80081b2 <_printf_i+0x16a>
 8008136:	2d00      	cmp	r5, #0
 8008138:	f040 808e 	bne.w	8008258 <_printf_i+0x210>
 800813c:	4665      	mov	r5, ip
 800813e:	2a08      	cmp	r2, #8
 8008140:	d10b      	bne.n	800815a <_printf_i+0x112>
 8008142:	6823      	ldr	r3, [r4, #0]
 8008144:	07db      	lsls	r3, r3, #31
 8008146:	d508      	bpl.n	800815a <_printf_i+0x112>
 8008148:	6923      	ldr	r3, [r4, #16]
 800814a:	6862      	ldr	r2, [r4, #4]
 800814c:	429a      	cmp	r2, r3
 800814e:	bfde      	ittt	le
 8008150:	2330      	movle	r3, #48	; 0x30
 8008152:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008156:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800815a:	ebac 0305 	sub.w	r3, ip, r5
 800815e:	6123      	str	r3, [r4, #16]
 8008160:	f8cd 8000 	str.w	r8, [sp]
 8008164:	463b      	mov	r3, r7
 8008166:	aa03      	add	r2, sp, #12
 8008168:	4621      	mov	r1, r4
 800816a:	4630      	mov	r0, r6
 800816c:	f7ff fef6 	bl	8007f5c <_printf_common>
 8008170:	3001      	adds	r0, #1
 8008172:	d14d      	bne.n	8008210 <_printf_i+0x1c8>
 8008174:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008178:	b005      	add	sp, #20
 800817a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800817e:	4839      	ldr	r0, [pc, #228]	; (8008264 <_printf_i+0x21c>)
 8008180:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008184:	6813      	ldr	r3, [r2, #0]
 8008186:	6821      	ldr	r1, [r4, #0]
 8008188:	1d1d      	adds	r5, r3, #4
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	6015      	str	r5, [r2, #0]
 800818e:	060a      	lsls	r2, r1, #24
 8008190:	d50b      	bpl.n	80081aa <_printf_i+0x162>
 8008192:	07ca      	lsls	r2, r1, #31
 8008194:	bf44      	itt	mi
 8008196:	f041 0120 	orrmi.w	r1, r1, #32
 800819a:	6021      	strmi	r1, [r4, #0]
 800819c:	b91b      	cbnz	r3, 80081a6 <_printf_i+0x15e>
 800819e:	6822      	ldr	r2, [r4, #0]
 80081a0:	f022 0220 	bic.w	r2, r2, #32
 80081a4:	6022      	str	r2, [r4, #0]
 80081a6:	2210      	movs	r2, #16
 80081a8:	e7b7      	b.n	800811a <_printf_i+0xd2>
 80081aa:	064d      	lsls	r5, r1, #25
 80081ac:	bf48      	it	mi
 80081ae:	b29b      	uxthmi	r3, r3
 80081b0:	e7ef      	b.n	8008192 <_printf_i+0x14a>
 80081b2:	4665      	mov	r5, ip
 80081b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80081b8:	fb02 3311 	mls	r3, r2, r1, r3
 80081bc:	5cc3      	ldrb	r3, [r0, r3]
 80081be:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80081c2:	460b      	mov	r3, r1
 80081c4:	2900      	cmp	r1, #0
 80081c6:	d1f5      	bne.n	80081b4 <_printf_i+0x16c>
 80081c8:	e7b9      	b.n	800813e <_printf_i+0xf6>
 80081ca:	6813      	ldr	r3, [r2, #0]
 80081cc:	6825      	ldr	r5, [r4, #0]
 80081ce:	6961      	ldr	r1, [r4, #20]
 80081d0:	1d18      	adds	r0, r3, #4
 80081d2:	6010      	str	r0, [r2, #0]
 80081d4:	0628      	lsls	r0, r5, #24
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	d501      	bpl.n	80081de <_printf_i+0x196>
 80081da:	6019      	str	r1, [r3, #0]
 80081dc:	e002      	b.n	80081e4 <_printf_i+0x19c>
 80081de:	066a      	lsls	r2, r5, #25
 80081e0:	d5fb      	bpl.n	80081da <_printf_i+0x192>
 80081e2:	8019      	strh	r1, [r3, #0]
 80081e4:	2300      	movs	r3, #0
 80081e6:	6123      	str	r3, [r4, #16]
 80081e8:	4665      	mov	r5, ip
 80081ea:	e7b9      	b.n	8008160 <_printf_i+0x118>
 80081ec:	6813      	ldr	r3, [r2, #0]
 80081ee:	1d19      	adds	r1, r3, #4
 80081f0:	6011      	str	r1, [r2, #0]
 80081f2:	681d      	ldr	r5, [r3, #0]
 80081f4:	6862      	ldr	r2, [r4, #4]
 80081f6:	2100      	movs	r1, #0
 80081f8:	4628      	mov	r0, r5
 80081fa:	f7f7 ffe9 	bl	80001d0 <memchr>
 80081fe:	b108      	cbz	r0, 8008204 <_printf_i+0x1bc>
 8008200:	1b40      	subs	r0, r0, r5
 8008202:	6060      	str	r0, [r4, #4]
 8008204:	6863      	ldr	r3, [r4, #4]
 8008206:	6123      	str	r3, [r4, #16]
 8008208:	2300      	movs	r3, #0
 800820a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800820e:	e7a7      	b.n	8008160 <_printf_i+0x118>
 8008210:	6923      	ldr	r3, [r4, #16]
 8008212:	462a      	mov	r2, r5
 8008214:	4639      	mov	r1, r7
 8008216:	4630      	mov	r0, r6
 8008218:	47c0      	blx	r8
 800821a:	3001      	adds	r0, #1
 800821c:	d0aa      	beq.n	8008174 <_printf_i+0x12c>
 800821e:	6823      	ldr	r3, [r4, #0]
 8008220:	079b      	lsls	r3, r3, #30
 8008222:	d413      	bmi.n	800824c <_printf_i+0x204>
 8008224:	68e0      	ldr	r0, [r4, #12]
 8008226:	9b03      	ldr	r3, [sp, #12]
 8008228:	4298      	cmp	r0, r3
 800822a:	bfb8      	it	lt
 800822c:	4618      	movlt	r0, r3
 800822e:	e7a3      	b.n	8008178 <_printf_i+0x130>
 8008230:	2301      	movs	r3, #1
 8008232:	464a      	mov	r2, r9
 8008234:	4639      	mov	r1, r7
 8008236:	4630      	mov	r0, r6
 8008238:	47c0      	blx	r8
 800823a:	3001      	adds	r0, #1
 800823c:	d09a      	beq.n	8008174 <_printf_i+0x12c>
 800823e:	3501      	adds	r5, #1
 8008240:	68e3      	ldr	r3, [r4, #12]
 8008242:	9a03      	ldr	r2, [sp, #12]
 8008244:	1a9b      	subs	r3, r3, r2
 8008246:	42ab      	cmp	r3, r5
 8008248:	dcf2      	bgt.n	8008230 <_printf_i+0x1e8>
 800824a:	e7eb      	b.n	8008224 <_printf_i+0x1dc>
 800824c:	2500      	movs	r5, #0
 800824e:	f104 0919 	add.w	r9, r4, #25
 8008252:	e7f5      	b.n	8008240 <_printf_i+0x1f8>
 8008254:	2b00      	cmp	r3, #0
 8008256:	d1ac      	bne.n	80081b2 <_printf_i+0x16a>
 8008258:	7803      	ldrb	r3, [r0, #0]
 800825a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800825e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008262:	e76c      	b.n	800813e <_printf_i+0xf6>
 8008264:	0800835d 	.word	0x0800835d
 8008268:	0800836e 	.word	0x0800836e

0800826c <memcpy>:
 800826c:	b510      	push	{r4, lr}
 800826e:	1e43      	subs	r3, r0, #1
 8008270:	440a      	add	r2, r1
 8008272:	4291      	cmp	r1, r2
 8008274:	d100      	bne.n	8008278 <memcpy+0xc>
 8008276:	bd10      	pop	{r4, pc}
 8008278:	f811 4b01 	ldrb.w	r4, [r1], #1
 800827c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008280:	e7f7      	b.n	8008272 <memcpy+0x6>

08008282 <memmove>:
 8008282:	4288      	cmp	r0, r1
 8008284:	b510      	push	{r4, lr}
 8008286:	eb01 0302 	add.w	r3, r1, r2
 800828a:	d807      	bhi.n	800829c <memmove+0x1a>
 800828c:	1e42      	subs	r2, r0, #1
 800828e:	4299      	cmp	r1, r3
 8008290:	d00a      	beq.n	80082a8 <memmove+0x26>
 8008292:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008296:	f802 4f01 	strb.w	r4, [r2, #1]!
 800829a:	e7f8      	b.n	800828e <memmove+0xc>
 800829c:	4283      	cmp	r3, r0
 800829e:	d9f5      	bls.n	800828c <memmove+0xa>
 80082a0:	1881      	adds	r1, r0, r2
 80082a2:	1ad2      	subs	r2, r2, r3
 80082a4:	42d3      	cmn	r3, r2
 80082a6:	d100      	bne.n	80082aa <memmove+0x28>
 80082a8:	bd10      	pop	{r4, pc}
 80082aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80082ae:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80082b2:	e7f7      	b.n	80082a4 <memmove+0x22>

080082b4 <_realloc_r>:
 80082b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082b6:	4607      	mov	r7, r0
 80082b8:	4614      	mov	r4, r2
 80082ba:	460e      	mov	r6, r1
 80082bc:	b921      	cbnz	r1, 80082c8 <_realloc_r+0x14>
 80082be:	4611      	mov	r1, r2
 80082c0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80082c4:	f7ff bc6c 	b.w	8007ba0 <_malloc_r>
 80082c8:	b922      	cbnz	r2, 80082d4 <_realloc_r+0x20>
 80082ca:	f7ff fc1b 	bl	8007b04 <_free_r>
 80082ce:	4625      	mov	r5, r4
 80082d0:	4628      	mov	r0, r5
 80082d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082d4:	f000 f814 	bl	8008300 <_malloc_usable_size_r>
 80082d8:	42a0      	cmp	r0, r4
 80082da:	d20f      	bcs.n	80082fc <_realloc_r+0x48>
 80082dc:	4621      	mov	r1, r4
 80082de:	4638      	mov	r0, r7
 80082e0:	f7ff fc5e 	bl	8007ba0 <_malloc_r>
 80082e4:	4605      	mov	r5, r0
 80082e6:	2800      	cmp	r0, #0
 80082e8:	d0f2      	beq.n	80082d0 <_realloc_r+0x1c>
 80082ea:	4631      	mov	r1, r6
 80082ec:	4622      	mov	r2, r4
 80082ee:	f7ff ffbd 	bl	800826c <memcpy>
 80082f2:	4631      	mov	r1, r6
 80082f4:	4638      	mov	r0, r7
 80082f6:	f7ff fc05 	bl	8007b04 <_free_r>
 80082fa:	e7e9      	b.n	80082d0 <_realloc_r+0x1c>
 80082fc:	4635      	mov	r5, r6
 80082fe:	e7e7      	b.n	80082d0 <_realloc_r+0x1c>

08008300 <_malloc_usable_size_r>:
 8008300:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008304:	1f18      	subs	r0, r3, #4
 8008306:	2b00      	cmp	r3, #0
 8008308:	bfbc      	itt	lt
 800830a:	580b      	ldrlt	r3, [r1, r0]
 800830c:	18c0      	addlt	r0, r0, r3
 800830e:	4770      	bx	lr

08008310 <_init>:
 8008310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008312:	bf00      	nop
 8008314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008316:	bc08      	pop	{r3}
 8008318:	469e      	mov	lr, r3
 800831a:	4770      	bx	lr

0800831c <_fini>:
 800831c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800831e:	bf00      	nop
 8008320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008322:	bc08      	pop	{r3}
 8008324:	469e      	mov	lr, r3
 8008326:	4770      	bx	lr
