--------------------------------------------------------------------------------
Release 12.3 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml ControlFSM.twx ControlFSM.ncd -o ControlFSM.twr
ControlFSM.pcf

Design file:              ControlFSM.ncd
Physical constraint file: ControlFSM.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
instr_31_26<0>|    4.021(R)|   -0.445(R)|clk_BUFGP         |   0.000|
instr_31_26<1>|    3.612(R)|    0.087(R)|clk_BUFGP         |   0.000|
instr_31_26<2>|    3.783(R)|   -0.351(R)|clk_BUFGP         |   0.000|
instr_31_26<3>|    2.865(R)|    0.606(R)|clk_BUFGP         |   0.000|
instr_31_26<4>|    3.314(R)|    0.819(R)|clk_BUFGP         |   0.000|
instr_31_26<5>|    3.018(R)|    0.900(R)|clk_BUFGP         |   0.000|
--------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ALUOp<0>    |    8.435(R)|clk_BUFGP         |   0.000|
ALUOp<1>    |   10.725(R)|clk_BUFGP         |   0.000|
ALUSrcA     |   11.040(R)|clk_BUFGP         |   0.000|
ALUSrcB<0>  |   10.007(R)|clk_BUFGP         |   0.000|
ALUSrcB<1>  |   10.857(R)|clk_BUFGP         |   0.000|
IRWrite     |    9.587(R)|clk_BUFGP         |   0.000|
IorD        |   10.072(R)|clk_BUFGP         |   0.000|
MemRead     |    9.730(R)|clk_BUFGP         |   0.000|
MemWrite    |    9.114(R)|clk_BUFGP         |   0.000|
MemtoReg    |    8.781(R)|clk_BUFGP         |   0.000|
PCSource<0> |    8.785(R)|clk_BUFGP         |   0.000|
PCSource<1> |    9.285(R)|clk_BUFGP         |   0.000|
PCWrite     |   10.636(R)|clk_BUFGP         |   0.000|
PCWriteCond |    8.785(R)|clk_BUFGP         |   0.000|
RegDst      |    8.426(R)|clk_BUFGP         |   0.000|
RegWrite    |    9.563(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.851|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Apr 23 01:39:45 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 93 MB



