Info: Generated by version: 17.0 build 290
Info: Starting: Create simulation model
Info: qsys-generate /ipd/dhw/user/lpchua/work/qshell/171/139_qsys/p4/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/ipd/dhw/user/lpchua/work/qshell/171/139_qsys/p4/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT --family="Arria 10" --part=10AX115N3F40E2SG
Progress: Loading RAM/lpbk1_RdRspRAM2PORT.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 17.0]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: lpbk1_RdRspRAM2PORT.ram_2port_0: Targeting device family: Arria 10.
: lpbk1_RdRspRAM2PORT.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: lpbk1_RdRspRAM2PORT.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: lpbk1_RdRspRAM2PORT: "Transforming system: lpbk1_RdRspRAM2PORT"
Info: lpbk1_RdRspRAM2PORT: Running transform generation_view_transform
Info: lpbk1_RdRspRAM2PORT: Running transform generation_view_transform took 0.001s
Info: ram_2port_0: Running transform generation_view_transform
Info: ram_2port_0: Running transform generation_view_transform took 0.000s
Info: lpbk1_RdRspRAM2PORT: Running transform interconnect_transform_chooser
Info: lpbk1_RdRspRAM2PORT: Running transform interconnect_transform_chooser took 0.066s
Info: lpbk1_RdRspRAM2PORT: "Naming system components in system: lpbk1_RdRspRAM2PORT"
Info: lpbk1_RdRspRAM2PORT: "Processing generation queue"
Info: lpbk1_RdRspRAM2PORT: "Generating: lpbk1_RdRspRAM2PORT"
Info: lpbk1_RdRspRAM2PORT: "Generating: lpbk1_RdRspRAM2PORT_ram_2port_170_7imzrgq"
Info: lpbk1_RdRspRAM2PORT: Done "lpbk1_RdRspRAM2PORT" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/ipd/dhw/user/lpchua/work/qshell/171/139_qsys/p4/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT/lpbk1_RdRspRAM2PORT.spd --output-directory=/ipd/dhw/user/lpchua/work/qshell/171/139_qsys/p4/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/ipd/dhw/user/lpchua/work/qshell/171/139_qsys/p4/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT/lpbk1_RdRspRAM2PORT.spd --output-directory=/ipd/dhw/user/lpchua/work/qshell/171/139_qsys/p4/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /ipd/dhw/user/lpchua/work/qshell/171/139_qsys/p4/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /ipd/dhw/user/lpchua/work/qshell/171/139_qsys/p4/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /ipd/dhw/user/lpchua/work/qshell/171/139_qsys/p4/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /ipd/dhw/user/lpchua/work/qshell/171/139_qsys/p4/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /ipd/dhw/user/lpchua/work/qshell/171/139_qsys/p4/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /ipd/dhw/user/lpchua/work/qshell/171/139_qsys/p4/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /ipd/dhw/user/lpchua/work/qshell/171/139_qsys/p4/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT.qsys --synthesis=VERILOG --output-directory=/ipd/dhw/user/lpchua/work/qshell/171/139_qsys/p4/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT --family="Arria 10" --part=10AX115N3F40E2SG
Progress: Loading RAM/lpbk1_RdRspRAM2PORT.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 17.0]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: lpbk1_RdRspRAM2PORT.ram_2port_0: Targeting device family: Arria 10.
: lpbk1_RdRspRAM2PORT.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: lpbk1_RdRspRAM2PORT.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: lpbk1_RdRspRAM2PORT: "Transforming system: lpbk1_RdRspRAM2PORT"
Info: lpbk1_RdRspRAM2PORT: Running transform generation_view_transform
Info: lpbk1_RdRspRAM2PORT: Running transform generation_view_transform took 0.000s
Info: ram_2port_0: Running transform generation_view_transform
Info: ram_2port_0: Running transform generation_view_transform took 0.000s
Info: lpbk1_RdRspRAM2PORT: Running transform interconnect_transform_chooser
Info: lpbk1_RdRspRAM2PORT: Running transform interconnect_transform_chooser took 0.009s
Info: lpbk1_RdRspRAM2PORT: "Naming system components in system: lpbk1_RdRspRAM2PORT"
Info: lpbk1_RdRspRAM2PORT: "Processing generation queue"
Info: lpbk1_RdRspRAM2PORT: "Generating: lpbk1_RdRspRAM2PORT"
Info: lpbk1_RdRspRAM2PORT: "Generating: lpbk1_RdRspRAM2PORT_ram_2port_170_7imzrgq"
Info: lpbk1_RdRspRAM2PORT: Done "lpbk1_RdRspRAM2PORT" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
