<?xml version="1.0" encoding="UTF-8"?>
<database xmlns:n1="http://www.w3.org/2001/XMLSchema-instance" n1:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
    <import file="copyright.xml"/>
    <import file="nvchipsets.xml"/>
    <import file="memory/nv_pfb.xml"/>
    <domain name="NV_MMIO" bare="yes" prefix="chipset">
        <enum name="NV25_COMP_FORMAT" varset="chipset">
            <value value="0" name="OFF"/>
            <value value="1" name="Z16_GRAD"/>
            <value value="2" name="Z24S8_GRAD"/>
            <value value="3" name="Z16_GRAD_MS2"/>
            <value value="4" name="Z24S8_GRAD_MS2"/>
            <value value="5" name="Z16_GRAD_MS4"> XXX: guess </value>
            <value value="6" name="Z24S8_GRAD_MS4"> XXX: guess </value>
            <value value="7" name="A8R8G8B8_GRAD_MS2" variants="NV30-"/>
            <value value="8" name="32_FLAT_MS4" variants="NV30-"/>
        </enum>
        <enum name="NV36_COMP_FORMAT" varset="chipset">
            <value value="0" name="OFF"/>
            <value value="1" name="Z16_GRAD"/>
            <value value="2" name="Z24S8_GRAD"/>
            <value value="3" name="Z16_GRAD_MS2"/>
            <value value="4" name="Z24S8_GRAD_MS2"/>
            <value value="5" name="A8R8G8B8_GRAD_MS2"/>
            <value value="6" name="32_FLAT_MS4"/>
        </enum>
        <enum name="NV40_COMP_FORMAT" varset="chipset">
            <value value="0" name="OFF"/>
            <value value="7" name="A8R8G8B8_INTERP_MS2"/>
            <value value="8" name="32_FLAT_MS4"/>
            <value value="9" name="Z24S8_SPLIT"/>
            <value value="10" name="Z24S8_SPLIT_GRAD"/>
            <value value="11" name="Z24S8_SPLIT_GRAD_MS2"/>
            <value value="12" name="Z24S8_SPLIT_GRAD_MS4"/>
        </enum>
        <group name="nv10_pfb_tile_region">
            <reg32 offset="0x00" name="NV_RAMUSERD" variants="GF100-">
                <bitfield name="NV_CTXSW_MAIN_IMAGE_MISC_OPTIONS_VERIF_FEATURES" pos="3" variants="GF100-">
                    <value value="0" name="NV_CTXSW_MAIN_IMAGE_MISC_OPTIONS_VERIF_FEATURES_DISABLED" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_APERTURE" low="4" high="5" variants="G80-GT218">
                    <value value="0" name="NV_MMU_PTE_APERTURE_VIDEO_MEMORY" variants="G80-"/>
                    <value value="2" name="NV_MMU_PTE_APERTURE_SYSTEM_COHERENT_MEMORY" variants="G80-"/>
                    <value value="3" name="NV_MMU_PTE_APERTURE_SYSTEM_NON_COHERENT_MEMORY" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_COMPTAGLINE" low="49" high="61" variants="MCP89 GT215-GT218"/>
                <bitfield name="NV_MMU_PTE_KIND" low="40" high="46" variants="G80-GT218">
                    <value value="0" name="NV_MMU_PTE_KIND_PITCH" variants="G80-"/>
                    <value value="16" name="NV_MMU_PTE_KIND_Z24S8" variants="G80-GT218"/>
                    <value value="20" name="NV_MMU_PTE_KIND_Z24V8_MS4_VC4" variants="G80-GT218"/>
                    <value value="21" name="NV_MMU_PTE_KIND_Z24V8_MS4_VC12" variants="G80-GT218"/>
                    <value value="22" name="NV_MMU_PTE_KIND_Z24V8_MS8_VC8" variants="G80-GT218"/>
                    <value value="32" name="NV_MMU_PTE_KIND_S8Z24" variants="G80-GT218"/>
                    <value value="36" name="NV_MMU_PTE_KIND_V8Z24_MS4_VC4" variants="G80-GT218"/>
                    <value value="37" name="NV_MMU_PTE_KIND_V8Z24_MS4_VC12" variants="G80-GT218"/>
                    <value value="38" name="NV_MMU_PTE_KIND_V8Z24_MS8_VC8" variants="G80-GT218"/>
                    <value value="64" name="NV_MMU_PTE_KIND_ZF32" variants="G80-GT218"/>
                    <value value="68" name="NV_MMU_PTE_KIND_X8C24" variants="MCP77-GT218"/>
                    <value value="84" name="NV_MMU_PTE_KIND_X8Z24_X16V8S8_MS4_VC4" variants="G80-GT218"/>
                    <value value="85" name="NV_MMU_PTE_KIND_X8Z24_X16V8S8_MS4_VC12" variants="G80-GT218"/>
                    <value value="86" name="NV_MMU_PTE_KIND_X8Z24_X16V8S8_MS8_VC8" variants="G80-GT218"/>
                    <value value="96" name="NV_MMU_PTE_KIND_ZF32_X24S8" variants="G80-GT218"/>
                    <value value="100" name="NV_MMU_PTE_KIND_ZF32_X16V8S8_MS4_VC4" variants="G80-GT218"/>
                    <value value="101" name="NV_MMU_PTE_KIND_ZF32_X16V8S8_MS4_VC12" variants="G80-GT218"/>
                    <value value="102" name="NV_MMU_PTE_KIND_ZF32_X16V8S8_MS8_VC8" variants="G80-GT218"/>
                    <value value="104" name="NV_MMU_PTE_KIND_Z16" variants="MCP77-GT218"/>
                    <value value="127" name="NV_MMU_PTE_KIND_INVALID" variants="G80-GT218"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_PRIVILEGE" pos="6" variants="G80-GT218">
                    <value value="0" name="NV_MMU_PTE_PRIVILEGE_FALSE" variants="G80-"/>
                    <value value="1" name="NV_MMU_PTE_PRIVILEGE_TRUE" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_READ_ONLY" pos="3" variants="G80-GT218">
                    <value value="1" name="NV_MMU_PTE_READ_ONLY_TRUE" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_VALID" pos="0" variants="G80-">
                    <value value="0" name="NV_MMU_PTE_VALID_FALSE" variants="G80-"/>
                    <value value="1" name="NV_MMU_PTE_VALID_TRUE" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_PGRAPH_PRI_PD_DIST_SKIP_TABLE_GPC_4N3_MASK" pos="0" variants="GF100-GF114 GF119">
                    <value value="256" name="NV_PGRAPH_PRI_PD_ALPHA_RATIO_TABLE__SIZE_1" variants="GF100-GM108"/>
                </bitfield>
                <bitfield name="NV_PGRAPH_PRI_PD_RM_PAGEPOOL_VALID" pos="0" variants="GF117">
                    <value value="8" name="NV_PGRAPH_PRI_PD_DIST_SKIP_TABLE__SIZE_1" variants="GF117 GK104-"/>
                </bitfield>
                <bitfield name="NV_PMC_BOOT_0_ARCHITECTURE" low="24" high="28" variants="G80-"/>
                <bitfield name="NV_PMC_BOOT_0_IMPLEMENTATION" low="20" high="23" variants="G80-"/>
                <bitfield name="NV_PMC_BOOT_0_MAJOR_REVISION" low="4" high="7" variants="G80-"/>
                <bitfield name="NV_PMC_BOOT_0_MINOR_REVISION" low="0" high="3" variants="G80-"/>
                <bitfield name="NV_PMC_ELPG_ENABLE_PFB" pos="0" variants="G80-GF119">
                    <value value="1" name="NV_PMC_ENABLE_PFB_ENABLED" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_RAMFC_ACQUIRE" low="384" high="415" variants="GF100-"/>
                <bitfield name="NV_RAMFC_FORMATS" low="1248" high="1279" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_BASE" low="576" high="607" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_BASE_HI" low="608" high="639" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_FETCH" low="640" high="671" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_GET" low="160" high="191" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_PUT" low="0" high="31" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_COUNT" low="1088" high="1119" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_FETCH" low="672" high="703" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_FETCH_HI" low="704" high="735" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_GET" low="192" high="223" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_GET_HI" low="224" high="255" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_HEADER" low="1056" high="1087" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_PUT" low="736" high="767" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_PUT_HI" low="768" high="799" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_TIMESLICE" low="2016" high="2047" variants="GF100-GK20A"/>
                <bitfield name="NV_RAMFC_PB_TOP_LEVEL_GET" low="256" high="287" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_TOP_LEVEL_GET_HI" low="288" high="319" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SEMAPHOREA" low="448" high="479" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SEMAPHOREB" low="480" high="511" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SEMAPHOREC" low="512" high="543" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SEMAPHORED" low="544" high="575" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SIGNATURE" low="128" high="159" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SUBDEVICE" low="1184" high="1215" variants="GF100-"/>
                <bitfield name="NV_RAMFC_TARGET" low="1376" high="1407" variants="GF100-"/>
                <bitfield name="NV_RAMFC_USERD" low="64" high="95" variants="GF100-"/>
                <bitfield name="NV_RAMFC_USERD_HI" low="96" high="127" variants="GF100-"/>
                <bitfield name="NV_RAMIN_ADR_LIMIT_HI" low="4192" high="4199" variants="GF100-"/>
                <bitfield name="NV_RAMIN_ADR_LIMIT_LO" low="4172" high="4191" variants="GF100-"/>
                <bitfield name="NV_RAMIN_ENGINE_CS" pos="4227" variants="GK104-">
                    <value value="0" name="NV_RAMIN_ENGINE_CS_WFI" variants="GK104-"/>
                    <value value="1" name="NV_RAMIN_ENGINE_CS_FG" variants="GK104-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_GR_CS" pos="4227" variants="GF100-">
                    <value value="0" name="NV_RAMIN_GR_CS_WFI" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_GR_WFI_MODE" pos="4226" variants="GF100-">
                    <value value="0" name="NV_RAMIN_GR_WFI_MODE_PHYSICAL" variants="GF100-"/>
                    <value value="1" name="NV_RAMIN_GR_WFI_MODE_VIRTUAL" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_GR_WFI_PTR_HI" low="4256" high="4263" variants="GF100-"/>
                <bitfield name="NV_RAMIN_GR_WFI_PTR_LO" low="4236" high="4255" variants="GF100-"/>
                <bitfield name="NV_RAMIN_GR_WFI_TARGET" low="4224" high="4225" variants="GF100-"/>
                <bitfield name="NV_RAMIN_PAGE_DIR_BASE_HI" low="4128" high="4135" variants="GF100-"/>
                <bitfield name="NV_RAMIN_PAGE_DIR_BASE_LO" low="4108" high="4127" variants="GF100-"/>
                <bitfield name="NV_RAMIN_PAGE_DIR_BASE_TARGET" low="4096" high="4097" variants="GF100-">
                    <value value="0" name="NV_RAMIN_PAGE_DIR_BASE_TARGET_VID_MEM" variants="GF100-"/>
                    <value value="2" name="NV_RAMIN_PAGE_DIR_BASE_TARGET_SYS_MEM_COHERENT" variants="GF100-"/>
                    <value value="3" name="NV_RAMIN_PAGE_DIR_BASE_TARGET_SYS_MEM_NONCOHERENT" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_PAGE_DIR_BASE_VOL" pos="4098" variants="GF100-">
                    <value value="1" name="NV_RAMIN_PAGE_DIR_BASE_VOL_TRUE" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_RAMFC" low="0" high="4095" variants="GF100-"/>
                <bitfield name="NV_RAMRL_ENTRY_CHID" low="0" high="6" variants="GF100-GF119"/>
                <bitfield name="NV_RAMUSERD_GET" low="544" high="575" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GET_HI" low="768" high="799" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GP_GET" low="1088" high="1119" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GP_PUT" low="1120" high="1151" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GP_TOP_LEVEL_GET" low="704" high="735" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GP_TOP_LEVEL_GET_HI" low="736" high="767" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_PUT" low="512" high="543" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_PUT_HI" low="608" high="639" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_REF" low="576" high="607" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_REF_THRESHOLD" low="640" high="671" variants="GF100-"/>
                <bitfield low="14" high="26" name="BASE" shr="14"/>
                <bitfield pos="31" name="ENABLE"/>
            </reg32>
            <reg32 offset="0x00" name="NV_RAMUSERD" variants="GF100-">
                <bitfield name="NV_CTXSW_MAIN_IMAGE_MISC_OPTIONS_VERIF_FEATURES" pos="3" variants="GF100-">
                    <value value="0" name="NV_CTXSW_MAIN_IMAGE_MISC_OPTIONS_VERIF_FEATURES_DISABLED" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_APERTURE" low="4" high="5" variants="G80-GT218">
                    <value value="0" name="NV_MMU_PTE_APERTURE_VIDEO_MEMORY" variants="G80-"/>
                    <value value="2" name="NV_MMU_PTE_APERTURE_SYSTEM_COHERENT_MEMORY" variants="G80-"/>
                    <value value="3" name="NV_MMU_PTE_APERTURE_SYSTEM_NON_COHERENT_MEMORY" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_COMPTAGLINE" low="49" high="61" variants="MCP89 GT215-GT218"/>
                <bitfield name="NV_MMU_PTE_KIND" low="40" high="46" variants="G80-GT218">
                    <value value="0" name="NV_MMU_PTE_KIND_PITCH" variants="G80-"/>
                    <value value="16" name="NV_MMU_PTE_KIND_Z24S8" variants="G80-GT218"/>
                    <value value="20" name="NV_MMU_PTE_KIND_Z24V8_MS4_VC4" variants="G80-GT218"/>
                    <value value="21" name="NV_MMU_PTE_KIND_Z24V8_MS4_VC12" variants="G80-GT218"/>
                    <value value="22" name="NV_MMU_PTE_KIND_Z24V8_MS8_VC8" variants="G80-GT218"/>
                    <value value="32" name="NV_MMU_PTE_KIND_S8Z24" variants="G80-GT218"/>
                    <value value="36" name="NV_MMU_PTE_KIND_V8Z24_MS4_VC4" variants="G80-GT218"/>
                    <value value="37" name="NV_MMU_PTE_KIND_V8Z24_MS4_VC12" variants="G80-GT218"/>
                    <value value="38" name="NV_MMU_PTE_KIND_V8Z24_MS8_VC8" variants="G80-GT218"/>
                    <value value="64" name="NV_MMU_PTE_KIND_ZF32" variants="G80-GT218"/>
                    <value value="68" name="NV_MMU_PTE_KIND_X8C24" variants="MCP77-GT218"/>
                    <value value="84" name="NV_MMU_PTE_KIND_X8Z24_X16V8S8_MS4_VC4" variants="G80-GT218"/>
                    <value value="85" name="NV_MMU_PTE_KIND_X8Z24_X16V8S8_MS4_VC12" variants="G80-GT218"/>
                    <value value="86" name="NV_MMU_PTE_KIND_X8Z24_X16V8S8_MS8_VC8" variants="G80-GT218"/>
                    <value value="96" name="NV_MMU_PTE_KIND_ZF32_X24S8" variants="G80-GT218"/>
                    <value value="100" name="NV_MMU_PTE_KIND_ZF32_X16V8S8_MS4_VC4" variants="G80-GT218"/>
                    <value value="101" name="NV_MMU_PTE_KIND_ZF32_X16V8S8_MS4_VC12" variants="G80-GT218"/>
                    <value value="102" name="NV_MMU_PTE_KIND_ZF32_X16V8S8_MS8_VC8" variants="G80-GT218"/>
                    <value value="104" name="NV_MMU_PTE_KIND_Z16" variants="MCP77-GT218"/>
                    <value value="127" name="NV_MMU_PTE_KIND_INVALID" variants="G80-GT218"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_PRIVILEGE" pos="6" variants="G80-GT218">
                    <value value="0" name="NV_MMU_PTE_PRIVILEGE_FALSE" variants="G80-"/>
                    <value value="1" name="NV_MMU_PTE_PRIVILEGE_TRUE" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_READ_ONLY" pos="3" variants="G80-GT218">
                    <value value="1" name="NV_MMU_PTE_READ_ONLY_TRUE" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_VALID" pos="0" variants="G80-">
                    <value value="0" name="NV_MMU_PTE_VALID_FALSE" variants="G80-"/>
                    <value value="1" name="NV_MMU_PTE_VALID_TRUE" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_PGRAPH_PRI_PD_DIST_SKIP_TABLE_GPC_4N3_MASK" pos="0" variants="GF100-GF114 GF119">
                    <value value="256" name="NV_PGRAPH_PRI_PD_ALPHA_RATIO_TABLE__SIZE_1" variants="GF100-GM108"/>
                </bitfield>
                <bitfield name="NV_PGRAPH_PRI_PD_RM_PAGEPOOL_VALID" pos="0" variants="GF117">
                    <value value="8" name="NV_PGRAPH_PRI_PD_DIST_SKIP_TABLE__SIZE_1" variants="GF117 GK104-"/>
                </bitfield>
                <bitfield name="NV_PMC_BOOT_0_ARCHITECTURE" low="24" high="28" variants="G80-"/>
                <bitfield name="NV_PMC_BOOT_0_IMPLEMENTATION" low="20" high="23" variants="G80-"/>
                <bitfield name="NV_PMC_BOOT_0_MAJOR_REVISION" low="4" high="7" variants="G80-"/>
                <bitfield name="NV_PMC_BOOT_0_MINOR_REVISION" low="0" high="3" variants="G80-"/>
                <bitfield name="NV_PMC_ELPG_ENABLE_PFB" pos="0" variants="G80-GF119">
                    <value value="1" name="NV_PMC_ENABLE_PFB_ENABLED" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_RAMFC_ACQUIRE" low="384" high="415" variants="GF100-"/>
                <bitfield name="NV_RAMFC_FORMATS" low="1248" high="1279" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_BASE" low="576" high="607" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_BASE_HI" low="608" high="639" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_FETCH" low="640" high="671" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_GET" low="160" high="191" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_PUT" low="0" high="31" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_COUNT" low="1088" high="1119" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_FETCH" low="672" high="703" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_FETCH_HI" low="704" high="735" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_GET" low="192" high="223" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_GET_HI" low="224" high="255" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_HEADER" low="1056" high="1087" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_PUT" low="736" high="767" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_PUT_HI" low="768" high="799" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_TIMESLICE" low="2016" high="2047" variants="GF100-GK20A"/>
                <bitfield name="NV_RAMFC_PB_TOP_LEVEL_GET" low="256" high="287" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_TOP_LEVEL_GET_HI" low="288" high="319" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SEMAPHOREA" low="448" high="479" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SEMAPHOREB" low="480" high="511" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SEMAPHOREC" low="512" high="543" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SEMAPHORED" low="544" high="575" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SIGNATURE" low="128" high="159" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SUBDEVICE" low="1184" high="1215" variants="GF100-"/>
                <bitfield name="NV_RAMFC_TARGET" low="1376" high="1407" variants="GF100-"/>
                <bitfield name="NV_RAMFC_USERD" low="64" high="95" variants="GF100-"/>
                <bitfield name="NV_RAMFC_USERD_HI" low="96" high="127" variants="GF100-"/>
                <bitfield name="NV_RAMIN_ADR_LIMIT_HI" low="4192" high="4199" variants="GF100-"/>
                <bitfield name="NV_RAMIN_ADR_LIMIT_LO" low="4172" high="4191" variants="GF100-"/>
                <bitfield name="NV_RAMIN_ENGINE_CS" pos="4227" variants="GK104-">
                    <value value="0" name="NV_RAMIN_ENGINE_CS_WFI" variants="GK104-"/>
                    <value value="1" name="NV_RAMIN_ENGINE_CS_FG" variants="GK104-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_GR_CS" pos="4227" variants="GF100-">
                    <value value="0" name="NV_RAMIN_GR_CS_WFI" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_GR_WFI_MODE" pos="4226" variants="GF100-">
                    <value value="0" name="NV_RAMIN_GR_WFI_MODE_PHYSICAL" variants="GF100-"/>
                    <value value="1" name="NV_RAMIN_GR_WFI_MODE_VIRTUAL" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_GR_WFI_PTR_HI" low="4256" high="4263" variants="GF100-"/>
                <bitfield name="NV_RAMIN_GR_WFI_PTR_LO" low="4236" high="4255" variants="GF100-"/>
                <bitfield name="NV_RAMIN_GR_WFI_TARGET" low="4224" high="4225" variants="GF100-"/>
                <bitfield name="NV_RAMIN_PAGE_DIR_BASE_HI" low="4128" high="4135" variants="GF100-"/>
                <bitfield name="NV_RAMIN_PAGE_DIR_BASE_LO" low="4108" high="4127" variants="GF100-"/>
                <bitfield name="NV_RAMIN_PAGE_DIR_BASE_TARGET" low="4096" high="4097" variants="GF100-">
                    <value value="0" name="NV_RAMIN_PAGE_DIR_BASE_TARGET_VID_MEM" variants="GF100-"/>
                    <value value="2" name="NV_RAMIN_PAGE_DIR_BASE_TARGET_SYS_MEM_COHERENT" variants="GF100-"/>
                    <value value="3" name="NV_RAMIN_PAGE_DIR_BASE_TARGET_SYS_MEM_NONCOHERENT" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_PAGE_DIR_BASE_VOL" pos="4098" variants="GF100-">
                    <value value="1" name="NV_RAMIN_PAGE_DIR_BASE_VOL_TRUE" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_RAMFC" low="0" high="4095" variants="GF100-"/>
                <bitfield name="NV_RAMRL_ENTRY_CHID" low="0" high="6" variants="GF100-GF119"/>
                <bitfield name="NV_RAMUSERD_GET" low="544" high="575" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GET_HI" low="768" high="799" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GP_GET" low="1088" high="1119" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GP_PUT" low="1120" high="1151" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GP_TOP_LEVEL_GET" low="704" high="735" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GP_TOP_LEVEL_GET_HI" low="736" high="767" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_PUT" low="512" high="543" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_PUT_HI" low="608" high="639" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_REF" low="576" high="607" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_REF_THRESHOLD" low="640" high="671" variants="GF100-"/>
                <bitfield pos="0" name="ENABLE" variants="NV20:NV44 G70:G72 G71:C51"/>
                <bitfield pos="1" name="BANKOFF" variants="NV20:NV30"/>
                <bitfield low="0" high="1" name="MODE" variants="NV44:G70 G72:G71">
                    <value value="0" name="DISABLED"/>
                    <value value="1" name="VRAM"/>
                    <value value="2" name="GART"/>
                    <value value="3" name="GART_ALT"/>
                </bitfield>
                <bitfield low="0" high="2" name="MODE" variants="C51:G80">
                    <value value="0" name="DISABLED"/>
                    <value value="1" name="VRAM"/>
                    <value value="2" name="GART"/>
                    <value value="3" name="GART_ALT"/>
                    <value value="4" name="VRAM_ALT"/>
                </bitfield>
                <bitfield pos="3" name="BANKOFF" variants="C51:G80"/>
                <bitfield pos="4" name="BANKOFF" variants="G72:G71"/>
                <bitfield low="4" high="5" name="BANKOFF" variants="NV30:NV34 NV40:NV44 G70:G72 G71:C51"/>
                <bitfield low="14" high="31" name="BASE" shr="14" variants="NV20:NV40 NV44:G70 G72:G71 C51:G80"/>
                <bitfield low="16" high="31" name="BASE" shr="16" variants="NV40:NV44 G70:G72 G71:C51"/> inclusive limit </reg32>
            <reg32 offset="0x04" name="LIMIT">
                <bitfield low="14" high="26" name="LIMIT" shr="14" variants="NV10:NV20"/>
                <bitfield low="14" high="31" name="LIMIT" shr="14" variants="NV20:NV40 NV44:G70 G72:G71 C51:G80"/>
                <bitfield low="16" high="31" name="LIMIT" shr="16" variants="NV40:NV44 G70:G72 G71:C51"/>
            </reg32>
            <reg32 offset="0x08" name="NV_UDMA_NOP">
                <bitfield low="8" high="15" name="PITCH" shr="8" variants="NV10:NV40 NV44:G70 G72:G71 C51:G80"/>
                <bitfield low="8" high="15" name="PITCH" shr="8" variants="NV40:NV44 G70:G72 G71:C51"/>
            </reg32>
            <reg32 offset="0x0c" name="NV_CTXSW_MAIN_IMAGE_CTL" access="r">
                <bitfield name="NV_CTXSW_LOCAL_PRIV_REGISTER_CTL_OFFSET" low="0" high="15" variants="GF100-"/>
                <bitfield low="0" high="3" name="FACTOR">
                    <value value="0" name="1"/>
                    <value value="1" name="3"/>
                    <value value="2" name="5"/>
                    <value value="3" name="7"/>
                    <value value="4" name="13" variants="NV25:NV34 NV40-"/>
                </bitfield>
                <bitfield low="4" high="7" name="SHIFT"/>
                <bitfield pos="31" name="VALID"/>
            </reg32>
        </group>
        <array name="PFB" offset="0x100000" stride="0x1000" length="1" variants="NV10:G80">
            <reg32 offset="0x200" name="CFG0" variants="NV10:NV20 NV34">
                <doc>Address is:
		<ul>
                        <li>2 bits selecting a byte inside a memory cell [depending on bus width]</li>
                        <li>1 bit selecting a column</li>
                        <li>0-2 more bits selecting a byte inside a memory cell [depending on bus width]</li>
                        <li>7-8 more bits selecting a column</li>
                        <li>1 bit selecting a bank</li>
                        <li>9-12 bits selecting a row</li>
                        <li>0 or 1 more bits selecting a bank</li>
                        <li>0 or 1 bits selecting a rank</li>
                    </ul>
                </doc>
                <bitfield pos="0" name="TYPE">
                    <value value="0" name="SDR"> invalid on NV17+ </value>
                    <value value="1" name="DDR"/>
                </bitfield>
                <bitfield low="4" high="5" name="WIDTH">
                    <value value="2" name="32" variants="NV15-"/>
                    <value value="0" name="64"/>
                    <value value="1" name="128"/>
                </bitfield>
                <bitfield pos="8" name="UNK8"/>
                <bitfield pos="12" name="RANKS">
                    <value value="0" name="1"/>
                    <value value="1" name="2"/>
                </bitfield>
                <bitfield pos="16" name="BANKS">
                    <value value="0" name="2"/>
                    <value value="1" name="4"/>
                </bitfield>
                <bitfield low="20" high="23" name="ROWBITS">
                    <doc>Valid values: 9-12.</doc>
                </bitfield>
                <bitfield low="24" high="27" name="COLBITS">
                    <doc>Valid values: 8-9.</doc>
                </bitfield>
                <bitfield pos="28" name="UNK28" variants="NV10:NV17"> something SDR-only? </bitfield>
                <bitfield low="29" high="31" name="UNK29" variants="NV15-"/>
            </reg32>
            <reg32 offset="0x200" name="CFG0" variants="NV20:NV34">
                <doc>NV20 addressing for a rank:<ul>
                        <li>2 bits selecting byte inside a memory cell</li>
                        <li>2 bits selecting a column</li>
                        <li>0-2 more bits selecting byte inside a memory cell [depending on bus width]</li>
                        <li>6-8 more bits selecting a column</li>
                        <li>1 bit selecting a bank</li>
                        <li>8-12 bits selecting a row</li>
                        <li>0-1 more bits selecting a bank</li>
                    </ul>
			NV25 addressing for a rank:<ul>
                        <li>2 bits selecting byte inside a memory cell</li>
                        <li>2 bits selecting a column</li>
                        <li>0-2 more bits selecting byte inside a memory cell [depending on bus width]</li>
                        <li>6-8 more bits selecting a column</li>
                        <li>1-2 bits selecting a bank</li>
                        <li>8-12 bits selecting a row</li>
                    </ul>
			Rank B starts right after rank A ends, unless RANK_INTERLEAVE enabled.
		 RW on NV2x, NV35; RO and forced to 1 [2 partitions] on NV31 </doc>
                <bitfield low="0" high="1" name="PARTS">
                    <value value="0" name="1"/>
                    <value value="1" name="2"/>
                    <value value="3" name="4"/> bus width for a single partition </bitfield>
                <bitfield pos="2" name="BUS_WIDTH" variants="NV30-">
                    <value value="0" name="32"/>
                    <value value="1" name="64"/>
                </bitfield>
                <bitfield low="4" high="5" name="UNK4" variants="NV20:NV25"/>
                <bitfield pos="8" name="RANKS">
                    <value value="0" name="A"/>
                    <value value="1" name="AB"/>
                </bitfield>
                <bitfield pos="9" name="RANK_INTERLEAVE" variants="NV25-">
                    <doc> Rank select bits before row select bits
				instead of after row select bits. Should not be used
				if BANKSA != BANKSB.</doc>
                </bitfield>
                <bitfield pos="11" name="UNK11"/>
                <bitfield low="16" high="19" name="UNK16"/>
                <bitfield low="24" high="25" name="UNK24"/>
                <bitfield low="26" high="27" name="UNK26" variants="NV25-"/>
                <bitfield low="28" high="30" name="UNK28" variants="NV30-"/>
            </reg32>
            <reg32 offset="0x204" name="CFG1" variants="NV20:NV34">
                <bitfield low="4" high="6" name="UNK4"/>
                <bitfield low="8" high="10" name="UNK6"/>
                <bitfield low="12" high="15" name="COLBITS">
                    <doc> Number of column bits.  8-10 valid on NV20 </doc>
                </bitfield>
                <bitfield low="16" high="19" name="ROWBITSA">
                    <doc> Number of row bits used on rank A - 8.  1-5 valid on NV20 </doc>
                </bitfield>
                <bitfield low="20" high="23" name="ROWBITSB">
                    <doc> Number of row bits used on rank B - 8. </doc>
                </bitfield>
                <bitfield pos="24" name="BANKSA">
                    <doc> Controls how many banks are used on rank A. </doc>
                    <value value="0" name="2"/>
                    <value value="1" name="4"/>
                </bitfield>
                <bitfield pos="28" name="BANKSB">
                    <doc> Controls how many banks are used on rank B. </doc>
                    <value value="0" name="2"/>
                    <value value="1" name="4"/>
                </bitfield>
            </reg32>
            <reg32 offset="0x208" name="DBI" variants="G70-">
                <bitfield pos="0" name="WR_ENABLE"/>
                <bitfield pos="1" name="WR_MODE">
                    <value value="0" name="MIN_ZERO"/>
                    <value value="1" name="MIN_TRANS"/>
                </bitfield>
                <bitfield pos="8" name="RD_ENABLE"/>
            </reg32>
            <reg32 offset="0x20c" name="MEM_AMOUNT"/>
            <reg32 offset="0x210" name="REFCTRL">
                <bitfield low="0" high="7" name="PUT"/>
                <bitfield low="8" high="15" name="GET"/>
                <bitfield pos="31" name="AUTO_REFRESH"/> check vars </reg32>
            <reg32 offset="0x214" name="PRAMIN_WR_PROT" variants="NV10:NV40">
                <doc>If set, all writes to VRAM from address VRAM_SIZE-(MASK+1)*0x10000
		until the end of VRAM other than via PRAMIN are ignored.</doc>
                <bitfield pos="0" name="ENABLE"/>
                <bitfield low="4" high="7" name="MASK"/>
            </reg32>
            <reg32 offset="0x220" name="MEM_TIMINGS_0" variants="NV30:NV34 NV35:G80">
                <doc> This, and the next 7 regs, are all related to memtimings.
			A good place to read might be http://www.tweakers.fr/timings.html .
			Although most bitfields are unknown, they are composed in
			nouveau_mem_timing_init() (nouveau_mem.c, March 30th 2011).
			</doc>
                <bitfield high="7" low="0" name="RC">
                    <doc> Row Cycle. </doc>
                </bitfield>
                <bitfield high="15" low="8" name="RFC">
                    <doc> Refresh to activate delay. </doc>
                </bitfield>
                <bitfield high="23" low="16" name="tRAS">
                    <doc> Row Access Strobe. </doc>
                </bitfield>
                <bitfield high="31" low="24" name="RC">
                    <doc> Row cycle time. </doc>
                </bitfield>
            </reg32>
            <reg32 offset="0x224" name="MEM_TIMINGS_1" variants="NV30:NV34 NV35:G80">
                <bitfield high="31" low="24" name="tcW2P">
                    <doc>
				Write to precharge command delay.
				tWR + (burst length/2) + (tCWL - 1)
			</doc>
                </bitfield>
                <bitfield high="25" low="8" name="tcW2R">
                    <doc>
				Write to read command delay.
				tWTR + (burst length/2) + (tCWL - 1)
			</doc>
                </bitfield>
            </reg32>
            <reg32 offset="0x228" name="MEM_TIMINGS_2" variants="NV30:NV34 NV35:G80">
                <bitfield high="31" low="28" name="UNK28">
                    <doc> 2 on NV30:G80 </doc>
                </bitfield>
                <bitfield high="27" low="24" name="tCWL">
                    <doc> Cas Write Latency </doc>
                </bitfield>
                <bitfield high="23" low="20" name="UNK20">
                    <doc> 2 on NV30:G80 </doc>
                </bitfield>
            </reg32>
            <reg32 offset="0x22c" name="MEM_TIMINGS_3" variants="NV40:G80"/>
            <reg32 offset="0x230" name="MEM_TIMINGS_REFRESH" variants="NV30:NV34 NV35:G80">
                <doc> Exact workings unknown, but initialized by VBIOS init script </doc>
                <bitfield high="4" low="0" name="LO"/>
                <bitfield high="15" low="5" name="VAL"/>
            </reg32>
            <reg32 offset="0x234" name="MEM_TIMINGS_5" variants="NV40:G80"/>
            <reg32 offset="0x238" name="MEM_TIMINGS_6" variants="NV40:G80"/>
            <reg32 offset="0x23c" name="MEM_TIMINGS_7" variants="G72:G80"/>
            <reg32 offset="0x240" name="MEM_TIMINGS_8" variants="G71:G80"/>
            <array offset="0x240" name="TILE_REGION" stride="0x10" length="8" variants="NV10:NV41">
                <use-group name="nv10_pfb_tile_region"/>
            </array>
            <array offset="0x2c0" name="RAMCHIP_CFG" stride="0x30" length="1" variants="NV30:G80">
                <use-group name="ramchip_cfg"/>
            </array>
            <reg32 offset="0x300" name="COMP_REGION" length="8" variants="NV20:NV25">
                <bitfield low="6" high="17" name="TAG_BASE" shr="6"/>
                <bitfield pos="26" name="FORMAT">
                    <value value="0" name="Z16"/>
                    <value value="1" name="Z24S8"/>
                </bitfield>
                <bitfield pos="27" name="BIG_ENDIAN"/>
                <bitfield low="28" high="29" name="UNK28"/>
                <bitfield pos="31" name="VALID"/>
            </reg32>
            <reg32 offset="0x300" name="COMP_REGION" length="8" variants="NV25:NV30">
                <bitfield low="6" high="17" name="TAG_BASE" shr="6"/>
                <bitfield low="20" high="23" name="FORMAT" type="NV25_COMP_FORMAT"/>
                <bitfield pos="24" name="BIG_ENDIAN"/>
            </reg32>
            <reg32 offset="0x300" name="COMP_REGION" length="8" variants="NV30:NV35 NV31:NV36">
                <bitfield low="0" high="11" name="TAG_BASE" shr="6"/>
                <bitfield low="12" high="23" name="TAG_LIMIT" shr="6"/>
                <bitfield low="24" high="27" name="FORMAT" type="NV25_COMP_FORMAT"/>
                <bitfield pos="28" name="BIG_ENDIAN"/>
            </reg32>
            <reg32 offset="0x300" name="COMP_REGION" length="8" variants="NV35:NV31">
                <bitfield low="0" high="12" name="TAG_BASE" shr="6"/>
                <bitfield low="13" high="25" name="TAG_LIMIT" shr="6"/>
                <bitfield low="26" high="29" name="FORMAT" type="NV25_COMP_FORMAT"/>
                <bitfield pos="30" name="BIG_ENDIAN"/>
            </reg32>
            <reg32 offset="0x300" name="COMP_REGION" length="8" variants="NV36:NV34">
                <bitfield low="0" high="13" name="TAG_BASE" shr="6"/>
                <bitfield low="14" high="27" name="TAG_LIMIT" shr="6"/>
                <bitfield low="28" high="30" name="FORMAT" type="NV36_COMP_FORMAT"/>
                <bitfield pos="31" name="BIG_ENDIAN"/>
            </reg32>
            <reg32 offset="0x300" name="COMP_REGION" length="8" variants="NV40:NV41">
                <bitfield low="0" high="12" name="TAG_BASE" shr="8"/>
                <bitfield low="13" high="25" name="TAG_LIMIT" shr="8"/>
                <bitfield low="26" high="29" name="FORMAT" type="NV40_COMP_FORMAT"/>
                <bitfield pos="30" name="BIG_ENDIAN"/>
            </reg32>
            <reg32 offset="0x320" name="COMP_MAX_TAG" variants="NV20-"/>
            <reg32 offset="0x324" name="COMP_OFFSET" variants="NV20:NV34">
                <doc>
		Controls the offset where Z compression begins to be
		used for some specific tiling region.
		</doc>
                <bitfield low="0" high="3" name="REGION"/>
                <bitfield pos="4" name="UNK4" variants="NV30:NV34"/>
                <bitfield low="14" high="25" name="BASE" shr="14"/>
                <bitfield pos="31" name="ENABLE"/>
            </reg32>
            <array offset="0x600" name="TILE_REGION" stride="0x10" length="12" variants="NV41:G70">
                <use-group name="nv10_pfb_tile_region"/>
            </array>
            <array offset="0x600" name="TILE_REGION" stride="0x10" length="15" variants="G70:G80">
                <use-group name="nv10_pfb_tile_region"/>
            </array>
            <reg32 offset="0x700" name="COMP_REGION" length="12" variants="NV41:NV44">
                <bitfield low="0" high="12" name="TAG_BASE" shr="8"/>
                <bitfield low="13" high="25" name="TAG_LIMIT" shr="8"/>
                <bitfield low="26" high="29" name="FORMAT" type="NV40_COMP_FORMAT"/>
                <bitfield pos="30" name="BIG_ENDIAN"/>
            </reg32>
            <reg32 offset="0x700" name="COMP_REGION" length="15" variants="G70:G72 G71:C51">
                <bitfield low="0" high="12" name="TAG_BASE" shr="8"/>
                <bitfield low="13" high="25" name="TAG_LIMIT" shr="8"/>
                <bitfield low="26" high="29" name="FORMAT" type="NV40_COMP_FORMAT"/>
                <bitfield pos="30" name="BIG_ENDIAN"/>
            </reg32>
        </array> XXX: fix the differing delta bits  8x4 tile </domain>
    <domain name="NV20_ZCOMP_TILE_16" varset="chipset">
        <reg32 offset="0x00" name="W0">
            <bitfield low="0" high="15" name="BASE"> applies to pixel (2,0) </bitfield>
            <bitfield low="16" high="27" name="DX"> in half units </bitfield>
            <bitfield low="28" high="31" name="DY_LOW"> in half units </bitfield>
        </reg32>
        <reg32 offset="0x04" name="W1">
            <bitfield low="0" high="7" name="DY_HIGH"/>
            <bitfield low="8" high="10" name="DELTA_0_0"/>
            <bitfield low="11" high="13" name="DELTA_0_1"> no DELTA_0_2 - always equal to BASE </bitfield>
            <bitfield low="14" high="16" name="DELTA_0_3"> no DELTA_0_4 - always equal to BASE+DX </bitfield>
            <bitfield low="17" high="19" name="DELTA_0_5"/>
            <bitfield low="20" high="22" name="DELTA_0_6"/>
            <bitfield low="23" high="25" name="DELTA_0_7"/>
            <bitfield low="26" high="28" name="DELTA_1_0"/>
            <bitfield low="29" high="30" name="DELTA_1_1_LOW"/>
            <bitfield pos="31" name="COMPRESSED_SIZE" variants="NV20:NV30">
                <value value="0" name="16B"/>
                <value value="1" name="8B"> W2 and W3 ignored and assumed to be 0, used when DELTAs are all 0 </value>
            </bitfield>
            <bitfield pos="31" name="CONST" variants="NV30-"> if set, everything but base is ignored </bitfield>
        </reg32>
        <reg32 offset="0x08" name="W2">
            <bitfield pos="0" type="hex" name="DELTA_1_1_HIGH"/>
            <bitfield low="1" high="3" name="DELTA_1_2"/>
            <bitfield low="4" high="6" name="DELTA_1_3"/>
            <bitfield low="7" high="9" name="DELTA_1_4"/>
            <bitfield low="10" high="12" name="DELTA_1_5"/>
            <bitfield low="13" high="15" name="DELTA_1_6"/>
            <bitfield low="16" high="18" name="DELTA_1_7"/>
            <bitfield low="19" high="21" name="DELTA_2_0"/>
            <bitfield low="22" high="24" name="DELTA_2_1"> no DELTA_2_2 - always equal to BASE+DY </bitfield>
            <bitfield low="25" high="27" name="DELTA_2_3"/>
            <bitfield low="28" high="30" name="DELTA_2_4"/>
            <bitfield pos="31" type="hex" name="DELTA_2_5_LOW"/>
        </reg32>
        <reg32 offset="0x0c" name="W3">
            <bitfield low="0" high="1" name="DELTA_2_5_HIGH"/>
            <bitfield low="2" high="4" name="DELTA_2_6"/>
            <bitfield low="5" high="7" name="DELTA_2_7"/>
            <bitfield low="8" high="10" name="DELTA_3_0"/>
            <bitfield low="11" high="13" name="DELTA_3_1"/>
            <bitfield low="14" high="16" name="DELTA_3_2"/>
            <bitfield low="17" high="19" name="DELTA_3_3"/>
            <bitfield low="20" high="22" name="DELTA_3_4"/>
            <bitfield low="23" high="25" name="DELTA_3_5"/>
            <bitfield low="26" high="28" name="DELTA_3_6"/>
            <bitfield low="29" high="31" name="DELTA_3_7"/>
        </reg32> 4x4 tile </domain>
    <domain name="NV20_ZCOMP_TILE_32" varset="chipset">
        <reg32 offset="0x00" name="W0">
            <bitfield low="0" high="7" name="STENCIL"/>
            <bitfield low="8" high="31" name="BASE"> applies to pixel (1,1) </bitfield>
        </reg32>
        <reg32 offset="0x04" name="W1">
            <bitfield low="0" high="14" name="DX"/>
            <bitfield low="15" high="29" name="DY"/>
            <bitfield pos="30" type="hex" name="DELTA_0_0_LOW"/>
            <bitfield pos="31" name="COMPRESSED_SIZE" variants="NV20:NV30">
                <value value="0" name="16B"/>
                <value value="1" name="8B"> W2 and W3 ignored and assumed to be 0, used when DELTAs are all 0 </value>
            </bitfield>
            <bitfield pos="31" name="CONST" variants="NV30-"> if set, everything but base and stencil is ignored </bitfield>
        </reg32>
        <reg32 offset="0x08" name="W2">
            <bitfield low="0" high="3" name="DELTA_0_0_HIGH"/>
            <bitfield low="4" high="8" name="DELTA_0_1"/>
            <bitfield low="9" high="13" name="DELTA_0_2"/>
            <bitfield low="14" high="18" name="DELTA_0_3"/>
            <bitfield low="19" high="23" name="DELTA_1_0"> no DELTA_1_1 - always equal to BASE  no DELTA_1_2 - always equal to BASE+DX </bitfield>
            <bitfield low="24" high="28" name="DELTA_1_3"/>
            <bitfield low="29" high="31" name="DELTA_2_0_LOW"/>
        </reg32>
        <reg32 offset="0x0c" name="W3">
            <bitfield low="0" high="1" name="DELTA_2_0_HIGH"> no DELTA_2_1 - always equal to BASE+DY </bitfield>
            <bitfield low="2" high="6" name="DELTA_2_2"/>
            <bitfield low="7" high="11" name="DELTA_2_3"/>
            <bitfield low="12" high="16" name="DELTA_3_0"/>
            <bitfield low="17" high="21" name="DELTA_3_1"/>
            <bitfield low="22" high="26" name="DELTA_3_2"/>
            <bitfield low="27" high="31" name="DELTA_3_3"/>
        </reg32>
    </domain>
</database>
