
---------- Begin Simulation Statistics ----------
final_tick                               706127628000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142077                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685148                       # Number of bytes of host memory used
host_op_rate                                   261671                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   703.84                       # Real time elapsed on the host
host_tick_rate                             1003246603                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.706128                       # Number of seconds simulated
sim_ticks                                706127628000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.957144                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561002                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565530                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562028                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 26                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             207                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              181                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570207                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2717                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          100                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174857                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.061276                       # CPI: cycles per instruction
system.cpu.discardedOps                          4277                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894874                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086326                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169073                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       484828344                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.141617                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        706127628                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640483     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336952     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174857                       # Class of committed instruction
system.cpu.tickCycles                       221299284                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5255201                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10519089                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          653                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5315624                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          600                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10632269                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            605                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 706127628000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                872                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5254865                       # Transaction distribution
system.membus.trans_dist::CleanEvict              323                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263029                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263029                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           872                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15782990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15782990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673201024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673201024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263901                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263901    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263901                       # Request fanout histogram
system.membus.respLayer1.occupancy        27695173500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31538549000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 706127628000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             50402                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10544163                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          142                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27112                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5266243                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5266242                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           650                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        49752                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15947471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15948913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        50688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    678738688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              678789376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5255793                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336311360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10572438                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000119                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010972                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10571180     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1253      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10572438                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21211149000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15947987994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1951998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 706127628000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   62                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                52674                       # number of demand (read+write) hits
system.l2.demand_hits::total                    52736                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  62                       # number of overall hits
system.l2.overall_hits::.cpu.data               52674                       # number of overall hits
system.l2.overall_hits::total                   52736                       # number of overall hits
system.l2.demand_misses::.cpu.inst                588                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263321                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263909                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               588                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263321                       # number of overall misses
system.l2.overall_misses::total               5263909                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59283000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 524859661000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     524918944000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59283000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 524859661000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    524918944000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              650                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5315995                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5316645                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             650                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5315995                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5316645                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.904615                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.990091                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.990081                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.904615                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.990091                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.990081                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100821.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99720.245260                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99720.368266                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100821.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99720.245260                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99720.368266                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5254865                       # number of writebacks
system.l2.writebacks::total                   5254865                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263902                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263902                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     47381000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 419592956000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 419640337000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     47381000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 419592956000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 419640337000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.901538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.990090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.990080                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.901538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.990090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.990080                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80854.948805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79720.266843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79720.393161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80854.948805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79720.266843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79720.393161                       # average overall mshr miss latency
system.l2.replacements                        5255793                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5289298                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5289298                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5289298                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5289298                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          142                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              142                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          142                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          142                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3213                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3213                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263030                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263030                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 524829653000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  524829653000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5266243                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5266243                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999390                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999390                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99720.057267                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99720.057267                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 419569073000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 419569073000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999390                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999390                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79720.061067                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79720.061067                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             62                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 62                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          588                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              588                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59283000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59283000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          650                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            650                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.904615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.904615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100821.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100821.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          586                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          586                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     47381000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47381000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.901538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.901538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80854.948805                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80854.948805                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         49461                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             49461                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     30008000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30008000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        49752                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         49752                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.005849                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005849                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103120.274914                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103120.274914                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          286                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          286                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     23883000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23883000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83506.993007                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83506.993007                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 706127628000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8122.840710                       # Cycle average of tags in use
system.l2.tags.total_refs                    10631608                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5263985                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.019688                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.091288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.325854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8118.423568                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.991019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991558                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          678                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          658                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26527217                       # Number of tag accesses
system.l2.tags.data_accesses                 26527217                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 706127628000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          37504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336852160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336889664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        37504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336311360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336311360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         5263315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5263901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5254865                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5254865                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             53112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         477041468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             477094580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        53112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            53112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      476275600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            476275600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      476275600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            53112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        477041468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            953370180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5254865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015130452250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328422                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328422                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15635546                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4926453                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263901                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5254865                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263901                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5254865                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           328988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328335                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  51107651000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26319480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            149805701000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9709.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28459.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4808961                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4886463                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263901                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5254865                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5263637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       823306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    817.677413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   700.873499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   310.565694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        39077      4.75%      4.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10037      1.22%      5.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        59545      7.23%     13.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        51706      6.28%     19.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        32397      3.93%     23.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        55827      6.78%     30.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        30171      3.66%     33.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        41673      5.06%     38.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       502873     61.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       823306                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       328422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.027803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.246752                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        328413    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328422                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.022548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328380     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               39      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328422                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336889344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336309440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336889664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336311360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       477.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       476.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    477.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    476.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  706127565000                       # Total gap between requests
system.mem_ctrls.avgGap                      67130.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        37504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336851840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336309440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 53112.211607162892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 477041014.460915565491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 476272881.366426348686                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5254865                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17287250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 149788413750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17290321282500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29500.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28458.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3290345.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2939266680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1562257290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18789195600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13712882580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     55741086960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     166265509890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     131139948480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       390150147480                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.520723                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 336480284250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  23579140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 346068203750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2939145300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1562188980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18795021840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13717356120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     55741086960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     166251482190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     131151761280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       390158042670                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.531904                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 336511395750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  23579140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 346037092250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    706127628000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 706127628000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31869730                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31869730                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31869730                       # number of overall hits
system.cpu.icache.overall_hits::total        31869730                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          650                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            650                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          650                       # number of overall misses
system.cpu.icache.overall_misses::total           650                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     63889000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63889000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     63889000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63889000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31870380                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31870380                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31870380                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31870380                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98290.769231                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98290.769231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98290.769231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98290.769231                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          142                       # number of writebacks
system.cpu.icache.writebacks::total               142                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          650                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          650                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          650                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          650                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62589000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62589000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62589000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62589000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96290.769231                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96290.769231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96290.769231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96290.769231                       # average overall mshr miss latency
system.cpu.icache.replacements                    142                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31869730                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31869730                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          650                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           650                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     63889000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63889000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31870380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31870380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98290.769231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98290.769231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          650                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          650                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62589000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62589000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96290.769231                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96290.769231                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 706127628000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           434.613720                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31870380                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               650                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          49031.353846                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   434.613720                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.424427                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.424427                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.496094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31871030                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31871030                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 706127628000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 706127628000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 706127628000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     75804101                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75804101                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75804135                       # number of overall hits
system.cpu.dcache.overall_hits::total        75804135                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10576497                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10576497                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10576534                       # number of overall misses
system.cpu.dcache.overall_misses::total      10576534                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1109479479999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1109479479999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1109479479999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1109479479999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380598                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380598                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380669                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380669                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.122441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122441                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.122441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122441                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 104900.467518                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 104900.467518                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 104900.100543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 104900.100543                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5289298                       # number of writebacks
system.cpu.dcache.writebacks::total           5289298                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260535                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260535                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260535                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260535                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5315962                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5315962                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5315995                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5315995                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 542733239000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 542733239000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 542736521000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 542736521000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061541                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061541                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061541                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061541                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102095.018550                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102095.018550                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102095.002159                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102095.002159                       # average overall mshr miss latency
system.cpu.dcache.replacements                5315482                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1994231                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1994231                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2128495000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2128495000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024341                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024341                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42781.239322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42781.239322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           34                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        49719                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49719                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2026567000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2026567000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40760.413524                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40760.413524                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73809870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73809870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10526744                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10526744                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1107350984999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1107350984999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105194.064280                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105194.064280                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260501                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260501                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5266243                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5266243                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 540706672000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 540706672000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062443                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062443                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102674.083213                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102674.083213                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3282000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3282000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99454.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99454.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 706127628000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.872808                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120197                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5315994                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.259648                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.872808                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999752                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999752                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          437                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91696731                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91696731                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 706127628000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 706127628000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
