#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Sep 19 11:07:23 2017
# Process ID: 30942
# Current directory: /home/corvo/Learning/verilog/SOC-Pro/Old-Cpu/Old-Cpu.runs/dist_mem_gen_ram_synth_1
# Command line: vivado -log dist_mem_gen_ram.vds -mode batch -messageDb vivado.pb -notrace -source dist_mem_gen_ram.tcl
# Log file: /home/corvo/Learning/verilog/SOC-Pro/Old-Cpu/Old-Cpu.runs/dist_mem_gen_ram_synth_1/dist_mem_gen_ram.vds
# Journal file: /home/corvo/Learning/verilog/SOC-Pro/Old-Cpu/Old-Cpu.runs/dist_mem_gen_ram_synth_1/vivado.jou
#-----------------------------------------------------------
source dist_mem_gen_ram.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem reading Component: see 'xilinx:coreExtensions' near line 0 in /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/my_pc/component.xml: Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/my_pc/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component: see 'xilinx:coreExtensions' near line 0 in /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/my_reg/component.xml: Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/my_reg/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component: see 'xilinx:coreExtensions' near line 0 in /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/my_shift/component.xml: Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/my_shift/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component: see 'xilinx:coreExtensions' near line 0 in /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/mux8to1/component.xml: Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/mux8to1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component: see 'xilinx:coreExtensions' near line 0 in /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/input1/component.xml: Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/input1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component: see 'xilinx:coreExtensions' near line 0 in /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/input31/component.xml: Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/input31/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component: see 'xilinx:coreExtensions' near line 0 in /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/input16/component.xml: Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/input16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component: see 'xilinx:coreExtensions' near line 0 in /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/alu_bd/component.xml: Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/alu_bd/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component: see 'xilinx:coreExtensions' near line 0 in /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/instruct_split/component.xml: Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/instruct_split/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component: see 'xilinx:coreExtensions' near line 0 in /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/input0/component.xml: Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/input0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component: see 'xilinx:coreExtensions' near line 0 in /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/my_expand/component.xml: Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/my_expand/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component: see 'xilinx:coreExtensions' near line 0 in /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/my_right_shift2/component.xml: Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core/my_right_shift2/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/corvo/Learning/verilog/SOC/CPU/IPModule/CPU-Core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/corvo/Learning/verilog/Oh-My-Core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/corvo/Learning/verilog/SOC/CPU/IPModule/Teacher-Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado2015.4/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'dist_mem_gen_ram' generated file not found '/home/corvo/Learning/verilog/SOC-Pro/Old-Cpu/Old-Cpu.srcs/sources_1/ip/dist_mem_gen_ram/dist_mem_gen_ram.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dist_mem_gen_ram' generated file not found '/home/corvo/Learning/verilog/SOC-Pro/Old-Cpu/Old-Cpu.srcs/sources_1/ip/dist_mem_gen_ram/dist_mem_gen_ram_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dist_mem_gen_ram' generated file not found '/home/corvo/Learning/verilog/SOC-Pro/Old-Cpu/Old-Cpu.srcs/sources_1/ip/dist_mem_gen_ram/dist_mem_gen_ram_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dist_mem_gen_ram' generated file not found '/home/corvo/Learning/verilog/SOC-Pro/Old-Cpu/Old-Cpu.srcs/sources_1/ip/dist_mem_gen_ram/dist_mem_gen_ram_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dist_mem_gen_ram' generated file not found '/home/corvo/Learning/verilog/SOC-Pro/Old-Cpu/Old-Cpu.srcs/sources_1/ip/dist_mem_gen_ram/dist_mem_gen_ram_sim_netlist.vhdl'. Please regenerate to continue.
Command: synth_design -top dist_mem_gen_ram -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1050.051 ; gain = 213.801 ; free physical = 2697 ; free virtual = 6441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_ram' [/home/corvo/Learning/verilog/SOC-Pro/Old-Cpu/Old-Cpu.srcs/sources_1/ip/dist_mem_gen_ram/synth/dist_mem_gen_ram.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 65536 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: dist_mem_gen_ram.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_9' declared at '/home/corvo/Learning/verilog/SOC-Pro/Old-Cpu/Old-Cpu.srcs/sources_1/ip/dist_mem_gen_ram/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0.vhd:140' bound to instance 'U0' of component 'dist_mem_gen_v8_0_9' [/home/corvo/Learning/verilog/SOC-Pro/Old-Cpu/Old-Cpu.srcs/sources_1/ip/dist_mem_gen_ram/synth/dist_mem_gen_ram.vhd:135]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_v8_0_9' [/home/corvo/Learning/verilog/SOC-Pro/Old-Cpu/Old-Cpu.srcs/sources_1/ip/dist_mem_gen_ram/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0.vhd:196]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 65536 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: dist_mem_gen_ram.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_v8_0_9_synth' [/home/corvo/Learning/verilog/SOC-Pro/Old-Cpu/Old-Cpu.srcs/sources_1/ip/dist_mem_gen_ram/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2877]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 65536 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: dist_mem_gen_ram.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
	Parameter c_addr_width bound to: 16 - type: integer 
	Parameter c_depth bound to: 65536 - type: integer 
	Parameter c_width bound to: 32 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_mem_init_file bound to: dist_mem_gen_ram.mif - type: string 
	Parameter c_elaboration_dir bound to: ./ - type: string 
	Parameter c_read_mif bound to: 1 - type: integer 
	Parameter c_has_i_ce bound to: 0 - type: integer 
	Parameter c_qualify_we bound to: 0 - type: integer 
	Parameter c_reg_a_d_inputs bound to: 0 - type: integer 
	Parameter c_pipeline_stages bound to: 0 - type: integer 
	Parameter c_has_qspo_ce bound to: 0 - type: integer 
	Parameter c_has_qspo_rst bound to: 0 - type: integer 
	Parameter c_has_qspo_srst bound to: 0 - type: integer 
	Parameter c_has_spo bound to: 1 - type: integer 
	Parameter c_has_qspo bound to: 0 - type: integer 
	Parameter c_sync_enable bound to: 1 - type: integer 
	Parameter c_parser_type bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'spram' declared at '/home/corvo/Learning/verilog/SOC-Pro/Old-Cpu/Old-Cpu.srcs/sources_1/ip/dist_mem_gen_ram/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:972' bound to instance 'spram_inst' of component 'spram' [/home/corvo/Learning/verilog/SOC-Pro/Old-Cpu/Old-Cpu.srcs/sources_1/ip/dist_mem_gen_ram/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'spram' [/home/corvo/Learning/verilog/SOC-Pro/Old-Cpu/Old-Cpu.srcs/sources_1/ip/dist_mem_gen_ram/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:1005]
	Parameter c_addr_width bound to: 16 - type: integer 
	Parameter c_depth bound to: 65536 - type: integer 
	Parameter c_width bound to: 32 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_mem_init_file bound to: dist_mem_gen_ram.mif - type: string 
	Parameter c_elaboration_dir bound to: ./ - type: string 
	Parameter c_read_mif bound to: 1 - type: integer 
	Parameter c_has_i_ce bound to: 0 - type: integer 
	Parameter c_qualify_we bound to: 0 - type: integer 
	Parameter c_reg_a_d_inputs bound to: 0 - type: integer 
	Parameter c_pipeline_stages bound to: 0 - type: integer 
	Parameter c_has_qspo_ce bound to: 0 - type: integer 
	Parameter c_has_qspo_rst bound to: 0 - type: integer 
	Parameter c_has_qspo_srst bound to: 0 - type: integer 
	Parameter c_has_spo bound to: 1 - type: integer 
	Parameter c_has_qspo bound to: 0 - type: integer 
	Parameter c_sync_enable bound to: 1 - type: integer 
	Parameter c_parser_type bound to: 0 - type: integer 
